<?xml version="1.0" encoding="UTF-8"?><avr-tools-device-file xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:NumHelper="NumHelper" xmlns:xalan="http://xml.apache.org/xalan" xsi:noNamespaceSchemaLocation="../../schema/avr_tools_device_file.xsd" schema-version="0.3"><variants>
    <variant ordercode="standard" package="" pinout="" speedmax="60000000" tempmax="0" tempmin="0" vccmax="3.6" vccmin="3.0"/>
  </variants><devices>
    <device name="AT32UC3B0256" architecture="AVR32_UC3" family="AVR UC3">
      <address-spaces>
        <address-space id="sysreg" name="sysreg" start="0" size="1024" endianness="big"/>
        <address-space id="dbgreg" name="dbgreg" start="0" size="1024"/>
        <address-space id="base" name="base" start="0" size="0x100000000" endianness="big">
          <memory-segment name="FLASH" start="0x80000000" size="0x00040000" type="flash"/>
          <memory-segment name="USER_PAGE" start="0x80800000" size="0x00000200" type="user_page"/>
          <memory-segment name="SRAM" start="0x00000000" size="0x00008000" type="ram"/>
          <memory-segment name="USBB_SLAVE" start="0xD0000000" size="0x00800000" type="other"/>
          <memory-segment rw="RW" type="io" size="0x20000" start="0xfffe0000" name="IO"/>
        </address-space>
        <address-space id="fuses" name="fuses" start="0xFFFE1410" size="4" endianness="big"/>
      </address-spaces>
      <peripherals>
        <module name="CORE" name2="SC0" id="SC0" version="1.3.0">
          <instance name="CORE" name2="SC0">
            <register-group name="CORE" name-in-module="CORE" address-space="sysreg" offset="0"/>
          </instance>
        </module>
        <module name="INTC" id="SC0" version="1.3.0">
          <instance name="INTC">
            <register-group name="INTC" name-in-module="INTC" address-space="base" offset="0xFFFF0800"/>
            <parameters>
              <param name="NUM_INT_GRPS" value="15"/>
              <param name="NUM_IRQS_PER_GRP0" value="1"/>
              <param name="NUM_IRQS_PER_GRP1" value="11"/>
              <param name="NUM_IRQS_PER_GRP2" value="6"/>
              <param name="NUM_IRQS_PER_GRP3" value="7"/>
              <param name="NUM_IRQS_PER_GRP4" value="1"/>
              <param name="NUM_IRQS_PER_GRP5" value="1"/>
              <param name="NUM_IRQS_PER_GRP6" value="1"/>
              <param name="NUM_IRQS_PER_GRP7" value="1"/>
              <param name="NUM_IRQS_PER_GRP8" value="1"/>
              <param name="NUM_IRQS_PER_GRP9" value="1"/>
              <param name="NUM_IRQS_PER_GRP10" value="1"/>
              <param name="NUM_IRQS_PER_GRP11" value="1"/>
              <param name="NUM_IRQS_PER_GRP12" value="3"/>
              <param name="NUM_IRQS_PER_GRP13" value="1"/>
              <param name="NUM_IRQS_PER_GRP14" value="1"/>
            </parameters>
          </instance>
        </module>
        <module name="ADC" id="I7628" version="2.0.0">
          <instance name="ADC">
            <register-group name="ADC" name-in-module="ADC" address-space="base" offset="0xffff3c00"/>
            <parameters>
              <param name="ADC_CHANNELS_MSB" value="7"/>
              <param name="ADC_DATA_MSB" value="9"/>
              <param name="PADDR_MSB" value="10"/>
              <param name="PDATA_MSB" value="32"/>
            </parameters>
            <signals>
              <signal group="AD" index="0" function="A" pad="PA03"/>
              <signal group="AD" index="1" function="A" pad="PA04"/>
              <signal group="AD" index="6" function="A" pad="PA30"/>
              <signal group="AD" index="7" function="A" pad="PA31"/>
              <signal group="AD" index="2" function="B" pad="PA05"/>
              <signal group="AD" index="3" function="B" pad="PA06"/>
              <signal group="AD" index="4" function="B" pad="PA07"/>
              <signal group="AD" index="5" function="B" pad="PA08"/>
              <signal group="TRIGGER" index="0" function="C" pad="PA22"/>
            </signals>
          </instance>
        </module>
        <module name="EIC" id="I7142" version="2.3.0">
          <instance name="EIC">
            <register-group name="EIC" name-in-module="EIC" address-space="base" offset="0xffff0d80"/>
            <parameters>
              <param name="INT_MSB" value="8"/>
              <param name="SCAN_MSB" value="7"/>
              <param name="STD_NUM" value="8"/>
            </parameters>
            <signals>
              <signal group="EXTINT" index="0" function="A" pad="PA05"/>
              <signal group="EXTINT" index="1" function="A" pad="PA06"/>
              <signal group="EXTINT" index="8" function="A" pad="PA13"/>
              <signal group="EXTINT" index="6" function="A" pad="PB02"/>
              <signal group="EXTINT" index="7" function="A" pad="PB03"/>
              <signal group="SCAN" index="0" function="B" pad="PA30"/>
              <signal group="SCAN" index="1" function="B" pad="PA31"/>
              <signal group="SCAN" index="2" function="B" pad="PB00"/>
              <signal group="SCAN" index="3" function="B" pad="PB01"/>
              <signal group="EXTINT" index="2" function="C" pad="PA14"/>
              <signal group="EXTINT" index="3" function="C" pad="PA23"/>
              <signal group="EXTINT" index="4" function="C" pad="PA24"/>
              <signal group="EXTINT" index="5" function="C" pad="PA25"/>
              <signal group="SCAN" index="4" function="C" pad="PB06"/>
              <signal group="SCAN" index="5" function="C" pad="PB07"/>
              <signal group="SCAN" index="6" function="C" pad="PB08"/>
              <signal group="SCAN" index="7" function="C" pad="PB09"/>
            </signals>
          </instance>
        </module>
        <module name="FLASHC" id="I7503" version="2.0.0">
          <instance name="FLASHC">
            <register-group name="FLASHC" name-in-module="FLASHC" address-space="base" offset="0xfffe1400"/>
            <parameters>
              <param name="FLASH_SIZE" value="262144"/>
              <param name="PAGES_PR_REGION" value="64"/>
              <param name="PAGE_SIZE" value="512"/>
              <param name="USER_PAGE" value="((volatile unsigned char*) AVR32_FLASHC_USER_PAGE_ADDRESS)"/>
              <param name="USER_PAGE_ADDRESS" value="0x80800000"/>
              <param name="USER_PAGE_SIZE" value="512"/>
              <param name="CF_NUM" value="64"/>
              <param name="GPF_NUM" value="64"/>
              <param name="FWS_0_MAX_FREQ" value="33000000"/>
              <param name="FWS_1_MAX_FREQ" value="60000000"/>
            </parameters>
            <signals>
              <signal group="EXTCLK" index="0" pad="PA03"/>
              <signal group="LATDEL" index="0" pad="PA07"/>
              <signal group="LATDELCLK" index="0" pad="PA08"/>
              <signal group="FLASH_OBS" index="0" pad="PA03"/>
              <signal group="FLASH_OBS" index="1" pad="PA04"/>
              <signal group="FLASH_OBS" index="2" pad="PA05"/>
              <signal group="FLASH_OBS" index="3" pad="PA06"/>
              <signal group="FLASH_OBS" index="4" pad="PA09"/>
              <signal group="FLASH_OBS" index="5" pad="PA10"/>
              <signal group="FLASH_OBS" index="6" pad="PA11"/>
              <signal group="FLASH_OBS" index="7" pad="PA12"/>
              <signal group="FLASH_OBS" index="8" pad="PA13"/>
              <signal group="FLASH_OBS" index="9" pad="PA14"/>
              <signal group="FLASH_OBS" index="10" pad="PA15"/>
              <signal group="FLASH_OBS" index="11" pad="PA16"/>
              <signal group="FLASH_OBS" index="12" pad="PA17"/>
              <signal group="FLASH_OBS" index="13" pad="PA20"/>
              <signal group="FLASH_OBS" index="14" pad="PA21"/>
              <signal group="FLASH_OBS" index="15" pad="PA22"/>
              <signal group="FLASH_OBS" index="16" pad="PA23"/>
              <signal group="FLASH_OBS" index="17" pad="PA24"/>
              <signal group="FLASH_OBS" index="18" pad="PA25"/>
              <signal group="FLASH_OBS" index="19" pad="PA26"/>
              <signal group="FLASH_OBS" index="20" pad="PA27"/>
            </signals>
          </instance>
        </module>
        <module name="FREQM" id="I7142" version="2.3.0">
          <instance name="FREQM">
            <register-group name="FREQM" name-in-module="FREQM" address-space="base" offset="0xffff0d50"/>
            <parameters>
              <param name="FREQM_REFSEL_BITS" value="1"/>
            </parameters>
          </instance>
        </module>
        <module name="GPIO" id="I7512" version="1.1.0">
          <instance name="GPIO">
            <register-group name="GPIO" name-in-module="GPIO" address-space="base" offset="0xffff1000"/>
            <parameters>
              <param name="GPIO_IRQ_MSB" value="5"/>
              <param name="GPIO_PADDR_BITS" value="9"/>
              <param name="GPIO_PINS_MSB" value="44"/>
              <param name="IRQS_PER_GROUP" value="8"/>
              <param name="NUMBER_OF_PINS" value="45"/>
              <param name="PADDR_MSB" value="8"/>
              <param name="PDATA_MSB" value="31"/>
              <param name="PORT_LENGTH" value="2"/>
            </parameters>
            <signals>
              <signal group="P" index="3" pad="PA03"/>
              <signal group="P" index="4" pad="PA04"/>
              <signal group="P" index="5" pad="PA05"/>
              <signal group="P" index="6" pad="PA06"/>
              <signal group="P" index="7" pad="PA07"/>
              <signal group="P" index="8" pad="PA08"/>
              <signal group="P" index="9" pad="PA09"/>
              <signal group="P" index="10" pad="PA10"/>
              <signal group="P" index="11" pad="PA11"/>
              <signal group="P" index="12" pad="PA12"/>
              <signal group="P" index="13" pad="PA13"/>
              <signal group="P" index="14" pad="PA14"/>
              <signal group="P" index="15" pad="PA15"/>
              <signal group="P" index="16" pad="PA16"/>
              <signal group="P" index="17" pad="PA17"/>
              <signal group="P" index="18" pad="PA18"/>
              <signal group="P" index="19" pad="PA19"/>
              <signal group="P" index="20" pad="PA20"/>
              <signal group="P" index="21" pad="PA21"/>
              <signal group="P" index="22" pad="PA22"/>
              <signal group="P" index="23" pad="PA23"/>
              <signal group="P" index="24" pad="PA24"/>
              <signal group="P" index="25" pad="PA25"/>
              <signal group="P" index="26" pad="PA26"/>
              <signal group="P" index="27" pad="PA27"/>
              <signal group="P" index="28" pad="PA28"/>
              <signal group="P" index="29" pad="PA29"/>
              <signal group="P" index="30" pad="PA30"/>
              <signal group="P" index="31" pad="PA31"/>
              <signal group="P" index="32" pad="PB00"/>
              <signal group="P" index="33" pad="PB01"/>
              <signal group="P" index="34" pad="PB02"/>
              <signal group="P" index="35" pad="PB03"/>
              <signal group="P" index="36" pad="PB04"/>
              <signal group="P" index="37" pad="PB05"/>
              <signal group="P" index="38" pad="PB06"/>
              <signal group="P" index="39" pad="PB07"/>
              <signal group="P" index="40" pad="PB08"/>
              <signal group="P" index="41" pad="PB09"/>
              <signal group="P" index="42" pad="PB10"/>
              <signal group="P" index="43" pad="PB11"/>
            </signals>
          </instance>
        </module>
        <module name="HMATRIX" id="I7622" version="2.3.0">
          <instance name="HMATRIX">
            <register-group name="HMATRIX" name-in-module="HMATRIX" address-space="base" offset="0xfffe1000"/>
            <parameters>
              <param name="MASTER_CPU_DATA" value="0"/>
              <param name="MASTER_CPU_INSTRUCTION" value="1"/>
              <param name="MASTER_CPU_SAB" value="2"/>
              <param name="MASTER_PDCA" value="3"/>
              <param name="MASTER_MACB_DMA" value="4"/>
              <param name="MASTER_USBB_DMA" value="5"/>
              <param name="SLAVE_FLASH" value="0"/>
              <param name="SLAVE_PBA" value="1"/>
              <param name="SLAVE_PBB" value="2"/>
              <param name="SLAVE_SRAM" value="3"/>
              <param name="SLAVE_USBB_DPRAM" value="4"/>
              <param name="SLAVE_EBI" value="5"/>
              <param name="MASTER_NUM" value="5"/>
              <param name="SLAVE_NUM" value="5"/>
            </parameters>
          </instance>
        </module>
        <module name="JTAG" id="I7130" version="2.0.0">
          <instance name="JTAG">
            <signals/>
          </instance>
        </module>
        <module name="PDCA" id="I7514" version="1.0.2">
          <instance name="PDCA">
            <register-group name="PDCA" name-in-module="PDCA" address-space="base" offset="0xffff0000"/>
            <parameters>
              <param name="CHANNEL_LENGTH" value="0x7"/>
              <param name="HADDR_MSB" value="31"/>
              <param name="HDATA_MSB" value="31"/>
              <param name="PADDR_MSB" value="31"/>
              <param name="PDATA_MSB" value="31"/>
              <param name="PDCA_CHANNELS_MSB" value="6"/>
              <param name="PID_ADC_RX" value="0"/>
              <param name="PID_MCI_RX" value="-1"/>
              <param name="PID_SPI_RX" value="6"/>
              <param name="PID_SPI_TX" value="12"/>
              <param name="PID_SPI0_RX" value="-1"/>
              <param name="PID_SPI0_TX" value="-1"/>
              <param name="PID_SPI1_RX" value="-1"/>
              <param name="PID_SPI1_TX" value="-1"/>
              <param name="PID_SPI2_RX" value="-1"/>
              <param name="PID_SPI2_TX" value="-1"/>
              <param name="PID_SPI3_RX" value="-1"/>
              <param name="PID_SPI3_TX" value="-1"/>
              <param name="PID_SSC_RX" value="1"/>
              <param name="PID_SSC_TX" value="7"/>
              <param name="PID_SSC0_RX" value="-1"/>
              <param name="PID_SSC0_TX" value="-1"/>
              <param name="PID_SSC1_RX" value="-1"/>
              <param name="PID_SSC1_TX" value="-1"/>
              <param name="PID_SSC2_RX" value="-1"/>
              <param name="PID_SSC2_TX" value="-1"/>
              <param name="PID_TSADCC_RX" value="-1"/>
              <param name="PID_TWI_RX" value="5"/>
              <param name="PID_TWI_TX" value="11"/>
              <param name="PID_TWI0_RX" value="-1"/>
              <param name="PID_TWI0_TX" value="-1"/>
              <param name="PID_TWI1_RX" value="-1"/>
              <param name="PID_TWI1_TX" value="-1"/>
              <param name="PID_USART0_RX" value="2"/>
              <param name="PID_USART0_TX" value="8"/>
              <param name="PID_USART1_RX" value="3"/>
              <param name="PID_USART1_TX" value="9"/>
              <param name="PID_USART2_RX" value="4"/>
              <param name="PID_USART2_TX" value="10"/>
              <param name="PID_USART3_RX" value="-1"/>
              <param name="PID_USART3_TX" value="-1"/>
              <param name="PID_USART4_RX" value="-1"/>
              <param name="PID_USART4_TX" value="-1"/>
              <param name="PID_USART5_RX" value="-1"/>
              <param name="PID_USART5_TX" value="-1"/>
            </parameters>
          </instance>
        </module>
        <module name="PLL" id="I7144" version="1.0.0">
          <instance name="PLL0">
            <signals>
              <signal group="PLLCLK" index="0" pad="PA09"/>
              <signal group="LOCK" index="0" pad="PA10"/>
              <signal group="DN" index="0" pad="PA13"/>
              <signal group="DN" index="0" pad="PA14"/>
              <signal group="UP" index="0" pad="PA14"/>
              <signal group="FDIV" index="0" pad="PA15"/>
              <signal group="FDIV" index="0" pad="PA16"/>
            </signals>
          </instance>
          <instance name="PLL1">
            <signals>
              <signal group="PLLCLK" index="0" pad="PA03"/>
              <signal group="LOCK" index="0" pad="PA04"/>
              <signal group="DN" index="0" pad="PA05"/>
              <signal group="UP" index="0" pad="PA06"/>
              <signal group="FDIV" index="0" pad="PA07"/>
            </signals>
          </instance>
        </module>
        <module name="PM" id="I7142" version="2.3.0">
          <instance name="PM">
            <register-group name="PM" name-in-module="PM" address-space="base" offset="0xffff0c00"/>
            <parameters>
              <param name="GCLK_MSB" value="3"/>
              <param name="GCLK_NUM" value="4"/>
              <param name="GCLK_USBB" value="3"/>
              <param name="GPLP_NUM" value="2"/>
              <param name="RCOSC_CALIBRATION_BITS" value="10"/>
              <param name="RCOSC_FREQUENCY" value="115200"/>
              <param name="PLL_VCO_RANGE0_MIN_FREQ" value="160000000"/>
              <param name="PLL_VCO_RANGE0_MAX_FREQ" value="240000000"/>
              <param name="PLL_VCO_RANGE1_MIN_FREQ" value="80000000"/>
              <param name="PLL_VCO_RANGE1_MAX_FREQ" value="180000000"/>
              <param name="CPU_MAX_FREQ" value="60000000"/>
              <param name="HSB_MAX_FREQ" value="60000000"/>
              <param name="PBA_MAX_FREQ" value="60000000"/>
              <param name="PBB_MAX_FREQ" value="60000000"/>
            </parameters>
            <signals>
              <signal group="GCLK" index="0" function="B" pad="PA03"/>
              <signal group="GCLK" index="1" function="B" pad="PA04"/>
              <signal group="GCLK" index="2" function="C" pad="PA30"/>
              <signal group="RSTM_N" index="0" pad="PA27"/>
              <signal group="XIN0" index="0" pad="PA18"/>
              <signal group="XIN1" index="0" pad="PA28"/>
              <signal group="XIN32" index="0" pad="PA11"/>
              <signal group="XOUT0" index="0" pad="PA19"/>
              <signal group="XOUT1" index="0" pad="PA29"/>
              <signal group="XOUT32" index="0" pad="PA12"/>
            </signals>
            <clock-groups>
              <clock-group name="CPU" grouporder="0">
                <clock name="OCD" bit="0"/>
                <clock name="SYSTIMER" bit="16"/>
              </clock-group>
              <clock-group name="HSB" grouporder="1">
                <clock name="FLASHC" bit="0"/>
                <clock name="PBA" bit="1"/>
                <clock name="PBB" bit="2"/>
                <clock name="USBB" bit="3"/>
                <clock name="PDCA" bit="4"/>
              </clock-group>
              <clock-group name="PBA" grouporder="2">
                <clock name="INTC" bit="0"/>
                <clock name="GPIO" bit="1"/>
                <clock name="PDCA" bit="2"/>
                <clock name="PM" bit="3"/>
                <clock name="RTC" bit="3"/>
                <clock name="EIC" bit="3"/> <!-- NB! There is 3 names for the same bit -->
                <clock name="ADC" bit="4"/>
                <clock name="SPI" bit="5"/>
                <clock name="TWI" bit="6"/>
                <clock name="USART0" bit="7"/>
                <clock name="USART1" bit="8"/>
                <clock name="USART2" bit="9"/>
                <clock name="PWM" bit="10"/>
                <clock name="SSC" bit="11"/>
                <clock name="TC" bit="12"/>
                <clock name="ABDAC" bit="13"/>
              </clock-group>
              <clock-group name="PBB" grouporder="3">
                <clock name="HMATRIX" bit="0"/>
                <clock name="USBB" bit="1"/>
                <clock name="FLASHC" bit="2"/>
              </clock-group>
            </clock-groups>
          </instance>
        </module>
        <module name="PULLUP" version="1.0.0">
          <instance name="PULLUP">
            <signals>
              <signal group="LPC_PULLUP" index="0" pad="PA28"/>
              <signal group="LPC_PULLUP" index="0" pad="PA29"/>
              <signal group="LPC_PULLUP" index="0" pad="PA30"/>
              <signal group="LPC_PULLUP" index="0" pad="PA31"/>
              <signal group="LPC_PULLUP" index="0" pad="PB00"/>
              <signal group="LPC_PULLUP" index="0" pad="PB01"/>
              <signal group="LPC_PULLUP" index="0" pad="PB02"/>
              <signal group="LPC_PULLUP" index="0" pad="PB03"/>
              <signal group="LPC_PULLUP" index="0" pad="PB04"/>
              <signal group="LPC_PULLUP" index="0" pad="PB05"/>
              <signal group="LPC_PULLUP" index="0" pad="PB06"/>
              <signal group="LPC_PULLUP" index="0" pad="PB07"/>
              <signal group="LPC_PULLUP" index="0" pad="PB08"/>
              <signal group="LPC_PULLUP" index="0" pad="PB09"/>
              <signal group="LPC_PULLUP" index="0" pad="PB10"/>
              <signal group="LPC_PULLUP" index="0" pad="PB11"/>
            </signals>
          </instance>
        </module>
        <module name="PWM" id="I7625" version="1.3.0">
          <instance name="PWM">
            <register-group name="PWM" name-in-module="PWM" address-space="base" offset="0xffff3000"/>
            <parameters>
              <param name="CHANNEL_LENGTH" value="0x7"/>
              <param name="PADDR_MSB" value="13"/>
              <param name="PDATA_MSB" value="31"/>
              <param name="PWM_LINES_MSB" value="6"/>
            </parameters>
            <signals>
              <signal group="PWM" index="0" function="A" pad="PA07"/>
              <signal group="PWM" index="1" function="A" pad="PA08"/>
              <signal group="PWM" index="2" function="A" pad="PA21"/>
              <signal group="PWM" index="6" function="A" pad="PA22"/>
              <signal group="PWM" index="2" function="B" pad="PA13"/>
              <signal group="PWM" index="3" function="B" pad="PA14"/>
              <signal group="PWM" index="4" function="B" pad="PA15"/>
              <signal group="PWM" index="5" function="B" pad="PA18"/>
              <signal group="PWM" index="6" function="B" pad="PA19"/>
              <signal group="PWM" index="3" function="B" pad="PA25"/>
              <signal group="PWM" index="4" function="B" pad="PA28"/>
              <signal group="PWM" index="0" function="C" pad="PA11"/>
              <signal group="PWM" index="1" function="C" pad="PA12"/>
              <signal group="PWM" index="4" function="C" pad="PA16"/>
              <signal group="PWM" index="6" function="C" pad="PA31"/>
              <signal group="PWM" index="5" function="C" pad="PB05"/>
            </signals>
          </instance>
        </module>
        <module name="RTC" id="I7142" version="2.3.0">
          <instance name="RTC">
            <register-group name="RTC" name-in-module="RTC" address-space="base" offset="0xffff0d00"/>
          </instance>
        </module>
        <module name="SPI" id="I7602" version="1.9.9">
          <instance name="SPI0">
            <register-group name="SPI0" name-in-module="SPI" address-space="base" offset="0xffff2400"/>
            <parameters>
              <param name="SPI_CS_MSB" value="3"/>
            </parameters>
            <signals>
              <signal group="MOSI" index="0" function="A" pad="PA14"/>
              <signal group="SCK" index="0" function="A" pad="PA15"/>
              <signal group="NPCS" index="0" function="A" pad="PA16"/>
              <signal group="NPCS" index="1" function="A" pad="PA17"/>
              <signal group="MISO" index="0" function="A" pad="PA25"/>
              <signal group="NPCS" index="2" function="B" pad="PA09"/>
              <signal group="NPCS" index="3" function="B" pad="PA10"/>
              <signal group="NPCS" index="1" function="B" pad="PA23"/>
              <signal group="NPCS" index="0" function="B" pad="PA24"/>
              <signal group="NPCS" index="3" function="B" pad="PB04"/>
              <signal group="NPCS" index="2" function="B" pad="PB05"/>
              <signal group="SCK" index="0" function="C" pad="PA17"/>
              <signal group="MISO" index="0" function="C" pad="PA18"/>
              <signal group="MOSI" index="0" function="C" pad="PA19"/>
              <signal group="MISO" index="0" function="C" pad="PA28"/>
              <signal group="MOSI" index="0" function="C" pad="PA29"/>
            </signals>
          </instance>
        </module>
        <module name="SSC" id="I7613" version="3.1.0">
          <instance name="SSC">
            <register-group name="SSC" name-in-module="SSC" address-space="base" offset="0xffff3400"/>
            <signals>
              <signal group="RX_CLOCK" index="0" function="A" pad="PB06"/>
              <signal group="RX_DATA" index="0" function="A" pad="PB07"/>
              <signal group="RX_FRAME_SYNC" index="0" function="A" pad="PB08"/>
              <signal group="TX_CLOCK" index="0" function="A" pad="PB09"/>
              <signal group="TX_DATA" index="0" function="A" pad="PB10"/>
              <signal group="TX_FRAME_SYNC" index="0" function="A" pad="PB11"/>
            </signals>
          </instance>
        </module>
        <module name="TC" id="I7604" version="2.2.2">
          <instance name="TC">
            <register-group name="TC" name-in-module="TC" address-space="base" offset="0xffff3800"/>
            <signals>
              <signal group="CLK0" index="0" function="A" pad="PA29"/>
              <signal group="A0" index="0" function="A" pad="PB00"/>
              <signal group="B0" index="0" function="A" pad="PB01"/>
              <signal group="A2" index="0" function="B" pad="PA11"/>
              <signal group="B2" index="0" function="B" pad="PA12"/>
              <signal group="CLK1" index="0" function="B" pad="PA16"/>
              <signal group="CLK2" index="0" function="B" pad="PA17"/>
              <signal group="CLK0" index="0" function="B" pad="PA20"/>
              <signal group="A1" index="0" function="B" pad="PA21"/>
              <signal group="B1" index="0" function="B" pad="PA22"/>
              <signal group="CLK1" index="0" function="B" pad="PA29"/>
              <signal group="A1" index="0" function="B" pad="PB02"/>
              <signal group="B1" index="0" function="B" pad="PB03"/>
              <signal group="A2" index="0" function="B" pad="PB10"/>
              <signal group="B2" index="0" function="B" pad="PB11"/>
              <signal group="A0" index="0" function="C" pad="PA26"/>
              <signal group="B0" index="0" function="C" pad="PA27"/>
              <signal group="CLK2" index="0" function="C" pad="PB04"/>
            </signals>
          </instance>
        </module>
        <module name="TWI" id="I7603" version="2.1.1">
          <instance name="TWI">
            <register-group name="TWI" name-in-module="TWI" address-space="base" offset="0xffff2c00"/>
            <parameters>
              <param name="APB_TWI_PADDR_MSB" value="32"/>
              <param name="PDATA_SIZE" value="32"/>
            </parameters>
            <signals>
              <signal group="SCL" index="0" function="A" pad="PA09"/>
              <signal group="SDA" index="0" function="A" pad="PA10"/>
              <signal group="SCL" index="0" pad="PA09"/>
              <signal group="SDA" index="0" pad="PA10"/>
            </signals>
          </instance>
        </module>
        <module name="USART" id="I7601" version="4.0.0">
          <instance name="USART0">
            <register-group name="USART0" name-in-module="USART" address-space="base" offset="0xffff1400"/>
            <parameters>
              <param name="PADDR_MSB" value="12"/>
              <param name="PDATA_MSB" value="31"/>
            </parameters>
            <signals>
              <signal group="RTS" index="0" function="A" pad="PA11"/>
              <signal group="CTS" index="0" function="A" pad="PA12"/>
              <signal group="RXD" index="0" function="A" pad="PA18"/>
              <signal group="TXD" index="0" function="A" pad="PA19"/>
              <signal group="CLK" index="0" function="A" pad="PA28"/>
              <signal group="CLK" index="0" function="C" pad="PA13"/>
              <signal group="RXD" index="0" function="C" pad="PB10"/>
              <signal group="TXD" index="0" function="C" pad="PB11"/>
            </signals>
          </instance>
          <instance name="USART1">
            <register-group name="USART1" name-in-module="USART" address-space="base" offset="0xffff1800"/>
            <parameters>
              <param name="PADDR_MSB" value="12"/>
              <param name="PDATA_MSB" value="31"/>
            </parameters>
            <signals>
              <signal group="CLK" index="0" function="A" pad="PA20"/>
              <signal group="TXD" index="0" function="A" pad="PA23"/>
              <signal group="RXD" index="0" function="A" pad="PA24"/>
              <signal group="CTS" index="0" function="A" pad="PB04"/>
              <signal group="RTS" index="0" function="A" pad="PB05"/>
              <signal group="DCD" index="0" function="B" pad="PB06"/>
              <signal group="DSR" index="0" function="B" pad="PB07"/>
              <signal group="DTR" index="0" function="B" pad="PB08"/>
              <signal group="RI" index="0" function="B" pad="PB09"/>
              <signal group="DCD" index="0" function="C" pad="PA05"/>
              <signal group="DSR" index="0" function="C" pad="PA06"/>
              <signal group="DTR" index="0" function="C" pad="PA07"/>
              <signal group="RI" index="0" function="C" pad="PA08"/>
              <signal group="CTS" index="0" function="C" pad="PA09"/>
              <signal group="RTS" index="0" function="C" pad="PA10"/>
              <signal group="TXD" index="0" function="C" pad="PB02"/>
              <signal group="RXD" index="0" function="C" pad="PB03"/>
            </signals>
          </instance>
          <instance name="USART2">
            <register-group name="USART2" name-in-module="USART" address-space="base" offset="0xffff1c00"/>
            <parameters>
              <param name="PADDR_MSB" value="12"/>
              <param name="PDATA_MSB" value="31"/>
            </parameters>
            <signals>
              <signal group="TXD" index="0" function="B" pad="PA26"/>
              <signal group="RXD" index="0" function="B" pad="PA27"/>
              <signal group="CLK" index="0" function="C" pad="PA15"/>
              <signal group="RXD" index="0" function="C" pad="PA20"/>
              <signal group="TXD" index="0" function="C" pad="PA21"/>
              <signal group="CTS" index="0" function="C" pad="PB00"/>
              <signal group="RTS" index="0" function="C" pad="PB01"/>
            </signals>
          </instance>
        </module>
        <module name="USBB" id="I7516" version="3.1.0">
          <instance name="USB">
            <register-group name="USB" name-in-module="USBB" address-space="base" offset="0xfffe0000"/>
            <parameters>
              <param name="EPT_NBR_MAX" value="7"/>
            </parameters>
            <signals>
              <signal group="USB_ID" index="0" function="A" pad="PA26"/>
              <signal group="USB_VBOF" index="0" function="A" pad="PA27"/>
              <signal group="USB_ID" index="0" function="C" pad="PA03"/>
              <signal group="USB_VBOF" index="0" function="C" pad="PA04"/>
            </signals>
          </instance>
        </module>
        <module name="WDT" id="I7142" version="2.3.0">
          <instance name="WDT">
            <register-group name="WDT" name-in-module="WDT" address-space="base" offset="0xffff0d30"/>
            <parameters>
              <param name="WDTEXTRST_MSB" value="1"/>
            </parameters>
          </instance>
        </module>
      <module name="FUSES" id="AT32UC3B">
          <instance name="FUSES">
            <register-group address-space="fuses" offset="0xFFFE1400" name-in-module="FLASH_FUSES" name="FUSES"/>
          </instance>
        </module>
      </peripherals>
      
      
      <interrupts>
        <interrupt name="EIM_IRQ_8" index="NMI" module-instance="EIC"/>
        <interrupt name="EIM_IRQ_0" index="32" module-instance="EIC"/>
        <interrupt name="EIM_IRQ_1" index="33" module-instance="EIC"/>
        <interrupt name="EIM_IRQ_2" index="34" module-instance="EIC"/>
        <interrupt name="EIM_IRQ_3" index="35" module-instance="EIC"/>
        <interrupt name="EIM_IRQ_4" index="36" module-instance="EIC"/>
        <interrupt name="EIM_IRQ_5" index="37" module-instance="EIC"/>
        <interrupt name="EIM_IRQ_6" index="38" module-instance="EIC"/>
        <interrupt name="EIM_IRQ_7" index="39" module-instance="EIC"/>
        <interrupt name="RTC_IRQ" index="40" module-instance="RTC"/>
        <interrupt name="PM_IRQ" index="41" module-instance="PM"/>
        <interrupt name="FREQM_IRQ" index="42" module-instance="FREQM"/>
        <interrupt name="GPIO_IRQ_0" index="64" module-instance="GPIO"/>
        <interrupt name="GPIO_IRQ_1" index="65" module-instance="GPIO"/>
        <interrupt name="GPIO_IRQ_2" index="66" module-instance="GPIO"/>
        <interrupt name="GPIO_IRQ_3" index="67" module-instance="GPIO"/>
        <interrupt name="GPIO_IRQ_4" index="68" module-instance="GPIO"/>
        <interrupt name="GPIO_IRQ_5" index="69" module-instance="GPIO"/>
        <interrupt name="PDMA_IRQ_0" index="96" module-instance="PDCA"/>
        <interrupt name="PDMA_IRQ_1" index="97" module-instance="PDCA"/>
        <interrupt name="PDMA_IRQ_2" index="98" module-instance="PDCA"/>
        <interrupt name="PDMA_IRQ_3" index="99" module-instance="PDCA"/>
        <interrupt name="PDMA_IRQ_4" index="100" module-instance="PDCA"/>
        <interrupt name="PDMA_IRQ_5" index="101" module-instance="PDCA"/>
        <interrupt name="PDMA_IRQ_6" index="102" module-instance="PDCA"/>
        <interrupt name="HFLASHC_IRQ" index="128" module-instance="FLASHC"/>
        <interrupt name="USART0_IRQ" index="160" module-instance="USART0"/>
        <interrupt name="USART1_IRQ" index="192" module-instance="USART1"/>
        <interrupt name="USART2_IRQ" index="224" module-instance="USART2"/>
        <interrupt name="SPI0_IRQ" index="288" module-instance="SPI0"/>
        <interrupt name="TWI_IRQ" index="352" module-instance="TWI"/>
        <interrupt name="PWM_IRQ" index="384" module-instance="PWM"/>
        <interrupt name="SSC_IRQ" index="416" module-instance="SSC"/>
        <interrupt name="TC_IRQ0" index="448" module-instance="TC"/>
        <interrupt name="TC_IRQ1" index="449" module-instance="TC"/>
        <interrupt name="TC_IRQ2" index="450" module-instance="TC"/>
        <interrupt name="ADC_IRQ" index="480" module-instance="ADC"/>
        <interrupt name="USB_IRQ" index="544" module-instance="USB"/>
      </interrupts>
    <interfaces>
        <interface type="avr32jtag" name="JTAG"/>
      </interfaces>
      <property-groups>
        <property-group name="AVR32_RESET">
          <property name="NumberOfResetDomains" value="5"/>
          <property name="ResetGroup" value="2"/>
        </property-group>
        <property-group name="SIGNATURES">
          <property name="JTAGID" value="0x1ee403f"/>
        </property-group>
      </property-groups>
      <parameters/>
    </device>
  </devices><modules><module name2="SC0" id="SC0" version="1.3.0" name="CORE">
      <register-group name="CORE">
        <register offset="0x0000" size="4" name="SR" initval="0x610000" rw="RW" caption="Status Register">
          <bitfield mask="0x00000001" name="C" caption="Carry"/>
          <bitfield mask="0x00000002" name="Z" caption="Zero"/>
          <bitfield mask="0x00000004" name="N" caption="Sign"/>
          <bitfield mask="0x00000008" name="V" caption="Overflow"/>
          <bitfield mask="0x00000010" name="Q" caption="Saturation"/>
          <bitfield mask="0x00000020" name="L" caption="Lock"/>
          <bitfield mask="0x00004000" name="T" caption="Scratch"/>
          <bitfield mask="0x00010000" name="GM" caption="Global Interrupt Mask"/>
          <bitfield mask="0x00020000" name="I0M" caption="Interrupt Level 0 Mask"/>
          <bitfield mask="0x00040000" name="I1M" caption="Interrupt Level 1 Mask"/>
          <bitfield mask="0x00080000" name="I2M" caption="Interrupt Level 2 Mask"/>
          <bitfield mask="0x00100000" name="I3M" caption="Interrupt Level 3 Mask"/>
          <bitfield mask="0x00200000" name="EM" caption="Exception Mask"/>
          <bitfield mask="0x01c00000" name="M" values="M" caption="Execution Mode bits"/>
          <bitfield mask="0x04000000" name="D" caption="Debug state"/>
          <bitfield mask="0x08000000" name="DM" caption="Debug State Mask"/>
        </register>
        <register offset="0x0004" size="4" name="EVBA" initval="0x0" rw="RW" caption="Exception Vector Base Address"/>
        <register offset="0x0008" size="4" name="ACBA" initval="0x0" rw="RW" caption="Application Call Base Address"/>
        <register offset="0x000c" size="4" name="CPUCR" initval="0x3E" rw="RW" caption="CPU Control Register">
          <bitfield mask="0x00000001" name="SIE" caption="Slave Interface"/>
          <bitfield mask="0x0000003e" name="COP" caption="CPU Ownership Period"/>
          <bitfield mask="0x000007c0" name="CPL" caption="CPU Pending Limit"/>
          <bitfield mask="0x0000f800" name="SPL" caption="Slave Pending Limit"/>
          <bitfield mask="0x00010000" name="LOCEN" caption="Local Bus Enable"/>
        </register>
        <register offset="0x0010" size="4" name="ECR" initval="0x0" rw="R" caption="Exception Cause Register">
          <bitfield mask="0xffffffff" name="ECR" values="ECR" caption="Exception cause"/>
        </register>
        <register offset="0x0030" size="4" name="RSR_DBG" initval="0x0" rw="RW" caption="Return Status Register for Debug mode"/>
        <register offset="0x0050" size="4" name="RAR_DBG" initval="0x0" rw="RW" caption="Return Address Register for Debug mode"/>
        <register offset="0x0100" size="4" name="CONFIG0" initval="0x203058B" rw="R" caption="Configuration Register 0">
          <bitfield mask="0x00000001" name="R" caption="Memory Read-Modify-Write instructions implemented"/>
          <bitfield mask="0x00000002" name="D" caption="DSP instructions implemented"/>
          <bitfield mask="0x00000004" name="S" caption="SIMD instructions implemented"/>
          <bitfield mask="0x00000008" name="O" caption="On-chip debug implemented"/>
          <bitfield mask="0x00000010" name="P" caption="Performance counters implemented"/>
          <bitfield mask="0x00000020" name="J" caption="Java extension implemented"/>
          <bitfield mask="0x00000040" name="F" caption="Floating-point unit implemented"/>
          <bitfield mask="0x00000380" name="MMUT" caption="MMU Type"/>
          <bitfield mask="0x00001c00" name="AR" caption="Architecture Revision"/>
          <bitfield mask="0x0000e000" name="AT" caption="Architecture Type"/>
          <bitfield mask="0x000f0000" name="ProcessorRevision" caption="Processor Revison"/>
          <bitfield mask="0xff000000" name="ProcessorID" caption="Processor ID"/>
        </register>
        <register offset="0x0104" size="4" name="CONFIG1" initval="0x800000" rw="R" caption="Configuration register 1">
          <bitfield mask="0x00000007" name="DASS" caption="Associativity of DCACHE"/>
          <bitfield mask="0x00000038" name="DLSZ" caption="Line size in DCACHE"/>
          <bitfield mask="0x000003c0" name="DSET" caption="Number of sets in the DCACHE"/>
          <bitfield mask="0x00001c00" name="IASS" caption="Associativity of ICACHE"/>
          <bitfield mask="0x0000e000" name="ILSZ" caption="Line size in ICACHE"/>
          <bitfield mask="0x000f0000" name="ISET" caption="Number of sets in the ICACHE"/>
          <bitfield mask="0x03f00000" name="DMMUSZ" caption="DMMU Size"/>
          <bitfield mask="0xfc000000" name="IMMUSZ" caption="IMMU Size"/>
        </register>
        <register offset="0x0108" size="4" name="COUNT" initval="0x0" rw="RW" caption="Cycle Counter Register"/>
        <register offset="0x010c" size="4" name="COMPARE" initval="0x0" rw="RW" caption="Compare register"/>
        <register offset="0x013c" size="4" name="BEAR" initval="0x0" rw="RW" caption="Bus Error Address Register"/>
        <register offset="0x0140" size="4" name="MPUAR0" initval="0x0" rw="RW" caption="MPU Address Register Instruction 0">
          <bitfield mask="0x00000001" name="V" caption="Valid"/>
          <bitfield mask="0x0000003e" name="SIZE" caption="Size of the region"/>
          <bitfield mask="0xfffff000" name="BASE" caption="Base address of the region"/>
        </register>
        <register offset="0x0144" size="4" name="MPUAR1" initval="0x0" rw="RW" caption="MPU Address Register Instruction 1">
          <bitfield mask="0x00000001" name="V" caption="Valid"/>
          <bitfield mask="0x0000003e" name="SIZE" caption="Size of the region"/>
          <bitfield mask="0xfffff000" name="BASE" caption="Base address of the region"/>
        </register>
        <register offset="0x0148" size="4" name="MPUAR2" initval="0x0" rw="RW" caption="MPU Address Register Instruction 2">
          <bitfield mask="0x00000001" name="V" caption="Valid"/>
          <bitfield mask="0x0000003e" name="SIZE" caption="Size of the region"/>
          <bitfield mask="0xfffff000" name="BASE" caption="Base address of the region"/>
        </register>
        <register offset="0x014c" size="4" name="MPUAR3" initval="0x0" rw="RW" caption="MPU Address Register Instruction 3">
          <bitfield mask="0x00000001" name="V" caption="Valid"/>
          <bitfield mask="0x0000003e" name="SIZE" caption="Size of the region"/>
          <bitfield mask="0xfffff000" name="BASE" caption="Base address of the region"/>
        </register>
        <register offset="0x0150" size="4" name="MPUAR4" initval="0x0" rw="RW" caption="MPU Address Register Instruction 4">
          <bitfield mask="0x00000001" name="V" caption="Valid"/>
          <bitfield mask="0x0000003e" name="SIZE" caption="Size of the region"/>
          <bitfield mask="0xfffff000" name="BASE" caption="Base address of the region"/>
        </register>
        <register offset="0x0154" size="4" name="MPUAR5" initval="0x0" rw="RW" caption="MPU Address Register Instruction 5">
          <bitfield mask="0x00000001" name="V" caption="Valid"/>
          <bitfield mask="0x0000003e" name="SIZE" caption="Size of the region"/>
          <bitfield mask="0xfffff000" name="BASE" caption="Base address of the region"/>
        </register>
        <register offset="0x0158" size="4" name="MPUAR6" initval="0x0" rw="RW" caption="MPU Address Register Instruction 6">
          <bitfield mask="0x00000001" name="V" caption="Valid"/>
          <bitfield mask="0x0000003e" name="SIZE" caption="Size of the region"/>
          <bitfield mask="0xfffff000" name="BASE" caption="Base address of the region"/>
        </register>
        <register offset="0x015c" size="4" name="MPUAR7" initval="0x0" rw="RW" caption="MPU Address Register Instruction 7">
          <bitfield mask="0x00000001" name="V" caption="Valid"/>
          <bitfield mask="0x0000003e" name="SIZE" caption="Size of the region"/>
          <bitfield mask="0xfffff000" name="BASE" caption="Base address of the region"/>
        </register>
        <register offset="0x0160" size="4" name="MPUPSR0" initval="0x0" rw="RW" caption="MPU Address Register Data 0">
          <bitfield mask="0x00000001" name="P0" caption="P0"/>
          <bitfield mask="0x00000002" name="P1" caption="P1"/>
          <bitfield mask="0x00000004" name="P2" caption="P2"/>
          <bitfield mask="0x00000008" name="P3" caption="P3"/>
          <bitfield mask="0x00000010" name="P4" caption="P4"/>
          <bitfield mask="0x00000020" name="P5" caption="P5"/>
          <bitfield mask="0x00000040" name="P6" caption="P6"/>
          <bitfield mask="0x00000080" name="P7" caption="P7"/>
          <bitfield mask="0x00000100" name="P8" caption="P8"/>
          <bitfield mask="0x00000200" name="P9" caption="P9"/>
          <bitfield mask="0x00000400" name="P10" caption="P10"/>
          <bitfield mask="0x00000800" name="P11" caption="P11"/>
          <bitfield mask="0x00001000" name="P12" caption="P12"/>
          <bitfield mask="0x00002000" name="P13" caption="P13"/>
          <bitfield mask="0x00004000" name="P14" caption="P14"/>
          <bitfield mask="0x00008000" name="P15" caption="P15"/>
        </register>
        <register offset="0x0164" size="4" name="MPUPSR1" initval="0x0" rw="RW" caption="MPU Address Register Data 1">
          <bitfield mask="0x00000001" name="P0" caption="P0"/>
          <bitfield mask="0x00000002" name="P1" caption="P1"/>
          <bitfield mask="0x00000004" name="P2" caption="P2"/>
          <bitfield mask="0x00000008" name="P3" caption="P3"/>
          <bitfield mask="0x00000010" name="P4" caption="P4"/>
          <bitfield mask="0x00000020" name="P5" caption="P5"/>
          <bitfield mask="0x00000040" name="P6" caption="P6"/>
          <bitfield mask="0x00000080" name="P7" caption="P7"/>
          <bitfield mask="0x00000100" name="P8" caption="P8"/>
          <bitfield mask="0x00000200" name="P9" caption="P9"/>
          <bitfield mask="0x00000400" name="P10" caption="P10"/>
          <bitfield mask="0x00000800" name="P11" caption="P11"/>
          <bitfield mask="0x00001000" name="P12" caption="P12"/>
          <bitfield mask="0x00002000" name="P13" caption="P13"/>
          <bitfield mask="0x00004000" name="P14" caption="P14"/>
          <bitfield mask="0x00008000" name="P15" caption="P15"/>
        </register>
        <register offset="0x0168" size="4" name="MPUPSR2" initval="0x0" rw="RW" caption="MPU Address Register Data 2">
          <bitfield mask="0x00000001" name="P0" caption="P0"/>
          <bitfield mask="0x00000002" name="P1" caption="P1"/>
          <bitfield mask="0x00000004" name="P2" caption="P2"/>
          <bitfield mask="0x00000008" name="P3" caption="P3"/>
          <bitfield mask="0x00000010" name="P4" caption="P4"/>
          <bitfield mask="0x00000020" name="P5" caption="P5"/>
          <bitfield mask="0x00000040" name="P6" caption="P6"/>
          <bitfield mask="0x00000080" name="P7" caption="P7"/>
          <bitfield mask="0x00000100" name="P8" caption="P8"/>
          <bitfield mask="0x00000200" name="P9" caption="P9"/>
          <bitfield mask="0x00000400" name="P10" caption="P10"/>
          <bitfield mask="0x00000800" name="P11" caption="P11"/>
          <bitfield mask="0x00001000" name="P12" caption="P12"/>
          <bitfield mask="0x00002000" name="P13" caption="P13"/>
          <bitfield mask="0x00004000" name="P14" caption="P14"/>
          <bitfield mask="0x00008000" name="P15" caption="P15"/>
        </register>
        <register offset="0x016c" size="4" name="MPUPSR3" initval="0x0" rw="RW" caption="MPU Address Register Data 3">
          <bitfield mask="0x00000001" name="P0" caption="P0"/>
          <bitfield mask="0x00000002" name="P1" caption="P1"/>
          <bitfield mask="0x00000004" name="P2" caption="P2"/>
          <bitfield mask="0x00000008" name="P3" caption="P3"/>
          <bitfield mask="0x00000010" name="P4" caption="P4"/>
          <bitfield mask="0x00000020" name="P5" caption="P5"/>
          <bitfield mask="0x00000040" name="P6" caption="P6"/>
          <bitfield mask="0x00000080" name="P7" caption="P7"/>
          <bitfield mask="0x00000100" name="P8" caption="P8"/>
          <bitfield mask="0x00000200" name="P9" caption="P9"/>
          <bitfield mask="0x00000400" name="P10" caption="P10"/>
          <bitfield mask="0x00000800" name="P11" caption="P11"/>
          <bitfield mask="0x00001000" name="P12" caption="P12"/>
          <bitfield mask="0x00002000" name="P13" caption="P13"/>
          <bitfield mask="0x00004000" name="P14" caption="P14"/>
          <bitfield mask="0x00008000" name="P15" caption="P15"/>
        </register>
        <register offset="0x0170" size="4" name="MPUPSR4" initval="0x0" rw="RW" caption="MPU Address Register Data 4">
          <bitfield mask="0x00000001" name="P0" caption="P0"/>
          <bitfield mask="0x00000002" name="P1" caption="P1"/>
          <bitfield mask="0x00000004" name="P2" caption="P2"/>
          <bitfield mask="0x00000008" name="P3" caption="P3"/>
          <bitfield mask="0x00000010" name="P4" caption="P4"/>
          <bitfield mask="0x00000020" name="P5" caption="P5"/>
          <bitfield mask="0x00000040" name="P6" caption="P6"/>
          <bitfield mask="0x00000080" name="P7" caption="P7"/>
          <bitfield mask="0x00000100" name="P8" caption="P8"/>
          <bitfield mask="0x00000200" name="P9" caption="P9"/>
          <bitfield mask="0x00000400" name="P10" caption="P10"/>
          <bitfield mask="0x00000800" name="P11" caption="P11"/>
          <bitfield mask="0x00001000" name="P12" caption="P12"/>
          <bitfield mask="0x00002000" name="P13" caption="P13"/>
          <bitfield mask="0x00004000" name="P14" caption="P14"/>
          <bitfield mask="0x00008000" name="P15" caption="P15"/>
        </register>
        <register offset="0x0174" size="4" name="MPUPSR5" initval="0x0" rw="RW" caption="MPU Address Register Data 5">
          <bitfield mask="0x00000001" name="P0" caption="P0"/>
          <bitfield mask="0x00000002" name="P1" caption="P1"/>
          <bitfield mask="0x00000004" name="P2" caption="P2"/>
          <bitfield mask="0x00000008" name="P3" caption="P3"/>
          <bitfield mask="0x00000010" name="P4" caption="P4"/>
          <bitfield mask="0x00000020" name="P5" caption="P5"/>
          <bitfield mask="0x00000040" name="P6" caption="P6"/>
          <bitfield mask="0x00000080" name="P7" caption="P7"/>
          <bitfield mask="0x00000100" name="P8" caption="P8"/>
          <bitfield mask="0x00000200" name="P9" caption="P9"/>
          <bitfield mask="0x00000400" name="P10" caption="P10"/>
          <bitfield mask="0x00000800" name="P11" caption="P11"/>
          <bitfield mask="0x00001000" name="P12" caption="P12"/>
          <bitfield mask="0x00002000" name="P13" caption="P13"/>
          <bitfield mask="0x00004000" name="P14" caption="P14"/>
          <bitfield mask="0x00008000" name="P15" caption="P15"/>
        </register>
        <register offset="0x0178" size="4" name="MPUPSR6" initval="0x0" rw="RW" caption="MPU Address Register Data 6">
          <bitfield mask="0x00000001" name="P0" caption="P0"/>
          <bitfield mask="0x00000002" name="P1" caption="P1"/>
          <bitfield mask="0x00000004" name="P2" caption="P2"/>
          <bitfield mask="0x00000008" name="P3" caption="P3"/>
          <bitfield mask="0x00000010" name="P4" caption="P4"/>
          <bitfield mask="0x00000020" name="P5" caption="P5"/>
          <bitfield mask="0x00000040" name="P6" caption="P6"/>
          <bitfield mask="0x00000080" name="P7" caption="P7"/>
          <bitfield mask="0x00000100" name="P8" caption="P8"/>
          <bitfield mask="0x00000200" name="P9" caption="P9"/>
          <bitfield mask="0x00000400" name="P10" caption="P10"/>
          <bitfield mask="0x00000800" name="P11" caption="P11"/>
          <bitfield mask="0x00001000" name="P12" caption="P12"/>
          <bitfield mask="0x00002000" name="P13" caption="P13"/>
          <bitfield mask="0x00004000" name="P14" caption="P14"/>
          <bitfield mask="0x00008000" name="P15" caption="P15"/>
        </register>
        <register offset="0x017c" size="4" name="MPUPSR7" initval="0x0" rw="RW" caption="MPU Address Register Data 7">
          <bitfield mask="0x00000001" name="P0" caption="P0"/>
          <bitfield mask="0x00000002" name="P1" caption="P1"/>
          <bitfield mask="0x00000004" name="P2" caption="P2"/>
          <bitfield mask="0x00000008" name="P3" caption="P3"/>
          <bitfield mask="0x00000010" name="P4" caption="P4"/>
          <bitfield mask="0x00000020" name="P5" caption="P5"/>
          <bitfield mask="0x00000040" name="P6" caption="P6"/>
          <bitfield mask="0x00000080" name="P7" caption="P7"/>
          <bitfield mask="0x00000100" name="P8" caption="P8"/>
          <bitfield mask="0x00000200" name="P9" caption="P9"/>
          <bitfield mask="0x00000400" name="P10" caption="P10"/>
          <bitfield mask="0x00000800" name="P11" caption="P11"/>
          <bitfield mask="0x00001000" name="P12" caption="P12"/>
          <bitfield mask="0x00002000" name="P13" caption="P13"/>
          <bitfield mask="0x00004000" name="P14" caption="P14"/>
          <bitfield mask="0x00008000" name="P15" caption="P15"/>
        </register>
        <register offset="0x0180" size="4" name="MPUCRA" initval="0x0" rw="RW" caption="MPU Cacheable Register A">
          <bitfield mask="0x00000001" name="C0"/>
          <bitfield mask="0x00000002" name="C1"/>
          <bitfield mask="0x00000004" name="C2"/>
          <bitfield mask="0x00000008" name="C3"/>
          <bitfield mask="0x00000010" name="C4"/>
          <bitfield mask="0x00000020" name="C5"/>
          <bitfield mask="0x00000040" name="C6"/>
          <bitfield mask="0x00000080" name="C7"/>
        </register>
        <register offset="0x0184" size="4" name="MPUCRB" initval="0x0" rw="RW" caption="MPU Cacheable Register B">
          <bitfield mask="0x00000001" name="C0"/>
          <bitfield mask="0x00000002" name="C1"/>
          <bitfield mask="0x00000004" name="C2"/>
          <bitfield mask="0x00000008" name="C3"/>
          <bitfield mask="0x00000010" name="C4"/>
          <bitfield mask="0x00000020" name="C5"/>
          <bitfield mask="0x00000040" name="C6"/>
          <bitfield mask="0x00000080" name="C7"/>
        </register>
        <register offset="0x0188" size="4" name="MPUBRA" initval="0x0" rw="RW" caption="MPU Bufferable Register A">
          <bitfield mask="0x00000001" name="B0"/>
          <bitfield mask="0x00000002" name="B1"/>
          <bitfield mask="0x00000004" name="B2"/>
          <bitfield mask="0x00000008" name="B3"/>
          <bitfield mask="0x00000010" name="B4"/>
          <bitfield mask="0x00000020" name="B5"/>
          <bitfield mask="0x00000040" name="B6"/>
          <bitfield mask="0x00000080" name="B7"/>
        </register>
        <register offset="0x018c" size="4" name="MPUBRB" initval="0x0" rw="RW" caption="MPU Bufferable Register B">
          <bitfield mask="0x00000001" name="B0"/>
          <bitfield mask="0x00000002" name="B1"/>
          <bitfield mask="0x00000004" name="B2"/>
          <bitfield mask="0x00000008" name="B3"/>
          <bitfield mask="0x00000010" name="B4"/>
          <bitfield mask="0x00000020" name="B5"/>
          <bitfield mask="0x00000040" name="B6"/>
          <bitfield mask="0x00000080" name="B7"/>
        </register>
        <register offset="0x0190" size="4" name="MPUAPRA" initval="0x0" rw="RW" caption="MPU Access Permission Register A">
          <bitfield mask="0x0000000f" name="AP0" values="AP0" caption="Access Permissions for MPU region 0"/>
          <bitfield mask="0x000000f0" name="AP1" values="AP1" caption="Access Permissions for MPU region 1"/>
          <bitfield mask="0x00000f00" name="AP2" values="AP2" caption="Access Permissions for MPU region 2"/>
          <bitfield mask="0x0000f000" name="AP3" values="AP3" caption="Access Permissions for MPU region 3"/>
          <bitfield mask="0x000f0000" name="AP4" values="AP4" caption="Access Permissions for MPU region 4"/>
          <bitfield mask="0x00f00000" name="AP5" values="AP5" caption="Access Permissions for MPU region 5"/>
          <bitfield mask="0x0f000000" name="AP6" values="AP6" caption="Access Permissions for MPU region 6"/>
          <bitfield mask="0xf0000000" name="AP7" values="AP7" caption="Access Permissions for MPU region 7"/>
        </register>
        <register offset="0x0194" size="4" name="MPUAPRB" initval="0x0" rw="RW" caption="MPU Access Permission Register B">
          <bitfield mask="0x0000000f" name="AP0" values="AP0" caption="Access Permissions for MPU region 0"/>
          <bitfield mask="0x000000f0" name="AP1" values="AP1" caption="Access Permissions for MPU region 1"/>
          <bitfield mask="0x00000f00" name="AP2" values="AP2" caption="Access Permissions for MPU region 2"/>
          <bitfield mask="0x0000f000" name="AP3" values="AP3" caption="Access Permissions for MPU region 3"/>
          <bitfield mask="0x000f0000" name="AP4" values="AP4" caption="Access Permissions for MPU region 4"/>
          <bitfield mask="0x00f00000" name="AP5" values="AP5" caption="Access Permissions for MPU region 5"/>
          <bitfield mask="0x0f000000" name="AP6" values="AP6" caption="Access Permissions for MPU region 6"/>
          <bitfield mask="0xf0000000" name="AP7" values="AP7" caption="Access Permissions for MPU region 7"/>
        </register>
        <register offset="0x0198" size="4" name="MPUCR" initval="0x0" rw="RW" caption="MPU Control Register">
          <bitfield mask="0x00000001" name="E" caption="MPU Enable"/>
        </register>
      </register-group>
      <value-group name="ECR">
        <value name="UNRECOVERABLE" value="0"/>
        <value name="TLB_MULTIPLE" value="1"/>
        <value name="BUS_ERROR_WRITE" value="2"/>
        <value name="BUS_ERROR_READ" value="3"/>
        <value name="NMI" value="4"/>
        <value name="ADDR_ALIGN_X" value="5"/>
        <value name="PROTECTION_X" value="6"/>
        <value name="DEBUG" value="7"/>
        <value name="ILLEGAL_OPCODE" value="8"/>
        <value name="UNIMPL_INSTRUCTION" value="9"/>
        <value name="PRIVILEGE_VIOLATION" value="10"/>
        <value name="FPE" value="11"/>
        <value name="COPROC_ABSENT" value="12"/>
        <value name="ADDR_ALIGN_R" value="13"/>
        <value name="ADDR_ALIGN_W" value="14"/>
        <value name="PROTECTION_R" value="15"/>
        <value name="PROTECTION_W" value="16"/>
        <value name="DTLB_MODIFIED" value="17"/>
        <value name="TLB_MISS_X" value="20"/>
        <value name="TLB_MISS_R" value="24"/>
        <value name="TLB_MISS_W" value="28"/>
      </value-group>
      <value-group name="AP0">
        <value name="EXECUTE" value="1"/>
        <value name="WRITE" value="2"/>
        <value name="USER" value="4"/>
        <value name="SUP_WRITE" value="8"/>
      </value-group>
      <value-group name="AP1">
        <value name="EXECUTE" value="1"/>
        <value name="WRITE" value="2"/>
        <value name="USER" value="4"/>
        <value name="SUP_WRITE" value="8"/>
      </value-group>
      <value-group name="AP2">
        <value name="EXECUTE" value="1"/>
        <value name="WRITE" value="2"/>
        <value name="USER" value="4"/>
        <value name="SUP_WRITE" value="8"/>
      </value-group>
      <value-group name="AP3">
        <value name="EXECUTE" value="1"/>
        <value name="WRITE" value="2"/>
        <value name="USER" value="4"/>
        <value name="SUP_WRITE" value="8"/>
      </value-group>
      <value-group name="AP4">
        <value name="EXECUTE" value="1"/>
        <value name="WRITE" value="2"/>
        <value name="USER" value="4"/>
        <value name="SUP_WRITE" value="8"/>
      </value-group>
      <value-group name="AP5">
        <value name="EXECUTE" value="1"/>
        <value name="WRITE" value="2"/>
        <value name="USER" value="4"/>
        <value name="SUP_WRITE" value="8"/>
      </value-group>
      <value-group name="AP6">
        <value name="EXECUTE" value="1"/>
        <value name="WRITE" value="2"/>
        <value name="USER" value="4"/>
        <value name="SUP_WRITE" value="8"/>
      </value-group>
      <value-group name="AP7">
        <value name="EXECUTE" value="1"/>
        <value name="WRITE" value="2"/>
        <value name="USER" value="4"/>
        <value name="SUP_WRITE" value="8"/>
      </value-group>
      <value-group name="M">
        <value name="APP" value="0"/>
        <value name="SUP" value="1"/>
        <value name="INT0" value="2"/>
        <value name="INT1" value="3"/>
        <value name="INT2" value="4"/>
        <value name="INT3" value="5"/>
        <value name="EX" value="6"/>
        <value name="NMI" value="7"/>
      </value-group>
    </module><module name="INTC" id="SC0" version="1.3.0">
      <register-group name="INTC" caption="Interrupt Controller">
        <register offset="0x0000" size="4" name="IPR" count="64" count-param="NUM_INT_GRPS" initval="0x0" rw="RW" caption="Interrupt Priority Register">
          <bitfield mask="0x00003fff" name="AUTOVECTOR" caption="Handler offset"/>
          <bitfield mask="0xc0000000" name="INTLEVEL" values="INTLEVEL" caption="Interrupt Level"/>
        </register>
        <register offset="0x0100" size="4" name="IRR" count="64" count-param="NUM_INT_GRPS" initval="0x0" rw="R" caption="Interrupt Request Register"/>
        <register offset="0x0200" size="4" name="ICR" count="4" initval="0x0" rw="R" caption="Interrupt Cause Register">
          <bitfield mask="0x0000003f" name="CAUSE" caption="Cause Group Number"/>
        </register>
      </register-group>
      <value-group name="INTLEVEL">
        <value name="INT0" value="0"/>
        <value name="INT1" value="1"/>
        <value name="INT2" value="2"/>
        <value name="INT3" value="3"/>
      </value-group>
    </module><module id="I7628" version="2.0.0" name="ADC" caption="Analog to Digital Converter">
      <register-group name="ADC" caption="Analog to Digital Converter">
        <register offset="0x0000" size="4" name="CR" rw="W" caption="Control Register">
          <bitfield mask="0x00000001" name="SWRST" caption="Software Reset"/>
          <bitfield mask="0x00000002" name="START" caption="Start Conversion"/>
        </register>
        <register offset="0x0004" size="4" name="MR" initval="0x0" rw="RW" caption="Mode Register">
          <bitfield mask="0x00000001" name="TRGEN" caption="Trigger Enable"/>
          <bitfield mask="0x0000000e" name="TRGSEL" caption="Trigger Selection"/>
          <bitfield mask="0x00000010" name="LOWRES" caption="Resolution"/>
          <bitfield mask="0x00000020" name="SLEEP" caption="Sleep Mode"/>
          <bitfield mask="0x0000ff00" name="PRESCAL" caption="Prescaler Rate Selection"/>
          <bitfield mask="0x007f0000" name="STARTUP" caption="Start Up Time"/>
          <bitfield mask="0x0f000000" name="SHTIM" caption="Sample and Hold Time"/>
        </register>
        <register offset="0x0010" size="4" name="CHER" rw="W" caption="Channel Enable Register">
          <bitfield mask="0x00000001" name="CH0" caption="Channel 0 Enable"/>
          <bitfield mask="0x00000002" name="CH1" caption="Channel 1 Enable"/>
          <bitfield mask="0x00000004" name="CH2" caption="Channel 2 Enable"/>
          <bitfield mask="0x00000008" name="CH3" caption="Channel 3 Enable"/>
          <bitfield mask="0x00000010" name="CH4" caption="Channel 4 Enable"/>
          <bitfield mask="0x00000020" name="CH5" caption="Channel 5 Enable"/>
          <bitfield mask="0x00000040" name="CH6" caption="Channel 6 Enable"/>
          <bitfield mask="0x00000080" name="CH7" caption="Channel 7 Enable"/>
        </register>
        <register offset="0x0014" size="4" name="CHDR" rw="W" caption="Channel Disable Register">
          <bitfield mask="0x00000001" name="CH0" caption="Channel 0 Disable"/>
          <bitfield mask="0x00000002" name="CH1" caption="Channel 1 Disable"/>
          <bitfield mask="0x00000004" name="CH2" caption="Channel 2 Disable"/>
          <bitfield mask="0x00000008" name="CH3" caption="Channel 3 Disable"/>
          <bitfield mask="0x00000010" name="CH4" caption="Channel 4 Disable"/>
          <bitfield mask="0x00000020" name="CH5" caption="Channel 5 Disable"/>
          <bitfield mask="0x00000040" name="CH6" caption="Channel 6 Disable"/>
          <bitfield mask="0x00000080" name="CH7" caption="Channel 7 Disable"/>
        </register>
        <register offset="0x0018" size="4" name="CHSR" initval="0x0" rw="R" caption="Channel Status Register">
          <bitfield mask="0x00000001" name="CH0"/>
          <bitfield mask="0x00000002" name="CH1"/>
          <bitfield mask="0x00000004" name="CH2"/>
          <bitfield mask="0x00000008" name="CH3"/>
          <bitfield mask="0x00000010" name="CH4"/>
          <bitfield mask="0x00000020" name="CH5"/>
          <bitfield mask="0x00000040" name="CH6"/>
          <bitfield mask="0x00000080" name="CH7"/>
        </register>
        <register offset="0x001c" size="4" name="SR" rw="R" caption="Status Register">
          <bitfield mask="0x00000001" name="EOC0" caption="End of Conversion 0"/>
          <bitfield mask="0x00000002" name="EOC1" caption="End of Conversion 1"/>
          <bitfield mask="0x00000004" name="EOC2" caption="End of Conversion 2"/>
          <bitfield mask="0x00000008" name="EOC3" caption="End of Conversion 3"/>
          <bitfield mask="0x00000010" name="EOC4" caption="End of Conversion 4"/>
          <bitfield mask="0x00000020" name="EOC5" caption="End of Conversion 5"/>
          <bitfield mask="0x00000040" name="EOC6" caption="End of Conversion 6"/>
          <bitfield mask="0x00000080" name="EOC7" caption="End of Conversion 7"/>
          <bitfield mask="0x00000100" name="OVRE0" caption="Overrun Error 0"/>
          <bitfield mask="0x00000200" name="OVRE1" caption="Overrun Error 1"/>
          <bitfield mask="0x00000400" name="OVRE2" caption="Overrun Error 2"/>
          <bitfield mask="0x00000800" name="OVRE3" caption="Overrun Error 3"/>
          <bitfield mask="0x00001000" name="OVRE4" caption="Overrun Error 4"/>
          <bitfield mask="0x00002000" name="OVRE5" caption="Overrun Error 5"/>
          <bitfield mask="0x00004000" name="OVRE6" caption="Overrun Error 6"/>
          <bitfield mask="0x00008000" name="OVRE7" caption="Overrun Error 7"/>
          <bitfield mask="0x00010000" name="DRDY" caption="Data Ready"/>
          <bitfield mask="0x00020000" name="GOVRE" caption="General Overrun Error"/>
          <bitfield mask="0x00040000" name="ENDRX" caption="End of RX Buffer"/>
          <bitfield mask="0x00080000" name="RXBUFF" caption="RX Buffer Full"/>
        </register>
        <register offset="0x0020" size="4" name="LCDR" rw="R" caption="Last Converted Data Register">
          <bitfield mask="0x000003ff" name="LDATA" caption="Last Data Converted"/>
        </register>
        <register offset="0x0024" size="4" name="IER" rw="W" caption="Interrupt Enable Register">
          <bitfield mask="0x00000001" name="EOC0" caption="End of Conversion Interrupt Enable 0"/>
          <bitfield mask="0x00000002" name="EOC1" caption="End of Conversion Interrupt Enable 1"/>
          <bitfield mask="0x00000004" name="EOC2" caption="End of Conversion Interrupt Enable 2"/>
          <bitfield mask="0x00000008" name="EOC3" caption="End of Conversion Interrupt Enable 3"/>
          <bitfield mask="0x00000010" name="EOC4" caption="End of Conversion Interrupt Enable 4"/>
          <bitfield mask="0x00000020" name="EOC5" caption="End of Conversion Interrupt Enable 5"/>
          <bitfield mask="0x00000040" name="EOC6" caption="End of Conversion Interrupt Enable 6"/>
          <bitfield mask="0x00000080" name="EOC7" caption="End of Conversion Interrupt Enable 7"/>
          <bitfield mask="0x00000100" name="OVRE0" caption="Overrun Error Interrupt Enable 0"/>
          <bitfield mask="0x00000200" name="OVRE1" caption="Overrun Error Interrupt Enable 1"/>
          <bitfield mask="0x00000400" name="OVRE2" caption="Overrun Error Interrupt Enable 2"/>
          <bitfield mask="0x00000800" name="OVRE3" caption="Overrun Error Interrupt Enable 3"/>
          <bitfield mask="0x00001000" name="OVRE4" caption="Overrun Error Interrupt Enable 4"/>
          <bitfield mask="0x00002000" name="OVRE5" caption="Overrun Error Interrupt Enable 5"/>
          <bitfield mask="0x00004000" name="OVRE6" caption="Overrun Error Interrupt Enable 6"/>
          <bitfield mask="0x00008000" name="OVRE7" caption="Overrun Error Interrupt Enable 7"/>
          <bitfield mask="0x00010000" name="DRDY" caption="Data Ready Interrupt Enable"/>
          <bitfield mask="0x00020000" name="GOVRE" caption="General Overrun Error Interrupt Enable"/>
          <bitfield mask="0x00040000" name="ENDRX" caption="End of Receive Buffer Interrupt Enable"/>
          <bitfield mask="0x00080000" name="RXBUFF" caption="Receive Buffer Full Interrupt Enable"/>
        </register>
        <register offset="0x0028" size="4" name="IDR" rw="W" caption="Interrupt Disable Register">
          <bitfield mask="0x00000001" name="EOC0" caption="End of Conversion Interrupt Disable 0"/>
          <bitfield mask="0x00000002" name="EOC1" caption="End of Conversion Interrupt Disable 1"/>
          <bitfield mask="0x00000004" name="EOC2" caption="End of Conversion Interrupt Disable 2"/>
          <bitfield mask="0x00000008" name="EOC3" caption="End of Conversion Interrupt Disable 3"/>
          <bitfield mask="0x00000010" name="EOC4" caption="End of Conversion Interrupt Disable 4"/>
          <bitfield mask="0x00000020" name="EOC5" caption="End of Conversion Interrupt Disable 5"/>
          <bitfield mask="0x00000040" name="EOC6" caption="End of Conversion Interrupt Disable 6"/>
          <bitfield mask="0x00000080" name="EOC7" caption="End of Conversion Interrupt Disable 7"/>
          <bitfield mask="0x00000100" name="OVRE0" caption="Overrun Error Interrupt Disable 0"/>
          <bitfield mask="0x00000200" name="OVRE1" caption="Overrun Error Interrupt Disable 1"/>
          <bitfield mask="0x00000400" name="OVRE2" caption="Overrun Error Interrupt Disable 2"/>
          <bitfield mask="0x00000800" name="OVRE3" caption="Overrun Error Interrupt Disable 3"/>
          <bitfield mask="0x00001000" name="OVRE4" caption="Overrun Error Interrupt Disable 4"/>
          <bitfield mask="0x00002000" name="OVRE5" caption="Overrun Error Interrupt Disable 5"/>
          <bitfield mask="0x00004000" name="OVRE6" caption="Overrun Error Interrupt Disable 6"/>
          <bitfield mask="0x00008000" name="OVRE7" caption="Overrun Error Interrupt Disable 7"/>
          <bitfield mask="0x00010000" name="DRDY" caption="Data Ready Interrupt Disable"/>
          <bitfield mask="0x00020000" name="GOVRE" caption="General Overrun Interrupt Disable"/>
          <bitfield mask="0x00040000" name="ENDRX" caption="End of Receive Buffer Interrupt Disable"/>
          <bitfield mask="0x00080000" name="RXBUFF" caption="Receive Buffer Full Interrupt Disable"/>
        </register>
        <register offset="0x002c" size="4" name="IMR" initval="0x0" rw="R" caption="Interrupt Mask Register">
          <bitfield mask="0x00000001" name="EOC0" caption="End of Conversion Interrupt Mask 0"/>
          <bitfield mask="0x00000002" name="EOC1" caption="End of Conversion Interrupt Mask 1"/>
          <bitfield mask="0x00000004" name="EOC2" caption="End of Conversion Interrupt Mask 2"/>
          <bitfield mask="0x00000008" name="EOC3" caption="End of Conversion Interrupt Mask 3"/>
          <bitfield mask="0x00000010" name="EOC4" caption="End of Conversion Interrupt Mask 4"/>
          <bitfield mask="0x00000020" name="EOC5" caption="End of Conversion Interrupt Mask 5"/>
          <bitfield mask="0x00000040" name="EOC6" caption="End of Conversion Interrupt Mask 6"/>
          <bitfield mask="0x00000080" name="EOC7" caption="End of Conversion Interrupt Mask 7"/>
          <bitfield mask="0x00000100" name="OVRE0" caption="Overrun Error Interrupt Mask 0"/>
          <bitfield mask="0x00000200" name="OVRE1" caption="Overrun Error Interrupt Mask 1"/>
          <bitfield mask="0x00000400" name="OVRE2" caption="Overrun Error Interrupt Mask 2"/>
          <bitfield mask="0x00000800" name="OVRE3" caption="Overrun Error Interrupt Mask 3"/>
          <bitfield mask="0x00001000" name="OVRE4" caption="Overrun Error Interrupt Mask 4"/>
          <bitfield mask="0x00002000" name="OVRE5" caption="Overrun Error Interrupt Mask 5"/>
          <bitfield mask="0x00004000" name="OVRE6" caption="Overrun Error Interrupt Mask 6"/>
          <bitfield mask="0x00008000" name="OVRE7" caption="Overrun Error Interrupt Mask 7"/>
          <bitfield mask="0x00010000" name="DRDY" caption="Data Ready Interrupt Mask"/>
          <bitfield mask="0x00020000" name="GOVRE" caption="General Overrun Error Interrupt Mask"/>
          <bitfield mask="0x00040000" name="ENDRX" caption="End of Receive Buffer Interrupt Mask"/>
          <bitfield mask="0x00080000" name="RXBUFF" caption="Receive Buffer Full Interrupt Mask"/>
        </register>
        <register offset="0x0030" size="4" name="CDR0" initval="0x0" rw="R" caption="Channel Data Register 0">
          <bitfield mask="0x000003ff" name="DATA" caption="Converted Data"/>
        </register>
        <register offset="0x0034" size="4" name="CDR1" initval="0x0" rw="R" caption="Channel Data Register 1">
          <bitfield mask="0x000003ff" name="DATA" caption="Converted Data"/>
        </register>
        <register offset="0x0038" size="4" name="CDR2" initval="0x0" rw="R" caption="Channel Data Register 2">
          <bitfield mask="0x000003ff" name="DATA" caption="Converted Data"/>
        </register>
        <register offset="0x003c" size="4" name="CDR3" initval="0x0" rw="R" caption="Channel Data Register 3">
          <bitfield mask="0x000003ff" name="DATA" caption="Converted Data"/>
        </register>
        <register offset="0x0040" size="4" name="CDR4" initval="0x0" rw="R" caption="Channel Data Register 4">
          <bitfield mask="0x000003ff" name="DATA" caption="Converted Data"/>
        </register>
        <register offset="0x0044" size="4" name="CDR5" initval="0x0" rw="R" caption="Channel Data Register 5">
          <bitfield mask="0x000003ff" name="DATA" caption="Converted Data"/>
        </register>
        <register offset="0x0048" size="4" name="CDR6" initval="0x0" rw="R" caption="Channel Data Register 6">
          <bitfield mask="0x000003ff" name="DATA" caption="Converted Data"/>
        </register>
        <register offset="0x004c" size="4" name="CDR7" initval="0x0" rw="R" caption="Channel Data Register 7">
          <bitfield mask="0x000003ff" name="DATA" caption="Converted Data"/>
        </register>
        <register offset="0x00fc" size="4" name="VERSION" rw="R"/>
      </register-group>
    </module><module id="I7142" version="2.3.0" name="EIC" caption="External Interrupt Controller">
      <register-group name="EIC" caption="External Interrupt Controller">
        <register offset="0x0000" size="4" name="IER" initval="0x0" rw="W" caption="Interrupt Enable Register">
          <bitfield mask="0x00000001" name="INT0" caption="External Interrupt 0"/>
          <bitfield mask="0x00000002" name="INT1" caption="External Interrupt 1"/>
          <bitfield mask="0x00000004" name="INT2" caption="External Interrupt 2"/>
          <bitfield mask="0x00000008" name="INT3" caption="External Interrupt 3"/>
          <bitfield mask="0x00000010" name="INT4" caption="External Interrupt 4"/>
          <bitfield mask="0x00000020" name="INT5" caption="External Interrupt 5"/>
          <bitfield mask="0x00000040" name="INT6" caption="External Interrupt 6"/>
          <bitfield mask="0x00000080" name="INT7" caption="External Interrupt 7"/>
          <bitfield mask="0x00000100" name="NMI" caption="External Non Maskable CPU interrupt"/>
        </register>
        <register offset="0x0004" size="4" name="IDR" initval="0x0" rw="W" caption="Interrupt Disable Register">
          <bitfield mask="0x00000001" name="INT0" caption="External Interrupt 0"/>
          <bitfield mask="0x00000002" name="INT1" caption="External Interrupt 1"/>
          <bitfield mask="0x00000004" name="INT2" caption="External Interrupt 2"/>
          <bitfield mask="0x00000008" name="INT3" caption="External Interrupt 3"/>
          <bitfield mask="0x00000010" name="INT4" caption="External Interrupt 4"/>
          <bitfield mask="0x00000020" name="INT5" caption="External Interrupt 5"/>
          <bitfield mask="0x00000040" name="INT6" caption="External Interrupt 6"/>
          <bitfield mask="0x00000080" name="INT7" caption="External Interrupt 7"/>
          <bitfield mask="0x00000100" name="NMI" caption="External Non Maskable CPU interrupt"/>
        </register>
        <register offset="0x0008" size="4" name="IMR" initval="0x0" rw="R" caption="Interrupt Mask Register">
          <bitfield mask="0x00000001" name="INT0" caption="External Interrupt 0"/>
          <bitfield mask="0x00000002" name="INT1" caption="External Interrupt 1"/>
          <bitfield mask="0x00000004" name="INT2" caption="External Interrupt 2"/>
          <bitfield mask="0x00000008" name="INT3" caption="External Interrupt 3"/>
          <bitfield mask="0x00000010" name="INT4" caption="External Interrupt 4"/>
          <bitfield mask="0x00000020" name="INT5" caption="External Interrupt 5"/>
          <bitfield mask="0x00000040" name="INT6" caption="External Interrupt 6"/>
          <bitfield mask="0x00000080" name="INT7" caption="External Interrupt 7"/>
          <bitfield mask="0x00000100" name="NMI" caption="External Non Maskable CPU interrupt"/>
        </register>
        <register offset="0x000c" size="4" name="ISR" initval="0x0" rw="R" caption="Interrupt Status Register">
          <bitfield mask="0x00000001" name="INT0" caption="External Interrupt 0"/>
          <bitfield mask="0x00000002" name="INT1" caption="External Interrupt 1"/>
          <bitfield mask="0x00000004" name="INT2" caption="External Interrupt 2"/>
          <bitfield mask="0x00000008" name="INT3" caption="External Interrupt 3"/>
          <bitfield mask="0x00000010" name="INT4" caption="External Interrupt 4"/>
          <bitfield mask="0x00000020" name="INT5" caption="External Interrupt 5"/>
          <bitfield mask="0x00000040" name="INT6" caption="External Interrupt 6"/>
          <bitfield mask="0x00000080" name="INT7" caption="External Interrupt 7"/>
          <bitfield mask="0x00000100" name="NMI" caption="External Non Maskable CPU interrupt"/>
        </register>
        <register offset="0x0010" size="4" name="ICR" initval="0x0" rw="W" caption="Interrupt Clear Register">
          <bitfield mask="0x00000001" name="INT0" caption="External Interrupt 0"/>
          <bitfield mask="0x00000002" name="INT1" caption="External Interrupt 1"/>
          <bitfield mask="0x00000004" name="INT2" caption="External Interrupt 2"/>
          <bitfield mask="0x00000008" name="INT3" caption="External Interrupt 3"/>
          <bitfield mask="0x00000010" name="INT4" caption="External Interrupt 4"/>
          <bitfield mask="0x00000020" name="INT5" caption="External Interrupt 5"/>
          <bitfield mask="0x00000040" name="INT6" caption="External Interrupt 6"/>
          <bitfield mask="0x00000080" name="INT7" caption="External Interrupt 7"/>
          <bitfield mask="0x00000100" name="NMI" caption="External Non Maskable CPU interrupt"/>
        </register>
        <register offset="0x0014" size="4" name="MODE" initval="0x0" rw="RW" caption="Mode Register">
          <bitfield mask="0x00000001" name="INT0" caption="External Interrupt 0"/>
          <bitfield mask="0x00000002" name="INT1" caption="External Interrupt 1"/>
          <bitfield mask="0x00000004" name="INT2" caption="External Interrupt 2"/>
          <bitfield mask="0x00000008" name="INT3" caption="External Interrupt 3"/>
          <bitfield mask="0x00000010" name="INT4" caption="External Interrupt 4"/>
          <bitfield mask="0x00000020" name="INT5" caption="External Interrupt 5"/>
          <bitfield mask="0x00000040" name="INT6" caption="External Interrupt 6"/>
          <bitfield mask="0x00000080" name="INT7" caption="External Interrupt 7"/>
          <bitfield mask="0x00000100" name="NMI" caption="External Non Maskable CPU interrupt"/>
        </register>
        <register offset="0x0018" size="4" name="EDGE" initval="0x0" rw="RW" caption="Edge Register">
          <bitfield mask="0x00000001" name="INT0" caption="External Interrupt 0"/>
          <bitfield mask="0x00000002" name="INT1" caption="External Interrupt 1"/>
          <bitfield mask="0x00000004" name="INT2" caption="External Interrupt 2"/>
          <bitfield mask="0x00000008" name="INT3" caption="External Interrupt 3"/>
          <bitfield mask="0x00000010" name="INT4" caption="External Interrupt 4"/>
          <bitfield mask="0x00000020" name="INT5" caption="External Interrupt 5"/>
          <bitfield mask="0x00000040" name="INT6" caption="External Interrupt 6"/>
          <bitfield mask="0x00000080" name="INT7" caption="External Interrupt 7"/>
          <bitfield mask="0x00000100" name="NMI" caption="External Non Maskable CPU interrupt"/>
        </register>
        <register offset="0x001c" size="4" name="LEVEL" initval="0x0" rw="RW" caption="Level Register">
          <bitfield mask="0x00000001" name="INT0" caption="External Interrupt 0"/>
          <bitfield mask="0x00000002" name="INT1" caption="External Interrupt 1"/>
          <bitfield mask="0x00000004" name="INT2" caption="External Interrupt 2"/>
          <bitfield mask="0x00000008" name="INT3" caption="External Interrupt 3"/>
          <bitfield mask="0x00000010" name="INT4" caption="External Interrupt 4"/>
          <bitfield mask="0x00000020" name="INT5" caption="External Interrupt 5"/>
          <bitfield mask="0x00000040" name="INT6" caption="External Interrupt 6"/>
          <bitfield mask="0x00000080" name="INT7" caption="External Interrupt 7"/>
          <bitfield mask="0x00000100" name="NMI" caption="External Non Maskable CPU interrupt"/>
        </register>
        <register offset="0x0020" size="4" name="FILTER" initval="0x0" rw="RW" caption="Filter Register">
          <bitfield mask="0x00000001" name="INT0" caption="External Interrupt 0"/>
          <bitfield mask="0x00000002" name="INT1" caption="External Interrupt 1"/>
          <bitfield mask="0x00000004" name="INT2" caption="External Interrupt 2"/>
          <bitfield mask="0x00000008" name="INT3" caption="External Interrupt 3"/>
          <bitfield mask="0x00000010" name="INT4" caption="External Interrupt 4"/>
          <bitfield mask="0x00000020" name="INT5" caption="External Interrupt 5"/>
          <bitfield mask="0x00000040" name="INT6" caption="External Interrupt 6"/>
          <bitfield mask="0x00000080" name="INT7" caption="External Interrupt 7"/>
          <bitfield mask="0x00000100" name="NMI" caption="External Non Maskable CPU interrupt"/>
        </register>
        <register offset="0x0024" size="4" name="TEST" initval="0x0" rw="RW" caption="Test Register">
          <bitfield mask="0x00000001" name="INT0" caption="External Interrupt 0"/>
          <bitfield mask="0x00000002" name="INT1" caption="External Interrupt 1"/>
          <bitfield mask="0x00000004" name="INT2" caption="External Interrupt 2"/>
          <bitfield mask="0x00000008" name="INT3" caption="External Interrupt 3"/>
          <bitfield mask="0x00000010" name="INT4" caption="External Interrupt 4"/>
          <bitfield mask="0x00000020" name="INT5" caption="External Interrupt 5"/>
          <bitfield mask="0x00000040" name="INT6" caption="External Interrupt 6"/>
          <bitfield mask="0x00000080" name="INT7" caption="External Interrupt 7"/>
          <bitfield mask="0x00000100" name="NMI" caption="External Non Maskable CPU interrupt"/>
          <bitfield mask="0x80000000" name="TEST_EN" caption="Test Enable"/>
        </register>
        <register offset="0x0028" size="4" name="ASYNC" initval="0x0" rw="RW" caption="Asynchronous Mode Register">
          <bitfield mask="0x00000001" name="INT0" caption="External Interrupt 0"/>
          <bitfield mask="0x00000002" name="INT1" caption="External Interrupt 1"/>
          <bitfield mask="0x00000004" name="INT2" caption="External Interrupt 2"/>
          <bitfield mask="0x00000008" name="INT3" caption="External Interrupt 3"/>
          <bitfield mask="0x00000010" name="INT4" caption="External Interrupt 4"/>
          <bitfield mask="0x00000020" name="INT5" caption="External Interrupt 5"/>
          <bitfield mask="0x00000040" name="INT6" caption="External Interrupt 6"/>
          <bitfield mask="0x00000080" name="INT7" caption="External Interrupt 7"/>
          <bitfield mask="0x00000100" name="NMI" caption="External Non Maskable CPU interrupt"/>
        </register>
        <register offset="0x002c" size="4" name="SCAN" initval="0x0" rw="RW" caption="Scan Register">
          <bitfield mask="0x00000001" name="EN" caption="SCAN Enable"/>
          <bitfield mask="0x00001f00" name="PRESC" caption="SCAN Prescale"/>
          <bitfield mask="0x07000000" name="PIN" caption="SCAN Pin"/>
        </register>
        <register offset="0x0030" size="4" name="EN" initval="0x0" rw="W" caption="Enable Register">
          <bitfield mask="0x00000001" name="INT0" caption="External Interrupt 0"/>
          <bitfield mask="0x00000002" name="INT1" caption="External Interrupt 1"/>
          <bitfield mask="0x00000004" name="INT2" caption="External Interrupt 2"/>
          <bitfield mask="0x00000008" name="INT3" caption="External Interrupt 3"/>
          <bitfield mask="0x00000010" name="INT4" caption="External Interrupt 4"/>
          <bitfield mask="0x00000020" name="INT5" caption="External Interrupt 5"/>
          <bitfield mask="0x00000040" name="INT6" caption="External Interrupt 6"/>
          <bitfield mask="0x00000080" name="INT7" caption="External Interrupt 7"/>
          <bitfield mask="0x00000100" name="NMI" caption="External Non Maskable CPU interrupt"/>
        </register>
        <register offset="0x0034" size="4" name="DIS" initval="0x0" rw="W" caption="Disable Register">
          <bitfield mask="0x00000001" name="INT0" caption="External Interrupt 0"/>
          <bitfield mask="0x00000002" name="INT1" caption="External Interrupt 1"/>
          <bitfield mask="0x00000004" name="INT2" caption="External Interrupt 2"/>
          <bitfield mask="0x00000008" name="INT3" caption="External Interrupt 3"/>
          <bitfield mask="0x00000010" name="INT4" caption="External Interrupt 4"/>
          <bitfield mask="0x00000020" name="INT5" caption="External Interrupt 5"/>
          <bitfield mask="0x00000040" name="INT6" caption="External Interrupt 6"/>
          <bitfield mask="0x00000080" name="INT7" caption="External Interrupt 7"/>
          <bitfield mask="0x00000100" name="NMI" caption="External Non Maskable CPU interrupt"/>
        </register>
        <register offset="0x0038" size="4" name="CTRL" initval="0x0" rw="RW" caption="Control Register">
          <bitfield mask="0x00000001" name="INT0" caption="External Interrupt 0"/>
          <bitfield mask="0x00000002" name="INT1" caption="External Interrupt 1"/>
          <bitfield mask="0x00000004" name="INT2" caption="External Interrupt 2"/>
          <bitfield mask="0x00000008" name="INT3" caption="External Interrupt 3"/>
          <bitfield mask="0x00000010" name="INT4" caption="External Interrupt 4"/>
          <bitfield mask="0x00000020" name="INT5" caption="External Interrupt 5"/>
          <bitfield mask="0x00000040" name="INT6" caption="External Interrupt 6"/>
          <bitfield mask="0x00000080" name="INT7" caption="External Interrupt 7"/>
          <bitfield mask="0x00000100" name="NMI" caption="External Non Maskable CPU interrupt"/>
        </register>
      </register-group>
    </module><module id="I7503" version="2.0.0" name="FLASHC" caption="Flash Controller">
      <register-group name="FLASHC" caption="Flash Controller">
        <register offset="0x0000" size="4" name="FCR" initval="0x0" rw="RW" caption="Flash Controller Control Register">
          <bitfield mask="0x00000001" name="FRDY" caption="FRDY"/>
          <bitfield mask="0x00000004" name="LOCKE" caption="LOCKE"/>
          <bitfield mask="0x00000008" name="PROGE" caption="PROGE"/>
          <bitfield mask="0x00000040" name="FWS" caption="FWS"/>
        </register>
        <register offset="0x0004" size="4" name="FCMD" initval="0x0" rw="RW" caption="Flash Controller Command Register">
          <bitfield mask="0x0000003f" name="CMD" values="CMD" caption="Command"/>
          <bitfield mask="0x00ffff00" name="PAGEN" caption="PAGEN"/>
          <bitfield mask="0xff000000" name="KEY" values="KEY" caption="Key"/>
        </register>
        <register offset="0x0008" size="4" name="FSR" rw="RW" caption="Flash Controller Status Register">
          <bitfield mask="0x00000001" name="FRDY" caption="FRDY"/>
          <bitfield mask="0x00000004" name="LOCKE" caption="LOCKE"/>
          <bitfield mask="0x00000008" name="PROGE" caption="PROGE"/>
          <bitfield mask="0x00000010" name="SECURITY" caption="SECURITY"/>
          <bitfield mask="0x00000020" name="QPRR" caption="QPRR"/>
          <bitfield mask="0x0000e000" name="FSZ" values="FSZ" caption="FSZ"/>
          <bitfield mask="0x00010000" name="LOCK0" caption="LOCK0"/>
          <bitfield mask="0x00020000" name="LOCK1" caption="LOCK1"/>
          <bitfield mask="0x00040000" name="LOCK2" caption="LOCK2"/>
          <bitfield mask="0x00080000" name="LOCK3" caption="LOCK3"/>
          <bitfield mask="0x00100000" name="LOCK4" caption="LOCK4"/>
          <bitfield mask="0x00200000" name="LOCK5" caption="LOCK5"/>
          <bitfield mask="0x00400000" name="LOCK6" caption="LOCK6"/>
          <bitfield mask="0x00800000" name="LOCK7" caption="LOCK7"/>
          <bitfield mask="0x01000000" name="LOCK8" caption="LOCK8"/>
          <bitfield mask="0x02000000" name="LOCK9" caption="LOCK9"/>
          <bitfield mask="0x04000000" name="LOCK10" caption="LOCK10"/>
          <bitfield mask="0x08000000" name="LOCK11" caption="LOCK11"/>
          <bitfield mask="0x10000000" name="LOCK12" caption="LOCK12"/>
          <bitfield mask="0x20000000" name="LOCK13" caption="LOCK13"/>
          <bitfield mask="0x40000000" name="LOCK14" caption="LOCK14"/>
          <bitfield mask="0x80000000" name="LOCK15" caption="LOCK15"/>
        </register>
        <register offset="0x000c" size="4" name="FGPFRHI" rw="R" caption="Flash Controller General Purpose Fuse Register High">
          <bitfield mask="0x00000001" name="GPF32" caption="GPF32"/>
          <bitfield mask="0x00000002" name="GPF33" caption="GPF33"/>
          <bitfield mask="0x00000004" name="GPF34" caption="GPF34"/>
          <bitfield mask="0x00000008" name="GPF35" caption="GPF35"/>
          <bitfield mask="0x00000010" name="GPF36" caption="GPF36"/>
          <bitfield mask="0x00000020" name="GPF37" caption="GPF37"/>
          <bitfield mask="0x00000040" name="GPF38" caption="GPF38"/>
          <bitfield mask="0x00000080" name="GPF39" caption="GPF39"/>
          <bitfield mask="0x00000100" name="GPF40" caption="GPF40"/>
          <bitfield mask="0x00000200" name="GPF41" caption="GPF41"/>
          <bitfield mask="0x00000400" name="GPF42" caption="GPF42"/>
          <bitfield mask="0x00000800" name="GPF43" caption="GPF43"/>
          <bitfield mask="0x00001000" name="GPF44" caption="GPF44"/>
          <bitfield mask="0x00002000" name="GPF45" caption="GPF45"/>
          <bitfield mask="0x00004000" name="GPF46" caption="GPF46"/>
          <bitfield mask="0x00008000" name="GPF47" caption="GPF47"/>
          <bitfield mask="0x00010000" name="GPF48" caption="GPF48"/>
          <bitfield mask="0x00020000" name="GPF49" caption="GPF49"/>
          <bitfield mask="0x00040000" name="GPF50" caption="GPF50"/>
          <bitfield mask="0x00080000" name="GPF51" caption="GPF51"/>
          <bitfield mask="0x00100000" name="GPF52" caption="GPF52"/>
          <bitfield mask="0x00200000" name="GPF53" caption="GPF53"/>
          <bitfield mask="0x00400000" name="GPF54" caption="GPF54"/>
          <bitfield mask="0x00800000" name="GPF55" caption="GPF55"/>
          <bitfield mask="0x01000000" name="GPF56" caption="GPF56"/>
          <bitfield mask="0x02000000" name="GPF57" caption="GPF57"/>
          <bitfield mask="0x04000000" name="GPF58" caption="GPF58"/>
          <bitfield mask="0x08000000" name="GPF59" caption="GPF59"/>
          <bitfield mask="0x10000000" name="GPF60" caption="GPF60"/>
          <bitfield mask="0x20000000" name="GPF61" caption="GPF61"/>
          <bitfield mask="0x40000000" name="GPF62" caption="GPF62"/>
          <bitfield mask="0x80000000" name="GPF63" caption="GPF63"/>
        </register>
        <register offset="0x0010" size="4" name="FGPFRLO" rw="R" caption="Flash Controller General Purpose Fuse Register Low">
          <bitfield mask="0x00000001" name="LOCK0" caption="LOCK0"/>
          <bitfield mask="0x00000002" name="LOCK1" caption="LOCK1"/>
          <bitfield mask="0x00000004" name="LOCK2" caption="LOCK2"/>
          <bitfield mask="0x00000008" name="LOCK3" caption="LOCK3"/>
          <bitfield mask="0x00000010" name="LOCK4" caption="LOCK4"/>
          <bitfield mask="0x00000020" name="LOCK5" caption="LOCK5"/>
          <bitfield mask="0x00000040" name="LOCK6" caption="LOCK6"/>
          <bitfield mask="0x00000080" name="LOCK7" caption="LOCK7"/>
          <bitfield mask="0x00000100" name="LOCK8" caption="LOCK8"/>
          <bitfield mask="0x00000200" name="LOCK9" caption="LOCK9"/>
          <bitfield mask="0x00000400" name="LOCK10" caption="LOCK10"/>
          <bitfield mask="0x00000800" name="LOCK11" caption="LOCK11"/>
          <bitfield mask="0x00001000" name="LOCK12" caption="LOCK12"/>
          <bitfield mask="0x00002000" name="LOCK13" caption="LOCK13"/>
          <bitfield mask="0x00004000" name="LOCK14" caption="LOCK14"/>
          <bitfield mask="0x00008000" name="LOCK15" caption="LOCK15"/>
          <bitfield mask="0x00010000" name="EPFL" caption="EPFL"/>
          <bitfield mask="0x000e0000" name="BOOTPROT" caption="BOOTPROT"/>
          <bitfield mask="0x03f00000" name="BODLEVEL" caption="BODLEVEL"/>
          <bitfield mask="0x04000000" name="BODHYST" caption="BODHYST"/>
          <bitfield mask="0x18000000" name="BODEN" caption="BODEN"/>
          <bitfield mask="0x20000000" name="GPF29" caption="GPF29"/>
          <bitfield mask="0x40000000" name="GPF30" caption="GPF30"/>
          <bitfield mask="0x80000000" name="GPF31" caption="GPF31"/>
        </register>
      </register-group>
      <value-group name="CMD">
        <value name="NOP" value="0"/>
        <value name="WP" value="1"/>
        <value name="EP" value="2"/>
        <value name="CPB" value="3"/>
        <value name="LP" value="4"/>
        <value name="UP" value="5"/>
        <value name="EA" value="6"/>
        <value name="WGPB" value="7"/>
        <value name="EGPB" value="8"/>
        <value name="SSB" value="9"/>
        <value name="PGPFB" value="10"/>
        <value name="EAGPF" value="11"/>
        <value name="QPR" value="12"/>
        <value name="WUP" value="13"/>
        <value name="EUP" value="14"/>
        <value name="QPRUP" value="15"/>
      </value-group>
      <value-group name="KEY">
        <value name="KEY" value="0xA5"/>
      </value-group>
      <value-group name="FSZ">
        <value name="32" value="0"/>
        <value name="64" value="1"/>
        <value name="128" value="2"/>
        <value name="256" value="3"/>
        <value name="384" value="4"/>
        <value name="512" value="5"/>
        <value name="768" value="6"/>
        <value name="1024" value="7"/>
      </value-group>
    </module><module id="I7142" version="2.3.0" name="FREQM" caption="Frequency Meter">
      <register-group name="FREQM" caption="Frequency Meter">
        <register offset="0x0000" size="4" name="CTRL" initval="0x0" rw="W" caption="Frequency Meter Control register">
          <bitfield mask="0x00000001" name="START" caption="Start frequency measurement"/>
        </register>
        <register offset="0x0004" size="4" name="MODE" initval="0x0" rw="RW" caption="Frequency Meter Mode register">
          <bitfield mask="0x00000001" name="REFSEL" values="REFSEL" caption="Select reference clock"/>
          <bitfield mask="0x0000ff00" name="REFNUM" caption="Select the number of period of reference clock that will be used to measure frequency"/>
          <bitfield mask="0x001f0000" name="CLKSEL" values="CLKSEL" caption="Select the measured clock"/>
        </register>
        <register offset="0x0008" size="4" name="STATUS" initval="0x0" rw="R" caption="Frequency Meter Status register">
          <bitfield mask="0x00000001" name="BUSY" caption="Frequency measurement on-going"/>
        </register>
        <register offset="0x000c" size="4" name="VALUE" initval="0x0" rw="RW" caption="Frequency Meter Value register">
          <bitfield mask="0x00ffffff" name="VALUE" caption="Measured frequency"/>
        </register>
        <register offset="0x0010" size="4" name="IER" initval="0x0" rw="W" caption="Frequency Meter Interrupt Enable Register">
          <bitfield mask="0x00000001" name="DONE" caption="Frequency measurment done"/>
        </register>
        <register offset="0x0014" size="4" name="IDR" initval="0x0" rw="W" caption="Frequency Meter Interrupt Diable Register">
          <bitfield mask="0x00000001" name="DONE" caption="Frequency measurment done"/>
        </register>
        <register offset="0x0018" size="4" name="IMR" initval="0x0" rw="R" caption="Frequency Meter Interrupt Mask Register">
          <bitfield mask="0x00000001" name="DONE" caption="Frequency measurment done"/>
        </register>
        <register offset="0x001c" size="4" name="ISR" initval="0x0" rw="R" caption="Frequency Meter Interrupt Status Register">
          <bitfield mask="0x00000001" name="DONE" caption="Frequency measurment done"/>
        </register>
        <register offset="0x0020" size="4" name="ICR" initval="0x0" rw="W" caption="Frequency Meter Interrupt Clear Register">
          <bitfield mask="0x00000001" name="DONE" caption="Frequency measurment done"/>
        </register>
      </register-group>
      <value-group name="CLKSEL">
        <value name="CPU" value="0"/>
        <value name="HSB" value="1"/>
        <value name="PBA" value="2"/>
        <value name="PBB" value="3"/>
        <value name="OSC0" value="4"/>
        <value name="OSC1" value="5"/>
        <value name="OSC32" value="6"/>
        <value name="RCOSC" value="7"/>
        <value name="PLL0" value="8"/>
        <value name="PLL1" value="9"/>
        <value name="CRIPLEL" value="10"/>
        <value name="GENCLK0" value="11"/>
        <value name="GENCLK1" value="12"/>
        <value name="GENCLK2" value="13"/>
        <value name="GENCLK3" value="14"/>
        <value name="GENCLK4" value="15"/>
        <value name="GENCLK5" value="16"/>
      </value-group>
      <value-group name="REFSEL">
        <value name="REF_RCOSC" value="0"/>
        <value name="REF_OSC32" value="1"/>
      </value-group>
    </module><module id="I7512" version="1.1.0" name="GPIO" caption="General Purpose Input/Output">
      <register-group name="port" size="0x100">
        <register offset="0x0000" size="4" name="GPER" initval="0x0" rw="RW" caption="GPIO Enable Register"/>
        <register offset="0x0004" size="4" name="GPERS" rw="W" caption="GPIO Enable Register - Set"/>
        <register offset="0x0008" size="4" name="GPERC" rw="W" caption="GPIO Enable Register - Clear"/>
        <register offset="0x000c" size="4" name="GPERT" rw="W" caption="GPIO Enable Register - Toggle"/>
        <register offset="0x0010" size="4" name="PMR0" initval="0x0" rw="RW" caption="Peripheral Mux Register 0"/>
        <register offset="0x0014" size="4" name="PMR0S" rw="W" caption="Peripheral Mux Register 0 - Set"/>
        <register offset="0x0018" size="4" name="PMR0C" rw="W" caption="Peripheral Mux Register 0 - Clear"/>
        <register offset="0x001c" size="4" name="PMR0T" rw="W" caption="Peripheral Mux Register 0 - Toggle"/>
        <register offset="0x0020" size="4" name="PMR1" initval="0x0" rw="RW" caption="Peripheral Mux Register 1"/>
        <register offset="0x0024" size="4" name="PMR1S" rw="W" caption="Peripheral Mux Register 1 - Set"/>
        <register offset="0x0028" size="4" name="PMR1C" rw="W" caption="Peripheral Mux Register 1 - Clear"/>
        <register offset="0x002c" size="4" name="PMR1T" rw="W" caption="Peripheral Mux Register 1 - Toggle"/>
        <register offset="0x0040" size="4" name="ODER" initval="0x0" rw="RW" caption="Output Driver Enable Register"/>
        <register offset="0x0044" size="4" name="ODERS" rw="W" caption="Output Driver Enable Register - Set"/>
        <register offset="0x0048" size="4" name="ODERC" rw="W" caption="Output Driver Enable Register - Clear"/>
        <register offset="0x004c" size="4" name="ODERT" rw="W" caption="Output Driver Enable Register - Toggle"/>
        <register offset="0x0050" size="4" name="OVR" initval="0x0" rw="RW" caption="Output Value Register"/>
        <register offset="0x0054" size="4" name="OVRS" rw="W" caption="Output Value Register - Set"/>
        <register offset="0x0058" size="4" name="OVRC" rw="W" caption="Output Value Register - Clear"/>
        <register offset="0x005c" size="4" name="OVRT" rw="W" caption="Output Value Register - Toggle"/>
        <register offset="0x0060" size="4" name="PVR" initval="0x0" rw="R" caption="Pin Value Register"/>
        <register offset="0x0070" size="4" name="PUER" initval="0x0" rw="RW" caption="Pull-up Enable Register"/>
        <register offset="0x0074" size="4" name="PUERS" rw="W" caption="Pull-up Enable Register - Set"/>
        <register offset="0x0078" size="4" name="PUERC" rw="W" caption="Pull-up Enable Register - Clear"/>
        <register offset="0x007c" size="4" name="PUERT" rw="W" caption="Pull-up Enable Register - Toggle"/>
        <register offset="0x0080" size="4" name="ODMER" initval="0x0" rw="RW" caption="Open Drain Mode Register"/>
        <register offset="0x0084" size="4" name="ODMERS" rw="W" caption="Open Drain Mode Register - Set"/>
        <register offset="0x0088" size="4" name="ODMERC" rw="W" caption="Open Drain Mode Register - Clear"/>
        <register offset="0x008c" size="4" name="ODMERT" rw="W" caption="Open Drain Mode Register - Toggle"/>
        <register offset="0x0090" size="4" name="IER" initval="0x0" rw="RW" caption="Interrupt Enable Register"/>
        <register offset="0x0094" size="4" name="IERS" rw="W" caption="Interrupt Enable Register - Set"/>
        <register offset="0x0098" size="4" name="IERC" rw="W" caption="Interrupt Enable Register - Clear"/>
        <register offset="0x009c" size="4" name="IERT" rw="W" caption="Interrupt Enable Register - Toggle"/>
        <register offset="0x00a0" size="4" name="IMR0" initval="0x0" rw="RW" caption="Interrupt Mode Register 0"/>
        <register offset="0x00a4" size="4" name="IMR0S" rw="W" caption="Interrupt Mode Register 0 - Set"/>
        <register offset="0x00a8" size="4" name="IMR0C" rw="W" caption="Interrupt Mode Register 0 - Clear"/>
        <register offset="0x00ac" size="4" name="IMR0T" rw="W" caption="Interrupt Mode Register 0 - Toggle"/>
        <register offset="0x00b0" size="4" name="IMR1" initval="0x0" rw="RW" caption="Interrupt Mode Register 1"/>
        <register offset="0x00b4" size="4" name="IMR1S" rw="W" caption="Interrupt Mode Register 1 - Set"/>
        <register offset="0x00b8" size="4" name="IMR1C" rw="W" caption="Interrupt Mode Register 1 - Clear"/>
        <register offset="0x00bc" size="4" name="IMR1T" rw="W" caption="Interrupt Mode Register 1 - Toggle"/>
        <register offset="0x00c0" size="4" name="GFER" initval="0x0" rw="RW" caption="Glitch Filter Enable Register"/>
        <register offset="0x00c4" size="4" name="GFERS" rw="W" caption="Glitch Filter Enable Register - Set"/>
        <register offset="0x00c8" size="4" name="GFERC" rw="W" caption="Glitch Filter Enable Register - Clear"/>
        <register offset="0x00cc" size="4" name="GFERT" rw="W" caption="Glitch Filter Enable Register - Toggle"/>
        <register offset="0x00d0" size="4" name="IFR" initval="0x0" rw="R" caption="Interrupt Flag Register"/>
        <register offset="0x00d8" size="4" name="IFRC" rw="W" caption="Interrupt Flag Register - Clear"/>
      </register-group>
      <register-group name="GPIO" caption="General Purpose Input/Output">
        <register-group offset="0x0" count="0x40" count-param="PORT_LENGTH" name-in-module="port" name="port"/>
      </register-group>
    </module><module id="I7622" version="2.3.0" name="HMATRIX" caption="HSB Matrix">
      <register-group name="prs" size="0x8">
        <register offset="0x0000" size="4" name="PRAS" initval="0x0" rw="RW" caption="Priority Register A for Slave 0">
          <bitfield mask="0x0000000f" name="M0PR" caption="Master 0 Priority"/>
          <bitfield mask="0x000000f0" name="M1PR" caption="Master 1 Priority"/>
          <bitfield mask="0x00000f00" name="M2PR" caption="Master 2 Priority"/>
          <bitfield mask="0x0000f000" name="M3PR" caption="Master 3 Priority"/>
          <bitfield mask="0x000f0000" name="M4PR" caption="Master 4 Priority"/>
          <bitfield mask="0x00f00000" name="M5PR" caption="Master 5 Priority"/>
          <bitfield mask="0x0f000000" name="M6PR" caption="Master 6 Priority"/>
          <bitfield mask="0xf0000000" name="M7PR" caption="Master 7 Priority"/>
        </register>
        <register offset="0x0004" size="4" name="PRBS" initval="0x0" rw="RW" caption="Priority Register B for Slave 0">
          <bitfield mask="0x0000000f" name="M8PR" caption="Master 8 Priority"/>
          <bitfield mask="0x000000f0" name="M9PR" caption="Master 9 Priority"/>
          <bitfield mask="0x00000f00" name="M10PR" caption="Master 10 Priority"/>
          <bitfield mask="0x0000f000" name="M11PR" caption="Master 11 Priority"/>
          <bitfield mask="0x000f0000" name="M12PR" caption="Master 12 Priority"/>
          <bitfield mask="0x00f00000" name="M13PR" caption="Master 13 Priority"/>
          <bitfield mask="0x0f000000" name="M14PR" caption="Master 14 Priority"/>
          <bitfield mask="0xf0000000" name="M15PR" caption="Master 15 Priority"/>
        </register>
      </register-group>
      <register-group name="HMATRIX" caption="HSB Matrix">
        <register offset="0x0100" size="4" name="MRCR" initval="0x0" rw="RW" caption="Master Remap Control Register">
          <bitfield mask="0x00000001" name="RCB0" caption="Remap Command bit for Master 0"/>
          <bitfield mask="0x00000002" name="RCB1" caption="Remap Command bit for Master 1"/>
          <bitfield mask="0x00000004" name="RCB2" caption="Remap Command bit for Master 2"/>
          <bitfield mask="0x00000008" name="RCB3" caption="Remap Command bit for Master 3"/>
          <bitfield mask="0x00000010" name="RCB4" caption="Remap Command bit for Master 4"/>
          <bitfield mask="0x00000020" name="RCB5" caption="Remap Command bit for Master 5"/>
          <bitfield mask="0x00000040" name="RCB6" caption="Remap Command bit for Master 6"/>
          <bitfield mask="0x00000080" name="RCB7" caption="Remap Command bit for Master 7"/>
          <bitfield mask="0x00000100" name="RCB8" caption="Remap Command bit for Master 8"/>
          <bitfield mask="0x00000200" name="RCB9" caption="Remap Command bit for Master 9"/>
          <bitfield mask="0x00000400" name="RCB10" caption="Remap Command bit for Master 10"/>
          <bitfield mask="0x00000800" name="RCB11" caption="Remap Command bit for Master 11"/>
          <bitfield mask="0x00001000" name="RCB12" caption="Remap Command bit for Master 12"/>
          <bitfield mask="0x00002000" name="RCB13" caption="Remap Command bit for Master 13"/>
          <bitfield mask="0x00004000" name="RCB14" caption="Remap Command bit for Master 14"/>
          <bitfield mask="0x00008000" name="RCB15" caption="Remap Command bit for Master 15"/>
        </register>
        <register offset="0x000" size="4" count="0x10" name="mcfg"><!-- TBD: parameterize initval -->
          <bitfield mask="0x00000007" name="ULBT" values="ULBT" caption="Undefined Length Burst Type"/>
        </register>
        <register-group offset="0x080" count="0x10" name-in-module="prs" name="prs"/>
        <register offset="0x040" size="4" count="0x10" name="scfg"><!-- TBD: parameterize initval -->
          <bitfield mask="0x000000ff" name="SLOT_CYCLE" caption="Maximum Number of Allowed Cycles for a Burst"/>
          <bitfield mask="0x00030000" name="DEFMSTR_TYPE" values="DEFMSTR_TYPE" caption="Default Master Type"/>
          <bitfield mask="0x003c0000" name="FIXED_DEFMSTR" caption="Fixed Index of Default Master"/>
          <bitfield mask="0x01000000" name="ARBT" values="ARBT" caption="Arbitration Type"/>
        </register>
        <register offset="0x110" size="4" count="0x10" name="sfr" initval="0x0">
          <bitfield mask="0xffffffff" name="SFR" caption="Special Function Register"/>
        </register>
      </register-group>
      <value-group name="ULBT">
        <value name="INFINITE" value="0"/>
        <value name="SINGLE" value="1"/>
        <value name="FOUR_BEAT" value="2"/>
        <value name="EIGHT_BEAT" value="3"/>
        <value name="SIXTEEN_BEAT" value="4"/>
      </value-group>
      <value-group name="ARBT">
        <value name="ROUND_ROBIN" value="0"/>
        <value name="FIXED_PRIORITY" value="1"/>
      </value-group>
      <value-group name="DEFMSTR_TYPE">
        <value name="NO_DEFAULT" value="0"/>
        <value name="LAST_DEFAULT" value="1"/>
        <value name="FIXED_DEFAULT" value="2"/>
      </value-group>
    </module><module id="I7130" version="2.0.0" name="JTAG" caption="JTAG module"/><module id="I7514" version="1.0.2" name="PDCA" caption="Peripheral DMA Controller">
      <register-group name="channel" size="0x40">
        <register offset="0x0000" size="4" name="MAR" initval="0x0" rw="RW" caption="Memory Address Register">
          <bitfield mask="0xffffffff" name="MADDR" caption="Memory Address"/>
        </register>
        <register offset="0x0004" size="4" name="PSR" initval="0x0" rw="RW" caption="Peripheral Select Register">
          <bitfield mask="0x000000ff" name="PID" caption="Peripheral Identifier"/>
        </register>
        <register offset="0x0008" size="4" name="TCR" initval="0x0" rw="RW" caption="Transfer Counter Register">
          <bitfield mask="0x0000ffff" name="TCV" caption="Transfer Counter Value"/>
        </register>
        <register offset="0x000c" size="4" name="MARR" initval="0x0" rw="RW" caption="Memory Address Reload Register">
          <bitfield mask="0xffffffff" name="MARV" caption="Memory Address Reload Value"/>
        </register>
        <register offset="0x0010" size="4" name="TCRR" initval="0x0" rw="RW" caption="Transfer Counter Reload Register">
          <bitfield mask="0x0000ffff" name="TCRV" caption="Transfer Counter Reload Value"/>
        </register>
        <register offset="0x0014" size="4" name="CR" initval="0x0" rw="W" caption="Control Register">
          <bitfield mask="0x00000001" name="TEN" caption="Transfer Enable"/>
          <bitfield mask="0x00000002" name="TDIS" caption="Transfer Disable"/>
          <bitfield mask="0x00000100" name="ECLR" caption="Error Clear"/>
        </register>
        <register offset="0x0018" size="4" name="MR" initval="0x0" rw="RW" caption="Mode Register">
          <bitfield mask="0x00000003" name="SIZE" values="SIZE" caption="Transfer size"/>
        </register>
        <register offset="0x001c" size="4" name="SR" initval="0x0" rw="R" caption="Status Register">
          <bitfield mask="0x00000001" name="TEN" caption="Transfer Enabled"/>
        </register>
        <register offset="0x0020" size="4" name="IER" initval="0x0" rw="W" caption="Interrupt Enable Register">
          <bitfield mask="0x00000001" name="RCZ" caption="Reload Counter Zero"/>
          <bitfield mask="0x00000002" name="TRC" caption="Transfer Complete"/>
          <bitfield mask="0x00000004" name="TERR" caption="Transfer Error"/>
        </register>
        <register offset="0x0024" size="4" name="IDR" initval="0x0" rw="W" caption="Interrupt Disable Register">
          <bitfield mask="0x00000001" name="RCZ" caption="Reload Counter Zero"/>
          <bitfield mask="0x00000002" name="TRC" caption="Transfer Complete"/>
          <bitfield mask="0x00000004" name="TERR" caption="Transfer Error"/>
        </register>
        <register offset="0x0028" size="4" name="IMR" initval="0x0" rw="R" caption="Interrupt Mask Register">
          <bitfield mask="0x00000001" name="RCZ" caption="Reload Counter Zero"/>
          <bitfield mask="0x00000002" name="TRC" caption="Transfer Complete"/>
          <bitfield mask="0x00000004" name="TERR" caption="Transfer Error"/>
        </register>
        <register offset="0x002c" size="4" name="ISR" initval="0x0" rw="R" caption="Interrupt Status Register">
          <bitfield mask="0x00000001" name="RCZ" caption="Reload Counter Zero"/>
          <bitfield mask="0x00000002" name="TRC" caption="Transfer Complete"/>
          <bitfield mask="0x00000004" name="TERR" caption="Transfer Error"/>
        </register>
      </register-group>
      <register-group name="PDCA" caption="Peripheral DMA Controller">
        <register-group offset="0x0" count="0x20" count-param="CHANNEL_LENGTH" name-in-module="channel" name="channel"/>
      </register-group>
      <value-group name="SIZE">
        <value name="Byte" value="0"/>
        <value name="Half_Word" value="1"/>
        <value name="Word" value="2"/>
      </value-group>
    </module><module id="I7144" version="1.0.0" name="PLL" caption="58k85 PLL module pll1v1p58k85"/><module id="I7142" version="2.3.0" name="PM" caption="Power Manager">
      <register-group name="PM" caption="Power Manager">
        <register offset="0x0000" size="4" name="MCCTRL" initval="0x0" rw="RW" caption="Main Clock Control">
          <bitfield mask="0x00000003" name="MCSEL" values="MCSEL" caption="Main Clock Select"/>
          <bitfield mask="0x00000004" name="OSC0EN" caption="Oscillator 0 Enable"/>
          <bitfield mask="0x00000008" name="OSC1EN" caption="Oscillator 1 Enable"/>
        </register>
        <register offset="0x0004" size="4" name="CKSEL" initval="0x0" rw="RW" caption="Clock Select">
          <bitfield mask="0x00000007" name="CPUSEL" caption="CPU Clock Select"/>
          <bitfield mask="0x00000080" name="CPUDIV" caption="CPU Division"/>
          <bitfield mask="0x00000700" name="HSBSEL" caption="HSB Clock select"/>
          <bitfield mask="0x00008000" name="HSBDIV" caption="HSB Division"/>
          <bitfield mask="0x00070000" name="PBASEL" caption="PBA Clock Select"/>
          <bitfield mask="0x00800000" name="PBADIV" caption="PBA Division"/>
          <bitfield mask="0x07000000" name="PBBSEL" caption="PBB Clock Select"/>
          <bitfield mask="0x80000000" name="PBBDIV" caption="PBB Division"/>
        </register>
        <register offset="0x0008" size="4" name="CPUMASK" initval="0x0" rw="RW" caption="CPU Mask"/>
        <register offset="0x000c" size="4" name="HSBMASK" initval="0x0" rw="RW" caption="HSB Mask"/>
        <register offset="0x0010" size="4" name="PBAMASK" initval="0x0" rw="RW" caption="PBA Mask"/>
        <register offset="0x0014" size="4" name="PBBMASK" initval="0x0" rw="RW" caption="PBB Mask"/>
        <register offset="0x0028" size="4" name="OSCCTRL0" initval="0x0" rw="RW" caption="Oscillator 0 Control Register">
          <bitfield mask="0x00000007" name="MODE" values="MODE" caption="Oscillator 0 Mode"/>
          <bitfield mask="0x00000700" name="STARTUP" values="STARTUP" caption="Oscillator 0 Startup Time"/>
        </register>
        <register offset="0x002c" size="4" name="OSCCTRL1" initval="0x0" rw="RW" caption="Oscillator 1 Control Register">
          <bitfield mask="0x00000007" name="MODE" values="MODE" caption="Oscillator 1 Mode"/>
          <bitfield mask="0x00000700" name="STARTUP" values="STARTUP" caption="Oscillator 1 Startup Time"/>
        </register>
        <register offset="0x0030" size="4" name="OSCCTRL32" initval="0x0" rw="RW" caption="Oscillator 32 Control Register">
          <bitfield mask="0x00000001" name="OSC32EN" caption="Enable the 32KHz oscillator"/>
          <bitfield mask="0x00000700" name="MODE" values="MODE" caption="32KHz Oscillator Mode"/>
          <bitfield mask="0x00070000" name="STARTUP" values="STARTUP" caption="32KHz Oscillator Startup Time"/>
        </register>
        <register offset="0x0040" size="4" name="IER" initval="0x0" rw="W" caption="PM Interrupt Enable Register">
          <bitfield mask="0x00000001" name="LOCK0" caption="PLL 0 locked"/>
          <bitfield mask="0x00000002" name="LOCK1" caption="PLL 1 locked"/>
          <bitfield mask="0x00000020" name="CKRDY" caption="Clock Ready"/>
          <bitfield mask="0x00000040" name="MSKRDY" caption="Mask ready"/>
          <bitfield mask="0x00000080" name="OSC0RDY" caption="OSC0 ready"/>
          <bitfield mask="0x00000100" name="OSC1RDY" caption="OSC1 ready"/>
          <bitfield mask="0x00000200" name="OSC32RDY" caption="OSC32 ready"/>
          <bitfield mask="0x00010000" name="BODDET" caption="Brown out detection"/>
        </register>
        <register offset="0x0044" size="4" name="IDR" initval="0x0" rw="W" caption="PM Interrupt Disable Register">
          <bitfield mask="0x00000001" name="LOCK0" caption="PLL 0 locked"/>
          <bitfield mask="0x00000002" name="LOCK1" caption="PLL 1 locked"/>
          <bitfield mask="0x00000020" name="CKRDY" caption="Clock Ready"/>
          <bitfield mask="0x00000040" name="MSKRDY" caption="Mask ready"/>
          <bitfield mask="0x00000080" name="OSC0RDY" caption="OSC0 ready"/>
          <bitfield mask="0x00000100" name="OSC1RDY" caption="OSC1 ready"/>
          <bitfield mask="0x00000200" name="OSC32RDY" caption="OSC32 ready"/>
          <bitfield mask="0x00010000" name="BODDET" caption="Brown out detection"/>
        </register>
        <register offset="0x0048" size="4" name="IMR" initval="0x0" rw="R" caption="PM Interrupt Mask Register">
          <bitfield mask="0x00000001" name="LOCK0" caption="PLL 0 locked"/>
          <bitfield mask="0x00000002" name="LOCK1" caption="PLL 1 locked"/>
          <bitfield mask="0x00000020" name="CKRDY" caption="Clock Ready"/>
          <bitfield mask="0x00000040" name="MSKRDY" caption="Mask ready"/>
          <bitfield mask="0x00000080" name="OSC0RDY" caption="OSC0 ready"/>
          <bitfield mask="0x00000100" name="OSC1RDY" caption="OSC1 ready"/>
          <bitfield mask="0x00000200" name="OSC32RDY" caption="OSC32 ready"/>
          <bitfield mask="0x00010000" name="BODDET" caption="Brown out detection"/>
        </register>
        <register offset="0x004c" size="4" name="ISR" initval="0x0" rw="R" caption="PM Interrupt Status Register">
          <bitfield mask="0x00000001" name="LOCK0" caption="PLL 0 locked"/>
          <bitfield mask="0x00000002" name="LOCK1" caption="PLL 1 locked"/>
          <bitfield mask="0x00000020" name="CKRDY" caption="Clock Ready"/>
          <bitfield mask="0x00000040" name="MSKRDY" caption="Mask ready"/>
          <bitfield mask="0x00000080" name="OSC0RDY" caption="OSC0 ready"/>
          <bitfield mask="0x00000100" name="OSC1RDY" caption="OSC1 ready"/>
          <bitfield mask="0x00000200" name="OSC32RDY" caption="OSC32 ready"/>
          <bitfield mask="0x00010000" name="BODDET" caption="Brown out detection"/>
        </register>
        <register offset="0x0050" size="4" name="ICR" initval="0x0" rw="W" caption="PM Interrupt Clear Register">
          <bitfield mask="0x00000001" name="LOCK0" caption="PLL 0 locked"/>
          <bitfield mask="0x00000002" name="LOCK1" caption="PLL 1 locked"/>
          <bitfield mask="0x00000020" name="CKRDY" caption="Clock ready"/>
          <bitfield mask="0x00000040" name="MSKRDY" caption="Mask ready"/>
          <bitfield mask="0x00000080" name="OSC0RDY" caption="OSC0 ready"/>
          <bitfield mask="0x00000100" name="OSC1RDY" caption="OSC1 Ready"/>
          <bitfield mask="0x00000200" name="OSC32RDY" caption="OSC32 ready"/>
          <bitfield mask="0x00010000" name="BODDET" caption="Brown out detection"/>
        </register>
        <register offset="0x0054" size="4" name="POSCSR" initval="0x0" rw="RW" caption="Power and Oscillators Status Register">
          <bitfield mask="0x00000001" name="LOCK0" caption="PLL 0 locked"/>
          <bitfield mask="0x00000002" name="LOCK1" caption="PLL 1 locked"/>
          <bitfield mask="0x00000004" name="WAKE" caption="Wake pin asserted"/>
          <bitfield mask="0x00000008" name="VOK" caption="Voltage OK"/>
          <bitfield mask="0x00000010" name="VMRDY" caption="Voltage Monitor Ready"/>
          <bitfield mask="0x00000020" name="CKRDY"/>
          <bitfield mask="0x00000040" name="MSKRDY" caption="Mask ready"/>
          <bitfield mask="0x00000080" name="OSC0RDY" caption="OSC0 ready"/>
          <bitfield mask="0x00000100" name="OSC1RDY" caption="OSC1 ready"/>
          <bitfield mask="0x00000200" name="OSC32RDY" caption="OSC32 ready"/>
          <bitfield mask="0x00010000" name="BODDET" caption="Brown out detection"/>
        </register>
        <register offset="0x00c0" size="4" name="RCCR" initval="0x0" rw="RW" caption="RC Oscillator Calibration Register">
          <bitfield mask="0x000003ff" name="CALIB" caption="Calibration Value"/>
          <bitfield mask="0x00010000" name="FCD" caption="Flash Calibration Done"/>
          <bitfield mask="0xff000000" name="KEY" caption="Register Write protection"/>
        </register>
        <register offset="0x00c4" size="4" name="BGCR" initval="0x0" rw="RW" caption="Bandgap Calibration Register">
          <bitfield mask="0x00000007" name="CALIB" caption="Calibration value"/>
          <bitfield mask="0x00010000" name="FCD" caption="Flash Calibration Done"/>
          <bitfield mask="0xff000000" name="KEY" caption="Register Write protection"/>
        </register>
        <register offset="0x00c8" size="4" name="VREGCR" initval="0x0" rw="RW" caption="Buck Regulator Calibration Register">
          <bitfield mask="0x00000007" name="CALIB"/>
          <bitfield mask="0x00010000" name="FCD" caption="Flash calibration done"/>
          <bitfield mask="0xff000000" name="KEY"/>
        </register>
        <register offset="0x00d0" size="4" name="BOD" initval="0x0" rw="RW" caption="BOD Level Register">
          <bitfield mask="0x0000003f" name="LEVEL" caption="BOD Level"/>
          <bitfield mask="0x00000040" name="HYST" caption="BOD Hysteresis"/>
          <bitfield mask="0x00000300" name="CTRL" values="CTRL" caption="BOD Control"/>
          <bitfield mask="0x00010000" name="FCD" caption="BOD Fuse calibration done"/>
          <bitfield mask="0xff000000" name="KEY" caption="Register Write protection"/>
        </register>
        <register offset="0x0140" size="4" name="RCAUSE" initval="0x0" rw="R" caption="Reset Cause">
          <bitfield mask="0x00000001" name="POR" caption="Power-on Reset"/>
          <bitfield mask="0x00000002" name="BOD" caption="Brown-out Reset"/>
          <bitfield mask="0x00000004" name="EXT" caption="External Reset"/>
          <bitfield mask="0x00000008" name="WDT" caption="Watchdog Reset"/>
          <bitfield mask="0x00000010" name="JTAG" caption="JTAG reset"/>
          <bitfield mask="0x00000040" name="SLEEP" caption="Sleep"/>
          <bitfield mask="0x00000080" name="CPUERR" caption="CPU Error"/>
          <bitfield mask="0x00000100" name="OCDRST" caption="OCD Reset"/>
          <bitfield mask="0x00000200" name="JTAGHARD" caption="JTAG Hard Reset"/>
        </register>
        <register offset="0x0144" size="4" name="AWEN" initval="0x0" rw="RW" caption="Asynchronous Wake Enable register">
          <bitfield mask="0x00000001" name="USB_WAKEN" caption="Enable asynchronous wake up by USB attached"/>
        </register>
        <register offset="0x60" size="4" count="0x6" count-param="GCLK_NUM" name="gcctrl" initval="0x0">
          <bitfield mask="0x00000001" name="OSCSEL" caption="Oscillator Select"/>
          <bitfield mask="0x00000002" name="PLLSEL" caption="PLL Select"/>
          <bitfield mask="0x00000004" name="CEN" caption="Clock Enable"/>
          <bitfield mask="0x00000010" name="DIVEN" caption="Divide enable"/>
          <bitfield mask="0x0000ff00" name="DIV" caption="Division Factor"/>
        </register>
        <register offset="0x200" size="4" count="0x2" name="gplp" initval="0x0"/>
        <register offset="0x20" size="4" count="0x2" name="pll" initval="0x0">
          <bitfield mask="0x00000001" name="PLLEN" caption="PLL Enable"/>
          <bitfield mask="0x00000002" name="PLLOSC" caption="PLL Oscillator select"/>
          <bitfield mask="0x0000001c" name="PLLOPT" caption="PLL Option"/>
          <bitfield mask="0x00000080" name="PLLBPL" caption="PLL Bypass Lock"/>
          <bitfield mask="0x00000f00" name="PLLDIV" caption="PLL Division factor"/>
          <bitfield mask="0x000f0000" name="PLLMUL" caption="PLL Multiply factor"/>
          <bitfield mask="0x3f000000" name="PLLCOUNT"/>
          <bitfield mask="0x40000000" name="PLLIOTESTEN" caption="PLL IO Test Enable"/>
          <bitfield mask="0x80000000" name="PLLTEST" caption="PLL Test"/>
        </register>
      </register-group>
      <value-group name="CTRL">
        <value name="OFF1" value="0"/>
        <value name="ENABLED" value="1"/>
        <value name="ENABLED_NORESET" value="2"/>
        <value name="OFF2" value="3"/>
      </value-group>
      <value-group name="MCSEL">
        <value name="SLOW" value="0"/>
        <value name="OSC0" value="1"/>
        <value name="PLL0" value="2"/>
      </value-group>
      <value-group name="MODE">
        <value name="EXT_CLOCK" value="0"/>
        <value name="CRYSTAL_G2" value="6"/>
        <value name="CRYSTAL_G3" value="7"/>
        <value name="CRYSTAL_G1" value="5"/>
        <value name="CRYSTAL_G0" value="4"/>
      </value-group>
      <value-group name="STARTUP">
        <value name="0_RCOSC" value="0"/>
        <value name="64_RCOSC" value="1"/>
        <value name="128_RCOSC" value="2"/>
        <value name="2048_RCOSC" value="3"/>
        <value name="4096_RCOSC" value="4"/>
        <value name="8192_RCOSC" value="5"/>
        <value name="16384_RCOSC" value="6"/>
      </value-group>
      <value-group name="MODE">
        <value name="EXT_CLOCK" value="0"/>
        <value name="CRYSTAL" value="1"/>
      </value-group>
      <value-group name="STARTUP">
        <value name="0_RCOSC" value="0"/>
        <value name="128_RCOSC" value="1"/>
        <value name="8192_RCOSC" value="2"/>
        <value name="16384_RCOSC" value="3"/>
        <value name="65536_RCOSC" value="4"/>
        <value name="131072_RCOSC" value="5"/>
        <value name="262144_RCOSC" value="6"/>
        <value name="524288_RCOSC" value="7"/>
      </value-group>
    </module><module version="1.0.0" name="PULLUP" caption="Create to force pull-up on unbonded pads in LPC package"/><module id="I7625" version="1.3.0" name="PWM" caption="Pulse Width Modulation Controller">
      <register-group name="channel" size="0x20">
        <register offset="0x0000" size="4" name="CMR" initval="0x0" rw="RW" caption="PWM Channel Mode Register 0">
          <bitfield mask="0x0000000f" name="CPRE" values="CPRE" caption="Channel pre-scaler"/>
          <bitfield mask="0x00000100" name="CALG" caption="Channel Alignment"/>
          <bitfield mask="0x00000200" name="CPOL" caption="Channel Polarity"/>
          <bitfield mask="0x00000400" name="CPD" caption="Channel Update Period"/>
        </register>
        <register offset="0x0004" size="4" name="CDTY" initval="0x0" rw="RW" caption="PWM Channel Duty Cycle Register 0">
          <bitfield mask="0xffffffff" name="CDTY" caption="Channel Duty Cycle"/>
        </register>
        <register offset="0x0008" size="4" name="CPRD" initval="0x0" rw="RW" caption="PWM Channel Period Register 0">
          <bitfield mask="0xffffffff" name="CPRD" caption="Channel Period"/>
        </register>
        <register offset="0x000c" size="4" name="CCNT" initval="0x0" rw="R" caption="PWM Channel Counter Register 0">
          <bitfield mask="0xffffffff" name="CNT" caption="Channel Counter Register"/>
        </register>
        <register offset="0x0010" size="4" name="CUPD" rw="W" caption="PWM Channel Update Register 0">
          <bitfield mask="0xffffffff" name="CUPD" caption="CUPD"/>
        </register>
      </register-group>
      <register-group name="PWM" caption="Pulse Width Modulation Controller">
        <register offset="0x0000" size="4" name="MR" initval="0x0" rw="RW" caption="PWM Mode Register">
          <bitfield mask="0x000000ff" name="DIVA" values="DIVA" caption="CLKA divide factor"/>
          <bitfield mask="0x00000f00" name="PREA" values="PREA" caption="PreA"/>
          <bitfield mask="0x00ff0000" name="DIVB" values="DIVB" caption="CLKB divide factor"/>
          <bitfield mask="0x0f000000" name="PREB" values="PREB" caption="PreB"/>
        </register>
        <register offset="0x0004" size="4" name="ENA" rw="W" caption="PWM Enable Register">
          <bitfield mask="0x00000001" name="CHID0" caption="Channel ID 0"/>
          <bitfield mask="0x00000002" name="CHID1" caption="Channel ID 1"/>
          <bitfield mask="0x00000004" name="CHID2" caption="Channel ID 2"/>
          <bitfield mask="0x00000008" name="CHID3" caption="Channel ID 3"/>
          <bitfield mask="0x00000010" name="CHID4" caption="Channel ID 4"/>
          <bitfield mask="0x00000020" name="CHID5" caption="Channel ID 5"/>
          <bitfield mask="0x00000040" name="CHID6" caption="Channel ID 6"/>
        </register>
        <register offset="0x0008" size="4" name="DIS" rw="W" caption="PWM Disable Register">
          <bitfield mask="0x00000001" name="CHID0" caption="Channel ID 0"/>
          <bitfield mask="0x00000002" name="CHID1" caption="Channel ID 1"/>
          <bitfield mask="0x00000004" name="CHID2" caption="Channel ID 2"/>
          <bitfield mask="0x00000008" name="CHID3" caption="Channel ID 3"/>
          <bitfield mask="0x00000010" name="CHID4" caption="Channel ID 4"/>
          <bitfield mask="0x00000020" name="CHID5" caption="Channel ID 5"/>
          <bitfield mask="0x00000040" name="CHID6" caption="Channel ID 3"/>
        </register>
        <register offset="0x000c" size="4" name="SR" initval="0x0" rw="R" caption="PWM Status Register">
          <bitfield mask="0x00000001" name="CHID0" caption="Channel ID 0"/>
          <bitfield mask="0x00000002" name="CHID1" caption="Channel ID 1"/>
          <bitfield mask="0x00000004" name="CHID2" caption="Channel ID 2"/>
          <bitfield mask="0x00000008" name="CHID3" caption="Channel ID 3"/>
          <bitfield mask="0x00000010" name="CHID4" caption="Channel ID 4"/>
          <bitfield mask="0x00000020" name="CHID5" caption="Channel ID 5"/>
          <bitfield mask="0x00000040" name="CHID6" caption="Channel ID 6"/>
        </register>
        <register offset="0x0010" size="4" name="IER" rw="W" caption="PWM Interrupt Enable Register">
          <bitfield mask="0x00000001" name="CHID0" caption="Channel ID 0"/>
          <bitfield mask="0x00000002" name="CHID1" caption="Channel ID 1"/>
          <bitfield mask="0x00000004" name="CHID2" caption="Channel ID 2"/>
          <bitfield mask="0x00000008" name="CHID3" caption="Channel ID 3"/>
          <bitfield mask="0x00000010" name="CHID4" caption="Channel ID 4"/>
          <bitfield mask="0x00000020" name="CHID5" caption="Channel ID 5"/>
          <bitfield mask="0x00000040" name="CHID6" caption="Channel ID 6"/>
        </register>
        <register offset="0x0014" size="4" name="IDR" rw="W" caption="PWM Interrupt Disable Register">
          <bitfield mask="0x00000001" name="CHID0" caption="Channel ID 0"/>
          <bitfield mask="0x00000002" name="CHID1" caption="Channel ID 1"/>
          <bitfield mask="0x00000004" name="CHID2" caption="Channel ID 2"/>
          <bitfield mask="0x00000008" name="CHID3" caption="Channel ID 3"/>
          <bitfield mask="0x00000010" name="CHID4" caption="Channel ID 4"/>
          <bitfield mask="0x00000020" name="CHID5" caption="Channel ID 5"/>
          <bitfield mask="0x00000040" name="CHID6" caption="Channel ID 6"/>
        </register>
        <register offset="0x0018" size="4" name="IMR" initval="0x0" rw="R" caption="PWM Interrupt Mask Register">
          <bitfield mask="0x00000001" name="CHID0" caption="Channel ID 0"/>
          <bitfield mask="0x00000002" name="CHID1" caption="Channel ID 1"/>
          <bitfield mask="0x00000004" name="CHID2" caption="Channel ID 2"/>
          <bitfield mask="0x00000008" name="CHID3" caption="Channel ID 3"/>
          <bitfield mask="0x00000010" name="CHID4" caption="Channel ID 4"/>
          <bitfield mask="0x00000020" name="CHID5" caption="Channel ID 5"/>
          <bitfield mask="0x00000040" name="CHID6" caption="Channel ID 6"/>
        </register>
        <register offset="0x001c" size="4" name="ISR" initval="0x0" rw="R" caption="PWM Interrupt Status Register">
          <bitfield mask="0x00000001" name="CHID0" caption="Channel ID 0"/>
          <bitfield mask="0x00000002" name="CHID1" caption="Channel ID 1"/>
          <bitfield mask="0x00000004" name="CHID2" caption="Channel ID 2"/>
          <bitfield mask="0x00000008" name="CHID3" caption="Channel ID 3"/>
          <bitfield mask="0x00000010" name="CHID4" caption="Channel ID 4"/>
          <bitfield mask="0x00000020" name="CHID5" caption="Channel ID 5"/>
          <bitfield mask="0x00000040" name="CHID6" caption="Channel ID 6"/>
        </register>
        <register-group offset="0x200" count="0x20" count-param="CHANNEL_LENGTH" name-in-module="channel" name="channel"/>
      </register-group>
      <value-group name="CPRE">
        <value name="MCK" value="0"/>
        <value name="MCK_DIV_2" value="1"/>
        <value name="MCK_DIV_4" value="2"/>
        <value name="MCK_DIV_8" value="3"/>
        <value name="MCK_DIV_16" value="4"/>
        <value name="MCK_DIV_32" value="5"/>
        <value name="MCK_DIV_64" value="6"/>
        <value name="MCK_DIV_128" value="7"/>
        <value name="MCK_DIV_256" value="8"/>
        <value name="MCK_DIV_512" value="9"/>
        <value name="MCK_DIV_1024" value="10"/>
        <value name="CLKA" value="11"/>
        <value name="CLKB" value="12"/>
      </value-group>
      <value-group name="DIVA">
        <value name="CLK_OFF" value="0"/>
        <value name="CLK_SEL_PREAB" value="1"/>
      </value-group>
      <value-group name="DIVB">
        <value name="CLK_OFF" value="0"/>
        <value name="CLK_SEL_PREAB" value="1"/>
      </value-group>
      <value-group name="PREA">
        <value name="MCK" value="0"/>
        <value name="MCK_DIV_2" value="1"/>
        <value name="MCK_DIV_4" value="2"/>
        <value name="MCK_DIV_8" value="3"/>
        <value name="MCK_DIV_16" value="4"/>
        <value name="MCK_DIV_32" value="5"/>
        <value name="MCK_DIV_64" value="6"/>
        <value name="MCK_DIV_128" value="7"/>
        <value name="MCK_DIV_256" value="8"/>
        <value name="MCK_DIV_512" value="9"/>
        <value name="MCK_DIV_1024" value="10"/>
      </value-group>
      <value-group name="PREB">
        <value name="MCK" value="0"/>
        <value name="MCK_DIV_2" value="1"/>
        <value name="MCK_DIV_4" value="2"/>
        <value name="MCK_DIV_8" value="3"/>
        <value name="MCK_DIV_16" value="4"/>
        <value name="MCK_DIV_32" value="5"/>
        <value name="MCK_DIV_64" value="6"/>
        <value name="MCK_DIV_128" value="7"/>
        <value name="MCK_DIV_256" value="8"/>
        <value name="MCK_DIV_512" value="9"/>
        <value name="MCK_DIV_1024" value="10"/>
      </value-group>
    </module><module id="I7142" version="2.3.0" name="RTC" caption="Real Time Counter">
      <register-group name="RTC" caption="Real Time Counter">
        <register offset="0x0000" size="4" name="CTRL" initval="0x0" rw="RW" caption="Real Time Counter Control">
          <bitfield mask="0x00000001" name="EN" caption="Enable"/>
          <bitfield mask="0x00000002" name="PCLR" caption="Prescaler Clear (strobe)"/>
          <bitfield mask="0x00000004" name="WAKE_EN" caption="Wake enable"/>
          <bitfield mask="0x00000008" name="CLK32" caption="Select 32KHz oscillator instead of RC Oscillator"/>
          <bitfield mask="0x00000010" name="BUSY" caption="Busy bit"/>
          <bitfield mask="0x00000f00" name="PSEL" caption="Prescale Select"/>
          <bitfield mask="0x00010000" name="CLKEN" caption="Clock enable"/>
        </register>
        <register offset="0x0004" size="4" name="VAL" initval="0x0" rw="RW" caption="RTC Value">
          <bitfield mask="0xffffffff" name="VAL" caption="RTC Value"/>
        </register>
        <register offset="0x0008" size="4" name="TOP" initval="0x0" rw="RW" caption="RTC Top Value">
          <bitfield mask="0xffffffff" name="VAL" caption="RTC Top Value"/>
        </register>
        <register offset="0x0010" size="4" name="IER" initval="0x0" rw="W" caption="RTC Interrupt Enable Register">
          <bitfield mask="0x00000001" name="TOPI" caption="TOP Interrupt"/>
        </register>
        <register offset="0x0014" size="4" name="IDR" initval="0x0" rw="W" caption="RTC Interrupt Disable Register">
          <bitfield mask="0x00000001" name="TOPI" caption="TOP Interrupt"/>
        </register>
        <register offset="0x0018" size="4" name="IMR" initval="0x0" rw="R" caption="RTC Interrupt Mask Register">
          <bitfield mask="0x00000001" name="TOPI" caption="TOP Interrupt"/>
        </register>
        <register offset="0x001c" size="4" name="ISR" initval="0x0" rw="R" caption="RTC Interrupt Status Register">
          <bitfield mask="0x00000001" name="TOPI" caption="TOP Interrupt"/>
        </register>
        <register offset="0x0020" size="4" name="ICR" initval="0x0" rw="W" caption="RTC Interrupt Clear Register">
          <bitfield mask="0x00000001" name="TOPI" caption="TOP Interrupt"/>
        </register>
      </register-group>
    </module><module id="I7602" version="1.9.9" name="SPI" caption="Serial Peripheral Interface">
      <register-group name="SPI" caption="Serial Peripheral Interface">
        <register offset="0x0000" size="4" name="CR" initval="0x0" rw="W" caption="Control Register">
          <bitfield mask="0x00000001" name="SPIEN" caption="SPI Enable"/>
          <bitfield mask="0x00000002" name="SPIDIS" caption="SPI Disable"/>
          <bitfield mask="0x00000080" name="SWRST" caption="SPI Software Reset"/>
          <bitfield mask="0x01000000" name="LASTXFER" caption="Last Transfer"/>
        </register>
        <register offset="0x0004" size="4" name="MR" initval="0x0" rw="RW" caption="Mode Register">
          <bitfield mask="0x00000001" name="MSTR" caption="Master/Slave Mode"/>
          <bitfield mask="0x00000002" name="PS" caption="Peripheral Select"/>
          <bitfield mask="0x00000004" name="PCSDEC" caption="Chip Select Decode"/>
          <bitfield mask="0x00000010" name="MODFDIS" caption="Mode Fault Detection"/>
          <bitfield mask="0x00000080" name="LLB" caption="Local Loopback Enable"/>
          <bitfield mask="0x000f0000" name="PCS" caption="Peripheral Chip Select"/>
          <bitfield mask="0xff000000" name="DLYBCS" caption="Delay Between Chip Selects"/>
        </register>
        <register offset="0x0008" size="4" name="RDR" initval="0x0" rw="R" caption="Receive Data Register">
          <bitfield mask="0x0000ffff" name="RD" caption="Receive Data"/>
          <bitfield mask="0x000f0000" name="PCS" caption="Peripheral Chip Select"/>
        </register>
        <register offset="0x000c" size="4" name="TDR" initval="0x0" rw="W" caption="Transmit Data Register">
          <bitfield mask="0x0000ffff" name="TD" caption="Transmit Data"/>
          <bitfield mask="0x000f0000" name="PCS" caption="Peripheral Chip Select"/>
          <bitfield mask="0x01000000" name="LASTXFER" caption="Last Transfer"/>
        </register>
        <register offset="0x0010" size="4" name="SR" initval="0xF0" rw="R" caption="Status Register">
          <bitfield mask="0x00000001" name="RDRF" caption="Receive Data Register Full"/>
          <bitfield mask="0x00000002" name="TDRE" caption="Transmit Data Register Empty"/>
          <bitfield mask="0x00000004" name="MODF" caption="Mode Fault Error"/>
          <bitfield mask="0x00000008" name="OVRES" caption="Overrun Error Status"/>
          <bitfield mask="0x00000010" name="ENDRX" caption="End of RX buffer"/>
          <bitfield mask="0x00000020" name="ENDTX" caption="End of TX buffer"/>
          <bitfield mask="0x00000040" name="RXBUFF" caption="RX Buffer Full"/>
          <bitfield mask="0x00000080" name="TXBUFE" caption="TX Buffer Empty"/>
          <bitfield mask="0x00000100" name="NSSR" caption="NSS Rising"/>
          <bitfield mask="0x00000200" name="TXEMPTY" caption="Transmission Registers Empty"/>
          <bitfield mask="0x00010000" name="SPIENS" caption="SPI Enable Status"/>
        </register>
        <register offset="0x0014" size="4" name="IER" initval="0x0" rw="W" caption="Interrupt Enable Register">
          <bitfield mask="0x00000001" name="RDRF" caption="Receive Data Register Full Interrupt Enable"/>
          <bitfield mask="0x00000002" name="TDRE" caption="Transmit Data Register Empty Interrupt Enable"/>
          <bitfield mask="0x00000004" name="MODF" caption="Mode Fault Error Interrupt Enable"/>
          <bitfield mask="0x00000008" name="OVRES" caption="Overrun Error Interrupt Enable"/>
          <bitfield mask="0x00000010" name="ENDRX" caption="End of Receive Buffer Interrupt Enable"/>
          <bitfield mask="0x00000020" name="ENDTX" caption="End of Transmit Buffer Interrupt Enable"/>
          <bitfield mask="0x00000040" name="RXBUFF" caption="Receive Buffer Full Interrupt Enable"/>
          <bitfield mask="0x00000080" name="TXBUFE" caption="Transmit Buffer Empty Interrupt Enable"/>
          <bitfield mask="0x00000100" name="NSSR" caption="NSS Rising Interrupt Enable"/>
          <bitfield mask="0x00000200" name="TXEMPTY" caption="Transmission Registers Empty Enable"/>
        </register>
        <register offset="0x0018" size="4" name="IDR" initval="0x0" rw="W" caption="Interrupt Disable Register">
          <bitfield mask="0x00000001" name="RDRF" caption="Receive Data Register Full Interrupt Disable"/>
          <bitfield mask="0x00000002" name="TDRE" caption="Transmit Data Register Empty Interrupt Disable"/>
          <bitfield mask="0x00000004" name="MODF" caption="Mode Fault Error Interrupt Disable"/>
          <bitfield mask="0x00000008" name="OVRES" caption="Overrun Error Interrupt Disable"/>
          <bitfield mask="0x00000010" name="ENDRX" caption="End of Receive Buffer Interrupt Disable"/>
          <bitfield mask="0x00000020" name="ENDTX" caption="End of Transmit Buffer Interrupt Disable"/>
          <bitfield mask="0x00000040" name="RXBUFF" caption="Receive Buffer Full Interrupt Disable"/>
          <bitfield mask="0x00000080" name="TXBUFE" caption="Transmit Buffer Empty Interrupt Disable"/>
          <bitfield mask="0x00000100" name="NSSR" caption="NSS Rising Interrupt Disable"/>
          <bitfield mask="0x00000200" name="TXEMPTY" caption="Transmission Registers Empty Disable"/>
        </register>
        <register offset="0x001c" size="4" name="IMR" initval="0x0" rw="R" caption="Interrupt Mask Register">
          <bitfield mask="0x00000001" name="RDRF" caption="Receive Data Register Full Interrupt Mask"/>
          <bitfield mask="0x00000002" name="TDRE" caption="Transmit Data Register Empty Interrupt Mask"/>
          <bitfield mask="0x00000004" name="MODF" caption="Mode Fault Error Interrupt Mask"/>
          <bitfield mask="0x00000008" name="OVRES" caption="Overrun Error Interrupt Mask"/>
          <bitfield mask="0x00000010" name="ENDRX" caption="End of Receive Buffer Interrupt Mask"/>
          <bitfield mask="0x00000020" name="ENDTX" caption="End of Transmit Buffer Interrupt Mask"/>
          <bitfield mask="0x00000040" name="RXBUFF" caption="Receive Buffer Full Interrupt Mask"/>
          <bitfield mask="0x00000080" name="TXBUFE" caption="Transmit Buffer Empty Interrupt Mask"/>
          <bitfield mask="0x00000100" name="NSSR" caption="NSS Rising Interrupt Mask"/>
          <bitfield mask="0x00000200" name="TXEMPTY" caption="Transmission Registers Empty Mask"/>
        </register>
        <register offset="0x0030" size="4" name="CSR0" initval="0x0" rw="RW" caption="Chip Select Register 0">
          <bitfield mask="0x00000001" name="CPOL" caption="Clock Polarity"/>
          <bitfield mask="0x00000002" name="NCPHA" caption="Clock Phase"/>
          <bitfield mask="0x00000004" name="CSNAAT" caption="Chip Select Not Active After Transfer"/>
          <bitfield mask="0x00000008" name="CSAAT" caption="Chip Select Active After Transfer"/>
          <bitfield mask="0x000000f0" name="BITS" values="BITS" caption="Bits Per Transfer"/>
          <bitfield mask="0x0000ff00" name="SCBR" caption="Serial Clock Baud Rate"/>
          <bitfield mask="0x00ff0000" name="DLYBS" caption="Delay Before SPCK"/>
          <bitfield mask="0xff000000" name="DLYBCT" caption="Delay Between Consecutive Transfers"/>
        </register>
        <register offset="0x0034" size="4" name="CSR1" initval="0x0" rw="RW" caption="Chip Select Register 1">
          <bitfield mask="0x00000001" name="CPOL" caption="Clock Polarity"/>
          <bitfield mask="0x00000002" name="NCPHA" caption="Clock Phase"/>
          <bitfield mask="0x00000004" name="CSNAAT" caption="Chip Select Not Active After Transfer"/>
          <bitfield mask="0x00000008" name="CSAAT" caption="Chip Select Active After Transfer"/>
          <bitfield mask="0x000000f0" name="BITS" values="BITS" caption="Bits Per Transfer"/>
          <bitfield mask="0x0000ff00" name="SCBR" caption="Serial Clock Baud Rate"/>
          <bitfield mask="0x00ff0000" name="DLYBS" caption="Delay Before SPCK"/>
          <bitfield mask="0xff000000" name="DLYBCT" caption="Delay Between Consecutive Transfers"/>
        </register>
        <register offset="0x0038" size="4" name="CSR2" initval="0x0" rw="RW" caption="Chip Select Register 2">
          <bitfield mask="0x00000001" name="CPOL" caption="Clock Polarity"/>
          <bitfield mask="0x00000002" name="NCPHA" caption="Clock Phase"/>
          <bitfield mask="0x00000004" name="CSNAAT" caption="Chip Select Not Active After Transfer"/>
          <bitfield mask="0x00000008" name="CSAAT" caption="Chip Select Active After Transfer"/>
          <bitfield mask="0x000000f0" name="BITS" values="BITS" caption="Bits Per Transfer"/>
          <bitfield mask="0x0000ff00" name="SCBR" caption="Serial Clock Baud Rate"/>
          <bitfield mask="0x00ff0000" name="DLYBS" caption="Delay Before SPCK"/>
          <bitfield mask="0xff000000" name="DLYBCT" caption="Delay Between Consecutive Transfers"/>
        </register>
        <register offset="0x003c" size="4" name="CSR3" initval="0x0" rw="RW" caption="Chip Select Register 3">
          <bitfield mask="0x00000001" name="CPOL" caption="Clock Polarity"/>
          <bitfield mask="0x00000002" name="NCPHA" caption="Clock Phase"/>
          <bitfield mask="0x00000004" name="CSNAAT" caption="Chip Select Not Active After Transfer"/>
          <bitfield mask="0x00000008" name="CSAAT" caption="Chip Select Active After Transfer"/>
          <bitfield mask="0x000000f0" name="BITS" values="BITS" caption="Bits Per Transfer"/>
          <bitfield mask="0x0000ff00" name="SCBR" caption="Serial Clock Baud Rate"/>
          <bitfield mask="0x00ff0000" name="DLYBS" caption="Delay Before SPCK"/>
          <bitfield mask="0xff000000" name="DLYBCT" caption="Delay Between Consecutive Transfers"/>
        </register>
        <register offset="0x00fc" size="4" name="VERSION" initval="0x0" rw="R" caption="Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version"/>
          <bitfield mask="0x00070000" name="MFN" caption="mfn"/>
        </register>
      </register-group>
      <value-group name="BITS">
        <value name="8_BPT" value="0"/>
        <value name="9_BPT" value="1"/>
        <value name="10_BPT" value="2"/>
        <value name="11_BPT" value="3"/>
        <value name="12_BPT" value="4"/>
        <value name="13_BPT" value="5"/>
        <value name="14_BPT" value="6"/>
        <value name="15_BPT" value="7"/>
        <value name="16_BPT" value="8"/>
      </value-group>
    </module><module id="I7613" version="3.1.0" name="SSC" caption="Synchronous Serial Controller">
      <register-group name="SSC" caption="Synchronous Serial Controller">
        <register offset="0x0000" size="4" name="CR" rw="W" caption="Control Register">
          <bitfield mask="0x00000001" name="RXEN" caption="Receive Enable"/>
          <bitfield mask="0x00000002" name="RXDIS" caption="Receive Disable"/>
          <bitfield mask="0x00000100" name="TXEN" caption="Transmit Enable"/>
          <bitfield mask="0x00000200" name="TXDIS" caption="Transmit Disable"/>
          <bitfield mask="0x00008000" name="SWRST" caption="Software Reset"/>
        </register>
        <register offset="0x0004" size="4" name="CMR" initval="0x0" rw="RW" caption="Clock Mode Register">
          <bitfield mask="0x00000fff" name="DIV" values="DIV" caption="Clock Divider"/>
        </register>
        <register offset="0x0010" size="4" name="RCMR" initval="0x0" rw="RW" caption="Receive Clock Mode Register">
          <bitfield mask="0x00000003" name="CKS" values="CKS" caption="Receive Clock Selection"/>
          <bitfield mask="0x0000001c" name="CKO" values="CKO" caption="Clock Output Mode Selection"/>
          <bitfield mask="0x00000020" name="CKI" caption="Receive Clock Inversion"/>
          <bitfield mask="0x000000c0" name="CKG" values="CKG" caption="Receive Clock Gating Selection"/>
          <bitfield mask="0x00000f00" name="START" values="START" caption="Receive Start Selection"/>
          <bitfield mask="0x00001000" name="STOP" caption="Receive Stop Selection"/>
          <bitfield mask="0x00ff0000" name="STTDLY" caption="Receive Start Delay"/>
          <bitfield mask="0xff000000" name="PERIOD" caption="Receive Period Divider Selection"/>
        </register>
        <register offset="0x0014" size="4" name="RFMR" initval="0x0" rw="RW" caption="Receive Frame Mode Register">
          <bitfield mask="0x0000001f" name="DATLEN" caption="Data Length"/>
          <bitfield mask="0x00000020" name="LOOP" caption="Loop Mode"/>
          <bitfield mask="0x00000080" name="MSBF" caption="Most Significant Bit First"/>
          <bitfield mask="0x00000f00" name="DATNB" caption="Data Number per Frame"/>
          <bitfield mask="0x000f0000" name="FSLEN" caption="Receive Frame Sync Length"/>
          <bitfield mask="0x00700000" name="FSOS" values="FSOS" caption="Receive Frame Sync Output Selection"/>
          <bitfield mask="0x01000000" name="FSEDGE" caption="Frame Sync Edge Detection"/>
          <bitfield mask="0xf0000000" name="FSLENHI" caption="Receive Frame Sync Length High Part"/>
        </register>
        <register offset="0x0018" size="4" name="TCMR" initval="0x0" rw="RW" caption="Transmit Clock Mode Register">
          <bitfield mask="0x00000003" name="CKS" values="CKS" caption="Transmit Clock Selection"/>
          <bitfield mask="0x0000001c" name="CKO" values="CKO" caption="Transmit Clock Output Mode Selection"/>
          <bitfield mask="0x00000020" name="CKI" caption="Transmit Clock Inversion"/>
          <bitfield mask="0x000000c0" name="CKG" values="CKG" caption="Transmit Clock Gating Selection"/>
          <bitfield mask="0x00000f00" name="START" values="START" caption="Transmit Start Selection"/>
          <bitfield mask="0x00ff0000" name="STTDLY" caption="Transmit Start Delay"/>
          <bitfield mask="0xff000000" name="PERIOD" caption="Transmit Period Divider Selection"/>
        </register>
        <register offset="0x001c" size="4" name="TFMR" initval="0x0" rw="RW" caption="Transmit Frame Mode Register">
          <bitfield mask="0x0000001f" name="DATLEN" caption="Data Length"/>
          <bitfield mask="0x00000020" name="DATDEF" caption="Data Default Value"/>
          <bitfield mask="0x00000080" name="MSBF" caption="Most Significant Bit First"/>
          <bitfield mask="0x00000f00" name="DATNB" caption="Data Number per frame"/>
          <bitfield mask="0x000f0000" name="FSLEN" caption="Transmit Frame Sync Length"/>
          <bitfield mask="0x00700000" name="FSOS" values="FSOS" caption="Transmit Frame Sync Output Selection"/>
          <bitfield mask="0x00800000" name="FSDEN" caption="Frame Sync Data Enable"/>
          <bitfield mask="0x01000000" name="FSEDGE" caption="Frame Sync Edge Detection"/>
          <bitfield mask="0xf0000000" name="FSLENHI" caption="Receive Frame Sync Length High Part"/>
        </register>
        <register offset="0x0020" size="4" name="RHR" initval="0x0" rw="R" caption="Receive Holding Register">
          <bitfield mask="0xffffffff" name="RDAT" caption="Receive Data"/>
        </register>
        <register offset="0x0024" size="4" name="THR" rw="W" caption="Transmit Holding Register">
          <bitfield mask="0xffffffff" name="TDAT" caption="Transmit Data"/>
        </register>
        <register offset="0x0030" size="4" name="RSHR" initval="0x0" rw="R" caption="Recieve Sync. Holding Register">
          <bitfield mask="0x0000ffff" name="RSDAT" caption="Receive Synchronization Data"/>
        </register>
        <register offset="0x0034" size="4" name="TSHR" initval="0x0" rw="RW" caption="Transmit Sync. Holding Register">
          <bitfield mask="0x0000ffff" name="TSDAT" caption="Transmit Synchronization Data"/>
        </register>
        <register offset="0x0038" size="4" name="RC0R" initval="0x0" caption="SSC Receive Compare 0 Register">
          <bitfield mask="0x0000ffff" name="CP0" caption="Receive Compare Data 0"/>
        </register>
        <register offset="0x003c" size="4" name="RC1R" initval="0x0" caption="SSC Receive Compare 1 Register">
          <bitfield mask="0x0000ffff" name="CP1" caption="Receive Compare Data 1"/>
        </register>
        <register offset="0x0040" size="4" name="SR" initval="0xCC" rw="R" caption="Status Register">
          <bitfield mask="0x00000001" name="TXRDY" caption="Transmit Ready"/>
          <bitfield mask="0x00000002" name="TXEMPTY" caption="Transmit Empty"/>
          <bitfield mask="0x00000004" name="ENDTX" caption="End of Transmission"/>
          <bitfield mask="0x00000008" name="TXBUFE" caption="Transmit Buffer Empty"/>
          <bitfield mask="0x00000010" name="RXRDY" caption="Receive Ready"/>
          <bitfield mask="0x00000020" name="OVRUN" caption="Receive Overrun"/>
          <bitfield mask="0x00000040" name="ENDRX" caption="End of Reception"/>
          <bitfield mask="0x00000080" name="RXBUFF" caption="Receive Buffer Full"/>
          <bitfield mask="0x00000100" name="CP0" caption="Compare 0"/>
          <bitfield mask="0x00000200" name="CP1" caption="Compare 1"/>
          <bitfield mask="0x00000400" name="TXSYN" caption="Transmit Sync"/>
          <bitfield mask="0x00000800" name="RXSYN" caption="Receive Sync"/>
          <bitfield mask="0x00010000" name="TXEN" caption="Transmit Enable"/>
          <bitfield mask="0x00020000" name="RXEN" caption="Receive Enable"/>
        </register>
        <register offset="0x0044" size="4" name="IER" rw="W" caption="Interrupt Enable Register">
          <bitfield mask="0x00000001" name="TXRDY" caption="Transmit Ready Interrupt Enable"/>
          <bitfield mask="0x00000002" name="TXEMPTY" caption="Transmit Empty Interrupt Enable"/>
          <bitfield mask="0x00000004" name="ENDTX" caption="End of Transmission Interrupt Enable"/>
          <bitfield mask="0x00000008" name="TXBUFE" caption="Transmit Buffer Empty Interrupt Enable"/>
          <bitfield mask="0x00000010" name="RXRDY" caption="Receiver Ready Interrupt Enable"/>
          <bitfield mask="0x00000020" name="OVRUN" caption="Receive Overrun Interrupt Enable"/>
          <bitfield mask="0x00000040" name="ENDRX" caption="End of Reception Interrupt Enable"/>
          <bitfield mask="0x00000080" name="RXBUFF" caption="Receive Buffer Full Interrupt Enable"/>
          <bitfield mask="0x00000100" name="CP0" caption="Compare 0 Interrupt Enable"/>
          <bitfield mask="0x00000200" name="CP1" caption="Compare 1 Interrupt Enable"/>
          <bitfield mask="0x00000400" name="TXSYN" caption="Tx Sync Interrupt Enable"/>
          <bitfield mask="0x00000800" name="RXSYN" caption="Rx Sync Interrupt Enable"/>
        </register>
        <register offset="0x0048" size="4" name="IDR" rw="W" caption="Interrupt Disable Register">
          <bitfield mask="0x00000001" name="TXRDY" caption="Transmit Ready Interrupt Disable"/>
          <bitfield mask="0x00000002" name="TXEMPTY" caption="Transmit Empty Interrupt Disable"/>
          <bitfield mask="0x00000004" name="ENDTX" caption="End of Transmission Interrupt Disable"/>
          <bitfield mask="0x00000008" name="TXBUFE" caption="Transmit Buffer Empty Interrupt Disable"/>
          <bitfield mask="0x00000010" name="RXRDY" caption="Receive Ready Interrupt Disable"/>
          <bitfield mask="0x00000020" name="OVRUN" caption="Receive Overrun Interrupt Disable"/>
          <bitfield mask="0x00000040" name="ENDRX" caption="End of Reception Interrupt Disable"/>
          <bitfield mask="0x00000080" name="RXBUFF" caption="Receive Buffer Full Interrupt Disable"/>
          <bitfield mask="0x00000100" name="CP0" caption="Compare 0 Interrupt Disable"/>
          <bitfield mask="0x00000200" name="CP1" caption="Compare 1 Interrupt Disable"/>
          <bitfield mask="0x00000400" name="TXSYN" caption="Tx Sync Interrupt Disable"/>
          <bitfield mask="0x00000800" name="RXSYN" caption="Rx Sync Interrupt Disable"/>
        </register>
        <register offset="0x004c" size="4" name="IMR" initval="0x0" rw="R" caption="Interrupt Mask Register">
          <bitfield mask="0x00000001" name="TXRDY" caption="Transmit Ready Interrupt Mask"/>
          <bitfield mask="0x00000002" name="TXEMPTY" caption="Transmit Empty Interrupt Mask"/>
          <bitfield mask="0x00000004" name="ENDTX" caption="End of Transmission Interrupt Mask"/>
          <bitfield mask="0x00000008" name="TXBUFE" caption="Transmit Buffer Empty Interrupt Mask"/>
          <bitfield mask="0x00000010" name="RXRDY" caption="Receive Ready Interrupt Mask"/>
          <bitfield mask="0x00000020" name="OVRUN" caption="Receive Overrun Interrupt Mask"/>
          <bitfield mask="0x00000040" name="ENDRX" caption="End of Reception Interrupt Mask"/>
          <bitfield mask="0x00000080" name="RXBUFF" caption="Receive Buffer Full Interrupt Mask"/>
          <bitfield mask="0x00000100" name="CP0" caption="Compare 0 Interrupt Mask"/>
          <bitfield mask="0x00000200" name="CP1" caption="Compare 1 Interrupt Mask"/>
          <bitfield mask="0x00000400" name="TXSYN" caption="Tx Sync Interrupt Mask"/>
          <bitfield mask="0x00000800" name="RXSYN" caption="Rx Sync Interrupt Mask"/>
        </register>
        <register offset="0x00fc" size="4" name="VERSION" rw="R" caption="Version Register">
          <bitfield mask="0x00000fff" name="VERSION"/>
          <bitfield mask="0x00070000" name="VARIANT"/>
        </register>
      </register-group>
      <value-group name="DIV">
        <value name="NOT_ACTIVE" value="0"/>
      </value-group>
      <value-group name="CKG">
        <value name="NONE" value="0"/>
        <value name="LOW" value="1"/>
        <value name="HIGH" value="2"/>
      </value-group>
      <value-group name="CKO">
        <value name="INPUT_ONLY" value="0"/>
        <value name="CONTINOUS_CLOCK_OUTPUT" value="1"/>
      </value-group>
      <value-group name="CKS">
        <value name="DIV_CLOCK" value="0"/>
        <value name="TK_CLOCK" value="1"/>
        <value name="RK_PIN" value="2"/>
      </value-group>
      <value-group name="START">
        <value name="CONTINOUS" value="0"/>
        <value name="TRANSMIT_START" value="1"/>
        <value name="DETECT_LOW_RF" value="2"/>
        <value name="DETECT_HIGH_RF" value="3"/>
        <value name="DETECT_FALLING_RF" value="4"/>
        <value name="DETECT_RISING_RF" value="5"/>
        <value name="DETECT_LEVEL_CHANGE_RF" value="6"/>
        <value name="DETECT_ANY_EDGE_RF" value="7"/>
        <value name="COMPARE_0" value="8"/>
      </value-group>
      <value-group name="FSOS">
        <value name="INPUT_ONLY" value="0"/>
        <value name="NEG_PULSE" value="1"/>
        <value name="POS_PULSE" value="2"/>
        <value name="LOW_DURING_DATA" value="3"/>
        <value name="HIGH_DURING_DATA" value="4"/>
        <value name="TOGGLE_DATA_START" value="5"/>
      </value-group>
      <value-group name="CKG">
        <value name="NONE" value="0"/>
        <value name="LOW" value="1"/>
        <value name="HIGH" value="2"/>
      </value-group>
      <value-group name="CKS">
        <value name="DIV_CLOCK" value="0"/>
        <value name="TK_PIN" value="2"/>
        <value name="RK_CLOCK" value="1"/>
      </value-group>
      <value-group name="START">
        <value name="CONTINOUS" value="0"/>
        <value name="RECEIVE_START" value="1"/>
        <value name="DETECT_LOW_TF" value="2"/>
        <value name="DETECT_HIGH_TF" value="3"/>
        <value name="DETECT_FALLING_TF" value="4"/>
        <value name="DETECT_RISING_TF" value="5"/>
        <value name="DETECT_LEVEL_CHANGE_TF" value="6"/>
        <value name="DETECT_ANY_EDGE_TF" value="7"/>
      </value-group>
    </module><module id="I7604" version="2.2.2" name="TC" caption="Timer/Counter">
      <register-group name="channel" size="0x40">
        <register offset="0x0000" size="4" name="CCR" rw="W" caption="Channel Control Register Channel 0">
          <bitfield mask="0x00000001" name="CLKEN" caption="Counter Clock Enable Command"/>
          <bitfield mask="0x00000002" name="CLKDIS" caption="Counter Clock Disable Command"/>
          <bitfield mask="0x00000004" name="SWTRG" caption="Software Trigger Command"/>
        </register>
        <register offset="0x0004" size="4" name="CMR" initval="0x0" rw="RW" caption="Channel Mode Register Channel 0">
          <mode name="capture">
            <bitfield mask="0x00000007" name="TCCLKS" values="TCCLKS" caption="Clock Selection"/>
            <bitfield mask="0x00000008" name="CLKI" caption="Clock Invert"/>
            <bitfield mask="0x00000030" name="BURST" values="BURST" caption="Burst Signal Selection"/>
            <bitfield mask="0x00000040" name="LDBSTOP" caption="Counter Clock Stopped with RB Loading"/>
            <bitfield mask="0x00000080" name="LDBDIS" caption="Counter Clock Disable with RB Loading"/>
            <bitfield mask="0x00000300" name="ETRGEDG" values="ETRGEDG" caption="External Trigger Edge Selection"/>
            <bitfield mask="0x00000400" name="ABETRG" caption="TIOA or TIOB External Trigger Selection"/>
            <bitfield mask="0x00004000" name="CPCTRG" caption="RC Compare Trigger Enable"/>
            <bitfield mask="0x00008000" name="WAVE" caption="Wave"/>
            <bitfield mask="0x00030000" name="LDRA" values="LDRA" caption="RA Loading Selection"/>
            <bitfield mask="0x000c0000" name="LDRB" values="LDRB" caption="RB Loading Selection"/>
          </mode>
          <mode name="waveform">
            <bitfield mask="0x00000007" name="TCCLKS" values="TCCLKS" caption="Clock Selection"/>
            <bitfield mask="0x00000008" name="CLKI" caption="Clock Invert"/>
            <bitfield mask="0x00000030" name="BURST" values="BURST" caption="Burst Signal Selection"/>
            <bitfield mask="0x00000040" name="CPCSTOP" caption="Counter Clock Stopped with RC Compare"/>
            <bitfield mask="0x00000080" name="CPCDIS" caption="Counter Clock Disable with RC Compare"/>
            <bitfield mask="0x00000300" name="EEVTEDG" values="EEVTEDG" caption="External Event Edge Selection"/>
            <bitfield mask="0x00000c00" name="EEVT" values="EEVT" caption="External Event Selection"/>
            <bitfield mask="0x00001000" name="ENETRG" caption="External Event Trigger Enable"/>
            <bitfield mask="0x00006000" name="WAVSEL" values="WAVSEL" caption="Waveform Selection"/>
            <bitfield mask="0x00008000" name="WAVE" caption="WAVE"/>
            <bitfield mask="0x00030000" name="ACPA" values="ACPA" caption="RA Compare Effect on TIOA"/>
            <bitfield mask="0x000c0000" name="ACPC" values="ACPC" caption="RC Compare Effect on TIOA"/>
            <bitfield mask="0x00300000" name="AEEVT" values="AEEVT" caption="External Event Effect on TIOA"/>
            <bitfield mask="0x00c00000" name="ASWTRG" values="ASWTRG" caption="Software Trigger Effect on TIOA"/>
            <bitfield mask="0x03000000" name="BCPB" values="BCPB" caption="RB Compare Effect on TIOB"/>
            <bitfield mask="0x0c000000" name="BCPC" values="BCPC" caption="RC Compare Effect on TIOB"/>
            <bitfield mask="0x30000000" name="BEEVT" values="BEEVT" caption="External Event Effect on TIOB"/>
            <bitfield mask="0xc0000000" name="BSWTRG" values="BSWTRG" caption="Software Trigger Effect on TIOB"/>
          </mode>
        </register>
        <register offset="0x0010" size="4" name="CV" initval="0x0" rw="R" caption="Counter Value Channel 0">
          <bitfield mask="0x0000ffff" name="CV" caption="Counter Value"/>
        </register>
        <register offset="0x0014" size="4" name="RA" initval="0x0" rw="RW" caption="Register A Channel 0">
          <bitfield mask="0x0000ffff" name="RA" caption="Register A"/>
        </register>
        <register offset="0x0018" size="4" name="RB" initval="0x0" rw="RW" caption="Register B Channel 0">
          <bitfield mask="0x0000ffff" name="RB" caption="Register B"/>
        </register>
        <register offset="0x001c" size="4" name="RC" initval="0x0" rw="RW" caption="Register C Channel 0">
          <bitfield mask="0x0000ffff" name="RC" caption="Register C"/>
        </register>
        <register offset="0x0020" size="4" name="SR" rw="R" caption="Status Register Channel 0">
          <bitfield mask="0x00000001" name="COVFS" caption="Counter Overflow Status"/>
          <bitfield mask="0x00000002" name="LOVRS" caption="Load Overrun Status"/>
          <bitfield mask="0x00000004" name="CPAS" caption="RA Compare Status"/>
          <bitfield mask="0x00000008" name="CPBS" caption="RB Compare Status"/>
          <bitfield mask="0x00000010" name="CPCS" caption="RC Compare Status"/>
          <bitfield mask="0x00000020" name="LDRAS" caption="RA Loading Status"/>
          <bitfield mask="0x00000040" name="LDRBS" caption="RB Loading Status"/>
          <bitfield mask="0x00000080" name="ETRGS" caption="External Trigger Status"/>
          <bitfield mask="0x00010000" name="CLKSTA" caption="Clock Enabling Status"/>
          <bitfield mask="0x00020000" name="MTIOA" caption="TIOA Mirror"/>
          <bitfield mask="0x00040000" name="MTIOB" caption="TIOB Mirror"/>
        </register>
        <register offset="0x0024" size="4" name="IER" rw="W" caption="Interrupt Enable Register Channel 0">
          <bitfield mask="0x00000001" name="COVFS" caption="Counter Overflow"/>
          <bitfield mask="0x00000002" name="LOVRS" caption="Load Overrun"/>
          <bitfield mask="0x00000004" name="CPAS" caption="RA Compare"/>
          <bitfield mask="0x00000008" name="CPBS" caption="RB Compare"/>
          <bitfield mask="0x00000010" name="CPCS" caption="RC Compare"/>
          <bitfield mask="0x00000020" name="LDRAS" caption="RA Loading"/>
          <bitfield mask="0x00000040" name="LDRBS" caption="RB Loading"/>
          <bitfield mask="0x00000080" name="ETRGS" caption="External Trigger"/>
        </register>
        <register offset="0x0028" size="4" name="IDR" rw="W" caption="Interrupt Disable Register Channel 0">
          <bitfield mask="0x00000001" name="COVFS" caption="Counter Overflow"/>
          <bitfield mask="0x00000002" name="LOVRS" caption="Load Overrun"/>
          <bitfield mask="0x00000004" name="CPAS" caption="RA Compare"/>
          <bitfield mask="0x00000008" name="CPBS" caption="RB Compare"/>
          <bitfield mask="0x00000010" name="CPCS" caption="RC Compare"/>
          <bitfield mask="0x00000020" name="LDRAS" caption="RA Loading"/>
          <bitfield mask="0x00000040" name="LDRBS" caption="RB Loading"/>
          <bitfield mask="0x00000080" name="ETRGS" caption="External Trigger"/>
        </register>
        <register offset="0x002c" size="4" name="IMR" initval="0x0" rw="R" caption="Interrupt Mask Register Channel 0">
          <bitfield mask="0x00000001" name="COVFS" caption="Counter Overflow"/>
          <bitfield mask="0x00000002" name="LOVRS" caption="Load Overrun"/>
          <bitfield mask="0x00000004" name="CPAS" caption="RA Compare"/>
          <bitfield mask="0x00000008" name="CPBS" caption="RB Compare"/>
          <bitfield mask="0x00000010" name="CPCS" caption="RC Compare"/>
          <bitfield mask="0x00000020" name="LDRAS" caption="RA Loading"/>
          <bitfield mask="0x00000040" name="LDRBS" caption="RB Loading"/>
          <bitfield mask="0x00000080" name="ETRGS" caption="External Trigger"/>
        </register>
      </register-group>
      <register-group name="TC" caption="Timer/Counter">
        <register offset="0x00c0" size="4" name="BCR" rw="W" caption="TC Block Control Register">
          <bitfield mask="0x00000001" name="SYNC" caption="Synchro Command"/>
        </register>
        <register offset="0x00c4" size="4" name="BMR" initval="0x0" rw="RW" caption="TC Block Mode Register">
          <bitfield mask="0x00000003" name="TC0XC0S" values="TC0XC0S" caption="External Clock Signal 0 Selection"/>
          <bitfield mask="0x0000000c" name="TC1XC1S" values="TC1XC1S" caption="External Clock Signal 1 Selection"/>
          <bitfield mask="0x00000030" name="TC2XC2S" values="TC2XC2S" caption="External Clock Signal 2 Selection"/>
        </register>
        <register offset="0x00fc" size="4" name="VERSION" rw="R" caption="Version Register">
          <bitfield mask="0x00000fff" name="VERSION"/>
          <bitfield mask="0x00070000" name="VARIANT"/>
        </register>
        <register-group offset="0x0" count="0x3" name-in-module="channel" name="channel"/>
      </register-group>
      <value-group name="TC0XC0S">
        <value name="TCLK0" value="0"/>
        <value name="NO_CLK" value="1"/>
        <value name="TIOA1" value="2"/>
        <value name="TIOA2" value="3"/>
      </value-group>
      <value-group name="TC1XC1S">
        <value name="TCLK1" value="0"/>
        <value name="NO_CLK" value="1"/>
        <value name="TIOA0" value="2"/>
        <value name="TIOA2" value="3"/>
      </value-group>
      <value-group name="TC2XC2S">
        <value name="TCLK2" value="0"/>
        <value name="NO_CLK" value="1"/>
        <value name="TIOA0" value="2"/>
        <value name="TIOA1" value="3"/>
      </value-group>
      <value-group name="BURST">
        <value name="NOT_GATED" value="0"/>
        <value name="CLK_AND_XC0" value="1"/>
        <value name="CLK_AND_XC1" value="2"/>
        <value name="CLK_AND_XC2" value="3"/>
      </value-group>
      <value-group name="ETRGEDG">
        <value name="NO_EDGE" value="0"/>
        <value name="POS_EDGE" value="1"/>
        <value name="NEG_EDGE" value="2"/>
        <value name="BOTH_EDGES" value="3"/>
      </value-group>
      <value-group name="LDRA">
        <value name="NO_EDGE" value="0"/>
        <value name="POS_EDGE_TIOA" value="1"/>
        <value name="NEG_EDGE_TIOA" value="2"/>
        <value name="BIOTH_EDGES_TIOA" value="3"/>
      </value-group>
      <value-group name="LDRB">
        <value name="NO_EDGE" value="0"/>
        <value name="POS_EDGE_TIOA" value="1"/>
        <value name="NEG_EDGE_TIOA" value="2"/>
        <value name="BIOTH_EDGES_TIOA" value="3"/>
      </value-group>
      <value-group name="TCCLKS">
        <value name="TIMER_CLOCK1" value="0"/>
        <value name="TIMER_CLOCK2" value="1"/>
        <value name="TIMER_CLOCK3" value="2"/>
        <value name="TIMER_CLOCK4" value="3"/>
        <value name="TIMER_CLOCK5" value="4"/>
        <value name="XC0" value="5"/>
        <value name="XC1" value="6"/>
        <value name="XC2" value="7"/>
      </value-group>
      <value-group name="ACPA">
        <value name="NONE" value="0"/>
        <value name="SET" value="1"/>
        <value name="CLEAR" value="2"/>
        <value name="TOGGLE" value="3"/>
      </value-group>
      <value-group name="ACPC">
        <value name="NONE" value="0"/>
        <value name="SET" value="1"/>
        <value name="CLEAR" value="2"/>
        <value name="TOGGLE" value="3"/>
      </value-group>
      <value-group name="AEEVT">
        <value name="NONE" value="0"/>
        <value name="SET" value="1"/>
        <value name="CLEAR" value="2"/>
        <value name="TOGGLE" value="3"/>
      </value-group>
      <value-group name="ASWTRG">
        <value name="NONE" value="0"/>
        <value name="SET" value="1"/>
        <value name="CLEAR" value="2"/>
        <value name="TOGGLE" value="3"/>
      </value-group>
      <value-group name="BCPB">
        <value name="NONE" value="0"/>
        <value name="SET" value="1"/>
        <value name="CLEAR" value="2"/>
        <value name="TOGGLE" value="3"/>
      </value-group>
      <value-group name="BCPC">
        <value name="NONE" value="0"/>
        <value name="SET" value="1"/>
        <value name="CLEAR" value="2"/>
        <value name="TOGGLE" value="3"/>
      </value-group>
      <value-group name="BEEVT">
        <value name="NONE" value="0"/>
        <value name="SET" value="1"/>
        <value name="CLEAR" value="2"/>
        <value name="TOGGLE" value="3"/>
      </value-group>
      <value-group name="BSWTRG">
        <value name="NONE" value="0"/>
        <value name="SET" value="1"/>
        <value name="CLEAR" value="2"/>
        <value name="TOGGLE" value="3"/>
      </value-group>
      <value-group name="EEVT">
        <value name="TIOB_INPUT" value="0"/>
        <value name="XC0_OUTPUT" value="1"/>
        <value name="XC1_OUTPUT" value="2"/>
        <value name="XC2_OUTPUT" value="3"/>
      </value-group>
      <value-group name="EEVTEDG">
        <value name="NO_EDGE" value="0"/>
        <value name="POS_EDGE" value="1"/>
        <value name="NEG_EDGE" value="2"/>
        <value name="BOTH_EDGES" value="3"/>
      </value-group>
      <value-group name="WAVSEL">
        <value name="UP_NO_AUTO" value="0"/>
        <value name="UPDOWN_NO_AUTO" value="1"/>
        <value name="UP_AUTO" value="2"/>
        <value name="UPDOWN_AUTO" value="3"/>
      </value-group>
    </module><module id="I7603" version="2.1.1" name="TWI" caption="Two-wire Interface">
      <register-group name="TWI" caption="Two-wire Interface">
        <register offset="0x0000" size="4" name="CR" rw="W" caption="Control Register">
          <bitfield mask="0x00000001" name="START" caption="Send a START Condition"/>
          <bitfield mask="0x00000002" name="STOP" caption="Send a STOP Condition"/>
          <bitfield mask="0x00000004" name="MSEN" caption="TWI Master Transfer Enable"/>
          <bitfield mask="0x00000008" name="MSDIS" caption="TWI Master Transfer Disable"/>
          <bitfield mask="0x00000010" name="SVEN" caption="TWI Slave Transfer Enable"/>
          <bitfield mask="0x00000020" name="SVDIS" caption="TWI Slave Transfer Disable"/>
          <bitfield mask="0x00000080" name="SWRST" caption="Software Reset"/>
        </register>
        <register offset="0x0004" size="4" name="MMR" initval="0x0" rw="RW" caption="Master Mode Register">
          <bitfield mask="0x00000300" name="IADRSZ" values="IADRSZ" caption="Internal Device Address Size"/>
          <bitfield mask="0x00001000" name="MREAD" caption="Master Read Direction"/>
          <bitfield mask="0x007f0000" name="DADR" caption="Device Address"/>
        </register>
        <register offset="0x0008" size="4" name="SMR" initval="0x0" rw="RW" caption="Slave Mode Register">
          <bitfield mask="0x007f0000" name="SADR" caption="Slave Device Address"/>
        </register>
        <register offset="0x000c" size="4" name="IADR" initval="0x0" rw="RW" caption="Internal Address Register">
          <bitfield mask="0x00ffffff" name="IADR" caption="Internal Address"/>
        </register>
        <register offset="0x0010" size="4" name="CWGR" initval="0x0" rw="RW" caption="Clock Waveform Generator Register">
          <bitfield mask="0x000000ff" name="CLDIV" caption="Clock Low Divider"/>
          <bitfield mask="0x0000ff00" name="CHDIV" caption="Clock High Divider"/>
          <bitfield mask="0x00070000" name="CKDIV" caption="Clock Divider"/>
        </register>
        <register offset="0x0020" size="4" name="SR" initval="0x8" rw="R" caption="Status Register">
          <bitfield mask="0x00000001" name="TXCOMP" caption="Transmission Completed"/>
          <bitfield mask="0x00000002" name="RXRDY" caption="Receive holding register Ready"/>
          <bitfield mask="0x00000004" name="TXRDY" caption="Transmit holding register Ready"/>
          <bitfield mask="0x00000008" name="SVREAD" caption="Slave Read"/>
          <bitfield mask="0x00000010" name="SVACC" caption="Slave Access"/>
          <bitfield mask="0x00000020" name="GACC" caption="General Call Access"/>
          <bitfield mask="0x00000040" name="OVRE" caption="Overrun Error"/>
          <bitfield mask="0x00000100" name="NACK" caption="Not Acknowledged"/>
          <bitfield mask="0x00000200" name="ARBLST" caption="Arbitration Lost"/>
          <bitfield mask="0x00000400" name="SCLWS" caption="Clock Wait State"/>
          <bitfield mask="0x00000800" name="EOSACC" caption="End Of Slave Access"/>
          <bitfield mask="0x00001000" name="ENDRX" caption="End of RX Buffer"/>
          <bitfield mask="0x00002000" name="ENDTX" caption="End of TX Buffer"/>
          <bitfield mask="0x00004000" name="RXBUFF" caption="RX Buffer Full"/>
          <bitfield mask="0x00008000" name="TXBUFE" caption="TX Buffer Empty"/>
        </register>
        <register offset="0x0024" size="4" name="IER" rw="W" caption="Interrupt Enable Register">
          <bitfield mask="0x00000001" name="TXCOMP" caption="Transmission Completed"/>
          <bitfield mask="0x00000002" name="RXRDY" caption="Receive holding register Ready"/>
          <bitfield mask="0x00000004" name="TXRDY" caption="Transmit holding register Ready"/>
          <bitfield mask="0x00000010" name="SVACC" caption="Slave Access"/>
          <bitfield mask="0x00000020" name="GACC" caption="General Call Access"/>
          <bitfield mask="0x00000040" name="OVRE" caption="Overrun Error"/>
          <bitfield mask="0x00000100" name="NACK" caption="Not Acknowledge"/>
          <bitfield mask="0x00000200" name="ARBLST" caption="Arbitration Lost"/>
          <bitfield mask="0x00000400" name="SCLWS" caption="Clock Wait State"/>
          <bitfield mask="0x00000800" name="EOSACC" caption="End of Slave Access"/>
          <bitfield mask="0x00001000" name="ENDRX" caption="End of RX Buffer"/>
          <bitfield mask="0x00002000" name="ENDTX" caption="End of TX Buffer"/>
          <bitfield mask="0x00004000" name="RXBUFF" caption="RX Buffer Full"/>
          <bitfield mask="0x00008000" name="TXBUFE" caption="TX Buffer Empty"/>
        </register>
        <register offset="0x0028" size="4" name="IDR" rw="W" caption="Interrupt Disable Register">
          <bitfield mask="0x00000001" name="TXCOMP" caption="Transmission Completed"/>
          <bitfield mask="0x00000002" name="RXRDY" caption="Receive holding register Ready"/>
          <bitfield mask="0x00000004" name="TXRDY" caption="Transmit holding register Ready"/>
          <bitfield mask="0x00000010" name="SVACC" caption="Slave Access"/>
          <bitfield mask="0x00000020" name="GACC" caption="General Call Access"/>
          <bitfield mask="0x00000040" name="OVRE" caption="Overrun Error"/>
          <bitfield mask="0x00000100" name="NACK" caption="Not Acknowledge"/>
          <bitfield mask="0x00000200" name="ARBLST" caption="Arbitration Lost"/>
          <bitfield mask="0x00000400" name="SCLWS" caption="Clock Wait State"/>
          <bitfield mask="0x00000800" name="EOSACC" caption="End of Slave Access"/>
          <bitfield mask="0x00001000" name="ENDRX" caption="End of RX Buffer"/>
          <bitfield mask="0x00002000" name="ENDTX" caption="End of TX Buffer"/>
          <bitfield mask="0x00004000" name="RXBUFF" caption="RX Buffer Full"/>
          <bitfield mask="0x00008000" name="TXBUFE" caption="TX Buffer Empty"/>
        </register>
        <register offset="0x002c" size="4" name="IMR" initval="0x0" rw="R" caption="Interrupt Mask Register">
          <bitfield mask="0x00000001" name="TXCOMP" caption="Transmission Completed"/>
          <bitfield mask="0x00000002" name="RXRDY" caption="Receive holding register Ready"/>
          <bitfield mask="0x00000004" name="TXRDY" caption="Transmit holding register Ready"/>
          <bitfield mask="0x00000010" name="SVACC" caption="Slave Access"/>
          <bitfield mask="0x00000020" name="GACC" caption="General Call Access"/>
          <bitfield mask="0x00000040" name="OVRE" caption="Overrun Error"/>
          <bitfield mask="0x00000100" name="NACK" caption="Not Acknowledge"/>
          <bitfield mask="0x00000200" name="ARBLST" caption="Arbitration Lost"/>
          <bitfield mask="0x00000400" name="SCLWS" caption="Clock Wait State"/>
          <bitfield mask="0x00000800" name="EOSACC" caption="End of Slave Access"/>
          <bitfield mask="0x00001000" name="ENDRX" caption="End of RX Buffer"/>
          <bitfield mask="0x00002000" name="ENDTX" caption="End of RX Buffer"/>
          <bitfield mask="0x00004000" name="RXBUFF" caption="RX Buffer Full"/>
          <bitfield mask="0x00008000" name="TXBUFE" caption="TX Buffer Empty"/>
        </register>
        <register offset="0x0030" size="4" name="RHR" initval="0x0" rw="R" caption="Receive Holding Register">
          <bitfield mask="0x000000ff" name="RXDATA" caption="Master or Slave Receive Data"/>
        </register>
        <register offset="0x0034" size="4" name="THR" rw="W" caption="Transmit Holding Register">
          <bitfield mask="0x000000ff" name="TXDATA" caption="Master or Slave Transmit Holding Data"/>
        </register>
      </register-group>
      <value-group name="IADRSZ">
        <value name="NO_ADDR" value="0"/>
        <value name="ONE_BYTE" value="1"/>
        <value name="TWO_BYTES" value="2"/>
        <value name="THREE_BYTES" value="3"/>
      </value-group>
    </module><module id="I7601" version="4.0.0" name="USART" caption="Universal Synchronous/Asynchronous Receiver/Transmitter">
      <register-group name="USART" caption="Universal Synchronous/Asynchronous Receiver/Transmitter">
        <register offset="0x0000" size="4" name="CR" rw="W" caption="Control Register">
          <bitfield mask="0x00000004" name="RSTRX" caption="Reset Receiver"/>
          <bitfield mask="0x00000008" name="RSTTX" caption="Reset Transmitter"/>
          <bitfield mask="0x00000010" name="RXEN" caption="Receiver Enable"/>
          <bitfield mask="0x00000020" name="RXDIS" caption="Receiver Disable"/>
          <bitfield mask="0x00000040" name="TXEN" caption="Transmitter Enable"/>
          <bitfield mask="0x00000080" name="TXDIS" caption="Transmitter Disable"/>
          <bitfield mask="0x00000100" name="RSTSTA" caption="Reset Status Bits"/>
          <bitfield mask="0x00000200" name="STTBRK" caption="Start Break"/>
          <bitfield mask="0x00000400" name="STPBRK" caption="Stop Break"/>
          <bitfield mask="0x00000800" name="STTTO" caption="Start Time-out"/>
          <bitfield mask="0x00001000" name="SENDA" caption="Send Address"/>
          <bitfield mask="0x00002000" name="RSTIT" caption="Reset Iterations"/>
          <bitfield mask="0x00004000" name="RSTNACK" caption="Reset Non Acknowledge"/>
          <bitfield mask="0x00008000" name="RETTO" caption="Rearm Time-out"/>
          <bitfield mask="0x00010000" name="DTREN" caption="Data Terminal Ready Enable"/>
          <bitfield mask="0x00020000" name="DTRDIS" caption="Data Terminal Ready Disable"/>
          <bitfield mask="0x00040000" name="RTSEN" caption="Request to Send Enable"/>
          <bitfield mask="0x00080000" name="RTSDIS" caption="Request to Send Disable"/>
          <bitfield mask="0x00100000" name="LINABT" caption="Abort the current LIN transmission"/>
          <bitfield mask="0x00200000" name="LINWKUP" caption="Sends a wakeup signal on the LIN bus"/>
          <bitfield mask="0x40000000" name="COMM_TX" caption="Disable COMM_TX (from ARM) Interrupt"/>
          <bitfield mask="0x80000000" name="COMM_RX" caption="Disable COMM_RX (from ARM) Interrupt"/>
        </register>
        <register offset="0x0004" size="4" name="MR" initval="0x0" rw="RW" caption="Mode Register">
          <bitfield mask="0x0000000f" name="MODE" values="MODE" caption="Usart Mode"/>
          <bitfield mask="0x00000030" name="USCLKS" values="USCLKS" caption="Clock Selection"/>
          <bitfield mask="0x000000c0" name="CHRL" values="CHRL" caption="Character Length."/>
          <bitfield mask="0x00000100" name="SYNC" caption="Synchronous Mode Select"/>
          <bitfield mask="0x00000e00" name="PAR" values="PAR" caption="Parity Type"/>
          <bitfield mask="0x00003000" name="NBSTOP" values="NBSTOP" caption="Number of Stop Bits"/>
          <bitfield mask="0x0000c000" name="CHMODE" values="CHMODE" caption="Channel Mode"/>
          <bitfield mask="0x00010000" name="MSBF" values="MSBF" caption="Bit Order"/>
          <bitfield mask="0x00020000" name="MODE9" caption="9-bit Character Length"/>
          <bitfield mask="0x00040000" name="CLKO" caption="Clock Output Select"/>
          <bitfield mask="0x00080000" name="OVER" values="OVER" caption="Oversampling Mode"/>
          <bitfield mask="0x00100000" name="INACK" caption="Inhibit Non Acknowledge"/>
          <bitfield mask="0x00200000" name="DSNACK" caption="Disable Successive NACK"/>
          <bitfield mask="0x00400000" name="VAR_SYNC" caption="Variable synchronization of command/data sync Start Frame Delimiter"/>
          <bitfield mask="0x07000000" name="MAX_ITERATION" caption="Max interation"/>
          <bitfield mask="0x10000000" name="FILTER" caption="Infrared Receive Line Filter"/>
          <bitfield mask="0x20000000" name="MAN" caption="Manchester Encoder/Decoder Enable"/>
          <bitfield mask="0x40000000" name="MODSYNC" caption="Manchester Synchronization Mode"/>
          <bitfield mask="0x80000000" name="ONEBIT" caption="Start Frame Delimiter selector"/>
        </register>
        <register offset="0x0008" size="4" name="IER" initval="0x0" rw="W" caption="Interrupt Enable Register">
          <bitfield mask="0x00000001" name="RXRDY" caption="Receiver Ready Interrupt Enable"/>
          <bitfield mask="0x00000002" name="TXRDY" caption="Transmitter Ready Interrupt Enable"/>
          <bitfield mask="0x00000004" name="RXBRK" caption="Receiver Break Interrupt Enable"/>
          <bitfield mask="0x00000008" name="ENDRX" caption="End of Receive Transfer Interrupt Enable"/>
          <bitfield mask="0x00000010" name="ENDTX" caption="End of Transmit Interrupt Enable"/>
          <bitfield mask="0x00000020" name="OVRE" caption="Overrun Error Interrupt Enable"/>
          <bitfield mask="0x00000040" name="FRAME" caption="Framing Error Interrupt Enable"/>
          <bitfield mask="0x00000080" name="PARE" caption="Parity Error Interrupt Enable"/>
          <bitfield mask="0x00000100" name="TIMEOUT" caption="Time-out Interrupt Enable"/>
          <bitfield mask="0x00000200" name="TXEMPTY" caption="Transmitter Empty Interrupt Enable"/>
          <bitfield mask="0x00000400" name="ITERATION" caption="Iteration Interrupt Enable"/>
          <bitfield mask="0x00000800" name="TXBUFE" caption="Buffer Empty Interrupt Enable"/>
          <bitfield mask="0x00001000" name="RXBUFF" caption="Buffer Full Interrupt Enable"/>
          <bitfield mask="0x00002000" name="NACK" caption="Non Acknowledge Interrupt Enable"/>
          <bitfield mask="0x00004000" name="LINIR" caption="LIN Identifier Received Interrupt Enable"/>
          <bitfield mask="0x00008000" name="LINTC" caption="LIN Transfer Conpleted Interrupt Enable"/>
          <bitfield mask="0x00010000" name="RIIC" caption="Ring Indicator Input Change Enable"/>
          <bitfield mask="0x00020000" name="DSRIC" caption="Data Set Ready Input Change Enable"/>
          <bitfield mask="0x00040000" name="DCDIC" caption="Data Carrier Detect Input Change Interrupt Enable"/>
          <bitfield mask="0x00080000" name="CTSIC" caption="Clear to Send Input Change Interrupt Enable"/>
          <bitfield mask="0x01000000" name="MANE" caption="Manchester Error Interrupt Enable"/>
          <bitfield mask="0x02000000" name="LINBE" caption="LIN Bus Error Interrupt Enable"/>
          <bitfield mask="0x04000000" name="LINISFE" caption="LIN Inconsistent Synch Field Error Interrupt Enable"/>
          <bitfield mask="0x08000000" name="LINIPE" caption="LIN Identifier Parity Interrupt Enable"/>
          <bitfield mask="0x10000000" name="LINCE" caption="LIN Checksum Error Interrupt Enable"/>
          <bitfield mask="0x20000000" name="LINSNRE" caption="LIN Slave Not Responding Error Interrupt Enable"/>
          <bitfield mask="0x40000000" name="COMM_TX" caption="Enable COMM_TX (from ARM) Interrupt"/>
          <bitfield mask="0x80000000" name="COMM_RX" caption="Enable COMM_RX (from ARM) Interrupt"/>
        </register>
        <register offset="0x000c" size="4" name="IDR" initval="0x0" rw="W" caption="Interrupt Disable Register">
          <bitfield mask="0x00000001" name="RXRDY" caption="Receiver Ready Interrupt Disable"/>
          <bitfield mask="0x00000002" name="TXRDY" caption="Transmitter Ready Interrupt Disable"/>
          <bitfield mask="0x00000004" name="RXBRK" caption="Receiver Break Interrupt Disable"/>
          <bitfield mask="0x00000008" name="ENDRX" caption="End of Receive Transfer Interrupt Disable"/>
          <bitfield mask="0x00000010" name="ENDTX" caption="End of Transmit Interrupt Disable"/>
          <bitfield mask="0x00000020" name="OVRE" caption="Overrun Error Interrupt Disable"/>
          <bitfield mask="0x00000040" name="FRAME" caption="Framing Error Interrupt Disable"/>
          <bitfield mask="0x00000080" name="PARE" caption="Parity Error Interrupt Disable"/>
          <bitfield mask="0x00000100" name="TIMEOUT" caption="Time-out Interrupt Disable"/>
          <bitfield mask="0x00000200" name="TXEMPTY" caption="Transmitter Empty Interrupt Disable"/>
          <bitfield mask="0x00000400" name="ITERATION" caption="Iteration Interrupt Disable"/>
          <bitfield mask="0x00000800" name="TXBUFE" caption="Buffer Empty Interrupt Disable"/>
          <bitfield mask="0x00001000" name="RXBUFF" caption="Buffer Full Interrupt Disable"/>
          <bitfield mask="0x00002000" name="NACK" caption="Non Acknowledge Interrupt Disable"/>
          <bitfield mask="0x00004000" name="LINIR" caption="LIN Identifier Received Interrupt Disable"/>
          <bitfield mask="0x00008000" name="LINTC" caption="LIN Transfer Conpleted Interrupt Disable"/>
          <bitfield mask="0x00010000" name="RIIC" caption="Ring Indicator Input Change Disable"/>
          <bitfield mask="0x00020000" name="DSRIC" caption="Data Set Ready Input Change Disable"/>
          <bitfield mask="0x00040000" name="DCDIC" caption="Data Carrier Detect Input Change Interrupt Disable"/>
          <bitfield mask="0x00080000" name="CTSIC" caption="Clear to Send Input Change Interrupt Disable"/>
          <bitfield mask="0x01000000" name="MANE" caption="Manchester Error Interrupt Disable"/>
          <bitfield mask="0x02000000" name="LINBE" caption="LIN Bus Error Interrupt Disable"/>
          <bitfield mask="0x04000000" name="LINISFE" caption="LIN Inconsistent Synch Field Error Interrupt Disable"/>
          <bitfield mask="0x08000000" name="LINIPE" caption="LIN Identifier Parity Interrupt Disable"/>
          <bitfield mask="0x10000000" name="LINCE" caption="LIN Checksum Error Interrupt Disable"/>
          <bitfield mask="0x20000000" name="LINSNRE" caption="LIN Slave Not Responding Error Interrupt Disable"/>
          <bitfield mask="0x40000000" name="COMM_TX" caption="Disable COMM_TX (from ARM) Interrupt"/>
          <bitfield mask="0x80000000" name="COMM_RX" caption="Disable COMM_RX (from ARM) Interrupt"/>
        </register>
        <register offset="0x0010" size="4" name="IMR" initval="0x0" rw="R" caption="Interrupt Mask Register">
          <bitfield mask="0x00000001" name="RXRDY" caption="RXRDY Interrupt Mask"/>
          <bitfield mask="0x00000002" name="TXRDY" caption="TXRDY Interrupt Mask"/>
          <bitfield mask="0x00000004" name="RXBRK" caption="Receiver Break Interrupt Mask"/>
          <bitfield mask="0x00000008" name="ENDRX" caption="End of Receive Transfer Interrupt Mask"/>
          <bitfield mask="0x00000010" name="ENDTX" caption="End of Transmit Interrupt Mask"/>
          <bitfield mask="0x00000020" name="OVRE" caption="Overrun Error Interrupt Mask"/>
          <bitfield mask="0x00000040" name="FRAME" caption="Framing Error Interrupt Mask"/>
          <bitfield mask="0x00000080" name="PARE" caption="Parity Error Interrupt Mask"/>
          <bitfield mask="0x00000100" name="TIMEOUT" caption="Time-out Interrupt Mask"/>
          <bitfield mask="0x00000200" name="TXEMPTY" caption="TXEMPTY Interrupt Mask"/>
          <bitfield mask="0x00000400" name="ITERATION" caption="Iteration Interrupt Mask"/>
          <bitfield mask="0x00000800" name="TXBUFE" caption="Buffer Empty Interrupt Mask"/>
          <bitfield mask="0x00001000" name="RXBUFF" caption="Buffer Full Interrupt Mask"/>
          <bitfield mask="0x00002000" name="NACK" caption="Non Acknowledge Interrupt Mask"/>
          <bitfield mask="0x00004000" name="LINIR" caption="LIN Identifier Received Interrupt Mask"/>
          <bitfield mask="0x00008000" name="LINTC" caption="LIN Transfer Conpleted Interrupt Mask"/>
          <bitfield mask="0x00010000" name="RIIC" caption="Ring Indicator Input Change Mask"/>
          <bitfield mask="0x00020000" name="DSRIC" caption="Data Set Ready Input Change Mask"/>
          <bitfield mask="0x00040000" name="DCDIC" caption="Data Carrier Detect Input Change Interrupt Mask"/>
          <bitfield mask="0x00080000" name="CTSIC" caption="Clear to Send Input Change Interrupt Mask"/>
          <bitfield mask="0x01000000" name="MANE" caption="Manchester Error Interrupt Mask"/>
          <bitfield mask="0x02000000" name="LINBE" caption="LIN Bus Error Interrupt Mask"/>
          <bitfield mask="0x04000000" name="LINISFE" caption="LIN Inconsistent Synch Field Error Interrupt Mask"/>
          <bitfield mask="0x08000000" name="LINIPE" caption="LIN Identifier Parity Interrupt Mask"/>
          <bitfield mask="0x10000000" name="LINCE" caption="LIN Checksum Error Interrupt Mask"/>
          <bitfield mask="0x20000000" name="LINSNRE" caption="LIN Slave Not Responding Error Interrupt Mask"/>
          <bitfield mask="0x40000000" name="COMM_TX" caption="Mask COMM_TX (from ARM) Interrupt"/>
          <bitfield mask="0x80000000" name="COMM_RX" caption="Mask COMM_RX (from ARM) Interrupt"/>
        </register>
        <register offset="0x0014" size="4" name="CSR" initval="0x0" rw="R" caption="Channel Status Register">
          <bitfield mask="0x00000001" name="RXRDY" caption="Receiver Ready"/>
          <bitfield mask="0x00000002" name="TXRDY" caption="Transmitter Ready"/>
          <bitfield mask="0x00000004" name="RXBRK" caption="Break Received/End of Break"/>
          <bitfield mask="0x00000008" name="ENDRX" caption="End of Receiver Transfer"/>
          <bitfield mask="0x00000010" name="ENDTX" caption="End of Transmitter Transfer"/>
          <bitfield mask="0x00000020" name="OVRE" caption="Overrun Error"/>
          <bitfield mask="0x00000040" name="FRAME" caption="Framing Error"/>
          <bitfield mask="0x00000080" name="PARE" caption="Parity Error"/>
          <bitfield mask="0x00000100" name="TIMEOUT" caption="Receiver Time-out"/>
          <bitfield mask="0x00000200" name="TXEMPTY" caption="Transmitter Empty"/>
          <bitfield mask="0x00000400" name="ITERATION" caption="Max number of Repetitions Reached"/>
          <bitfield mask="0x00000800" name="TXBUFE" caption="Transmission Buffer Empty"/>
          <bitfield mask="0x00001000" name="RXBUFF" caption="Reception Buffer Full"/>
          <bitfield mask="0x00002000" name="NACK" caption="Non Acknowledge"/>
          <bitfield mask="0x00004000" name="LINIR" caption="LIN Identifier Received"/>
          <bitfield mask="0x00008000" name="LINTC" caption="LIN Transfer Conpleted"/>
          <bitfield mask="0x00010000" name="RIIC" caption="Ring Indicator Input Change Flag"/>
          <bitfield mask="0x00020000" name="DSRIC" caption="Data Set Ready Input Change Flag"/>
          <bitfield mask="0x00040000" name="DCDIC" caption="Data Carrier Detect Input Change Flag"/>
          <bitfield mask="0x00080000" name="CTSIC" caption="Clear to Send Input Change Flag"/>
          <bitfield mask="0x00100000" name="RI" caption="Image of RI Input"/>
          <bitfield mask="0x00200000" name="DSR" caption="Image of DSR Input"/>
          <bitfield mask="0x00400000" name="DCD" caption="Image of DCD Input"/>
          <bitfield mask="0x00800000" name="CTS" caption="Image of CTS Input"/>
          <bitfield mask="0x01000000" name="MANERR" caption="Manchester Error"/>
          <bitfield mask="0x02000000" name="LINBE" caption="LIN Bit Error"/>
          <bitfield mask="0x04000000" name="LINISFE" caption="LIN Inconsistent Synch Field Error"/>
          <bitfield mask="0x08000000" name="LINIPE" caption="LIN Identifier Parity Error"/>
          <bitfield mask="0x10000000" name="LINCE" caption="LIN Checksum Error"/>
          <bitfield mask="0x20000000" name="LINSNRE" caption="LIN Slave Not Responding Error"/>
          <bitfield mask="0x40000000" name="COMM_TX" caption="COMM_TX: (from ARM)"/>
          <bitfield mask="0x80000000" name="COMM_RX" caption="COMM_RX: (from ARM)"/>
        </register>
        <register offset="0x0018" size="4" name="RHR" initval="0x0" rw="R" caption="Receiver Holding Register">
          <bitfield mask="0x000001ff" name="RXCHR" caption="Received Character"/>
          <bitfield mask="0x00008000" name="RXSYNH" caption="Received Sync"/>
        </register>
        <register offset="0x001c" size="4" name="THR" rw="W" caption="Transmitter Holding Register">
          <bitfield mask="0x000001ff" name="TXCHR" caption="Character to be Transmitted"/>
          <bitfield mask="0x00008000" name="TXSYNH" caption="Sync Field to be transmitted"/>
        </register>
        <register offset="0x0020" size="4" name="BRGR" initval="0x0" rw="RW" caption="Baud Rate Generator Register">
          <bitfield mask="0x0000ffff" name="CD" values="CD" caption="Clock Divisor"/>
          <bitfield mask="0x00070000" name="FP" caption="Fractional Part"/>
        </register>
        <register offset="0x0024" size="4" name="RTOR" initval="0x0" rw="RW" caption="Receiver Time-out Register">
          <bitfield mask="0x0000ffff" name="TO" values="TO" caption="Time-out Value"/>
        </register>
        <register offset="0x0028" size="4" name="TTGR" initval="0x0" rw="RW" caption="Transmitter Timeguard Register">
          <bitfield mask="0x000000ff" name="TG" values="TG" caption="Timeguard Value"/>
        </register>
        <register offset="0x0040" size="4" name="FIDI" initval="0x174" rw="RW" caption="FI DI Ratio Register">
          <bitfield mask="0x000007ff" name="FI_DI_RATIO" values="FI_DI_RATIO" caption="FI Over DI Ratio Value"/>
        </register>
        <register offset="0x0044" size="4" name="NER" rw="R" caption="Number of Errors Register">
          <bitfield mask="0x000000ff" name="NB_ERRORS" caption="Error number during ISO7816 transfers"/>
        </register>
        <register offset="0x004c" size="4" name="IFR" initval="0x0" rw="RW" caption="IrDA Filter Register">
          <bitfield mask="0x000000ff" name="IRDA_FILTER" caption="Irda filter"/>
        </register>
        <register offset="0x0050" size="4" name="MAN" rw="RW" caption="Manchester Configuration Register">
          <bitfield mask="0x0000000f" name="TX_PL" caption="Transmitter Preamble Length"/>
          <bitfield mask="0x00000300" name="TX_PP" caption="Transmitter Preamble Pattern"/>
          <bitfield mask="0x00001000" name="TX_MPOL" caption="Transmitter Manchester Polarity"/>
          <bitfield mask="0x000f0000" name="RX_PL" caption="Receiver Preamble Length"/>
          <bitfield mask="0x03000000" name="RX_PP" caption="Receiver Preamble Pattern detected"/>
          <bitfield mask="0x10000000" name="RX_MPOL" caption="Receiver Manchester Polarity"/>
          <bitfield mask="0x40000000" name="DRIFT" caption="Drift compensation"/>
        </register>
        <register offset="0x0054" size="4" name="LINMR" initval="0x0" rw="RW" caption="LIN Mode Register">
          <bitfield mask="0x00000003" name="NACT" values="NACT" caption="LIN Node Action"/>
          <bitfield mask="0x00000004" name="PARDIS" caption="Parity Disable"/>
          <bitfield mask="0x00000008" name="CHKDIS" caption="Checksum Disable"/>
          <bitfield mask="0x00000010" name="CHKTYP" caption="Checksum Type"/>
          <bitfield mask="0x00000020" name="DLM" caption="Data Length Mode"/>
          <bitfield mask="0x00000040" name="FSDIS" caption="Frame Slot Mode Disable"/>
          <bitfield mask="0x00000080" name="WKUPTYP" caption="Wakeup Signal Type"/>
          <bitfield mask="0x0000ff00" name="DLC" caption="Data Length Control"/>
          <bitfield mask="0x00010000" name="PDCM" caption="PDC Mode"/>
        </register>
        <register offset="0x0058" size="4" name="LINIR" initval="0x0" rw="RW" caption="LIN Identifier Register">
          <bitfield mask="0x000000ff" name="IDCHR" caption="Identifier Character"/>
        </register>
        <register offset="0x00fc" size="4" name="VERSION" initval="0x400" rw="R" caption="Version Register"/>
      </register-group>
      <value-group name="CD">
        <value name="DISABLE" value="0"/>
        <value name="BYPASS" value="1"/>
      </value-group>
      <value-group name="FI_DI_RATIO">
        <value name="DISABLE" value="0"/>
      </value-group>
      <value-group name="NACT">
        <value name="PUBLISH" value="0"/>
        <value name="SUBSCRIBE" value="1"/>
        <value name="IGNORE" value="2"/>
      </value-group>
      <value-group name="CHMODE">
        <value name="NORMAL" value="0"/>
        <value name="ECHO" value="1"/>
        <value name="LOCAL_LOOP" value="2"/>
        <value name="REMOTE_LOOP" value="3"/>
      </value-group>
      <value-group name="CHRL">
        <value name="5" value="0"/>
        <value name="6" value="1"/>
        <value name="7" value="2"/>
        <value name="8" value="3"/>
      </value-group>
      <value-group name="MODE">
        <value name="NORMAL" value="0"/>
        <value name="RS485" value="1"/>
        <value name="HARDWARE" value="2"/>
        <value name="MODEM" value="3"/>
        <value name="ISO7816_T0" value="4"/>
        <value name="ISO7816_T1" value="6"/>
        <value name="IRDA" value="8"/>
        <value name="LIN_Master" value="10"/>
        <value name="LIN_Slave" value="11"/>
        <value name="SPI_Master" value="14"/>
        <value name="SPI_Slave" value="15"/>
      </value-group>
      <value-group name="MSBF">
        <value name="LSBF" value="0"/>
        <value name="MSBF" value="1"/>
      </value-group>
      <value-group name="NBSTOP">
        <value name="1" value="0"/>
        <value name="1_5" value="1"/>
        <value name="2" value="2"/>
      </value-group>
      <value-group name="OVER">
        <value name="X16" value="0"/>
        <value name="X8" value="1"/>
      </value-group>
      <value-group name="PAR">
        <value name="EVEN" value="0"/>
        <value name="ODD" value="1"/>
        <value name="SPACE" value="2"/>
        <value name="MARK" value="3"/>
        <value name="NONE" value="4"/>
        <value name="MULTI" value="6"/>
      </value-group>
      <value-group name="USCLKS">
        <value name="MCK" value="0"/>
        <value name="MCK_DIV" value="1"/>
        <value name="SCK" value="3"/>
      </value-group>
      <value-group name="TO">
        <value name="DISABLE" value="0"/>
      </value-group>
      <value-group name="TG">
        <value name="DISABLE" value="0"/>
      </value-group>
    </module><module id="I7516" version="3.1.0" name="USBB" caption="USB 2.0 OTG Interface">
      <register-group name="USBB" caption="USB 2.0 OTG Interface">
        <register offset="0x0000" size="4" name="UDCON" initval="0x40100" rw="RW" caption="Device General Control Register">
          <bitfield mask="0x0000007f" name="UADD"/>
          <bitfield mask="0x00000080" name="ADDEN"/>
          <bitfield mask="0x00000100" name="DETACH"/>
          <bitfield mask="0x00000200" name="RMWKUP"/>
          <bitfield mask="0x00000c00" name="SPDCONF"/>
          <bitfield mask="0x00001000" name="LS"/>
          <bitfield mask="0x00002000" name="TSTJ"/>
          <bitfield mask="0x00004000" name="TSTK"/>
          <bitfield mask="0x00008000" name="TSTPCKT"/>
          <bitfield mask="0x00010000" name="OPMODE2"/>
          <bitfield mask="0x00020000" name="USBE"/>
          <bitfield mask="0x00040000" name="FRZCLK"/>
        </register>
        <register offset="0x0004" size="4" name="UDINT" initval="0x0" rw="R" caption="Device Global Interupt Register">
          <bitfield mask="0x00000001" name="SUSP"/>
          <bitfield mask="0x00000002" name="MSOF"/>
          <bitfield mask="0x00000004" name="SOF"/>
          <bitfield mask="0x00000008" name="EORST"/>
          <bitfield mask="0x00000010" name="WAKEUP"/>
          <bitfield mask="0x00000020" name="EORSM"/>
          <bitfield mask="0x00000040" name="UPRSM"/>
          <bitfield mask="0x00000080" name="VBUSTI"/>
          <bitfield mask="0x00000100" name="VBUS"/>
          <bitfield mask="0x00000200" name="SPEED"/>
          <bitfield mask="0x00000400" name="CLKUSABLE"/>
          <bitfield mask="0x00001000" name="EP0INT"/>
          <bitfield mask="0x00002000" name="EP1INT"/>
          <bitfield mask="0x00004000" name="EP2INT"/>
          <bitfield mask="0x00008000" name="EP3INT"/>
          <bitfield mask="0x00010000" name="EP4INT"/>
          <bitfield mask="0x00020000" name="EP5INT"/>
          <bitfield mask="0x00040000" name="EP6INT"/>
          <bitfield mask="0x02000000" name="DMA1INT"/>
          <bitfield mask="0x04000000" name="DMA2INT"/>
          <bitfield mask="0x08000000" name="DMA3INT"/>
          <bitfield mask="0x10000000" name="DMA4INT"/>
          <bitfield mask="0x20000000" name="DMA5INT"/>
          <bitfield mask="0x40000000" name="DMA6INT"/>
        </register>
        <register offset="0x0008" size="4" name="UDINTCLR" rw="W" caption="Device Global Interrupt Clear Register">
          <bitfield mask="0x00000001" name="SUSPC"/>
          <bitfield mask="0x00000002" name="MSOFC"/>
          <bitfield mask="0x00000004" name="SOFC"/>
          <bitfield mask="0x00000008" name="EORSTC"/>
          <bitfield mask="0x00000010" name="WAKEUPC"/>
          <bitfield mask="0x00000020" name="EORSMC"/>
          <bitfield mask="0x00000040" name="UPRSMC"/>
          <bitfield mask="0x00000080" name="VBUSTIC"/>
        </register>
        <register offset="0x000c" size="4" name="UDINTSET" rw="W" caption="Device Global Interrupt Set Regsiter">
          <bitfield mask="0x00000001" name="SUSPS"/>
          <bitfield mask="0x00000002" name="MSOFS"/>
          <bitfield mask="0x00000004" name="SOFS"/>
          <bitfield mask="0x00000008" name="EORSTS"/>
          <bitfield mask="0x00000010" name="WAKEUPS"/>
          <bitfield mask="0x00000020" name="EORSMS"/>
          <bitfield mask="0x00000040" name="UPRSMS"/>
          <bitfield mask="0x00000080" name="VBUSTIS"/>
          <bitfield mask="0x02000000" name="DMA1INTS"/>
          <bitfield mask="0x04000000" name="DMA2INTS"/>
          <bitfield mask="0x08000000" name="DMA3INTS"/>
          <bitfield mask="0x10000000" name="DMA4INTS"/>
          <bitfield mask="0x20000000" name="DMA5INTS"/>
          <bitfield mask="0x40000000" name="DMA6INTS"/>
        </register>
        <register offset="0x0010" size="4" name="UDINTE" initval="0x0" rw="R" caption="Device Global Interrupt Enable Register">
          <bitfield mask="0x00000001" name="SUSPE"/>
          <bitfield mask="0x00000002" name="MSOFE"/>
          <bitfield mask="0x00000004" name="SOFE"/>
          <bitfield mask="0x00000008" name="EORSTE"/>
          <bitfield mask="0x00000010" name="WAKEUPE"/>
          <bitfield mask="0x00000020" name="EORSME"/>
          <bitfield mask="0x00000040" name="UPRSME"/>
          <bitfield mask="0x00000080" name="VBUSE"/>
          <bitfield mask="0x00001000" name="EP0INTE"/>
          <bitfield mask="0x00002000" name="EP1INTE"/>
          <bitfield mask="0x00004000" name="EP2INTE"/>
          <bitfield mask="0x00008000" name="EP3INTE"/>
          <bitfield mask="0x00010000" name="EP4INTE"/>
          <bitfield mask="0x00020000" name="EP5INTE"/>
          <bitfield mask="0x00040000" name="EP6INTE"/>
          <bitfield mask="0x02000000" name="DMA1INTE"/>
          <bitfield mask="0x04000000" name="DMA2INTE"/>
          <bitfield mask="0x08000000" name="DMA3INTE"/>
          <bitfield mask="0x10000000" name="DMA4INTE"/>
          <bitfield mask="0x20000000" name="DMA5INTE"/>
          <bitfield mask="0x40000000" name="DMA6INTE"/>
        </register>
        <register offset="0x0014" size="4" name="UDINTECLR" rw="W" caption="Device Global Interrupt Enable Clear Register">
          <bitfield mask="0x00000001" name="SUSPEC"/>
          <bitfield mask="0x00000002" name="MSOFEC"/>
          <bitfield mask="0x00000004" name="SOFEC"/>
          <bitfield mask="0x00000008" name="EORSTEC"/>
          <bitfield mask="0x00000010" name="WAKEUPEC"/>
          <bitfield mask="0x00000020" name="EORSMEC"/>
          <bitfield mask="0x00000040" name="UPRSMEC"/>
          <bitfield mask="0x00000080" name="VBUSEC"/>
          <bitfield mask="0x00001000" name="EP0INTEC"/>
          <bitfield mask="0x00002000" name="EP1INTEC"/>
          <bitfield mask="0x00004000" name="EP2INTEC"/>
          <bitfield mask="0x00008000" name="EP3INTEC"/>
          <bitfield mask="0x00010000" name="EP4INTEC"/>
          <bitfield mask="0x00020000" name="EP5INTEC"/>
          <bitfield mask="0x00040000" name="EP6INTEC"/>
          <bitfield mask="0x02000000" name="DMA1INTEC"/>
          <bitfield mask="0x04000000" name="DMA2INTEC"/>
          <bitfield mask="0x08000000" name="DMA3INTEC"/>
          <bitfield mask="0x10000000" name="DMA4INTEC"/>
          <bitfield mask="0x20000000" name="DMA5INTEC"/>
          <bitfield mask="0x40000000" name="DAM6INTEC"/>
        </register>
        <register offset="0x0018" size="4" name="UDINTESET" rw="W" caption="Device Global Interrupt Enable Set Register">
          <bitfield mask="0x00000001" name="SUSPES"/>
          <bitfield mask="0x00000002" name="MSOFES"/>
          <bitfield mask="0x00000004" name="SOFES"/>
          <bitfield mask="0x00000008" name="EORSTES"/>
          <bitfield mask="0x00000010" name="WAKEUPES"/>
          <bitfield mask="0x00000020" name="EORSMES"/>
          <bitfield mask="0x00000040" name="UPRSMES"/>
          <bitfield mask="0x00000080" name="VBUSES"/>
          <bitfield mask="0x00001000" name="EP0INTES"/>
          <bitfield mask="0x00002000" name="EP1INTES"/>
          <bitfield mask="0x00004000" name="EP2INTES"/>
          <bitfield mask="0x00008000" name="EP3INTES"/>
          <bitfield mask="0x00010000" name="EP4INTES"/>
          <bitfield mask="0x00020000" name="EP5INTES"/>
          <bitfield mask="0x00040000" name="EP6INTES"/>
          <bitfield mask="0x02000000" name="DMA1INTES"/>
          <bitfield mask="0x04000000" name="DMA2INTES"/>
          <bitfield mask="0x08000000" name="DMA3INTES"/>
          <bitfield mask="0x10000000" name="DMA4INTES"/>
          <bitfield mask="0x20000000" name="DMA5INTES"/>
          <bitfield mask="0x40000000" name="DMA6INTES"/>
        </register>
        <register offset="0x001c" size="4" name="UERST" initval="0x0" rw="RW" caption="Endpoint Enable/Reset Register">
          <bitfield mask="0x00000001" name="EPEN0"/>
          <bitfield mask="0x00000002" name="EPEN1"/>
          <bitfield mask="0x00000004" name="EPEN2"/>
          <bitfield mask="0x00000008" name="EPEN3"/>
          <bitfield mask="0x00000010" name="EPEN4"/>
          <bitfield mask="0x00000020" name="EPEN5"/>
          <bitfield mask="0x00000040" name="EPEN6"/>
          <bitfield mask="0x00010000" name="EPRST0"/>
          <bitfield mask="0x00020000" name="EPRST1"/>
          <bitfield mask="0x00040000" name="EPRST2"/>
          <bitfield mask="0x00080000" name="EPRST3"/>
          <bitfield mask="0x00100000" name="EPRST4"/>
          <bitfield mask="0x00200000" name="EPRST5"/>
          <bitfield mask="0x00400000" name="EPRST6"/>
        </register>
        <register offset="0x0020" size="4" name="UDFNUM" initval="0x0" rw="R" caption="Device Frame Number Register">
          <bitfield mask="0x00000007" name="MFNUM"/>
          <bitfield mask="0x00003ff8" name="FNUM"/>
          <bitfield mask="0x00008000" name="FNCERR"/>
        </register>
        <register offset="0x0024" size="4" name="UDTST1" initval="0x0" rw="RW" caption="Device Test 1 Register">
          <bitfield mask="0x00007fff" name="CounterA"/>
          <bitfield mask="0x00008000" name="LoadCntA"/>
          <bitfield mask="0x003f0000" name="CounterB"/>
          <bitfield mask="0x00800000" name="LoadCntB"/>
          <bitfield mask="0x7f000000" name="SOFCntMax"/>
          <bitfield mask="0x80000000" name="LoadSOFCnt"/>
        </register>
        <register offset="0x0028" size="4" name="UDTST2" initval="0x0" rw="RW" caption="Device Test 2 Register">
          <bitfield mask="0x00000001" name="FullDetachEn"/>
          <bitfield mask="0x00000002" name="HSSerialMode"/>
          <bitfield mask="0x00000004" name="LoopBackMode"/>
          <bitfield mask="0x00000008" name="DisbaleGatedClock"/>
          <bitfield mask="0x00000010" name="ForceSuspendMTo1"/>
          <bitfield mask="0x00000020" name="ByPassDpll"/>
          <bitfield mask="0x00000040" name="NotHostDisconnect"/>
        </register>
        <register offset="0x002c" size="4" name="UDVERS" initval="0x260" rw="R" caption="Device Version Register"/>
        <register offset="0x0030" size="4" name="UDFEATURES" initval="0x1B467" rw="R" caption="Device Feature Register">
          <bitfield mask="0x0000000f" name="EPT_NBR_MAX"/>
          <bitfield mask="0x00000070" name="DMA_CHANNEL_NBR"/>
          <bitfield mask="0x00000080" name="DMA_BUFFER_SIZE" values="DMA_BUFFER_SIZE"/>
          <bitfield mask="0x00000f00" name="DMA_FIFO_WORD_DEPTH"/>
          <bitfield mask="0x00007000" name="FIFO_MAX_SIZE" values="FIFO_MAX_SIZE"/>
          <bitfield mask="0x00008000" name="BYTE_WRITE_DPRAM"/>
          <bitfield mask="0x00010000" name="DATA_BUS_8_16"/>
          <bitfield mask="0x00020000" name="EN_HIGH_BD_ISO_EPT_1"/>
          <bitfield mask="0x00040000" name="EN_HIGH_BD_ISO_EPT_2"/>
          <bitfield mask="0x00080000" name="EN_HIGH_BD_ISO_EPT_3"/>
          <bitfield mask="0x00100000" name="EN_HIGH_BD_ISO_EPT_4"/>
          <bitfield mask="0x00200000" name="EN_HIGH_BD_ISO_EPT_5"/>
          <bitfield mask="0x00400000" name="EN_HIGH_BD_ISO_EPT_6"/>
          <bitfield mask="0x00800000" name="EN_HIGH_BD_ISO_EPT_7"/>
          <bitfield mask="0x01000000" name="EN_HIGH_BD_ISO_EPT_8"/>
          <bitfield mask="0x02000000" name="EN_HIGH_BD_ISO_EPT_9"/>
          <bitfield mask="0x04000000" name="EN_HIGH_BD_ISO_EPT_10"/>
          <bitfield mask="0x08000000" name="EN_HIGH_BD_ISO_EPT_11"/>
          <bitfield mask="0x10000000" name="EN_HIGH_BD_ISO_EPT_12"/>
          <bitfield mask="0x20000000" name="EN_HIGH_BD_ISO_EPT_13"/>
          <bitfield mask="0x40000000" name="EN_HIGH_BD_ISO_EPT_14"/>
          <bitfield mask="0x80000000" name="EN_HIGH_BD_ISO_EPT_15"/>
        </register>
        <register offset="0x0034" size="4" name="UDADDRSIZE" initval="0x1000" rw="R" caption="Device PB address size"/>
        <register offset="0x0038" size="4" name="UDNAME1" initval="0x48555342" rw="R" caption="IP Name.HUSB"/>
        <register offset="0x003c" size="4" name="UDNAME2" initval="0x4F5447" rw="R" caption="IP Name, OTG"/>
        <register offset="0x0100" size="4" name="UECFG0" initval="0x2000" rw="RW" caption="Endpoint Configuration Register">
          <bitfield mask="0x00000002" name="ALLOC"/>
          <bitfield mask="0x0000000c" name="EPBK" values="EPBK"/>
          <bitfield mask="0x00000070" name="EPSIZE" values="EPSIZE"/>
          <bitfield mask="0x00000100" name="EPDIR" values="EPDIR"/>
          <bitfield mask="0x00000200" name="AUTOSW"/>
          <bitfield mask="0x00001800" name="EPTYPE" values="EPTYPE"/>
          <bitfield mask="0x00006000" name="NBTRANS"/>
          <bitfield mask="0xc0000000" name="DataSizeRdWr"/>
        </register>
        <register offset="0x0104" size="4" name="UECFG1" initval="0x2000" rw="RW" caption="Endpoint Configuration Register">
          <bitfield mask="0x00000002" name="ALLOC"/>
          <bitfield mask="0x0000000c" name="EPBK" values="EPBK"/>
          <bitfield mask="0x00000070" name="EPSIZE" values="EPSIZE"/>
          <bitfield mask="0x00000100" name="EPDIR" values="EPDIR"/>
          <bitfield mask="0x00000200" name="AUTOSW"/>
          <bitfield mask="0x00001800" name="EPTYPE" values="EPTYPE"/>
          <bitfield mask="0x00006000" name="NBTRANS"/>
          <bitfield mask="0xc0000000" name="DataSizeRdWr"/>
        </register>
        <register offset="0x0108" size="4" name="UECFG2" initval="0x2000" rw="RW" caption="Endpoint Configuration Register">
          <bitfield mask="0x00000002" name="ALLOC"/>
          <bitfield mask="0x0000000c" name="EPBK" values="EPBK"/>
          <bitfield mask="0x00000070" name="EPSIZE" values="EPSIZE"/>
          <bitfield mask="0x00000100" name="EPDIR" values="EPDIR"/>
          <bitfield mask="0x00000200" name="AUTOSW"/>
          <bitfield mask="0x00001800" name="EPTYPE" values="EPTYPE"/>
          <bitfield mask="0x00006000" name="NBTRANS"/>
          <bitfield mask="0xc0000000" name="DataSizeRdWr"/>
        </register>
        <register offset="0x010c" size="4" name="UECFG3" initval="0x2000" rw="RW" caption="Endpoint Configuration Register">
          <bitfield mask="0x00000002" name="ALLOC"/>
          <bitfield mask="0x0000000c" name="EPBK" values="EPBK"/>
          <bitfield mask="0x00000070" name="EPSIZE" values="EPSIZE"/>
          <bitfield mask="0x00000100" name="EPDIR" values="EPDIR"/>
          <bitfield mask="0x00000200" name="AUTOSW"/>
          <bitfield mask="0x00001800" name="EPTYPE" values="EPTYPE"/>
          <bitfield mask="0x00006000" name="NBTRANS"/>
          <bitfield mask="0xc0000000" name="DataSizeRdWr"/>
        </register>
        <register offset="0x0110" size="4" name="UECFG4" initval="0x2000" rw="RW" caption="Endpoint Configuration Register">
          <bitfield mask="0x00000002" name="ALLOC"/>
          <bitfield mask="0x0000000c" name="EPBK" values="EPBK"/>
          <bitfield mask="0x00000070" name="EPSIZE" values="EPSIZE"/>
          <bitfield mask="0x00000100" name="EPDIR" values="EPDIR"/>
          <bitfield mask="0x00000200" name="AUTOSW"/>
          <bitfield mask="0x00001800" name="EPTYPE" values="EPTYPE"/>
          <bitfield mask="0x00006000" name="NBTRANS"/>
          <bitfield mask="0xc0000000" name="DataSizeRdWr"/>
        </register>
        <register offset="0x0114" size="4" name="UECFG5" initval="0x2000" rw="RW" caption="Endpoint Configuration Register">
          <bitfield mask="0x00000002" name="ALLOC"/>
          <bitfield mask="0x0000000c" name="EPBK" values="EPBK"/>
          <bitfield mask="0x00000070" name="EPSIZE" values="EPSIZE"/>
          <bitfield mask="0x00000100" name="EPDIR" values="EPDIR"/>
          <bitfield mask="0x00000200" name="AUTOSW"/>
          <bitfield mask="0x00001800" name="EPTYPE" values="EPTYPE"/>
          <bitfield mask="0x00006000" name="NBTRANS"/>
          <bitfield mask="0xc0000000" name="DataSizeRdWr"/>
        </register>
        <register offset="0x0118" size="4" name="UECFG6" initval="0x2000" rw="RW" caption="Endpoint Configuration Register">
          <bitfield mask="0x00000002" name="ALLOC"/>
          <bitfield mask="0x0000000c" name="EPBK" values="EPBK"/>
          <bitfield mask="0x00000070" name="EPSIZE" values="EPSIZE"/>
          <bitfield mask="0x00000100" name="EPDIR" values="EPDIR"/>
          <bitfield mask="0x00000200" name="AUTOSW"/>
          <bitfield mask="0x00001800" name="EPTYPE" values="EPTYPE"/>
          <bitfield mask="0x00006000" name="NBTRANS"/>
          <bitfield mask="0xc0000000" name="DataSizeRdWr"/>
        </register>
        <register offset="0x0130" size="4" name="UESTA0" initval="0x0" rw="R" caption="Endpoint Status Register">
          <bitfield mask="0x00000001" name="TXINI"/>
          <bitfield mask="0x00000002" name="RXOUTI"/>
          <bitfield mask="0x00000004" name="RXSTPI"/>
          <bitfield mask="0x00000008" name="NAKOUTI"/>
          <bitfield mask="0x00000010" name="NAKINI"/>
          <bitfield mask="0x00000020" name="OVERFI"/>
          <bitfield mask="0x00000040" name="STALLEDI"/>
          <bitfield mask="0x00000080" name="SHORTPACKET"/>
          <bitfield mask="0x00000300" name="DTSEQ"/>
          <bitfield mask="0x00000400" name="ERRORTRANS"/>
          <bitfield mask="0x00003000" name="NBUSYBK"/>
          <bitfield mask="0x0000c000" name="CURRBK"/>
          <bitfield mask="0x00010000" name="RWALL"/>
          <bitfield mask="0x00020000" name="CTRLDIR" values="CTRLDIR"/>
          <bitfield mask="0x00040000" name="CFGOK"/>
          <bitfield mask="0x7ff00000" name="BYCT"/>
        </register>
        <register offset="0x0134" size="4" name="UESTA1" initval="0x0" rw="R" caption="Endpoint Status Register">
          <bitfield mask="0x00000001" name="TXINI"/>
          <bitfield mask="0x00000002" name="RXOUTI"/>
          <bitfield mask="0x00000004" name="RXSTPI"/>
          <bitfield mask="0x00000008" name="NAKOUTI"/>
          <bitfield mask="0x00000010" name="NAKINI"/>
          <bitfield mask="0x00000020" name="OVERFI"/>
          <bitfield mask="0x00000040" name="STALLEDI"/>
          <bitfield mask="0x00000080" name="SHORTPACKET"/>
          <bitfield mask="0x00000300" name="DTSEQ"/>
          <bitfield mask="0x00000400" name="ERRORTRANS"/>
          <bitfield mask="0x00003000" name="NBUSYBK"/>
          <bitfield mask="0x0000c000" name="CURRBK"/>
          <bitfield mask="0x00010000" name="RWALL"/>
          <bitfield mask="0x00020000" name="CTRLDIR" values="CTRLDIR"/>
          <bitfield mask="0x00040000" name="CFGOK"/>
          <bitfield mask="0x7ff00000" name="BYCT"/>
        </register>
        <register offset="0x0138" size="4" name="UESTA2" initval="0x0" rw="R" caption="Endpoint Status Register">
          <bitfield mask="0x00000001" name="TXINI"/>
          <bitfield mask="0x00000002" name="RXOUTI"/>
          <bitfield mask="0x00000004" name="RXSTPI"/>
          <bitfield mask="0x00000008" name="NAKOUTI"/>
          <bitfield mask="0x00000010" name="NAKINI"/>
          <bitfield mask="0x00000020" name="OVERFI"/>
          <bitfield mask="0x00000040" name="STALLEDI"/>
          <bitfield mask="0x00000080" name="SHORTPACKET"/>
          <bitfield mask="0x00000300" name="DTSEQ"/>
          <bitfield mask="0x00000400" name="ERRORTRANS"/>
          <bitfield mask="0x00003000" name="NBUSYBK"/>
          <bitfield mask="0x0000c000" name="CURRBK"/>
          <bitfield mask="0x00010000" name="RWALL"/>
          <bitfield mask="0x00020000" name="CTRLDIR" values="CTRLDIR"/>
          <bitfield mask="0x00040000" name="CFGOK"/>
          <bitfield mask="0x7ff00000" name="BYCT"/>
        </register>
        <register offset="0x013c" size="4" name="UESTA3" initval="0x0" rw="R" caption="Endpoint Status Register">
          <bitfield mask="0x00000001" name="TXINI"/>
          <bitfield mask="0x00000002" name="RXOUTI"/>
          <bitfield mask="0x00000004" name="RXSTPI"/>
          <bitfield mask="0x00000008" name="NAKOUTI"/>
          <bitfield mask="0x00000010" name="NAKINI"/>
          <bitfield mask="0x00000020" name="OVERFI"/>
          <bitfield mask="0x00000040" name="STALLEDI"/>
          <bitfield mask="0x00000080" name="SHORTPACKET"/>
          <bitfield mask="0x00000300" name="DTSEQ"/>
          <bitfield mask="0x00000400" name="ERRORTRANS"/>
          <bitfield mask="0x00003000" name="NBUSYBK"/>
          <bitfield mask="0x0000c000" name="CURRBK"/>
          <bitfield mask="0x00010000" name="RWALL"/>
          <bitfield mask="0x00020000" name="CTRLDIR" values="CTRLDIR"/>
          <bitfield mask="0x00040000" name="CFGOK"/>
          <bitfield mask="0x7ff00000" name="BYCT"/>
        </register>
        <register offset="0x0140" size="4" name="UESTA4" initval="0x0" rw="R" caption="Endpoint Status Register">
          <bitfield mask="0x00000001" name="TXINI"/>
          <bitfield mask="0x00000002" name="RXOUTI"/>
          <bitfield mask="0x00000004" name="RXSTPI"/>
          <bitfield mask="0x00000008" name="NAKOUTI"/>
          <bitfield mask="0x00000010" name="NAKINI"/>
          <bitfield mask="0x00000020" name="OVERFI"/>
          <bitfield mask="0x00000040" name="STALLEDI"/>
          <bitfield mask="0x00000080" name="SHORTPACKET"/>
          <bitfield mask="0x00000300" name="DTSEQ"/>
          <bitfield mask="0x00000400" name="ERRORTRANS"/>
          <bitfield mask="0x00003000" name="NBUSYBK"/>
          <bitfield mask="0x0000c000" name="CURRBK"/>
          <bitfield mask="0x00010000" name="RWALL"/>
          <bitfield mask="0x00020000" name="CTRLDIR" values="CTRLDIR"/>
          <bitfield mask="0x00040000" name="CFGOK"/>
          <bitfield mask="0x7ff00000" name="BYCT"/>
        </register>
        <register offset="0x0144" size="4" name="UESTA5" initval="0x0" rw="R" caption="Endpoint Status Register">
          <bitfield mask="0x00000001" name="TXINI"/>
          <bitfield mask="0x00000002" name="RXOUTI"/>
          <bitfield mask="0x00000004" name="RXSTPI"/>
          <bitfield mask="0x00000008" name="NAKOUTI"/>
          <bitfield mask="0x00000010" name="NAKINI"/>
          <bitfield mask="0x00000020" name="OVERFI"/>
          <bitfield mask="0x00000040" name="STALLEDI"/>
          <bitfield mask="0x00000080" name="SHORTPACKET"/>
          <bitfield mask="0x00000300" name="DTSEQ"/>
          <bitfield mask="0x00000400" name="ERRORTRANS"/>
          <bitfield mask="0x00003000" name="NBUSYBK"/>
          <bitfield mask="0x0000c000" name="CURRBK"/>
          <bitfield mask="0x00010000" name="RWALL"/>
          <bitfield mask="0x00020000" name="CTRLDIR" values="CTRLDIR"/>
          <bitfield mask="0x00040000" name="CFGOK"/>
          <bitfield mask="0x7ff00000" name="BYCT"/>
        </register>
        <register offset="0x0148" size="4" name="UESTA6" initval="0x0" rw="R" caption="Endpoint Status Register">
          <bitfield mask="0x00000001" name="TXINI"/>
          <bitfield mask="0x00000002" name="RXOUTI"/>
          <bitfield mask="0x00000004" name="RXSTPI"/>
          <bitfield mask="0x00000008" name="NAKOUTI"/>
          <bitfield mask="0x00000010" name="NAKINI"/>
          <bitfield mask="0x00000020" name="OVERFI"/>
          <bitfield mask="0x00000040" name="STALLEDI"/>
          <bitfield mask="0x00000080" name="SHORTPACKET"/>
          <bitfield mask="0x00000300" name="DTSEQ"/>
          <bitfield mask="0x00000400" name="ERRORTRANS"/>
          <bitfield mask="0x00003000" name="NBUSYBK"/>
          <bitfield mask="0x0000c000" name="CURRBK"/>
          <bitfield mask="0x00010000" name="RWALL"/>
          <bitfield mask="0x00020000" name="CTRLDIR" values="CTRLDIR"/>
          <bitfield mask="0x00040000" name="CFGOK"/>
          <bitfield mask="0x7ff00000" name="BYCT"/>
        </register>
        <register offset="0x0160" size="4" name="UESTA0CLR" rw="W" caption="Endpoint Status Clear Register">
          <bitfield mask="0x00000001" name="TXINIC"/>
          <bitfield mask="0x00000002" name="RXOUTIC"/>
          <bitfield mask="0x00000004" name="RXSTPIC"/>
          <bitfield mask="0x00000008" name="NAKOUTIC"/>
          <bitfield mask="0x00000010" name="NAKINIC"/>
          <bitfield mask="0x00000020" name="OVERFIC"/>
          <bitfield mask="0x00000040" name="STALLEDIC"/>
          <bitfield mask="0x00000080" name="SHORTPACKETC"/>
        </register>
        <register offset="0x0164" size="4" name="UESTA1CLR" rw="W" caption="Endpoint Status Clear Register">
          <bitfield mask="0x00000001" name="TXINIC"/>
          <bitfield mask="0x00000002" name="RXOUTIC"/>
          <bitfield mask="0x00000004" name="RXSTPIC"/>
          <bitfield mask="0x00000008" name="NAKOUTIC"/>
          <bitfield mask="0x00000010" name="NAKINIC"/>
          <bitfield mask="0x00000020" name="OVERFIC"/>
          <bitfield mask="0x00000040" name="STALLEDIC"/>
          <bitfield mask="0x00000080" name="SHORTPACKETC"/>
        </register>
        <register offset="0x0168" size="4" name="UESTA2CLR" rw="W" caption="Endpoint Status Clear Register">
          <bitfield mask="0x00000001" name="TXINIC"/>
          <bitfield mask="0x00000002" name="RXOUTIC"/>
          <bitfield mask="0x00000004" name="RXSTPIC"/>
          <bitfield mask="0x00000008" name="NAKOUTIC"/>
          <bitfield mask="0x00000010" name="NAKINIC"/>
          <bitfield mask="0x00000020" name="OVERFIC"/>
          <bitfield mask="0x00000040" name="STALLEDIC"/>
          <bitfield mask="0x00000080" name="SHORTPACKETC"/>
        </register>
        <register offset="0x016c" size="4" name="UESTA3CLR" rw="W" caption="Endpoint Status Clear Register">
          <bitfield mask="0x00000001" name="TXINIC"/>
          <bitfield mask="0x00000002" name="RXOUTIC"/>
          <bitfield mask="0x00000004" name="RXSTPIC"/>
          <bitfield mask="0x00000008" name="NAKOUTIC"/>
          <bitfield mask="0x00000010" name="NAKINIC"/>
          <bitfield mask="0x00000020" name="OVERFIC"/>
          <bitfield mask="0x00000040" name="STALLEDIC"/>
          <bitfield mask="0x00000080" name="SHORTPACKETC"/>
        </register>
        <register offset="0x0170" size="4" name="UESTA4CLR" rw="W" caption="Endpoint Status Clear Register">
          <bitfield mask="0x00000001" name="TXINIC"/>
          <bitfield mask="0x00000002" name="RXOUTIC"/>
          <bitfield mask="0x00000004" name="RXSTPIC"/>
          <bitfield mask="0x00000008" name="NAKOUTIC"/>
          <bitfield mask="0x00000010" name="NAKINIC"/>
          <bitfield mask="0x00000020" name="OVERFIC"/>
          <bitfield mask="0x00000040" name="STALLEDIC"/>
          <bitfield mask="0x00000080" name="SHORTPACKETC"/>
        </register>
        <register offset="0x0174" size="4" name="UESTA5CLR" rw="W" caption="Endpoint Status Clear Register">
          <bitfield mask="0x00000001" name="TXINIC"/>
          <bitfield mask="0x00000002" name="RXOUTIC"/>
          <bitfield mask="0x00000004" name="RXSTPIC"/>
          <bitfield mask="0x00000008" name="NAKOUTIC"/>
          <bitfield mask="0x00000010" name="NAKINIC"/>
          <bitfield mask="0x00000020" name="OVERFIC"/>
          <bitfield mask="0x00000040" name="STALLEDIC"/>
          <bitfield mask="0x00000080" name="SHORTPACKETC"/>
        </register>
        <register offset="0x0178" size="4" name="UESTA6CLR" rw="W" caption="Endpoint Status Clear Register">
          <bitfield mask="0x00000001" name="TXINIC"/>
          <bitfield mask="0x00000002" name="RXOUTIC"/>
          <bitfield mask="0x00000004" name="RXSTPIC"/>
          <bitfield mask="0x00000008" name="NAKOUTIC"/>
          <bitfield mask="0x00000010" name="NAKINIC"/>
          <bitfield mask="0x00000020" name="OVERFIC"/>
          <bitfield mask="0x00000040" name="STALLEDIC"/>
          <bitfield mask="0x00000080" name="SHORTPACKETC"/>
        </register>
        <register offset="0x0190" size="4" name="UESTA0SET" rw="W" caption="Endpoint Status Set Register">
          <bitfield mask="0x00000001" name="TXINIS"/>
          <bitfield mask="0x00000002" name="RXOUTIS"/>
          <bitfield mask="0x00000004" name="RXSTPIS"/>
          <bitfield mask="0x00000008" name="NAKOUTIS"/>
          <bitfield mask="0x00000010" name="NAKINIS"/>
          <bitfield mask="0x00000020" name="OVERFIS"/>
          <bitfield mask="0x00000040" name="STALLEDIS"/>
          <bitfield mask="0x00000080" name="SHORTPACKETS"/>
          <bitfield mask="0x00000100" name="SETMDATA" caption="For test/debug"/>
          <bitfield mask="0x00000400" name="ERRORTRANSS" caption="For test/debug"/>
          <bitfield mask="0x00001000" name="NBUSYBKS" caption="For test/debug"/>
        </register>
        <register offset="0x0194" size="4" name="UESTA1SET" rw="W" caption="Endpoint Status Set Register">
          <bitfield mask="0x00000001" name="TXINIS"/>
          <bitfield mask="0x00000002" name="RXOUTIS"/>
          <bitfield mask="0x00000004" name="RXSTPIS"/>
          <bitfield mask="0x00000008" name="NAKOUTIS"/>
          <bitfield mask="0x00000010" name="NAKINIS"/>
          <bitfield mask="0x00000020" name="OVERFIS"/>
          <bitfield mask="0x00000040" name="STALLEDIS"/>
          <bitfield mask="0x00000080" name="SHORTPACKETS"/>
          <bitfield mask="0x00000100" name="SETMDATA" caption="For test/debug"/>
          <bitfield mask="0x00000400" name="ERRORTRANSS" caption="For test/debug"/>
          <bitfield mask="0x00001000" name="NBUSYBKS" caption="For test/debug"/>
        </register>
        <register offset="0x0198" size="4" name="UESTA2SET" rw="W" caption="Endpoint Status Set Register">
          <bitfield mask="0x00000001" name="TXINIS"/>
          <bitfield mask="0x00000002" name="RXOUTIS"/>
          <bitfield mask="0x00000004" name="RXSTPIS"/>
          <bitfield mask="0x00000008" name="NAKOUTIS"/>
          <bitfield mask="0x00000010" name="NAKINIS"/>
          <bitfield mask="0x00000020" name="OVERFIS"/>
          <bitfield mask="0x00000040" name="STALLEDIS"/>
          <bitfield mask="0x00000080" name="SHORTPACKETS"/>
          <bitfield mask="0x00000100" name="SETMDATA" caption="For test/debug"/>
          <bitfield mask="0x00000400" name="ERRORTRANSS" caption="For test/debug"/>
          <bitfield mask="0x00001000" name="NBUSYBKS" caption="For test/debug"/>
        </register>
        <register offset="0x019c" size="4" name="UESTA3SET" rw="W" caption="Endpoint Status Set Register">
          <bitfield mask="0x00000001" name="TXINIS"/>
          <bitfield mask="0x00000002" name="RXOUTIS"/>
          <bitfield mask="0x00000004" name="RXSTPIS"/>
          <bitfield mask="0x00000008" name="NAKOUTIS"/>
          <bitfield mask="0x00000010" name="NAKINIS"/>
          <bitfield mask="0x00000020" name="OVERFIS"/>
          <bitfield mask="0x00000040" name="STALLEDIS"/>
          <bitfield mask="0x00000080" name="SHORTPACKETS"/>
          <bitfield mask="0x00000100" name="SETMDATA" caption="For test/debug"/>
          <bitfield mask="0x00000400" name="ERRORTRANSS" caption="For test/debug"/>
          <bitfield mask="0x00001000" name="NBUSYBKS" caption="For test/debug"/>
        </register>
        <register offset="0x01a0" size="4" name="UESTA4SET" rw="W" caption="Endpoint Status Set Register">
          <bitfield mask="0x00000001" name="TXINIS"/>
          <bitfield mask="0x00000002" name="RXOUTIS"/>
          <bitfield mask="0x00000004" name="RXSTPIS"/>
          <bitfield mask="0x00000008" name="NAKOUTIS"/>
          <bitfield mask="0x00000010" name="NAKINIS"/>
          <bitfield mask="0x00000020" name="OVERFIS"/>
          <bitfield mask="0x00000040" name="STALLEDIS"/>
          <bitfield mask="0x00000080" name="SHORTPACKETS"/>
          <bitfield mask="0x00000100" name="SETMDATA" caption="For test/debug"/>
          <bitfield mask="0x00000400" name="ERRORTRANSS" caption="For test/debug"/>
          <bitfield mask="0x00001000" name="NBUSYBKS" caption="For test/debug"/>
        </register>
        <register offset="0x01a4" size="4" name="UESTA5SET" rw="W" caption="Endpoint Status Set Register">
          <bitfield mask="0x00000001" name="TXINIS"/>
          <bitfield mask="0x00000002" name="RXOUTIS"/>
          <bitfield mask="0x00000004" name="RXSTPIS"/>
          <bitfield mask="0x00000008" name="NAKOUTIS"/>
          <bitfield mask="0x00000010" name="NAKINIS"/>
          <bitfield mask="0x00000020" name="OVERFIS"/>
          <bitfield mask="0x00000040" name="STALLEDIS"/>
          <bitfield mask="0x00000080" name="SHORTPACKETS"/>
          <bitfield mask="0x00000100" name="SETMDATA" caption="For test/debug"/>
          <bitfield mask="0x00000400" name="ERRORTRANSS" caption="For test/debug"/>
          <bitfield mask="0x00001000" name="NBUSYBKS" caption="For test/debug"/>
        </register>
        <register offset="0x01a8" size="4" name="UESTA6SET" rw="W" caption="Endpoint Status Set Register">
          <bitfield mask="0x00000001" name="TXINIS"/>
          <bitfield mask="0x00000002" name="RXOUTIS"/>
          <bitfield mask="0x00000004" name="RXSTPIS"/>
          <bitfield mask="0x00000008" name="NAKOUTIS"/>
          <bitfield mask="0x00000010" name="NAKINIS"/>
          <bitfield mask="0x00000020" name="OVERFIS"/>
          <bitfield mask="0x00000040" name="STALLEDIS"/>
          <bitfield mask="0x00000080" name="SHORTPACKETS"/>
          <bitfield mask="0x00000100" name="SETMDATA" caption="For test/debug"/>
          <bitfield mask="0x00000400" name="ERRORTRANSS" caption="For test/debug"/>
          <bitfield mask="0x00001000" name="NBUSYBKS" caption="For test/debug"/>
        </register>
        <register offset="0x01c0" size="4" name="UECON0" initval="0x0" rw="R" caption="Endpoint Control Register">
          <bitfield mask="0x00000001" name="TXINE"/>
          <bitfield mask="0x00000002" name="RXOUTE"/>
          <bitfield mask="0x00000004" name="RXSTPE"/>
          <bitfield mask="0x00000008" name="NAKOUTE"/>
          <bitfield mask="0x00000010" name="NAKINE"/>
          <bitfield mask="0x00000020" name="OVERFE"/>
          <bitfield mask="0x00000040" name="STALLEDE"/>
          <bitfield mask="0x00000080" name="SHORTPACKETE"/>
          <bitfield mask="0x00000100" name="MDATAE"/>
          <bitfield mask="0x00000200" name="DATAXE"/>
          <bitfield mask="0x00000400" name="ERRORTRANSE"/>
          <bitfield mask="0x00001000" name="NBUSYBKE"/>
          <bitfield mask="0x00002000" name="KILLBK"/>
          <bitfield mask="0x00004000" name="FIFOCON"/>
          <bitfield mask="0x00010000" name="EPDISHDMA"/>
          <bitfield mask="0x00020000" name="NYETDIS"/>
          <bitfield mask="0x00040000" name="RSTDT"/>
          <bitfield mask="0x00080000" name="STALLRQ"/>
        </register>
        <register offset="0x01c4" size="4" name="UECON1" initval="0x0" rw="R" caption="Endpoint Control Register">
          <bitfield mask="0x00000001" name="TXINE"/>
          <bitfield mask="0x00000002" name="RXOUTE"/>
          <bitfield mask="0x00000004" name="RXSTPE"/>
          <bitfield mask="0x00000008" name="NAKOUTE"/>
          <bitfield mask="0x00000010" name="NAKINE"/>
          <bitfield mask="0x00000020" name="OVERFE"/>
          <bitfield mask="0x00000040" name="STALLEDE"/>
          <bitfield mask="0x00000080" name="SHORTPACKETE"/>
          <bitfield mask="0x00000100" name="MDATAE"/>
          <bitfield mask="0x00000200" name="DATAXE"/>
          <bitfield mask="0x00000400" name="ERRORTRANSE"/>
          <bitfield mask="0x00001000" name="NBUSYBKE"/>
          <bitfield mask="0x00002000" name="KILLBK"/>
          <bitfield mask="0x00004000" name="FIFOCON"/>
          <bitfield mask="0x00010000" name="EPDISHDMA"/>
          <bitfield mask="0x00020000" name="NYETDIS"/>
          <bitfield mask="0x00040000" name="RSTDT"/>
          <bitfield mask="0x00080000" name="STALLRQ"/>
        </register>
        <register offset="0x01c8" size="4" name="UECON2" initval="0x0" rw="R" caption="Endpoint Control Register">
          <bitfield mask="0x00000001" name="TXINE"/>
          <bitfield mask="0x00000002" name="RXOUTE"/>
          <bitfield mask="0x00000004" name="RXSTPE"/>
          <bitfield mask="0x00000008" name="NAKOUTE"/>
          <bitfield mask="0x00000010" name="NAKINE"/>
          <bitfield mask="0x00000020" name="OVERFE"/>
          <bitfield mask="0x00000040" name="STALLEDE"/>
          <bitfield mask="0x00000080" name="SHORTPACKETE"/>
          <bitfield mask="0x00000100" name="MDATAE"/>
          <bitfield mask="0x00000200" name="DATAXE"/>
          <bitfield mask="0x00000400" name="ERRORTRANSE"/>
          <bitfield mask="0x00001000" name="NBUSYBKE"/>
          <bitfield mask="0x00002000" name="KILLBK"/>
          <bitfield mask="0x00004000" name="FIFOCON"/>
          <bitfield mask="0x00010000" name="EPDISHDMA"/>
          <bitfield mask="0x00020000" name="NYETDIS"/>
          <bitfield mask="0x00040000" name="RSTDT"/>
          <bitfield mask="0x00080000" name="STALLRQ"/>
        </register>
        <register offset="0x01cc" size="4" name="UECON3" initval="0x0" rw="R" caption="Endpoint Control Register">
          <bitfield mask="0x00000001" name="TXINE"/>
          <bitfield mask="0x00000002" name="RXOUTE"/>
          <bitfield mask="0x00000004" name="RXSTPE"/>
          <bitfield mask="0x00000008" name="NAKOUTE"/>
          <bitfield mask="0x00000010" name="NAKINE"/>
          <bitfield mask="0x00000020" name="OVERFE"/>
          <bitfield mask="0x00000040" name="STALLEDE"/>
          <bitfield mask="0x00000080" name="SHORTPACKETE"/>
          <bitfield mask="0x00000100" name="MDATAE"/>
          <bitfield mask="0x00000200" name="DATAXE"/>
          <bitfield mask="0x00000400" name="ERRORTRANSE"/>
          <bitfield mask="0x00001000" name="NBUSYBKE"/>
          <bitfield mask="0x00002000" name="KILLBK"/>
          <bitfield mask="0x00004000" name="FIFOCON"/>
          <bitfield mask="0x00010000" name="EPDISHDMA"/>
          <bitfield mask="0x00020000" name="NYETDIS"/>
          <bitfield mask="0x00040000" name="RSTDT"/>
          <bitfield mask="0x00080000" name="STALLRQ"/>
        </register>
        <register offset="0x01d0" size="4" name="UECON4" initval="0x0" rw="R" caption="Endpoint Control Register">
          <bitfield mask="0x00000001" name="TXINE"/>
          <bitfield mask="0x00000002" name="RXOUTE"/>
          <bitfield mask="0x00000004" name="RXSTPE"/>
          <bitfield mask="0x00000008" name="NAKOUTE"/>
          <bitfield mask="0x00000010" name="NAKINE"/>
          <bitfield mask="0x00000020" name="OVERFE"/>
          <bitfield mask="0x00000040" name="STALLEDE"/>
          <bitfield mask="0x00000080" name="SHORTPACKETE"/>
          <bitfield mask="0x00000100" name="MDATAE"/>
          <bitfield mask="0x00000200" name="DATAXE"/>
          <bitfield mask="0x00000400" name="ERRORTRANSE"/>
          <bitfield mask="0x00001000" name="NBUSYBKE"/>
          <bitfield mask="0x00002000" name="KILLBK"/>
          <bitfield mask="0x00004000" name="FIFOCON"/>
          <bitfield mask="0x00010000" name="EPDISHDMA"/>
          <bitfield mask="0x00020000" name="NYETDIS"/>
          <bitfield mask="0x00040000" name="RSTDT"/>
          <bitfield mask="0x00080000" name="STALLRQ"/>
        </register>
        <register offset="0x01d4" size="4" name="UECON5" initval="0x0" rw="R" caption="Endpoint Control Register">
          <bitfield mask="0x00000001" name="TXINE"/>
          <bitfield mask="0x00000002" name="RXOUTE"/>
          <bitfield mask="0x00000004" name="RXSTPE"/>
          <bitfield mask="0x00000008" name="NAKOUTE"/>
          <bitfield mask="0x00000010" name="NAKINE"/>
          <bitfield mask="0x00000020" name="OVERFE"/>
          <bitfield mask="0x00000040" name="STALLEDE"/>
          <bitfield mask="0x00000080" name="SHORTPACKETE"/>
          <bitfield mask="0x00000100" name="MDATAE"/>
          <bitfield mask="0x00000200" name="DATAXE"/>
          <bitfield mask="0x00000400" name="ERRORTRANSE"/>
          <bitfield mask="0x00001000" name="NBUSYBKE"/>
          <bitfield mask="0x00002000" name="KILLBK"/>
          <bitfield mask="0x00004000" name="FIFOCON"/>
          <bitfield mask="0x00010000" name="EPDISHDMA"/>
          <bitfield mask="0x00020000" name="NYETDIS"/>
          <bitfield mask="0x00040000" name="RSTDT"/>
          <bitfield mask="0x00080000" name="STALLRQ"/>
        </register>
        <register offset="0x01d8" size="4" name="UECON6" initval="0x0" rw="R" caption="Endpoint Control Register">
          <bitfield mask="0x00000001" name="TXINE"/>
          <bitfield mask="0x00000002" name="RXOUTE"/>
          <bitfield mask="0x00000004" name="RXSTPE"/>
          <bitfield mask="0x00000008" name="NAKOUTE"/>
          <bitfield mask="0x00000010" name="NAKINE"/>
          <bitfield mask="0x00000020" name="OVERFE"/>
          <bitfield mask="0x00000040" name="STALLEDE"/>
          <bitfield mask="0x00000080" name="SHORTPACKETE"/>
          <bitfield mask="0x00000100" name="MDATAE"/>
          <bitfield mask="0x00000200" name="DATAXE"/>
          <bitfield mask="0x00000400" name="ERRORTRANSE"/>
          <bitfield mask="0x00001000" name="NBUSYBKE"/>
          <bitfield mask="0x00002000" name="KILLBK"/>
          <bitfield mask="0x00004000" name="FIFOCON"/>
          <bitfield mask="0x00010000" name="EPDISHDMA"/>
          <bitfield mask="0x00020000" name="NYETDIS"/>
          <bitfield mask="0x00040000" name="RSTDT"/>
          <bitfield mask="0x00080000" name="STALLRQ"/>
        </register>
        <register offset="0x01f0" size="4" name="UECON0SET" rw="W" caption="Endpoint Control Set Register">
          <bitfield mask="0x00000001" name="TXINES"/>
          <bitfield mask="0x00000002" name="RXOUTES"/>
          <bitfield mask="0x00000004" name="RXSTPES"/>
          <bitfield mask="0x00000008" name="NAKOUTES"/>
          <bitfield mask="0x00000010" name="NAKINES"/>
          <bitfield mask="0x00000020" name="OVERFES"/>
          <bitfield mask="0x00000040" name="STALLEDES"/>
          <bitfield mask="0x00000080" name="SHORTPACKETES"/>
          <bitfield mask="0x00000100" name="MDATAES"/>
          <bitfield mask="0x00000200" name="DATAXES"/>
          <bitfield mask="0x00000400" name="ERRORTRANSES"/>
          <bitfield mask="0x00001000" name="NBUSYBKES"/>
          <bitfield mask="0x00002000" name="KILLBKS"/>
          <bitfield mask="0x00010000" name="EPDISHDMAS"/>
          <bitfield mask="0x00020000" name="NYETDISS"/>
          <bitfield mask="0x00040000" name="RSTDTS"/>
          <bitfield mask="0x00080000" name="STALLRQS"/>
        </register>
        <register offset="0x01f4" size="4" name="UECON1SET" rw="W" caption="Endpoint Control Set Register">
          <bitfield mask="0x00000001" name="TXINES"/>
          <bitfield mask="0x00000002" name="RXOUTES"/>
          <bitfield mask="0x00000004" name="RXSTPES"/>
          <bitfield mask="0x00000008" name="NAKOUTES"/>
          <bitfield mask="0x00000010" name="NAKINES"/>
          <bitfield mask="0x00000020" name="OVERFES"/>
          <bitfield mask="0x00000040" name="STALLEDES"/>
          <bitfield mask="0x00000080" name="SHORTPACKETES"/>
          <bitfield mask="0x00000100" name="MDATAES"/>
          <bitfield mask="0x00000200" name="DATAXES"/>
          <bitfield mask="0x00000400" name="ERRORTRANSES"/>
          <bitfield mask="0x00001000" name="NBUSYBKES"/>
          <bitfield mask="0x00002000" name="KILLBKS"/>
          <bitfield mask="0x00010000" name="EPDISHDMAS"/>
          <bitfield mask="0x00020000" name="NYETDISS"/>
          <bitfield mask="0x00040000" name="RSTDTS"/>
          <bitfield mask="0x00080000" name="STALLRQS"/>
        </register>
        <register offset="0x01f8" size="4" name="UECON2SET" rw="W" caption="Endpoint Control Set Register">
          <bitfield mask="0x00000001" name="TXINES"/>
          <bitfield mask="0x00000002" name="RXOUTES"/>
          <bitfield mask="0x00000004" name="RXSTPES"/>
          <bitfield mask="0x00000008" name="NAKOUTES"/>
          <bitfield mask="0x00000010" name="NAKINES"/>
          <bitfield mask="0x00000020" name="OVERFES"/>
          <bitfield mask="0x00000040" name="STALLEDES"/>
          <bitfield mask="0x00000080" name="SHORTPACKETES"/>
          <bitfield mask="0x00000100" name="MDATAES"/>
          <bitfield mask="0x00000200" name="DATAXES"/>
          <bitfield mask="0x00000400" name="ERRORTRANSES"/>
          <bitfield mask="0x00001000" name="NBUSYBKES"/>
          <bitfield mask="0x00002000" name="KILLBKS"/>
          <bitfield mask="0x00010000" name="EPDISHDMAS"/>
          <bitfield mask="0x00020000" name="NYETDISS"/>
          <bitfield mask="0x00040000" name="RSTDTS"/>
          <bitfield mask="0x00080000" name="STALLRQS"/>
        </register>
        <register offset="0x01fc" size="4" name="UECON3SET" rw="W" caption="Endpoint Control Set Register">
          <bitfield mask="0x00000001" name="TXINES"/>
          <bitfield mask="0x00000002" name="RXOUTES"/>
          <bitfield mask="0x00000004" name="RXSTPES"/>
          <bitfield mask="0x00000008" name="NAKOUTES"/>
          <bitfield mask="0x00000010" name="NAKINES"/>
          <bitfield mask="0x00000020" name="OVERFES"/>
          <bitfield mask="0x00000040" name="STALLEDES"/>
          <bitfield mask="0x00000080" name="SHORTPACKETES"/>
          <bitfield mask="0x00000100" name="MDATAES"/>
          <bitfield mask="0x00000200" name="DATAXES"/>
          <bitfield mask="0x00000400" name="ERRORTRANSES"/>
          <bitfield mask="0x00001000" name="NBUSYBKES"/>
          <bitfield mask="0x00002000" name="KILLBKS"/>
          <bitfield mask="0x00010000" name="EPDISHDMAS"/>
          <bitfield mask="0x00020000" name="NYETDISS"/>
          <bitfield mask="0x00040000" name="RSTDTS"/>
          <bitfield mask="0x00080000" name="STALLRQS"/>
        </register>
        <register offset="0x0200" size="4" name="UECON4SET" rw="W" caption="Endpoint Control Set Register">
          <bitfield mask="0x00000001" name="TXINES"/>
          <bitfield mask="0x00000002" name="RXOUTES"/>
          <bitfield mask="0x00000004" name="RXSTPES"/>
          <bitfield mask="0x00000008" name="NAKOUTES"/>
          <bitfield mask="0x00000010" name="NAKINES"/>
          <bitfield mask="0x00000020" name="OVERFES"/>
          <bitfield mask="0x00000040" name="STALLEDES"/>
          <bitfield mask="0x00000080" name="SHORTPACKETES"/>
          <bitfield mask="0x00000100" name="MDATAES"/>
          <bitfield mask="0x00000200" name="DATAXES"/>
          <bitfield mask="0x00000400" name="ERRORTRANSES"/>
          <bitfield mask="0x00001000" name="NBUSYBKES"/>
          <bitfield mask="0x00002000" name="KILLBKS"/>
          <bitfield mask="0x00010000" name="EPDISHDMAS"/>
          <bitfield mask="0x00020000" name="NYETDISS"/>
          <bitfield mask="0x00040000" name="RSTDTS"/>
          <bitfield mask="0x00080000" name="STALLRQS"/>
        </register>
        <register offset="0x0204" size="4" name="UECON5SET" rw="W" caption="Endpoint Control Set Register">
          <bitfield mask="0x00000001" name="TXINES"/>
          <bitfield mask="0x00000002" name="RXOUTES"/>
          <bitfield mask="0x00000004" name="RXSTPES"/>
          <bitfield mask="0x00000008" name="NAKOUTES"/>
          <bitfield mask="0x00000010" name="NAKINES"/>
          <bitfield mask="0x00000020" name="OVERFES"/>
          <bitfield mask="0x00000040" name="STALLEDES"/>
          <bitfield mask="0x00000080" name="SHORTPACKETES"/>
          <bitfield mask="0x00000100" name="MDATAES"/>
          <bitfield mask="0x00000200" name="DATAXES"/>
          <bitfield mask="0x00000400" name="ERRORTRANSES"/>
          <bitfield mask="0x00001000" name="NBUSYBKES"/>
          <bitfield mask="0x00002000" name="KILLBKS"/>
          <bitfield mask="0x00010000" name="EPDISHDMAS"/>
          <bitfield mask="0x00020000" name="NYETDISS"/>
          <bitfield mask="0x00040000" name="RSTDTS"/>
          <bitfield mask="0x00080000" name="STALLRQS"/>
        </register>
        <register offset="0x0208" size="4" name="UECON6SET" rw="W" caption="Endpoint Control Set Register">
          <bitfield mask="0x00000001" name="TXINES"/>
          <bitfield mask="0x00000002" name="RXOUTES"/>
          <bitfield mask="0x00000004" name="RXSTPES"/>
          <bitfield mask="0x00000008" name="NAKOUTES"/>
          <bitfield mask="0x00000010" name="NAKINES"/>
          <bitfield mask="0x00000020" name="OVERFES"/>
          <bitfield mask="0x00000040" name="STALLEDES"/>
          <bitfield mask="0x00000080" name="SHORTPACKETES"/>
          <bitfield mask="0x00000100" name="MDATAES"/>
          <bitfield mask="0x00000200" name="DATAXES"/>
          <bitfield mask="0x00000400" name="ERRORTRANSES"/>
          <bitfield mask="0x00001000" name="NBUSYBKES"/>
          <bitfield mask="0x00002000" name="KILLBKS"/>
          <bitfield mask="0x00010000" name="EPDISHDMAS"/>
          <bitfield mask="0x00020000" name="NYETDISS"/>
          <bitfield mask="0x00040000" name="RSTDTS"/>
          <bitfield mask="0x00080000" name="STALLRQS"/>
        </register>
        <register offset="0x0220" size="4" name="UECON0CLR" rw="W" caption="Endpoint Control Clear Register">
          <bitfield mask="0x00000001" name="TXINEC"/>
          <bitfield mask="0x00000002" name="RXOUTEC"/>
          <bitfield mask="0x00000004" name="RXSTPEC"/>
          <bitfield mask="0x00000008" name="NAKOUTEC"/>
          <bitfield mask="0x00000010" name="NAKINEC"/>
          <bitfield mask="0x00000020" name="OVERFEC"/>
          <bitfield mask="0x00000040" name="STALLEDEC"/>
          <bitfield mask="0x00000080" name="SHORTPACKETEC"/>
          <bitfield mask="0x00000100" name="MDATAEC"/>
          <bitfield mask="0x00000200" name="DATAXEC"/>
          <bitfield mask="0x00000400" name="ERRORTRANSEC"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC"/>
          <bitfield mask="0x00004000" name="FIFOCONC"/>
          <bitfield mask="0x00010000" name="EPDISHDMAC"/>
          <bitfield mask="0x00020000" name="NYETDISC"/>
          <bitfield mask="0x00080000" name="STALLRQC"/>
        </register>
        <register offset="0x0224" size="4" name="UECON1CLR" rw="W" caption="Endpoint Control Clear Register">
          <bitfield mask="0x00000001" name="TXINEC"/>
          <bitfield mask="0x00000002" name="RXOUTEC"/>
          <bitfield mask="0x00000004" name="RXSTPEC"/>
          <bitfield mask="0x00000008" name="NAKOUTEC"/>
          <bitfield mask="0x00000010" name="NAKINEC"/>
          <bitfield mask="0x00000020" name="OVERFEC"/>
          <bitfield mask="0x00000040" name="STALLEDEC"/>
          <bitfield mask="0x00000080" name="SHORTPACKETEC"/>
          <bitfield mask="0x00000100" name="MDATAEC"/>
          <bitfield mask="0x00000200" name="DATAXEC"/>
          <bitfield mask="0x00000400" name="ERRORTRANSEC"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC"/>
          <bitfield mask="0x00004000" name="FIFOCONC"/>
          <bitfield mask="0x00010000" name="EPDISHDMAC"/>
          <bitfield mask="0x00020000" name="NYETDISC"/>
          <bitfield mask="0x00080000" name="STALLRQC"/>
        </register>
        <register offset="0x0228" size="4" name="UECON2CLR" rw="W" caption="Endpoint Control Clear Register">
          <bitfield mask="0x00000001" name="TXINEC"/>
          <bitfield mask="0x00000002" name="RXOUTEC"/>
          <bitfield mask="0x00000004" name="RXSTPEC"/>
          <bitfield mask="0x00000008" name="NAKOUTEC"/>
          <bitfield mask="0x00000010" name="NAKINEC"/>
          <bitfield mask="0x00000020" name="OVERFEC"/>
          <bitfield mask="0x00000040" name="STALLEDEC"/>
          <bitfield mask="0x00000080" name="SHORTPACKETEC"/>
          <bitfield mask="0x00000100" name="MDATAEC"/>
          <bitfield mask="0x00000200" name="DATAXEC"/>
          <bitfield mask="0x00000400" name="ERRORTRANSEC"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC"/>
          <bitfield mask="0x00004000" name="FIFOCONC"/>
          <bitfield mask="0x00010000" name="EPDISHDMAC"/>
          <bitfield mask="0x00020000" name="NYETDISC"/>
          <bitfield mask="0x00080000" name="STALLRQC"/>
        </register>
        <register offset="0x022c" size="4" name="UECON3CLR" rw="W" caption="Endpoint Control Clear Register">
          <bitfield mask="0x00000001" name="TXINEC"/>
          <bitfield mask="0x00000002" name="RXOUTEC"/>
          <bitfield mask="0x00000004" name="RXSTPEC"/>
          <bitfield mask="0x00000008" name="NAKOUTEC"/>
          <bitfield mask="0x00000010" name="NAKINEC"/>
          <bitfield mask="0x00000020" name="OVERFEC"/>
          <bitfield mask="0x00000040" name="STALLEDEC"/>
          <bitfield mask="0x00000080" name="SHORTPACKETEC"/>
          <bitfield mask="0x00000100" name="MDATAEC"/>
          <bitfield mask="0x00000200" name="DATAXEC"/>
          <bitfield mask="0x00000400" name="ERRORTRANSEC"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC"/>
          <bitfield mask="0x00004000" name="FIFOCONC"/>
          <bitfield mask="0x00010000" name="EPDISHDMAC"/>
          <bitfield mask="0x00020000" name="NYETDISC"/>
          <bitfield mask="0x00080000" name="STALLRQC"/>
        </register>
        <register offset="0x0230" size="4" name="UECON4CLR" rw="W" caption="Endpoint Control Clear Register">
          <bitfield mask="0x00000001" name="TXINEC"/>
          <bitfield mask="0x00000002" name="RXOUTEC"/>
          <bitfield mask="0x00000004" name="RXSTPEC"/>
          <bitfield mask="0x00000008" name="NAKOUTEC"/>
          <bitfield mask="0x00000010" name="NAKINEC"/>
          <bitfield mask="0x00000020" name="OVERFEC"/>
          <bitfield mask="0x00000040" name="STALLEDEC"/>
          <bitfield mask="0x00000080" name="SHORTPACKETEC"/>
          <bitfield mask="0x00000100" name="MDATAEC"/>
          <bitfield mask="0x00000200" name="DATAXEC"/>
          <bitfield mask="0x00000400" name="ERRORTRANSEC"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC"/>
          <bitfield mask="0x00004000" name="FIFOCONC"/>
          <bitfield mask="0x00010000" name="EPDISHDMAC"/>
          <bitfield mask="0x00020000" name="NYETDISC"/>
          <bitfield mask="0x00080000" name="STALLRQC"/>
        </register>
        <register offset="0x0234" size="4" name="UECON5CLR" rw="W" caption="Endpoint Control Clear Register">
          <bitfield mask="0x00000001" name="TXINEC"/>
          <bitfield mask="0x00000002" name="RXOUTEC"/>
          <bitfield mask="0x00000004" name="RXSTPEC"/>
          <bitfield mask="0x00000008" name="NAKOUTEC"/>
          <bitfield mask="0x00000010" name="NAKINEC"/>
          <bitfield mask="0x00000020" name="OVERFEC"/>
          <bitfield mask="0x00000040" name="STALLEDEC"/>
          <bitfield mask="0x00000080" name="SHORTPACKETEC"/>
          <bitfield mask="0x00000100" name="MDATAEC"/>
          <bitfield mask="0x00000200" name="DATAXEC"/>
          <bitfield mask="0x00000400" name="ERRORTRANSEC"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC"/>
          <bitfield mask="0x00004000" name="FIFOCONC"/>
          <bitfield mask="0x00010000" name="EPDISHDMAC"/>
          <bitfield mask="0x00020000" name="NYETDISC"/>
          <bitfield mask="0x00080000" name="STALLRQC"/>
        </register>
        <register offset="0x0238" size="4" name="UECON6CLR" rw="W" caption="Endpoint Control Clear Register">
          <bitfield mask="0x00000001" name="TXINEC"/>
          <bitfield mask="0x00000002" name="RXOUTEC"/>
          <bitfield mask="0x00000004" name="RXSTPEC"/>
          <bitfield mask="0x00000008" name="NAKOUTEC"/>
          <bitfield mask="0x00000010" name="NAKINEC"/>
          <bitfield mask="0x00000020" name="OVERFEC"/>
          <bitfield mask="0x00000040" name="STALLEDEC"/>
          <bitfield mask="0x00000080" name="SHORTPACKETEC"/>
          <bitfield mask="0x00000100" name="MDATAEC"/>
          <bitfield mask="0x00000200" name="DATAXEC"/>
          <bitfield mask="0x00000400" name="ERRORTRANSEC"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC"/>
          <bitfield mask="0x00004000" name="FIFOCONC"/>
          <bitfield mask="0x00010000" name="EPDISHDMAC"/>
          <bitfield mask="0x00020000" name="NYETDISC"/>
          <bitfield mask="0x00080000" name="STALLRQC"/>
        </register>
        <register offset="0x0250" size="4" name="UEDAT0" initval="0x0" rw="RW" caption="Endpoint Data Register">
          <bitfield mask="0xffffffff" name="EP_DATA"/>
        </register>
        <register offset="0x0254" size="4" name="UEDAT1" initval="0x0" rw="RW" caption="Endpoint Data Register">
          <bitfield mask="0xffffffff" name="EP_DATA"/>
        </register>
        <register offset="0x0258" size="4" name="UEDAT2" initval="0x0" rw="RW" caption="Endpoint Data Register">
          <bitfield mask="0xffffffff" name="EP_DATA"/>
        </register>
        <register offset="0x025c" size="4" name="UEDAT3" initval="0x0" rw="RW" caption="Endpoint Data Register">
          <bitfield mask="0xffffffff" name="EP_DATA"/>
        </register>
        <register offset="0x0260" size="4" name="UEDAT4" initval="0x0" rw="RW" caption="Endpoint Data Register">
          <bitfield mask="0xffffffff" name="EP_DATA"/>
        </register>
        <register offset="0x0264" size="4" name="UEDAT5" initval="0x0" rw="RW" caption="Endpoint Data Register">
          <bitfield mask="0xffffffff" name="EP_DATA"/>
        </register>
        <register offset="0x0268" size="4" name="UEDAT6" initval="0x0" rw="RW" caption="Endpoint Data Register">
          <bitfield mask="0xffffffff" name="EP_DATA"/>
        </register>
        <register offset="0x0310" size="4" name="UDDMA1_NEXTDESC" initval="0x0" rw="RW" caption="Device DMA Channel Next Descriptor Address">
          <bitfield mask="0xfffffff0" name="NXT_DESC_ADDR"/>
        </register>
        <register offset="0x0314" size="4" name="UDDMA1_ADDR" initval="0x0" rw="RW" caption="Device DMA Channel HSB Address">
          <bitfield mask="0xffffffff" name="HSB_ADDR" caption="HSB bus Address"/>
        </register>
        <register offset="0x0318" size="4" name="UDDMA1_CONTROL" initval="0x0" rw="RW" caption="Device DMA Channel Control Register">
          <bitfield mask="0x00000001" name="CH_EN"/>
          <bitfield mask="0x00000002" name="LD_NXT_CH_DESC_EN"/>
          <bitfield mask="0x00000004" name="BUFF_CLOSE_IN_EN"/>
          <bitfield mask="0x00000008" name="DMAEND_EN"/>
          <bitfield mask="0x00000010" name="EOT_IRQ_EN"/>
          <bitfield mask="0x00000020" name="EOBUFF_IRQ_EN"/>
          <bitfield mask="0x00000040" name="DESC_LD_IRQ_EN"/>
          <bitfield mask="0x00000080" name="BURST_LOCK_EN"/>
          <bitfield mask="0xffff0000" name="CH_BYTE_LENGTH"/>
        </register>
        <register offset="0x031c" size="4" name="UDDMA1_STATUS" initval="0x0" rw="RW" caption="Device DMA Channel Status Register">
          <bitfield mask="0x00000001" name="CH_EN"/>
          <bitfield mask="0x00000002" name="CH_ACTIVE"/>
          <bitfield mask="0x00000010" name="EOT_STA"/>
          <bitfield mask="0x00000020" name="EOCH_BUFF_STA"/>
          <bitfield mask="0x00000040" name="DESC_LD_STA"/>
          <bitfield mask="0xffff0000" name="CH_BYTE_CNT"/>
        </register>
        <register offset="0x0320" size="4" name="UDDMA2_NEXTDESC" initval="0x0" rw="RW" caption="Device DMA Channel Next Descriptor Address">
          <bitfield mask="0xfffffff0" name="NXT_DESC_ADDR"/>
        </register>
        <register offset="0x0324" size="4" name="UDDMA2_ADDR" initval="0x0" rw="RW" caption="Device DMA Channel HSB Address">
          <bitfield mask="0xffffffff" name="HSB_ADDR" caption="HSB bus Address"/>
        </register>
        <register offset="0x0328" size="4" name="UDDMA2_CONTROL" initval="0x0" rw="RW" caption="Device DMA Channel Control Register">
          <bitfield mask="0x00000001" name="CH_EN"/>
          <bitfield mask="0x00000002" name="LD_NXT_CH_DESC_EN"/>
          <bitfield mask="0x00000004" name="BUFF_CLOSE_IN_EN"/>
          <bitfield mask="0x00000008" name="DMAEND_EN"/>
          <bitfield mask="0x00000010" name="EOT_IRQ_EN"/>
          <bitfield mask="0x00000020" name="EOBUFF_IRQ_EN"/>
          <bitfield mask="0x00000040" name="DESC_LD_IRQ_EN"/>
          <bitfield mask="0x00000080" name="BURST_LOCK_EN"/>
          <bitfield mask="0xffff0000" name="CH_BYTE_LENGTH"/>
        </register>
        <register offset="0x032c" size="4" name="UDDMA2_STATUS" initval="0x0" rw="RW" caption="Device DMA Channel Status Register">
          <bitfield mask="0x00000001" name="CH_EN"/>
          <bitfield mask="0x00000002" name="CH_ACTIVE"/>
          <bitfield mask="0x00000010" name="EOT_STA"/>
          <bitfield mask="0x00000020" name="EOCH_BUFF_STA"/>
          <bitfield mask="0x00000040" name="DESC_LD_STA"/>
          <bitfield mask="0xffff0000" name="CH_BYTE_CNT"/>
        </register>
        <register offset="0x0330" size="4" name="UDDMA3_NEXTDESC" initval="0x0" rw="RW" caption="Device DMA Channel Next Descriptor Address">
          <bitfield mask="0xfffffff0" name="NXT_DESC_ADDR"/>
        </register>
        <register offset="0x0334" size="4" name="UDDMA3_ADDR" initval="0x0" rw="RW" caption="Device DMA Channel HSB Address">
          <bitfield mask="0xffffffff" name="HSB_ADDR" caption="HSB bus Address"/>
        </register>
        <register offset="0x0338" size="4" name="UDDMA3_CONTROL" initval="0x0" rw="RW" caption="Device DMA Channel Control Register">
          <bitfield mask="0x00000001" name="CH_EN"/>
          <bitfield mask="0x00000002" name="LD_NXT_CH_DESC_EN"/>
          <bitfield mask="0x00000004" name="BUFF_CLOSE_IN_EN"/>
          <bitfield mask="0x00000008" name="DMAEND_EN"/>
          <bitfield mask="0x00000010" name="EOT_IRQ_EN"/>
          <bitfield mask="0x00000020" name="EOBUFF_IRQ_EN"/>
          <bitfield mask="0x00000040" name="DESC_LD_IRQ_EN"/>
          <bitfield mask="0x00000080" name="BURST_LOCK_EN"/>
          <bitfield mask="0xffff0000" name="CH_BYTE_LENGTH"/>
        </register>
        <register offset="0x033c" size="4" name="UDDMA3_STATUS" initval="0x0" rw="RW" caption="Device DMA Channel Status Register">
          <bitfield mask="0x00000001" name="CH_EN"/>
          <bitfield mask="0x00000002" name="CH_ACTIVE"/>
          <bitfield mask="0x00000010" name="EOT_STA"/>
          <bitfield mask="0x00000020" name="EOCH_BUFF_STA"/>
          <bitfield mask="0x00000040" name="DESC_LD_STA"/>
          <bitfield mask="0xffff0000" name="CH_BYTE_CNT"/>
        </register>
        <register offset="0x0340" size="4" name="UDDMA4_NEXTDESC" initval="0x0" rw="RW" caption="Device DMA Channel Next Descriptor Address">
          <bitfield mask="0xfffffff0" name="NXT_DESC_ADDR"/>
        </register>
        <register offset="0x0344" size="4" name="UDDMA4_ADDR" initval="0x0" rw="RW" caption="Device DMA Channel HSB Address">
          <bitfield mask="0xffffffff" name="HSB_ADDR" caption="HSB bus Address"/>
        </register>
        <register offset="0x0348" size="4" name="UDDMA4_CONTROL" initval="0x0" rw="RW" caption="Device DMA Channel Control Register">
          <bitfield mask="0x00000001" name="CH_EN"/>
          <bitfield mask="0x00000002" name="LD_NXT_CH_DESC_EN"/>
          <bitfield mask="0x00000004" name="BUFF_CLOSE_IN_EN"/>
          <bitfield mask="0x00000008" name="DMAEND_EN"/>
          <bitfield mask="0x00000010" name="EOT_IRQ_EN"/>
          <bitfield mask="0x00000020" name="EOBUFF_IRQ_EN"/>
          <bitfield mask="0x00000040" name="DESC_LD_IRQ_EN"/>
          <bitfield mask="0x00000080" name="BURST_LOCK_EN"/>
          <bitfield mask="0xffff0000" name="CH_BYTE_LENGTH"/>
        </register>
        <register offset="0x034c" size="4" name="UDDMA4_STATUS" initval="0x0" rw="RW" caption="Device DMA Channel Status Register">
          <bitfield mask="0x00000001" name="CH_EN"/>
          <bitfield mask="0x00000002" name="CH_ACTIVE"/>
          <bitfield mask="0x00000010" name="EOT_STA"/>
          <bitfield mask="0x00000020" name="EOCH_BUFF_STA"/>
          <bitfield mask="0x00000040" name="DESC_LD_STA"/>
          <bitfield mask="0xffff0000" name="CH_BYTE_CNT"/>
        </register>
        <register offset="0x0350" size="4" name="UDDMA5_NEXTDESC" initval="0x0" rw="RW" caption="Device DMA Channel Next Descriptor Address">
          <bitfield mask="0xfffffff0" name="NXT_DESC_ADDR"/>
        </register>
        <register offset="0x0354" size="4" name="UDDMA5_ADDR" initval="0x0" rw="RW" caption="Device DMA Channel HSB Address">
          <bitfield mask="0xffffffff" name="HSB_ADDR" caption="HSB bus Address"/>
        </register>
        <register offset="0x0358" size="4" name="UDDMA5_CONTROL" initval="0x0" rw="RW" caption="Device DMA Channel Control Register">
          <bitfield mask="0x00000001" name="CH_EN"/>
          <bitfield mask="0x00000002" name="LD_NXT_CH_DESC_EN"/>
          <bitfield mask="0x00000004" name="BUFF_CLOSE_IN_EN"/>
          <bitfield mask="0x00000008" name="DMAEND_EN"/>
          <bitfield mask="0x00000010" name="EOT_IRQ_EN"/>
          <bitfield mask="0x00000020" name="EOBUFF_IRQ_EN"/>
          <bitfield mask="0x00000040" name="DESC_LD_IRQ_EN"/>
          <bitfield mask="0x00000080" name="BURST_LOCK_EN"/>
          <bitfield mask="0xffff0000" name="CH_BYTE_LENGTH"/>
        </register>
        <register offset="0x035c" size="4" name="UDDMA5_STATUS" initval="0x0" rw="RW" caption="Device DMA Channel Status Register">
          <bitfield mask="0x00000001" name="CH_EN"/>
          <bitfield mask="0x00000002" name="CH_ACTIVE"/>
          <bitfield mask="0x00000010" name="EOT_STA"/>
          <bitfield mask="0x00000020" name="EOCH_BUFF_STA"/>
          <bitfield mask="0x00000040" name="DESC_LD_STA"/>
          <bitfield mask="0xffff0000" name="CH_BYTE_CNT"/>
        </register>
        <register offset="0x0360" size="4" name="UDDMA6_NEXTDESC" initval="0x0" rw="RW" caption="Device DMA Channel Next Descriptor Address">
          <bitfield mask="0xfffffff0" name="NXT_DESC_ADDR"/>
        </register>
        <register offset="0x0364" size="4" name="UDDMA6_ADDR" initval="0x0" rw="RW" caption="Device DMA Channel HSB Address">
          <bitfield mask="0xffffffff" name="HSB_ADDR" caption="HSB bus Address"/>
        </register>
        <register offset="0x0368" size="4" name="UDDMA6_CONTROL" initval="0x0" rw="RW" caption="Device DMA Channel Control Register">
          <bitfield mask="0x00000001" name="CH_EN"/>
          <bitfield mask="0x00000002" name="LD_NXT_CH_DESC_EN"/>
          <bitfield mask="0x00000004" name="BUFF_CLOSE_IN_EN"/>
          <bitfield mask="0x00000008" name="DMAEND_EN"/>
          <bitfield mask="0x00000010" name="EOT_IRQ_EN"/>
          <bitfield mask="0x00000020" name="EOBUFF_IRQ_EN"/>
          <bitfield mask="0x00000040" name="DESC_LD_IRQ_EN"/>
          <bitfield mask="0x00000080" name="BURST_LOCK_EN"/>
          <bitfield mask="0xffff0000" name="CH_BYTE_LENGTH"/>
        </register>
        <register offset="0x036c" size="4" name="UDDMA6_STATUS" initval="0x0" rw="RW" caption="Device DMA Channel Status Register">
          <bitfield mask="0x00000001" name="CH_EN"/>
          <bitfield mask="0x00000002" name="CH_ACTIVE"/>
          <bitfield mask="0x00000010" name="EOT_STA"/>
          <bitfield mask="0x00000020" name="EOCH_BUFF_STA"/>
          <bitfield mask="0x00000040" name="DESC_LD_STA"/>
          <bitfield mask="0xffff0000" name="CH_BYTE_CNT"/>
        </register>
        <register offset="0x0400" size="4" name="UHCON" initval="0x0" rw="RW" caption="Host General Control Register">
          <bitfield mask="0x00000100" name="SOFE"/>
          <bitfield mask="0x00000200" name="RESET"/>
          <bitfield mask="0x00000400" name="RESUME"/>
          <bitfield mask="0x00003000" name="SPDCONF"/>
        </register>
        <register offset="0x0404" size="4" name="UHINT" initval="0x0" rw="R" caption="Host Global Interrupt Register">
          <bitfield mask="0x00000001" name="DCONNI"/>
          <bitfield mask="0x00000002" name="DDISCI"/>
          <bitfield mask="0x00000004" name="RSTI"/>
          <bitfield mask="0x00000008" name="RSMEDI"/>
          <bitfield mask="0x00000010" name="RXRSMI"/>
          <bitfield mask="0x00000020" name="HSOFI"/>
          <bitfield mask="0x00000040" name="HWUPI"/>
          <bitfield mask="0x00000100" name="P0INT"/>
          <bitfield mask="0x00000200" name="P1INT"/>
          <bitfield mask="0x00000400" name="P2INT"/>
          <bitfield mask="0x00000800" name="P3INT"/>
          <bitfield mask="0x00001000" name="P4INT"/>
          <bitfield mask="0x00002000" name="P5INT"/>
          <bitfield mask="0x00004000" name="P6INT"/>
          <bitfield mask="0x02000000" name="DMA1INT"/>
          <bitfield mask="0x04000000" name="DMA2INT"/>
          <bitfield mask="0x08000000" name="DMA3INT"/>
          <bitfield mask="0x10000000" name="DMA4INT"/>
          <bitfield mask="0x20000000" name="DMA5INT"/>
          <bitfield mask="0x40000000" name="DMA6INT"/>
        </register>
        <register offset="0x0408" size="4" name="UHINTCLR" rw="W" caption="Host Global Interrrupt Clear Register">
          <bitfield mask="0x00000001" name="DCONNIC"/>
          <bitfield mask="0x00000002" name="DDISCIC"/>
          <bitfield mask="0x00000004" name="RSTIC"/>
          <bitfield mask="0x00000008" name="RSMEDIC"/>
          <bitfield mask="0x00000010" name="RXRSMIC"/>
          <bitfield mask="0x00000020" name="HSOFIC"/>
          <bitfield mask="0x00000040" name="HWUPIC"/>
        </register>
        <register offset="0x040c" size="4" name="UHINTSET" rw="W" caption="Host Global Interrupt Set Register">
          <bitfield mask="0x00000001" name="DCONNIS"/>
          <bitfield mask="0x00000002" name="DDISCIS"/>
          <bitfield mask="0x00000004" name="RSTIS"/>
          <bitfield mask="0x00000008" name="RSMEDIS"/>
          <bitfield mask="0x00000010" name="RXRSMIS"/>
          <bitfield mask="0x00000020" name="HSOFIS"/>
          <bitfield mask="0x00000040" name="HWUPIS"/>
          <bitfield mask="0x02000000" name="DMA1INTS"/>
          <bitfield mask="0x04000000" name="DMA2INTS"/>
          <bitfield mask="0x08000000" name="DMA3INTS"/>
          <bitfield mask="0x10000000" name="DMA4INTS"/>
          <bitfield mask="0x20000000" name="DMA5INTS"/>
          <bitfield mask="0x40000000" name="DMA6INTS"/>
        </register>
        <register offset="0x0410" size="4" name="UHINTE" initval="0x0" rw="R" caption="Host Global Interrupt Enable Register">
          <bitfield mask="0x00000001" name="DCONNIE"/>
          <bitfield mask="0x00000002" name="DDISCIE"/>
          <bitfield mask="0x00000004" name="RSTIE"/>
          <bitfield mask="0x00000008" name="RSMEDIE"/>
          <bitfield mask="0x00000010" name="RXRSMIE"/>
          <bitfield mask="0x00000020" name="HSOFIE"/>
          <bitfield mask="0x00000040" name="HWUPIE"/>
          <bitfield mask="0x00000100" name="P0INTE"/>
          <bitfield mask="0x00000200" name="P1INTE"/>
          <bitfield mask="0x00000400" name="P2INTE"/>
          <bitfield mask="0x00000800" name="P3INTE"/>
          <bitfield mask="0x00001000" name="P4INTE"/>
          <bitfield mask="0x00002000" name="P5INTE"/>
          <bitfield mask="0x00004000" name="P6INTE"/>
          <bitfield mask="0x02000000" name="DMA1INTE"/>
          <bitfield mask="0x04000000" name="DMA2INTE"/>
          <bitfield mask="0x08000000" name="DMA3INTE"/>
          <bitfield mask="0x10000000" name="DMA4INTE"/>
          <bitfield mask="0x20000000" name="DMA5INTE"/>
          <bitfield mask="0x40000000" name="DMA6INTE"/>
        </register>
        <register offset="0x0414" size="4" name="UHINTECLR" rw="W" caption="Host Global Interrupt Enable Clear Register">
          <bitfield mask="0x00000001" name="DCONNIEC"/>
          <bitfield mask="0x00000002" name="DDISCIEC"/>
          <bitfield mask="0x00000004" name="RSTIEC"/>
          <bitfield mask="0x00000008" name="RSMEDIEC"/>
          <bitfield mask="0x00000010" name="RXRSMIEC"/>
          <bitfield mask="0x00000020" name="HSOFIEC"/>
          <bitfield mask="0x00000040" name="HWUPIEC"/>
          <bitfield mask="0x00000100" name="P0INTEC"/>
          <bitfield mask="0x00000200" name="P1INTEC"/>
          <bitfield mask="0x00000400" name="P2INTEC"/>
          <bitfield mask="0x00000800" name="P3INTEC"/>
          <bitfield mask="0x00001000" name="P4INTEC"/>
          <bitfield mask="0x00002000" name="P5INTEC"/>
          <bitfield mask="0x00004000" name="P6INTEC"/>
          <bitfield mask="0x02000000" name="DMA1INTEC"/>
          <bitfield mask="0x04000000" name="DMA2INTEC"/>
          <bitfield mask="0x08000000" name="DMA3INTEC"/>
          <bitfield mask="0x10000000" name="DMA4INTEC"/>
          <bitfield mask="0x20000000" name="DMA5INTEC"/>
          <bitfield mask="0x40000000" name="DMA6INTEC"/>
        </register>
        <register offset="0x0418" size="4" name="UHINTESET" rw="W" caption="Host Global Interrupt Enable Set Register">
          <bitfield mask="0x00000001" name="DCONNIES"/>
          <bitfield mask="0x00000002" name="DDISCIES"/>
          <bitfield mask="0x00000004" name="RSTIES"/>
          <bitfield mask="0x00000008" name="RSMEDIES"/>
          <bitfield mask="0x00000010" name="RXRSMIES"/>
          <bitfield mask="0x00000020" name="HSOFIES"/>
          <bitfield mask="0x00000040" name="HWUPIES"/>
          <bitfield mask="0x00000100" name="P0INTES"/>
          <bitfield mask="0x00000200" name="P1INTES"/>
          <bitfield mask="0x00000400" name="P2INTES"/>
          <bitfield mask="0x00000800" name="P3INTES"/>
          <bitfield mask="0x00001000" name="P4INTES"/>
          <bitfield mask="0x00002000" name="P5INTES"/>
          <bitfield mask="0x00004000" name="P6INTES"/>
          <bitfield mask="0x02000000" name="DMA1INTES"/>
          <bitfield mask="0x04000000" name="DMA2INTES"/>
          <bitfield mask="0x08000000" name="DMA3INTES"/>
          <bitfield mask="0x10000000" name="DMA4INTES"/>
          <bitfield mask="0x20000000" name="DMA5INTES"/>
          <bitfield mask="0x40000000" name="DMA6INTES"/>
        </register>
        <register offset="0x041c" size="4" name="UPRST" initval="0x0" rw="RW" caption="Pipe Reset Register">
          <bitfield mask="0x00000001" name="PEN0"/>
          <bitfield mask="0x00000002" name="PEN1"/>
          <bitfield mask="0x00000004" name="PEN2"/>
          <bitfield mask="0x00000008" name="PEN3"/>
          <bitfield mask="0x00000010" name="PEN4"/>
          <bitfield mask="0x00000020" name="PEN5"/>
          <bitfield mask="0x00000040" name="PEN6"/>
          <bitfield mask="0x00010000" name="PRST0"/>
          <bitfield mask="0x00020000" name="PRST1"/>
          <bitfield mask="0x00040000" name="PRST2"/>
          <bitfield mask="0x00080000" name="PRST3"/>
          <bitfield mask="0x00100000" name="PRST4"/>
          <bitfield mask="0x00200000" name="PRST5"/>
          <bitfield mask="0x00400000" name="PRST6"/>
        </register>
        <register offset="0x0420" size="4" name="UHFNUM" initval="0x0" rw="RW" caption="Host Frame Number Register">
          <bitfield mask="0x00000007" name="MFNUM"/>
          <bitfield mask="0x00003ff8" name="FNUM"/>
          <bitfield mask="0x00ff0000" name="FLENHIGH"/>
        </register>
        <register offset="0x0424" size="4" name="UHADDR1" initval="0x0" rw="RW" caption="USB Host Address">
          <bitfield mask="0x0000007f" name="UHAddr_P0" caption="USB Host Address Pipe0 (if synthesized)"/>
          <bitfield mask="0x00007f00" name="UHAddr_P1" caption="USB Host Address Pipe1 (if synthesized)"/>
          <bitfield mask="0x007f0000" name="UHAddr_P2" caption="USB Host Address Pipe2 (if synthesized)"/>
          <bitfield mask="0x7f000000" name="UHAddr_P3" caption="USB Host Address Pipe3 (if synthesized)"/>
        </register>
        <register offset="0x0428" size="4" name="UHADDR2" initval="0x0" rw="RW" caption="USB Host Address">
          <bitfield mask="0x0000007f" name="UHAddr_P4" caption="USB Host Address Pipe4 (if synthesized)"/>
          <bitfield mask="0x00007f00" name="UHAddr_P5" caption="USB Host Address Pipe5 (if synthesized)"/>
          <bitfield mask="0x007f0000" name="UHAddr_P6" caption="USB Host Address Pipe6 (if synthesized)"/>
          <bitfield mask="0x7f000000" name="UHAddr_P7" caption="USB Host Address Pipe7 (if synthesized)"/>
        </register>
        <register offset="0x042c" size="4" name="UHADDR3" initval="0x0" rw="RW" caption="USB Host Address">
          <bitfield mask="0x0000007f" name="UHAddr_P8" caption="USB Host Address Pipe8 (if synthesized)"/>
          <bitfield mask="0x00007f00" name="UHAddr_P9" caption="USB Host Address Pipe9 (if synthesized)"/>
          <bitfield mask="0x007f0000" name="UHAddr_P10" caption="USB Host Address Pipe10 (if synthesized)"/>
          <bitfield mask="0x7f000000" name="UHAddr_P11" caption="USB Host Address Pipe11 (if synthesized)"/>
        </register>
        <register offset="0x0500" size="4" name="UPCFG0" initval="0x0" rw="RW" caption="Pipe Configuration Register">
          <bitfield mask="0x00000002" name="ALLOC"/>
          <bitfield mask="0x0000000c" name="PBK" values="PBK"/>
          <bitfield mask="0x00000070" name="PSIZE" values="PSIZE"/>
          <bitfield mask="0x00000300" name="PTOKEN" values="PTOKEN"/>
          <bitfield mask="0x00000400" name="AUTOSW"/>
          <bitfield mask="0x00003000" name="PTYPE" values="PTYPE"/>
          <bitfield mask="0x000f0000" name="PEPNUM"/>
          <bitfield mask="0x00100000" name="PINGEN"/>
          <bitfield mask="0x00c00000" name="DATASIZERDWR"/>
          <bitfield mask="0xff000000" name="INTFRQ"/>
        </register>
        <register offset="0x0504" size="4" name="UPCFG1" initval="0x0" rw="RW" caption="Pipe Configuration Register">
          <bitfield mask="0x00000002" name="ALLOC"/>
          <bitfield mask="0x0000000c" name="PBK" values="PBK"/>
          <bitfield mask="0x00000070" name="PSIZE" values="PSIZE"/>
          <bitfield mask="0x00000300" name="PTOKEN" values="PTOKEN"/>
          <bitfield mask="0x00000400" name="AUTOSW"/>
          <bitfield mask="0x00003000" name="PTYPE" values="PTYPE"/>
          <bitfield mask="0x000f0000" name="PEPNUM"/>
          <bitfield mask="0x00100000" name="PINGEN"/>
          <bitfield mask="0x00c00000" name="DATASIZERDWR"/>
          <bitfield mask="0xff000000" name="INTFRQ"/>
        </register>
        <register offset="0x0508" size="4" name="UPCFG2" initval="0x0" rw="RW" caption="Pipe Configuration Register">
          <bitfield mask="0x00000002" name="ALLOC"/>
          <bitfield mask="0x0000000c" name="PBK" values="PBK"/>
          <bitfield mask="0x00000070" name="PSIZE" values="PSIZE"/>
          <bitfield mask="0x00000300" name="PTOKEN" values="PTOKEN"/>
          <bitfield mask="0x00000400" name="AUTOSW"/>
          <bitfield mask="0x00003000" name="PTYPE" values="PTYPE"/>
          <bitfield mask="0x000f0000" name="PEPNUM"/>
          <bitfield mask="0x00100000" name="PINGEN"/>
          <bitfield mask="0x00c00000" name="DATASIZERDWR"/>
          <bitfield mask="0xff000000" name="INTFRQ"/>
        </register>
        <register offset="0x050c" size="4" name="UPCFG3" initval="0x0" rw="RW" caption="Pipe Configuration Register">
          <bitfield mask="0x00000002" name="ALLOC"/>
          <bitfield mask="0x0000000c" name="PBK" values="PBK"/>
          <bitfield mask="0x00000070" name="PSIZE"/>
          <bitfield mask="0x00000300" name="PTOKEN" values="PTOKEN"/>
          <bitfield mask="0x00000400" name="AUTOSW"/>
          <bitfield mask="0x00003000" name="PTYPE" values="PTYPE"/>
          <bitfield mask="0x000f0000" name="PEPNUM"/>
          <bitfield mask="0x00100000" name="PINGEN"/>
          <bitfield mask="0x00c00000" name="DATASIZERDWR"/>
          <bitfield mask="0xff000000" name="INTFRQ"/>
        </register>
        <register offset="0x0510" size="4" name="UPCFG4" initval="0x0" rw="RW" caption="Pipe Configuration Register">
          <bitfield mask="0x00000002" name="ALLOC"/>
          <bitfield mask="0x0000000c" name="PBK" values="PBK"/>
          <bitfield mask="0x00000070" name="PSIZE" values="PSIZE"/>
          <bitfield mask="0x00000300" name="PTOKEN" values="PTOKEN"/>
          <bitfield mask="0x00000400" name="AUTOSW"/>
          <bitfield mask="0x00003000" name="PTYPE" values="PTYPE"/>
          <bitfield mask="0x000f0000" name="PEPNUM"/>
          <bitfield mask="0x00100000" name="PINGEN"/>
          <bitfield mask="0x00c00000" name="DATASIZERDWR"/>
          <bitfield mask="0xff000000" name="INTFRQ"/>
        </register>
        <register offset="0x0514" size="4" name="UPCFG5" initval="0x0" rw="RW" caption="Pipe Configuration Register">
          <bitfield mask="0x00000002" name="ALLOC"/>
          <bitfield mask="0x0000000c" name="PBK" values="PBK"/>
          <bitfield mask="0x00000070" name="PSIZE" values="PSIZE"/>
          <bitfield mask="0x00000300" name="PTOKEN" values="PTOKEN"/>
          <bitfield mask="0x00000400" name="AUTOSW"/>
          <bitfield mask="0x00003000" name="PTYPE" values="PTYPE"/>
          <bitfield mask="0x000f0000" name="PEPNUM"/>
          <bitfield mask="0x00100000" name="PINGEN"/>
          <bitfield mask="0x00c00000" name="DATASIZERDWR"/>
          <bitfield mask="0xff000000" name="INTFRQ"/>
        </register>
        <register offset="0x0518" size="4" name="UPCFG6" initval="0x0" rw="RW" caption="Pipe Configuration Register">
          <bitfield mask="0x00000002" name="ALLOC"/>
          <bitfield mask="0x0000000c" name="PBK" values="PBK"/>
          <bitfield mask="0x00000070" name="PSIZE" values="PSIZE"/>
          <bitfield mask="0x00000300" name="PTOKEN" values="PTOKEN"/>
          <bitfield mask="0x00000400" name="AUTOSW"/>
          <bitfield mask="0x00003000" name="PTYPE" values="PTYPE"/>
          <bitfield mask="0x000f0000" name="PEPNUM"/>
          <bitfield mask="0x00100000" name="PINGEN"/>
          <bitfield mask="0x00c00000" name="DATASIZERDWR"/>
          <bitfield mask="0xff000000" name="INTFRQ"/>
        </register>
        <register offset="0x0530" size="4" name="UPSTA0" initval="0x0" rw="R" caption="Pipe Status Register">
          <bitfield mask="0x00000001" name="RXINI"/>
          <bitfield mask="0x00000002" name="TXOUTI"/>
          <bitfield mask="0x00000004" name="TXSTPI"/>
          <bitfield mask="0x00000008" name="PERRI"/>
          <bitfield mask="0x00000010" name="NAKEDI"/>
          <bitfield mask="0x00000020" name="OVERFI"/>
          <bitfield mask="0x00000040" name="RXSTALLDI"/>
          <bitfield mask="0x00000080" name="SHORTPACKETI"/>
          <bitfield mask="0x00000300" name="DTSEQ"/>
          <bitfield mask="0x00003000" name="NBUSYBK"/>
          <bitfield mask="0x0000c000" name="CURRBK"/>
          <bitfield mask="0x00010000" name="RWALL"/>
          <bitfield mask="0x00040000" name="CFGOK"/>
          <bitfield mask="0x7ff00000" name="PBYCT"/>
        </register>
        <register offset="0x0534" size="4" name="UPSTA1" initval="0x0" rw="R" caption="Pipe Status Register">
          <bitfield mask="0x00000001" name="RXINI"/>
          <bitfield mask="0x00000002" name="TXOUTI"/>
          <bitfield mask="0x00000004" name="TXSTPI"/>
          <bitfield mask="0x00000008" name="PERRI"/>
          <bitfield mask="0x00000010" name="NAKEDI"/>
          <bitfield mask="0x00000020" name="OVERFI"/>
          <bitfield mask="0x00000040" name="RXSTALLDI"/>
          <bitfield mask="0x00000080" name="SHORTPACKETI"/>
          <bitfield mask="0x00000300" name="DTSEQ"/>
          <bitfield mask="0x00003000" name="NBUSYBK"/>
          <bitfield mask="0x0000c000" name="CURRBK"/>
          <bitfield mask="0x00010000" name="RWALL"/>
          <bitfield mask="0x00040000" name="CFGOK"/>
          <bitfield mask="0x7ff00000" name="PBYCT"/>
        </register>
        <register offset="0x0538" size="4" name="UPSTA2" initval="0x0" rw="R" caption="Pipe Status Register">
          <bitfield mask="0x00000001" name="RXINI"/>
          <bitfield mask="0x00000002" name="TXOUTI"/>
          <bitfield mask="0x00000004" name="TXSTPI"/>
          <bitfield mask="0x00000008" name="PERRI"/>
          <bitfield mask="0x00000010" name="NAKEDI"/>
          <bitfield mask="0x00000020" name="OVERFI"/>
          <bitfield mask="0x00000040" name="RXSTALLDI"/>
          <bitfield mask="0x00000080" name="SHORTPACKETI"/>
          <bitfield mask="0x00000300" name="DTSEQ"/>
          <bitfield mask="0x00003000" name="NBUSYBK"/>
          <bitfield mask="0x0000c000" name="CURRBK"/>
          <bitfield mask="0x00010000" name="RWALL"/>
          <bitfield mask="0x00040000" name="CFGOK"/>
          <bitfield mask="0x7ff00000" name="PBYCT"/>
        </register>
        <register offset="0x053c" size="4" name="UPSTA3" initval="0x0" rw="R" caption="Pipe Status Register">
          <bitfield mask="0x00000001" name="RXINI"/>
          <bitfield mask="0x00000002" name="TXOUTI"/>
          <bitfield mask="0x00000004" name="TXSTPI"/>
          <bitfield mask="0x00000008" name="PERRI"/>
          <bitfield mask="0x00000010" name="NAKEDI"/>
          <bitfield mask="0x00000020" name="OVERFI"/>
          <bitfield mask="0x00000040" name="RXSTALLDI"/>
          <bitfield mask="0x00000080" name="SHORTPACKETI"/>
          <bitfield mask="0x00000300" name="DTSEQ"/>
          <bitfield mask="0x00003000" name="NBUSYBK"/>
          <bitfield mask="0x0000c000" name="CURRBK"/>
          <bitfield mask="0x00010000" name="RWALL"/>
          <bitfield mask="0x00040000" name="CFGOK"/>
          <bitfield mask="0x7ff00000" name="PBYCT"/>
        </register>
        <register offset="0x0540" size="4" name="UPSTA4" initval="0x0" rw="R" caption="Pipe Status Register">
          <bitfield mask="0x00000001" name="RXINI"/>
          <bitfield mask="0x00000002" name="TXOUTI"/>
          <bitfield mask="0x00000004" name="TXSTPI"/>
          <bitfield mask="0x00000008" name="PERRI"/>
          <bitfield mask="0x00000010" name="NAKEDI"/>
          <bitfield mask="0x00000020" name="OVERFI"/>
          <bitfield mask="0x00000040" name="RXSTALLDI"/>
          <bitfield mask="0x00000080" name="SHORTPACKETI"/>
          <bitfield mask="0x00000300" name="DTSEQ"/>
          <bitfield mask="0x00003000" name="NBUSYBK"/>
          <bitfield mask="0x0000c000" name="CURRBK"/>
          <bitfield mask="0x00010000" name="RWALL"/>
          <bitfield mask="0x00040000" name="CFGOK"/>
          <bitfield mask="0x7ff00000" name="PBYCT"/>
        </register>
        <register offset="0x0544" size="4" name="UPSTA5" initval="0x0" rw="R" caption="Pipe Status Register">
          <bitfield mask="0x00000001" name="RXINI"/>
          <bitfield mask="0x00000002" name="TXOUTI"/>
          <bitfield mask="0x00000004" name="TXSTPI"/>
          <bitfield mask="0x00000008" name="PERRI"/>
          <bitfield mask="0x00000010" name="NAKEDI"/>
          <bitfield mask="0x00000020" name="OVERFI"/>
          <bitfield mask="0x00000040" name="RXSTALLDI"/>
          <bitfield mask="0x00000080" name="SHORTPACKETI"/>
          <bitfield mask="0x00000300" name="DTSEQ"/>
          <bitfield mask="0x00003000" name="NBUSYBK"/>
          <bitfield mask="0x0000c000" name="CURRBK"/>
          <bitfield mask="0x00010000" name="RWALL"/>
          <bitfield mask="0x00040000" name="CFGOK"/>
          <bitfield mask="0x7ff00000" name="PBYCT"/>
        </register>
        <register offset="0x0548" size="4" name="UPSTA6" initval="0x0" rw="R" caption="Pipe Status Register">
          <bitfield mask="0x00000001" name="RXINI"/>
          <bitfield mask="0x00000002" name="TXOUTI"/>
          <bitfield mask="0x00000004" name="TXSTPI"/>
          <bitfield mask="0x00000008" name="PERRI"/>
          <bitfield mask="0x00000010" name="NAKEDI"/>
          <bitfield mask="0x00000020" name="OVERFI"/>
          <bitfield mask="0x00000040" name="RXSTALLDI"/>
          <bitfield mask="0x00000080" name="SHORTPACKETI"/>
          <bitfield mask="0x00000300" name="DTSEQ"/>
          <bitfield mask="0x00003000" name="NBUSYBK"/>
          <bitfield mask="0x0000c000" name="CURRBK"/>
          <bitfield mask="0x00010000" name="RWALL"/>
          <bitfield mask="0x00040000" name="CFGOK"/>
          <bitfield mask="0x7ff00000" name="PBYCT"/>
        </register>
        <register offset="0x0560" size="4" name="UPSTA0CLR" rw="W" caption="Pipe Status Clear Register">
          <bitfield mask="0x00000001" name="RXINIC"/>
          <bitfield mask="0x00000002" name="TXOUTIC"/>
          <bitfield mask="0x00000004" name="TXSTPIC"/>
          <bitfield mask="0x00000010" name="NAKEDIC"/>
          <bitfield mask="0x00000020" name="OVERFIC"/>
          <bitfield mask="0x00000040" name="RXSTALLDIC"/>
          <bitfield mask="0x00000080" name="SHORTPACKETIC"/>
        </register>
        <register offset="0x0564" size="4" name="UPSTA1CLR" rw="W" caption="Pipe Status Clear Register">
          <bitfield mask="0x00000001" name="RXINIC"/>
          <bitfield mask="0x00000002" name="TXOUTIC"/>
          <bitfield mask="0x00000004" name="TXSTPIC"/>
          <bitfield mask="0x00000010" name="NAKEDIC"/>
          <bitfield mask="0x00000020" name="OVERFIC"/>
          <bitfield mask="0x00000040" name="RXSTALLDIC"/>
          <bitfield mask="0x00000080" name="SHORTPACKETIC"/>
        </register>
        <register offset="0x0568" size="4" name="UPSTA2CLR" rw="W" caption="Pipe Status Clear Register">
          <bitfield mask="0x00000001" name="RXINIC"/>
          <bitfield mask="0x00000002" name="TXOUTIC"/>
          <bitfield mask="0x00000004" name="TXSTPIC"/>
          <bitfield mask="0x00000010" name="NAKEDIC"/>
          <bitfield mask="0x00000020" name="OVERFIC"/>
          <bitfield mask="0x00000040" name="RXSTALLDIC"/>
          <bitfield mask="0x00000080" name="SHORTPACKETIC"/>
        </register>
        <register offset="0x056c" size="4" name="UPSTA3CLR" rw="W" caption="Pipe Status Clear Register">
          <bitfield mask="0x00000001" name="RXINIC"/>
          <bitfield mask="0x00000002" name="TXOUTIC"/>
          <bitfield mask="0x00000004" name="TXSTPIC"/>
          <bitfield mask="0x00000010" name="NAKEDIC"/>
          <bitfield mask="0x00000020" name="OVERFIC"/>
          <bitfield mask="0x00000040" name="RXSTALLDIC"/>
          <bitfield mask="0x00000080" name="SHORTPACKETIC"/>
        </register>
        <register offset="0x0570" size="4" name="UPSTA4CLR" rw="W" caption="Pipe Status Clear Register">
          <bitfield mask="0x00000001" name="RXINIC"/>
          <bitfield mask="0x00000002" name="TXOUTIC"/>
          <bitfield mask="0x00000004" name="TXSTPIC"/>
          <bitfield mask="0x00000010" name="NAKEDIC"/>
          <bitfield mask="0x00000020" name="OVERFIC"/>
          <bitfield mask="0x00000040" name="RXSTALLDIC"/>
          <bitfield mask="0x00000080" name="SHORTPACKETIC"/>
        </register>
        <register offset="0x0574" size="4" name="UPSTA5CLR" rw="W" caption="Pipe Status Clear Register">
          <bitfield mask="0x00000001" name="RXINIC"/>
          <bitfield mask="0x00000002" name="TXOUTIC"/>
          <bitfield mask="0x00000004" name="TXSTPIC"/>
          <bitfield mask="0x00000010" name="NAKEDIC"/>
          <bitfield mask="0x00000020" name="OVERFIC"/>
          <bitfield mask="0x00000040" name="RXSTALLDIC"/>
          <bitfield mask="0x00000080" name="SHORTPACKETIC"/>
        </register>
        <register offset="0x0578" size="4" name="UPSTA6CLR" rw="W" caption="Pipe Status Clear Register">
          <bitfield mask="0x00000001" name="RXINIC"/>
          <bitfield mask="0x00000002" name="TXOUTIC"/>
          <bitfield mask="0x00000004" name="TXSTPIC"/>
          <bitfield mask="0x00000010" name="NAKEDIC"/>
          <bitfield mask="0x00000020" name="OVERFIC"/>
          <bitfield mask="0x00000040" name="RXSTALLDIC"/>
          <bitfield mask="0x00000080" name="SHORTPACKETIC"/>
        </register>
        <register offset="0x0590" size="4" name="UPSTA0SET" rw="W" caption="Pipe Status Set Register">
          <bitfield mask="0x00000001" name="RXINIS"/>
          <bitfield mask="0x00000002" name="TXOUTIS"/>
          <bitfield mask="0x00000004" name="TXSTPIS"/>
          <bitfield mask="0x00000008" name="PERRIS"/>
          <bitfield mask="0x00000010" name="NAKEDIS"/>
          <bitfield mask="0x00000020" name="OVERFIS"/>
          <bitfield mask="0x00000040" name="RXSTALLDIS"/>
          <bitfield mask="0x00000080" name="SHORTPACKETIS"/>
          <bitfield mask="0x00001000" name="NBUSYBKS"/>
        </register>
        <register offset="0x0594" size="4" name="UPSTA1SET" rw="W" caption="Pipe Status Set Register">
          <bitfield mask="0x00000001" name="RXINIS"/>
          <bitfield mask="0x00000002" name="TXOUTIS"/>
          <bitfield mask="0x00000004" name="TXSTPIS"/>
          <bitfield mask="0x00000008" name="PERRIS"/>
          <bitfield mask="0x00000010" name="NAKEDIS"/>
          <bitfield mask="0x00000020" name="OVERFIS"/>
          <bitfield mask="0x00000040" name="RXSTALLDIS"/>
          <bitfield mask="0x00000080" name="SHORTPACKETIS"/>
          <bitfield mask="0x00001000" name="NBUSYBKS"/>
        </register>
        <register offset="0x0598" size="4" name="UPSTA2SET" rw="W" caption="Pipe Status Set Register">
          <bitfield mask="0x00000001" name="RXINIS"/>
          <bitfield mask="0x00000002" name="TXOUTIS"/>
          <bitfield mask="0x00000004" name="TXSTPIS"/>
          <bitfield mask="0x00000008" name="PERRIS"/>
          <bitfield mask="0x00000010" name="NAKEDIS"/>
          <bitfield mask="0x00000020" name="OVERFIS"/>
          <bitfield mask="0x00000040" name="RXSTALLDIS"/>
          <bitfield mask="0x00000080" name="SHORTPACKETIS"/>
          <bitfield mask="0x00001000" name="NBUSYBKS"/>
        </register>
        <register offset="0x059c" size="4" name="UPSTA3SET" rw="W" caption="Pipe Status Set Register">
          <bitfield mask="0x00000001" name="RXINIS"/>
          <bitfield mask="0x00000002" name="TXOUTIS"/>
          <bitfield mask="0x00000004" name="TXSTPIS"/>
          <bitfield mask="0x00000008" name="PERRIS"/>
          <bitfield mask="0x00000010" name="NAKEDIS"/>
          <bitfield mask="0x00000020" name="OVERFIS"/>
          <bitfield mask="0x00000040" name="RXSTALLDIS"/>
          <bitfield mask="0x00000080" name="SHORTPACKETIS"/>
          <bitfield mask="0x00001000" name="NBUSYBKS"/>
        </register>
        <register offset="0x05a0" size="4" name="UPSTA4SET" rw="W" caption="Pipe Status Set Register">
          <bitfield mask="0x00000001" name="RXINIS"/>
          <bitfield mask="0x00000002" name="TXOUTIS"/>
          <bitfield mask="0x00000004" name="TXSTPIS"/>
          <bitfield mask="0x00000008" name="PERRIS"/>
          <bitfield mask="0x00000010" name="NAKEDIS"/>
          <bitfield mask="0x00000020" name="OVERFIS"/>
          <bitfield mask="0x00000040" name="RXSTALLDIS"/>
          <bitfield mask="0x00000080" name="SHORTPACKETIS"/>
          <bitfield mask="0x00001000" name="NBUSYBKS"/>
        </register>
        <register offset="0x05a4" size="4" name="UPSTA5SET" rw="W" caption="Pipe Status Set Register">
          <bitfield mask="0x00000001" name="RXINIS"/>
          <bitfield mask="0x00000002" name="TXOUTIS"/>
          <bitfield mask="0x00000004" name="TXSTPIS"/>
          <bitfield mask="0x00000008" name="PERRIS"/>
          <bitfield mask="0x00000010" name="NAKEDIS"/>
          <bitfield mask="0x00000020" name="OVERFIS"/>
          <bitfield mask="0x00000040" name="RXSTALLDIS"/>
          <bitfield mask="0x00000080" name="SHORTPACKETIS"/>
          <bitfield mask="0x00001000" name="NBUSYBKS"/>
        </register>
        <register offset="0x05a8" size="4" name="UPSTA6SET" rw="W" caption="Pipe Status Set Register">
          <bitfield mask="0x00000001" name="RXINIS"/>
          <bitfield mask="0x00000002" name="TXOUTIS"/>
          <bitfield mask="0x00000004" name="TXSTPIS"/>
          <bitfield mask="0x00000008" name="PERRIS"/>
          <bitfield mask="0x00000010" name="NAKEDIS"/>
          <bitfield mask="0x00000020" name="OVERFIS"/>
          <bitfield mask="0x00000040" name="RXSTALLDIS"/>
          <bitfield mask="0x00000080" name="SHORTPACKETIS"/>
          <bitfield mask="0x00001000" name="NBUSYBKS"/>
        </register>
        <register offset="0x05c0" size="4" name="UPCON0" initval="0x0" rw="R" caption="Pipe Control Register">
          <bitfield mask="0x00000001" name="RXINE"/>
          <bitfield mask="0x00000002" name="TXOUTE"/>
          <bitfield mask="0x00000004" name="TXSTPE"/>
          <bitfield mask="0x00000008" name="PERRE"/>
          <bitfield mask="0x00000010" name="NAKEDE"/>
          <bitfield mask="0x00000020" name="OVERFIE"/>
          <bitfield mask="0x00000040" name="RXSTALLDE"/>
          <bitfield mask="0x00000080" name="SHORTPACKETIE"/>
          <bitfield mask="0x00001000" name="NBUSYBKE"/>
          <bitfield mask="0x00004000" name="FIFOCON"/>
          <bitfield mask="0x00010000" name="PDISHDMA"/>
          <bitfield mask="0x00020000" name="PFREEZE"/>
          <bitfield mask="0x00040000" name="RSTDT"/>
        </register>
        <register offset="0x05c4" size="4" name="UPCON1" initval="0x0" rw="R" caption="Pipe Control Register">
          <bitfield mask="0x00000001" name="RXINE"/>
          <bitfield mask="0x00000002" name="TXOUTE"/>
          <bitfield mask="0x00000004" name="TXSTPE"/>
          <bitfield mask="0x00000008" name="PERRE"/>
          <bitfield mask="0x00000010" name="NAKEDE"/>
          <bitfield mask="0x00000020" name="OVERFIE"/>
          <bitfield mask="0x00000040" name="RXSTALLDE"/>
          <bitfield mask="0x00000080" name="SHORTPACKETIE"/>
          <bitfield mask="0x00001000" name="NBUSYBKE"/>
          <bitfield mask="0x00004000" name="FIFOCON"/>
          <bitfield mask="0x00010000" name="PDISHDMA"/>
          <bitfield mask="0x00020000" name="PFREEZE"/>
          <bitfield mask="0x00040000" name="RSTDT"/>
        </register>
        <register offset="0x05c8" size="4" name="UPCON2" initval="0x0" rw="R" caption="Pipe Control Register">
          <bitfield mask="0x00000001" name="RXINE"/>
          <bitfield mask="0x00000002" name="TXOUTE"/>
          <bitfield mask="0x00000004" name="TXSTPE"/>
          <bitfield mask="0x00000008" name="PERRE"/>
          <bitfield mask="0x00000010" name="NAKEDE"/>
          <bitfield mask="0x00000020" name="OVERFIE"/>
          <bitfield mask="0x00000040" name="RXSTALLDE"/>
          <bitfield mask="0x00000080" name="SHORTPACKETIE"/>
          <bitfield mask="0x00001000" name="NBUSYBKE"/>
          <bitfield mask="0x00004000" name="FIFOCON"/>
          <bitfield mask="0x00010000" name="PDISHDMA"/>
          <bitfield mask="0x00020000" name="PFREEZE"/>
          <bitfield mask="0x00040000" name="RSTDT"/>
        </register>
        <register offset="0x05cc" size="4" name="UPCON3" initval="0x0" rw="R" caption="Pipe Control Register">
          <bitfield mask="0x00000001" name="RXINE"/>
          <bitfield mask="0x00000002" name="TXOUTE"/>
          <bitfield mask="0x00000004" name="TXSTPE"/>
          <bitfield mask="0x00000008" name="PERRE"/>
          <bitfield mask="0x00000010" name="NAKEDE"/>
          <bitfield mask="0x00000020" name="OVERFIE"/>
          <bitfield mask="0x00000040" name="RXSTALLDE"/>
          <bitfield mask="0x00000080" name="SHORTPACKETIE"/>
          <bitfield mask="0x00001000" name="NBUSYBKE"/>
          <bitfield mask="0x00004000" name="FIFOCON"/>
          <bitfield mask="0x00010000" name="PDISHDMA"/>
          <bitfield mask="0x00020000" name="PFREEZE"/>
          <bitfield mask="0x00040000" name="RSTDT"/>
        </register>
        <register offset="0x05d0" size="4" name="UPCON4" initval="0x0" rw="R" caption="Pipe Control Register">
          <bitfield mask="0x00000001" name="RXINE"/>
          <bitfield mask="0x00000002" name="TXOUTE"/>
          <bitfield mask="0x00000004" name="TXSTPE"/>
          <bitfield mask="0x00000008" name="PERRE"/>
          <bitfield mask="0x00000010" name="NAKEDE"/>
          <bitfield mask="0x00000020" name="OVERFIE"/>
          <bitfield mask="0x00000040" name="RXSTALLDE"/>
          <bitfield mask="0x00000080" name="SHORTPACKETIE"/>
          <bitfield mask="0x00001000" name="NBUSYBKE"/>
          <bitfield mask="0x00004000" name="FIFOCON"/>
          <bitfield mask="0x00010000" name="PDISHDMA"/>
          <bitfield mask="0x00020000" name="PFREEZE"/>
          <bitfield mask="0x00040000" name="RSTDT"/>
        </register>
        <register offset="0x05d4" size="4" name="UPCON5" initval="0x0" rw="R" caption="Pipe Control Register">
          <bitfield mask="0x00000001" name="RXINE"/>
          <bitfield mask="0x00000002" name="TXOUTE"/>
          <bitfield mask="0x00000004" name="TXSTPE"/>
          <bitfield mask="0x00000008" name="PERRE"/>
          <bitfield mask="0x00000010" name="NAKEDE"/>
          <bitfield mask="0x00000020" name="OVERFIE"/>
          <bitfield mask="0x00000040" name="RXSTALLDE"/>
          <bitfield mask="0x00000080" name="SHORTPACKETIE"/>
          <bitfield mask="0x00001000" name="NBUSYBKE"/>
          <bitfield mask="0x00004000" name="FIFOCON"/>
          <bitfield mask="0x00010000" name="PDISHDMA"/>
          <bitfield mask="0x00020000" name="PFREEZE"/>
          <bitfield mask="0x00040000" name="RSTDT"/>
        </register>
        <register offset="0x05d8" size="4" name="UPCON6" initval="0x0" rw="R" caption="Pipe Control Register">
          <bitfield mask="0x00000001" name="RXINE"/>
          <bitfield mask="0x00000002" name="TXOUTE"/>
          <bitfield mask="0x00000004" name="TXSTPE"/>
          <bitfield mask="0x00000008" name="PERRE"/>
          <bitfield mask="0x00000010" name="NAKEDE"/>
          <bitfield mask="0x00000020" name="OVERFIE"/>
          <bitfield mask="0x00000040" name="RXSTALLDE"/>
          <bitfield mask="0x00000080" name="SHORTPACKETIE"/>
          <bitfield mask="0x00001000" name="NBUSYBKE"/>
          <bitfield mask="0x00004000" name="FIFOCON"/>
          <bitfield mask="0x00010000" name="PDISHDMA"/>
          <bitfield mask="0x00020000" name="PFREEZE"/>
          <bitfield mask="0x00040000" name="RSTDT"/>
        </register>
        <register offset="0x05f0" size="4" name="UPCON0SET" rw="W" caption="Pipe Control Set Register">
          <bitfield mask="0x00000001" name="RXINES"/>
          <bitfield mask="0x00000002" name="TXOUTES"/>
          <bitfield mask="0x00000004" name="TXSTPES"/>
          <bitfield mask="0x00000008" name="PERRES"/>
          <bitfield mask="0x00000010" name="NAKEDES"/>
          <bitfield mask="0x00000020" name="OVERFIES"/>
          <bitfield mask="0x00000040" name="RXSTALLDES"/>
          <bitfield mask="0x00000080" name="SHORTPACKETIES"/>
          <bitfield mask="0x00001000" name="NBUSYBKES"/>
          <bitfield mask="0x00010000" name="PDISHDMAS"/>
          <bitfield mask="0x00020000" name="PFREEZES"/>
          <bitfield mask="0x00040000" name="RSTDTS"/>
        </register>
        <register offset="0x05f4" size="4" name="UPCON1SET" rw="W" caption="Pipe Control Set Register">
          <bitfield mask="0x00000001" name="RXINES"/>
          <bitfield mask="0x00000002" name="TXOUTES"/>
          <bitfield mask="0x00000004" name="TXSTPES"/>
          <bitfield mask="0x00000008" name="PERRES"/>
          <bitfield mask="0x00000010" name="NAKEDES"/>
          <bitfield mask="0x00000020" name="OVERFIES"/>
          <bitfield mask="0x00000040" name="RXSTALLDES"/>
          <bitfield mask="0x00000080" name="SHORTPACKETIES"/>
          <bitfield mask="0x00001000" name="NBUSYBKES"/>
          <bitfield mask="0x00010000" name="PDISHDMAS"/>
          <bitfield mask="0x00020000" name="PFREEZES"/>
          <bitfield mask="0x00040000" name="RSTDTS"/>
        </register>
        <register offset="0x05f8" size="4" name="UPCON2SET" rw="W" caption="Pipe Control Set Register">
          <bitfield mask="0x00000001" name="RXINES"/>
          <bitfield mask="0x00000002" name="TXOUTES"/>
          <bitfield mask="0x00000004" name="TXSTPES"/>
          <bitfield mask="0x00000008" name="PERRES"/>
          <bitfield mask="0x00000010" name="NAKEDES"/>
          <bitfield mask="0x00000020" name="OVERFIES"/>
          <bitfield mask="0x00000040" name="RXSTALLDES"/>
          <bitfield mask="0x00000080" name="SHORTPACKETIES"/>
          <bitfield mask="0x00001000" name="NBUSYBKES"/>
          <bitfield mask="0x00010000" name="PDISHDMAS"/>
          <bitfield mask="0x00020000" name="PFREEZES"/>
          <bitfield mask="0x00040000" name="RSTDTS"/>
        </register>
        <register offset="0x05fc" size="4" name="UPCON3SET" rw="W" caption="Pipe Control Set Register">
          <bitfield mask="0x00000001" name="RXINES"/>
          <bitfield mask="0x00000002" name="TXOUTES"/>
          <bitfield mask="0x00000004" name="TXSTPES"/>
          <bitfield mask="0x00000008" name="PERRES"/>
          <bitfield mask="0x00000010" name="NAKEDES"/>
          <bitfield mask="0x00000020" name="OVERFIES"/>
          <bitfield mask="0x00000040" name="RXSTALLDES"/>
          <bitfield mask="0x00000080" name="SHORTPACKETIES"/>
          <bitfield mask="0x00001000" name="NBUSYBKES"/>
          <bitfield mask="0x00010000" name="PDISHDMAS"/>
          <bitfield mask="0x00020000" name="PFREEZES"/>
          <bitfield mask="0x00040000" name="RSTDTS"/>
        </register>
        <register offset="0x0600" size="4" name="UPCON4SET" rw="W" caption="Pipe Control Set Register">
          <bitfield mask="0x00000001" name="RXINES"/>
          <bitfield mask="0x00000002" name="TXOUTES"/>
          <bitfield mask="0x00000004" name="TXSTPES"/>
          <bitfield mask="0x00000008" name="PERRES"/>
          <bitfield mask="0x00000010" name="NAKEDES"/>
          <bitfield mask="0x00000020" name="OVERFIES"/>
          <bitfield mask="0x00000040" name="RXSTALLDES"/>
          <bitfield mask="0x00000080" name="SHORTPACKETIES"/>
          <bitfield mask="0x00001000" name="NBUSYBKES"/>
          <bitfield mask="0x00010000" name="PDISHDMAS"/>
          <bitfield mask="0x00020000" name="PFREEZES"/>
          <bitfield mask="0x00040000" name="RSTDTS"/>
        </register>
        <register offset="0x0604" size="4" name="UPCON5SET" rw="W" caption="Pipe Control Set Register">
          <bitfield mask="0x00000001" name="RXINES"/>
          <bitfield mask="0x00000002" name="TXOUTES"/>
          <bitfield mask="0x00000004" name="TXSTPES"/>
          <bitfield mask="0x00000008" name="PERRES"/>
          <bitfield mask="0x00000010" name="NAKEDES"/>
          <bitfield mask="0x00000020" name="OVERFIES"/>
          <bitfield mask="0x00000040" name="RXSTALLDES"/>
          <bitfield mask="0x00000080" name="SHORTPACKETIES"/>
          <bitfield mask="0x00001000" name="NBUSYBKES"/>
          <bitfield mask="0x00010000" name="PDISHDMAS"/>
          <bitfield mask="0x00020000" name="PFREEZES"/>
          <bitfield mask="0x00040000" name="RSTDTS"/>
        </register>
        <register offset="0x0608" size="4" name="UPCON6SET" rw="W" caption="Pipe Control Set Register">
          <bitfield mask="0x00000001" name="RXINES"/>
          <bitfield mask="0x00000002" name="TXOUTES"/>
          <bitfield mask="0x00000004" name="TXSTPES"/>
          <bitfield mask="0x00000008" name="PERRES"/>
          <bitfield mask="0x00000010" name="NAKEDES"/>
          <bitfield mask="0x00000020" name="OVERFIES"/>
          <bitfield mask="0x00000040" name="RXSTALLDES"/>
          <bitfield mask="0x00000080" name="SHORTPACKETIES"/>
          <bitfield mask="0x00001000" name="NBUSYBKES"/>
          <bitfield mask="0x00010000" name="PDISHDMAS"/>
          <bitfield mask="0x00020000" name="PFREEZES"/>
          <bitfield mask="0x00040000" name="RSTDTS"/>
        </register>
        <register offset="0x0620" size="4" name="UPCON0CLR" rw="W" caption="Pipe Control Clear Register">
          <bitfield mask="0x00000001" name="RXINEC"/>
          <bitfield mask="0x00000002" name="TXOUTEC"/>
          <bitfield mask="0x00000004" name="TXSTPEC"/>
          <bitfield mask="0x00000008" name="PERREC"/>
          <bitfield mask="0x00000010" name="NAKEDEC"/>
          <bitfield mask="0x00000020" name="OVERFIEC"/>
          <bitfield mask="0x00000040" name="RXSTALLDEC"/>
          <bitfield mask="0x00000080" name="SHORTPACKETIEC"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC"/>
          <bitfield mask="0x00004000" name="FIFOCONC"/>
          <bitfield mask="0x00010000" name="PDISHDMAC"/>
          <bitfield mask="0x00020000" name="PFREEZEC"/>
        </register>
        <register offset="0x0624" size="4" name="UPCON1CLR" rw="W" caption="Pipe Control Clear Register">
          <bitfield mask="0x00000001" name="RXINEC"/>
          <bitfield mask="0x00000002" name="TXOUTEC"/>
          <bitfield mask="0x00000004" name="TXSTPEC"/>
          <bitfield mask="0x00000008" name="PERREC"/>
          <bitfield mask="0x00000010" name="NAKEDEC"/>
          <bitfield mask="0x00000020" name="OVERFIEC"/>
          <bitfield mask="0x00000040" name="RXSTALLDEC"/>
          <bitfield mask="0x00000080" name="SHORTPACKETIEC"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC"/>
          <bitfield mask="0x00004000" name="FIFOCONC"/>
          <bitfield mask="0x00010000" name="PDISHDMAC"/>
          <bitfield mask="0x00020000" name="PFREEZEC"/>
        </register>
        <register offset="0x0628" size="4" name="UPCON2CLR" rw="W" caption="Pipe Control Clear Register">
          <bitfield mask="0x00000001" name="RXINEC"/>
          <bitfield mask="0x00000002" name="TXOUTEC"/>
          <bitfield mask="0x00000004" name="TXSTPEC"/>
          <bitfield mask="0x00000008" name="PERREC"/>
          <bitfield mask="0x00000010" name="NAKEDEC"/>
          <bitfield mask="0x00000020" name="OVERFIEC"/>
          <bitfield mask="0x00000040" name="RXSTALLDEC"/>
          <bitfield mask="0x00000080" name="SHORTPACKETIEC"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC"/>
          <bitfield mask="0x00004000" name="FIFOCONC"/>
          <bitfield mask="0x00010000" name="PDISHDMAC"/>
          <bitfield mask="0x00020000" name="PFREEZEC"/>
        </register>
        <register offset="0x062c" size="4" name="UPCON3CLR" rw="W" caption="Pipe Control Clear Register">
          <bitfield mask="0x00000001" name="RXINEC"/>
          <bitfield mask="0x00000002" name="TXOUTEC"/>
          <bitfield mask="0x00000004" name="TXSTPEC"/>
          <bitfield mask="0x00000008" name="PERREC"/>
          <bitfield mask="0x00000010" name="NAKEDEC"/>
          <bitfield mask="0x00000020" name="OVERFIEC"/>
          <bitfield mask="0x00000040" name="RXSTALLDEC"/>
          <bitfield mask="0x00000080" name="SHORTPACKETIEC"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC"/>
          <bitfield mask="0x00004000" name="FIFOCONC"/>
          <bitfield mask="0x00010000" name="PDISHDMAC"/>
          <bitfield mask="0x00020000" name="PFREEZEC"/>
        </register>
        <register offset="0x0630" size="4" name="UPCON4CLR" rw="W" caption="Pipe Control Clear Register">
          <bitfield mask="0x00000001" name="RXINEC"/>
          <bitfield mask="0x00000002" name="TXOUTEC"/>
          <bitfield mask="0x00000004" name="TXSTPEC"/>
          <bitfield mask="0x00000008" name="PERREC"/>
          <bitfield mask="0x00000010" name="NAKEDEC"/>
          <bitfield mask="0x00000020" name="OVERFIEC"/>
          <bitfield mask="0x00000040" name="RXSTALLDEC"/>
          <bitfield mask="0x00000080" name="SHORTPACKETIEC"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC"/>
          <bitfield mask="0x00004000" name="FIFOCONC"/>
          <bitfield mask="0x00010000" name="PDISHDMAC"/>
          <bitfield mask="0x00020000" name="PFREEZEC"/>
        </register>
        <register offset="0x0634" size="4" name="UPCON5CLR" rw="W" caption="Pipe Control Clear Register">
          <bitfield mask="0x00000001" name="RXINEC"/>
          <bitfield mask="0x00000002" name="TXOUTEC"/>
          <bitfield mask="0x00000004" name="TXSTPEC"/>
          <bitfield mask="0x00000008" name="PERREC"/>
          <bitfield mask="0x00000010" name="NAKEDEC"/>
          <bitfield mask="0x00000020" name="OVERFIEC"/>
          <bitfield mask="0x00000040" name="RXSTALLDEC"/>
          <bitfield mask="0x00000080" name="SHORTPACKETIEC"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC"/>
          <bitfield mask="0x00004000" name="FIFOCONC"/>
          <bitfield mask="0x00010000" name="PDISHDMAC"/>
          <bitfield mask="0x00020000" name="PFREEZEC"/>
        </register>
        <register offset="0x0638" size="4" name="UPCON6CLR" rw="W" caption="Pipe Control Clear Register">
          <bitfield mask="0x00000001" name="RXINEC"/>
          <bitfield mask="0x00000002" name="TXOUTEC"/>
          <bitfield mask="0x00000004" name="TXSTPEC"/>
          <bitfield mask="0x00000008" name="PERREC"/>
          <bitfield mask="0x00000010" name="NAKEDEC"/>
          <bitfield mask="0x00000020" name="OVERFIEC"/>
          <bitfield mask="0x00000040" name="RXSTALLDEC"/>
          <bitfield mask="0x00000080" name="SHORTPACKETIEC"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC"/>
          <bitfield mask="0x00004000" name="FIFOCONC"/>
          <bitfield mask="0x00010000" name="PDISHDMAC"/>
          <bitfield mask="0x00020000" name="PFREEZEC"/>
        </register>
        <register offset="0x0650" size="4" name="UPINRQ0" initval="0x0" rw="RW" caption="Pipe In Request">
          <bitfield mask="0x000000ff" name="INRQ"/>
          <bitfield mask="0x00000100" name="INMODE"/>
        </register>
        <register offset="0x0654" size="4" name="UPINRQ1" initval="0x0" rw="RW" caption="Pipe In Request">
          <bitfield mask="0x000000ff" name="INRQ"/>
          <bitfield mask="0x00000100" name="INMODE"/>
        </register>
        <register offset="0x0658" size="4" name="UPINRQ2" initval="0x0" rw="RW" caption="Pipe In Request">
          <bitfield mask="0x000000ff" name="INRQ"/>
          <bitfield mask="0x00000100" name="INMODE"/>
        </register>
        <register offset="0x065c" size="4" name="UPINRQ3" initval="0x0" rw="RW" caption="Pipe In Request">
          <bitfield mask="0x000000ff" name="INRQ"/>
          <bitfield mask="0x00000100" name="INMODE"/>
        </register>
        <register offset="0x0660" size="4" name="UPINRQ4" initval="0x0" rw="RW" caption="Pipe In Request">
          <bitfield mask="0x000000ff" name="INRQ"/>
          <bitfield mask="0x00000100" name="INMODE"/>
        </register>
        <register offset="0x0664" size="4" name="UPINRQ5" initval="0x0" rw="RW" caption="Pipe In Request">
          <bitfield mask="0x000000ff" name="INRQ"/>
          <bitfield mask="0x00000100" name="INMODE"/>
        </register>
        <register offset="0x0668" size="4" name="UPINRQ6" initval="0x0" rw="RW" caption="Pipe In Request">
          <bitfield mask="0x000000ff" name="INRQ"/>
          <bitfield mask="0x00000100" name="INMODE"/>
        </register>
        <register offset="0x0680" size="4" name="UPERR0" initval="0x0" rw="RW" caption="Pipe Error Register">
          <bitfield mask="0x00000001" name="DATATGL"/>
          <bitfield mask="0x00000002" name="DATAPID"/>
          <bitfield mask="0x00000004" name="PID"/>
          <bitfield mask="0x00000008" name="TIMEOUT"/>
          <bitfield mask="0x00000010" name="CRC16"/>
          <bitfield mask="0x00000060" name="COUNTER"/>
        </register>
        <register offset="0x0684" size="4" name="UPERR1" initval="0x0" rw="RW" caption="Pipe Error Register">
          <bitfield mask="0x00000001" name="DATATGL"/>
          <bitfield mask="0x00000002" name="DATAPID"/>
          <bitfield mask="0x00000004" name="PID"/>
          <bitfield mask="0x00000008" name="TIMEOUT"/>
          <bitfield mask="0x00000010" name="CRC16"/>
          <bitfield mask="0x00000060" name="COUNTER"/>
        </register>
        <register offset="0x0688" size="4" name="UPERR2" initval="0x0" rw="RW" caption="Pipe Error Register">
          <bitfield mask="0x00000001" name="DATATGL"/>
          <bitfield mask="0x00000002" name="DATAPID"/>
          <bitfield mask="0x00000004" name="PID"/>
          <bitfield mask="0x00000008" name="TIMEOUT"/>
          <bitfield mask="0x00000010" name="CRC16"/>
          <bitfield mask="0x00000060" name="COUNTER"/>
        </register>
        <register offset="0x068c" size="4" name="UPERR3" initval="0x0" rw="RW" caption="Pipe Error Register">
          <bitfield mask="0x00000001" name="DATATGL"/>
          <bitfield mask="0x00000002" name="DATAPID"/>
          <bitfield mask="0x00000004" name="PID"/>
          <bitfield mask="0x00000008" name="TIMEOUT"/>
          <bitfield mask="0x00000010" name="CRC16"/>
          <bitfield mask="0x00000060" name="COUNTER"/>
        </register>
        <register offset="0x0690" size="4" name="UPERR4" initval="0x0" rw="RW" caption="Pipe Error Register">
          <bitfield mask="0x00000001" name="DATATGL"/>
          <bitfield mask="0x00000002" name="DATAPID"/>
          <bitfield mask="0x00000004" name="PID"/>
          <bitfield mask="0x00000008" name="TIMEOUT"/>
          <bitfield mask="0x00000010" name="CRC16"/>
          <bitfield mask="0x00000060" name="COUNTER"/>
        </register>
        <register offset="0x0694" size="4" name="UPERR5" initval="0x0" rw="RW" caption="Pipe Error Register">
          <bitfield mask="0x00000001" name="DATATGL"/>
          <bitfield mask="0x00000002" name="DATAPID"/>
          <bitfield mask="0x00000004" name="PID"/>
          <bitfield mask="0x00000008" name="TIMEOUT"/>
          <bitfield mask="0x00000010" name="CRC16"/>
          <bitfield mask="0x00000060" name="COUNTER"/>
        </register>
        <register offset="0x0698" size="4" name="UPERR6" initval="0x0" rw="RW" caption="Pipe Error Register">
          <bitfield mask="0x00000001" name="DATATGL"/>
          <bitfield mask="0x00000002" name="DATAPID"/>
          <bitfield mask="0x00000004" name="PID"/>
          <bitfield mask="0x00000008" name="TIMEOUT"/>
          <bitfield mask="0x00000010" name="CRC16"/>
          <bitfield mask="0x00000060" name="COUNTER"/>
        </register>
        <register offset="0x06b0" size="4" name="UPDAT0" initval="0x0" rw="RW" caption="Pipe Data Register">
          <bitfield mask="0xffffffff" name="P_DATA"/>
        </register>
        <register offset="0x06b4" size="4" name="UPDAT1" initval="0x0" rw="RW" caption="Pipe Data Register">
          <bitfield mask="0xffffffff" name="P_DATA"/>
        </register>
        <register offset="0x06b8" size="4" name="UPDAT2" initval="0x0" rw="RW" caption="Pipe Data Register">
          <bitfield mask="0xffffffff" name="P_DATA"/>
        </register>
        <register offset="0x06bc" size="4" name="UPDAT3" initval="0x0" rw="RW" caption="Pipe Data Register">
          <bitfield mask="0xffffffff" name="P_DATA"/>
        </register>
        <register offset="0x06c0" size="4" name="UPDAT4" initval="0x0" rw="RW" caption="Pipe Data Register">
          <bitfield mask="0xffffffff" name="P_DATA"/>
        </register>
        <register offset="0x06c4" size="4" name="UPDAT5" initval="0x0" rw="RW" caption="Pipe Data Register">
          <bitfield mask="0xffffffff" name="P_DATA"/>
        </register>
        <register offset="0x06c8" size="4" name="UPDAT6" initval="0x0" rw="RW" caption="Pipe Data Register">
          <bitfield mask="0xffffffff" name="P_DATA"/>
        </register>
        <register offset="0x0710" size="4" name="UHDMA1_NEXTDESC" initval="0x0" rw="RW" caption="Host DMA Channel Next Descriptor Address">
          <bitfield mask="0xfffffff0" name="NXT_DESC_ADDR"/>
        </register>
        <register offset="0x0714" size="4" name="UHDMA1_ADDR" initval="0x0" rw="RW" caption="Host DMA Channel HSB Address">
          <bitfield mask="0xffffffff" name="HSB_ADDR" caption="HSB bus Address"/>
        </register>
        <register offset="0x0718" size="4" name="UHDMA1_CONTROL" initval="0x0" rw="RW" caption="Host DMA Channel Control Register">
          <bitfield mask="0x00000001" name="CH_EN"/>
          <bitfield mask="0x00000002" name="LD_NXT_CH_DESC_EN"/>
          <bitfield mask="0x00000004" name="BUFF_CLOSE_IN_EN"/>
          <bitfield mask="0x00000008" name="DMAEND_EN"/>
          <bitfield mask="0x00000010" name="EOT_IRQ_EN"/>
          <bitfield mask="0x00000020" name="EOBUFF_IRQ_EN"/>
          <bitfield mask="0x00000040" name="DESC_LD_IRQ_EN"/>
          <bitfield mask="0x00000080" name="BURST_LOCK_EN"/>
          <bitfield mask="0xffff0000" name="CH_BYTE_LENGTH"/>
        </register>
        <register offset="0x071c" size="4" name="UHDMA1_STATUS" initval="0x0" rw="RW" caption="Host DMA Channel Status Register">
          <bitfield mask="0x00000001" name="CH_EN"/>
          <bitfield mask="0x00000002" name="CH_ACTIVE"/>
          <bitfield mask="0x00000010" name="EOT_STA"/>
          <bitfield mask="0x00000020" name="EOCH_BUFF_STA"/>
          <bitfield mask="0x00000040" name="DESC_LD_STA"/>
          <bitfield mask="0xffff0000" name="CH_BYTE_CNT"/>
        </register>
        <register offset="0x0720" size="4" name="UHDMA2_NEXTDESC" initval="0x0" rw="RW" caption="Host DMA Channel Next Descriptor Address">
          <bitfield mask="0xfffffff0" name="NXT_DESC_ADDR"/>
        </register>
        <register offset="0x0724" size="4" name="UHDMA2_ADDR" initval="0x0" rw="RW" caption="Host DMA Channel HSB Address">
          <bitfield mask="0xffffffff" name="HSB_ADDR" caption="HSB bus Address"/>
        </register>
        <register offset="0x0728" size="4" name="UHDMA2_CONTROL" initval="0x0" rw="RW" caption="Host DMA Channel Control Register">
          <bitfield mask="0x00000001" name="CH_EN"/>
          <bitfield mask="0x00000002" name="LD_NXT_CH_DESC_EN"/>
          <bitfield mask="0x00000004" name="BUFF_CLOSE_IN_EN"/>
          <bitfield mask="0x00000008" name="DMAEND_EN"/>
          <bitfield mask="0x00000010" name="EOT_IRQ_EN"/>
          <bitfield mask="0x00000020" name="EOBUFF_IRQ_EN"/>
          <bitfield mask="0x00000040" name="DESC_LD_IRQ_EN"/>
          <bitfield mask="0x00000080" name="BURST_LOCK_EN"/>
          <bitfield mask="0xffff0000" name="CH_BYTE_LENGTH"/>
        </register>
        <register offset="0x072c" size="4" name="UHDMA2_STATUS" initval="0x0" rw="RW" caption="Host DMA Channel Status Register">
          <bitfield mask="0x00000001" name="CH_EN"/>
          <bitfield mask="0x00000002" name="CH_ACTIVE"/>
          <bitfield mask="0x00000010" name="EOT_STA"/>
          <bitfield mask="0x00000020" name="EOCH_BUFF_STA"/>
          <bitfield mask="0x00000040" name="DESC_LD_STA"/>
          <bitfield mask="0xffff0000" name="CH_BYTE_CNT"/>
        </register>
        <register offset="0x0730" size="4" name="UHDMA3_NEXTDESC" initval="0x0" rw="RW" caption="Host DMA Channel Next Descriptor Address">
          <bitfield mask="0xfffffff0" name="NXT_DESC_ADDR"/>
        </register>
        <register offset="0x0734" size="4" name="UHDMA3_ADDR" initval="0x0" rw="RW" caption="Host DMA Channel HSB Address">
          <bitfield mask="0xffffffff" name="HSB_ADDR" caption="HSB bus Address"/>
        </register>
        <register offset="0x0738" size="4" name="UHDMA3_CONTROL" initval="0x0" rw="RW" caption="Host DMA Channel Control Register">
          <bitfield mask="0x00000001" name="CH_EN"/>
          <bitfield mask="0x00000002" name="LD_NXT_CH_DESC_EN"/>
          <bitfield mask="0x00000004" name="BUFF_CLOSE_IN_EN"/>
          <bitfield mask="0x00000008" name="DMAEND_EN"/>
          <bitfield mask="0x00000010" name="EOT_IRQ_EN"/>
          <bitfield mask="0x00000020" name="EOBUFF_IRQ_EN"/>
          <bitfield mask="0x00000040" name="DESC_LD_IRQ_EN"/>
          <bitfield mask="0x00000080" name="BURST_LOCK_EN"/>
          <bitfield mask="0xffff0000" name="CH_BYTE_LENGTH"/>
        </register>
        <register offset="0x073c" size="4" name="UHDMA3_STATUS" initval="0x0" rw="RW" caption="Host DMA Channel Status Register">
          <bitfield mask="0x00000001" name="CH_EN"/>
          <bitfield mask="0x00000002" name="CH_ACTIVE"/>
          <bitfield mask="0x00000010" name="EOT_STA"/>
          <bitfield mask="0x00000020" name="EOCH_BUFF_STA"/>
          <bitfield mask="0x00000040" name="DESC_LD_STA"/>
          <bitfield mask="0xffff0000" name="CH_BYTE_CNT"/>
        </register>
        <register offset="0x0740" size="4" name="UHDMA4_NEXTDESC" initval="0x0" rw="RW" caption="Host DMA Channel Next Descriptor Address">
          <bitfield mask="0xfffffff0" name="NXT_DESC_ADDR"/>
        </register>
        <register offset="0x0744" size="4" name="UHDMA4_ADDR" initval="0x0" rw="RW" caption="Host DMA Channel HSB Address">
          <bitfield mask="0xffffffff" name="HSB_ADDR" caption="HSB bus Address"/>
        </register>
        <register offset="0x0748" size="4" name="UHDMA4_CONTROL" initval="0x0" rw="RW" caption="Host DMA Channel Control Register">
          <bitfield mask="0x00000001" name="CH_EN"/>
          <bitfield mask="0x00000002" name="LD_NXT_CH_DESC_EN"/>
          <bitfield mask="0x00000004" name="BUFF_CLOSE_IN_EN"/>
          <bitfield mask="0x00000008" name="DMAEND_EN"/>
          <bitfield mask="0x00000010" name="EOT_IRQ_EN"/>
          <bitfield mask="0x00000020" name="EOBUFF_IRQ_EN"/>
          <bitfield mask="0x00000040" name="DESC_LD_IRQ_EN"/>
          <bitfield mask="0x00000080" name="BURST_LOCK_EN"/>
          <bitfield mask="0xffff0000" name="CH_BYTE_LENGTH"/>
        </register>
        <register offset="0x074c" size="4" name="UHDMA4_STATUS" initval="0x0" rw="RW" caption="Host DMA Channel Status Register">
          <bitfield mask="0x00000001" name="CH_EN"/>
          <bitfield mask="0x00000002" name="CH_ACTIVE"/>
          <bitfield mask="0x00000010" name="EOT_STA"/>
          <bitfield mask="0x00000020" name="EOCH_BUFF_STA"/>
          <bitfield mask="0x00000040" name="DESC_LD_STA"/>
          <bitfield mask="0xffff0000" name="CH_BYTE_CNT"/>
        </register>
        <register offset="0x0750" size="4" name="UHDMA5_NEXTDESC" initval="0x0" rw="RW" caption="Host DMA Channel Next Descriptor Address">
          <bitfield mask="0xfffffff0" name="NXT_DESC_ADDR"/>
        </register>
        <register offset="0x0754" size="4" name="UHDMA5_ADDR" initval="0x0" rw="RW" caption="Host DMA Channel HSB Address">
          <bitfield mask="0xffffffff" name="HSB_ADDR" caption="HSB bus Address"/>
        </register>
        <register offset="0x0758" size="4" name="UHDMA5_CONTROL" initval="0x0" rw="RW" caption="Host DMA Channel Control Register">
          <bitfield mask="0x00000001" name="CH_EN"/>
          <bitfield mask="0x00000002" name="LD_NXT_CH_DESC_EN"/>
          <bitfield mask="0x00000004" name="BUFF_CLOSE_IN_EN"/>
          <bitfield mask="0x00000008" name="DMAEND_EN"/>
          <bitfield mask="0x00000010" name="EOT_IRQ_EN"/>
          <bitfield mask="0x00000020" name="EOBUFF_IRQ_EN"/>
          <bitfield mask="0x00000040" name="DESC_LD_IRQ_EN"/>
          <bitfield mask="0x00000080" name="BURST_LOCK_EN"/>
          <bitfield mask="0xffff0000" name="CH_BYTE_LENGTH"/>
        </register>
        <register offset="0x075c" size="4" name="UHDMA5_STATUS" initval="0x0" rw="RW" caption="Host DMA Channel Status Register">
          <bitfield mask="0x00000001" name="CH_EN"/>
          <bitfield mask="0x00000002" name="CH_ACTIVE"/>
          <bitfield mask="0x00000010" name="EOT_STA"/>
          <bitfield mask="0x00000020" name="EOCH_BUFF_STA"/>
          <bitfield mask="0x00000040" name="DESC_LD_STA"/>
          <bitfield mask="0xffff0000" name="CH_BYTE_CNT"/>
        </register>
        <register offset="0x0760" size="4" name="UHDMA6_NEXTDESC" initval="0x0" rw="RW" caption="Host DMA Channel Next Descriptor Address">
          <bitfield mask="0xfffffff0" name="NXT_DESC_ADDR"/>
        </register>
        <register offset="0x0764" size="4" name="UHDMA6_ADDR" initval="0x0" rw="RW" caption="Host DMA Channel HSB Address">
          <bitfield mask="0xffffffff" name="HSB_ADDR" caption="HSB bus Address"/>
        </register>
        <register offset="0x0768" size="4" name="UHDMA6_CONTROL" initval="0x0" rw="RW" caption="Host DMA Channel Control Register">
          <bitfield mask="0x00000001" name="CH_EN"/>
          <bitfield mask="0x00000002" name="LD_NXT_CH_DESC_EN"/>
          <bitfield mask="0x00000004" name="BUFF_CLOSE_IN_EN"/>
          <bitfield mask="0x00000008" name="DMAEND_EN"/>
          <bitfield mask="0x00000010" name="EOT_IRQ_EN"/>
          <bitfield mask="0x00000020" name="EOBUFF_IRQ_EN"/>
          <bitfield mask="0x00000040" name="DESC_LD_IRQ_EN"/>
          <bitfield mask="0x00000080" name="BURST_LOCK_EN"/>
          <bitfield mask="0xffff0000" name="CH_BYTE_LENGTH"/>
        </register>
        <register offset="0x076c" size="4" name="UHDMA6_STATUS" initval="0x0" rw="RW" caption="Host DMA Channel Status Register">
          <bitfield mask="0x00000001" name="CH_EN"/>
          <bitfield mask="0x00000002" name="CH_ACTIVE"/>
          <bitfield mask="0x00000010" name="EOT_STA"/>
          <bitfield mask="0x00000020" name="EOCH_BUFF_STA"/>
          <bitfield mask="0x00000040" name="DESC_LD_STA"/>
          <bitfield mask="0xffff0000" name="CH_BYTE_CNT"/>
        </register>
        <register offset="0x0800" size="4" name="USBCON" initval="0x3004000" rw="RW" caption="General Control Register">
          <bitfield mask="0x00000001" name="IDTE"/>
          <bitfield mask="0x00000002" name="VBUSTE"/>
          <bitfield mask="0x00000004" name="SRPE"/>
          <bitfield mask="0x00000008" name="VBERRE"/>
          <bitfield mask="0x00000010" name="BCERRE"/>
          <bitfield mask="0x00000020" name="ROLEEXE"/>
          <bitfield mask="0x00000040" name="HNPERRE"/>
          <bitfield mask="0x00000080" name="STOE"/>
          <bitfield mask="0x00000100" name="VBUSHWC"/>
          <bitfield mask="0x00000200" name="SRPSEL"/>
          <bitfield mask="0x00000400" name="SRPREQ"/>
          <bitfield mask="0x00000800" name="HNPREQ"/>
          <bitfield mask="0x00001000" name="OTGPADE"/>
          <bitfield mask="0x00002000" name="VBUSPO"/>
          <bitfield mask="0x00004000" name="FRZCLK"/>
          <bitfield mask="0x00008000" name="USBE"/>
          <bitfield mask="0x00030000" name="TIMVALUE"/>
          <bitfield mask="0x00300000" name="TIMPAGE" values="TIMPAGE"/>
          <bitfield mask="0x00400000" name="UNLOCK"/>
          <bitfield mask="0x01000000" name="UIDE"/>
          <bitfield mask="0x02000000" name="UIMOD"/>
        </register>
        <register offset="0x0804" size="4" name="USBSTA" initval="0x400" rw="R" caption="General Status Register">
          <bitfield mask="0x00000001" name="IDTI"/>
          <bitfield mask="0x00000002" name="VBUSTI"/>
          <bitfield mask="0x00000004" name="SRPI"/>
          <bitfield mask="0x00000008" name="VBERRI"/>
          <bitfield mask="0x00000010" name="BCERRI"/>
          <bitfield mask="0x00000020" name="ROLEEXI"/>
          <bitfield mask="0x00000040" name="HNPERRI"/>
          <bitfield mask="0x00000080" name="STOI"/>
          <bitfield mask="0x00000200" name="VBUSRQ"/>
          <bitfield mask="0x00000400" name="ID"/>
          <bitfield mask="0x00000800" name="VBUS"/>
          <bitfield mask="0x00003000" name="SPEED" values="SPEED"/>
          <bitfield mask="0x00004000" name="CLKUSABLE"/>
        </register>
        <register offset="0x0808" size="4" name="USBSTACLR" rw="W" caption="General Status Clear Register">
          <bitfield mask="0x00000001" name="IDTIC"/>
          <bitfield mask="0x00000002" name="VBUSTIC"/>
          <bitfield mask="0x00000004" name="SRPIC"/>
          <bitfield mask="0x00000008" name="VBERRIC"/>
          <bitfield mask="0x00000010" name="BCERRIC"/>
          <bitfield mask="0x00000020" name="ROLEEXIC"/>
          <bitfield mask="0x00000040" name="HNPERRIC"/>
          <bitfield mask="0x00000080" name="STOIC"/>
          <bitfield mask="0x00000200" name="VBUSRQC"/>
        </register>
        <register offset="0x080c" size="4" name="USBSTASET" rw="W" caption="General Status Set Register">
          <bitfield mask="0x00000001" name="IDTIS"/>
          <bitfield mask="0x00000002" name="VBUSTIS"/>
          <bitfield mask="0x00000004" name="SRPIS"/>
          <bitfield mask="0x00000008" name="VBERRIS"/>
          <bitfield mask="0x00000010" name="BCERRIS"/>
          <bitfield mask="0x00000020" name="ROLEEXIS"/>
          <bitfield mask="0x00000040" name="HNPERRIS"/>
          <bitfield mask="0x00000080" name="STOIS"/>
          <bitfield mask="0x00000200" name="VBUSRQS"/>
        </register>
        <register offset="0x0810" size="4" name="UATST1" initval="0x0" rw="RW" caption="Arbiter Test 1 Register">
          <bitfield mask="0x00007fff" name="CounterA"/>
          <bitfield mask="0x00008000" name="LoadCntA"/>
          <bitfield mask="0x003f0000" name="CounterB"/>
          <bitfield mask="0x00800000" name="LoadCntB"/>
          <bitfield mask="0x7f000000" name="SOFCntMax"/>
          <bitfield mask="0x80000000" name="LoadSOFCnt"/>
        </register>
        <register offset="0x0814" size="4" name="UATST2" initval="0x0" rw="RW" caption="Arbiter Test 2 Register">
          <bitfield mask="0x00000001" name="FullDetachEn"/>
          <bitfield mask="0x00000002" name="HSSerialMode"/>
          <bitfield mask="0x00000004" name="LoopBackMode"/>
          <bitfield mask="0x00000008" name="DisbaleGatedClock"/>
          <bitfield mask="0x00000010" name="ForceSuspendMTo1"/>
          <bitfield mask="0x00000020" name="ByPassDpll"/>
          <bitfield mask="0x00000040" name="HostHSDisconnectDisable"/>
          <bitfield mask="0x00000080" name="ForceHSResetTo50ms"/>
          <bitfield mask="0x00000100" name="UTMIReset"/>
        </register>
        <register offset="0x0818" size="4" name="UVERS" initval="0x310" rw="R" caption="IP Version Register">
          <bitfield mask="0x0000ffff" name="VERSION_NUM"/>
          <bitfield mask="0x00070000" name="METAL_FIX_NUM"/>
        </register>
        <register offset="0x081c" size="4" name="UFEATURES" initval="0x1B467" rw="R" caption="IP Features Register">
          <bitfield mask="0x0000000f" name="EPT_NBR_MAX"/>
          <bitfield mask="0x00000070" name="DMA_CHANNEL_NBR"/>
          <bitfield mask="0x00000080" name="DMA_BUFFER_SIZE" values="DMA_BUFFER_SIZE"/>
          <bitfield mask="0x00000f00" name="DMA_FIFO_WORD_DEPTH"/>
          <bitfield mask="0x00007000" name="FIFO_MAX_SIZE" values="FIFO_MAX_SIZE"/>
          <bitfield mask="0x00008000" name="BYTE_WRITE_DPRAM"/>
          <bitfield mask="0x00010000" name="DATA_BUS_8_16"/>
          <bitfield mask="0x00020000" name="EN_HIGH_BD_ISO_EPT_1"/>
          <bitfield mask="0x00040000" name="EN_HIGH_BD_ISO_EPT_2"/>
          <bitfield mask="0x00080000" name="EN_HIGH_BD_ISO_EPT_3"/>
          <bitfield mask="0x00100000" name="EN_HIGH_BD_ISO_EPT_4"/>
          <bitfield mask="0x00200000" name="EN_HIGH_BD_ISO_EPT_5"/>
          <bitfield mask="0x00400000" name="EN_HIGH_BD_ISO_EPT_6"/>
          <bitfield mask="0x00800000" name="EN_HIGH_BD_ISO_EPT_7"/>
          <bitfield mask="0x01000000" name="EN_HIGH_BD_ISO_EPT_8"/>
          <bitfield mask="0x02000000" name="EN_HIGH_BD_ISO_EPT_9"/>
          <bitfield mask="0x04000000" name="EN_HIGH_BD_ISO_EPT_10"/>
          <bitfield mask="0x08000000" name="EN_HIGH_BD_ISO_EPT_11"/>
          <bitfield mask="0x10000000" name="EN_HIGH_BD_ISO_EPT_12"/>
          <bitfield mask="0x20000000" name="EN_HIGH_BD_ISO_EPT_13"/>
          <bitfield mask="0x40000000" name="EN_HIGH_BD_ISO_EPT_14"/>
          <bitfield mask="0x80000000" name="EN_HIGH_BD_ISO_EPT_15"/>
        </register>
        <register offset="0x0820" size="4" name="UADDRSIZE" initval="0x1000" rw="R" caption="IP PB address size">
          <bitfield mask="0xffffffff" name="UADDRSIZE" caption="IP PB Address Size"/>
        </register>
        <register offset="0x0824" size="4" name="UNAME1" initval="0x48555342" rw="R" caption="IP name, HUSB">
          <bitfield mask="0xffffffff" name="UNAME1"/>
        </register>
        <register offset="0x0828" size="4" name="UNAME2" initval="0x4F5447" rw="R" caption="IP name, OTG">
          <bitfield mask="0xffffffff" name="UNAME2"/>
        </register>
        <register offset="0x082c" size="4" name="USBFSM" initval="0x9" rw="R" caption="USB internal finite state machine">
          <bitfield mask="0x0000000f" name="DRDSTATE" values="DRDSTATE" caption="DualRoleDevice state"/>
        </register>
      </register-group>
      <value-group name="DMA_BUFFER_SIZE">
        <value name="16_BITS" value="0"/>
        <value name="24_BITS" value="1"/>
      </value-group>
      <value-group name="FIFO_MAX_SIZE">
        <value name="LT_256" value="0"/>
        <value name="LT_512" value="1"/>
        <value name="LT_1024" value="2"/>
        <value name="LT_4096" value="3"/>
        <value name="LT_8192" value="4"/>
        <value name="LT_16384" value="5"/>
        <value name="GT_16384" value="6"/>
      </value-group>
      <value-group name="EPBK">
        <value name="SINGLE" value="0"/>
        <value name="DOUBLE" value="1"/>
        <value name="TRIPLE" value="2"/>
      </value-group>
      <value-group name="EPDIR">
        <value name="OUT" value="0"/>
        <value name="IN" value="1"/>
      </value-group>
      <value-group name="EPSIZE">
        <value name="8" value="0"/>
        <value name="16" value="1"/>
        <value name="32" value="2"/>
        <value name="64" value="3"/>
        <value name="128" value="4"/>
        <value name="256" value="5"/>
        <value name="512" value="6"/>
        <value name="1024" value="7"/>
      </value-group>
      <value-group name="EPTYPE">
        <value name="CONTROL" value="0"/>
        <value name="ISOCHRONOUS" value="1"/>
        <value name="BULK" value="2"/>
        <value name="INTERRUPT" value="3"/>
      </value-group>
      <value-group name="CTRLDIR">
        <value name="OUT" value="0"/>
        <value name="IN" value="1"/>
      </value-group>
      <value-group name="FIFO_MAX_SIZE">
        <value name="LT_256" value="0"/>
        <value name="LT_512" value="1"/>
        <value name="LT_1024" value="2"/>
        <value name="LT_2048" value="3"/>
        <value name="LT_4096" value="4"/>
        <value name="LT_8192" value="5"/>
        <value name="LT_16384" value="6"/>
        <value name="GE_16384" value="7"/>
      </value-group>
      <value-group name="PBK">
        <value name="SINGLE" value="0"/>
        <value name="DOUBLE" value="1"/>
        <value name="TRIPLE" value="2"/>
      </value-group>
      <value-group name="PSIZE">
        <value name="8" value="0"/>
        <value name="16" value="1"/>
        <value name="32" value="2"/>
        <value name="64" value="3"/>
        <value name="128" value="4"/>
        <value name="256" value="5"/>
        <value name="512" value="6"/>
        <value name="1024" value="7"/>
      </value-group>
      <value-group name="PTOKEN">
        <value name="SETUP" value="0"/>
        <value name="IN" value="1"/>
        <value name="OUT" value="2"/>
      </value-group>
      <value-group name="PTYPE">
        <value name="CONTROL" value="0"/>
        <value name="ISOCHRONOUS" value="1"/>
        <value name="BULK" value="2"/>
        <value name="INTERRUPT" value="3"/>
      </value-group>
      <value-group name="TIMPAGE">
        <value name="A_WAIT_VRISE" value="0"/>
        <value name="VB_BUS_PULSING" value="1"/>
        <value name="PD_TMOUT_CNT" value="2"/>
        <value name="SRP_DET_TMOUT" value="3"/>
      </value-group>
      <value-group name="DRDSTATE">
        <value name="A_IDLE" value="0"/>
        <value name="A_WAIT_VRISE" value="1"/>
        <value name="A_WAIT_BCON" value="2"/>
        <value name="A_HOST" value="3"/>
        <value name="A_SUSPEND" value="4"/>
        <value name="A_PERIPHERAL" value="5"/>
        <value name="A_WAIT_VFALL" value="6"/>
        <value name="A_VBUS_ERR" value="7"/>
        <value name="A_WAIT_DISCHARGE" value="8"/>
        <value name="B_IDLE" value="9"/>
        <value name="B_PERIPHERAL" value="10"/>
        <value name="B_WAIT_BEGIN_HNP" value="11"/>
        <value name="B_WAIT_DISCHARGE" value="12"/>
        <value name="B_WAIT_ACON" value="13"/>
        <value name="B_HOST" value="14"/>
        <value name="B_SRP_INIT" value="15"/>
      </value-group>
      <value-group name="SPEED">
        <value name="FULL" value="0"/>
        <value name="LOW" value="2"/>
      </value-group>
    </module><module id="I7142" version="2.3.0" name="WDT" caption="Watchdog Timer">
      <register-group name="WDT" caption="Watchdog Timer">
        <register offset="0x0000" size="4" name="CTRL" initval="0x0" rw="RW" caption="WDT Control">
          <bitfield mask="0x00000001" name="EN" caption="WDT Enable"/>
          <bitfield mask="0x00001f00" name="PSEL" caption="Prescale Select"/>
          <bitfield mask="0xff000000" name="KEY" caption="Key"/>
        </register>
        <register offset="0x0004" size="4" name="CLR" initval="0x0" rw="W" caption="WDT Clear"/>
      </register-group>
    </module><module name="FUSES" id="AT32UC3B" caption="Fuses">
			<register-group name="FLASH_FUSES"><!-- instanciate group with offset of FLASH controller -->
				<register offset="0x10" size="4" name="FGPFRLO" rw="RW" initval="0xFC07FFFF" caption="Flash Controller General Purpose Fuse Register Low">
          <bitfield mask="0x00000001" name="LOCK0"/>
          <bitfield mask="0x00000002" name="LOCK1"/>
          <bitfield mask="0x00000004" name="LOCK2"/>
          <bitfield mask="0x00000008" name="LOCK3"/>
          <bitfield mask="0x00000010" name="LOCK4"/>
          <bitfield mask="0x00000020" name="LOCK5"/>
          <bitfield mask="0x00000040" name="LOCK6"/>
          <bitfield mask="0x00000080" name="LOCK7"/>
          <bitfield mask="0x00000100" name="LOCK8"/>
          <bitfield mask="0x00000200" name="LOCK9"/>
          <bitfield mask="0x00000400" name="LOCK10"/>
          <bitfield mask="0x00000800" name="LOCK11"/>
          <bitfield mask="0x00001000" name="LOCK12"/>
          <bitfield mask="0x00002000" name="LOCK13"/>
          <bitfield mask="0x00004000" name="LOCK14"/>
          <bitfield mask="0x00008000" name="LOCK15"/>
          <bitfield mask="0x00010000" name="EPFL" values="EPFL" caption="External privileged fetch lock"/>
          <bitfield mask="0x000E0000" name="BOOTPROT" values="BOOTPROT" caption="Bootloader protection"/>
          <bitfield mask="0x03F00000" name="BODLEVEL" values="BODLEVEL" caption="Brown out detector trigger level"/>
          <bitfield mask="0x04000000" name="BODHYST" values="BODHYST" caption="Brown out detector hysteresis"/>
          <bitfield mask="0x18000000" name="BODEN" values="BODEN" caption="Brown out detector enable"/>
        </register>
      </register-group>
      <value-group name="EPFL">
        <value name="EPFL_LOCK" caption="External privileged fetch locked" value="0"/>
        <value name="EPFL_NO_LOCK" caption="External privileged fetch not locked" value="1"/>
      </value-group>
			<value-group name="BOOTPROT">
				<value name="BOOTAREA_64KB" caption="Boot area: 64 Kbyte" value="0"/>
				<value name="BOOTAREA_32KB" caption="Boot area: 32 Kbyte" value="1"/>
				<value name="BOOTAREA_16KB" caption="Boot area: 16 Kbyte" value="2"/>
				<value name="BOOTAREA_8KB" caption="Boot area: 8 Kbyte" value="3"/>
				<value name="BOOTAREA_4KB" caption="Boot area: 4 Kbyte" value="4"/>
				<value name="BOOTAREA_2KB" caption="Boot area: 2 Kbyte" value="5"/>
				<value name="BOOTAREA_1KB" caption="Boot area: 1 Kbyte" value="6"/>
				<value name="BOOTAREA_0B" caption="Boot area: 0 byte" value="7"/>
			</value-group>
			<value-group name="BODEN">
				<value name="BOD_DISABLED" caption="BOD disabled" value="0"/>
				<value name="BOD_ENABLED_RESET_ENABLED" caption="BOD enabled, BOD reset enabled" value="1"/>
				<value name="BOD_ENABLED_RESET_DISABLED" caption="BOD enabled, BOD reset disabled" value="2"/>
				<value name="BOD_DISABLED2" caption="BOD disabled" value="3"/>
			</value-group>
			<value-group name="BODHYST">
				<value name="BODHYST_DISABLED" caption="Disabled" value="0"/>
				<value name="BODHYST_ENABLED" caption="Enabled" value="1"/>
			</value-group>
			<value-group name="BODLEVEL">
				<value name="BOD_LEVEL_OFF" caption="BOD Level OFF (1.44V)" value="0"/>
				<value name="BOD_LEVEL_1V52" caption="BOD Level 1.52V" value="0x17"/>
				<value name="BOD_LEVEL_1V56" caption="BOD Level 1.61V" value="0x1F"/>
				<value name="BOD_LEVEL_1V71" caption="BOD Level 1.71V" value="0x27"/>
			</value-group>
		</module></modules></avr-tools-device-file>