OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Warning: /home/vscheyer/pdks/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib line 31, default_operating_condition tt_025C_1v80 not found.
Notice 0: Reading LEF file:  /openLANE_flow/designs/fsm/runs/04-05_14-41/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/fsm/runs/04-05_14-41/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/fsm/runs/04-05_14-41/tmp/placement/15-resizer_timing.def
Notice 0: Design: fsm
Notice 0:     Created 12 pins.
Notice 0:     Created 480 components and 1739 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 122 nets and 349 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/fsm/runs/04-05_14-41/tmp/placement/15-resizer_timing.def
Min routing layer: 2
Max routing layer: 6
Global adjustment: 0.0
Unidirectional routing: true
Grid origin: (0, 0)
[INFO GRT-0004] #DB Obstructions: 0
[INFO GRT-0005] #DB Obstacles: 6843
[INFO GRT-0006] #DB Macros: 0
[INFO GRT-0017] Found 0 clock nets
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 11
[INFO GRT-0018] Processing 4569 obstacles on layer 1
[INFO GRT-0019] Processing 1278 obstacles on layer 2
[INFO GRT-0022] Processing 5 obstacles on layer 5
[INFO GRT-0023] Processing 5 obstacles on layer 6
[INFO GRT-0020] Reducing resources of layer 1 by 99%
[INFO] WIRELEN : 362, WIRELEN1 : 0
[INFO] NumSeg  : 202
[INFO] NumShift: 0
First L Route
[INFO] WIRELEN : 362, WIRELEN1 : 362
[INFO] NumSeg  : 204
[INFO] NumShift: 4
[Overflow Report] Total hCap    : 13537
[Overflow Report] Total vCap    : 10372
[Overflow Report] Total Usage   : 362
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Second L Route
[Overflow Report] Total hCap    : 13537
[Overflow Report] Total vCap    : 10372
[Overflow Report] Total Usage   : 362
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

First Z Route
[Overflow Report] Total hCap    : 13537
[Overflow Report] Total vCap    : 10372
[Overflow Report] Total Usage   : 362
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] LV routing round 0, enlarge 10 
[INFO] 10 threshold, 10 expand
[Overflow Report] total Usage   : 362
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] LV routing round 1, enlarge 15 
[INFO] 5 threshold, 15 expand
[Overflow Report] total Usage   : 362
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] LV routing round 2, enlarge 20 
[INFO] 1 threshold, 20 expand
[Overflow Report] total Usage   : 362
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Usage checked
Maze routing finished
[INFO] P3 runtime: 0.000000 sec
[INFO] Final 2D results: 
[Overflow Report] total Usage   : 362
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Layer Assignment Begins
Layer assignment finished
[INFO] 2D + Layer Assignment Runtime: 4.110000 sec
Post Processing Begins 
Post Processsing finished
 Starting via filling
[INFO] Via related to pin nodes 471
[INFO] Via related stiner nodes 15
Via filling finished

Final usage/overflow report: 
[INFO] Usage per layer: 
    Layer 1 usage: 0
    Layer 2 usage: 179
    Layer 3 usage: 183
    Layer 4 usage: 0
    Layer 5 usage: 0
    Layer 6 usage: 0

[INFO] Capacity per layer: 
    Layer 1 capacity: 0
    Layer 2 capacity: 8017
    Layer 3 capacity: 7128
    Layer 4 capacity: 4640
    Layer 5 capacity: 3244
    Layer 6 capacity: 880

[INFO] Use percentage per layer: 
    Layer 1 use percentage: 0.0%
    Layer 2 use percentage: 2.23%
    Layer 3 use percentage: 2.57%
    Layer 4 use percentage: 0.00%
    Layer 5 use percentage: 0.00%
    Layer 6 use percentage: 0.00%

[INFO] Overflow per layer: 
    Layer 1 overflow: 0
    Layer 2 overflow: 0
    Layer 3 overflow: 0
    Layer 4 overflow: 0
    Layer 5 overflow: 0
    Layer 6 overflow: 0

[Overflow Report] Total Usage   : 362
[Overflow Report] Total Capacity: 23909
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] Final usage          : 362
[INFO] Final number of vias : 520
[INFO] Final usage 3D       : 1922
[INFO GRT-0018] Total wirelength: 4333 um
Repairing antennas...
[WARNING GRT-0025] No OR_DEFAULT vias defined
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
[INFO GRT-0012] #Antenna violations: 0
[INFO GRT-0014] Num routed nets: 121
Warning: /home/vscheyer/pdks/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib line 32, default_operating_condition ss_100C_1v60 not found.
Warning: /home/vscheyer/pdks/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib line 31, default_operating_condition ff_n40C_1v95 not found.
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 10.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 10.0
set_max_fanout $::env(SYNTH_MAX_FANOUT) [current_design]
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
No paths found.
Startpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _169_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.02    0.23    0.23 v _169_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.00                           water_time[4] (net)
                  0.03    0.00    0.23 v _098_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    0.27 ^ _098_/Y (sky130_fd_sc_hd__inv_2)
     3    0.01                           _054_ (net)
                  0.03    0.00    0.27 ^ _122_/A (sky130_fd_sc_hd__nor2_1)
                  0.02    0.03    0.30 v _122_/Y (sky130_fd_sc_hd__nor2_1)
     2    0.00                           _020_ (net)
                  0.02    0.00    0.30 v _169_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.30   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _169_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.30   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: l_thresh[1] (input port clocked by clk)
Endpoint: _181_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
                  0.03    0.01   10.01 ^ l_thresh[1] (in)
     1    0.01                           l_thresh[1] (net)
                  0.03    0.00   10.01 ^ input3/A (sky130_fd_sc_hd__buf_1)
                  0.19    0.22   10.23 ^ input3/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           net3 (net)
                  0.19    0.00   10.23 ^ _084_/A (sky130_fd_sc_hd__inv_2)
                  0.06    0.11   10.34 v _084_/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           _042_ (net)
                  0.06    0.00   10.35 v _085_/A2 (sky130_fd_sc_hd__a31o_1)
                  0.11    0.40   10.75 v _085_/X (sky130_fd_sc_hd__a31o_1)
     2    0.01                           _043_ (net)
                  0.11    0.00   10.75 v _086_/C1 (sky130_fd_sc_hd__o211a_1)
                  0.14    0.28   11.03 v _086_/X (sky130_fd_sc_hd__o211a_1)
     2    0.01                           _007_ (net)
                  0.14    0.00   11.03 v _089_/A (sky130_fd_sc_hd__or2_2)
                  0.17    0.77   11.80 v _089_/X (sky130_fd_sc_hd__or2_2)
     4    0.01                           _045_ (net)
                  0.17    0.00   11.80 v _099_/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.16   11.96 ^ _099_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _055_ (net)
                  0.11    0.00   11.96 ^ _100_/C1 (sky130_fd_sc_hd__o211a_1)
                  0.17    0.37   12.34 ^ _100_/X (sky130_fd_sc_hd__o211a_1)
     3    0.01                           _012_ (net)
                  0.17    0.00   12.34 ^ _123_/S (sky130_fd_sc_hd__mux2_1)
                  0.12    0.75   13.09 v _123_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           _075_ (net)
                  0.12    0.00   13.09 v _124_/B (sky130_fd_sc_hd__or3b_2)
                  0.16    1.03   14.12 v _124_/X (sky130_fd_sc_hd__or3b_2)
     1    0.00                           _076_ (net)
                  0.16    0.00   14.12 v _146_/B (sky130_fd_sc_hd__or3_1)
                  0.14    0.83   14.95 v _146_/X (sky130_fd_sc_hd__or3_1)
     1    0.00                           _038_ (net)
                  0.14    0.00   14.95 v _148_/A3 (sky130_fd_sc_hd__a31o_1)
                  0.07    0.42   15.38 v _148_/X (sky130_fd_sc_hd__a31o_1)
     1    0.00                           _024_ (net)
                  0.07    0.00   15.38 v _181_/D (sky130_fd_sc_hd__dfxtp_1)
                                 15.38   data arrival time

                  0.00   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                          0.00   50.00   clock reconvergence pessimism
                                 50.00 ^ _181_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.22   49.78   library setup time
                                 49.78   data required time
-----------------------------------------------------------------------------
                                 49.78   data required time
                                -15.38   data arrival time
-----------------------------------------------------------------------------
                                 34.40   slack (MET)


No paths found.
wns 0.00
tns 0.00
