
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.015983                       # Number of seconds simulated
sim_ticks                                 15982515000                       # Number of ticks simulated
final_tick                                15982515000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  55045                       # Simulator instruction rate (inst/s)
host_op_rate                                    95517                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               19196039                       # Simulator tick rate (ticks/s)
host_mem_usage                                2040136                       # Number of bytes of host memory used
host_seconds                                   832.59                       # Real time elapsed on the host
sim_insts                                    45830220                       # Number of instructions simulated
sim_ops                                      79527001                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::ruby.dir_cntrl0     10051520                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          10051520                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::ruby.dir_cntrl0      1085248                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1085248                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::ruby.dir_cntrl0       157055                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             157055                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::ruby.dir_cntrl0        16957                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             16957                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::ruby.dir_cntrl0    628907278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            628907278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::ruby.dir_cntrl0     67902204                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            67902204                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::ruby.dir_cntrl0    696809482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           696809482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                     157055                       # Number of read requests accepted
system.mem_ctrls0.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls0.writeReqs                     16957                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   157055                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   16957                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM              10051008                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                    512                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                1083584                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               10051520                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             1085248                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            10570                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             9912                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            10090                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            10010                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             9513                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             9141                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             9028                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             9022                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             9245                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             9568                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            9655                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            9642                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           10430                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           10322                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           10295                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           10604                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             1271                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1             1129                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             1212                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3             1085                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4              904                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5              788                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6              769                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7              780                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8              877                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              924                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10             989                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            1087                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            1395                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            1277                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            1211                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15            1233                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                  15981372500                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               157055                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               16957                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  76805                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  41885                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  21538                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  10321                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   4300                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   1551                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    481                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    125                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     32                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      7                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                   248                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                   286                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                   695                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                   987                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                  1061                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                  1069                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                  1052                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                  1057                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                  1049                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                  1053                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                  1053                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                  1046                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                  1051                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                  1037                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                  1040                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                  1038                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                  1040                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                  1037                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    34                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       103907                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   107.157978                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    85.049881                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   114.632448                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        76501     73.62%     73.62% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        19066     18.35%     91.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         3335      3.21%     95.18% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         2135      2.05%     97.24% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1397      1.34%     98.58% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          878      0.84%     99.43% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          213      0.20%     99.63% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          186      0.18%     99.81% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          196      0.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       103907                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples         1024                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    153.348633                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    58.781303                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev  1993.322867                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-2047         1022     99.80%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::2048-4095            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::63488-65535            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         1024                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         1024                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.534180                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.511321                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.886966                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             742     72.46%     72.46% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              26      2.54%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             248     24.22%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               7      0.68%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         1024                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                  4808612500                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat             7753243750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                 785235000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    30618.94                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               49368.94                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      628.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       67.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   628.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    67.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        5.44                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    4.91                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.53                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.54                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     13.01                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                   66560                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                   3509                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                42.38                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               20.69                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                     91840.63                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   40.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy               361633860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy               192212955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy              551822040                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy              41436360                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        1224977520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy          1500420690                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy            32051040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy     5198594940                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy      232809120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy       155019270                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy            9491177025                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           593.847528                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime         12607164250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     15781250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF    518396000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF    601509000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    605987250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   2840688750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN  11400152750                       # Time in different power states
system.mem_ctrls0_1.actEnergy               380276400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy               202114110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy              569493540                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy              46943460                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        1247719200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy          1570738170                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy            37573440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy     5119407690                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy      294476640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy       128215635                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy            9597055635                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           600.472181                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime         12435208750                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     28343000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF    528094000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF    446204000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    766655500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   2985751750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN  11227466750                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::ruby.dir_cntrl1     10029824                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          10029824                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::ruby.dir_cntrl1      1082560                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        1082560                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::ruby.dir_cntrl1       156716                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             156716                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::ruby.dir_cntrl1        16915                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             16915                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::ruby.dir_cntrl1    627549794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            627549794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::ruby.dir_cntrl1     67734021                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            67734021                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::ruby.dir_cntrl1    695283815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           695283815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                     156716                       # Number of read requests accepted
system.mem_ctrls1.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls1.writeReqs                     16915                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   156716                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   16915                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM              10029504                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                    320                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                1081408                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               10029824                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             1082560                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            10534                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             9909                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            10015                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             9927                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             9505                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             9179                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             8997                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             8988                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             9228                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             9549                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            9627                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            9669                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           10435                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           10326                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           10258                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           10565                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0             1264                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1             1126                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             1190                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             1086                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4              921                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5              804                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6              729                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7              785                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8              867                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9              936                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            1001                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            1100                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            1427                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            1261                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            1189                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15            1211                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                  15981908000                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               156716                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               16915                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  77528                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  41881                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  21197                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  10053                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   4057                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   1400                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    435                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    118                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     33                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      9                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                   268                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                   316                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                   734                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                   972                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                  1044                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                  1048                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                  1058                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                  1045                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                  1054                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                  1039                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                  1037                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                  1049                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                  1044                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                  1036                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                  1036                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                  1033                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                  1034                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                  1029                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    24                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       103550                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   107.293790                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    85.144820                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   114.692444                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        76112     73.50%     73.50% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        19081     18.43%     91.93% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         3341      3.23%     95.16% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         2170      2.10%     97.25% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1321      1.28%     98.53% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767          937      0.90%     99.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          216      0.21%     99.64% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          173      0.17%     99.81% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          199      0.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       103550                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples         1018                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    153.931238                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    58.558033                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev  2020.151203                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-2047         1016     99.80%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::2048-4095            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::63488-65535            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         1018                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         1018                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.598232                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.574256                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.907023                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             699     68.66%     68.66% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              35      3.44%     72.10% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             278     27.31%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               6      0.59%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         1018                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                  4701099000                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat             7639430250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                 783555000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    29998.53                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               48748.53                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      627.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       67.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   627.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    67.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        5.43                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    4.90                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.53                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.53                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     12.95                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                   66449                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                   3603                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                42.40                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               21.30                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                     92045.25                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   40.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy               359470440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy               191051685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy              550165560                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy              41264100                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        1226821440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy          1502240130                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy            32639040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy     5204909970                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy      232633440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy       151061715                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy            9492541950                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           593.932929                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime         12602302250                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE     16811750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF    519134000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF    582406500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    605640750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT   2843773250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN  11414748750                       # Time in different power states
system.mem_ctrls1_1.actEnergy               379919400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy               201920565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy              568750980                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy              46938240                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        1260012000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy          1580309040                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy            35805600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy     5125974090                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy      311387040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy       116332875                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy            9627692280                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           602.389066                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime         12423115750                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     24996250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF    533396000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF    370848250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    810706500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT   3000848750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN  11241719250                       # Time in different power states
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::ruby.dir_cntrl2     10040640                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total          10040640                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::ruby.dir_cntrl2      1082368                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total        1082368                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::ruby.dir_cntrl2       156885                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             156885                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::ruby.dir_cntrl2        16912                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total             16912                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::ruby.dir_cntrl2    628226534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            628226534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::ruby.dir_cntrl2     67722007                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            67722007                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::ruby.dir_cntrl2    695948541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           695948541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                     156885                       # Number of read requests accepted
system.mem_ctrls2.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls2.writeReqs                     16912                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   156885                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                   16912                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM              10040128                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                    512                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                1080448                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys               10040640                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys             1082368                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                     8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0            10557                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             9917                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2            10044                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             9912                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             9470                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             9144                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             9032                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             8980                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             9201                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             9560                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            9663                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            9662                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12           10440                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13           10353                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14           10275                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15           10667                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0             1247                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1             1117                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2             1193                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3             1085                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4              891                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5              789                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6              762                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7              776                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8              868                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9              937                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10             985                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11            1102                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12            1422                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13            1281                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14            1187                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15            1240                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                  15981559000                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               156885                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6               16912                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  77363                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                  42042                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                  21440                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                   9950                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                   4106                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                   1402                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                    417                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                    122                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     31                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      4                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                   248                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                   295                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                   701                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                   993                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                  1045                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                  1054                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                  1057                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                  1053                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                  1047                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                  1058                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                  1052                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                  1043                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                  1047                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                  1041                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                  1037                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                  1039                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                  1038                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                  1026                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                    23                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples       103698                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   107.235087                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    85.076665                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   114.737305                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        76362     73.64%     73.64% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255        18986     18.31%     91.95% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         3359      3.24%     95.19% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         2098      2.02%     97.21% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1363      1.31%     98.52% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767          934      0.90%     99.43% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          232      0.22%     99.65% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          169      0.16%     99.81% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          195      0.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total       103698                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples         1020                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean    153.781373                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    58.772701                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev  2022.760967                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-2047         1018     99.80%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::2048-4095            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::63488-65535            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total         1020                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples         1020                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     16.550980                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    16.528264                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.882914                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16             726     71.18%     71.18% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17              29      2.84%     74.02% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18             262     25.69%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19               3      0.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total         1020                       # Writes before turning the bus around for reads
system.mem_ctrls2.totQLat                  4693873250                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat             7635317000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                 784385000                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    29920.72                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               48670.72                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                      628.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                       67.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   628.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    67.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        5.44                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    4.91                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.53                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      1.53                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     13.03                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                   66516                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                   3541                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                42.40                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               20.94                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                     91955.32                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   40.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy               359077740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy               190846755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy              550179840                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy              41029200                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        1227436080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy          1500999810                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy            33477120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy     5177454780                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy      256166880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy       151513860                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy            9488481345                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower           593.678864                       # Core power per rank (mW)
system.mem_ctrls2_0.totalIdleTime         12603097750                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.memoryStateTime::IDLE     17875250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF    519412000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF    581836500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    666898500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT   2841731250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN  11354761500                       # Time in different power states
system.mem_ctrls2_1.actEnergy               381354540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy               202687155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy              569921940                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy              47094840                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        1255709520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy          1564598130                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy            38934240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy     5121324030                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy      317976960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy       118273485                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy            9618356100                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower           601.804728                       # Core power per rank (mW)
system.mem_ctrls2_1.totalIdleTime         12449285500                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.memoryStateTime::IDLE     31914500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF    531504000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF    389888500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    827840750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT   2969771750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN  11231595500                       # Time in different power states
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::ruby.dir_cntrl3     10050112                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total          10050112                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::ruby.dir_cntrl3      1081920                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total        1081920                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::ruby.dir_cntrl3       157033                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             157033                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::ruby.dir_cntrl3        16905                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total             16905                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::ruby.dir_cntrl3    628819181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            628819181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::ruby.dir_cntrl3     67693977                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            67693977                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::ruby.dir_cntrl3    696513158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           696513158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                     157033                       # Number of read requests accepted
system.mem_ctrls3.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls3.writeReqs                     16905                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   157033                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                   16905                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM              10049664                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                    448                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                1080768                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys               10050112                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys             1081920                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                     7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0            10631                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             9964                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2            10084                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             9915                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             9455                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             9114                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             9052                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             8979                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             9203                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             9569                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            9675                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            9702                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12           10442                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13           10319                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14           10306                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15           10616                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0             1262                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1             1165                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2             1204                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3             1079                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4              889                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5              770                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6              734                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7              779                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8              872                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9              943                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10             983                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11            1106                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12            1405                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13            1254                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14            1197                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15            1245                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                  15982179000                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               157033                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6               16905                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  77992                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                  42047                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                  21181                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                   9804                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                   4002                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                   1419                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    413                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                    115                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     32                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     12                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     4                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     3                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                   256                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                   302                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                   693                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                   980                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                  1052                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                  1054                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                  1065                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                  1051                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                  1046                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                  1053                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                  1049                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                  1048                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                  1038                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                  1037                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                  1042                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                  1039                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                  1030                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                  1030                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                    23                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples       104059                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   106.960859                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    84.875722                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   114.421849                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        76934     73.93%     73.93% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255        18764     18.03%     91.97% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         3343      3.21%     95.18% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         2138      2.05%     97.23% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1357      1.30%     98.54% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767          961      0.92%     99.46% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          212      0.20%     99.66% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023          159      0.15%     99.82% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          191      0.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total       104059                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples         1020                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean    153.942157                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    58.720309                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev  2068.031720                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-4095         1019     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::65536-69631            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total         1020                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples         1020                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     16.555882                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    16.533070                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     0.884838                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16             722     70.78%     70.78% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17              33      3.24%     74.02% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18             261     25.59%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19               4      0.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total         1020                       # Writes before turning the bus around for reads
system.mem_ctrls3.totQLat                  4720620750                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat             7664858250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                 785130000                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    30062.67                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               48812.67                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                      628.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                       67.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   628.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    67.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        5.44                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    4.91                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.53                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      1.53                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     12.94                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                   66332                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                   3520                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                42.24                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               20.82                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                     91884.34                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   40.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy               360934140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy               191833455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy              551165160                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy              41144040                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        1226206800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy          1513137960                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy            32867040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy     5159386920                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy      263638080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy       148602225                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy            9488985720                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower           593.710422                       # Core power per rank (mW)
system.mem_ctrls3_0.totalIdleTime         12578660500                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.memoryStateTime::IDLE     15944000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF    518892000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF    577478500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    686350000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT   2868730000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN  11315120500                       # Time in different power states
system.mem_ctrls3_1.actEnergy               382061400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy               203070450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy              570000480                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy              47006100                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        1248948480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy          1560710160                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy            37642080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy     5126045340                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy      299131680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy       127658385                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy            9602623575                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower           600.820558                       # Core power per rank (mW)
system.mem_ctrls3_1.totalIdleTime         12458928000                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.memoryStateTime::IDLE     29512750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF    528662000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF    440784250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    778786250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT   2962905000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN  11241864750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.cpu00.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.num_syscalls                109                       # Number of system calls
system.cpu00.pwrStateResidencyTicks::ON   15982515000                       # Cumulative time (in ticks) in various power states
system.cpu00.numCycles                       29372335                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                   3472141                       # Number of instructions committed
system.cpu00.committedOps                     5997413                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses             5925442                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu00.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts       477355                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                    5925442                       # number of integer instructions
system.cpu00.num_fp_insts                       72526                       # number of float instructions
system.cpu00.num_int_register_reads          11830930                       # number of times the integer registers were read
system.cpu00.num_int_register_writes          5090685                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu00.num_cc_register_reads            3270538                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes           2596217                       # number of times the CC registers were written
system.cpu00.num_mem_refs                     1377560                       # number of memory refs
system.cpu00.num_load_insts                   1004745                       # Number of load instructions
system.cpu00.num_store_insts                   372815                       # Number of store instructions
system.cpu00.num_idle_cycles             2382400.584226                       # Number of idle cycles
system.cpu00.num_busy_cycles             26989934.415774                       # Number of busy cycles
system.cpu00.not_idle_fraction               0.918890                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.081110                       # Percentage of idle cycles
system.cpu00.Branches                          548172                       # Number of branches fetched
system.cpu00.op_class::No_OpClass               22453      0.37%      0.37% # Class of executed instruction
system.cpu00.op_class::IntAlu                 4491746     74.89%     75.27% # Class of executed instruction
system.cpu00.op_class::IntMult                  16820      0.28%     75.55% # Class of executed instruction
system.cpu00.op_class::IntDiv                   36978      0.62%     76.17% # Class of executed instruction
system.cpu00.op_class::FloatAdd                 51856      0.86%     77.03% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     77.03% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     77.03% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     77.03% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     77.03% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     77.03% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     77.03% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     77.03% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     77.03% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     77.03% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     77.03% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     77.03% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     77.03% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     77.03% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     77.03% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     77.03% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     77.03% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     77.03% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     77.03% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     77.03% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     77.03% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     77.03% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     77.03% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     77.03% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     77.03% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     77.03% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     77.03% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     77.03% # Class of executed instruction
system.cpu00.op_class::MemRead                 989710     16.50%     93.53% # Class of executed instruction
system.cpu00.op_class::MemWrite                370986      6.19%     99.72% # Class of executed instruction
system.cpu00.op_class::FloatMemRead             15035      0.25%     99.97% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                  5997413                       # Class of executed instruction
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.cpu01.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.cpu01.workload.num_syscalls                 97                       # Number of system calls
system.cpu01.pwrStateResidencyTicks::ON   15982515000                       # Cumulative time (in ticks) in various power states
system.cpu01.numCycles                       22113671                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                   2999757                       # Number of instructions committed
system.cpu01.committedOps                     5248508                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses             5176623                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu01.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts       422100                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                    5176623                       # number of integer instructions
system.cpu01.num_fp_insts                       72434                       # number of float instructions
system.cpu01.num_int_register_reads          10359625                       # number of times the integer registers were read
system.cpu01.num_int_register_writes          4452424                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu01.num_cc_register_reads            2966133                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes           2320407                       # number of times the CC registers were written
system.cpu01.num_mem_refs                     1099788                       # number of memory refs
system.cpu01.num_load_insts                    782209                       # Number of load instructions
system.cpu01.num_store_insts                   317579                       # Number of store instructions
system.cpu01.num_idle_cycles             6815251.287406                       # Number of idle cycles
system.cpu01.num_busy_cycles             15298419.712594                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.691808                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.308192                       # Percentage of idle cycles
system.cpu01.Branches                          492822                       # Number of branches fetched
system.cpu01.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu01.op_class::IntAlu                 4020731     76.61%     77.03% # Class of executed instruction
system.cpu01.op_class::IntMult                  16802      0.32%     77.35% # Class of executed instruction
system.cpu01.op_class::IntDiv                   36964      0.70%     78.06% # Class of executed instruction
system.cpu01.op_class::FloatAdd                 51784      0.99%     79.05% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::MemRead                 767182     14.62%     93.66% # Class of executed instruction
system.cpu01.op_class::MemWrite                315750      6.02%     99.68% # Class of executed instruction
system.cpu01.op_class::FloatMemRead             15027      0.29%     99.97% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                  5248508                       # Class of executed instruction
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.cpu02.workload.num_syscalls                109                       # Number of system calls
system.cpu02.pwrStateResidencyTicks::ON   15982515000                       # Cumulative time (in ticks) in various power states
system.cpu02.numCycles                       27030529                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                   3321023                       # Number of instructions committed
system.cpu02.committedOps                     5757855                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses             5685884                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu02.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts       459667                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                    5685884                       # number of integer instructions
system.cpu02.num_fp_insts                       72526                       # number of float instructions
system.cpu02.num_int_register_reads          11360380                       # number of times the integer registers were read
system.cpu02.num_int_register_writes          4886503                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu02.num_cc_register_reads            3173258                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes           2507769                       # number of times the CC registers were written
system.cpu02.num_mem_refs                     1288596                       # number of memory refs
system.cpu02.num_load_insts                    933477                       # Number of load instructions
system.cpu02.num_store_insts                   355119                       # Number of store instructions
system.cpu02.num_idle_cycles             4172752.924891                       # Number of idle cycles
system.cpu02.num_busy_cycles             22857776.075109                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.845628                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.154372                       # Percentage of idle cycles
system.cpu02.Branches                          530492                       # Number of branches fetched
system.cpu02.op_class::No_OpClass               22453      0.39%      0.39% # Class of executed instruction
system.cpu02.op_class::IntAlu                 4341152     75.40%     75.79% # Class of executed instruction
system.cpu02.op_class::IntMult                  16820      0.29%     76.08% # Class of executed instruction
system.cpu02.op_class::IntDiv                   36978      0.64%     76.72% # Class of executed instruction
system.cpu02.op_class::FloatAdd                 51856      0.90%     77.62% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     77.62% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     77.62% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     77.62% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     77.62% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     77.62% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     77.62% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     77.62% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     77.62% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     77.62% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     77.62% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     77.62% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     77.62% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     77.62% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     77.62% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     77.62% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     77.62% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     77.62% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     77.62% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     77.62% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     77.62% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     77.62% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     77.62% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     77.62% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     77.62% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     77.62% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     77.62% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     77.62% # Class of executed instruction
system.cpu02.op_class::MemRead                 918442     15.95%     93.57% # Class of executed instruction
system.cpu02.op_class::MemWrite                353290      6.14%     99.71% # Class of executed instruction
system.cpu02.op_class::FloatMemRead             15035      0.26%     99.97% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                  5757855                       # Class of executed instruction
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.cpu03.workload.num_syscalls                121                       # Number of system calls
system.cpu03.pwrStateResidencyTicks::ON   15982515000                       # Cumulative time (in ticks) in various power states
system.cpu03.numCycles                       29686050                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                   3663304                       # Number of instructions committed
system.cpu03.committedOps                     6285114                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses             6213057                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                72618                       # Number of float alu accesses
system.cpu03.num_func_calls                     34552                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts       496611                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                    6213057                       # number of integer instructions
system.cpu03.num_fp_insts                       72618                       # number of float instructions
system.cpu03.num_int_register_reads          12405857                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          5339720                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads             122861                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes             62523                       # number of times the floating registers were written
system.cpu03.num_cc_register_reads            3376977                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes           2691941                       # number of times the CC registers were written
system.cpu03.num_mem_refs                     1491780                       # number of memory refs
system.cpu03.num_load_insts                   1099796                       # Number of load instructions
system.cpu03.num_store_insts                   391984                       # Number of store instructions
system.cpu03.num_idle_cycles             2116497.756584                       # Number of idle cycles
system.cpu03.num_busy_cycles             27569552.243416                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.928704                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.071296                       # Percentage of idle cycles
system.cpu03.Branches                          567605                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               22467      0.36%      0.36% # Class of executed instruction
system.cpu03.op_class::IntAlu                 4665115     74.22%     74.58% # Class of executed instruction
system.cpu03.op_class::IntMult                  16832      0.27%     74.85% # Class of executed instruction
system.cpu03.op_class::IntDiv                   36992      0.59%     75.44% # Class of executed instruction
system.cpu03.op_class::FloatAdd                 51928      0.83%     76.26% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     76.26% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     76.26% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     76.26% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     76.26% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     76.26% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     76.26% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     76.26% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     76.26% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     76.26% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     76.26% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     76.26% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     76.26% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     76.26% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     76.26% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     76.26% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     76.26% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     76.26% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     76.26% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     76.26% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     76.26% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     76.26% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     76.26% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     76.26% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     76.26% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     76.26% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     76.26% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     76.26% # Class of executed instruction
system.cpu03.op_class::MemRead                1084753     17.26%     93.52% # Class of executed instruction
system.cpu03.op_class::MemWrite                390155      6.21%     99.73% # Class of executed instruction
system.cpu03.op_class::FloatMemRead             15043      0.24%     99.97% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  6285114                       # Class of executed instruction
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.cpu04.workload.num_syscalls                103                       # Number of system calls
system.cpu04.pwrStateResidencyTicks::ON   15982515000                       # Cumulative time (in ticks) in various power states
system.cpu04.numCycles                       24636470                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                   3156105                       # Number of instructions committed
system.cpu04.committedOps                     5496051                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses             5424123                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu04.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts       440315                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                    5424123                       # number of integer instructions
system.cpu04.num_fp_insts                       72480                       # number of float instructions
system.cpu04.num_int_register_reads          10846323                       # number of times the integer registers were read
system.cpu04.num_int_register_writes          4663478                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu04.num_cc_register_reads            3066554                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes           2411294                       # number of times the CC registers were written
system.cpu04.num_mem_refs                     1191751                       # number of memory refs
system.cpu04.num_load_insts                    855934                       # Number of load instructions
system.cpu04.num_store_insts                   335817                       # Number of store instructions
system.cpu04.num_idle_cycles             5648355.362757                       # Number of idle cycles
system.cpu04.num_busy_cycles             18988114.637243                       # Number of busy cycles
system.cpu04.not_idle_fraction               0.770732                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.229268                       # Percentage of idle cycles
system.cpu04.Branches                          511047                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               22446      0.41%      0.41% # Class of executed instruction
system.cpu04.op_class::IntAlu                 4176249     75.99%     76.39% # Class of executed instruction
system.cpu04.op_class::IntMult                  16814      0.31%     76.70% # Class of executed instruction
system.cpu04.op_class::IntDiv                   36971      0.67%     77.37% # Class of executed instruction
system.cpu04.op_class::FloatAdd                 51820      0.94%     78.32% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::MemRead                 840903     15.30%     93.62% # Class of executed instruction
system.cpu04.op_class::MemWrite                333988      6.08%     99.69% # Class of executed instruction
system.cpu04.op_class::FloatMemRead             15031      0.27%     99.97% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                  5496051                       # Class of executed instruction
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.cpu05.workload.num_syscalls                109                       # Number of system calls
system.cpu05.pwrStateResidencyTicks::ON   15982515000                       # Cumulative time (in ticks) in various power states
system.cpu05.numCycles                       27138743                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                   3323815                       # Number of instructions committed
system.cpu05.committedOps                     5762497                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses             5690526                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu05.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts       460037                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                    5690526                       # number of integer instructions
system.cpu05.num_fp_insts                       72526                       # number of float instructions
system.cpu05.num_int_register_reads          11369308                       # number of times the integer registers were read
system.cpu05.num_int_register_writes          4890405                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu05.num_cc_register_reads            3175303                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes           2509599                       # number of times the CC registers were written
system.cpu05.num_mem_refs                     1290184                       # number of memory refs
system.cpu05.num_load_insts                    934715                       # Number of load instructions
system.cpu05.num_store_insts                   355469                       # Number of store instructions
system.cpu05.num_idle_cycles             4097582.970619                       # Number of idle cycles
system.cpu05.num_busy_cycles             23041160.029381                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.849014                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.150986                       # Percentage of idle cycles
system.cpu05.Branches                          530882                       # Number of branches fetched
system.cpu05.op_class::No_OpClass               22453      0.39%      0.39% # Class of executed instruction
system.cpu05.op_class::IntAlu                 4344206     75.39%     75.78% # Class of executed instruction
system.cpu05.op_class::IntMult                  16820      0.29%     76.07% # Class of executed instruction
system.cpu05.op_class::IntDiv                   36978      0.64%     76.71% # Class of executed instruction
system.cpu05.op_class::FloatAdd                 51856      0.90%     77.61% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     77.61% # Class of executed instruction
system.cpu05.op_class::MemRead                 919680     15.96%     93.57% # Class of executed instruction
system.cpu05.op_class::MemWrite                353640      6.14%     99.71% # Class of executed instruction
system.cpu05.op_class::FloatMemRead             15035      0.26%     99.97% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                  5762497                       # Class of executed instruction
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.cpu06.workload.num_syscalls                 97                       # Number of system calls
system.cpu06.pwrStateResidencyTicks::ON   15982515000                       # Cumulative time (in ticks) in various power states
system.cpu06.numCycles                       22082535                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                   2990605                       # Number of instructions committed
system.cpu06.committedOps                     5233756                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses             5161871                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu06.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts       420980                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                    5161871                       # number of integer instructions
system.cpu06.num_fp_insts                       72434                       # number of float instructions
system.cpu06.num_int_register_reads          10330921                       # number of times the integer registers were read
system.cpu06.num_int_register_writes          4439912                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu06.num_cc_register_reads            2959951                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes           2314851                       # number of times the CC registers were written
system.cpu06.num_mem_refs                     1094492                       # number of memory refs
system.cpu06.num_load_insts                    777989                       # Number of load instructions
system.cpu06.num_store_insts                   316503                       # Number of store instructions
system.cpu06.num_idle_cycles             6827165.241370                       # Number of idle cycles
system.cpu06.num_busy_cycles             15255369.758630                       # Number of busy cycles
system.cpu06.not_idle_fraction               0.690834                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.309166                       # Percentage of idle cycles
system.cpu06.Branches                          491658                       # Number of branches fetched
system.cpu06.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu06.op_class::IntAlu                 4011275     76.64%     77.07% # Class of executed instruction
system.cpu06.op_class::IntMult                  16802      0.32%     77.39% # Class of executed instruction
system.cpu06.op_class::IntDiv                   36964      0.71%     78.10% # Class of executed instruction
system.cpu06.op_class::FloatAdd                 51784      0.99%     79.09% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     79.09% # Class of executed instruction
system.cpu06.op_class::MemRead                 762962     14.58%     93.67% # Class of executed instruction
system.cpu06.op_class::MemWrite                314674      6.01%     99.68% # Class of executed instruction
system.cpu06.op_class::FloatMemRead             15027      0.29%     99.97% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                  5233756                       # Class of executed instruction
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.cpu07.workload.num_syscalls                 97                       # Number of system calls
system.cpu07.pwrStateResidencyTicks::ON   15982515000                       # Cumulative time (in ticks) in various power states
system.cpu07.numCycles                       12107719                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                   2664809                       # Number of instructions committed
system.cpu07.committedOps                     4697673                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses             4625788                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu07.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts       378922                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                    4625788                       # number of integer instructions
system.cpu07.num_fp_insts                       72434                       # number of float instructions
system.cpu07.num_int_register_reads           9290153                       # number of times the integer registers were read
system.cpu07.num_int_register_writes          3987943                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu07.num_cc_register_reads            2728669                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes           2104491                       # number of times the CC registers were written
system.cpu07.num_mem_refs                      905235                       # number of memory refs
system.cpu07.num_load_insts                    630862                       # Number of load instructions
system.cpu07.num_store_insts                   274373                       # Number of store instructions
system.cpu07.num_idle_cycles             7521555.327581                       # Number of idle cycles
system.cpu07.num_busy_cycles             4586163.672419                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.378780                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.621220                       # Percentage of idle cycles
system.cpu07.Branches                          449674                       # Number of branches fetched
system.cpu07.op_class::No_OpClass               22439      0.48%      0.48% # Class of executed instruction
system.cpu07.op_class::IntAlu                 3664449     78.01%     78.48% # Class of executed instruction
system.cpu07.op_class::IntMult                  16802      0.36%     78.84% # Class of executed instruction
system.cpu07.op_class::IntDiv                   36964      0.79%     79.63% # Class of executed instruction
system.cpu07.op_class::FloatAdd                 51784      1.10%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::MemRead                 615835     13.11%     93.84% # Class of executed instruction
system.cpu07.op_class::MemWrite                272544      5.80%     99.64% # Class of executed instruction
system.cpu07.op_class::FloatMemRead             15027      0.32%     99.96% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                  4697673                       # Class of executed instruction
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.cpu08.workload.num_syscalls                115                       # Number of system calls
system.cpu08.pwrStateResidencyTicks::ON   15982515000                       # Cumulative time (in ticks) in various power states
system.cpu08.numCycles                       31752273                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                   3783316                       # Number of instructions committed
system.cpu08.committedOps                     6492282                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses             6420268                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu08.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts       514068                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                    6420268                       # number of integer instructions
system.cpu08.num_fp_insts                       72572                       # number of float instructions
system.cpu08.num_int_register_reads          12802106                       # number of times the integer registers were read
system.cpu08.num_int_register_writes          5512051                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu08.num_cc_register_reads            3472707                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes           2779538                       # number of times the CC registers were written
system.cpu08.num_mem_refs                     1560390                       # number of memory refs
system.cpu08.num_load_insts                   1150870                       # Number of load instructions
system.cpu08.num_store_insts                   409520                       # Number of store instructions
system.cpu08.num_idle_cycles             211340.906289                       # Number of idle cycles
system.cpu08.num_busy_cycles             31540932.093711                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.993344                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.006656                       # Percentage of idle cycles
system.cpu08.Branches                          584938                       # Number of branches fetched
system.cpu08.op_class::No_OpClass               22460      0.35%      0.35% # Class of executed instruction
system.cpu08.op_class::IntAlu                 4803729     73.99%     74.34% # Class of executed instruction
system.cpu08.op_class::IntMult                  16826      0.26%     74.60% # Class of executed instruction
system.cpu08.op_class::IntDiv                   36985      0.57%     75.17% # Class of executed instruction
system.cpu08.op_class::FloatAdd                 51892      0.80%     75.97% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     75.97% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     75.97% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     75.97% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     75.97% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     75.97% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     75.97% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     75.97% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     75.97% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     75.97% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     75.97% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     75.97% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     75.97% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     75.97% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     75.97% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     75.97% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     75.97% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     75.97% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     75.97% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     75.97% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     75.97% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     75.97% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     75.97% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     75.97% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     75.97% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     75.97% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     75.97% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     75.97% # Class of executed instruction
system.cpu08.op_class::MemRead                1135831     17.50%     93.46% # Class of executed instruction
system.cpu08.op_class::MemWrite                407691      6.28%     99.74% # Class of executed instruction
system.cpu08.op_class::FloatMemRead             15039      0.23%     99.97% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                  6492282                       # Class of executed instruction
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.cpu09.workload.num_syscalls                 97                       # Number of system calls
system.cpu09.pwrStateResidencyTicks::ON   15982515000                       # Cumulative time (in ticks) in various power states
system.cpu09.numCycles                       19427512                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                   2817328                       # Number of instructions committed
system.cpu09.committedOps                     4959084                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses             4887199                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu09.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts       400701                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                    4887199                       # number of integer instructions
system.cpu09.num_fp_insts                       72434                       # number of float instructions
system.cpu09.num_int_register_reads           9791412                       # number of times the integer registers were read
system.cpu09.num_int_register_writes          4205798                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu09.num_cc_register_reads            2848417                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes           2213455                       # number of times the CC registers were written
system.cpu09.num_mem_refs                      992492                       # number of memory refs
system.cpu09.num_load_insts                    696269                       # Number of load instructions
system.cpu09.num_store_insts                   296223                       # Number of store instructions
system.cpu09.num_idle_cycles             7619976.625044                       # Number of idle cycles
system.cpu09.num_busy_cycles             11807535.374956                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.607774                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.392226                       # Percentage of idle cycles
system.cpu09.Branches                          471380                       # Number of branches fetched
system.cpu09.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu09.op_class::IntAlu                 3838603     77.41%     77.86% # Class of executed instruction
system.cpu09.op_class::IntMult                  16802      0.34%     78.20% # Class of executed instruction
system.cpu09.op_class::IntDiv                   36964      0.75%     78.94% # Class of executed instruction
system.cpu09.op_class::FloatAdd                 51784      1.04%     79.99% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::MemRead                 681242     13.74%     93.72% # Class of executed instruction
system.cpu09.op_class::MemWrite                294394      5.94%     99.66% # Class of executed instruction
system.cpu09.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                  4959084                       # Class of executed instruction
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.cpu10.workload.num_syscalls                 97                       # Number of system calls
system.cpu10.pwrStateResidencyTicks::ON   15982515000                       # Cumulative time (in ticks) in various power states
system.cpu10.numCycles                       19399834                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   2819380                       # Number of instructions committed
system.cpu10.committedOps                     4962641                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses             4890756                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu10.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts       401002                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                    4890756                       # number of integer instructions
system.cpu10.num_fp_insts                       72434                       # number of float instructions
system.cpu10.num_int_register_reads           9798060                       # number of times the integer registers were read
system.cpu10.num_int_register_writes          4208753                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu10.num_cc_register_reads            2850100                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes           2214905                       # number of times the CC registers were written
system.cpu10.num_mem_refs                      993586                       # number of memory refs
system.cpu10.num_load_insts                    697117                       # Number of load instructions
system.cpu10.num_store_insts                   296469                       # Number of store instructions
system.cpu10.num_idle_cycles             7625918.592944                       # Number of idle cycles
system.cpu10.num_busy_cycles             11773915.407056                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.606908                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.393092                       # Percentage of idle cycles
system.cpu10.Branches                          471736                       # Number of branches fetched
system.cpu10.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu10.op_class::IntAlu                 3841066     77.40%     77.85% # Class of executed instruction
system.cpu10.op_class::IntMult                  16802      0.34%     78.19% # Class of executed instruction
system.cpu10.op_class::IntDiv                   36964      0.74%     78.94% # Class of executed instruction
system.cpu10.op_class::FloatAdd                 51784      1.04%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::MemRead                 682090     13.74%     93.72% # Class of executed instruction
system.cpu10.op_class::MemWrite                294640      5.94%     99.66% # Class of executed instruction
system.cpu10.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                  4962641                       # Class of executed instruction
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.cpu11.workload.num_syscalls                 97                       # Number of system calls
system.cpu11.pwrStateResidencyTicks::ON   15982515000                       # Cumulative time (in ticks) in various power states
system.cpu11.numCycles                       27144466                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                   3307741                       # Number of instructions committed
system.cpu11.committedOps                     5755146                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses             5683261                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu11.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts       461832                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                    5683261                       # number of integer instructions
system.cpu11.num_fp_insts                       72434                       # number of float instructions
system.cpu11.num_int_register_reads          11343104                       # number of times the integer registers were read
system.cpu11.num_int_register_writes          4879614                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu11.num_cc_register_reads            3184676                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes           2519071                       # number of times the CC registers were written
system.cpu11.num_mem_refs                     1278572                       # number of memory refs
system.cpu11.num_load_insts                    921281                       # Number of load instructions
system.cpu11.num_store_insts                   357291                       # Number of store instructions
system.cpu11.num_idle_cycles             4093587.137097                       # Number of idle cycles
system.cpu11.num_busy_cycles             23050878.862903                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.849193                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.150807                       # Percentage of idle cycles
system.cpu11.Branches                          532564                       # Number of branches fetched
system.cpu11.op_class::No_OpClass               22439      0.39%      0.39% # Class of executed instruction
system.cpu11.op_class::IntAlu                 4348579     75.56%     75.95% # Class of executed instruction
system.cpu11.op_class::IntMult                  16808      0.29%     76.24% # Class of executed instruction
system.cpu11.op_class::IntDiv                   36964      0.64%     76.88% # Class of executed instruction
system.cpu11.op_class::FloatAdd                 51784      0.90%     77.78% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     77.78% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     77.78% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     77.78% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     77.78% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     77.78% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     77.78% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     77.78% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     77.78% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     77.78% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     77.78% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     77.78% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     77.78% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     77.78% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     77.78% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     77.78% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     77.78% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     77.78% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     77.78% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     77.78% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     77.78% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     77.78% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     77.78% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     77.78% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     77.78% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     77.78% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     77.78% # Class of executed instruction
system.cpu11.op_class::MemRead                 906254     15.75%     93.53% # Class of executed instruction
system.cpu11.op_class::MemWrite                355462      6.18%     99.71% # Class of executed instruction
system.cpu11.op_class::FloatMemRead             15027      0.26%     99.97% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                  5755146                       # Class of executed instruction
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.cpu12.workload.num_syscalls                121                       # Number of system calls
system.cpu12.pwrStateResidencyTicks::ON   15982515000                       # Cumulative time (in ticks) in various power states
system.cpu12.numCycles                       31965030                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                   4033064                       # Number of instructions committed
system.cpu12.committedOps                     6872417                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses             6800360                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                72618                       # Number of float alu accesses
system.cpu12.num_func_calls                     34552                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts       540119                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                    6800360                       # number of integer instructions
system.cpu12.num_fp_insts                       72618                       # number of float instructions
system.cpu12.num_int_register_reads          13558623                       # number of times the integer registers were read
system.cpu12.num_int_register_writes          5840005                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads             122861                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes             62523                       # number of times the floating registers were written
system.cpu12.num_cc_register_reads            3616283                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes           2909457                       # number of times the CC registers were written
system.cpu12.num_mem_refs                     1709249                       # number of memory refs
system.cpu12.num_load_insts                   1273780                       # Number of load instructions
system.cpu12.num_store_insts                   435469                       # Number of store instructions
system.cpu12.num_idle_cycles                 0.002000                       # Number of idle cycles
system.cpu12.num_busy_cycles             31965029.998000                       # Number of busy cycles
system.cpu12.not_idle_fraction               1.000000                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.000000                       # Percentage of idle cycles
system.cpu12.Branches                          611138                       # Number of branches fetched
system.cpu12.op_class::No_OpClass               22467      0.33%      0.33% # Class of executed instruction
system.cpu12.op_class::IntAlu                 5034949     73.26%     73.59% # Class of executed instruction
system.cpu12.op_class::IntMult                  16832      0.24%     73.83% # Class of executed instruction
system.cpu12.op_class::IntDiv                   36992      0.54%     74.37% # Class of executed instruction
system.cpu12.op_class::FloatAdd                 51928      0.76%     75.13% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     75.13% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     75.13% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     75.13% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     75.13% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     75.13% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     75.13% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     75.13% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     75.13% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     75.13% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     75.13% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     75.13% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     75.13% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     75.13% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     75.13% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     75.13% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     75.13% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     75.13% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     75.13% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     75.13% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     75.13% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     75.13% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     75.13% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     75.13% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     75.13% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     75.13% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     75.13% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     75.13% # Class of executed instruction
system.cpu12.op_class::MemRead                1258737     18.32%     93.44% # Class of executed instruction
system.cpu12.op_class::MemWrite                433640      6.31%     99.75% # Class of executed instruction
system.cpu12.op_class::FloatMemRead             15043      0.22%     99.97% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                  6872417                       # Class of executed instruction
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.cpu13.workload.num_syscalls                109                       # Number of system calls
system.cpu13.pwrStateResidencyTicks::ON   15982515000                       # Cumulative time (in ticks) in various power states
system.cpu13.numCycles                       29479317                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                   3477832                       # Number of instructions committed
system.cpu13.committedOps                     6006564                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses             5934593                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu13.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts       478047                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                    5934593                       # number of integer instructions
system.cpu13.num_fp_insts                       72526                       # number of float instructions
system.cpu13.num_int_register_reads          11848769                       # number of times the integer registers were read
system.cpu13.num_int_register_writes          5098452                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu13.num_cc_register_reads            3274354                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes           2599657                       # number of times the CC registers were written
system.cpu13.num_mem_refs                     1380866                       # number of memory refs
system.cpu13.num_load_insts                   1007379                       # Number of load instructions
system.cpu13.num_store_insts                   373487                       # Number of store instructions
system.cpu13.num_idle_cycles             2292415.228529                       # Number of idle cycles
system.cpu13.num_busy_cycles             27186901.771471                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.922236                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.077764                       # Percentage of idle cycles
system.cpu13.Branches                          548884                       # Number of branches fetched
system.cpu13.op_class::No_OpClass               22453      0.37%      0.37% # Class of executed instruction
system.cpu13.op_class::IntAlu                 4497591     74.88%     75.25% # Class of executed instruction
system.cpu13.op_class::IntMult                  16820      0.28%     75.53% # Class of executed instruction
system.cpu13.op_class::IntDiv                   36978      0.62%     76.15% # Class of executed instruction
system.cpu13.op_class::FloatAdd                 51856      0.86%     77.01% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::MemRead                 992344     16.52%     93.53% # Class of executed instruction
system.cpu13.op_class::MemWrite                371658      6.19%     99.72% # Class of executed instruction
system.cpu13.op_class::FloatMemRead             15035      0.25%     99.97% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                  6006564                       # Class of executed instruction
system.fpga0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga0.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.fpga0.itb.walker.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.fpga0.pwrStateResidencyTicks::ON   15982515000                       # Cumulative time (in ticks) in various power states
system.fpga0.numCycles                        4668325                       # number of cpu cycles simulated
system.fpga0.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga0.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.fpga1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga1.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.fpga1.itb.walker.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.fpga1.pwrStateResidencyTicks::ON   15982515000                       # Cumulative time (in ticks) in various power states
system.fpga1.numCycles                        4327042                       # number of cpu cycles simulated
system.fpga1.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga1.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq              547213                       # Transaction distribution
system.piobus.trans_dist::ReadResp             547213                       # Transaction distribution
system.piobus.trans_dist::WriteReq                460                       # Transaction distribution
system.piobus.trans_dist::WriteResp               460                       # Transaction distribution
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       101780                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       101780                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port        46886                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        46886                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port        84100                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        84100                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       120778                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       120778                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port        64872                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::total        64872                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port        84490                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::total        84490                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port        45722                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::total        45722                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port         3738                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::total         3738                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       138328                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       138328                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port        25444                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::total        25444                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port        25800                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::total        25800                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port        86606                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::total        86606                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       164310                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       164310                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port       102492                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::total       102492                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total                1095346                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       407120                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       407120                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       187544                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       187544                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       336400                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       336400                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       483112                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       483112                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       259488                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       259488                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       337960                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       337960                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       182888                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       182888                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port        14952                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::total        14952                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       553312                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       553312                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port       101776                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::total       101776                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port       103200                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::total       103200                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       346424                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       346424                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       657240                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       657240                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port       409968                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::total       409968                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                 4381384                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy           433830000                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.piobus.reqLayer1.occupancy           326075000                       # Layer occupancy (ticks)
system.piobus.reqLayer1.utilization               2.0                       # Layer utilization (%)
system.piobus.respLayer2.occupancy          113686500                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.piobus.respLayer4.occupancy           52119000                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization              0.3                       # Layer utilization (%)
system.piobus.respLayer6.occupancy           93221000                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization              0.6                       # Layer utilization (%)
system.piobus.respLayer8.occupancy          131133500                       # Layer occupancy (ticks)
system.piobus.respLayer8.utilization              0.8                       # Layer utilization (%)
system.piobus.respLayer10.occupancy          71610500                       # Layer occupancy (ticks)
system.piobus.respLayer10.utilization             0.4                       # Layer utilization (%)
system.piobus.respLayer12.occupancy          93692500                       # Layer occupancy (ticks)
system.piobus.respLayer12.utilization             0.6                       # Layer utilization (%)
system.piobus.respLayer14.occupancy          50818000                       # Layer occupancy (ticks)
system.piobus.respLayer14.utilization             0.3                       # Layer utilization (%)
system.piobus.respLayer16.occupancy           3716000                       # Layer occupancy (ticks)
system.piobus.respLayer16.utilization             0.0                       # Layer utilization (%)
system.piobus.respLayer18.occupancy         151489000                       # Layer occupancy (ticks)
system.piobus.respLayer18.utilization             0.9                       # Layer utilization (%)
system.piobus.respLayer20.occupancy          28218500                       # Layer occupancy (ticks)
system.piobus.respLayer20.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer22.occupancy          28528000                       # Layer occupancy (ticks)
system.piobus.respLayer22.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer24.occupancy          96702000                       # Layer occupancy (ticks)
system.piobus.respLayer24.utilization             0.6                       # Layer utilization (%)
system.piobus.respLayer26.occupancy         174940500                       # Layer occupancy (ticks)
system.piobus.respLayer26.utilization             1.1                       # Layer utilization (%)
system.piobus.respLayer28.occupancy         114592000                       # Layer occupancy (ticks)
system.piobus.respLayer28.utilization             0.7                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.delayHist::bucket_size                  8                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  79                       # delay histogram for all message
system.ruby.delayHist::samples                4755367                       # delay histogram for all message
system.ruby.delayHist::mean                 13.361686                       # delay histogram for all message
system.ruby.delayHist::gmean                11.865910                       # delay histogram for all message
system.ruby.delayHist::stdev                 7.082347                       # delay histogram for all message
system.ruby.delayHist                    |      641407     13.49%     13.49% |     3134816     65.92%     79.41% |      364442      7.66%     87.07% |      432610      9.10%     96.17% |      181969      3.83%    100.00% |         123      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                  4755367                       # delay histogram for all message
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples     78036701                      
system.ruby.outstanding_req_hist_seqr::mean     1.000128                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000089                      
system.ruby.outstanding_req_hist_seqr::stdev     0.011309                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |    78026719     99.99%     99.99% |        9982      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total     78036701                      
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples       78036701                      
system.ruby.latency_hist_seqr::mean          3.408661                      
system.ruby.latency_hist_seqr::gmean         1.494901                      
system.ruby.latency_hist_seqr::stdev        18.758852                      
system.ruby.latency_hist_seqr            |    78004023     99.96%     99.96% |       21062      0.03%     99.99% |       10730      0.01%    100.00% |         716      0.00%    100.00% |         164      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total         78036701                      
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples     77217562                      
system.ruby.hit_latency_hist_seqr::mean      1.768576                      
system.ruby.hit_latency_hist_seqr::gmean     1.426405                      
system.ruby.hit_latency_hist_seqr::stdev     1.309587                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |    57435041     74.38%     74.38% |           0      0.00%     74.38% |           0      0.00%     74.38% |    19782521     25.62%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total     77217562                      
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples       819139                      
system.ruby.miss_latency_hist_seqr::mean   158.014137                      
system.ruby.miss_latency_hist_seqr::gmean   124.383899                      
system.ruby.miss_latency_hist_seqr::stdev    95.946685                      
system.ruby.miss_latency_hist_seqr       |      786461     96.01%     96.01% |       21062      2.57%     98.58% |       10730      1.31%     99.89% |         716      0.09%     99.98% |         164      0.02%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       819139                      
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.L1Dcache.demand_hits      1259289                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        68094                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses      1327383                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      4595192                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         1700                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      4596892                       # Number of cache demand accesses
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.L1Dcache.demand_hits      1036403                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        40655                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      1077058                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      4013459                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses         1684                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      4015143                       # Number of cache demand accesses
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.fully_busy_cycles             3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl10.L1Dcache.demand_hits       951539                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        29860                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Dcache.demand_accesses       981399                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      3791208                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses         1671                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      3792879                       # Number of cache demand accesses
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.L1Dcache.demand_hits      1175603                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        60379                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Dcache.demand_accesses      1235982                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits      4409930                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses         2518                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses      4412448                       # Number of cache demand accesses
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.L1Dcache.demand_hits      1528160                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses        99647                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Dcache.demand_accesses      1627807                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits      5271183                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses         2542                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses      5273725                       # Number of cache demand accesses
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.L1Dcache.demand_hits      1262017                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        68316                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Dcache.demand_accesses      1330333                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      4602252                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses         1727                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses      4603979                       # Number of cache demand accesses
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.L1Dcache.demand_hits      1186425                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        60834                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      1247259                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      4408952                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         1688                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      4410640                       # Number of cache demand accesses
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.L1Dcache.demand_hits      1353969                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        78135                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      1432104                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      4815281                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         1716                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      4816997                       # Number of cache demand accesses
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.L1Dcache.demand_hits      1110258                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        49770                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses      1160028                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits      4205693                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses         1692                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses      4207385                       # Number of cache demand accesses
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl5.L1Dcache.demand_hits      1189400                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        59252                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      1248652                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits      4412538                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses         1699                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses      4414237                       # Number of cache demand accesses
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl6.L1Dcache.demand_hits      1032462                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        39882                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      1072344                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      4001252                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses         2496                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      4003748                       # Number of cache demand accesses
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.L1Dcache.demand_hits       884735                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        19344                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Dcache.demand_accesses       904079                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      3581420                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses         1665                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      3583085                       # Number of cache demand accesses
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl8.L1Dcache.demand_hits      1405434                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        86505                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Dcache.demand_accesses      1491939                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      4979931                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses         1749                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      4981680                       # Number of cache demand accesses
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.L1Dcache.demand_hits       950832                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        29651                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Dcache.demand_accesses       980483                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits      3787723                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses         2490                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses      3790213                       # Number of cache demand accesses
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.L2cache.demand_hits        11532                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses        39356                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses        50888                       # Number of cache demand accesses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.L2cache.demand_hits        11668                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses        39175                       # Number of cache demand misses
system.ruby.l2_cntrl1.L2cache.demand_accesses        50843                       # Number of cache demand accesses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.L2cache.demand_hits        11539                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses        39300                       # Number of cache demand misses
system.ruby.l2_cntrl10.L2cache.demand_accesses        50839                       # Number of cache demand accesses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.L2cache.demand_hits        12323                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses        39355                       # Number of cache demand misses
system.ruby.l2_cntrl11.L2cache.demand_accesses        51678                       # Number of cache demand accesses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.L2cache.demand_hits        13072                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses        39453                       # Number of cache demand misses
system.ruby.l2_cntrl12.L2cache.demand_accesses        52525                       # Number of cache demand accesses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.L2cache.demand_hits        11911                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses        39558                       # Number of cache demand misses
system.ruby.l2_cntrl13.L2cache.demand_accesses        51469                       # Number of cache demand accesses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.L2cache.demand_hits        15121                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses        39536                       # Number of cache demand misses
system.ruby.l2_cntrl14.L2cache.demand_accesses        54657                       # Number of cache demand accesses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.L2cache.demand_hits        10983                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses        39356                       # Number of cache demand misses
system.ruby.l2_cntrl15.L2cache.demand_accesses        50339                       # Number of cache demand accesses
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.L2cache.demand_hits        11688                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses        39152                       # Number of cache demand misses
system.ruby.l2_cntrl2.L2cache.demand_accesses        50840                       # Number of cache demand accesses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.L2cache.demand_hits        11553                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses        39366                       # Number of cache demand misses
system.ruby.l2_cntrl3.L2cache.demand_accesses        50919                       # Number of cache demand accesses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.L2cache.demand_hits        11553                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses        39096                       # Number of cache demand misses
system.ruby.l2_cntrl4.L2cache.demand_accesses        50649                       # Number of cache demand accesses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.L2cache.demand_hits        11091                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses        39372                       # Number of cache demand misses
system.ruby.l2_cntrl5.L2cache.demand_accesses        50463                       # Number of cache demand accesses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.L2cache.demand_hits        11306                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses        39340                       # Number of cache demand misses
system.ruby.l2_cntrl6.L2cache.demand_accesses        50646                       # Number of cache demand accesses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.L2cache.demand_hits        11555                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses        39402                       # Number of cache demand misses
system.ruby.l2_cntrl7.L2cache.demand_accesses        50957                       # Number of cache demand accesses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.L2cache.demand_hits        11473                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses        39568                       # Number of cache demand misses
system.ruby.l2_cntrl8.L2cache.demand_accesses        51041                       # Number of cache demand accesses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.L2cache.demand_hits        11315                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses        39071                       # Number of cache demand misses
system.ruby.l2_cntrl9.L2cache.demand_accesses        50386                       # Number of cache demand accesses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads      2147799                      
system.ruby.network.routers00.buffer_writes      2147799                      
system.ruby.network.routers00.sw_input_arbiter_activity      2162447                      
system.ruby.network.routers00.sw_output_arbiter_activity      2147799                      
system.ruby.network.routers00.crossbar_activity      2147799                      
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.buffer_reads      2486951                      
system.ruby.network.routers01.buffer_writes      2486951                      
system.ruby.network.routers01.sw_input_arbiter_activity      2508153                      
system.ruby.network.routers01.sw_output_arbiter_activity      2486951                      
system.ruby.network.routers01.crossbar_activity      2486951                      
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.buffer_reads      2693876                      
system.ruby.network.routers02.buffer_writes      2693876                      
system.ruby.network.routers02.sw_input_arbiter_activity      2718938                      
system.ruby.network.routers02.sw_output_arbiter_activity      2693876                      
system.ruby.network.routers02.crossbar_activity      2693876                      
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.buffer_reads      2185314                      
system.ruby.network.routers03.buffer_writes      2185314                      
system.ruby.network.routers03.sw_input_arbiter_activity      2198274                      
system.ruby.network.routers03.sw_output_arbiter_activity      2185314                      
system.ruby.network.routers03.crossbar_activity      2185314                      
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.buffer_reads      3425236                      
system.ruby.network.routers04.buffer_writes      3425236                      
system.ruby.network.routers04.sw_input_arbiter_activity      3484229                      
system.ruby.network.routers04.sw_output_arbiter_activity      3425236                      
system.ruby.network.routers04.crossbar_activity      3425236                      
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.buffer_reads      2570403                      
system.ruby.network.routers05.buffer_writes      2570403                      
system.ruby.network.routers05.sw_input_arbiter_activity      2589351                      
system.ruby.network.routers05.sw_output_arbiter_activity      2570403                      
system.ruby.network.routers05.crossbar_activity      2570403                      
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.buffer_reads      3009338                      
system.ruby.network.routers06.buffer_writes      3009338                      
system.ruby.network.routers06.sw_input_arbiter_activity      3059136                      
system.ruby.network.routers06.sw_output_arbiter_activity      3009338                      
system.ruby.network.routers06.crossbar_activity      3009338                      
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.buffer_reads      3381390                      
system.ruby.network.routers07.buffer_writes      3381390                      
system.ruby.network.routers07.sw_input_arbiter_activity      3411166                      
system.ruby.network.routers07.sw_output_arbiter_activity      3381390                      
system.ruby.network.routers07.crossbar_activity      3381390                      
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.buffer_reads      3361418                      
system.ruby.network.routers08.buffer_writes      3361418                      
system.ruby.network.routers08.sw_input_arbiter_activity      3392815                      
system.ruby.network.routers08.sw_output_arbiter_activity      3361418                      
system.ruby.network.routers08.crossbar_activity      3361418                      
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.buffer_reads      3444629                      
system.ruby.network.routers09.buffer_writes      3444629                      
system.ruby.network.routers09.sw_input_arbiter_activity      3479287                      
system.ruby.network.routers09.sw_output_arbiter_activity      3444629                      
system.ruby.network.routers09.crossbar_activity      3444629                      
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.buffer_reads      3239792                      
system.ruby.network.routers10.buffer_writes      3239792                      
system.ruby.network.routers10.sw_input_arbiter_activity      3273197                      
system.ruby.network.routers10.sw_output_arbiter_activity      3239792                      
system.ruby.network.routers10.crossbar_activity      3239792                      
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.buffer_reads      3046258                      
system.ruby.network.routers11.buffer_writes      3046258                      
system.ruby.network.routers11.sw_input_arbiter_activity      3079255                      
system.ruby.network.routers11.sw_output_arbiter_activity      3046258                      
system.ruby.network.routers11.crossbar_activity      3046258                      
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.buffer_reads      2500696                      
system.ruby.network.routers12.buffer_writes      2500696                      
system.ruby.network.routers12.sw_input_arbiter_activity      2516672                      
system.ruby.network.routers12.sw_output_arbiter_activity      2500696                      
system.ruby.network.routers12.crossbar_activity      2500696                      
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.buffer_reads      3648439                      
system.ruby.network.routers13.buffer_writes      3648439                      
system.ruby.network.routers13.sw_input_arbiter_activity      3700772                      
system.ruby.network.routers13.sw_output_arbiter_activity      3648439                      
system.ruby.network.routers13.crossbar_activity      3648439                      
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.buffer_reads      3720062                      
system.ruby.network.routers14.buffer_writes      3720062                      
system.ruby.network.routers14.sw_input_arbiter_activity      3781055                      
system.ruby.network.routers14.sw_output_arbiter_activity      3720062                      
system.ruby.network.routers14.crossbar_activity      3720062                      
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.buffer_reads      2459124                      
system.ruby.network.routers15.buffer_writes      2459124                      
system.ruby.network.routers15.sw_input_arbiter_activity      2481464                      
system.ruby.network.routers15.sw_output_arbiter_activity      2459124                      
system.ruby.network.routers15.crossbar_activity      2459124                      
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packets_received     |     2221049     40.33%     40.33% |     2481456     45.06%     85.39% |      804527     14.61%    100.00%
system.ruby.network.packets_received::total      5507032                      
system.ruby.network.packets_injected     |     2221049     40.33%     40.33% |     2481456     45.06%     85.39% |      804527     14.61%    100.00%
system.ruby.network.packets_injected::total      5507032                      
system.ruby.network.packet_network_latency |    32047084                       |    29373400                       |     7506874                      
system.ruby.network.packet_queueing_latency |     5216366                       |     2817858                       |      804527                      
system.ruby.network.memory_received      |      627689     83.51%     83.51% |      123976     16.49%    100.00% |           0      0.00%    100.00%
system.ruby.network.memory_received::total       751665                      
system.ruby.network.memory_network_latency |     4810667                       |     1360457                       |           0                      
system.ruby.network.memory_queueing_latency |     1255393                       |      247952                       |           0                      
system.ruby.network.average_packet_vnet_latency |   14.428805                       |   11.837163                       |    9.330792                      
system.ruby.network.average_packet_vqueue_latency |    2.348605                       |    1.135566                       |           1                      
system.ruby.network.average_packet_network_latency    12.516244                      
system.ruby.network.average_packet_queueing_latency     1.604994                      
system.ruby.network.average_packet_latency    14.121238                      
system.ruby.network.average_memory_network_latency     8.209939                      
system.ruby.network.average_memory_queueing_latency     2.000020                      
system.ruby.network.average_memory_latency    10.209959                      
system.ruby.network.flits_received       |     4675877     33.34%     33.34% |     8545704     60.93%     94.26% |      804527      5.74%    100.00%
system.ruby.network.flits_received::total     14026108                      
system.ruby.network.flits_injected       |     4675877     33.34%     33.34% |     8545704     60.93%     94.26% |      804527      5.74%    100.00%
system.ruby.network.flits_injected::total     14026108                      
system.ruby.network.flit_network_latency |    73586986                       |    90609530                       |     7506874                      
system.ruby.network.flit_queueing_latency |    10126062                       |     9935534                       |      804527                      
system.ruby.network.average_flit_vnet_latency |   15.737579                       |   10.602933                       |    9.330792                      
system.ruby.network.average_flit_vqueue_latency |    2.165596                       |    1.162635                       |           1                      
system.ruby.network.average_flit_network_latency    12.241699                      
system.ruby.network.average_flit_queueing_latency     1.487663                      
system.ruby.network.average_flit_latency    13.729362                      
system.ruby.network.ext_in_link_utilization     14026108                      
system.ruby.network.ext_out_link_utilization     14026108                      
system.ruby.network.int_link_utilization     33294617                      
system.ruby.network.avg_link_utilization     1.919186                      
system.ruby.network.avg_vc_load          |    0.443137     23.09%     23.09% |    0.140009      7.30%     30.39% |    0.042254      2.20%     32.59% |    0.038118      1.99%     34.57% |    0.891023     46.43%     81.00% |    0.113642      5.92%     86.92% |    0.066747      3.48%     90.40% |    0.067404      3.51%     93.91% |    0.097406      5.08%     98.99% |    0.006860      0.36%     99.34% |    0.006293      0.33%     99.67% |    0.006292      0.33%    100.00%
system.ruby.network.avg_vc_load::total       1.919186                      
system.ruby.network.average_hops             2.373760                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  15982515000                       # Cumulative time (in ticks) in various power states
system.ruby.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples       2385421                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        14.842201                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       12.497482                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        9.097416                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |      405430     17.00%     17.00% |     1318893     55.29%     72.29% |       47337      1.98%     74.27% |      431672     18.10%     92.37% |      181966      7.63%     99.99% |         123      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total         2385421                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples       2357480                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        11.886497                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       11.278542                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        3.591951                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |           0      0.00%      0.00% |      232833      9.88%      9.88% |      891373     37.81%     47.69% |      915417     38.83%     86.52% |      289379     12.27%     98.79% |       27538      1.17%     99.96% |         894      0.04%    100.00% |          43      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total         2357480                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples         12466                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         9.036339                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean        8.596103                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        2.750671                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |        3144     25.22%     25.22% |        6456     51.79%     77.01% |        2677     21.47%     98.48% |         188      1.51%     99.99% |           0      0.00%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total           12466                       # delay histogram for vnet_2
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples     11509827                      
system.ruby.LD.latency_hist_seqr::mean      10.189132                      
system.ruby.LD.latency_hist_seqr::gmean      1.803718                      
system.ruby.LD.latency_hist_seqr::stdev     41.805901                      
system.ruby.LD.latency_hist_seqr         |    11485472     99.79%     99.79% |       16160      0.14%     99.93% |        7632      0.07%    100.00% |         521      0.00%    100.00% |          40      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      11509827                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     10884531                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.753568                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.416547                      
system.ruby.LD.hit_latency_hist_seqr::stdev     1.301091                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |     8150454     74.88%     74.88% |           0      0.00%     74.88% |           0      0.00%     74.88% |     2734077     25.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     10884531                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples       625296                      
system.ruby.LD.miss_latency_hist_seqr::mean   157.027051                      
system.ruby.LD.miss_latency_hist_seqr::gmean   121.009024                      
system.ruby.LD.miss_latency_hist_seqr::stdev    96.649096                      
system.ruby.LD.miss_latency_hist_seqr    |      600941     96.11%     96.11% |       16160      2.58%     98.69% |        7632      1.22%     99.91% |         521      0.08%     99.99% |          40      0.01%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       625296                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples      4897290                      
system.ruby.ST.latency_hist_seqr::mean       7.057153                      
system.ruby.ST.latency_hist_seqr::gmean      1.603709                      
system.ruby.ST.latency_hist_seqr::stdev     33.526174                      
system.ruby.ST.latency_hist_seqr         |     4889930     99.85%     99.85% |        4310      0.09%     99.94% |        2758      0.06%     99.99% |         179      0.00%    100.00% |         109      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       4897290                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples      4732385                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.686448                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.373286                      
system.ruby.ST.hit_latency_hist_seqr::stdev     1.260212                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |     3649540     77.12%     77.12% |           0      0.00%     77.12% |           0      0.00%     77.12% |     1082845     22.88%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      4732385                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples       164905                      
system.ruby.ST.miss_latency_hist_seqr::mean   161.183736                      
system.ruby.ST.miss_latency_hist_seqr::gmean   137.509294                      
system.ruby.ST.miss_latency_hist_seqr::stdev    93.552010                      
system.ruby.ST.miss_latency_hist_seqr    |      157545     95.54%     95.54% |        4310      2.61%     98.15% |        2758      1.67%     99.82% |         179      0.11%     99.93% |         109      0.07%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       164905                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples     60903051                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.856067                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.440469                      
system.ruby.IFETCH.latency_hist_seqr::stdev     4.105660                      
system.ruby.IFETCH.latency_hist_seqr     |    60881931     99.97%     99.97% |       20222      0.03%    100.00% |         464      0.00%    100.00% |          94      0.00%    100.00% |         161      0.00%    100.00% |         149      0.00%    100.00% |          15      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |          15      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total     60903051                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples     60876014                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.785508                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.437609                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     1.318901                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |    44936491     73.82%     73.82% |           0      0.00%     73.82% |           0      0.00%     73.82% |    15939523     26.18%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total     60876014                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        27037                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   160.727152                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   126.315728                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    93.824189                      
system.ruby.IFETCH.miss_latency_hist_seqr |        5917     21.88%     21.88% |       20222     74.79%     96.68% |         464      1.72%     98.39% |          94      0.35%     98.74% |         161      0.60%     99.34% |         149      0.55%     99.89% |          15      0.06%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |          15      0.06%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        27037                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples       726533                      
system.ruby.RMW_Read.latency_hist_seqr::mean     1.547667                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.064715                      
system.ruby.RMW_Read.latency_hist_seqr::stdev     9.796061                      
system.ruby.RMW_Read.latency_hist_seqr   |      724944     99.78%     99.78% |        1524      0.21%     99.99% |          23      0.00%     99.99% |          11      0.00%    100.00% |          10      0.00%    100.00% |          20      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       726533                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       724632                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.107955                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.051151                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.558760                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |      698556     96.40%     96.40% |           0      0.00%     96.40% |           0      0.00%     96.40% |       26076      3.60%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       724632                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         1901                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   169.158864                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   141.169835                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    91.616891                      
system.ruby.RMW_Read.miss_latency_hist_seqr |         312     16.41%     16.41% |        1524     80.17%     96.58% |          23      1.21%     97.79% |          11      0.58%     98.37% |          10      0.53%     98.90% |          20      1.05%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         1901                      
system.ruby.Directory_Controller.Fetch   |      157055     25.02%     25.02% |      156716     24.97%     49.99% |      156885     24.99%     74.98% |      157033     25.02%    100.00%
system.ruby.Directory_Controller.Fetch::total       627689                      
system.ruby.Directory_Controller.Data    |       16957     25.05%     25.05% |       16915     24.99%     50.04% |       16912     24.98%     75.03% |       16905     24.97%    100.00%
system.ruby.Directory_Controller.Data::total        67689                      
system.ruby.Directory_Controller.Memory_Data |      157055     25.02%     25.02% |      156716     24.97%     49.99% |      156885     24.99%     74.98% |      157033     25.02%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       627689                      
system.ruby.Directory_Controller.Memory_Ack |       16957     25.05%     25.05% |       16915     24.99%     50.04% |       16912     24.98%     75.03% |       16905     24.97%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total        67689                      
system.ruby.Directory_Controller.CleanReplacement |       14166     25.17%     25.17% |       13941     24.77%     49.94% |       14019     24.91%     74.84% |       14161     25.16%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total        56287                      
system.ruby.Directory_Controller.I.Fetch |      157055     25.02%     25.02% |      156716     24.97%     49.99% |      156885     24.99%     74.98% |      157033     25.02%    100.00%
system.ruby.Directory_Controller.I.Fetch::total       627689                      
system.ruby.Directory_Controller.M.Data  |       16957     25.05%     25.05% |       16915     24.99%     50.04% |       16912     24.98%     75.03% |       16905     24.97%    100.00%
system.ruby.Directory_Controller.M.Data::total        67689                      
system.ruby.Directory_Controller.M.CleanReplacement |       14166     25.17%     25.17% |       13941     24.77%     49.94% |       14019     24.91%     74.84% |       14161     25.16%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total        56287                      
system.ruby.Directory_Controller.IM.Memory_Data |      157055     25.02%     25.02% |      156716     24.97%     49.99% |      156885     24.99%     74.98% |      157033     25.02%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total       627689                      
system.ruby.Directory_Controller.MI.Memory_Ack |       16957     25.05%     25.05% |       16915     24.99%     50.04% |       16912     24.98%     75.03% |       16905     24.97%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total        67689                      
system.ruby.L1Cache_Controller.Load      |      890828      7.74%      7.74% |      723210      6.28%     14.02% |      837248      7.27%     21.30% |      966938      8.40%     29.70% |      778899      6.77%     36.47% |        4200      0.04%     36.50% |        4200      0.04%     36.54% |      838116      7.28%     43.82% |      720110      6.26%     50.08% |      615040      5.34%     55.42% |     1000398      8.69%     64.11% |      658669      5.72%     69.83% |      659216      5.73%     75.56% |      822571      7.15%     82.71% |     1097414      9.53%     92.24% |      892770      7.76%    100.00%
system.ruby.L1Cache_Controller.Load::total     11509827                      
system.ruby.L1Cache_Controller.Ifetch    |     4596893      7.55%      7.55% |     4015144      6.59%     14.14% |     4410641      7.24%     21.38% |     4816998      7.91%     29.29% |     4207386      6.91%     36.20% |           0      0.00%     36.20% |           0      0.00%     36.20% |     4414238      7.25%     43.45% |     4003749      6.57%     50.02% |     3583086      5.88%     55.91% |     4981681      8.18%     64.09% |     3790214      6.22%     70.31% |     3792880      6.23%     76.54% |     4412449      7.25%     83.78% |     5273726      8.66%     92.44% |     4603980      7.56%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total     60903065                      
system.ruby.L1Cache_Controller.Store     |      436555      7.76%      7.76% |      353848      6.29%     14.05% |      410011      7.29%     21.35% |      465166      8.27%     29.62% |      381129      6.78%     36.39% |        4200      0.07%     36.47% |        4200      0.07%     36.54% |      410536      7.30%     43.84% |      352234      6.26%     50.11% |      289039      5.14%     55.25% |      491541      8.74%     63.99% |      321814      5.72%     69.71% |      322183      5.73%     75.44% |      413411      7.35%     82.79% |      530393      9.43%     92.22% |      437563      7.78%    100.00%
system.ruby.L1Cache_Controller.Store::total      5623823                      
system.ruby.L1Cache_Controller.Inv       |         578      5.40%      5.40% |         506      4.73%     10.13% |         528      4.94%     15.07% |         587      5.49%     20.55% |         647      6.05%     26.60% |         192      1.79%     28.40% |         216      2.02%     30.41% |         525      4.91%     35.32% |         667      6.23%     41.56% |        1421     13.28%     54.84% |         613      5.73%     60.57% |         875      8.18%     68.74% |         868      8.11%     76.86% |         837      7.82%     84.68% |         785      7.34%     92.02% |         854      7.98%    100.00%
system.ruby.L1Cache_Controller.Inv::total        10699                      
system.ruby.L1Cache_Controller.L1_Replacement |       68225      8.58%      8.58% |       40784      5.13%     13.70% |       60963      7.66%     21.37% |       78276      9.84%     31.21% |       49895      6.27%     37.48% |           0      0.00%     37.48% |           0      0.00%     37.48% |       59392      7.47%     44.94% |       40831      5.13%     50.08% |       19473      2.45%     52.53% |       86674     10.90%     63.42% |       30598      3.85%     67.27% |       29985      3.77%     71.04% |       61337      7.71%     78.75% |      100607     12.65%     91.39% |       68458      8.61%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total       795498                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           8     72.73%     72.73% |           3     27.27%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           11                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          44      2.51%      2.51% |          50      2.85%      5.35% |          44      2.51%      7.86% |          52      2.96%     10.82% |          52      2.96%     13.78% |         525     29.90%     43.68% |         525     29.90%     73.58% |          50      2.85%     76.42% |          52      2.96%     79.38% |          52      2.96%     82.35% |          52      2.96%     85.31% |          52      2.96%     88.27% |          52      2.96%     91.23% |          50      2.85%     94.08% |          52      2.96%     97.04% |          52      2.96%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total         1756                      
system.ruby.L1Cache_Controller.Data      |          21      6.07%      6.07% |          24      6.94%     13.01% |          21      6.07%     19.08% |          25      7.23%     26.30% |          26      7.51%     33.82% |           0      0.00%     33.82% |           0      0.00%     33.82% |          25      7.23%     41.04% |          26      7.51%     48.55% |          26      7.51%     56.07% |          25      7.23%     63.29% |          25      7.23%     70.52% |          26      7.51%     78.03% |          25      7.23%     85.26% |          26      7.51%     92.77% |          25      7.23%    100.00%
system.ruby.L1Cache_Controller.Data::total          346                      
system.ruby.L1Cache_Controller.Data_Exclusive |       55562      8.91%      8.91% |       26922      4.32%     13.23% |       47214      7.57%     20.80% |       74531     11.95%     32.76% |       36628      5.87%     38.63% |          16      0.00%     38.63% |           6      0.00%     38.63% |       46356      7.43%     46.07% |       26242      4.21%     50.28% |       15894      2.55%     52.83% |       73785     11.83%     64.66% |       15783      2.53%     67.19% |       15882      2.55%     69.74% |       36807      5.90%     75.64% |       96124     15.42%     91.06% |       55747      8.94%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total       623499                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          75      4.27%      4.27% |          75      4.27%      8.54% |          75      4.27%     12.81% |          75      4.27%     17.08% |          75      4.27%     21.36% |         348     19.82%     41.17% |         358     20.39%     61.56% |          75      4.27%     65.83% |          75      4.27%     70.10% |          75      4.27%     74.37% |          75      4.27%     78.64% |          75      4.27%     82.92% |          75      4.27%     87.19% |          75      4.27%     91.46% |          75      4.27%     95.73% |          75      4.27%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total         1756                      
system.ruby.L1Cache_Controller.Data_all_Acks |       14135      7.33%      7.33% |       15317      7.94%     15.27% |       15211      7.89%     23.16% |        5219      2.71%     25.87% |       14732      7.64%     33.51% |         175      0.09%     33.60% |         175      0.09%     33.69% |       14494      7.52%     41.21% |       16034      8.32%     49.52% |        5013      2.60%     52.12% |       14368      7.45%     59.57% |       16257      8.43%     68.01% |       15547      8.06%     76.07% |       25989     13.48%     89.55% |        5963      3.09%     92.64% |       14195      7.36%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total       192824                      
system.ruby.L1Cache_Controller.Ack       |           2      0.28%      0.28% |           2      0.28%      0.55% |           2      0.28%      0.83% |           2      0.28%      1.11% |           1      0.14%      1.25% |         350     48.54%     49.79% |         350     48.54%     98.34% |           1      0.14%     98.47% |           1      0.14%     98.61% |           1      0.14%     98.75% |           2      0.28%     99.03% |           2      0.28%     99.31% |           1      0.14%     99.45% |           1      0.14%     99.58% |           1      0.14%     99.72% |           2      0.28%    100.00%
system.ruby.L1Cache_Controller.Ack::total          721                      
system.ruby.L1Cache_Controller.Ack_all   |          22      2.08%      2.08% |          25      2.36%      4.43% |          22      2.08%      6.51% |          26      2.45%      8.96% |          27      2.55%     11.51% |         350     33.02%     44.53% |         350     33.02%     77.55% |          26      2.45%     80.00% |          27      2.55%     82.55% |          27      2.55%     85.09% |          26      2.45%     87.55% |          26      2.45%     90.00% |          27      2.55%     92.55% |          26      2.45%     95.00% |          27      2.55%     97.55% |          26      2.45%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total         1060                      
system.ruby.L1Cache_Controller.WB_Ack    |       66949      8.65%      8.65% |       39504      5.10%     13.75% |       59689      7.71%     21.46% |       76991      9.94%     31.40% |       48617      6.28%     37.68% |           0      0.00%     37.68% |           0      0.00%     37.68% |       58101      7.50%     45.19% |       38729      5.00%     50.19% |       18198      2.35%     52.54% |       85351     11.02%     63.56% |       28498      3.68%     67.25% |       28707      3.71%     70.95% |       59228      7.65%     78.60% |       98497     12.72%     91.33% |       67162      8.67%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total       774221                      
system.ruby.L1Cache_Controller.NP.Load   |       55640      8.90%      8.90% |       27000      4.32%     13.22% |       47292      7.57%     20.79% |       74609     11.94%     32.73% |       36705      5.87%     38.60% |         182      0.03%     38.63% |         182      0.03%     38.66% |       46434      7.43%     46.09% |       26320      4.21%     50.30% |       15972      2.56%     52.86% |       73863     11.82%     64.68% |       15861      2.54%     67.22% |       15960      2.55%     69.77% |       36885      5.90%     75.67% |       96202     15.39%     91.07% |       55825      8.93%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total       624932                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1668      6.25%      6.25% |        1665      6.24%     12.49% |        1663      6.23%     18.73% |        1677      6.29%     25.01% |        1661      6.23%     31.24% |           0      0.00%     31.24% |           0      0.00%     31.24% |        1674      6.28%     37.52% |        2485      9.32%     46.83% |        1665      6.24%     53.07% |        1704      6.39%     59.46% |        2484      9.31%     68.77% |        1661      6.23%     75.00% |        2494      9.35%     84.35% |        2496      9.36%     93.71% |        1679      6.29%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total        26676                      
system.ruby.L1Cache_Controller.NP.Store  |       12453      7.50%      7.50% |       13654      8.22%     15.72% |       13541      8.15%     23.87% |        3525      2.12%     25.99% |       13064      7.87%     33.86% |         175      0.11%     33.96% |         175      0.11%     34.07% |       12817      7.72%     41.79% |       13561      8.16%     49.95% |        3371      2.03%     51.98% |       12641      7.61%     59.59% |       13789      8.30%     67.89% |       13899      8.37%     76.26% |       23493     14.14%     90.41% |        3444      2.07%     92.48% |       12490      7.52%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total       166092                      
system.ruby.L1Cache_Controller.NP.Inv    |         416      5.68%      5.68% |         363      4.96%     10.64% |         419      5.72%     16.36% |         386      5.27%     21.63% |         476      6.50%     28.13% |           0      0.00%     28.13% |           0      0.00%     28.13% |         420      5.74%     33.87% |         543      7.42%     41.29% |         713      9.74%     51.02% |         478      6.53%     57.55% |         675      9.22%     66.77% |         626      8.55%     75.32% |         589      8.04%     83.37% |         602      8.22%     91.59% |         616      8.41%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total         7322                      
system.ruby.L1Cache_Controller.I.Load    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         182     50.00%     50.00% |         182     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          364                      
system.ruby.L1Cache_Controller.I.Ifetch  |          32      8.86%      8.86% |          19      5.26%     14.13% |          25      6.93%     21.05% |          39     10.80%     31.86% |          31      8.59%     40.44% |           0      0.00%     40.44% |           0      0.00%     40.44% |          25      6.93%     47.37% |          11      3.05%     50.42% |           0      0.00%     50.42% |          45     12.47%     62.88% |           6      1.66%     64.54% |          10      2.77%     67.31% |          24      6.65%     73.96% |          46     12.74%     86.70% |          48     13.30%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total          361                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          40     10.00%     10.00% |          14      3.50%     13.50% |          21      5.25%     18.75% |          54     13.50%     32.25% |          26      6.50%     38.75% |           0      0.00%     38.75% |           0      0.00%     38.75% |          22      5.50%     44.25% |           8      2.00%     46.25% |           0      0.00%     46.25% |          31      7.75%     54.00% |           6      1.50%     55.50% |           5      1.25%     56.75% |          58     14.50%     71.25% |          53     13.25%     84.50% |          62     15.50%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          400                      
system.ruby.L1Cache_Controller.S.Load    |         522      3.54%      3.54% |         522      3.54%      7.07% |         522      3.54%     10.61% |         522      3.54%     14.15% |         521      3.53%     17.67% |        3684     24.96%     42.63% |        3770     25.54%     68.17% |         522      3.54%     71.71% |         522      3.54%     75.25% |         522      3.54%     78.78% |         522      3.54%     82.32% |         522      3.54%     85.85% |         522      3.54%     89.39% |         522      3.54%     92.93% |         522      3.54%     96.46% |         522      3.54%    100.00%
system.ruby.L1Cache_Controller.S.Load::total        14761                      
system.ruby.L1Cache_Controller.S.Ifetch  |     4595192      7.55%      7.55% |     4013459      6.59%     14.14% |     4408952      7.24%     21.38% |     4815281      7.91%     29.29% |     4205693      6.91%     36.20% |           0      0.00%     36.20% |           0      0.00%     36.20% |     4412538      7.25%     43.45% |     4001252      6.57%     50.02% |     3581420      5.88%     55.91% |     4979931      8.18%     64.09% |     3787723      6.22%     70.31% |     3791208      6.23%     76.54% |     4409930      7.24%     83.78% |     5271183      8.66%     92.44% |     4602252      7.56%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total     60876014                      
system.ruby.L1Cache_Controller.S.Store   |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.S.Store::total          714                      
system.ruby.L1Cache_Controller.S.Inv     |         162      5.81%      5.81% |         114      4.09%      9.90% |         109      3.91%     13.81% |         201      7.21%     21.03% |         168      6.03%     27.05% |         192      6.89%     33.94% |         216      7.75%     41.69% |         105      3.77%     45.46% |         114      4.09%     49.55% |         256      9.19%     58.74% |         135      4.84%     63.58% |         171      6.14%     69.72% |         176      6.32%     76.03% |         248      8.90%     84.93% |         183      6.57%     91.50% |         237      8.50%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total         2787                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        1236      5.92%      5.92% |        1266      6.06%     11.98% |        1253      6.00%     17.99% |        1231      5.90%     23.88% |        1252      6.00%     29.88% |           0      0.00%     29.88% |           0      0.00%     29.88% |        1269      6.08%     35.96% |        2094     10.03%     45.99% |        1275      6.11%     52.10% |        1292      6.19%     58.28% |        2094     10.03%     68.31% |        1273      6.10%     74.41% |        2051      9.82%     84.24% |        2057      9.85%     94.09% |        1234      5.91%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total        20877                      
system.ruby.L1Cache_Controller.E.Load    |      271562      6.99%      6.99% |      279377      7.19%     14.18% |      281398      7.24%     21.42% |      263151      6.77%     28.20% |      287275      7.39%     35.59% |         152      0.00%     35.59% |          66      0.00%     35.60% |      276090      7.11%     42.70% |      287293      7.39%     50.10% |      285750      7.35%     57.45% |      280843      7.23%     64.68% |      277839      7.15%     71.83% |      259071      6.67%     78.50% |      267036      6.87%     85.37% |      286451      7.37%     92.74% |      281887      7.26%    100.00%
system.ruby.L1Cache_Controller.E.Load::total      3885241                      
system.ruby.L1Cache_Controller.E.Store   |       43935      9.54%      9.54% |       15203      3.30%     12.85% |       34837      7.57%     20.41% |       62845     13.65%     34.06% |       24946      5.42%     39.48% |           0      0.00%     39.48% |           0      0.00%     39.48% |       34869      7.57%     47.06% |       14719      3.20%     50.25% |        4378      0.95%     51.21% |       62031     13.47%     64.68% |        4327      0.94%     65.62% |        4330      0.94%     66.56% |       25187      5.47%     72.03% |       84569     18.37%     90.40% |       44185      9.60%    100.00%
system.ruby.L1Cache_Controller.E.Store::total       460361                      
system.ruby.L1Cache_Controller.E.Inv     |           0      0.00%      0.00% |           5      5.75%      5.75% |           0      0.00%      5.75% |           0      0.00%      5.75% |           1      1.15%      6.90% |           0      0.00%      6.90% |           0      0.00%      6.90% |           0      0.00%      6.90% |           6      6.90%     13.79% |          50     57.47%     71.26% |           0      0.00%     71.26% |           9     10.34%     81.61% |          16     18.39%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Inv::total           87                      
system.ruby.L1Cache_Controller.E.L1_Replacement |       11443      7.13%      7.13% |       11533      7.19%     14.31% |       12205      7.60%     21.92% |       11498      7.16%     29.08% |       11494      7.16%     36.24% |           0      0.00%     36.24% |           0      0.00%     36.24% |       11299      7.04%     43.28% |       11338      7.06%     50.34% |       11329      7.06%     57.40% |       11567      7.21%     64.61% |       11272      7.02%     71.63% |       11365      7.08%     78.71% |       11432      7.12%     85.83% |       11365      7.08%     92.91% |       11374      7.09%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total       160514                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           8     72.73%     72.73% |           3     27.27%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total           11                      
system.ruby.L1Cache_Controller.M.Load    |      563104      8.06%      8.06% |      416311      5.96%     14.02% |      508036      7.27%     21.30% |      628656      9.00%     30.30% |      454398      6.51%     36.80% |           0      0.00%     36.80% |           0      0.00%     36.80% |      515070      7.37%     44.18% |      405975      5.81%     49.99% |      312796      4.48%     54.47% |      645170      9.24%     63.71% |      364447      5.22%     68.92% |      383663      5.49%     74.42% |      518128      7.42%     81.83% |      714239     10.23%     92.06% |      554536      7.94%    100.00%
system.ruby.L1Cache_Controller.M.Load::total      6984529                      
system.ruby.L1Cache_Controller.M.Store   |      380166      7.61%      7.61% |      324990      6.50%     14.11% |      361632      7.24%     21.35% |      398795      7.98%     29.33% |      343118      6.87%     36.20% |        3675      0.07%     36.27% |        3675      0.07%     36.35% |      362849      7.26%     43.61% |      323953      6.48%     50.09% |      281289      5.63%     55.72% |      416868      8.34%     64.06% |      303697      6.08%     70.14% |      303953      6.08%     76.22% |      364730      7.30%     83.52% |      442379      8.85%     92.38% |      380887      7.62%    100.00%
system.ruby.L1Cache_Controller.M.Store::total      4996656                      
system.ruby.L1Cache_Controller.M.Inv     |           0      0.00%      0.00% |          24      4.77%      4.77% |           0      0.00%      4.77% |           0      0.00%      4.77% |           2      0.40%      5.17% |           0      0.00%      5.17% |           0      0.00%      5.17% |           0      0.00%      5.17% |           4      0.80%      5.96% |         402     79.92%     85.88% |           0      0.00%     85.88% |          20      3.98%     89.86% |          50      9.94%     99.80% |           0      0.00%     99.80% |           0      0.00%     99.80% |           1      0.20%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          503                      
system.ruby.L1Cache_Controller.M.L1_Replacement |       55506      9.04%      9.04% |       27971      4.56%     13.60% |       47484      7.74%     21.34% |       65493     10.67%     32.01% |       37123      6.05%     38.06% |           0      0.00%     38.06% |           0      0.00%     38.06% |       46802      7.63%     45.69% |       27391      4.46%     50.15% |        6869      1.12%     51.27% |       73784     12.02%     63.29% |       17226      2.81%     66.10% |       17342      2.83%     68.92% |       47796      7.79%     76.71% |       87132     14.20%     90.91% |       55788      9.09%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total       613707                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          44      2.51%      2.51% |          50      2.85%      5.35% |          44      2.51%      7.86% |          52      2.96%     10.82% |          52      2.96%     13.78% |         525     29.90%     43.68% |         525     29.90%     73.58% |          50      2.85%     76.42% |          52      2.96%     79.38% |          52      2.96%     82.35% |          52      2.96%     85.31% |          52      2.96%     88.27% |          52      2.96%     91.23% |          50      2.85%     94.08% |          52      2.96%     97.04% |          52      2.96%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total         1756                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       55562      8.91%      8.91% |       26922      4.32%     13.23% |       47214      7.57%     20.80% |       74531     11.95%     32.76% |       36628      5.87%     38.63% |          16      0.00%     38.63% |           6      0.00%     38.63% |       46356      7.43%     46.07% |       26242      4.21%     50.28% |       15894      2.55%     52.83% |       73785     11.83%     64.66% |       15783      2.53%     67.19% |       15882      2.55%     69.74% |       36807      5.90%     75.64% |       96124     15.42%     91.06% |       55747      8.94%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total       623499                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          75      4.27%      4.27% |          75      4.27%      8.54% |          75      4.27%     12.81% |          75      4.27%     17.08% |          75      4.27%     21.36% |         348     19.82%     41.17% |         358     20.39%     61.56% |          75      4.27%     65.83% |          75      4.27%     70.10% |          75      4.27%     74.37% |          75      4.27%     78.64% |          75      4.27%     82.92% |          75      4.27%     87.19% |          75      4.27%     91.46% |          75      4.27%     95.73% |          75      4.27%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total         1756                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1703      6.29%      6.29% |        1687      6.23%     12.52% |        1691      6.24%     18.76% |        1719      6.35%     25.11% |        1694      6.26%     31.37% |           0      0.00%     31.37% |           0      0.00%     31.37% |        1702      6.29%     37.65% |        2499      9.23%     46.88% |        1668      6.16%     53.04% |        1752      6.47%     59.51% |        2493      9.21%     68.72% |        1674      6.18%     74.90% |        2521      9.31%     84.21% |        2545      9.40%     93.61% |        1730      6.39%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        27078                      
system.ruby.L1Cache_Controller.IM.Data   |          21      6.07%      6.07% |          24      6.94%     13.01% |          21      6.07%     19.08% |          25      7.23%     26.30% |          26      7.51%     33.82% |           0      0.00%     33.82% |           0      0.00%     33.82% |          25      7.23%     41.04% |          26      7.51%     48.55% |          26      7.51%     56.07% |          25      7.23%     63.29% |          25      7.23%     70.52% |          26      7.51%     78.03% |          25      7.23%     85.26% |          26      7.51%     92.77% |          25      7.23%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total          346                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |       12432      7.50%      7.50% |       13630      8.22%     15.72% |       13520      8.16%     23.88% |        3500      2.11%     25.99% |       13038      7.87%     33.86% |         175      0.11%     33.96% |         175      0.11%     34.07% |       12792      7.72%     41.79% |       13535      8.17%     49.95% |        3345      2.02%     51.97% |       12616      7.61%     59.58% |       13764      8.30%     67.89% |       13873      8.37%     76.26% |       23468     14.16%     90.42% |        3418      2.06%     92.48% |       12465      7.52%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total       165746                      
system.ruby.L1Cache_Controller.IM.Ack    |           1     14.29%     14.29% |           1     14.29%     28.57% |           1     14.29%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           1     14.29%     71.43% |           1     14.29%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total            7                      
system.ruby.L1Cache_Controller.SM.Ack    |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total          714                      
system.ruby.L1Cache_Controller.SM.Ack_all |          22      2.08%      2.08% |          25      2.36%      4.43% |          22      2.08%      6.51% |          26      2.45%      8.96% |          27      2.55%     11.51% |         350     33.02%     44.53% |         350     33.02%     77.55% |          26      2.45%     80.00% |          27      2.55%     82.55% |          27      2.55%     85.09% |          26      2.45%     87.55% |          26      2.45%     90.00% |          27      2.55%     92.55% |          26      2.45%     95.00% |          27      2.55%     97.55% |          26      2.45%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total         1060                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           14                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |       66949      8.65%      8.65% |       39504      5.10%     13.75% |       59689      7.71%     21.46% |       76991      9.94%     31.40% |       48617      6.28%     37.68% |           0      0.00%     37.68% |           0      0.00%     37.68% |       58101      7.50%     45.19% |       38729      5.00%     50.19% |       18198      2.35%     52.54% |       85351     11.02%     63.56% |       28498      3.68%     67.25% |       28707      3.71%     70.95% |       59228      7.65%     78.60% |       98497     12.72%     91.33% |       67162      8.67%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total       774221                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |        1589      5.88%      5.88% |        1505      5.57%     11.44% |        1727      6.39%     17.83% |        1352      5.00%     22.83% |        1696      6.27%     29.10% |        1441      5.33%     34.43% |        1491      5.51%     39.95% |        1404      5.19%     45.14% |        1510      5.58%     50.72% |        1283      4.74%     55.47% |        1430      5.29%     60.76% |        1435      5.31%     66.06% |        1387      5.13%     71.19% |        1437      5.31%     76.51% |        4905     18.14%     94.65% |        1447      5.35%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total        27039                      
system.ruby.L2Cache_Controller.L1_GETS   |       38978      6.23%      6.23% |       38842      6.21%     12.45% |       38549      6.16%     18.61% |       39158      6.26%     24.87% |       38527      6.16%     31.03% |       38638      6.18%     37.21% |       38809      6.21%     43.42% |       39052      6.25%     49.66% |       39172      6.26%     55.93% |       38737      6.19%     62.12% |       39026      6.24%     68.37% |       39905      6.38%     74.75% |       40234      6.43%     81.18% |       39764      6.36%     87.54% |       39397      6.30%     93.84% |       38508      6.16%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total       625296                      
system.ruby.L2Cache_Controller.L1_GETX   |       10293      6.20%      6.20% |       10468      6.30%     12.50% |       10523      6.34%     18.84% |       10382      6.25%     25.09% |       10398      6.26%     31.35% |       10328      6.22%     37.56% |       10290      6.20%     43.76% |       10445      6.29%     50.05% |       10303      6.20%     56.25% |       10310      6.21%     62.46% |       10327      6.22%     68.68% |       10282      6.19%     74.87% |       10848      6.53%     81.40% |       10212      6.15%     87.55% |       10327      6.22%     93.76% |       10356      6.24%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total       166092                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.L1_PUTX   |       48263      6.23%      6.23% |       48302      6.24%     12.47% |       48010      6.20%     18.67% |       48476      6.26%     24.93% |       47863      6.18%     31.12% |       47846      6.18%     37.30% |       47979      6.20%     43.49% |       48380      6.25%     49.74% |       48358      6.25%     55.99% |       47920      6.19%     62.18% |       48244      6.23%     68.41% |       49071      6.34%     74.75% |       50019      6.46%     81.21% |       48915      6.32%     87.53% |       48716      6.29%     93.82% |       47859      6.18%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total       774221                      
system.ruby.L2Cache_Controller.L2_Replacement |        4205      6.25%      6.25% |        4179      6.22%     12.47% |        4152      6.18%     18.65% |        4271      6.35%     25.00% |        4121      6.13%     31.13% |        4210      6.26%     37.39% |        4152      6.18%     43.57% |        4190      6.23%     49.80% |        4291      6.38%     56.18% |        4088      6.08%     62.27% |        4183      6.22%     68.49% |        4152      6.18%     74.66% |        4215      6.27%     80.93% |        4320      6.43%     87.36% |        4316      6.42%     93.78% |        4182      6.22%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total        67227                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |        3557      6.27%      6.27% |        3470      6.11%     12.38% |        3467      6.11%     18.49% |        3494      6.16%     24.65% |        3471      6.12%     30.77% |        3551      6.26%     37.02% |        3554      6.26%     43.29% |        3580      6.31%     49.59% |        3632      6.40%     55.99% |        3397      5.99%     61.98% |        3488      6.15%     68.13% |        3592      6.33%     74.46% |        3631      6.40%     80.85% |        3641      6.42%     87.27% |        3619      6.38%     93.65% |        3605      6.35%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total        56749                      
system.ruby.L2Cache_Controller.Mem_Data  |       39286      6.26%      6.26% |       39105      6.23%     12.49% |       39054      6.22%     18.71% |       39268      6.26%     24.97% |       38998      6.21%     31.18% |       39232      6.25%     37.43% |       39200      6.25%     43.67% |       39262      6.26%     49.93% |       39430      6.28%     56.21% |       38933      6.20%     62.41% |       39165      6.24%     68.65% |       39217      6.25%     74.90% |       39341      6.27%     81.17% |       39446      6.28%     87.45% |       39466      6.29%     93.74% |       39286      6.26%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total       627689                      
system.ruby.L2Cache_Controller.Mem_Ack   |        7762      6.26%      6.26% |        7649      6.17%     12.43% |        7619      6.15%     18.58% |        7765      6.26%     24.84% |        7592      6.12%     30.96% |        7761      6.26%     37.22% |        7706      6.22%     43.44% |        7770      6.27%     49.71% |        7923      6.39%     56.10% |        7485      6.04%     62.13% |        7671      6.19%     68.32% |        7744      6.25%     74.57% |        7846      6.33%     80.90% |        7961      6.42%     87.32% |        7935      6.40%     93.72% |        7787      6.28%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total       123976                      
system.ruby.L2Cache_Controller.WB_Data   |         102      4.52%      4.52% |         109      4.83%      9.34% |         125      5.53%     14.87% |         127      5.62%     20.50% |         136      6.02%     26.52% |         174      7.70%     34.22% |         171      7.57%     41.79% |         169      7.48%     49.27% |         168      7.44%     56.71% |         165      7.30%     64.01% |         155      6.86%     70.87% |         161      7.13%     78.00% |         145      6.42%     84.42% |         139      6.15%     90.57% |         104      4.60%     95.17% |         109      4.83%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total         2259                      
system.ruby.L2Cache_Controller.Ack       |           2      4.88%      4.88% |           1      2.44%      7.32% |           0      0.00%      7.32% |           3      7.32%     14.63% |           2      4.88%     19.51% |           4      9.76%     29.27% |           1      2.44%     31.71% |           5     12.20%     43.90% |           3      7.32%     51.22% |           2      4.88%     56.10% |           5     12.20%     68.29% |           4      9.76%     78.05% |           4      9.76%     87.80% |           0      0.00%     87.80% |           0      0.00%     87.80% |           5     12.20%    100.00%
system.ruby.L2Cache_Controller.Ack::total           41                      
system.ruby.L2Cache_Controller.Ack_all   |         547      6.02%      6.02% |         597      6.57%     12.59% |         612      6.73%     19.32% |         541      5.95%     25.28% |         570      6.27%     31.55% |         605      6.66%     38.20% |         575      6.33%     44.53% |         548      6.03%     50.56% |         619      6.81%     57.37% |         469      5.16%     62.53% |         511      5.62%     68.16% |         563      6.19%     74.35% |         547      6.02%     80.37% |         601      6.61%     86.98% |         630      6.93%     93.92% |         553      6.08%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total         9088                      
system.ruby.L2Cache_Controller.Unblock   |          70      3.99%      3.99% |          70      3.99%      7.97% |          98      5.58%     13.55% |          98      5.58%     19.13% |          98      5.58%     24.72% |         140      7.97%     32.69% |         140      7.97%     40.66% |         140      7.97%     48.63% |         136      7.74%     56.38% |         136      7.74%     64.12% |         130      7.40%     71.53% |         136      7.74%     79.27% |         112      6.38%     85.65% |         112      6.38%     92.03% |          70      3.99%     96.01% |          70      3.99%    100.00%
system.ruby.L2Cache_Controller.Unblock::total         1756                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |       49229      6.23%      6.23% |       49268      6.23%     12.46% |       49002      6.20%     18.66% |       49470      6.26%     24.92% |       48855      6.18%     31.10% |       48882      6.19%     37.29% |       49015      6.20%     43.49% |       49413      6.25%     49.74% |       49382      6.25%     55.99% |       48953      6.19%     62.19% |       49279      6.24%     68.42% |       50107      6.34%     74.76% |       51026      6.46%     81.22% |       49920      6.32%     87.54% |       49682      6.29%     93.82% |       48822      6.18%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       790305                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |        1354      6.40%      6.40% |        1351      6.38%     12.78% |        1486      7.02%     19.80% |        1284      6.07%     25.87% |        1347      6.36%     32.24% |        1343      6.35%     38.58% |        1274      6.02%     44.60% |        1286      6.08%     50.68% |        1365      6.45%     57.13% |        1159      5.48%     62.60% |        1247      5.89%     68.50% |        1272      6.01%     74.51% |        1230      5.81%     80.32% |        1307      6.18%     86.50% |        1511      7.14%     93.64% |        1347      6.36%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total        21163                      
system.ruby.L2Cache_Controller.NP.L1_GETS |       28903      6.26%      6.26% |       28648      6.21%     12.47% |       28424      6.16%     18.63% |       28877      6.26%     24.89% |       28557      6.19%     31.08% |       28798      6.24%     37.32% |       28832      6.25%     43.57% |       28885      6.26%     49.83% |       29007      6.29%     56.12% |       28759      6.23%     62.35% |       28860      6.25%     68.60% |       28928      6.27%     74.87% |       29092      6.30%     81.18% |       29079      6.30%     87.48% |       28889      6.26%     93.74% |       28882      6.26%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total       461420                      
system.ruby.L2Cache_Controller.NP.L1_GETX |        9029      6.22%      6.22% |        9106      6.28%     12.50% |        9144      6.30%     18.80% |        9107      6.28%     25.08% |        9094      6.27%     31.34% |        9091      6.27%     37.61% |        9094      6.27%     43.87% |        9091      6.27%     50.14% |        9058      6.24%     56.38% |        9015      6.21%     62.59% |        9058      6.24%     68.84% |        9017      6.21%     75.05% |        9019      6.22%     81.27% |        9060      6.24%     87.51% |        9066      6.25%     93.76% |        9057      6.24%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total       145106                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         221      3.80%      3.80% |         154      2.65%      6.45% |         240      4.13%     10.57% |          67      1.15%     11.72% |         349      6.00%     17.72% |          98      1.68%     19.41% |         217      3.73%     23.14% |         118      2.03%     25.16% |         131      2.25%     27.41% |         110      1.89%     29.31% |         183      3.15%     32.45% |         163      2.80%     35.25% |         157      2.70%     37.95% |         130      2.23%     40.19% |        3380     58.10%     98.28% |         100      1.72%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         5818                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |          14     34.15%     34.15% |           0      0.00%     34.15% |           0      0.00%     34.15% |           0      0.00%     34.15% |           0      0.00%     34.15% |           0      0.00%     34.15% |          13     31.71%     65.85% |          14     34.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           41                      
system.ruby.L2Cache_Controller.SS.L1_GETX |          14      3.97%      3.97% |          14      3.97%      7.93% |          28      7.93%     15.86% |          28      7.93%     23.80% |          28      7.93%     31.73% |          28      7.93%     39.66% |          28      7.93%     47.59% |          28      7.93%     55.52% |          26      7.37%     62.89% |          26      7.37%     70.25% |          23      6.52%     76.77% |          26      7.37%     84.14% |          14      3.97%     88.10% |          14      3.97%     92.07% |          14      3.97%     96.03% |          14      3.97%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total          353                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.SS.L2_Replacement |           2      4.88%      4.88% |           1      2.44%      7.32% |           0      0.00%      7.32% |           3      7.32%     14.63% |           2      4.88%     19.51% |           4      9.76%     29.27% |           1      2.44%     31.71% |           5     12.20%     43.90% |           3      7.32%     51.22% |           2      4.88%     56.10% |           5     12.20%     68.29% |           4      9.76%     78.05% |           4      9.76%     87.80% |           0      0.00%     87.80% |           0      0.00%     87.80% |           5     12.20%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement::total           41                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |         539      6.02%      6.02% |         593      6.62%     12.63% |         608      6.79%     19.42% |         531      5.93%     25.35% |         562      6.27%     31.62% |         594      6.63%     38.25% |         568      6.34%     44.59% |         539      6.02%     50.60% |         612      6.83%     57.43% |         462      5.16%     62.59% |         501      5.59%     68.18% |         555      6.19%     74.37% |         536      5.98%     80.36% |         593      6.62%     86.98% |         620      6.92%     93.90% |         547      6.10%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total         8960                      
system.ruby.L2Cache_Controller.M.L1_GET_INSTR |          14     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |          14     25.00%     50.00% |          14     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |          14     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR::total           56                      
system.ruby.L2Cache_Controller.M.L1_GETS |       10005      6.17%      6.17% |       10124      6.25%     12.42% |       10013      6.18%     18.60% |       10183      6.28%     24.88% |        9872      6.09%     30.97% |        9700      5.98%     36.96% |        9837      6.07%     43.02% |       10027      6.19%     49.21% |       10016      6.18%     55.39% |        9828      6.06%     61.45% |       10036      6.19%     67.65% |       10841      6.69%     74.34% |       11030      6.81%     81.14% |       10573      6.52%     87.66% |       10438      6.44%     94.10% |        9556      5.90%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total       162079                      
system.ruby.L2Cache_Controller.M.L1_GETX |        1250      6.06%      6.06% |        1348      6.54%     12.60% |        1351      6.55%     19.15% |        1247      6.05%     25.20% |        1276      6.19%     31.38% |        1209      5.86%     37.25% |        1168      5.66%     42.91% |        1326      6.43%     49.34% |        1217      5.90%     55.24% |        1267      6.14%     61.39% |        1241      6.02%     67.40% |        1237      6.00%     73.40% |        1815      8.80%     82.20% |        1138      5.52%     87.72% |        1247      6.05%     93.77% |        1285      6.23%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total        20622                      
system.ruby.L2Cache_Controller.M.L2_Replacement |        4197      6.26%      6.26% |        4170      6.22%     12.47% |        4145      6.18%     18.65% |        4259      6.35%     25.00% |        4112      6.13%     31.13% |        4199      6.26%     37.39% |        4147      6.18%     43.57% |        4181      6.23%     49.80% |        4284      6.39%     56.18% |        4082      6.08%     62.27% |        4171      6.22%     68.48% |        4143      6.18%     74.66% |        4205      6.27%     80.93% |        4315      6.43%     87.36% |        4308      6.42%     93.78% |        4173      6.22%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total        67091                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |        2986      6.31%      6.31% |        2843      6.01%     12.33% |        2835      5.99%     18.32% |        2936      6.21%     24.53% |        2872      6.07%     30.60% |        2923      6.18%     36.78% |        2953      6.24%     43.02% |        3012      6.37%     49.39% |        2988      6.32%     55.71% |        2905      6.14%     61.85% |        2964      6.27%     68.12% |        3013      6.37%     74.49% |        3061      6.47%     80.96% |        3018      6.38%     87.35% |        2963      6.27%     93.61% |        3022      6.39%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total        47294                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          70      3.99%      3.99% |          70      3.99%      7.97% |          98      5.58%     13.55% |          98      5.58%     19.13% |          98      5.58%     24.72% |         140      7.97%     32.69% |         140      7.97%     40.66% |         140      7.97%     48.63% |         136      7.74%     56.38% |         136      7.74%     64.12% |         130      7.40%     71.53% |         136      7.74%     79.27% |         112      6.38%     85.65% |         112      6.38%     92.03% |          70      3.99%     96.01% |          70      3.99%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total         1756                      
system.ruby.L2Cache_Controller.MT.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     18.18%     18.18% |           2     18.18%     36.36% |           5     45.45%     81.82% |           2     18.18%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total           11                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |       48263      6.23%      6.23% |       48302      6.24%     12.47% |       48010      6.20%     18.67% |       48476      6.26%     24.93% |       47863      6.18%     31.12% |       47846      6.18%     37.30% |       47979      6.20%     43.49% |       48380      6.25%     49.74% |       48358      6.25%     55.99% |       47920      6.19%     62.18% |       48244      6.23%     68.41% |       49071      6.34%     74.75% |       50019      6.46%     81.21% |       48915      6.32%     87.53% |       48716      6.29%     93.82% |       47859      6.18%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total       774221                      
system.ruby.L2Cache_Controller.MT.L2_Replacement |           6      6.32%      6.32% |           8      8.42%     14.74% |           7      7.37%     22.11% |           9      9.47%     31.58% |           7      7.37%     38.95% |           7      7.37%     46.32% |           4      4.21%     50.53% |           4      4.21%     54.74% |           4      4.21%     58.95% |           4      4.21%     63.16% |           7      7.37%     70.53% |           5      5.26%     75.79% |           6      6.32%     82.11% |           5      5.26%     87.37% |           8      8.42%     95.79% |           4      4.21%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement::total           95                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |          32      6.46%      6.46% |          34      6.87%     13.33% |          24      4.85%     18.18% |          27      5.45%     23.64% |          37      7.47%     31.11% |          34      6.87%     37.98% |          33      6.67%     44.65% |          29      5.86%     50.51% |          32      6.46%     56.97% |          30      6.06%     63.03% |          23      4.65%     67.68% |          24      4.85%     72.53% |          34      6.87%     79.39% |          30      6.06%     85.45% |          36      7.27%     92.73% |          36      7.27%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total          495                      
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR::total            2                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |        7762      6.26%      6.26% |        7649      6.17%     12.43% |        7619      6.15%     18.58% |        7765      6.26%     24.84% |        7592      6.12%     30.96% |        7761      6.26%     37.22% |        7706      6.22%     43.44% |        7770      6.27%     49.71% |        7923      6.39%     56.10% |        7485      6.04%     62.13% |        7671      6.19%     68.32% |        7744      6.25%     74.57% |        7846      6.33%     80.90% |        7961      6.42%     87.32% |        7935      6.40%     93.72% |        7787      6.28%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total       123976                      
system.ruby.L2Cache_Controller.MT_I.WB_Data |           2      4.88%      4.88% |           5     12.20%     17.07% |           3      7.32%     24.39% |           4      9.76%     34.15% |           4      9.76%     43.90% |           4      9.76%     53.66% |           2      4.88%     58.54% |           1      2.44%     60.98% |           1      2.44%     63.41% |           2      4.88%     68.29% |           2      4.88%     73.17% |           3      7.32%     80.49% |           3      7.32%     87.80% |           0      0.00%     87.80% |           1      2.44%     90.24% |           4      9.76%    100.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           41                      
system.ruby.L2Cache_Controller.MT_I.Ack_all |           4      7.41%      7.41% |           3      5.56%     12.96% |           4      7.41%     20.37% |           5      9.26%     29.63% |           3      5.56%     35.19% |           3      5.56%     40.74% |           2      3.70%     44.44% |           3      5.56%     50.00% |           3      5.56%     55.56% |           2      3.70%     59.26% |           5      9.26%     68.52% |           2      3.70%     72.22% |           3      5.56%     77.78% |           5      9.26%     87.04% |           7     12.96%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_I.Ack_all::total           54                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |          30      6.49%      6.49% |          34      7.36%     13.85% |          24      5.19%     19.05% |          25      5.41%     24.46% |          34      7.36%     31.82% |          30      6.49%     38.31% |          29      6.28%     44.59% |          28      6.06%     50.65% |          31      6.71%     57.36% |          27      5.84%     63.20% |          23      4.98%     68.18% |          22      4.76%     72.94% |          30      6.49%     79.44% |          27      5.84%     85.28% |          33      7.14%     92.42% |          35      7.58%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total          462                      
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           2      6.06%      6.06% |           0      0.00%      6.06% |           0      0.00%      6.06% |           2      6.06%     12.12% |           3      9.09%     21.21% |           4     12.12%     33.33% |           4     12.12%     45.45% |           1      3.03%     48.48% |           1      3.03%     51.52% |           3      9.09%     60.61% |           0      0.00%     60.61% |           2      6.06%     66.67% |           4     12.12%     78.79% |           3      9.09%     87.88% |           3      9.09%     96.97% |           1      3.03%    100.00%
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total           33                      
system.ruby.L2Cache_Controller.I_I.Ack_all |         539      6.02%      6.02% |         593      6.62%     12.63% |         608      6.79%     19.42% |         531      5.93%     25.35% |         562      6.27%     31.62% |         594      6.63%     38.25% |         568      6.34%     44.59% |         539      6.02%     50.60% |         612      6.83%     57.43% |         462      5.16%     62.59% |         501      5.59%     68.18% |         555      6.19%     74.37% |         536      5.98%     80.36% |         593      6.62%     86.98% |         620      6.92%     93.90% |         547      6.10%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total         8960                      
system.ruby.L2Cache_Controller.S_I.Ack   |           2      4.88%      4.88% |           1      2.44%      7.32% |           0      0.00%      7.32% |           3      7.32%     14.63% |           2      4.88%     19.51% |           4      9.76%     29.27% |           1      2.44%     31.71% |           5     12.20%     43.90% |           3      7.32%     51.22% |           2      4.88%     56.10% |           5     12.20%     68.29% |           4      9.76%     78.05% |           4      9.76%     87.80% |           0      0.00%     87.80% |           0      0.00%     87.80% |           5     12.20%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack::total           41                      
system.ruby.L2Cache_Controller.S_I.Ack_all |           2      4.88%      4.88% |           1      2.44%      7.32% |           0      0.00%      7.32% |           3      7.32%     14.63% |           2      4.88%     19.51% |           4      9.76%     29.27% |           1      2.44%     31.71% |           5     12.20%     43.90% |           3      7.32%     51.22% |           2      4.88%     56.10% |           5     12.20%     68.29% |           4      9.76%     78.05% |           4      9.76%     87.80% |           0      0.00%     87.80% |           0      0.00%     87.80% |           5     12.20%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack_all::total           41                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |       28903      6.26%      6.26% |       28648      6.21%     12.47% |       28424      6.16%     18.63% |       28877      6.26%     24.89% |       28557      6.19%     31.08% |       28798      6.24%     37.32% |       28832      6.25%     43.57% |       28885      6.26%     49.83% |       29007      6.29%     56.12% |       28759      6.23%     62.35% |       28860      6.25%     68.60% |       28928      6.27%     74.87% |       29092      6.30%     81.18% |       29079      6.30%     87.48% |       28889      6.26%     93.74% |       28882      6.26%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total       461420                      
system.ruby.L2Cache_Controller.IS.Mem_Data |        1354      6.40%      6.40% |        1351      6.38%     12.78% |        1486      7.02%     19.80% |        1284      6.07%     25.87% |        1347      6.36%     32.24% |        1343      6.35%     38.58% |        1274      6.02%     44.60% |        1286      6.08%     50.68% |        1365      6.45%     57.13% |        1159      5.48%     62.60% |        1247      5.89%     68.50% |        1272      6.01%     74.51% |        1230      5.81%     80.32% |        1307      6.18%     86.50% |        1511      7.14%     93.64% |        1347      6.36%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total        21163                      
system.ruby.L2Cache_Controller.IM.Mem_Data |        9029      6.22%      6.22% |        9106      6.28%     12.50% |        9144      6.30%     18.80% |        9107      6.28%     25.08% |        9094      6.27%     31.34% |        9091      6.27%     37.61% |        9094      6.27%     43.87% |        9091      6.27%     50.14% |        9058      6.24%     56.38% |        9015      6.21%     62.59% |        9058      6.24%     68.84% |        9017      6.21%     75.05% |        9019      6.22%     81.27% |        9060      6.24%     87.51% |        9066      6.25%     93.76% |        9057      6.24%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total       145106                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          42      3.94%      3.94% |          42      3.94%      7.87% |          70      6.56%     14.43% |          56      5.25%     19.68% |          56      5.25%     24.93% |          84      7.87%     32.80% |          84      7.87%     40.67% |          84      7.87%     48.55% |          82      7.69%     56.23% |          82      7.69%     63.92% |          79      7.40%     71.32% |          82      7.69%     79.01% |          70      6.56%     85.57% |          70      6.56%     92.13% |          42      3.94%     96.06% |          42      3.94%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total         1067                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |       49187      6.23%      6.23% |       49226      6.24%     12.47% |       48932      6.20%     18.67% |       49414      6.26%     24.93% |       48799      6.18%     31.11% |       48798      6.18%     37.30% |       48931      6.20%     43.50% |       49329      6.25%     49.75% |       49300      6.25%     55.99% |       48871      6.19%     62.18% |       49200      6.23%     68.42% |       50025      6.34%     74.76% |       50956      6.46%     81.21% |       49850      6.32%     87.53% |       49640      6.29%     93.82% |       48780      6.18%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total       789238                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          70      4.04%      4.04% |          68      3.93%      7.97% |          98      5.66%     13.63% |          96      5.55%     19.18% |          94      5.43%     24.61% |         139      8.03%     32.64% |         138      7.97%     40.61% |         136      7.86%     48.47% |         134      7.74%     56.21% |         136      7.86%     64.07% |         129      7.45%     71.52% |         135      7.80%     79.32% |         108      6.24%     85.56% |         110      6.35%     91.91% |          70      4.04%     95.96% |          70      4.04%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total         1731                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           0      0.00%      0.00% |           2      8.00%      8.00% |           0      0.00%      8.00% |           2      8.00%     16.00% |           4     16.00%     32.00% |           1      4.00%     36.00% |           2      8.00%     44.00% |           4     16.00%     60.00% |           2      8.00%     68.00% |           0      0.00%     68.00% |           1      4.00%     72.00% |           1      4.00%     76.00% |           4     16.00%     92.00% |           2      8.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total           25                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           0      0.00%      0.00% |           2      8.00%      8.00% |           0      0.00%      8.00% |           2      8.00%     16.00% |           4     16.00%     32.00% |           1      4.00%     36.00% |           2      8.00%     44.00% |           4     16.00%     60.00% |           2      8.00%     68.00% |           0      0.00%     68.00% |           1      4.00%     72.00% |           1      4.00%     76.00% |           4     16.00%     92.00% |           2      8.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total           25                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          70      4.04%      4.04% |          68      3.93%      7.97% |          98      5.66%     13.63% |          96      5.55%     19.18% |          94      5.43%     24.61% |         139      8.03%     32.64% |         138      7.97%     40.61% |         136      7.86%     48.47% |         134      7.74%     56.21% |         136      7.86%     64.07% |         129      7.45%     71.52% |         135      7.80%     79.32% |         108      6.24%     85.56% |         110      6.35%     91.91% |          70      4.04%     95.96% |          70      4.04%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total         1731                      

---------- End Simulation Statistics   ----------
