strict digraph "compose( ,  )" {
	node [label="\N"];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fcc84d0ee90>",
		fillcolor=turquoise,
		label="14:BL
ram[addr] = data;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcc84d0ebd0>]",
		style=filled,
		typ=Block];
	"Leaf_12:AL"	[def_var="['ram']",
		label="Leaf_12:AL"];
	"14:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"18:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7fcc84d71650>",
		def_var="['q']",
		fillcolor=deepskyblue,
		label="18:AS
q = ram[addr];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['ram', 'addr']"];
	"13:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fcc84d63610>",
		fillcolor=turquoise,
		label="13:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"14:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fcc84d63210>",
		fillcolor=springgreen,
		label="14:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:BL" -> "14:IF"	[cond="[]",
		lineno=None];
	"14:IF" -> "14:BL"	[cond="['we']",
		label=we,
		lineno=14];
	"12:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fcc84d634d0>",
		clk_sens=True,
		fillcolor=gold,
		label="12:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['we', 'data']"];
	"12:AL" -> "13:BL"	[cond="[]",
		lineno=None];
	"Leaf_12:AL" -> "18:AS";
}
