library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library work;

entity datapath is
    port(
		IR : in std_logic_vector(15 downto 0);
		cy, z : in std_logic;
		
		
		);
end datapath;

architecture arch of datapath is

	signal cy, z : std_logic;
	
begin


end arch;