ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m0plus
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"I2C_MASTER.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.I2C_MasterWriteBuf,"ax",%progbits
  20              		.align	2
  21              		.global	I2C_MasterWriteBuf
  22              		.code	16
  23              		.thumb_func
  24              		.type	I2C_MasterWriteBuf, %function
  25              	I2C_MasterWriteBuf:
  26              	.LFB47:
  27              		.file 1 "Generated_Source\\PSoC6\\I2C_MASTER.c"
   1:Generated_Source\PSoC6/I2C_MASTER.c **** /*******************************************************************************
   2:Generated_Source\PSoC6/I2C_MASTER.c **** * File Name: I2C_MASTER.c
   3:Generated_Source\PSoC6/I2C_MASTER.c **** * Version 3.50
   4:Generated_Source\PSoC6/I2C_MASTER.c **** *
   5:Generated_Source\PSoC6/I2C_MASTER.c **** * Description:
   6:Generated_Source\PSoC6/I2C_MASTER.c **** *  This file provides the source code of APIs for the I2C component master mode.
   7:Generated_Source\PSoC6/I2C_MASTER.c **** *
   8:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************
   9:Generated_Source\PSoC6/I2C_MASTER.c **** * Copyright 2012-2015, Cypress Semiconductor Corporation. All rights reserved.
  10:Generated_Source\PSoC6/I2C_MASTER.c **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6/I2C_MASTER.c **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6/I2C_MASTER.c **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************/
  14:Generated_Source\PSoC6/I2C_MASTER.c **** 
  15:Generated_Source\PSoC6/I2C_MASTER.c **** #include "I2C_PVT.h"
  16:Generated_Source\PSoC6/I2C_MASTER.c **** 
  17:Generated_Source\PSoC6/I2C_MASTER.c **** #if(I2C_MODE_MASTER_ENABLED)
  18:Generated_Source\PSoC6/I2C_MASTER.c **** 
  19:Generated_Source\PSoC6/I2C_MASTER.c **** /**********************************
  20:Generated_Source\PSoC6/I2C_MASTER.c **** *      System variables
  21:Generated_Source\PSoC6/I2C_MASTER.c **** **********************************/
  22:Generated_Source\PSoC6/I2C_MASTER.c **** 
  23:Generated_Source\PSoC6/I2C_MASTER.c **** volatile uint8 I2C_mstrStatus;     /* Master Status byte  */
  24:Generated_Source\PSoC6/I2C_MASTER.c **** volatile uint8 I2C_mstrControl;    /* Master Control byte */
  25:Generated_Source\PSoC6/I2C_MASTER.c **** 
  26:Generated_Source\PSoC6/I2C_MASTER.c **** /* Transmit buffer variables */
  27:Generated_Source\PSoC6/I2C_MASTER.c **** volatile uint8 * I2C_mstrRdBufPtr;     /* Pointer to Master Read buffer */
  28:Generated_Source\PSoC6/I2C_MASTER.c **** volatile uint8   I2C_mstrRdBufSize;    /* Master Read buffer size       */
  29:Generated_Source\PSoC6/I2C_MASTER.c **** volatile uint8   I2C_mstrRdBufIndex;   /* Master Read buffer Index      */
  30:Generated_Source\PSoC6/I2C_MASTER.c **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 2


  31:Generated_Source\PSoC6/I2C_MASTER.c **** /* Receive buffer variables */
  32:Generated_Source\PSoC6/I2C_MASTER.c **** volatile uint8 * I2C_mstrWrBufPtr;     /* Pointer to Master Write buffer */
  33:Generated_Source\PSoC6/I2C_MASTER.c **** volatile uint8   I2C_mstrWrBufSize;    /* Master Write buffer size       */
  34:Generated_Source\PSoC6/I2C_MASTER.c **** volatile uint8   I2C_mstrWrBufIndex;   /* Master Write buffer Index      */
  35:Generated_Source\PSoC6/I2C_MASTER.c **** 
  36:Generated_Source\PSoC6/I2C_MASTER.c **** 
  37:Generated_Source\PSoC6/I2C_MASTER.c **** /*******************************************************************************
  38:Generated_Source\PSoC6/I2C_MASTER.c **** * Function Name: I2C_MasterWriteBuf
  39:Generated_Source\PSoC6/I2C_MASTER.c **** ********************************************************************************
  40:Generated_Source\PSoC6/I2C_MASTER.c **** *
  41:Generated_Source\PSoC6/I2C_MASTER.c **** * Summary:
  42:Generated_Source\PSoC6/I2C_MASTER.c **** *  Automatically writes an entire buffer of data to a slave device. Once the
  43:Generated_Source\PSoC6/I2C_MASTER.c **** *  data transfer is initiated by this function, further data transfer is handled
  44:Generated_Source\PSoC6/I2C_MASTER.c **** *  by the included ISR in byte by byte mode.
  45:Generated_Source\PSoC6/I2C_MASTER.c **** *
  46:Generated_Source\PSoC6/I2C_MASTER.c **** * Parameters:
  47:Generated_Source\PSoC6/I2C_MASTER.c **** *  slaveAddr: 7-bit slave address.
  48:Generated_Source\PSoC6/I2C_MASTER.c **** *  xferData:  Pointer to buffer of data to be sent.
  49:Generated_Source\PSoC6/I2C_MASTER.c **** *  cnt:       Size of buffer to send.
  50:Generated_Source\PSoC6/I2C_MASTER.c **** *  mode:      Transfer mode defines: start or restart condition generation at
  51:Generated_Source\PSoC6/I2C_MASTER.c **** *             begin of the transfer and complete the transfer or halt before
  52:Generated_Source\PSoC6/I2C_MASTER.c **** *             generating a stop.
  53:Generated_Source\PSoC6/I2C_MASTER.c **** *
  54:Generated_Source\PSoC6/I2C_MASTER.c **** * Return:
  55:Generated_Source\PSoC6/I2C_MASTER.c **** *  Status error - Zero means no errors.
  56:Generated_Source\PSoC6/I2C_MASTER.c **** *
  57:Generated_Source\PSoC6/I2C_MASTER.c **** * Side Effects:
  58:Generated_Source\PSoC6/I2C_MASTER.c **** *  The included ISR will start a transfer after a start or restart condition is
  59:Generated_Source\PSoC6/I2C_MASTER.c **** *  generated.
  60:Generated_Source\PSoC6/I2C_MASTER.c **** *
  61:Generated_Source\PSoC6/I2C_MASTER.c **** * Global variables:
  62:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrStatus  - The global variable used to store a current
  63:Generated_Source\PSoC6/I2C_MASTER.c **** *                                 status of the I2C Master.
  64:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_state       - The global variable used to store a current
  65:Generated_Source\PSoC6/I2C_MASTER.c **** *                                 state of the software FSM.
  66:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrControl - The global variable used to control the master
  67:Generated_Source\PSoC6/I2C_MASTER.c **** *                                 end of a transaction with or without Stop
  68:Generated_Source\PSoC6/I2C_MASTER.c **** *                                 generation.
  69:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrWrBufPtr - The global variable used to store a pointer
  70:Generated_Source\PSoC6/I2C_MASTER.c **** *                                  to the master write buffer.
  71:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrWrBufIndex - The global variable used to store current
  72:Generated_Source\PSoC6/I2C_MASTER.c **** *                                    index within the master write buffer.
  73:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrWrBufSize - The global variable used to store a master
  74:Generated_Source\PSoC6/I2C_MASTER.c **** *                                   write buffer size.
  75:Generated_Source\PSoC6/I2C_MASTER.c **** *
  76:Generated_Source\PSoC6/I2C_MASTER.c **** * Reentrant:
  77:Generated_Source\PSoC6/I2C_MASTER.c **** *  No
  78:Generated_Source\PSoC6/I2C_MASTER.c **** *
  79:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************/
  80:Generated_Source\PSoC6/I2C_MASTER.c **** uint8 I2C_MasterWriteBuf(uint8 slaveAddress, uint8 * wrData, uint8 cnt, uint8 mode)
  81:Generated_Source\PSoC6/I2C_MASTER.c ****       
  82:Generated_Source\PSoC6/I2C_MASTER.c **** {
  28              		.loc 1 82 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              	.LVL0:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 3


  33 0000 70B5     		push	{r4, r5, r6, lr}
  34              		.cfi_def_cfa_offset 16
  35              		.cfi_offset 4, -16
  36              		.cfi_offset 5, -12
  37              		.cfi_offset 6, -8
  38              		.cfi_offset 14, -4
  39 0002 0400     		movs	r4, r0
  40              	.LVL1:
  83:Generated_Source\PSoC6/I2C_MASTER.c ****     uint8 errStatus;
  84:Generated_Source\PSoC6/I2C_MASTER.c **** 
  85:Generated_Source\PSoC6/I2C_MASTER.c ****     errStatus = I2C_MSTR_NOT_READY;
  86:Generated_Source\PSoC6/I2C_MASTER.c **** 
  87:Generated_Source\PSoC6/I2C_MASTER.c ****     if(NULL != wrData)
  41              		.loc 1 87 0
  42 0004 0029     		cmp	r1, #0
  43 0006 4ED0     		beq	.L7
  88:Generated_Source\PSoC6/I2C_MASTER.c ****     {
  89:Generated_Source\PSoC6/I2C_MASTER.c ****         /* Check I2C state to allow transfer: valid states are IDLE or HALT */
  90:Generated_Source\PSoC6/I2C_MASTER.c ****         if(I2C_SM_IDLE == I2C_state)
  44              		.loc 1 90 0
  45 0008 2848     		ldr	r0, .L10
  46              	.LVL2:
  47 000a 0078     		ldrb	r0, [r0]
  48 000c 1028     		cmp	r0, #16
  49 000e 05D1     		bne	.L3
  91:Generated_Source\PSoC6/I2C_MASTER.c ****         {
  92:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Master is ready for transaction: check if bus is free */
  93:Generated_Source\PSoC6/I2C_MASTER.c ****             if(I2C_CHECK_BUS_FREE(I2C_MCSR_REG))
  50              		.loc 1 93 0
  51 0010 2748     		ldr	r0, .L10+4
  52 0012 0078     		ldrb	r0, [r0]
  53 0014 C006     		lsls	r0, r0, #27
  54 0016 12D4     		bmi	.L8
  94:Generated_Source\PSoC6/I2C_MASTER.c ****             {
  95:Generated_Source\PSoC6/I2C_MASTER.c ****                 errStatus = I2C_MSTR_NO_ERROR;
  55              		.loc 1 95 0
  56 0018 0020     		movs	r0, #0
  57 001a 13E0     		b	.L4
  58              	.L3:
  96:Generated_Source\PSoC6/I2C_MASTER.c ****             }
  97:Generated_Source\PSoC6/I2C_MASTER.c ****             else
  98:Generated_Source\PSoC6/I2C_MASTER.c ****             {
  99:Generated_Source\PSoC6/I2C_MASTER.c ****                 errStatus = I2C_MSTR_BUS_BUSY;
 100:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 101:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 102:Generated_Source\PSoC6/I2C_MASTER.c ****         else if(I2C_SM_MSTR_HALT == I2C_state)
  59              		.loc 1 102 0
  60 001c 2348     		ldr	r0, .L10
  61 001e 0078     		ldrb	r0, [r0]
  62 0020 6028     		cmp	r0, #96
  63 0022 0ED1     		bne	.L9
  64              	.LVL3:
  65              	.LBB52:
  66              	.LBB53:
  67              		.file 2 "Generated_Source\\PSoC6\\pdl\\cmsis/include/core_cm0plus.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * @file     core_cm0plus.h
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 4


   3:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * @brief    CMSIS Cortex-M0+ Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * @version  V5.0.4
   5:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * @date     10. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #elif defined (__clang__)
  28:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
  30:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  31:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #ifndef __CORE_CM0PLUS_H_GENERIC
  32:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define __CORE_CM0PLUS_H_GENERIC
  33:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #include <stdint.h>
  35:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  36:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  extern "C" {
  38:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
  39:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  40:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
  41:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  44:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  47:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****      Unions are used for effective representation of core registers.
  49:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  50:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
  53:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  54:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  55:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*******************************************************************************
  56:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  *                 CMSIS definitions
  57:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  ******************************************************************************/
  58:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
  59:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \ingroup Cortex-M0+
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 5


  60:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   @{
  61:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
  62:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  63:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #include "cmsis_version.h"
  64:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  
  65:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*  CMSIS CM0+ definitions */
  66:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [3
  67:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION_SUB  (__CM_CMSIS_VERSION_SUB)                   /*!< \deprecated [1
  68:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION      ((__CM0PLUS_CMSIS_VERSION_MAIN << 16U) | \
  69:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****                                        __CM0PLUS_CMSIS_VERSION_SUB           )  /*!< \deprecated CM
  70:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  71:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define __CORTEX_M                   (0U)                                       /*!< Cortex-M Core 
  72:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  73:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     This core does not support an FPU at all
  75:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** */
  76:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define __FPU_USED       0U
  77:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  78:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #if defined ( __CC_ARM )
  79:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #if defined __TARGET_FPU_VFP
  80:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
  82:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  83:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #if defined __ARM_PCS_VFP
  85:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
  87:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  88:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #elif defined ( __GNUC__ )
  89:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  90:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
  92:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  93:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #elif defined ( __ICCARM__ )
  94:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #if defined __ARMVFP__
  95:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
  97:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  98:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #elif defined ( __TI_ARM__ )
  99:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #if defined __TI_VFP_SUPPORT__
 100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
 102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #elif defined ( __TASKING__ )
 104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #if defined __FPU_VFP__
 105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
 107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #elif defined ( __CSMC__ )
 109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #if ( __CSMC__ & 0x400U)
 110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
 112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
 114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 6


 117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #ifdef __cplusplus
 119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** }
 120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
 121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif /* __CORE_CM0PLUS_H_GENERIC */
 123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #ifndef __CMSIS_GENERIC
 125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #ifndef __CORE_CM0PLUS_H_DEPENDANT
 127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define __CORE_CM0PLUS_H_DEPENDANT
 128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #ifdef __cplusplus
 130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  extern "C" {
 131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
 132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* check device defines and use defaults */
 134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #ifndef __CM0PLUS_REV
 136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #define __CM0PLUS_REV             0x0000U
 137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #warning "__CM0PLUS_REV not defined in device header file; using default!"
 138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
 139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #ifndef __MPU_PRESENT
 141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #define __MPU_PRESENT             0U
 142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
 144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #ifndef __VTOR_PRESENT
 146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #define __VTOR_PRESENT            0U
 147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
 149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #ifndef __NVIC_PRIO_BITS
 151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #define __NVIC_PRIO_BITS          2U
 152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
 154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #ifndef __Vendor_SysTickConfig
 156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #define __Vendor_SysTickConfig    0U
 157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
 159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
 160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* IO definitions (access restrictions to peripheral registers) */
 162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     <strong>IO Type Qualifiers</strong> are used
 166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     \li to specify the access to peripheral variables.
 167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     \li for automatic generation of peripheral register debug information.
 168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** */
 169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #ifdef __cplusplus
 170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #else
 172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 7


 174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* following defines should be used for structure members */
 178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*@} end of group Cortex-M0+ */
 183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*******************************************************************************
 187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  *                 Register Abstraction
 188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   Core Register contain:
 189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   - Core Register
 190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   - Core NVIC Register
 191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   - Core SCB Register
 192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   - Core SysTick Register
 193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   - Core MPU Register
 194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  ******************************************************************************/
 195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** */
 199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief      Core Register type definitions.
 204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   @{
 205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** typedef union
 211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   struct
 213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   {
 214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
 215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** } APSR_Type;
 222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* APSR Register Definitions */
 224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 8


 231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** typedef union
 241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   struct
 243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   {
 244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** } IPSR_Type;
 249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* IPSR Register Definitions */
 251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** typedef union
 259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   struct
 261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   {
 262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
 266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** } xPSR_Type;
 273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* xPSR Register Definitions */
 275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 9


 288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief  Union type to access the Control Registers (CONTROL).
 296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** typedef union
 298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   struct
 300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   {
 301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** } CONTROL_Type;
 307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* CONTROL Register Definitions */
 309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*@} end of group CMSIS_CORE */
 316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief      Type definitions for the NVIC Registers
 322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   @{
 323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** typedef struct
 329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****         uint32_t RESERVED0[31U];
 332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****         uint32_t RSERVED1[31U];
 334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****         uint32_t RESERVED2[31U];
 336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****         uint32_t RESERVED3[31U];
 338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****         uint32_t RESERVED4[64U];
 339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
 340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** }  NVIC_Type;
 341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*@} end of group CMSIS_NVIC */
 343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 10


 345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief    Type definitions for the System Control Block Registers
 349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   @{
 350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief  Structure type to access the System Control Block (SCB).
 354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** typedef struct
 356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #else
 362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****         uint32_t RESERVED0;
 363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
 364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****         uint32_t RESERVED1;
 368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registe
 369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** } SCB_Type;
 371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SCB CPUID Register Definitions */
 373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SCB Interrupt Control State Register Definitions */
 389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 11


 402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SCB Interrupt Control State Register Definitions */
 418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_VTOR_TBLOFF_Pos                 8U                                            /*!< SCB 
 419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_VTOR_TBLOFF_Msk                (0xFFFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
 421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SCB System Control Register Definitions */
 439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SCB Configuration Control Register Definitions */
 449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SCB System Handler Control and State Register Definitions */
 456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 12


 459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*@} end of group CMSIS_SCB */
 460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief    Type definitions for the System Timer Registers.
 466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   @{
 467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief  Structure type to access the System Timer (SysTick).
 471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** typedef struct
 473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** } SysTick_Type;
 479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SysTick Control / Status Register Definitions */
 481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SysTick Reload Register Definitions */
 494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SysTick Current Register Definitions */
 498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SysTick Calibration Register Definitions */
 502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*@} end of group CMSIS_SysTick */
 512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
 514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 13


 516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
 517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
 518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   @{
 519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
 523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** typedef struct
 525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
 527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
 528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
 529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
 530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
 531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** } MPU_Type;
 532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_TYPE_RALIASES                  1U
 534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* MPU Type Register Definitions */
 536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
 537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
 540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
 543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
 544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* MPU Control Register Definitions */
 546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
 547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
 550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
 553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
 554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* MPU Region Number Register Definitions */
 556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
 557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
 558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* MPU Region Base Address Register Definitions */
 560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RBAR_ADDR_Pos                   8U                                            /*!< MPU 
 561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RBAR_ADDR_Msk                  (0xFFFFFFUL << MPU_RBAR_ADDR_Pos)              /*!< MPU 
 562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
 564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
 567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
 568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* MPU Region Attribute and Size Register Definitions */
 570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
 571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
 572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 14


 573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
 574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
 575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
 577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
 578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
 580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
 581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
 583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
 584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
 586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
 587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
 589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
 590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
 592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
 593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
 595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
 598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
 599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*@} end of group CMSIS_MPU */
 601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
 602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
 607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief    Cortex-M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible ov
 608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****             Therefore they are not covered by the Cortex-M0+ header file.
 609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   @{
 610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*@} end of group CMSIS_CoreDebug */
 612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
 617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
 618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   @{
 619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
 623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \param[in] field  Name of the register bit field.
 624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
 625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \return           Masked and shifted value.
 626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** */
 627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
 628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 15


 630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief     Mask and shift a register value to extract a bit filed value.
 631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \param[in] field  Name of the register bit field.
 632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
 633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \return           Masked and shifted bit field value.
 634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** */
 635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
 636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*@} end of group CMSIS_core_bitfield */
 638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup   CMSIS_core_base     Core Definitions
 643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief      Definitions for base addresses, unions, and structures.
 644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   @{
 645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* Memory mapping of Core Hardware */
 648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
 650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
 651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
 658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
 659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
 660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
 661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*@} */
 663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*******************************************************************************
 667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  *                Hardware Abstraction Layer
 668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   Core Function Interface contains:
 669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   - Core NVIC Functions
 670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   - Core SysTick Functions
 671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   - Core Register Access Functions
 672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  ******************************************************************************/
 673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
 675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** */
 676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* ##########################   NVIC functions  #################################### */
 680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \ingroup  CMSIS_Core_FunctionInterface
 682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
 683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
 684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   @{
 685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 16


 687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #ifdef CMSIS_NVIC_VIRTUAL
 688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
 689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
 690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
 691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
 692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #else
 693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*#define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping   not available for Cortex-M0+ */
 694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*#define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping   not available for Cortex-M0+ */
 695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
 696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
 697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
 698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
 699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
 700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
 701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*#define NVIC_GetActive              __NVIC_GetActive             not available for Cortex-M0+ */
 702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
 703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
 704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
 705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif /* CMSIS_NVIC_VIRTUAL */
 706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #ifdef CMSIS_VECTAB_VIRTUAL
 708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
 710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
 711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #else
 713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_SetVector              __NVIC_SetVector
 714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_GetVector              __NVIC_GetVector
 715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
 716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define NVIC_USER_IRQ_OFFSET          16
 718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* Interrupt Priorities are WORD accessible only under Armv6-M                  */
 721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* The following MACROS handle generation of the register offset and byte masks */
 722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
 723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
 724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
 725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief   Enable Interrupt
 729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
 730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \note    IRQn must not be negative.
 732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
 734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   {
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   }
 739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** }
 740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief   Get Interrupt Enable status
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 17


 744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
 745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \return             0  Interrupt is not enabled.
 747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \return             1  Interrupt is enabled.
 748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \note    IRQn must not be negative.
 749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
 751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   {
 754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)
 755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   }
 756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   else
 757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   {
 758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     return(0U);
 759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   }
 760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** }
 761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief   Disable Interrupt
 765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
 766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \note    IRQn must not be negative.
 768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
 770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   {
 773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     __DSB();
 775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     __ISB();
 776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   }
 777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** }
 778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief   Get Pending Interrupt
 782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
 783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \return             0  Interrupt status is not pending.
 785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \return             1  Interrupt status is pending.
 786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \note    IRQn must not be negative.
 787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
 789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   {
 792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)
 793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   }
 794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   else
 795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   {
 796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     return(0U);
 797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   }
 798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** }
 799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 18


 801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief   Set Pending Interrupt
 803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
 804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \note    IRQn must not be negative.
 806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 807:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
 808:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 809:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 810:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   {
 811:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 812:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   }
 813:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** }
 814:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 815:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 816:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 817:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief   Clear Pending Interrupt
 818:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
 819:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 820:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \note    IRQn must not be negative.
 821:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 822:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 823:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 824:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 825:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   {
 826:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  68              		.loc 2 826 0
  69 0024 8026     		movs	r6, #128
  70 0026 F604     		lsls	r6, r6, #19
  71 0028 2130     		adds	r0, r0, #33
  72 002a FF30     		adds	r0, r0, #255
  73 002c 214D     		ldr	r5, .L10+8
  74 002e 2E50     		str	r6, [r5, r0]
  75              	.LVL4:
  76              	.LBE53:
  77              	.LBE52:
 103:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 104:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Master is ready and waiting for ReStart */
 105:Generated_Source\PSoC6/I2C_MASTER.c ****             errStatus = I2C_MSTR_NO_ERROR;
 106:Generated_Source\PSoC6/I2C_MASTER.c **** 
 107:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_ClearPendingInt();
 108:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_mstrStatus &= (uint8) ~I2C_MSTAT_XFER_HALT;
  78              		.loc 1 108 0
  79 0030 214D     		ldr	r5, .L10+12
  80 0032 2878     		ldrb	r0, [r5]
  81 0034 0826     		movs	r6, #8
  82 0036 B043     		bics	r0, r6
  83 0038 2870     		strb	r0, [r5]
 105:Generated_Source\PSoC6/I2C_MASTER.c **** 
  84              		.loc 1 105 0
  85 003a 0020     		movs	r0, #0
  86 003c 02E0     		b	.L4
  87              	.LVL5:
  88              	.L8:
  99:Generated_Source\PSoC6/I2C_MASTER.c ****             }
  89              		.loc 1 99 0
  90 003e 0120     		movs	r0, #1
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 19


  91 0040 00E0     		b	.L4
  92              	.L9:
  85:Generated_Source\PSoC6/I2C_MASTER.c **** 
  93              		.loc 1 85 0
  94 0042 0220     		movs	r0, #2
  95              	.LVL6:
  96              	.L4:
 109:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 110:Generated_Source\PSoC6/I2C_MASTER.c ****         else
 111:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 112:Generated_Source\PSoC6/I2C_MASTER.c ****             /* errStatus = I2C_MSTR_NOT_READY was send before */
 113:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 114:Generated_Source\PSoC6/I2C_MASTER.c **** 
 115:Generated_Source\PSoC6/I2C_MASTER.c ****         if(I2C_MSTR_NO_ERROR == errStatus)
  97              		.loc 1 115 0
  98 0044 0028     		cmp	r0, #0
  99 0046 2FD1     		bne	.L2
 116:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 117:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Set state to start write transaction */
 118:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_state = I2C_SM_MSTR_WR_ADDR;
 100              		.loc 1 118 0
 101 0048 4526     		movs	r6, #69
 102 004a 184D     		ldr	r5, .L10
 103 004c 2E70     		strb	r6, [r5]
 119:Generated_Source\PSoC6/I2C_MASTER.c **** 
 120:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Prepare write buffer */
 121:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_mstrWrBufIndex = 0u;
 104              		.loc 1 121 0
 105 004e 0026     		movs	r6, #0
 106 0050 1A4D     		ldr	r5, .L10+16
 107 0052 2E70     		strb	r6, [r5]
 122:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_mstrWrBufSize  = cnt;
 108              		.loc 1 122 0
 109 0054 1A4D     		ldr	r5, .L10+20
 110 0056 2A70     		strb	r2, [r5]
 123:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_mstrWrBufPtr   = (volatile uint8 *) wrData;
 111              		.loc 1 123 0
 112 0058 1A4A     		ldr	r2, .L10+24
 113              	.LVL7:
 114 005a 1160     		str	r1, [r2]
 124:Generated_Source\PSoC6/I2C_MASTER.c **** 
 125:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Set end of transaction flag: Stop or Halt (following ReStart) */
 126:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_mstrControl = mode;
 115              		.loc 1 126 0
 116 005c 1A4A     		ldr	r2, .L10+28
 117 005e 1370     		strb	r3, [r2]
 118              	.LVL8:
 127:Generated_Source\PSoC6/I2C_MASTER.c **** 
 128:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Clear write status history */
 129:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_mstrStatus &= (uint8) ~I2C_MSTAT_WR_CMPLT;
 119              		.loc 1 129 0
 120 0060 1549     		ldr	r1, .L10+12
 121              	.LVL9:
 122 0062 0A78     		ldrb	r2, [r1]
 123 0064 0225     		movs	r5, #2
 124 0066 AA43     		bics	r2, r5
 125 0068 0A70     		strb	r2, [r1]
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 20


 130:Generated_Source\PSoC6/I2C_MASTER.c **** 
 131:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Hardware actions: write address and generate Start or ReStart */
 132:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_DATA_REG = (uint8) (slaveAddress << I2C_SLAVE_ADDR_SHIFT);
 126              		.loc 1 132 0
 127 006a 6400     		lsls	r4, r4, #1
 128 006c E4B2     		uxtb	r4, r4
 129 006e 174A     		ldr	r2, .L10+32
 130 0070 1470     		strb	r4, [r2]
 131              	.LVL10:
 133:Generated_Source\PSoC6/I2C_MASTER.c **** 
 134:Generated_Source\PSoC6/I2C_MASTER.c ****             if(I2C_CHECK_RESTART(mode))
 132              		.loc 1 134 0
 133 0072 DB07     		lsls	r3, r3, #31
 134 0074 09D5     		bpl	.L5
 135              	.LVL11:
 135:Generated_Source\PSoC6/I2C_MASTER.c ****             {
 136:Generated_Source\PSoC6/I2C_MASTER.c ****                 I2C_GENERATE_RESTART;
 136              		.loc 1 136 0
 137 0076 3222     		movs	r2, #50
 138 0078 154B     		ldr	r3, .L10+36
 139 007a 1A70     		strb	r2, [r3]
 140 007c CD32     		adds	r2, r2, #205
 141 007e 154B     		ldr	r3, .L10+40
 142 0080 1A70     		strb	r2, [r3]
 143 0082 0022     		movs	r2, #0
 144 0084 144B     		ldr	r3, .L10+44
 145 0086 1A70     		strb	r2, [r3]
 146 0088 08E0     		b	.L6
 147              	.L5:
 137:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 138:Generated_Source\PSoC6/I2C_MASTER.c ****             else
 139:Generated_Source\PSoC6/I2C_MASTER.c ****             {
 140:Generated_Source\PSoC6/I2C_MASTER.c ****                 I2C_GENERATE_START;
 148              		.loc 1 140 0
 149 008a 8222     		movs	r2, #130
 150 008c 104B     		ldr	r3, .L10+36
 151 008e 1A70     		strb	r2, [r3]
 152 0090 7D32     		adds	r2, r2, #125
 153 0092 104B     		ldr	r3, .L10+40
 154 0094 1A70     		strb	r2, [r3]
 155 0096 0022     		movs	r2, #0
 156 0098 0F4B     		ldr	r3, .L10+44
 157 009a 1A70     		strb	r2, [r3]
 158              	.L6:
 159              	.LVL12:
 160              	.LBB54:
 161              	.LBB55:
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   }
 162              		.loc 2 737 0
 163 009c 8022     		movs	r2, #128
 164 009e D204     		lsls	r2, r2, #19
 165 00a0 044B     		ldr	r3, .L10+8
 166 00a2 1A60     		str	r2, [r3]
 167 00a4 00E0     		b	.L2
 168              	.LVL13:
 169              	.L7:
 170              	.LBE55:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 21


 171              	.LBE54:
  85:Generated_Source\PSoC6/I2C_MASTER.c **** 
 172              		.loc 1 85 0
 173 00a6 0220     		movs	r0, #2
 174              	.LVL14:
 175              	.L2:
 141:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 142:Generated_Source\PSoC6/I2C_MASTER.c **** 
 143:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Enable interrupt to complete transfer */
 144:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_EnableInt();
 145:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 146:Generated_Source\PSoC6/I2C_MASTER.c ****     }
 147:Generated_Source\PSoC6/I2C_MASTER.c **** 
 148:Generated_Source\PSoC6/I2C_MASTER.c ****     return(errStatus);
 149:Generated_Source\PSoC6/I2C_MASTER.c **** }
 176              		.loc 1 149 0
 177              		@ sp needed
 178 00a8 70BD     		pop	{r4, r5, r6, pc}
 179              	.L11:
 180 00aa C046     		.align	2
 181              	.L10:
 182 00ac 00000000 		.word	I2C_state
 183 00b0 14163440 		.word	1077155348
 184 00b4 00E100E0 		.word	-536813312
 185 00b8 00000000 		.word	I2C_mstrStatus
 186 00bc 00000000 		.word	I2C_mstrWrBufIndex
 187 00c0 00000000 		.word	I2C_mstrWrBufSize
 188 00c4 00000000 		.word	I2C_mstrWrBufPtr
 189 00c8 00000000 		.word	I2C_mstrControl
 190 00cc 10103440 		.word	1077153808
 191 00d0 14173440 		.word	1077155604
 192 00d4 10113440 		.word	1077154064
 193 00d8 10153440 		.word	1077155088
 194              		.cfi_endproc
 195              	.LFE47:
 196              		.size	I2C_MasterWriteBuf, .-I2C_MasterWriteBuf
 197              		.section	.text.I2C_MasterReadBuf,"ax",%progbits
 198              		.align	2
 199              		.global	I2C_MasterReadBuf
 200              		.code	16
 201              		.thumb_func
 202              		.type	I2C_MasterReadBuf, %function
 203              	I2C_MasterReadBuf:
 204              	.LFB48:
 150:Generated_Source\PSoC6/I2C_MASTER.c **** 
 151:Generated_Source\PSoC6/I2C_MASTER.c **** 
 152:Generated_Source\PSoC6/I2C_MASTER.c **** /*******************************************************************************
 153:Generated_Source\PSoC6/I2C_MASTER.c **** * Function Name: I2C_MasterReadBuf
 154:Generated_Source\PSoC6/I2C_MASTER.c **** ********************************************************************************
 155:Generated_Source\PSoC6/I2C_MASTER.c **** *
 156:Generated_Source\PSoC6/I2C_MASTER.c **** * Summary:
 157:Generated_Source\PSoC6/I2C_MASTER.c **** *  Automatically writes an entire buffer of data to a slave device. Once the
 158:Generated_Source\PSoC6/I2C_MASTER.c **** *  data transfer is initiated by this function, further data transfer is handled
 159:Generated_Source\PSoC6/I2C_MASTER.c **** *  by the included ISR in byte by byte mode.
 160:Generated_Source\PSoC6/I2C_MASTER.c **** *
 161:Generated_Source\PSoC6/I2C_MASTER.c **** * Parameters:
 162:Generated_Source\PSoC6/I2C_MASTER.c **** *  slaveAddr: 7-bit slave address.
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 22


 163:Generated_Source\PSoC6/I2C_MASTER.c **** *  xferData:  Pointer to buffer where to put data from slave.
 164:Generated_Source\PSoC6/I2C_MASTER.c **** *  cnt:       Size of buffer to read.
 165:Generated_Source\PSoC6/I2C_MASTER.c **** *  mode:      Transfer mode defines: start or restart condition generation at
 166:Generated_Source\PSoC6/I2C_MASTER.c **** *             begin of the transfer and complete the transfer or halt before
 167:Generated_Source\PSoC6/I2C_MASTER.c **** *             generating a stop.
 168:Generated_Source\PSoC6/I2C_MASTER.c **** *
 169:Generated_Source\PSoC6/I2C_MASTER.c **** * Return:
 170:Generated_Source\PSoC6/I2C_MASTER.c **** *  Status error - Zero means no errors.
 171:Generated_Source\PSoC6/I2C_MASTER.c **** *
 172:Generated_Source\PSoC6/I2C_MASTER.c **** * Side Effects:
 173:Generated_Source\PSoC6/I2C_MASTER.c **** *  The included ISR will start a transfer after start or restart condition is
 174:Generated_Source\PSoC6/I2C_MASTER.c **** *  generated.
 175:Generated_Source\PSoC6/I2C_MASTER.c **** *
 176:Generated_Source\PSoC6/I2C_MASTER.c **** * Global variables:
 177:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrStatus  - The global variable used to store a current
 178:Generated_Source\PSoC6/I2C_MASTER.c **** *                                 status of the I2C Master.
 179:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_state       - The global variable used to store a current
 180:Generated_Source\PSoC6/I2C_MASTER.c **** *                                 state of the software FSM.
 181:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrControl - The global variable used to control the master
 182:Generated_Source\PSoC6/I2C_MASTER.c **** *                                 end of a transaction with or without
 183:Generated_Source\PSoC6/I2C_MASTER.c **** *                                 Stop generation.
 184:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrRdBufPtr - The global variable used to store a pointer
 185:Generated_Source\PSoC6/I2C_MASTER.c **** *                                  to the master write buffer.
 186:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrRdBufIndex - The global variable  used to store a
 187:Generated_Source\PSoC6/I2C_MASTER.c **** *                                    current index within the master
 188:Generated_Source\PSoC6/I2C_MASTER.c **** *                                    write buffer.
 189:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrRdBufSize - The global variable used to store a master
 190:Generated_Source\PSoC6/I2C_MASTER.c **** *                                   write buffer size.
 191:Generated_Source\PSoC6/I2C_MASTER.c **** *
 192:Generated_Source\PSoC6/I2C_MASTER.c **** * Reentrant:
 193:Generated_Source\PSoC6/I2C_MASTER.c **** *  No.
 194:Generated_Source\PSoC6/I2C_MASTER.c **** *
 195:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************/
 196:Generated_Source\PSoC6/I2C_MASTER.c **** uint8 I2C_MasterReadBuf(uint8 slaveAddress, uint8 * rdData, uint8 cnt, uint8 mode)
 197:Generated_Source\PSoC6/I2C_MASTER.c ****       
 198:Generated_Source\PSoC6/I2C_MASTER.c **** {
 205              		.loc 1 198 0
 206              		.cfi_startproc
 207              		@ args = 0, pretend = 0, frame = 0
 208              		@ frame_needed = 0, uses_anonymous_args = 0
 209              	.LVL15:
 210 0000 70B5     		push	{r4, r5, r6, lr}
 211              		.cfi_def_cfa_offset 16
 212              		.cfi_offset 4, -16
 213              		.cfi_offset 5, -12
 214              		.cfi_offset 6, -8
 215              		.cfi_offset 14, -4
 216 0002 0400     		movs	r4, r0
 217              	.LVL16:
 199:Generated_Source\PSoC6/I2C_MASTER.c ****     uint8 errStatus;
 200:Generated_Source\PSoC6/I2C_MASTER.c **** 
 201:Generated_Source\PSoC6/I2C_MASTER.c ****     errStatus = I2C_MSTR_NOT_READY;
 202:Generated_Source\PSoC6/I2C_MASTER.c **** 
 203:Generated_Source\PSoC6/I2C_MASTER.c ****     if(NULL != rdData)
 218              		.loc 1 203 0
 219 0004 0029     		cmp	r1, #0
 220 0006 51D0     		beq	.L18
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 23


 204:Generated_Source\PSoC6/I2C_MASTER.c ****     {
 205:Generated_Source\PSoC6/I2C_MASTER.c ****         /* Check I2C state to allow transfer: valid states are IDLE or HALT */
 206:Generated_Source\PSoC6/I2C_MASTER.c ****         if(I2C_SM_IDLE == I2C_state)
 221              		.loc 1 206 0
 222 0008 2948     		ldr	r0, .L21
 223              	.LVL17:
 224 000a 0078     		ldrb	r0, [r0]
 225 000c 1028     		cmp	r0, #16
 226 000e 05D1     		bne	.L14
 207:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 208:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Master is ready to transaction: check if bus is free */
 209:Generated_Source\PSoC6/I2C_MASTER.c ****             if(I2C_CHECK_BUS_FREE(I2C_MCSR_REG))
 227              		.loc 1 209 0
 228 0010 2848     		ldr	r0, .L21+4
 229 0012 0078     		ldrb	r0, [r0]
 230 0014 C006     		lsls	r0, r0, #27
 231 0016 12D4     		bmi	.L19
 210:Generated_Source\PSoC6/I2C_MASTER.c ****             {
 211:Generated_Source\PSoC6/I2C_MASTER.c ****                 errStatus = I2C_MSTR_NO_ERROR;
 232              		.loc 1 211 0
 233 0018 0020     		movs	r0, #0
 234 001a 13E0     		b	.L15
 235              	.L14:
 212:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 213:Generated_Source\PSoC6/I2C_MASTER.c ****             else
 214:Generated_Source\PSoC6/I2C_MASTER.c ****             {
 215:Generated_Source\PSoC6/I2C_MASTER.c ****                 errStatus = I2C_MSTR_BUS_BUSY;
 216:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 217:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 218:Generated_Source\PSoC6/I2C_MASTER.c ****         else if(I2C_SM_MSTR_HALT == I2C_state)
 236              		.loc 1 218 0
 237 001c 2448     		ldr	r0, .L21
 238 001e 0078     		ldrb	r0, [r0]
 239 0020 6028     		cmp	r0, #96
 240 0022 0ED1     		bne	.L20
 241              	.LVL18:
 242              	.LBB56:
 243              	.LBB57:
 244              		.loc 2 826 0
 245 0024 8026     		movs	r6, #128
 246 0026 F604     		lsls	r6, r6, #19
 247 0028 2130     		adds	r0, r0, #33
 248 002a FF30     		adds	r0, r0, #255
 249 002c 224D     		ldr	r5, .L21+8
 250 002e 2E50     		str	r6, [r5, r0]
 251              	.LVL19:
 252              	.LBE57:
 253              	.LBE56:
 219:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 220:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Master is ready and waiting for ReStart */
 221:Generated_Source\PSoC6/I2C_MASTER.c ****             errStatus = I2C_MSTR_NO_ERROR;
 222:Generated_Source\PSoC6/I2C_MASTER.c **** 
 223:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_ClearPendingInt();
 224:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_mstrStatus &= (uint8) ~I2C_MSTAT_XFER_HALT;
 254              		.loc 1 224 0
 255 0030 224D     		ldr	r5, .L21+12
 256 0032 2878     		ldrb	r0, [r5]
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 24


 257 0034 0826     		movs	r6, #8
 258 0036 B043     		bics	r0, r6
 259 0038 2870     		strb	r0, [r5]
 221:Generated_Source\PSoC6/I2C_MASTER.c **** 
 260              		.loc 1 221 0
 261 003a 0020     		movs	r0, #0
 262 003c 02E0     		b	.L15
 263              	.LVL20:
 264              	.L19:
 215:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 265              		.loc 1 215 0
 266 003e 0120     		movs	r0, #1
 267 0040 00E0     		b	.L15
 268              	.L20:
 201:Generated_Source\PSoC6/I2C_MASTER.c **** 
 269              		.loc 1 201 0
 270 0042 0220     		movs	r0, #2
 271              	.LVL21:
 272              	.L15:
 225:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 226:Generated_Source\PSoC6/I2C_MASTER.c ****         else
 227:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 228:Generated_Source\PSoC6/I2C_MASTER.c ****             /* errStatus = I2C_MSTR_NOT_READY was set before */
 229:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 230:Generated_Source\PSoC6/I2C_MASTER.c **** 
 231:Generated_Source\PSoC6/I2C_MASTER.c ****         if(I2C_MSTR_NO_ERROR == errStatus)
 273              		.loc 1 231 0
 274 0044 0028     		cmp	r0, #0
 275 0046 32D1     		bne	.L13
 232:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 233:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Set state to start write transaction */
 234:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_state = I2C_SM_MSTR_RD_ADDR;
 276              		.loc 1 234 0
 277 0048 4926     		movs	r6, #73
 278 004a 194D     		ldr	r5, .L21
 279 004c 2E70     		strb	r6, [r5]
 235:Generated_Source\PSoC6/I2C_MASTER.c **** 
 236:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Prepare read buffer */
 237:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_mstrRdBufIndex  = 0u;
 280              		.loc 1 237 0
 281 004e 0026     		movs	r6, #0
 282 0050 1B4D     		ldr	r5, .L21+16
 283 0052 2E70     		strb	r6, [r5]
 238:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_mstrRdBufSize   = cnt;
 284              		.loc 1 238 0
 285 0054 1B4D     		ldr	r5, .L21+20
 286 0056 2A70     		strb	r2, [r5]
 239:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_mstrRdBufPtr    = (volatile uint8 *) rdData;
 287              		.loc 1 239 0
 288 0058 1B4A     		ldr	r2, .L21+24
 289              	.LVL22:
 290 005a 1160     		str	r1, [r2]
 240:Generated_Source\PSoC6/I2C_MASTER.c **** 
 241:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Set end of transaction flag: Stop or Halt (following ReStart) */
 242:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_mstrControl = mode;
 291              		.loc 1 242 0
 292 005c 1B4A     		ldr	r2, .L21+28
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 25


 293 005e 1370     		strb	r3, [r2]
 294              	.LVL23:
 243:Generated_Source\PSoC6/I2C_MASTER.c **** 
 244:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Clear read status history */
 245:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_mstrStatus &= (uint8) ~I2C_MSTAT_RD_CMPLT;
 295              		.loc 1 245 0
 296 0060 1649     		ldr	r1, .L21+12
 297              	.LVL24:
 298 0062 0A78     		ldrb	r2, [r1]
 299 0064 0125     		movs	r5, #1
 300 0066 AA43     		bics	r2, r5
 301 0068 0A70     		strb	r2, [r1]
 246:Generated_Source\PSoC6/I2C_MASTER.c **** 
 247:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Hardware actions: write address and generate Start or ReStart */
 248:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_DATA_REG = ((uint8) (slaveAddress << I2C_SLAVE_ADDR_SHIFT) |
 302              		.loc 1 248 0
 303 006a 6400     		lsls	r4, r4, #1
 304 006c E4B2     		uxtb	r4, r4
 305 006e 0122     		movs	r2, #1
 306 0070 1443     		orrs	r4, r2
 307 0072 E4B2     		uxtb	r4, r4
 308 0074 164A     		ldr	r2, .L21+32
 309 0076 1470     		strb	r4, [r2]
 310              	.LVL25:
 249:Generated_Source\PSoC6/I2C_MASTER.c ****                                                   I2C_READ_FLAG);
 250:Generated_Source\PSoC6/I2C_MASTER.c **** 
 251:Generated_Source\PSoC6/I2C_MASTER.c ****             if(I2C_CHECK_RESTART(mode))
 311              		.loc 1 251 0
 312 0078 DB07     		lsls	r3, r3, #31
 313 007a 09D5     		bpl	.L16
 314              	.LVL26:
 252:Generated_Source\PSoC6/I2C_MASTER.c ****             {
 253:Generated_Source\PSoC6/I2C_MASTER.c ****                 I2C_GENERATE_RESTART;
 315              		.loc 1 253 0
 316 007c 3222     		movs	r2, #50
 317 007e 154B     		ldr	r3, .L21+36
 318 0080 1A70     		strb	r2, [r3]
 319 0082 CD32     		adds	r2, r2, #205
 320 0084 144B     		ldr	r3, .L21+40
 321 0086 1A70     		strb	r2, [r3]
 322 0088 0022     		movs	r2, #0
 323 008a 144B     		ldr	r3, .L21+44
 324 008c 1A70     		strb	r2, [r3]
 325 008e 08E0     		b	.L17
 326              	.L16:
 254:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 255:Generated_Source\PSoC6/I2C_MASTER.c ****             else
 256:Generated_Source\PSoC6/I2C_MASTER.c ****             {
 257:Generated_Source\PSoC6/I2C_MASTER.c ****                 I2C_GENERATE_START;
 327              		.loc 1 257 0
 328 0090 8222     		movs	r2, #130
 329 0092 104B     		ldr	r3, .L21+36
 330 0094 1A70     		strb	r2, [r3]
 331 0096 7D32     		adds	r2, r2, #125
 332 0098 0F4B     		ldr	r3, .L21+40
 333 009a 1A70     		strb	r2, [r3]
 334 009c 0022     		movs	r2, #0
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 26


 335 009e 0F4B     		ldr	r3, .L21+44
 336 00a0 1A70     		strb	r2, [r3]
 337              	.L17:
 338              	.LVL27:
 339              	.LBB58:
 340              	.LBB59:
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   }
 341              		.loc 2 737 0
 342 00a2 8022     		movs	r2, #128
 343 00a4 D204     		lsls	r2, r2, #19
 344 00a6 044B     		ldr	r3, .L21+8
 345 00a8 1A60     		str	r2, [r3]
 346 00aa 00E0     		b	.L13
 347              	.LVL28:
 348              	.L18:
 349              	.LBE59:
 350              	.LBE58:
 201:Generated_Source\PSoC6/I2C_MASTER.c **** 
 351              		.loc 1 201 0
 352 00ac 0220     		movs	r0, #2
 353              	.LVL29:
 354              	.L13:
 258:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 259:Generated_Source\PSoC6/I2C_MASTER.c **** 
 260:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Enable interrupt to complete transfer */
 261:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_EnableInt();
 262:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 263:Generated_Source\PSoC6/I2C_MASTER.c ****     }
 264:Generated_Source\PSoC6/I2C_MASTER.c **** 
 265:Generated_Source\PSoC6/I2C_MASTER.c ****     return(errStatus);
 266:Generated_Source\PSoC6/I2C_MASTER.c **** }
 355              		.loc 1 266 0
 356              		@ sp needed
 357 00ae 70BD     		pop	{r4, r5, r6, pc}
 358              	.L22:
 359              		.align	2
 360              	.L21:
 361 00b0 00000000 		.word	I2C_state
 362 00b4 14163440 		.word	1077155348
 363 00b8 00E100E0 		.word	-536813312
 364 00bc 00000000 		.word	I2C_mstrStatus
 365 00c0 00000000 		.word	I2C_mstrRdBufIndex
 366 00c4 00000000 		.word	I2C_mstrRdBufSize
 367 00c8 00000000 		.word	I2C_mstrRdBufPtr
 368 00cc 00000000 		.word	I2C_mstrControl
 369 00d0 10103440 		.word	1077153808
 370 00d4 14173440 		.word	1077155604
 371 00d8 10113440 		.word	1077154064
 372 00dc 10153440 		.word	1077155088
 373              		.cfi_endproc
 374              	.LFE48:
 375              		.size	I2C_MasterReadBuf, .-I2C_MasterReadBuf
 376              		.section	.text.I2C_MasterSendStart,"ax",%progbits
 377              		.align	2
 378              		.global	I2C_MasterSendStart
 379              		.code	16
 380              		.thumb_func
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 27


 381              		.type	I2C_MasterSendStart, %function
 382              	I2C_MasterSendStart:
 383              	.LFB49:
 267:Generated_Source\PSoC6/I2C_MASTER.c **** 
 268:Generated_Source\PSoC6/I2C_MASTER.c **** 
 269:Generated_Source\PSoC6/I2C_MASTER.c **** /*******************************************************************************
 270:Generated_Source\PSoC6/I2C_MASTER.c **** * Function Name: I2C_MasterSendStart
 271:Generated_Source\PSoC6/I2C_MASTER.c **** ********************************************************************************
 272:Generated_Source\PSoC6/I2C_MASTER.c **** *
 273:Generated_Source\PSoC6/I2C_MASTER.c **** * Summary:
 274:Generated_Source\PSoC6/I2C_MASTER.c **** *  Generates Start condition and sends slave address with read/write bit.
 275:Generated_Source\PSoC6/I2C_MASTER.c **** *
 276:Generated_Source\PSoC6/I2C_MASTER.c **** * Parameters:
 277:Generated_Source\PSoC6/I2C_MASTER.c **** *  slaveAddress:  7-bit slave address.
 278:Generated_Source\PSoC6/I2C_MASTER.c **** *  R_nW:          Zero, send write command, non-zero send read command.
 279:Generated_Source\PSoC6/I2C_MASTER.c **** *
 280:Generated_Source\PSoC6/I2C_MASTER.c **** * Return:
 281:Generated_Source\PSoC6/I2C_MASTER.c **** *  Status error - Zero means no errors.
 282:Generated_Source\PSoC6/I2C_MASTER.c **** *
 283:Generated_Source\PSoC6/I2C_MASTER.c **** * Side Effects:
 284:Generated_Source\PSoC6/I2C_MASTER.c **** *  This function is entered without a "byte complete" bit set in the I2C_CSR
 285:Generated_Source\PSoC6/I2C_MASTER.c **** *  register. It does not exit until it is set.
 286:Generated_Source\PSoC6/I2C_MASTER.c **** *
 287:Generated_Source\PSoC6/I2C_MASTER.c **** * Global variables:
 288:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_state - The global variable used to store a current state of
 289:Generated_Source\PSoC6/I2C_MASTER.c **** *                           the software FSM.
 290:Generated_Source\PSoC6/I2C_MASTER.c **** *
 291:Generated_Source\PSoC6/I2C_MASTER.c **** * Reentrant:
 292:Generated_Source\PSoC6/I2C_MASTER.c **** *  No.
 293:Generated_Source\PSoC6/I2C_MASTER.c **** *
 294:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************/
 295:Generated_Source\PSoC6/I2C_MASTER.c **** uint8 I2C_MasterSendStart(uint8 slaveAddress, uint8 R_nW)
 296:Generated_Source\PSoC6/I2C_MASTER.c ****       
 297:Generated_Source\PSoC6/I2C_MASTER.c **** {
 384              		.loc 1 297 0
 385              		.cfi_startproc
 386              		@ args = 0, pretend = 0, frame = 0
 387              		@ frame_needed = 0, uses_anonymous_args = 0
 388              	.LVL30:
 389 0000 10B5     		push	{r4, lr}
 390              		.cfi_def_cfa_offset 8
 391              		.cfi_offset 4, -8
 392              		.cfi_offset 14, -4
 393              	.LVL31:
 298:Generated_Source\PSoC6/I2C_MASTER.c ****     uint8 errStatus;
 299:Generated_Source\PSoC6/I2C_MASTER.c **** 
 300:Generated_Source\PSoC6/I2C_MASTER.c ****     errStatus = I2C_MSTR_NOT_READY;
 301:Generated_Source\PSoC6/I2C_MASTER.c **** 
 302:Generated_Source\PSoC6/I2C_MASTER.c ****     /* If IDLE, check if bus is free */
 303:Generated_Source\PSoC6/I2C_MASTER.c ****     if(I2C_SM_IDLE == I2C_state)
 394              		.loc 1 303 0
 395 0002 214B     		ldr	r3, .L32
 396 0004 1B78     		ldrb	r3, [r3]
 397 0006 102B     		cmp	r3, #16
 398 0008 38D1     		bne	.L29
 304:Generated_Source\PSoC6/I2C_MASTER.c ****     {
 305:Generated_Source\PSoC6/I2C_MASTER.c ****         /* If bus is free, generate Start condition */
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 28


 306:Generated_Source\PSoC6/I2C_MASTER.c ****         if(I2C_CHECK_BUS_FREE(I2C_MCSR_REG))
 399              		.loc 1 306 0
 400 000a 204B     		ldr	r3, .L32+4
 401 000c 1B78     		ldrb	r3, [r3]
 402 000e DB06     		lsls	r3, r3, #27
 403 0010 36D4     		bmi	.L30
 404              	.LVL32:
 405              	.LBB60:
 406              	.LBB61:
 773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     __DSB();
 407              		.loc 2 773 0
 408 0012 8024     		movs	r4, #128
 409 0014 E404     		lsls	r4, r4, #19
 410 0016 8023     		movs	r3, #128
 411 0018 1D4A     		ldr	r2, .L32+8
 412 001a D450     		str	r4, [r2, r3]
 413              	.LBB62:
 414              	.LBB63:
 415              		.file 3 "Generated_Source\\PSoC6\\pdl\\cmsis/include/cmsis_gcc.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @version  V5.0.3
   5:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @date     16. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  28:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  38:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 29


  39:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ASM
  41:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  43:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  46:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  49:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif                                           
  52:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  55:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __USED
  56:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  58:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  61:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  64:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  67:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  70:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  78:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  86:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  94:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 30


  96:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 102:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 110:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 113:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 116:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 117:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 118:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   @{
 122:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 123:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 125:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 129:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 131:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 133:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 134:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 135:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 136:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 140:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 142:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 144:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 145:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 146:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 147:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Control Register value
 150:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 151:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 31


 153:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 154:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 155:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 157:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 158:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 159:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 162:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 166:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 168:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 169:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 170:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 172:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 173:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 174:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 175:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 176:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 177:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 181:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 183:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 185:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 186:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 187:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 189:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 193:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 195:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 197:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 198:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 199:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 200:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 201:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 205:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 207:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 208:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 209:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 32


 210:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 211:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 212:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 213:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 214:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 215:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               APSR Register value
 218:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 219:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 221:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 222:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 223:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 225:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 226:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 227:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 228:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 229:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 233:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 235:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 236:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 237:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 239:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 240:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 241:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 242:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 243:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSP Register value
 246:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 247:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 249:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 250:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 251:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 253:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 254:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 255:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 256:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 258:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSP Register value
 261:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 262:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 264:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 265:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 266:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 33


 267:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 268:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 269:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 270:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 271:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 272:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 273:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 277:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 279:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 281:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 282:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 283:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 285:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 289:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 291:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 293:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 294:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 295:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 296:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 297:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSP Register value
 300:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 301:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 303:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 304:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 305:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 307:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 308:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 309:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 310:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 312:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSP Register value
 315:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 316:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 318:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 319:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 320:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 322:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 323:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 34


 324:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 325:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 326:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 327:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 331:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 333:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 335:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 336:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 337:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 339:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 343:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 345:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 347:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 348:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 349:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 350:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 352:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               SP Register value
 355:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 356:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 358:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 359:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 360:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 362:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 363:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 364:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 365:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 366:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 370:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 372:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 374:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 375:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 376:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 377:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 378:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Priority Mask value
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 35


 381:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 382:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 384:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 385:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 386:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 388:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 389:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 390:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 391:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 393:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 397:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 399:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 400:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 401:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 403:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 404:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 405:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 406:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 407:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 408:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 412:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 414:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 416:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 417:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 418:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 420:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 424:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 426:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 428:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 429:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 430:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 431:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 435:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 36


 438:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 439:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 441:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 443:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 444:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 445:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 446:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 450:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 452:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 454:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 455:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 456:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 457:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 461:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 463:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 464:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 465:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 467:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 468:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 469:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 470:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 472:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 476:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 478:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 479:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 480:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 482:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 483:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 484:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 485:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 486:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 487:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 491:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 493:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 37


 495:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 496:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 497:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 499:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 503:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 505:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 507:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 508:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 509:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 510:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 511:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 516:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 518:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 520:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 521:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 522:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 523:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 527:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 529:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 530:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 531:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 533:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 534:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 535:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 536:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 538:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 542:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 544:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 545:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 546:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 548:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 549:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 550:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 551:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 38


 552:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 553:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 557:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 559:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 561:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 562:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 563:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 565:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 569:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 571:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 573:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 574:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 575:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 579:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 580:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 583:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 584:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 588:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   
 589:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 592:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 594:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 598:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 599:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 600:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 602:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 603:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 604:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 605:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 607:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 39


 609:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 611:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 614:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 616:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 619:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 620:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 621:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 623:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 624:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 625:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 626:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 627:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 628:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 629:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 633:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   
 634:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 637:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 639:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 644:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 646:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 647:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 648:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 649:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 651:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 655:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 658:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 660:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 664:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 40


 666:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 667:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 668:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 669:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 670:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 671:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 675:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 676:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 679:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 681:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 685:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 686:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 687:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 689:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 690:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 691:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 692:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 693:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 695:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 699:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 702:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 704:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 707:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 708:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 709:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 711:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 712:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 713:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 714:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 715:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 716:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 717:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 721:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 722:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 41


 723:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 725:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 727:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 732:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 734:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 735:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 736:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 737:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 739:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 743:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 746:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 748:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 752:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 754:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 755:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 756:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 757:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 760:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 761:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 762:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 763:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 764:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 765:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get FPSCR
 766:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 767:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 768:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 769:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 770:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 771:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 772:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 773:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >=
 774:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 775:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 776:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 777:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 778:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 779:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 42


 780:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 781:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 782:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 783:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(0U);
 784:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 785:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 786:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 787:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 788:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 789:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set FPSCR
 790:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 791:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 792:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 793:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 794:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 795:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 796:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 797:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr) || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >=
 798:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 799:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 800:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 801:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 802:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 803:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 804:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)fpscr;
 805:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 806:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 807:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 808:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 809:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 810:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 811:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 812:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 813:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 814:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 815:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 816:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 817:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 818:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Access to dedicated instructions
 819:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   @{
 820:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** */
 821:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 822:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 823:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 824:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 825:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 826:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 827:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 828:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 829:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 830:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 831:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 832:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 833:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 834:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 835:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 836:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   No Operation
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 43


 837:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 838:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 839:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 840:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 841:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 842:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 843:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 844:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 845:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 846:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 847:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 848:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 849:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Wait For Event
 850:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 851:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 852:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 853:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 854:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 855:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 856:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 857:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Send Event
 858:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 859:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 860:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 861:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 862:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 863:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 864:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 865:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 866:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 867:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            after the instruction has been completed.
 868:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 869:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 870:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 872:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 873:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 874:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 875:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 876:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 877:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 878:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 879:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 880:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 881:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 882:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 416              		.loc 3 882 0
 417              		.syntax divided
 418              	@ 882 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 419 001c BFF34F8F 		dsb 0xF
 420              	@ 0 "" 2
 421              		.thumb
 422              		.syntax unified
 423              	.LBE63:
 424              	.LBE62:
 425              	.LBB64:
 426              	.LBB65:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 44


 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 427              		.loc 3 871 0
 428              		.syntax divided
 429              	@ 871 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 430 0020 BFF36F8F 		isb 0xF
 431              	@ 0 "" 2
 432              	.LVL33:
 433              		.thumb
 434              		.syntax unified
 435              	.LBE65:
 436              	.LBE64:
 437              	.LBE61:
 438              	.LBE60:
 307:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 308:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Disable interrupt for manual master operation */
 309:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_DisableInt();
 310:Generated_Source\PSoC6/I2C_MASTER.c **** 
 311:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Set address and read/write flag */
 312:Generated_Source\PSoC6/I2C_MASTER.c ****             slaveAddress = (uint8) (slaveAddress << I2C_SLAVE_ADDR_SHIFT);
 439              		.loc 1 312 0
 440 0024 4000     		lsls	r0, r0, #1
 441              	.LVL34:
 442 0026 C0B2     		uxtb	r0, r0
 443              	.LVL35:
 313:Generated_Source\PSoC6/I2C_MASTER.c ****             if(0u != R_nW)
 444              		.loc 1 313 0
 445 0028 0029     		cmp	r1, #0
 446 002a 06D0     		beq	.L25
 314:Generated_Source\PSoC6/I2C_MASTER.c ****             {
 315:Generated_Source\PSoC6/I2C_MASTER.c ****                 slaveAddress |= I2C_READ_FLAG;
 447              		.loc 1 315 0
 448 002c 0123     		movs	r3, #1
 449 002e 1843     		orrs	r0, r3
 450              	.LVL36:
 451 0030 C0B2     		uxtb	r0, r0
 452              	.LVL37:
 316:Generated_Source\PSoC6/I2C_MASTER.c ****                 I2C_state = I2C_SM_MSTR_RD_ADDR;
 453              		.loc 1 316 0
 454 0032 4922     		movs	r2, #73
 455 0034 144B     		ldr	r3, .L32
 456 0036 1A70     		strb	r2, [r3]
 457 0038 02E0     		b	.L26
 458              	.L25:
 317:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 318:Generated_Source\PSoC6/I2C_MASTER.c ****             else
 319:Generated_Source\PSoC6/I2C_MASTER.c ****             {
 320:Generated_Source\PSoC6/I2C_MASTER.c ****                 I2C_state = I2C_SM_MSTR_WR_ADDR;
 459              		.loc 1 320 0
 460 003a 4522     		movs	r2, #69
 461 003c 124B     		ldr	r3, .L32
 462 003e 1A70     		strb	r2, [r3]
 463              	.L26:
 321:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 322:Generated_Source\PSoC6/I2C_MASTER.c **** 
 323:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Hardware actions: write address and generate Start */
 324:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_DATA_REG = slaveAddress;
 464              		.loc 1 324 0
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 45


 465 0040 144B     		ldr	r3, .L32+12
 466 0042 1870     		strb	r0, [r3]
 325:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_GENERATE_START_MANUAL;
 467              		.loc 1 325 0
 468 0044 8222     		movs	r2, #130
 469 0046 144B     		ldr	r3, .L32+16
 470 0048 1A70     		strb	r2, [r3]
 471 004a 7D32     		adds	r2, r2, #125
 472 004c 134B     		ldr	r3, .L32+20
 473 004e 1A70     		strb	r2, [r3]
 474 0050 0022     		movs	r2, #0
 475 0052 134B     		ldr	r3, .L32+24
 476 0054 1A70     		strb	r2, [r3]
 477              	.L27:
 478              		.loc 1 325 0 is_stmt 0 discriminator 2
 479 0056 114B     		ldr	r3, .L32+20
 480 0058 1B78     		ldrb	r3, [r3]
 481 005a 002B     		cmp	r3, #0
 482 005c FBD1     		bne	.L27
 483              	.L28:
 326:Generated_Source\PSoC6/I2C_MASTER.c **** 
 327:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Wait until address is transferred */
 328:Generated_Source\PSoC6/I2C_MASTER.c ****             while(I2C_WAIT_BYTE_COMPLETE(I2C_CSR_REG))
 484              		.loc 1 328 0 is_stmt 1 discriminator 1
 485 005e 0B4B     		ldr	r3, .L32+4
 486 0060 1B78     		ldrb	r3, [r3]
 487 0062 DB07     		lsls	r3, r3, #31
 488 0064 FBD5     		bpl	.L28
 329:Generated_Source\PSoC6/I2C_MASTER.c ****             {
 330:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 331:Generated_Source\PSoC6/I2C_MASTER.c **** 
 332:Generated_Source\PSoC6/I2C_MASTER.c ****         #if(I2C_MODE_MULTI_MASTER_SLAVE_ENABLED)
 333:Generated_Source\PSoC6/I2C_MASTER.c ****             if(I2C_CHECK_START_GEN(I2C_MCSR_REG))
 334:Generated_Source\PSoC6/I2C_MASTER.c ****             {
 335:Generated_Source\PSoC6/I2C_MASTER.c ****                 I2C_CLEAR_START_GEN;
 336:Generated_Source\PSoC6/I2C_MASTER.c **** 
 337:Generated_Source\PSoC6/I2C_MASTER.c ****                 /* Start condition was not generated: reset FSM to IDLE */
 338:Generated_Source\PSoC6/I2C_MASTER.c ****                 I2C_state = I2C_SM_IDLE;
 339:Generated_Source\PSoC6/I2C_MASTER.c ****                 errStatus = I2C_MSTR_ERR_ABORT_START_GEN;
 340:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 341:Generated_Source\PSoC6/I2C_MASTER.c ****             else
 342:Generated_Source\PSoC6/I2C_MASTER.c ****         #endif /* (I2C_MODE_MULTI_MASTER_SLAVE_ENABLED) */
 343:Generated_Source\PSoC6/I2C_MASTER.c **** 
 344:Generated_Source\PSoC6/I2C_MASTER.c ****         #if(I2C_MODE_MULTI_MASTER_ENABLED)
 345:Generated_Source\PSoC6/I2C_MASTER.c ****             if(I2C_CHECK_LOST_ARB(I2C_CSR_REG))
 346:Generated_Source\PSoC6/I2C_MASTER.c ****             {
 347:Generated_Source\PSoC6/I2C_MASTER.c ****                 I2C_BUS_RELEASE_MANUAL;
 348:Generated_Source\PSoC6/I2C_MASTER.c **** 
 349:Generated_Source\PSoC6/I2C_MASTER.c ****                 /* Master lost arbitrage: reset FSM to IDLE */
 350:Generated_Source\PSoC6/I2C_MASTER.c ****                 I2C_state = I2C_SM_IDLE;
 351:Generated_Source\PSoC6/I2C_MASTER.c ****                 errStatus = I2C_MSTR_ERR_ARB_LOST;
 352:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 353:Generated_Source\PSoC6/I2C_MASTER.c ****             else
 354:Generated_Source\PSoC6/I2C_MASTER.c ****         #endif /* (I2C_MODE_MULTI_MASTER_ENABLED) */
 355:Generated_Source\PSoC6/I2C_MASTER.c **** 
 356:Generated_Source\PSoC6/I2C_MASTER.c ****             if(I2C_CHECK_ADDR_NAK(I2C_CSR_REG))
 489              		.loc 1 356 0
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 46


 490 0066 094B     		ldr	r3, .L32+4
 491 0068 1A78     		ldrb	r2, [r3]
 492 006a 0A23     		movs	r3, #10
 493 006c 1340     		ands	r3, r2
 494 006e 0A2B     		cmp	r3, #10
 495 0070 08D1     		bne	.L31
 357:Generated_Source\PSoC6/I2C_MASTER.c ****             {
 358:Generated_Source\PSoC6/I2C_MASTER.c ****                 /* Address has been NACKed: reset FSM to IDLE */
 359:Generated_Source\PSoC6/I2C_MASTER.c ****                 I2C_state = I2C_SM_IDLE;
 496              		.loc 1 359 0
 497 0072 1022     		movs	r2, #16
 498 0074 044B     		ldr	r3, .L32
 499 0076 1A70     		strb	r2, [r3]
 500              	.LVL38:
 360:Generated_Source\PSoC6/I2C_MASTER.c ****                 errStatus = I2C_MSTR_ERR_LB_NAK;
 501              		.loc 1 360 0
 502 0078 0320     		movs	r0, #3
 503              	.LVL39:
 504 007a 04E0     		b	.L24
 505              	.LVL40:
 506              	.L29:
 300:Generated_Source\PSoC6/I2C_MASTER.c **** 
 507              		.loc 1 300 0
 508 007c 0220     		movs	r0, #2
 509              	.LVL41:
 510 007e 02E0     		b	.L24
 511              	.LVL42:
 512              	.L30:
 361:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 362:Generated_Source\PSoC6/I2C_MASTER.c ****             else
 363:Generated_Source\PSoC6/I2C_MASTER.c ****             {
 364:Generated_Source\PSoC6/I2C_MASTER.c ****                 /* Start was sent without errors */
 365:Generated_Source\PSoC6/I2C_MASTER.c ****                 errStatus = I2C_MSTR_NO_ERROR;
 366:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 367:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 368:Generated_Source\PSoC6/I2C_MASTER.c ****         else
 369:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 370:Generated_Source\PSoC6/I2C_MASTER.c ****             errStatus = I2C_MSTR_BUS_BUSY;
 513              		.loc 1 370 0
 514 0080 0120     		movs	r0, #1
 515              	.LVL43:
 516 0082 00E0     		b	.L24
 517              	.LVL44:
 518              	.L31:
 365:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 519              		.loc 1 365 0
 520 0084 0020     		movs	r0, #0
 521              	.LVL45:
 522              	.L24:
 371:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 372:Generated_Source\PSoC6/I2C_MASTER.c ****     }
 373:Generated_Source\PSoC6/I2C_MASTER.c **** 
 374:Generated_Source\PSoC6/I2C_MASTER.c ****     return(errStatus);
 375:Generated_Source\PSoC6/I2C_MASTER.c **** }
 523              		.loc 1 375 0
 524              		@ sp needed
 525 0086 10BD     		pop	{r4, pc}
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 47


 526              	.L33:
 527              		.align	2
 528              	.L32:
 529 0088 00000000 		.word	I2C_state
 530 008c 14163440 		.word	1077155348
 531 0090 00E100E0 		.word	-536813312
 532 0094 10103440 		.word	1077153808
 533 0098 14173440 		.word	1077155604
 534 009c 10113440 		.word	1077154064
 535 00a0 10153440 		.word	1077155088
 536              		.cfi_endproc
 537              	.LFE49:
 538              		.size	I2C_MasterSendStart, .-I2C_MasterSendStart
 539              		.section	.text.I2C_MasterSendRestart,"ax",%progbits
 540              		.align	2
 541              		.global	I2C_MasterSendRestart
 542              		.code	16
 543              		.thumb_func
 544              		.type	I2C_MasterSendRestart, %function
 545              	I2C_MasterSendRestart:
 546              	.LFB50:
 376:Generated_Source\PSoC6/I2C_MASTER.c **** 
 377:Generated_Source\PSoC6/I2C_MASTER.c **** 
 378:Generated_Source\PSoC6/I2C_MASTER.c **** /*******************************************************************************
 379:Generated_Source\PSoC6/I2C_MASTER.c **** * Function Name: I2C_MasterSendRestart
 380:Generated_Source\PSoC6/I2C_MASTER.c **** ********************************************************************************
 381:Generated_Source\PSoC6/I2C_MASTER.c **** *
 382:Generated_Source\PSoC6/I2C_MASTER.c **** * Summary:
 383:Generated_Source\PSoC6/I2C_MASTER.c **** *  Generates ReStart condition and sends slave address with read/write bit.
 384:Generated_Source\PSoC6/I2C_MASTER.c **** *
 385:Generated_Source\PSoC6/I2C_MASTER.c **** * Parameters:
 386:Generated_Source\PSoC6/I2C_MASTER.c **** *  slaveAddress:  7-bit slave address.
 387:Generated_Source\PSoC6/I2C_MASTER.c **** *  R_nW:          Zero, send write command, non-zero send read command.
 388:Generated_Source\PSoC6/I2C_MASTER.c **** *
 389:Generated_Source\PSoC6/I2C_MASTER.c **** * Return:
 390:Generated_Source\PSoC6/I2C_MASTER.c **** *  Status error - Zero means no errors.
 391:Generated_Source\PSoC6/I2C_MASTER.c **** *
 392:Generated_Source\PSoC6/I2C_MASTER.c **** * Side Effects:
 393:Generated_Source\PSoC6/I2C_MASTER.c **** *  This function is entered without a "byte complete" bit set in the I2C_CSR
 394:Generated_Source\PSoC6/I2C_MASTER.c **** *  register. It does not exit until it is set.
 395:Generated_Source\PSoC6/I2C_MASTER.c **** *
 396:Generated_Source\PSoC6/I2C_MASTER.c **** * Global variables:
 397:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_state - The global variable used to store a current state of
 398:Generated_Source\PSoC6/I2C_MASTER.c **** *                           the software FSM.
 399:Generated_Source\PSoC6/I2C_MASTER.c **** *
 400:Generated_Source\PSoC6/I2C_MASTER.c **** * Reentrant:
 401:Generated_Source\PSoC6/I2C_MASTER.c **** *  No.
 402:Generated_Source\PSoC6/I2C_MASTER.c **** *
 403:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************/
 404:Generated_Source\PSoC6/I2C_MASTER.c **** uint8 I2C_MasterSendRestart(uint8 slaveAddress, uint8 R_nW)
 405:Generated_Source\PSoC6/I2C_MASTER.c ****       
 406:Generated_Source\PSoC6/I2C_MASTER.c **** {
 547              		.loc 1 406 0
 548              		.cfi_startproc
 549              		@ args = 0, pretend = 0, frame = 0
 550              		@ frame_needed = 0, uses_anonymous_args = 0
 551              		@ link register save eliminated.
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 48


 552              	.LVL46:
 407:Generated_Source\PSoC6/I2C_MASTER.c ****     uint8 errStatus;
 408:Generated_Source\PSoC6/I2C_MASTER.c **** 
 409:Generated_Source\PSoC6/I2C_MASTER.c ****     errStatus = I2C_MSTR_NOT_READY;
 410:Generated_Source\PSoC6/I2C_MASTER.c **** 
 411:Generated_Source\PSoC6/I2C_MASTER.c ****     /* Check if START condition was generated */
 412:Generated_Source\PSoC6/I2C_MASTER.c ****     if(I2C_CHECK_MASTER_MODE(I2C_MCSR_REG))
 553              		.loc 1 412 0
 554 0000 194B     		ldr	r3, .L42
 555 0002 1B78     		ldrb	r3, [r3]
 556 0004 5B07     		lsls	r3, r3, #29
 557 0006 2BD5     		bpl	.L40
 413:Generated_Source\PSoC6/I2C_MASTER.c ****     {
 414:Generated_Source\PSoC6/I2C_MASTER.c ****         /* Set address and read/write flag */
 415:Generated_Source\PSoC6/I2C_MASTER.c ****         slaveAddress = (uint8) (slaveAddress << I2C_SLAVE_ADDR_SHIFT);
 558              		.loc 1 415 0
 559 0008 4000     		lsls	r0, r0, #1
 560              	.LVL47:
 561 000a C0B2     		uxtb	r0, r0
 562              	.LVL48:
 416:Generated_Source\PSoC6/I2C_MASTER.c ****         if(0u != R_nW)
 563              		.loc 1 416 0
 564 000c 0029     		cmp	r1, #0
 565 000e 06D0     		beq	.L36
 417:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 418:Generated_Source\PSoC6/I2C_MASTER.c ****             slaveAddress |= I2C_READ_FLAG;
 566              		.loc 1 418 0
 567 0010 0123     		movs	r3, #1
 568 0012 1843     		orrs	r0, r3
 569              	.LVL49:
 570 0014 C0B2     		uxtb	r0, r0
 571              	.LVL50:
 419:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_state = I2C_SM_MSTR_RD_ADDR;
 572              		.loc 1 419 0
 573 0016 4922     		movs	r2, #73
 574 0018 144B     		ldr	r3, .L42+4
 575 001a 1A70     		strb	r2, [r3]
 576 001c 02E0     		b	.L37
 577              	.L36:
 420:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 421:Generated_Source\PSoC6/I2C_MASTER.c ****         else
 422:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 423:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_state = I2C_SM_MSTR_WR_ADDR;
 578              		.loc 1 423 0
 579 001e 4522     		movs	r2, #69
 580 0020 124B     		ldr	r3, .L42+4
 581 0022 1A70     		strb	r2, [r3]
 582              	.L37:
 424:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 425:Generated_Source\PSoC6/I2C_MASTER.c **** 
 426:Generated_Source\PSoC6/I2C_MASTER.c ****         /* Hardware actions: write address and generate ReStart */
 427:Generated_Source\PSoC6/I2C_MASTER.c ****         I2C_DATA_REG = slaveAddress;
 583              		.loc 1 427 0
 584 0024 124B     		ldr	r3, .L42+8
 585 0026 1870     		strb	r0, [r3]
 428:Generated_Source\PSoC6/I2C_MASTER.c ****         I2C_GENERATE_RESTART_MANUAL;
 586              		.loc 1 428 0
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 49


 587 0028 3222     		movs	r2, #50
 588 002a 124B     		ldr	r3, .L42+12
 589 002c 1A70     		strb	r2, [r3]
 590 002e CD32     		adds	r2, r2, #205
 591 0030 114B     		ldr	r3, .L42+16
 592 0032 1A70     		strb	r2, [r3]
 593 0034 0022     		movs	r2, #0
 594 0036 114B     		ldr	r3, .L42+20
 595 0038 1A70     		strb	r2, [r3]
 596              	.L38:
 597              		.loc 1 428 0 is_stmt 0 discriminator 2
 598 003a 0F4B     		ldr	r3, .L42+16
 599 003c 1B78     		ldrb	r3, [r3]
 600 003e 002B     		cmp	r3, #0
 601 0040 FBD1     		bne	.L38
 602              	.L39:
 429:Generated_Source\PSoC6/I2C_MASTER.c **** 
 430:Generated_Source\PSoC6/I2C_MASTER.c ****         /* Wait until address has been transferred */
 431:Generated_Source\PSoC6/I2C_MASTER.c ****         while(I2C_WAIT_BYTE_COMPLETE(I2C_CSR_REG))
 603              		.loc 1 431 0 is_stmt 1 discriminator 1
 604 0042 094B     		ldr	r3, .L42
 605 0044 1B78     		ldrb	r3, [r3]
 606 0046 DB07     		lsls	r3, r3, #31
 607 0048 FBD5     		bpl	.L39
 432:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 433:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 434:Generated_Source\PSoC6/I2C_MASTER.c **** 
 435:Generated_Source\PSoC6/I2C_MASTER.c ****     #if(I2C_MODE_MULTI_MASTER_ENABLED)
 436:Generated_Source\PSoC6/I2C_MASTER.c ****         if(I2C_CHECK_LOST_ARB(I2C_CSR_REG))
 437:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 438:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_BUS_RELEASE_MANUAL;
 439:Generated_Source\PSoC6/I2C_MASTER.c **** 
 440:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Master lost arbitrage: reset FSM to IDLE */
 441:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_state = I2C_SM_IDLE;
 442:Generated_Source\PSoC6/I2C_MASTER.c ****             errStatus = I2C_MSTR_ERR_ARB_LOST;
 443:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 444:Generated_Source\PSoC6/I2C_MASTER.c ****         else
 445:Generated_Source\PSoC6/I2C_MASTER.c ****     #endif /* (I2C_MODE_MULTI_MASTER_ENABLED) */
 446:Generated_Source\PSoC6/I2C_MASTER.c **** 
 447:Generated_Source\PSoC6/I2C_MASTER.c ****         if(I2C_CHECK_ADDR_NAK(I2C_CSR_REG))
 608              		.loc 1 447 0
 609 004a 074B     		ldr	r3, .L42
 610 004c 1A78     		ldrb	r2, [r3]
 611 004e 0A23     		movs	r3, #10
 612 0050 1340     		ands	r3, r2
 613 0052 0A2B     		cmp	r3, #10
 614 0054 06D1     		bne	.L41
 448:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 449:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Address has been NACKed: reset FSM to IDLE */
 450:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_state = I2C_SM_IDLE;
 615              		.loc 1 450 0
 616 0056 1022     		movs	r2, #16
 617 0058 044B     		ldr	r3, .L42+4
 618 005a 1A70     		strb	r2, [r3]
 619              	.LVL51:
 451:Generated_Source\PSoC6/I2C_MASTER.c ****             errStatus = I2C_MSTR_ERR_LB_NAK;
 620              		.loc 1 451 0
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 50


 621 005c 0320     		movs	r0, #3
 622              	.LVL52:
 623 005e 02E0     		b	.L35
 624              	.LVL53:
 625              	.L40:
 409:Generated_Source\PSoC6/I2C_MASTER.c **** 
 626              		.loc 1 409 0
 627 0060 0220     		movs	r0, #2
 628              	.LVL54:
 629 0062 00E0     		b	.L35
 630              	.LVL55:
 631              	.L41:
 452:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 453:Generated_Source\PSoC6/I2C_MASTER.c ****         else
 454:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 455:Generated_Source\PSoC6/I2C_MASTER.c ****             /* ReStart was sent without errors */
 456:Generated_Source\PSoC6/I2C_MASTER.c ****             errStatus = I2C_MSTR_NO_ERROR;
 632              		.loc 1 456 0
 633 0064 0020     		movs	r0, #0
 634              	.LVL56:
 635              	.L35:
 457:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 458:Generated_Source\PSoC6/I2C_MASTER.c ****     }
 459:Generated_Source\PSoC6/I2C_MASTER.c **** 
 460:Generated_Source\PSoC6/I2C_MASTER.c ****     return(errStatus);
 461:Generated_Source\PSoC6/I2C_MASTER.c **** }
 636              		.loc 1 461 0
 637              		@ sp needed
 638 0066 7047     		bx	lr
 639              	.L43:
 640              		.align	2
 641              	.L42:
 642 0068 14163440 		.word	1077155348
 643 006c 00000000 		.word	I2C_state
 644 0070 10103440 		.word	1077153808
 645 0074 14173440 		.word	1077155604
 646 0078 10113440 		.word	1077154064
 647 007c 10153440 		.word	1077155088
 648              		.cfi_endproc
 649              	.LFE50:
 650              		.size	I2C_MasterSendRestart, .-I2C_MasterSendRestart
 651              		.section	.text.I2C_MasterSendStop,"ax",%progbits
 652              		.align	2
 653              		.global	I2C_MasterSendStop
 654              		.code	16
 655              		.thumb_func
 656              		.type	I2C_MasterSendStop, %function
 657              	I2C_MasterSendStop:
 658              	.LFB51:
 462:Generated_Source\PSoC6/I2C_MASTER.c **** 
 463:Generated_Source\PSoC6/I2C_MASTER.c **** 
 464:Generated_Source\PSoC6/I2C_MASTER.c **** /*******************************************************************************
 465:Generated_Source\PSoC6/I2C_MASTER.c **** * Function Name: I2C_MasterSendStop
 466:Generated_Source\PSoC6/I2C_MASTER.c **** ********************************************************************************
 467:Generated_Source\PSoC6/I2C_MASTER.c **** *
 468:Generated_Source\PSoC6/I2C_MASTER.c **** * Summary:
 469:Generated_Source\PSoC6/I2C_MASTER.c **** *  Generates I2C Stop condition on bus. Function do nothing if Start or Restart
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 51


 470:Generated_Source\PSoC6/I2C_MASTER.c **** *  condition was failed before call this function.
 471:Generated_Source\PSoC6/I2C_MASTER.c **** *
 472:Generated_Source\PSoC6/I2C_MASTER.c **** * Parameters:
 473:Generated_Source\PSoC6/I2C_MASTER.c **** *  None.
 474:Generated_Source\PSoC6/I2C_MASTER.c **** *
 475:Generated_Source\PSoC6/I2C_MASTER.c **** * Return:
 476:Generated_Source\PSoC6/I2C_MASTER.c **** *  Status error - Zero means no errors.
 477:Generated_Source\PSoC6/I2C_MASTER.c **** *
 478:Generated_Source\PSoC6/I2C_MASTER.c **** * Side Effects:
 479:Generated_Source\PSoC6/I2C_MASTER.c **** *  Stop generation is required to complete the transaction.
 480:Generated_Source\PSoC6/I2C_MASTER.c **** *  This function does not wait until a Stop condition is generated.
 481:Generated_Source\PSoC6/I2C_MASTER.c **** *
 482:Generated_Source\PSoC6/I2C_MASTER.c **** * Global variables:
 483:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_state - The global variable used to store a current state of
 484:Generated_Source\PSoC6/I2C_MASTER.c **** *                           the software FSM.
 485:Generated_Source\PSoC6/I2C_MASTER.c **** *
 486:Generated_Source\PSoC6/I2C_MASTER.c **** * Reentrant:
 487:Generated_Source\PSoC6/I2C_MASTER.c **** *  No.
 488:Generated_Source\PSoC6/I2C_MASTER.c **** *
 489:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************/
 490:Generated_Source\PSoC6/I2C_MASTER.c **** uint8 I2C_MasterSendStop(void) 
 491:Generated_Source\PSoC6/I2C_MASTER.c **** {
 659              		.loc 1 491 0
 660              		.cfi_startproc
 661              		@ args = 0, pretend = 0, frame = 0
 662              		@ frame_needed = 0, uses_anonymous_args = 0
 663              		@ link register save eliminated.
 664              	.LVL57:
 492:Generated_Source\PSoC6/I2C_MASTER.c ****     uint8 errStatus;
 493:Generated_Source\PSoC6/I2C_MASTER.c **** 
 494:Generated_Source\PSoC6/I2C_MASTER.c ****     errStatus = I2C_MSTR_NOT_READY;
 495:Generated_Source\PSoC6/I2C_MASTER.c **** 
 496:Generated_Source\PSoC6/I2C_MASTER.c ****     /* Check if master is active on bus */
 497:Generated_Source\PSoC6/I2C_MASTER.c ****     if(I2C_CHECK_MASTER_MODE(I2C_MCSR_REG))
 665              		.loc 1 497 0
 666 0000 0E4B     		ldr	r3, .L49
 667 0002 1B78     		ldrb	r3, [r3]
 668 0004 5B07     		lsls	r3, r3, #29
 669 0006 16D5     		bpl	.L48
 498:Generated_Source\PSoC6/I2C_MASTER.c ****     {
 499:Generated_Source\PSoC6/I2C_MASTER.c ****         I2C_GENERATE_STOP_MANUAL;
 670              		.loc 1 499 0
 671 0008 5222     		movs	r2, #82
 672 000a 0D4B     		ldr	r3, .L49+4
 673 000c 1A70     		strb	r2, [r3]
 674 000e AD32     		adds	r2, r2, #173
 675 0010 0C4B     		ldr	r3, .L49+8
 676 0012 1A70     		strb	r2, [r3]
 677 0014 0022     		movs	r2, #0
 678 0016 0C4B     		ldr	r3, .L49+12
 679 0018 1A70     		strb	r2, [r3]
 680              	.L46:
 681              		.loc 1 499 0 is_stmt 0 discriminator 2
 682 001a 0A4B     		ldr	r3, .L49+8
 683 001c 1B78     		ldrb	r3, [r3]
 684 001e 002B     		cmp	r3, #0
 685 0020 FBD1     		bne	.L46
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 52


 500:Generated_Source\PSoC6/I2C_MASTER.c ****         I2C_state = I2C_SM_IDLE;
 686              		.loc 1 500 0 is_stmt 1
 687 0022 1022     		movs	r2, #16
 688 0024 094B     		ldr	r3, .L49+16
 689 0026 1A70     		strb	r2, [r3]
 690              	.L47:
 501:Generated_Source\PSoC6/I2C_MASTER.c **** 
 502:Generated_Source\PSoC6/I2C_MASTER.c ****         /* Wait until stop has been generated */
 503:Generated_Source\PSoC6/I2C_MASTER.c ****         while(I2C_WAIT_STOP_COMPLETE(I2C_CSR_REG))
 691              		.loc 1 503 0 discriminator 1
 692 0028 044B     		ldr	r3, .L49
 693 002a 1A78     		ldrb	r2, [r3]
 694 002c 2123     		movs	r3, #33
 695 002e 1A42     		tst	r2, r3
 696 0030 FAD0     		beq	.L47
 504:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 505:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 506:Generated_Source\PSoC6/I2C_MASTER.c **** 
 507:Generated_Source\PSoC6/I2C_MASTER.c ****         errStatus = I2C_MSTR_NO_ERROR;
 697              		.loc 1 507 0
 698 0032 0020     		movs	r0, #0
 699 0034 00E0     		b	.L45
 700              	.L48:
 494:Generated_Source\PSoC6/I2C_MASTER.c **** 
 701              		.loc 1 494 0
 702 0036 0220     		movs	r0, #2
 703              	.L45:
 704              	.LVL58:
 508:Generated_Source\PSoC6/I2C_MASTER.c **** 
 509:Generated_Source\PSoC6/I2C_MASTER.c ****     #if(I2C_MODE_MULTI_MASTER_ENABLED)
 510:Generated_Source\PSoC6/I2C_MASTER.c ****         if(I2C_CHECK_LOST_ARB(I2C_CSR_REG))
 511:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 512:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_BUS_RELEASE_MANUAL;
 513:Generated_Source\PSoC6/I2C_MASTER.c **** 
 514:Generated_Source\PSoC6/I2C_MASTER.c ****             /* NACK was generated by instead Stop */
 515:Generated_Source\PSoC6/I2C_MASTER.c ****             errStatus = I2C_MSTR_ERR_ARB_LOST;
 516:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 517:Generated_Source\PSoC6/I2C_MASTER.c ****     #endif /* (I2C_MODE_MULTI_MASTER_ENABLED) */
 518:Generated_Source\PSoC6/I2C_MASTER.c ****     }
 519:Generated_Source\PSoC6/I2C_MASTER.c **** 
 520:Generated_Source\PSoC6/I2C_MASTER.c ****     return(errStatus);
 521:Generated_Source\PSoC6/I2C_MASTER.c **** }
 705              		.loc 1 521 0
 706              		@ sp needed
 707 0038 7047     		bx	lr
 708              	.L50:
 709 003a C046     		.align	2
 710              	.L49:
 711 003c 14163440 		.word	1077155348
 712 0040 14173440 		.word	1077155604
 713 0044 10113440 		.word	1077154064
 714 0048 10153440 		.word	1077155088
 715 004c 00000000 		.word	I2C_state
 716              		.cfi_endproc
 717              	.LFE51:
 718              		.size	I2C_MasterSendStop, .-I2C_MasterSendStop
 719              		.section	.text.I2C_MasterWriteByte,"ax",%progbits
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 53


 720              		.align	2
 721              		.global	I2C_MasterWriteByte
 722              		.code	16
 723              		.thumb_func
 724              		.type	I2C_MasterWriteByte, %function
 725              	I2C_MasterWriteByte:
 726              	.LFB52:
 522:Generated_Source\PSoC6/I2C_MASTER.c **** 
 523:Generated_Source\PSoC6/I2C_MASTER.c **** 
 524:Generated_Source\PSoC6/I2C_MASTER.c **** /*******************************************************************************
 525:Generated_Source\PSoC6/I2C_MASTER.c **** * Function Name: I2C_MasterWriteByte
 526:Generated_Source\PSoC6/I2C_MASTER.c **** ********************************************************************************
 527:Generated_Source\PSoC6/I2C_MASTER.c **** *
 528:Generated_Source\PSoC6/I2C_MASTER.c **** * Summary:
 529:Generated_Source\PSoC6/I2C_MASTER.c **** *  Sends one byte to a slave. A valid Start or ReStart condition must be
 530:Generated_Source\PSoC6/I2C_MASTER.c **** *  generated before this call this function. Function do nothing if Start or
 531:Generated_Source\PSoC6/I2C_MASTER.c **** *  Restart condition was failed before call this function.
 532:Generated_Source\PSoC6/I2C_MASTER.c **** *
 533:Generated_Source\PSoC6/I2C_MASTER.c **** * Parameters:
 534:Generated_Source\PSoC6/I2C_MASTER.c **** *  data:  The data byte to send to the slave.
 535:Generated_Source\PSoC6/I2C_MASTER.c **** *
 536:Generated_Source\PSoC6/I2C_MASTER.c **** * Return:
 537:Generated_Source\PSoC6/I2C_MASTER.c **** *  Status error - Zero means no errors.
 538:Generated_Source\PSoC6/I2C_MASTER.c **** *
 539:Generated_Source\PSoC6/I2C_MASTER.c **** * Side Effects:
 540:Generated_Source\PSoC6/I2C_MASTER.c **** *  This function is entered without a "byte complete" bit set in the I2C_CSR
 541:Generated_Source\PSoC6/I2C_MASTER.c **** *  register. It does not exit until it is set.
 542:Generated_Source\PSoC6/I2C_MASTER.c **** *
 543:Generated_Source\PSoC6/I2C_MASTER.c **** * Global variables:
 544:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_state - The global variable used to store a current state of
 545:Generated_Source\PSoC6/I2C_MASTER.c **** *                           the software FSM.
 546:Generated_Source\PSoC6/I2C_MASTER.c **** *
 547:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************/
 548:Generated_Source\PSoC6/I2C_MASTER.c **** uint8 I2C_MasterWriteByte(uint8 theByte) 
 549:Generated_Source\PSoC6/I2C_MASTER.c **** {
 727              		.loc 1 549 0
 728              		.cfi_startproc
 729              		@ args = 0, pretend = 0, frame = 0
 730              		@ frame_needed = 0, uses_anonymous_args = 0
 731              		@ link register save eliminated.
 732              	.LVL59:
 550:Generated_Source\PSoC6/I2C_MASTER.c ****     uint8 errStatus;
 551:Generated_Source\PSoC6/I2C_MASTER.c **** 
 552:Generated_Source\PSoC6/I2C_MASTER.c ****     errStatus = I2C_MSTR_NOT_READY;
 553:Generated_Source\PSoC6/I2C_MASTER.c **** 
 554:Generated_Source\PSoC6/I2C_MASTER.c ****     /* Check if START condition was generated */
 555:Generated_Source\PSoC6/I2C_MASTER.c ****     if(I2C_CHECK_MASTER_MODE(I2C_MCSR_REG))
 733              		.loc 1 555 0
 734 0000 144B     		ldr	r3, .L57
 735 0002 1B78     		ldrb	r3, [r3]
 736 0004 5B07     		lsls	r3, r3, #29
 737 0006 23D5     		bpl	.L56
 556:Generated_Source\PSoC6/I2C_MASTER.c ****     {
 557:Generated_Source\PSoC6/I2C_MASTER.c ****         I2C_DATA_REG = theByte;   /* Write DATA register */
 738              		.loc 1 557 0
 739 0008 134B     		ldr	r3, .L57+4
 740 000a 1870     		strb	r0, [r3]
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 54


 558:Generated_Source\PSoC6/I2C_MASTER.c ****         I2C_TRANSMIT_DATA_MANUAL; /* Set transmit mode   */
 741              		.loc 1 558 0
 742 000c 0622     		movs	r2, #6
 743 000e 134B     		ldr	r3, .L57+8
 744 0010 1A70     		strb	r2, [r3]
 745 0012 F932     		adds	r2, r2, #249
 746 0014 124B     		ldr	r3, .L57+12
 747 0016 1A70     		strb	r2, [r3]
 748 0018 0022     		movs	r2, #0
 749 001a 124B     		ldr	r3, .L57+16
 750 001c 1A70     		strb	r2, [r3]
 751              	.L53:
 752              		.loc 1 558 0 is_stmt 0 discriminator 2
 753 001e 104B     		ldr	r3, .L57+12
 754 0020 1B78     		ldrb	r3, [r3]
 755 0022 002B     		cmp	r3, #0
 756 0024 FBD1     		bne	.L53
 559:Generated_Source\PSoC6/I2C_MASTER.c ****         I2C_state = I2C_SM_MSTR_WR_DATA;
 757              		.loc 1 559 0 is_stmt 1
 758 0026 4622     		movs	r2, #70
 759 0028 0F4B     		ldr	r3, .L57+20
 760 002a 1A70     		strb	r2, [r3]
 761              	.L54:
 560:Generated_Source\PSoC6/I2C_MASTER.c **** 
 561:Generated_Source\PSoC6/I2C_MASTER.c ****         /* Wait until data byte has been transmitted */
 562:Generated_Source\PSoC6/I2C_MASTER.c ****         while(I2C_WAIT_BYTE_COMPLETE(I2C_CSR_REG))
 762              		.loc 1 562 0 discriminator 1
 763 002c 094B     		ldr	r3, .L57
 764 002e 1B78     		ldrb	r3, [r3]
 765 0030 DB07     		lsls	r3, r3, #31
 766 0032 FBD5     		bpl	.L54
 563:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 564:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 565:Generated_Source\PSoC6/I2C_MASTER.c **** 
 566:Generated_Source\PSoC6/I2C_MASTER.c ****     #if(I2C_MODE_MULTI_MASTER_ENABLED)
 567:Generated_Source\PSoC6/I2C_MASTER.c ****         if(I2C_CHECK_LOST_ARB(I2C_CSR_REG))
 568:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 569:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_BUS_RELEASE_MANUAL;
 570:Generated_Source\PSoC6/I2C_MASTER.c **** 
 571:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Master lost arbitrage: reset FSM to IDLE */
 572:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_state = I2C_SM_IDLE;
 573:Generated_Source\PSoC6/I2C_MASTER.c ****             errStatus = I2C_MSTR_ERR_ARB_LOST;
 574:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 575:Generated_Source\PSoC6/I2C_MASTER.c ****         /* Check LRB bit */
 576:Generated_Source\PSoC6/I2C_MASTER.c ****         else
 577:Generated_Source\PSoC6/I2C_MASTER.c ****     #endif /* (I2C_MODE_MULTI_MASTER_ENABLED) */
 578:Generated_Source\PSoC6/I2C_MASTER.c **** 
 579:Generated_Source\PSoC6/I2C_MASTER.c ****         if(I2C_CHECK_DATA_ACK(I2C_CSR_REG))
 767              		.loc 1 579 0
 768 0034 074B     		ldr	r3, .L57
 769 0036 1B78     		ldrb	r3, [r3]
 770 0038 9B07     		lsls	r3, r3, #30
 771 003a 04D4     		bmi	.L55
 580:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 581:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_state = I2C_SM_MSTR_HALT;
 772              		.loc 1 581 0
 773 003c 6022     		movs	r2, #96
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 55


 774 003e 0A4B     		ldr	r3, .L57+20
 775 0040 1A70     		strb	r2, [r3]
 776              	.LVL60:
 582:Generated_Source\PSoC6/I2C_MASTER.c ****             errStatus = I2C_MSTR_NO_ERROR;
 777              		.loc 1 582 0
 778 0042 0020     		movs	r0, #0
 779              	.LVL61:
 780 0044 05E0     		b	.L52
 781              	.LVL62:
 782              	.L55:
 583:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 584:Generated_Source\PSoC6/I2C_MASTER.c ****         else
 585:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 586:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_state = I2C_SM_MSTR_HALT;
 783              		.loc 1 586 0
 784 0046 6022     		movs	r2, #96
 785 0048 074B     		ldr	r3, .L57+20
 786 004a 1A70     		strb	r2, [r3]
 787              	.LVL63:
 587:Generated_Source\PSoC6/I2C_MASTER.c ****             errStatus = I2C_MSTR_ERR_LB_NAK;
 788              		.loc 1 587 0
 789 004c 0320     		movs	r0, #3
 790              	.LVL64:
 791 004e 00E0     		b	.L52
 792              	.LVL65:
 793              	.L56:
 552:Generated_Source\PSoC6/I2C_MASTER.c **** 
 794              		.loc 1 552 0
 795 0050 0220     		movs	r0, #2
 796              	.LVL66:
 797              	.L52:
 588:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 589:Generated_Source\PSoC6/I2C_MASTER.c ****     }
 590:Generated_Source\PSoC6/I2C_MASTER.c **** 
 591:Generated_Source\PSoC6/I2C_MASTER.c ****     return(errStatus);
 592:Generated_Source\PSoC6/I2C_MASTER.c **** }
 798              		.loc 1 592 0
 799              		@ sp needed
 800 0052 7047     		bx	lr
 801              	.L58:
 802              		.align	2
 803              	.L57:
 804 0054 14163440 		.word	1077155348
 805 0058 10103440 		.word	1077153808
 806 005c 14173440 		.word	1077155604
 807 0060 10113440 		.word	1077154064
 808 0064 10153440 		.word	1077155088
 809 0068 00000000 		.word	I2C_state
 810              		.cfi_endproc
 811              	.LFE52:
 812              		.size	I2C_MasterWriteByte, .-I2C_MasterWriteByte
 813              		.section	.text.I2C_MasterReadByte,"ax",%progbits
 814              		.align	2
 815              		.global	I2C_MasterReadByte
 816              		.code	16
 817              		.thumb_func
 818              		.type	I2C_MasterReadByte, %function
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 56


 819              	I2C_MasterReadByte:
 820              	.LFB53:
 593:Generated_Source\PSoC6/I2C_MASTER.c **** 
 594:Generated_Source\PSoC6/I2C_MASTER.c **** 
 595:Generated_Source\PSoC6/I2C_MASTER.c **** /*******************************************************************************
 596:Generated_Source\PSoC6/I2C_MASTER.c **** * Function Name: I2C_MasterReadByte
 597:Generated_Source\PSoC6/I2C_MASTER.c **** ********************************************************************************
 598:Generated_Source\PSoC6/I2C_MASTER.c **** *
 599:Generated_Source\PSoC6/I2C_MASTER.c **** * Summary:
 600:Generated_Source\PSoC6/I2C_MASTER.c **** *  Reads one byte from a slave and ACK or NACK the transfer. A valid Start or
 601:Generated_Source\PSoC6/I2C_MASTER.c **** *  ReStart condition must be generated before this call this function. Function
 602:Generated_Source\PSoC6/I2C_MASTER.c **** *  do nothing if Start or Restart condition was failed before call this
 603:Generated_Source\PSoC6/I2C_MASTER.c **** *  function.
 604:Generated_Source\PSoC6/I2C_MASTER.c **** *
 605:Generated_Source\PSoC6/I2C_MASTER.c **** * Parameters:
 606:Generated_Source\PSoC6/I2C_MASTER.c **** *  acknNack:  Zero, response with NACK, if non-zero response with ACK.
 607:Generated_Source\PSoC6/I2C_MASTER.c **** *
 608:Generated_Source\PSoC6/I2C_MASTER.c **** * Return:
 609:Generated_Source\PSoC6/I2C_MASTER.c **** *  Byte read from slave.
 610:Generated_Source\PSoC6/I2C_MASTER.c **** *
 611:Generated_Source\PSoC6/I2C_MASTER.c **** * Side Effects:
 612:Generated_Source\PSoC6/I2C_MASTER.c **** *  This function is entered without a "byte complete" bit set in the I2C_CSR
 613:Generated_Source\PSoC6/I2C_MASTER.c **** *  register. It does not exit until it is set.
 614:Generated_Source\PSoC6/I2C_MASTER.c **** *
 615:Generated_Source\PSoC6/I2C_MASTER.c **** * Global variables:
 616:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_state - The global variable used to store a current
 617:Generated_Source\PSoC6/I2C_MASTER.c **** *                           state of the software FSM.
 618:Generated_Source\PSoC6/I2C_MASTER.c **** *
 619:Generated_Source\PSoC6/I2C_MASTER.c **** * Reentrant:
 620:Generated_Source\PSoC6/I2C_MASTER.c **** *  No.
 621:Generated_Source\PSoC6/I2C_MASTER.c **** *
 622:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************/
 623:Generated_Source\PSoC6/I2C_MASTER.c **** uint8 I2C_MasterReadByte(uint8 acknNak) 
 624:Generated_Source\PSoC6/I2C_MASTER.c **** {
 821              		.loc 1 624 0
 822              		.cfi_startproc
 823              		@ args = 0, pretend = 0, frame = 0
 824              		@ frame_needed = 0, uses_anonymous_args = 0
 825              		@ link register save eliminated.
 826              	.LVL67:
 625:Generated_Source\PSoC6/I2C_MASTER.c ****     uint8 theByte;
 626:Generated_Source\PSoC6/I2C_MASTER.c **** 
 627:Generated_Source\PSoC6/I2C_MASTER.c ****     theByte = 0u;
 628:Generated_Source\PSoC6/I2C_MASTER.c **** 
 629:Generated_Source\PSoC6/I2C_MASTER.c ****     /* Check if START condition was generated */
 630:Generated_Source\PSoC6/I2C_MASTER.c ****     if(I2C_CHECK_MASTER_MODE(I2C_MCSR_REG))
 827              		.loc 1 630 0
 828 0000 1A4B     		ldr	r3, .L67
 829 0002 1B78     		ldrb	r3, [r3]
 830 0004 5B07     		lsls	r3, r3, #29
 831 0006 2ED5     		bpl	.L66
 631:Generated_Source\PSoC6/I2C_MASTER.c ****     {
 632:Generated_Source\PSoC6/I2C_MASTER.c ****         /* When address phase needs to release bus and receive byte,
 633:Generated_Source\PSoC6/I2C_MASTER.c ****         * then decide ACK or NACK
 634:Generated_Source\PSoC6/I2C_MASTER.c ****         */
 635:Generated_Source\PSoC6/I2C_MASTER.c ****         if(I2C_SM_MSTR_RD_ADDR == I2C_state)
 832              		.loc 1 635 0
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 57


 833 0008 194B     		ldr	r3, .L67+4
 834 000a 1B78     		ldrb	r3, [r3]
 835 000c 492B     		cmp	r3, #73
 836 000e 0FD1     		bne	.L63
 636:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 637:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_READY_TO_READ_MANUAL;
 837              		.loc 1 637 0
 838 0010 0222     		movs	r2, #2
 839 0012 184B     		ldr	r3, .L67+8
 840 0014 1A70     		strb	r2, [r3]
 841 0016 FD32     		adds	r2, r2, #253
 842 0018 174B     		ldr	r3, .L67+12
 843 001a 1A70     		strb	r2, [r3]
 844 001c 0022     		movs	r2, #0
 845 001e 174B     		ldr	r3, .L67+16
 846 0020 1A70     		strb	r2, [r3]
 847              	.L62:
 848              		.loc 1 637 0 is_stmt 0 discriminator 2
 849 0022 154B     		ldr	r3, .L67+12
 850 0024 1B78     		ldrb	r3, [r3]
 851 0026 002B     		cmp	r3, #0
 852 0028 FBD1     		bne	.L62
 638:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_state = I2C_SM_MSTR_RD_DATA;
 853              		.loc 1 638 0 is_stmt 1
 854 002a 4A22     		movs	r2, #74
 855 002c 104B     		ldr	r3, .L67+4
 856 002e 1A70     		strb	r2, [r3]
 857              	.L63:
 639:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 640:Generated_Source\PSoC6/I2C_MASTER.c **** 
 641:Generated_Source\PSoC6/I2C_MASTER.c ****         /* Wait until data byte has been received */
 642:Generated_Source\PSoC6/I2C_MASTER.c ****         while(I2C_WAIT_BYTE_COMPLETE(I2C_CSR_REG))
 858              		.loc 1 642 0 discriminator 1
 859 0030 0E4B     		ldr	r3, .L67
 860 0032 1B78     		ldrb	r3, [r3]
 861 0034 DB07     		lsls	r3, r3, #31
 862 0036 FBD5     		bpl	.L63
 643:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 644:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 645:Generated_Source\PSoC6/I2C_MASTER.c **** 
 646:Generated_Source\PSoC6/I2C_MASTER.c ****         theByte = I2C_DATA_REG;
 863              		.loc 1 646 0
 864 0038 114B     		ldr	r3, .L67+20
 865 003a 1A78     		ldrb	r2, [r3]
 866 003c D2B2     		uxtb	r2, r2
 867              	.LVL68:
 647:Generated_Source\PSoC6/I2C_MASTER.c **** 
 648:Generated_Source\PSoC6/I2C_MASTER.c ****         /* Command ACK to receive next byte and continue transfer.
 649:Generated_Source\PSoC6/I2C_MASTER.c ****         *  Do nothing for NACK. The NACK will be generated by
 650:Generated_Source\PSoC6/I2C_MASTER.c ****         *  Stop or ReStart routine.
 651:Generated_Source\PSoC6/I2C_MASTER.c ****         */
 652:Generated_Source\PSoC6/I2C_MASTER.c ****         if(acknNak != 0u) /* Generate ACK */
 868              		.loc 1 652 0
 869 003e 0028     		cmp	r0, #0
 870 0040 0DD0     		beq	.L64
 653:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 654:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_ACK_AND_RECEIVE_MANUAL;
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 58


 871              		.loc 1 654 0
 872 0042 0221     		movs	r1, #2
 873 0044 0B4B     		ldr	r3, .L67+8
 874 0046 1970     		strb	r1, [r3]
 875 0048 FD31     		adds	r1, r1, #253
 876 004a 0B4B     		ldr	r3, .L67+12
 877 004c 1970     		strb	r1, [r3]
 878 004e 0021     		movs	r1, #0
 879 0050 0A4B     		ldr	r3, .L67+16
 880 0052 1970     		strb	r1, [r3]
 881              	.L65:
 882              		.loc 1 654 0 is_stmt 0 discriminator 2
 883 0054 084B     		ldr	r3, .L67+12
 884 0056 1B78     		ldrb	r3, [r3]
 885 0058 002B     		cmp	r3, #0
 886 005a FBD1     		bne	.L65
 887 005c 04E0     		b	.L60
 888              	.L64:
 655:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 656:Generated_Source\PSoC6/I2C_MASTER.c ****         else              /* Do nothing for the follwong NACK */
 657:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 658:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_state = I2C_SM_MSTR_HALT;
 889              		.loc 1 658 0 is_stmt 1
 890 005e 6021     		movs	r1, #96
 891 0060 034B     		ldr	r3, .L67+4
 892 0062 1970     		strb	r1, [r3]
 893 0064 00E0     		b	.L60
 894              	.LVL69:
 895              	.L66:
 627:Generated_Source\PSoC6/I2C_MASTER.c **** 
 896              		.loc 1 627 0
 897 0066 0022     		movs	r2, #0
 898              	.LVL70:
 899              	.L60:
 659:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 660:Generated_Source\PSoC6/I2C_MASTER.c ****     }
 661:Generated_Source\PSoC6/I2C_MASTER.c **** 
 662:Generated_Source\PSoC6/I2C_MASTER.c ****     return(theByte);
 663:Generated_Source\PSoC6/I2C_MASTER.c **** }
 900              		.loc 1 663 0
 901 0068 1000     		movs	r0, r2
 902              	.LVL71:
 903              		@ sp needed
 904 006a 7047     		bx	lr
 905              	.L68:
 906              		.align	2
 907              	.L67:
 908 006c 14163440 		.word	1077155348
 909 0070 00000000 		.word	I2C_state
 910 0074 14173440 		.word	1077155604
 911 0078 10113440 		.word	1077154064
 912 007c 10153440 		.word	1077155088
 913 0080 10103440 		.word	1077153808
 914              		.cfi_endproc
 915              	.LFE53:
 916              		.size	I2C_MasterReadByte, .-I2C_MasterReadByte
 917              		.section	.text.I2C_MasterStatus,"ax",%progbits
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 59


 918              		.align	2
 919              		.global	I2C_MasterStatus
 920              		.code	16
 921              		.thumb_func
 922              		.type	I2C_MasterStatus, %function
 923              	I2C_MasterStatus:
 924              	.LFB54:
 664:Generated_Source\PSoC6/I2C_MASTER.c **** 
 665:Generated_Source\PSoC6/I2C_MASTER.c **** 
 666:Generated_Source\PSoC6/I2C_MASTER.c **** /*******************************************************************************
 667:Generated_Source\PSoC6/I2C_MASTER.c **** * Function Name: I2C_MasterStatus
 668:Generated_Source\PSoC6/I2C_MASTER.c **** ********************************************************************************
 669:Generated_Source\PSoC6/I2C_MASTER.c **** *
 670:Generated_Source\PSoC6/I2C_MASTER.c **** * Summary:
 671:Generated_Source\PSoC6/I2C_MASTER.c **** *  Returns the master's communication status.
 672:Generated_Source\PSoC6/I2C_MASTER.c **** *
 673:Generated_Source\PSoC6/I2C_MASTER.c **** * Parameters:
 674:Generated_Source\PSoC6/I2C_MASTER.c **** *  None.
 675:Generated_Source\PSoC6/I2C_MASTER.c **** *
 676:Generated_Source\PSoC6/I2C_MASTER.c **** * Return:
 677:Generated_Source\PSoC6/I2C_MASTER.c **** *  Current status of I2C master.
 678:Generated_Source\PSoC6/I2C_MASTER.c **** *
 679:Generated_Source\PSoC6/I2C_MASTER.c **** * Global variables:
 680:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrStatus - The global variable used to store a current
 681:Generated_Source\PSoC6/I2C_MASTER.c **** *                                status of the I2C Master.
 682:Generated_Source\PSoC6/I2C_MASTER.c **** *
 683:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************/
 684:Generated_Source\PSoC6/I2C_MASTER.c **** uint8 I2C_MasterStatus(void) 
 685:Generated_Source\PSoC6/I2C_MASTER.c **** {
 925              		.loc 1 685 0
 926              		.cfi_startproc
 927              		@ args = 0, pretend = 0, frame = 0
 928              		@ frame_needed = 0, uses_anonymous_args = 0
 929              		@ link register save eliminated.
 930              	.LVL72:
 931              	.LBB66:
 932              	.LBB67:
 773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     __DSB();
 933              		.loc 2 773 0
 934 0000 8021     		movs	r1, #128
 935 0002 C904     		lsls	r1, r1, #19
 936 0004 8023     		movs	r3, #128
 937 0006 0A4A     		ldr	r2, .L71
 938 0008 D150     		str	r1, [r2, r3]
 939              	.LBB68:
 940              	.LBB69:
 941              		.loc 3 882 0
 942              		.syntax divided
 943              	@ 882 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 944 000a BFF34F8F 		dsb 0xF
 945              	@ 0 "" 2
 946              		.thumb
 947              		.syntax unified
 948              	.LBE69:
 949              	.LBE68:
 950              	.LBB70:
 951              	.LBB71:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 60


 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 952              		.loc 3 871 0
 953              		.syntax divided
 954              	@ 871 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 955 000e BFF36F8F 		isb 0xF
 956              	@ 0 "" 2
 957              	.LVL73:
 958              		.thumb
 959              		.syntax unified
 960              	.LBE71:
 961              	.LBE70:
 962              	.LBE67:
 963              	.LBE66:
 686:Generated_Source\PSoC6/I2C_MASTER.c ****     uint8 status;
 687:Generated_Source\PSoC6/I2C_MASTER.c **** 
 688:Generated_Source\PSoC6/I2C_MASTER.c ****     I2C_DisableInt(); /* Lock from interrupt */
 689:Generated_Source\PSoC6/I2C_MASTER.c **** 
 690:Generated_Source\PSoC6/I2C_MASTER.c ****     /* Read master status */
 691:Generated_Source\PSoC6/I2C_MASTER.c ****     status = I2C_mstrStatus;
 964              		.loc 1 691 0
 965 0012 084B     		ldr	r3, .L71+4
 966 0014 1878     		ldrb	r0, [r3]
 967 0016 C0B2     		uxtb	r0, r0
 968              	.LVL74:
 692:Generated_Source\PSoC6/I2C_MASTER.c **** 
 693:Generated_Source\PSoC6/I2C_MASTER.c ****     if (I2C_CHECK_SM_MASTER)
 969              		.loc 1 693 0
 970 0018 074B     		ldr	r3, .L71+8
 971 001a 1B78     		ldrb	r3, [r3]
 972 001c 5B06     		lsls	r3, r3, #25
 973 001e 02D5     		bpl	.L70
 694:Generated_Source\PSoC6/I2C_MASTER.c ****     {
 695:Generated_Source\PSoC6/I2C_MASTER.c ****         /* Set transfer in progress flag in status */
 696:Generated_Source\PSoC6/I2C_MASTER.c ****         status |= I2C_MSTAT_XFER_INP;
 974              		.loc 1 696 0
 975 0020 0423     		movs	r3, #4
 976 0022 1843     		orrs	r0, r3
 977              	.LVL75:
 978 0024 C0B2     		uxtb	r0, r0
 979              	.LVL76:
 980              	.L70:
 981              	.LBB72:
 982              	.LBB73:
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   }
 983              		.loc 2 737 0
 984 0026 8022     		movs	r2, #128
 985 0028 D204     		lsls	r2, r2, #19
 986 002a 014B     		ldr	r3, .L71
 987 002c 1A60     		str	r2, [r3]
 988              	.LVL77:
 989              	.LBE73:
 990              	.LBE72:
 697:Generated_Source\PSoC6/I2C_MASTER.c ****     }
 698:Generated_Source\PSoC6/I2C_MASTER.c **** 
 699:Generated_Source\PSoC6/I2C_MASTER.c ****     I2C_EnableInt(); /* Release lock */
 700:Generated_Source\PSoC6/I2C_MASTER.c **** 
 701:Generated_Source\PSoC6/I2C_MASTER.c ****     return (status);
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 61


 702:Generated_Source\PSoC6/I2C_MASTER.c **** }
 991              		.loc 1 702 0
 992              		@ sp needed
 993 002e 7047     		bx	lr
 994              	.L72:
 995              		.align	2
 996              	.L71:
 997 0030 00E100E0 		.word	-536813312
 998 0034 00000000 		.word	I2C_mstrStatus
 999 0038 00000000 		.word	I2C_state
 1000              		.cfi_endproc
 1001              	.LFE54:
 1002              		.size	I2C_MasterStatus, .-I2C_MasterStatus
 1003              		.section	.text.I2C_MasterClearStatus,"ax",%progbits
 1004              		.align	2
 1005              		.global	I2C_MasterClearStatus
 1006              		.code	16
 1007              		.thumb_func
 1008              		.type	I2C_MasterClearStatus, %function
 1009              	I2C_MasterClearStatus:
 1010              	.LFB55:
 703:Generated_Source\PSoC6/I2C_MASTER.c **** 
 704:Generated_Source\PSoC6/I2C_MASTER.c **** 
 705:Generated_Source\PSoC6/I2C_MASTER.c **** /*******************************************************************************
 706:Generated_Source\PSoC6/I2C_MASTER.c **** * Function Name: I2C_MasterClearStatus
 707:Generated_Source\PSoC6/I2C_MASTER.c **** ********************************************************************************
 708:Generated_Source\PSoC6/I2C_MASTER.c **** *
 709:Generated_Source\PSoC6/I2C_MASTER.c **** * Summary:
 710:Generated_Source\PSoC6/I2C_MASTER.c **** *  Clears all status flags and returns the master status.
 711:Generated_Source\PSoC6/I2C_MASTER.c **** *
 712:Generated_Source\PSoC6/I2C_MASTER.c **** * Parameters:
 713:Generated_Source\PSoC6/I2C_MASTER.c **** *  None.
 714:Generated_Source\PSoC6/I2C_MASTER.c **** *
 715:Generated_Source\PSoC6/I2C_MASTER.c **** * Return:
 716:Generated_Source\PSoC6/I2C_MASTER.c **** *  Current status of I2C master.
 717:Generated_Source\PSoC6/I2C_MASTER.c **** *
 718:Generated_Source\PSoC6/I2C_MASTER.c **** * Global variables:
 719:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrStatus - The global variable used to store a current
 720:Generated_Source\PSoC6/I2C_MASTER.c **** *                                status of the I2C Master.
 721:Generated_Source\PSoC6/I2C_MASTER.c **** *
 722:Generated_Source\PSoC6/I2C_MASTER.c **** * Reentrant:
 723:Generated_Source\PSoC6/I2C_MASTER.c **** *  No.
 724:Generated_Source\PSoC6/I2C_MASTER.c **** *
 725:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************/
 726:Generated_Source\PSoC6/I2C_MASTER.c **** uint8 I2C_MasterClearStatus(void) 
 727:Generated_Source\PSoC6/I2C_MASTER.c **** {
 1011              		.loc 1 727 0
 1012              		.cfi_startproc
 1013              		@ args = 0, pretend = 0, frame = 0
 1014              		@ frame_needed = 0, uses_anonymous_args = 0
 1015 0000 10B5     		push	{r4, lr}
 1016              		.cfi_def_cfa_offset 8
 1017              		.cfi_offset 4, -8
 1018              		.cfi_offset 14, -4
 1019              	.LVL78:
 1020              	.LBB74:
 1021              	.LBB75:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 62


 773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     __DSB();
 1022              		.loc 2 773 0
 1023 0002 084B     		ldr	r3, .L74
 1024 0004 8022     		movs	r2, #128
 1025 0006 D204     		lsls	r2, r2, #19
 1026 0008 8021     		movs	r1, #128
 1027 000a 5A50     		str	r2, [r3, r1]
 1028              	.LBB76:
 1029              	.LBB77:
 1030              		.loc 3 882 0
 1031              		.syntax divided
 1032              	@ 882 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 1033 000c BFF34F8F 		dsb 0xF
 1034              	@ 0 "" 2
 1035              		.thumb
 1036              		.syntax unified
 1037              	.LBE77:
 1038              	.LBE76:
 1039              	.LBB78:
 1040              	.LBB79:
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 1041              		.loc 3 871 0
 1042              		.syntax divided
 1043              	@ 871 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 1044 0010 BFF36F8F 		isb 0xF
 1045              	@ 0 "" 2
 1046              	.LVL79:
 1047              		.thumb
 1048              		.syntax unified
 1049              	.LBE79:
 1050              	.LBE78:
 1051              	.LBE75:
 1052              	.LBE74:
 728:Generated_Source\PSoC6/I2C_MASTER.c ****     uint8 status;
 729:Generated_Source\PSoC6/I2C_MASTER.c **** 
 730:Generated_Source\PSoC6/I2C_MASTER.c ****     I2C_DisableInt(); /* Lock from interrupt */
 731:Generated_Source\PSoC6/I2C_MASTER.c **** 
 732:Generated_Source\PSoC6/I2C_MASTER.c ****     /* Read and clear master status */
 733:Generated_Source\PSoC6/I2C_MASTER.c ****     status = I2C_mstrStatus;
 1053              		.loc 1 733 0
 1054 0014 0449     		ldr	r1, .L74+4
 1055 0016 0878     		ldrb	r0, [r1]
 1056 0018 C0B2     		uxtb	r0, r0
 1057              	.LVL80:
 734:Generated_Source\PSoC6/I2C_MASTER.c ****     I2C_mstrStatus = I2C_MSTAT_CLEAR;
 1058              		.loc 1 734 0
 1059 001a 0024     		movs	r4, #0
 1060 001c 0C70     		strb	r4, [r1]
 1061              	.LVL81:
 1062              	.LBB80:
 1063              	.LBB81:
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   }
 1064              		.loc 2 737 0
 1065 001e 1A60     		str	r2, [r3]
 1066              	.LVL82:
 1067              	.LBE81:
 1068              	.LBE80:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 63


 735:Generated_Source\PSoC6/I2C_MASTER.c **** 
 736:Generated_Source\PSoC6/I2C_MASTER.c ****     I2C_EnableInt(); /* Release lock */
 737:Generated_Source\PSoC6/I2C_MASTER.c **** 
 738:Generated_Source\PSoC6/I2C_MASTER.c ****     return (status);
 739:Generated_Source\PSoC6/I2C_MASTER.c **** }
 1069              		.loc 1 739 0
 1070              		@ sp needed
 1071 0020 10BD     		pop	{r4, pc}
 1072              	.L75:
 1073 0022 C046     		.align	2
 1074              	.L74:
 1075 0024 00E100E0 		.word	-536813312
 1076 0028 00000000 		.word	I2C_mstrStatus
 1077              		.cfi_endproc
 1078              	.LFE55:
 1079              		.size	I2C_MasterClearStatus, .-I2C_MasterClearStatus
 1080              		.section	.text.I2C_MasterGetReadBufSize,"ax",%progbits
 1081              		.align	2
 1082              		.global	I2C_MasterGetReadBufSize
 1083              		.code	16
 1084              		.thumb_func
 1085              		.type	I2C_MasterGetReadBufSize, %function
 1086              	I2C_MasterGetReadBufSize:
 1087              	.LFB56:
 740:Generated_Source\PSoC6/I2C_MASTER.c **** 
 741:Generated_Source\PSoC6/I2C_MASTER.c **** 
 742:Generated_Source\PSoC6/I2C_MASTER.c **** /*******************************************************************************
 743:Generated_Source\PSoC6/I2C_MASTER.c **** * Function Name: I2C_MasterGetReadBufSize
 744:Generated_Source\PSoC6/I2C_MASTER.c **** ********************************************************************************
 745:Generated_Source\PSoC6/I2C_MASTER.c **** *
 746:Generated_Source\PSoC6/I2C_MASTER.c **** * Summary:
 747:Generated_Source\PSoC6/I2C_MASTER.c **** *  Returns the amount of bytes that has been transferred with an
 748:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_MasterReadBuf command.
 749:Generated_Source\PSoC6/I2C_MASTER.c **** *
 750:Generated_Source\PSoC6/I2C_MASTER.c **** * Parameters:
 751:Generated_Source\PSoC6/I2C_MASTER.c **** *  None.
 752:Generated_Source\PSoC6/I2C_MASTER.c **** *
 753:Generated_Source\PSoC6/I2C_MASTER.c **** * Return:
 754:Generated_Source\PSoC6/I2C_MASTER.c **** *  Byte count of transfer. If the transfer is not yet complete, it will return
 755:Generated_Source\PSoC6/I2C_MASTER.c **** *  the byte count transferred so far.
 756:Generated_Source\PSoC6/I2C_MASTER.c **** *
 757:Generated_Source\PSoC6/I2C_MASTER.c **** * Global variables:
 758:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrRdBufIndex - The global variable stores current index
 759:Generated_Source\PSoC6/I2C_MASTER.c **** *                                    within the master read buffer.
 760:Generated_Source\PSoC6/I2C_MASTER.c **** *
 761:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************/
 762:Generated_Source\PSoC6/I2C_MASTER.c **** uint8 I2C_MasterGetReadBufSize(void) 
 763:Generated_Source\PSoC6/I2C_MASTER.c **** {
 1088              		.loc 1 763 0
 1089              		.cfi_startproc
 1090              		@ args = 0, pretend = 0, frame = 0
 1091              		@ frame_needed = 0, uses_anonymous_args = 0
 1092              		@ link register save eliminated.
 764:Generated_Source\PSoC6/I2C_MASTER.c ****     return (I2C_mstrRdBufIndex);
 1093              		.loc 1 764 0
 1094 0000 014B     		ldr	r3, .L77
 1095 0002 1878     		ldrb	r0, [r3]
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 64


 1096 0004 C0B2     		uxtb	r0, r0
 765:Generated_Source\PSoC6/I2C_MASTER.c **** }
 1097              		.loc 1 765 0
 1098              		@ sp needed
 1099 0006 7047     		bx	lr
 1100              	.L78:
 1101              		.align	2
 1102              	.L77:
 1103 0008 00000000 		.word	I2C_mstrRdBufIndex
 1104              		.cfi_endproc
 1105              	.LFE56:
 1106              		.size	I2C_MasterGetReadBufSize, .-I2C_MasterGetReadBufSize
 1107              		.section	.text.I2C_MasterGetWriteBufSize,"ax",%progbits
 1108              		.align	2
 1109              		.global	I2C_MasterGetWriteBufSize
 1110              		.code	16
 1111              		.thumb_func
 1112              		.type	I2C_MasterGetWriteBufSize, %function
 1113              	I2C_MasterGetWriteBufSize:
 1114              	.LFB57:
 766:Generated_Source\PSoC6/I2C_MASTER.c **** 
 767:Generated_Source\PSoC6/I2C_MASTER.c **** 
 768:Generated_Source\PSoC6/I2C_MASTER.c **** /*******************************************************************************
 769:Generated_Source\PSoC6/I2C_MASTER.c **** * Function Name: I2C_MasterGetWriteBufSize
 770:Generated_Source\PSoC6/I2C_MASTER.c **** ********************************************************************************
 771:Generated_Source\PSoC6/I2C_MASTER.c **** *
 772:Generated_Source\PSoC6/I2C_MASTER.c **** * Summary:
 773:Generated_Source\PSoC6/I2C_MASTER.c **** *  Returns the amount of bytes that has been transferred with an
 774:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_MasterWriteBuf command.
 775:Generated_Source\PSoC6/I2C_MASTER.c **** *
 776:Generated_Source\PSoC6/I2C_MASTER.c **** * Parameters:
 777:Generated_Source\PSoC6/I2C_MASTER.c **** *  None.
 778:Generated_Source\PSoC6/I2C_MASTER.c **** *
 779:Generated_Source\PSoC6/I2C_MASTER.c **** * Return:
 780:Generated_Source\PSoC6/I2C_MASTER.c **** *  Byte count of transfer. If the transfer is not yet complete, it will return
 781:Generated_Source\PSoC6/I2C_MASTER.c **** *  the byte count transferred so far.
 782:Generated_Source\PSoC6/I2C_MASTER.c **** *
 783:Generated_Source\PSoC6/I2C_MASTER.c **** * Global variables:
 784:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrWrBufIndex -  The global variable used to stores current
 785:Generated_Source\PSoC6/I2C_MASTER.c **** *                                     index within master write buffer.
 786:Generated_Source\PSoC6/I2C_MASTER.c **** *
 787:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************/
 788:Generated_Source\PSoC6/I2C_MASTER.c **** uint8 I2C_MasterGetWriteBufSize(void) 
 789:Generated_Source\PSoC6/I2C_MASTER.c **** {
 1115              		.loc 1 789 0
 1116              		.cfi_startproc
 1117              		@ args = 0, pretend = 0, frame = 0
 1118              		@ frame_needed = 0, uses_anonymous_args = 0
 1119              		@ link register save eliminated.
 790:Generated_Source\PSoC6/I2C_MASTER.c ****     return (I2C_mstrWrBufIndex);
 1120              		.loc 1 790 0
 1121 0000 014B     		ldr	r3, .L80
 1122 0002 1878     		ldrb	r0, [r3]
 1123 0004 C0B2     		uxtb	r0, r0
 791:Generated_Source\PSoC6/I2C_MASTER.c **** }
 1124              		.loc 1 791 0
 1125              		@ sp needed
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 65


 1126 0006 7047     		bx	lr
 1127              	.L81:
 1128              		.align	2
 1129              	.L80:
 1130 0008 00000000 		.word	I2C_mstrWrBufIndex
 1131              		.cfi_endproc
 1132              	.LFE57:
 1133              		.size	I2C_MasterGetWriteBufSize, .-I2C_MasterGetWriteBufSize
 1134              		.section	.text.I2C_MasterClearReadBuf,"ax",%progbits
 1135              		.align	2
 1136              		.global	I2C_MasterClearReadBuf
 1137              		.code	16
 1138              		.thumb_func
 1139              		.type	I2C_MasterClearReadBuf, %function
 1140              	I2C_MasterClearReadBuf:
 1141              	.LFB58:
 792:Generated_Source\PSoC6/I2C_MASTER.c **** 
 793:Generated_Source\PSoC6/I2C_MASTER.c **** 
 794:Generated_Source\PSoC6/I2C_MASTER.c **** /*******************************************************************************
 795:Generated_Source\PSoC6/I2C_MASTER.c **** * Function Name: I2C_MasterClearReadBuf
 796:Generated_Source\PSoC6/I2C_MASTER.c **** ********************************************************************************
 797:Generated_Source\PSoC6/I2C_MASTER.c **** *
 798:Generated_Source\PSoC6/I2C_MASTER.c **** * Summary:
 799:Generated_Source\PSoC6/I2C_MASTER.c **** *  Resets the read buffer pointer back to the first byte in the buffer.
 800:Generated_Source\PSoC6/I2C_MASTER.c **** *
 801:Generated_Source\PSoC6/I2C_MASTER.c **** * Parameters:
 802:Generated_Source\PSoC6/I2C_MASTER.c **** *  None.
 803:Generated_Source\PSoC6/I2C_MASTER.c **** *
 804:Generated_Source\PSoC6/I2C_MASTER.c **** * Return:
 805:Generated_Source\PSoC6/I2C_MASTER.c **** *  None.
 806:Generated_Source\PSoC6/I2C_MASTER.c **** *
 807:Generated_Source\PSoC6/I2C_MASTER.c **** * Global variables:
 808:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrRdBufIndex - The global variable used to stores current
 809:Generated_Source\PSoC6/I2C_MASTER.c **** *                                    index within master read buffer.
 810:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrStatus - The global variable used to store a current
 811:Generated_Source\PSoC6/I2C_MASTER.c **** *                                status of the I2C Master.
 812:Generated_Source\PSoC6/I2C_MASTER.c **** *
 813:Generated_Source\PSoC6/I2C_MASTER.c **** * Reentrant:
 814:Generated_Source\PSoC6/I2C_MASTER.c **** *  No.
 815:Generated_Source\PSoC6/I2C_MASTER.c **** *
 816:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************/
 817:Generated_Source\PSoC6/I2C_MASTER.c **** void I2C_MasterClearReadBuf(void) 
 818:Generated_Source\PSoC6/I2C_MASTER.c **** {
 1142              		.loc 1 818 0
 1143              		.cfi_startproc
 1144              		@ args = 0, pretend = 0, frame = 0
 1145              		@ frame_needed = 0, uses_anonymous_args = 0
 1146 0000 10B5     		push	{r4, lr}
 1147              		.cfi_def_cfa_offset 8
 1148              		.cfi_offset 4, -8
 1149              		.cfi_offset 14, -4
 1150              	.LVL83:
 1151              	.LBB82:
 1152              	.LBB83:
 773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     __DSB();
 1153              		.loc 2 773 0
 1154 0002 094A     		ldr	r2, .L83
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 66


 1155 0004 8021     		movs	r1, #128
 1156 0006 C904     		lsls	r1, r1, #19
 1157 0008 8023     		movs	r3, #128
 1158 000a D150     		str	r1, [r2, r3]
 1159              	.LBB84:
 1160              	.LBB85:
 1161              		.loc 3 882 0
 1162              		.syntax divided
 1163              	@ 882 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 1164 000c BFF34F8F 		dsb 0xF
 1165              	@ 0 "" 2
 1166              		.thumb
 1167              		.syntax unified
 1168              	.LBE85:
 1169              	.LBE84:
 1170              	.LBB86:
 1171              	.LBB87:
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 1172              		.loc 3 871 0
 1173              		.syntax divided
 1174              	@ 871 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 1175 0010 BFF36F8F 		isb 0xF
 1176              	@ 0 "" 2
 1177              	.LVL84:
 1178              		.thumb
 1179              		.syntax unified
 1180              	.LBE87:
 1181              	.LBE86:
 1182              	.LBE83:
 1183              	.LBE82:
 819:Generated_Source\PSoC6/I2C_MASTER.c ****     I2C_DisableInt(); /* Lock from interrupt */
 820:Generated_Source\PSoC6/I2C_MASTER.c **** 
 821:Generated_Source\PSoC6/I2C_MASTER.c ****     I2C_mstrRdBufIndex = 0u;
 1184              		.loc 1 821 0
 1185 0014 0020     		movs	r0, #0
 1186 0016 054B     		ldr	r3, .L83+4
 1187 0018 1870     		strb	r0, [r3]
 822:Generated_Source\PSoC6/I2C_MASTER.c ****     I2C_mstrStatus    &= (uint8) ~I2C_MSTAT_RD_CMPLT;
 1188              		.loc 1 822 0
 1189 001a 0548     		ldr	r0, .L83+8
 1190 001c 0378     		ldrb	r3, [r0]
 1191 001e 0124     		movs	r4, #1
 1192 0020 A343     		bics	r3, r4
 1193 0022 0370     		strb	r3, [r0]
 1194              	.LVL85:
 1195              	.LBB88:
 1196              	.LBB89:
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   }
 1197              		.loc 2 737 0
 1198 0024 1160     		str	r1, [r2]
 1199              	.LVL86:
 1200              	.LBE89:
 1201              	.LBE88:
 823:Generated_Source\PSoC6/I2C_MASTER.c **** 
 824:Generated_Source\PSoC6/I2C_MASTER.c ****     I2C_EnableInt(); /* Release lock */
 825:Generated_Source\PSoC6/I2C_MASTER.c **** }
 1202              		.loc 1 825 0
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 67


 1203              		@ sp needed
 1204 0026 10BD     		pop	{r4, pc}
 1205              	.L84:
 1206              		.align	2
 1207              	.L83:
 1208 0028 00E100E0 		.word	-536813312
 1209 002c 00000000 		.word	I2C_mstrRdBufIndex
 1210 0030 00000000 		.word	I2C_mstrStatus
 1211              		.cfi_endproc
 1212              	.LFE58:
 1213              		.size	I2C_MasterClearReadBuf, .-I2C_MasterClearReadBuf
 1214              		.section	.text.I2C_MasterClearWriteBuf,"ax",%progbits
 1215              		.align	2
 1216              		.global	I2C_MasterClearWriteBuf
 1217              		.code	16
 1218              		.thumb_func
 1219              		.type	I2C_MasterClearWriteBuf, %function
 1220              	I2C_MasterClearWriteBuf:
 1221              	.LFB59:
 826:Generated_Source\PSoC6/I2C_MASTER.c **** 
 827:Generated_Source\PSoC6/I2C_MASTER.c **** 
 828:Generated_Source\PSoC6/I2C_MASTER.c **** /*******************************************************************************
 829:Generated_Source\PSoC6/I2C_MASTER.c **** * Function Name: I2C_MasterClearWriteBuf
 830:Generated_Source\PSoC6/I2C_MASTER.c **** ********************************************************************************
 831:Generated_Source\PSoC6/I2C_MASTER.c **** *
 832:Generated_Source\PSoC6/I2C_MASTER.c **** * Summary:
 833:Generated_Source\PSoC6/I2C_MASTER.c **** *  Resets the write buffer pointer back to the first byte in the buffer.
 834:Generated_Source\PSoC6/I2C_MASTER.c **** *
 835:Generated_Source\PSoC6/I2C_MASTER.c **** * Parameters:
 836:Generated_Source\PSoC6/I2C_MASTER.c **** *  None.
 837:Generated_Source\PSoC6/I2C_MASTER.c **** *
 838:Generated_Source\PSoC6/I2C_MASTER.c **** * Return:
 839:Generated_Source\PSoC6/I2C_MASTER.c **** *  None.
 840:Generated_Source\PSoC6/I2C_MASTER.c **** *
 841:Generated_Source\PSoC6/I2C_MASTER.c **** * Global variables:
 842:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrRdBufIndex - The global variable used to stote current
 843:Generated_Source\PSoC6/I2C_MASTER.c **** *                                    index within master read buffer.
 844:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrStatus - The global variable used to store a current
 845:Generated_Source\PSoC6/I2C_MASTER.c **** *                                status of the I2C Master.
 846:Generated_Source\PSoC6/I2C_MASTER.c **** *
 847:Generated_Source\PSoC6/I2C_MASTER.c **** * Reentrant:
 848:Generated_Source\PSoC6/I2C_MASTER.c **** *  No.
 849:Generated_Source\PSoC6/I2C_MASTER.c **** *
 850:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************/
 851:Generated_Source\PSoC6/I2C_MASTER.c **** void I2C_MasterClearWriteBuf(void) 
 852:Generated_Source\PSoC6/I2C_MASTER.c **** {
 1222              		.loc 1 852 0
 1223              		.cfi_startproc
 1224              		@ args = 0, pretend = 0, frame = 0
 1225              		@ frame_needed = 0, uses_anonymous_args = 0
 1226 0000 10B5     		push	{r4, lr}
 1227              		.cfi_def_cfa_offset 8
 1228              		.cfi_offset 4, -8
 1229              		.cfi_offset 14, -4
 1230              	.LVL87:
 1231              	.LBB90:
 1232              	.LBB91:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 68


 773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     __DSB();
 1233              		.loc 2 773 0
 1234 0002 094A     		ldr	r2, .L86
 1235 0004 8021     		movs	r1, #128
 1236 0006 C904     		lsls	r1, r1, #19
 1237 0008 8023     		movs	r3, #128
 1238 000a D150     		str	r1, [r2, r3]
 1239              	.LBB92:
 1240              	.LBB93:
 1241              		.loc 3 882 0
 1242              		.syntax divided
 1243              	@ 882 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 1244 000c BFF34F8F 		dsb 0xF
 1245              	@ 0 "" 2
 1246              		.thumb
 1247              		.syntax unified
 1248              	.LBE93:
 1249              	.LBE92:
 1250              	.LBB94:
 1251              	.LBB95:
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 1252              		.loc 3 871 0
 1253              		.syntax divided
 1254              	@ 871 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 1255 0010 BFF36F8F 		isb 0xF
 1256              	@ 0 "" 2
 1257              	.LVL88:
 1258              		.thumb
 1259              		.syntax unified
 1260              	.LBE95:
 1261              	.LBE94:
 1262              	.LBE91:
 1263              	.LBE90:
 853:Generated_Source\PSoC6/I2C_MASTER.c ****     I2C_DisableInt(); /* Lock from interrupt */
 854:Generated_Source\PSoC6/I2C_MASTER.c **** 
 855:Generated_Source\PSoC6/I2C_MASTER.c ****     I2C_mstrWrBufIndex = 0u;
 1264              		.loc 1 855 0
 1265 0014 0020     		movs	r0, #0
 1266 0016 054B     		ldr	r3, .L86+4
 1267 0018 1870     		strb	r0, [r3]
 856:Generated_Source\PSoC6/I2C_MASTER.c ****     I2C_mstrStatus    &= (uint8) ~I2C_MSTAT_WR_CMPLT;
 1268              		.loc 1 856 0
 1269 001a 0548     		ldr	r0, .L86+8
 1270 001c 0378     		ldrb	r3, [r0]
 1271 001e 0224     		movs	r4, #2
 1272 0020 A343     		bics	r3, r4
 1273 0022 0370     		strb	r3, [r0]
 1274              	.LVL89:
 1275              	.LBB96:
 1276              	.LBB97:
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   }
 1277              		.loc 2 737 0
 1278 0024 1160     		str	r1, [r2]
 1279              	.LVL90:
 1280              	.LBE97:
 1281              	.LBE96:
 857:Generated_Source\PSoC6/I2C_MASTER.c **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 69


 858:Generated_Source\PSoC6/I2C_MASTER.c ****     I2C_EnableInt(); /* Release lock */
 859:Generated_Source\PSoC6/I2C_MASTER.c **** }
 1282              		.loc 1 859 0
 1283              		@ sp needed
 1284 0026 10BD     		pop	{r4, pc}
 1285              	.L87:
 1286              		.align	2
 1287              	.L86:
 1288 0028 00E100E0 		.word	-536813312
 1289 002c 00000000 		.word	I2C_mstrWrBufIndex
 1290 0030 00000000 		.word	I2C_mstrStatus
 1291              		.cfi_endproc
 1292              	.LFE59:
 1293              		.size	I2C_MasterClearWriteBuf, .-I2C_MasterClearWriteBuf
 1294              		.comm	I2C_mstrWrBufIndex,1,1
 1295              		.comm	I2C_mstrWrBufSize,1,1
 1296              		.comm	I2C_mstrWrBufPtr,4,4
 1297              		.comm	I2C_mstrRdBufIndex,1,1
 1298              		.comm	I2C_mstrRdBufSize,1,1
 1299              		.comm	I2C_mstrRdBufPtr,4,4
 1300              		.comm	I2C_mstrControl,1,1
 1301              		.comm	I2C_mstrStatus,1,1
 1302              		.text
 1303              	.Letext0:
 1304              		.file 4 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cyble_416045_02.h"
 1305              		.file 5 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 1306              		.file 6 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 1307              		.file 7 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 1308              		.file 8 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 1309              		.file 9 "Generated_Source\\PSoC6\\I2C_PVT.h"
 1310              		.section	.debug_info,"",%progbits
 1311              	.Ldebug_info0:
 1312 0000 FC0C0000 		.4byte	0xcfc
 1313 0004 0400     		.2byte	0x4
 1314 0006 00000000 		.4byte	.Ldebug_abbrev0
 1315 000a 04       		.byte	0x4
 1316 000b 01       		.uleb128 0x1
 1317 000c C4080000 		.4byte	.LASF201
 1318 0010 0C       		.byte	0xc
 1319 0011 53020000 		.4byte	.LASF202
 1320 0015 DB050000 		.4byte	.LASF203
 1321 0019 00000000 		.4byte	.Ldebug_ranges0+0
 1322 001d 00000000 		.4byte	0
 1323 0021 00000000 		.4byte	.Ldebug_line0
 1324 0025 02       		.uleb128 0x2
 1325 0026 02       		.byte	0x2
 1326 0027 1C010000 		.4byte	0x11c
 1327 002b 04       		.byte	0x4
 1328 002c 24       		.byte	0x24
 1329 002d 1C010000 		.4byte	0x11c
 1330 0031 03       		.uleb128 0x3
 1331 0032 78000000 		.4byte	.LASF0
 1332 0036 71       		.sleb128 -15
 1333 0037 03       		.uleb128 0x3
 1334 0038 C0090000 		.4byte	.LASF1
 1335 003c 72       		.sleb128 -14
 1336 003d 03       		.uleb128 0x3
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 70


 1337 003e 58030000 		.4byte	.LASF2
 1338 0042 73       		.sleb128 -13
 1339 0043 03       		.uleb128 0x3
 1340 0044 5C060000 		.4byte	.LASF3
 1341 0048 7B       		.sleb128 -5
 1342 0049 03       		.uleb128 0x3
 1343 004a A5080000 		.4byte	.LASF4
 1344 004e 7E       		.sleb128 -2
 1345 004f 03       		.uleb128 0x3
 1346 0050 5F050000 		.4byte	.LASF5
 1347 0054 7F       		.sleb128 -1
 1348 0055 04       		.uleb128 0x4
 1349 0056 35060000 		.4byte	.LASF6
 1350 005a 00       		.byte	0
 1351 005b 04       		.uleb128 0x4
 1352 005c 720B0000 		.4byte	.LASF7
 1353 0060 01       		.byte	0x1
 1354 0061 04       		.uleb128 0x4
 1355 0062 3C070000 		.4byte	.LASF8
 1356 0066 02       		.byte	0x2
 1357 0067 04       		.uleb128 0x4
 1358 0068 3B020000 		.4byte	.LASF9
 1359 006c 03       		.byte	0x3
 1360 006d 04       		.uleb128 0x4
 1361 006e D0030000 		.4byte	.LASF10
 1362 0072 04       		.byte	0x4
 1363 0073 04       		.uleb128 0x4
 1364 0074 53080000 		.4byte	.LASF11
 1365 0078 05       		.byte	0x5
 1366 0079 04       		.uleb128 0x4
 1367 007a 420A0000 		.4byte	.LASF12
 1368 007e 06       		.byte	0x6
 1369 007f 04       		.uleb128 0x4
 1370 0080 F40B0000 		.4byte	.LASF13
 1371 0084 07       		.byte	0x7
 1372 0085 04       		.uleb128 0x4
 1373 0086 CA040000 		.4byte	.LASF14
 1374 008a 08       		.byte	0x8
 1375 008b 04       		.uleb128 0x4
 1376 008c 4E060000 		.4byte	.LASF15
 1377 0090 09       		.byte	0x9
 1378 0091 04       		.uleb128 0x4
 1379 0092 EB090000 		.4byte	.LASF16
 1380 0096 0A       		.byte	0xa
 1381 0097 04       		.uleb128 0x4
 1382 0098 800B0000 		.4byte	.LASF17
 1383 009c 0B       		.byte	0xb
 1384 009d 04       		.uleb128 0x4
 1385 009e 7D040000 		.4byte	.LASF18
 1386 00a2 0C       		.byte	0xc
 1387 00a3 04       		.uleb128 0x4
 1388 00a4 B0000000 		.4byte	.LASF19
 1389 00a8 0D       		.byte	0xd
 1390 00a9 04       		.uleb128 0x4
 1391 00aa 61070000 		.4byte	.LASF20
 1392 00ae 0E       		.byte	0xe
 1393 00af 04       		.uleb128 0x4
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 71


 1394 00b0 46000000 		.4byte	.LASF21
 1395 00b4 0F       		.byte	0xf
 1396 00b5 04       		.uleb128 0x4
 1397 00b6 F1010000 		.4byte	.LASF22
 1398 00ba 10       		.byte	0x10
 1399 00bb 04       		.uleb128 0x4
 1400 00bc 76030000 		.4byte	.LASF23
 1401 00c0 11       		.byte	0x11
 1402 00c1 04       		.uleb128 0x4
 1403 00c2 67090000 		.4byte	.LASF24
 1404 00c6 12       		.byte	0x12
 1405 00c7 04       		.uleb128 0x4
 1406 00c8 90060000 		.4byte	.LASF25
 1407 00cc 13       		.byte	0x13
 1408 00cd 04       		.uleb128 0x4
 1409 00ce 32040000 		.4byte	.LASF26
 1410 00d2 14       		.byte	0x14
 1411 00d3 04       		.uleb128 0x4
 1412 00d4 1E050000 		.4byte	.LASF27
 1413 00d8 15       		.byte	0x15
 1414 00d9 04       		.uleb128 0x4
 1415 00da 7D0A0000 		.4byte	.LASF28
 1416 00de 16       		.byte	0x16
 1417 00df 04       		.uleb128 0x4
 1418 00e0 3B0C0000 		.4byte	.LASF29
 1419 00e4 17       		.byte	0x17
 1420 00e5 04       		.uleb128 0x4
 1421 00e6 80010000 		.4byte	.LASF30
 1422 00ea 18       		.byte	0x18
 1423 00eb 04       		.uleb128 0x4
 1424 00ec AD060000 		.4byte	.LASF31
 1425 00f0 19       		.byte	0x19
 1426 00f1 04       		.uleb128 0x4
 1427 00f2 F2000000 		.4byte	.LASF32
 1428 00f6 1A       		.byte	0x1a
 1429 00f7 04       		.uleb128 0x4
 1430 00f8 B1090000 		.4byte	.LASF33
 1431 00fc 1B       		.byte	0x1b
 1432 00fd 04       		.uleb128 0x4
 1433 00fe E5020000 		.4byte	.LASF34
 1434 0102 1C       		.byte	0x1c
 1435 0103 04       		.uleb128 0x4
 1436 0104 4A040000 		.4byte	.LASF35
 1437 0108 1D       		.byte	0x1d
 1438 0109 04       		.uleb128 0x4
 1439 010a 5D0A0000 		.4byte	.LASF36
 1440 010e 1E       		.byte	0x1e
 1441 010f 04       		.uleb128 0x4
 1442 0110 67030000 		.4byte	.LASF37
 1443 0114 1F       		.byte	0x1f
 1444 0115 04       		.uleb128 0x4
 1445 0116 01080000 		.4byte	.LASF38
 1446 011a F0       		.byte	0xf0
 1447 011b 00       		.byte	0
 1448 011c 05       		.uleb128 0x5
 1449 011d 02       		.byte	0x2
 1450 011e 05       		.byte	0x5
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 72


 1451 011f 12080000 		.4byte	.LASF39
 1452 0123 06       		.uleb128 0x6
 1453 0124 94090000 		.4byte	.LASF42
 1454 0128 04       		.byte	0x4
 1455 0129 F4       		.byte	0xf4
 1456 012a 25000000 		.4byte	0x25
 1457 012e 05       		.uleb128 0x5
 1458 012f 01       		.byte	0x1
 1459 0130 08       		.byte	0x8
 1460 0131 CB070000 		.4byte	.LASF40
 1461 0135 05       		.uleb128 0x5
 1462 0136 01       		.byte	0x1
 1463 0137 06       		.byte	0x6
 1464 0138 D0010000 		.4byte	.LASF41
 1465 013c 06       		.uleb128 0x6
 1466 013d 91000000 		.4byte	.LASF43
 1467 0141 05       		.byte	0x5
 1468 0142 1D       		.byte	0x1d
 1469 0143 2E010000 		.4byte	0x12e
 1470 0147 06       		.uleb128 0x6
 1471 0148 C6030000 		.4byte	.LASF44
 1472 014c 05       		.byte	0x5
 1473 014d 29       		.byte	0x29
 1474 014e 1C010000 		.4byte	0x11c
 1475 0152 06       		.uleb128 0x6
 1476 0153 89090000 		.4byte	.LASF45
 1477 0157 05       		.byte	0x5
 1478 0158 2B       		.byte	0x2b
 1479 0159 5D010000 		.4byte	0x15d
 1480 015d 05       		.uleb128 0x5
 1481 015e 02       		.byte	0x2
 1482 015f 07       		.byte	0x7
 1483 0160 180A0000 		.4byte	.LASF46
 1484 0164 06       		.uleb128 0x6
 1485 0165 D4090000 		.4byte	.LASF47
 1486 0169 05       		.byte	0x5
 1487 016a 3F       		.byte	0x3f
 1488 016b 6F010000 		.4byte	0x16f
 1489 016f 05       		.uleb128 0x5
 1490 0170 04       		.byte	0x4
 1491 0171 05       		.byte	0x5
 1492 0172 91020000 		.4byte	.LASF48
 1493 0176 06       		.uleb128 0x6
 1494 0177 97030000 		.4byte	.LASF49
 1495 017b 05       		.byte	0x5
 1496 017c 41       		.byte	0x41
 1497 017d 81010000 		.4byte	0x181
 1498 0181 05       		.uleb128 0x5
 1499 0182 04       		.byte	0x4
 1500 0183 07       		.byte	0x7
 1501 0184 6B040000 		.4byte	.LASF50
 1502 0188 05       		.uleb128 0x5
 1503 0189 08       		.byte	0x8
 1504 018a 05       		.byte	0x5
 1505 018b C2010000 		.4byte	.LASF51
 1506 018f 05       		.uleb128 0x5
 1507 0190 08       		.byte	0x8
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 73


 1508 0191 07       		.byte	0x7
 1509 0192 36010000 		.4byte	.LASF52
 1510 0196 07       		.uleb128 0x7
 1511 0197 04       		.byte	0x4
 1512 0198 05       		.byte	0x5
 1513 0199 696E7400 		.ascii	"int\000"
 1514 019d 05       		.uleb128 0x5
 1515 019e 04       		.byte	0x4
 1516 019f 07       		.byte	0x7
 1517 01a0 25040000 		.4byte	.LASF53
 1518 01a4 06       		.uleb128 0x6
 1519 01a5 EF0A0000 		.4byte	.LASF54
 1520 01a9 06       		.byte	0x6
 1521 01aa 18       		.byte	0x18
 1522 01ab 3C010000 		.4byte	0x13c
 1523 01af 06       		.uleb128 0x6
 1524 01b0 BA010000 		.4byte	.LASF55
 1525 01b4 06       		.byte	0x6
 1526 01b5 20       		.byte	0x20
 1527 01b6 47010000 		.4byte	0x147
 1528 01ba 06       		.uleb128 0x6
 1529 01bb 41040000 		.4byte	.LASF56
 1530 01bf 06       		.byte	0x6
 1531 01c0 24       		.byte	0x24
 1532 01c1 52010000 		.4byte	0x152
 1533 01c5 06       		.uleb128 0x6
 1534 01c6 24060000 		.4byte	.LASF57
 1535 01ca 06       		.byte	0x6
 1536 01cb 2C       		.byte	0x2c
 1537 01cc 64010000 		.4byte	0x164
 1538 01d0 06       		.uleb128 0x6
 1539 01d1 9C080000 		.4byte	.LASF58
 1540 01d5 06       		.byte	0x6
 1541 01d6 30       		.byte	0x30
 1542 01d7 76010000 		.4byte	0x176
 1543 01db 08       		.uleb128 0x8
 1544 01dc 2003     		.2byte	0x320
 1545 01de 02       		.byte	0x2
 1546 01df 4801     		.2byte	0x148
 1547 01e1 6D020000 		.4byte	0x26d
 1548 01e5 09       		.uleb128 0x9
 1549 01e6 1C080000 		.4byte	.LASF59
 1550 01ea 02       		.byte	0x2
 1551 01eb 4A01     		.2byte	0x14a
 1552 01ed 89020000 		.4byte	0x289
 1553 01f1 00       		.byte	0
 1554 01f2 09       		.uleb128 0x9
 1555 01f3 70070000 		.4byte	.LASF60
 1556 01f7 02       		.byte	0x2
 1557 01f8 4B01     		.2byte	0x14b
 1558 01fa 8E020000 		.4byte	0x28e
 1559 01fe 04       		.byte	0x4
 1560 01ff 09       		.uleb128 0x9
 1561 0200 EA060000 		.4byte	.LASF61
 1562 0204 02       		.byte	0x2
 1563 0205 4C01     		.2byte	0x14c
 1564 0207 9E020000 		.4byte	0x29e
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 74


 1565 020b 80       		.byte	0x80
 1566 020c 09       		.uleb128 0x9
 1567 020d 080B0000 		.4byte	.LASF62
 1568 0211 02       		.byte	0x2
 1569 0212 4D01     		.2byte	0x14d
 1570 0214 8E020000 		.4byte	0x28e
 1571 0218 84       		.byte	0x84
 1572 0219 0A       		.uleb128 0xa
 1573 021a 7B010000 		.4byte	.LASF63
 1574 021e 02       		.byte	0x2
 1575 021f 4E01     		.2byte	0x14e
 1576 0221 A3020000 		.4byte	0x2a3
 1577 0225 0001     		.2byte	0x100
 1578 0227 0A       		.uleb128 0xa
 1579 0228 0E0A0000 		.4byte	.LASF64
 1580 022c 02       		.byte	0x2
 1581 022d 4F01     		.2byte	0x14f
 1582 022f 8E020000 		.4byte	0x28e
 1583 0233 0401     		.2byte	0x104
 1584 0235 0A       		.uleb128 0xa
 1585 0236 12000000 		.4byte	.LASF65
 1586 023a 02       		.byte	0x2
 1587 023b 5001     		.2byte	0x150
 1588 023d A8020000 		.4byte	0x2a8
 1589 0241 8001     		.2byte	0x180
 1590 0243 0A       		.uleb128 0xa
 1591 0244 84070000 		.4byte	.LASF66
 1592 0248 02       		.byte	0x2
 1593 0249 5101     		.2byte	0x151
 1594 024b 8E020000 		.4byte	0x28e
 1595 024f 8401     		.2byte	0x184
 1596 0251 0A       		.uleb128 0xa
 1597 0252 6F080000 		.4byte	.LASF67
 1598 0256 02       		.byte	0x2
 1599 0257 5201     		.2byte	0x152
 1600 0259 AD020000 		.4byte	0x2ad
 1601 025d 0002     		.2byte	0x200
 1602 025f 0B       		.uleb128 0xb
 1603 0260 495000   		.ascii	"IP\000"
 1604 0263 02       		.byte	0x2
 1605 0264 5301     		.2byte	0x153
 1606 0266 CD020000 		.4byte	0x2cd
 1607 026a 0003     		.2byte	0x300
 1608 026c 00       		.byte	0
 1609 026d 0C       		.uleb128 0xc
 1610 026e 84020000 		.4byte	0x284
 1611 0272 7D020000 		.4byte	0x27d
 1612 0276 0D       		.uleb128 0xd
 1613 0277 7D020000 		.4byte	0x27d
 1614 027b 00       		.byte	0
 1615 027c 00       		.byte	0
 1616 027d 05       		.uleb128 0x5
 1617 027e 04       		.byte	0x4
 1618 027f 07       		.byte	0x7
 1619 0280 2C060000 		.4byte	.LASF68
 1620 0284 0E       		.uleb128 0xe
 1621 0285 D0010000 		.4byte	0x1d0
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 75


 1622 0289 0E       		.uleb128 0xe
 1623 028a 6D020000 		.4byte	0x26d
 1624 028e 0C       		.uleb128 0xc
 1625 028f D0010000 		.4byte	0x1d0
 1626 0293 9E020000 		.4byte	0x29e
 1627 0297 0D       		.uleb128 0xd
 1628 0298 7D020000 		.4byte	0x27d
 1629 029c 1E       		.byte	0x1e
 1630 029d 00       		.byte	0
 1631 029e 0E       		.uleb128 0xe
 1632 029f 6D020000 		.4byte	0x26d
 1633 02a3 0E       		.uleb128 0xe
 1634 02a4 6D020000 		.4byte	0x26d
 1635 02a8 0E       		.uleb128 0xe
 1636 02a9 6D020000 		.4byte	0x26d
 1637 02ad 0C       		.uleb128 0xc
 1638 02ae D0010000 		.4byte	0x1d0
 1639 02b2 BD020000 		.4byte	0x2bd
 1640 02b6 0D       		.uleb128 0xd
 1641 02b7 7D020000 		.4byte	0x27d
 1642 02bb 3F       		.byte	0x3f
 1643 02bc 00       		.byte	0
 1644 02bd 0C       		.uleb128 0xc
 1645 02be 84020000 		.4byte	0x284
 1646 02c2 CD020000 		.4byte	0x2cd
 1647 02c6 0D       		.uleb128 0xd
 1648 02c7 7D020000 		.4byte	0x27d
 1649 02cb 07       		.byte	0x7
 1650 02cc 00       		.byte	0
 1651 02cd 0E       		.uleb128 0xe
 1652 02ce BD020000 		.4byte	0x2bd
 1653 02d2 0F       		.uleb128 0xf
 1654 02d3 21080000 		.4byte	.LASF69
 1655 02d7 02       		.byte	0x2
 1656 02d8 5401     		.2byte	0x154
 1657 02da DB010000 		.4byte	0x1db
 1658 02de 0E       		.uleb128 0xe
 1659 02df A4010000 		.4byte	0x1a4
 1660 02e3 05       		.uleb128 0x5
 1661 02e4 08       		.byte	0x8
 1662 02e5 04       		.byte	0x4
 1663 02e6 56090000 		.4byte	.LASF70
 1664 02ea 10       		.uleb128 0x10
 1665 02eb B8       		.byte	0xb8
 1666 02ec 07       		.byte	0x7
 1667 02ed 34       		.byte	0x34
 1668 02ee FB060000 		.4byte	0x6fb
 1669 02f2 11       		.uleb128 0x11
 1670 02f3 E8000000 		.4byte	.LASF71
 1671 02f7 07       		.byte	0x7
 1672 02f8 37       		.byte	0x37
 1673 02f9 D0010000 		.4byte	0x1d0
 1674 02fd 00       		.byte	0
 1675 02fe 11       		.uleb128 0x11
 1676 02ff 07020000 		.4byte	.LASF72
 1677 0303 07       		.byte	0x7
 1678 0304 38       		.byte	0x38
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 76


 1679 0305 D0010000 		.4byte	0x1d0
 1680 0309 04       		.byte	0x4
 1681 030a 11       		.uleb128 0x11
 1682 030b F4020000 		.4byte	.LASF73
 1683 030f 07       		.byte	0x7
 1684 0310 39       		.byte	0x39
 1685 0311 D0010000 		.4byte	0x1d0
 1686 0315 08       		.byte	0x8
 1687 0316 11       		.uleb128 0x11
 1688 0317 B6070000 		.4byte	.LASF74
 1689 031b 07       		.byte	0x7
 1690 031c 3A       		.byte	0x3a
 1691 031d D0010000 		.4byte	0x1d0
 1692 0321 0C       		.byte	0xc
 1693 0322 11       		.uleb128 0x11
 1694 0323 12020000 		.4byte	.LASF75
 1695 0327 07       		.byte	0x7
 1696 0328 3B       		.byte	0x3b
 1697 0329 D0010000 		.4byte	0x1d0
 1698 032d 10       		.byte	0x10
 1699 032e 11       		.uleb128 0x11
 1700 032f 49020000 		.4byte	.LASF76
 1701 0333 07       		.byte	0x7
 1702 0334 3C       		.byte	0x3c
 1703 0335 D0010000 		.4byte	0x1d0
 1704 0339 14       		.byte	0x14
 1705 033a 11       		.uleb128 0x11
 1706 033b 97040000 		.4byte	.LASF77
 1707 033f 07       		.byte	0x7
 1708 0340 3D       		.byte	0x3d
 1709 0341 D0010000 		.4byte	0x1d0
 1710 0345 18       		.byte	0x18
 1711 0346 11       		.uleb128 0x11
 1712 0347 6F000000 		.4byte	.LASF78
 1713 034b 07       		.byte	0x7
 1714 034c 3E       		.byte	0x3e
 1715 034d D0010000 		.4byte	0x1d0
 1716 0351 1C       		.byte	0x1c
 1717 0352 11       		.uleb128 0x11
 1718 0353 EC0B0000 		.4byte	.LASF79
 1719 0357 07       		.byte	0x7
 1720 0358 3F       		.byte	0x3f
 1721 0359 D0010000 		.4byte	0x1d0
 1722 035d 20       		.byte	0x20
 1723 035e 11       		.uleb128 0x11
 1724 035f 0E070000 		.4byte	.LASF80
 1725 0363 07       		.byte	0x7
 1726 0364 40       		.byte	0x40
 1727 0365 D0010000 		.4byte	0x1d0
 1728 0369 24       		.byte	0x24
 1729 036a 11       		.uleb128 0x11
 1730 036b 99050000 		.4byte	.LASF81
 1731 036f 07       		.byte	0x7
 1732 0370 43       		.byte	0x43
 1733 0371 A4010000 		.4byte	0x1a4
 1734 0375 28       		.byte	0x28
 1735 0376 11       		.uleb128 0x11
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 77


 1736 0377 55000000 		.4byte	.LASF82
 1737 037b 07       		.byte	0x7
 1738 037c 44       		.byte	0x44
 1739 037d A4010000 		.4byte	0x1a4
 1740 0381 29       		.byte	0x29
 1741 0382 11       		.uleb128 0x11
 1742 0383 E20B0000 		.4byte	.LASF83
 1743 0387 07       		.byte	0x7
 1744 0388 45       		.byte	0x45
 1745 0389 A4010000 		.4byte	0x1a4
 1746 038d 2A       		.byte	0x2a
 1747 038e 11       		.uleb128 0x11
 1748 038f 00070000 		.4byte	.LASF84
 1749 0393 07       		.byte	0x7
 1750 0394 46       		.byte	0x46
 1751 0395 A4010000 		.4byte	0x1a4
 1752 0399 2B       		.byte	0x2b
 1753 039a 11       		.uleb128 0x11
 1754 039b 02050000 		.4byte	.LASF85
 1755 039f 07       		.byte	0x7
 1756 03a0 47       		.byte	0x47
 1757 03a1 A4010000 		.4byte	0x1a4
 1758 03a5 2C       		.byte	0x2c
 1759 03a6 11       		.uleb128 0x11
 1760 03a7 DE090000 		.4byte	.LASF86
 1761 03ab 07       		.byte	0x7
 1762 03ac 48       		.byte	0x48
 1763 03ad A4010000 		.4byte	0x1a4
 1764 03b1 2D       		.byte	0x2d
 1765 03b2 11       		.uleb128 0x11
 1766 03b3 1B020000 		.4byte	.LASF87
 1767 03b7 07       		.byte	0x7
 1768 03b8 49       		.byte	0x49
 1769 03b9 A4010000 		.4byte	0x1a4
 1770 03bd 2E       		.byte	0x2e
 1771 03be 11       		.uleb128 0x11
 1772 03bf BA050000 		.4byte	.LASF88
 1773 03c3 07       		.byte	0x7
 1774 03c4 4A       		.byte	0x4a
 1775 03c5 A4010000 		.4byte	0x1a4
 1776 03c9 2F       		.byte	0x2f
 1777 03ca 11       		.uleb128 0x11
 1778 03cb BC060000 		.4byte	.LASF89
 1779 03cf 07       		.byte	0x7
 1780 03d0 4B       		.byte	0x4b
 1781 03d1 A4010000 		.4byte	0x1a4
 1782 03d5 30       		.byte	0x30
 1783 03d6 11       		.uleb128 0x11
 1784 03d7 8C040000 		.4byte	.LASF90
 1785 03db 07       		.byte	0x7
 1786 03dc 4E       		.byte	0x4e
 1787 03dd A4010000 		.4byte	0x1a4
 1788 03e1 31       		.byte	0x31
 1789 03e2 11       		.uleb128 0x11
 1790 03e3 83000000 		.4byte	.LASF91
 1791 03e7 07       		.byte	0x7
 1792 03e8 4F       		.byte	0x4f
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 78


 1793 03e9 A4010000 		.4byte	0x1a4
 1794 03ed 32       		.byte	0x32
 1795 03ee 11       		.uleb128 0x11
 1796 03ef 19040000 		.4byte	.LASF92
 1797 03f3 07       		.byte	0x7
 1798 03f4 50       		.byte	0x50
 1799 03f5 A4010000 		.4byte	0x1a4
 1800 03f9 33       		.byte	0x33
 1801 03fa 11       		.uleb128 0x11
 1802 03fb 68060000 		.4byte	.LASF93
 1803 03ff 07       		.byte	0x7
 1804 0400 51       		.byte	0x51
 1805 0401 A4010000 		.4byte	0x1a4
 1806 0405 34       		.byte	0x34
 1807 0406 11       		.uleb128 0x11
 1808 0407 500A0000 		.4byte	.LASF94
 1809 040b 07       		.byte	0x7
 1810 040c 52       		.byte	0x52
 1811 040d AF010000 		.4byte	0x1af
 1812 0411 36       		.byte	0x36
 1813 0412 11       		.uleb128 0x11
 1814 0413 14030000 		.4byte	.LASF95
 1815 0417 07       		.byte	0x7
 1816 0418 53       		.byte	0x53
 1817 0419 AF010000 		.4byte	0x1af
 1818 041d 38       		.byte	0x38
 1819 041e 11       		.uleb128 0x11
 1820 041f CA0A0000 		.4byte	.LASF96
 1821 0423 07       		.byte	0x7
 1822 0424 54       		.byte	0x54
 1823 0425 AF010000 		.4byte	0x1af
 1824 0429 3A       		.byte	0x3a
 1825 042a 11       		.uleb128 0x11
 1826 042b D30B0000 		.4byte	.LASF97
 1827 042f 07       		.byte	0x7
 1828 0430 55       		.byte	0x55
 1829 0431 A4010000 		.4byte	0x1a4
 1830 0435 3C       		.byte	0x3c
 1831 0436 11       		.uleb128 0x11
 1832 0437 3B030000 		.4byte	.LASF98
 1833 043b 07       		.byte	0x7
 1834 043c 56       		.byte	0x56
 1835 043d A4010000 		.4byte	0x1a4
 1836 0441 3D       		.byte	0x3d
 1837 0442 11       		.uleb128 0x11
 1838 0443 61080000 		.4byte	.LASF99
 1839 0447 07       		.byte	0x7
 1840 0448 57       		.byte	0x57
 1841 0449 A4010000 		.4byte	0x1a4
 1842 044d 3E       		.byte	0x3e
 1843 044e 11       		.uleb128 0x11
 1844 044f 63000000 		.4byte	.LASF100
 1845 0453 07       		.byte	0x7
 1846 0454 58       		.byte	0x58
 1847 0455 A4010000 		.4byte	0x1a4
 1848 0459 3F       		.byte	0x3f
 1849 045a 11       		.uleb128 0x11
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 79


 1850 045b 19070000 		.4byte	.LASF101
 1851 045f 07       		.byte	0x7
 1852 0460 59       		.byte	0x59
 1853 0461 A4010000 		.4byte	0x1a4
 1854 0465 40       		.byte	0x40
 1855 0466 11       		.uleb128 0x11
 1856 0467 A2030000 		.4byte	.LASF102
 1857 046b 07       		.byte	0x7
 1858 046c 5A       		.byte	0x5a
 1859 046d A4010000 		.4byte	0x1a4
 1860 0471 41       		.byte	0x41
 1861 0472 11       		.uleb128 0x11
 1862 0473 A0040000 		.4byte	.LASF103
 1863 0477 07       		.byte	0x7
 1864 0478 5B       		.byte	0x5b
 1865 0479 A4010000 		.4byte	0x1a4
 1866 047d 42       		.byte	0x42
 1867 047e 11       		.uleb128 0x11
 1868 047f DF060000 		.4byte	.LASF104
 1869 0483 07       		.byte	0x7
 1870 0484 5C       		.byte	0x5c
 1871 0485 A4010000 		.4byte	0x1a4
 1872 0489 43       		.byte	0x43
 1873 048a 11       		.uleb128 0x11
 1874 048b 03030000 		.4byte	.LASF105
 1875 048f 07       		.byte	0x7
 1876 0490 5D       		.byte	0x5d
 1877 0491 A4010000 		.4byte	0x1a4
 1878 0495 44       		.byte	0x44
 1879 0496 11       		.uleb128 0x11
 1880 0497 00000000 		.4byte	.LASF106
 1881 049b 07       		.byte	0x7
 1882 049c 5E       		.byte	0x5e
 1883 049d D0010000 		.4byte	0x1d0
 1884 04a1 48       		.byte	0x48
 1885 04a2 11       		.uleb128 0x11
 1886 04a3 D7020000 		.4byte	.LASF107
 1887 04a7 07       		.byte	0x7
 1888 04a8 5F       		.byte	0x5f
 1889 04a9 D0010000 		.4byte	0x1d0
 1890 04ad 4C       		.byte	0x4c
 1891 04ae 11       		.uleb128 0x11
 1892 04af 2A0C0000 		.4byte	.LASF108
 1893 04b3 07       		.byte	0x7
 1894 04b4 60       		.byte	0x60
 1895 04b5 A4010000 		.4byte	0x1a4
 1896 04b9 50       		.byte	0x50
 1897 04ba 11       		.uleb128 0x11
 1898 04bb 8F010000 		.4byte	.LASF109
 1899 04bf 07       		.byte	0x7
 1900 04c0 61       		.byte	0x61
 1901 04c1 A4010000 		.4byte	0x1a4
 1902 04c5 51       		.byte	0x51
 1903 04c6 11       		.uleb128 0x11
 1904 04c7 DF0A0000 		.4byte	.LASF110
 1905 04cb 07       		.byte	0x7
 1906 04cc 62       		.byte	0x62
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 80


 1907 04cd A4010000 		.4byte	0x1a4
 1908 04d1 52       		.byte	0x52
 1909 04d2 11       		.uleb128 0x11
 1910 04d3 180C0000 		.4byte	.LASF111
 1911 04d7 07       		.byte	0x7
 1912 04d8 63       		.byte	0x63
 1913 04d9 A4010000 		.4byte	0x1a4
 1914 04dd 53       		.byte	0x53
 1915 04de 11       		.uleb128 0x11
 1916 04df 79080000 		.4byte	.LASF112
 1917 04e3 07       		.byte	0x7
 1918 04e4 64       		.byte	0x64
 1919 04e5 A4010000 		.4byte	0x1a4
 1920 04e9 54       		.byte	0x54
 1921 04ea 11       		.uleb128 0x11
 1922 04eb 8C0A0000 		.4byte	.LASF113
 1923 04ef 07       		.byte	0x7
 1924 04f0 65       		.byte	0x65
 1925 04f1 A4010000 		.4byte	0x1a4
 1926 04f5 55       		.byte	0x55
 1927 04f6 11       		.uleb128 0x11
 1928 04f7 FA090000 		.4byte	.LASF114
 1929 04fb 07       		.byte	0x7
 1930 04fc 66       		.byte	0x66
 1931 04fd A4010000 		.4byte	0x1a4
 1932 0501 56       		.byte	0x56
 1933 0502 11       		.uleb128 0x11
 1934 0503 B6040000 		.4byte	.LASF115
 1935 0507 07       		.byte	0x7
 1936 0508 67       		.byte	0x67
 1937 0509 A4010000 		.4byte	0x1a4
 1938 050d 57       		.byte	0x57
 1939 050e 11       		.uleb128 0x11
 1940 050f 1F000000 		.4byte	.LASF116
 1941 0513 07       		.byte	0x7
 1942 0514 68       		.byte	0x68
 1943 0515 A4010000 		.4byte	0x1a4
 1944 0519 58       		.byte	0x58
 1945 051a 11       		.uleb128 0x11
 1946 051b D9070000 		.4byte	.LASF117
 1947 051f 07       		.byte	0x7
 1948 0520 69       		.byte	0x69
 1949 0521 A4010000 		.4byte	0x1a4
 1950 0525 59       		.byte	0x59
 1951 0526 11       		.uleb128 0x11
 1952 0527 43060000 		.4byte	.LASF118
 1953 052b 07       		.byte	0x7
 1954 052c 6E       		.byte	0x6e
 1955 052d BA010000 		.4byte	0x1ba
 1956 0531 5A       		.byte	0x5a
 1957 0532 11       		.uleb128 0x11
 1958 0533 2B0A0000 		.4byte	.LASF119
 1959 0537 07       		.byte	0x7
 1960 0538 6F       		.byte	0x6f
 1961 0539 BA010000 		.4byte	0x1ba
 1962 053d 5C       		.byte	0x5c
 1963 053e 11       		.uleb128 0x11
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 81


 1964 053f 01010000 		.4byte	.LASF120
 1965 0543 07       		.byte	0x7
 1966 0544 70       		.byte	0x70
 1967 0545 A4010000 		.4byte	0x1a4
 1968 0549 5E       		.byte	0x5e
 1969 054a 11       		.uleb128 0x11
 1970 054b 5C0B0000 		.4byte	.LASF121
 1971 054f 07       		.byte	0x7
 1972 0550 71       		.byte	0x71
 1973 0551 A4010000 		.4byte	0x1a4
 1974 0555 5F       		.byte	0x5f
 1975 0556 11       		.uleb128 0x11
 1976 0557 C8060000 		.4byte	.LASF122
 1977 055b 07       		.byte	0x7
 1978 055c 72       		.byte	0x72
 1979 055d A4010000 		.4byte	0x1a4
 1980 0561 60       		.byte	0x60
 1981 0562 11       		.uleb128 0x11
 1982 0563 50070000 		.4byte	.LASF123
 1983 0567 07       		.byte	0x7
 1984 0568 73       		.byte	0x73
 1985 0569 D0010000 		.4byte	0x1d0
 1986 056d 64       		.byte	0x64
 1987 056e 11       		.uleb128 0x11
 1988 056f 55010000 		.4byte	.LASF124
 1989 0573 07       		.byte	0x7
 1990 0574 76       		.byte	0x76
 1991 0575 BA010000 		.4byte	0x1ba
 1992 0579 68       		.byte	0x68
 1993 057a 11       		.uleb128 0x11
 1994 057b 59040000 		.4byte	.LASF125
 1995 057f 07       		.byte	0x7
 1996 0580 77       		.byte	0x77
 1997 0581 BA010000 		.4byte	0x1ba
 1998 0585 6A       		.byte	0x6a
 1999 0586 11       		.uleb128 0x11
 2000 0587 D8040000 		.4byte	.LASF126
 2001 058b 07       		.byte	0x7
 2002 058c 78       		.byte	0x78
 2003 058d BA010000 		.4byte	0x1ba
 2004 0591 6C       		.byte	0x6c
 2005 0592 11       		.uleb128 0x11
 2006 0593 F5040000 		.4byte	.LASF127
 2007 0597 07       		.byte	0x7
 2008 0598 79       		.byte	0x79
 2009 0599 BA010000 		.4byte	0x1ba
 2010 059d 6E       		.byte	0x6e
 2011 059e 11       		.uleb128 0x11
 2012 059f 2B080000 		.4byte	.LASF128
 2013 05a3 07       		.byte	0x7
 2014 05a4 7B       		.byte	0x7b
 2015 05a5 A4010000 		.4byte	0x1a4
 2016 05a9 70       		.byte	0x70
 2017 05aa 11       		.uleb128 0x11
 2018 05ab DC010000 		.4byte	.LASF129
 2019 05af 07       		.byte	0x7
 2020 05b0 7C       		.byte	0x7c
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 82


 2021 05b1 A4010000 		.4byte	0x1a4
 2022 05b5 71       		.byte	0x71
 2023 05b6 11       		.uleb128 0x11
 2024 05b7 020C0000 		.4byte	.LASF130
 2025 05bb 07       		.byte	0x7
 2026 05bc 7D       		.byte	0x7d
 2027 05bd A4010000 		.4byte	0x1a4
 2028 05c1 72       		.byte	0x72
 2029 05c2 11       		.uleb128 0x11
 2030 05c3 79060000 		.4byte	.LASF131
 2031 05c7 07       		.byte	0x7
 2032 05c8 7E       		.byte	0x7e
 2033 05c9 A4010000 		.4byte	0x1a4
 2034 05cd 73       		.byte	0x73
 2035 05ce 11       		.uleb128 0x11
 2036 05cf 46030000 		.4byte	.LASF132
 2037 05d3 07       		.byte	0x7
 2038 05d4 80       		.byte	0x80
 2039 05d5 BA010000 		.4byte	0x1ba
 2040 05d9 74       		.byte	0x74
 2041 05da 11       		.uleb128 0x11
 2042 05db 9E090000 		.4byte	.LASF133
 2043 05df 07       		.byte	0x7
 2044 05e0 81       		.byte	0x81
 2045 05e1 BA010000 		.4byte	0x1ba
 2046 05e5 76       		.byte	0x76
 2047 05e6 11       		.uleb128 0x11
 2048 05e7 26030000 		.4byte	.LASF134
 2049 05eb 07       		.byte	0x7
 2050 05ec 82       		.byte	0x82
 2051 05ed BA010000 		.4byte	0x1ba
 2052 05f1 78       		.byte	0x78
 2053 05f2 11       		.uleb128 0x11
 2054 05f3 9B000000 		.4byte	.LASF135
 2055 05f7 07       		.byte	0x7
 2056 05f8 83       		.byte	0x83
 2057 05f9 BA010000 		.4byte	0x1ba
 2058 05fd 7A       		.byte	0x7a
 2059 05fe 11       		.uleb128 0x11
 2060 05ff 370B0000 		.4byte	.LASF136
 2061 0603 07       		.byte	0x7
 2062 0604 86       		.byte	0x86
 2063 0605 A4010000 		.4byte	0x1a4
 2064 0609 7C       		.byte	0x7c
 2065 060a 11       		.uleb128 0x11
 2066 060b 6C0A0000 		.4byte	.LASF137
 2067 060f 07       		.byte	0x7
 2068 0610 87       		.byte	0x87
 2069 0611 A4010000 		.4byte	0x1a4
 2070 0615 7D       		.byte	0x7d
 2071 0616 11       		.uleb128 0x11
 2072 0617 33000000 		.4byte	.LASF138
 2073 061b 07       		.byte	0x7
 2074 061c 88       		.byte	0x88
 2075 061d A4010000 		.4byte	0x1a4
 2076 0621 7E       		.byte	0x7e
 2077 0622 11       		.uleb128 0x11
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 83


 2078 0623 A1010000 		.4byte	.LASF139
 2079 0627 07       		.byte	0x7
 2080 0628 89       		.byte	0x89
 2081 0629 A4010000 		.4byte	0x1a4
 2082 062d 7F       		.byte	0x7f
 2083 062e 11       		.uleb128 0x11
 2084 062f 05040000 		.4byte	.LASF140
 2085 0633 07       		.byte	0x7
 2086 0634 8A       		.byte	0x8a
 2087 0635 A4010000 		.4byte	0x1a4
 2088 0639 80       		.byte	0x80
 2089 063a 11       		.uleb128 0x11
 2090 063b 82050000 		.4byte	.LASF141
 2091 063f 07       		.byte	0x7
 2092 0640 8D       		.byte	0x8d
 2093 0641 D0010000 		.4byte	0x1d0
 2094 0645 84       		.byte	0x84
 2095 0646 11       		.uleb128 0x11
 2096 0647 BF000000 		.4byte	.LASF142
 2097 064b 07       		.byte	0x7
 2098 064c 8E       		.byte	0x8e
 2099 064d D0010000 		.4byte	0x1d0
 2100 0651 88       		.byte	0x88
 2101 0652 11       		.uleb128 0x11
 2102 0653 220B0000 		.4byte	.LASF143
 2103 0657 07       		.byte	0x7
 2104 0658 8F       		.byte	0x8f
 2105 0659 D0010000 		.4byte	0x1d0
 2106 065d 8C       		.byte	0x8c
 2107 065e 11       		.uleb128 0x11
 2108 065f C6050000 		.4byte	.LASF144
 2109 0663 07       		.byte	0x7
 2110 0664 90       		.byte	0x90
 2111 0665 D0010000 		.4byte	0x1d0
 2112 0669 90       		.byte	0x90
 2113 066a 11       		.uleb128 0x11
 2114 066b F0030000 		.4byte	.LASF145
 2115 066f 07       		.byte	0x7
 2116 0670 91       		.byte	0x91
 2117 0671 D0010000 		.4byte	0x1d0
 2118 0675 94       		.byte	0x94
 2119 0676 11       		.uleb128 0x11
 2120 0677 6C050000 		.4byte	.LASF146
 2121 067b 07       		.byte	0x7
 2122 067c 92       		.byte	0x92
 2123 067d D0010000 		.4byte	0x1d0
 2124 0681 98       		.byte	0x98
 2125 0682 11       		.uleb128 0x11
 2126 0683 BD0B0000 		.4byte	.LASF147
 2127 0687 07       		.byte	0x7
 2128 0688 93       		.byte	0x93
 2129 0689 D0010000 		.4byte	0x1d0
 2130 068d 9C       		.byte	0x9c
 2131 068e 11       		.uleb128 0x11
 2132 068f 65010000 		.4byte	.LASF148
 2133 0693 07       		.byte	0x7
 2134 0694 94       		.byte	0x94
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 84


 2135 0695 D0010000 		.4byte	0x1d0
 2136 0699 A0       		.byte	0xa0
 2137 069a 11       		.uleb128 0x11
 2138 069b 26020000 		.4byte	.LASF149
 2139 069f 07       		.byte	0x7
 2140 06a0 95       		.byte	0x95
 2141 06a1 BA010000 		.4byte	0x1ba
 2142 06a5 A4       		.byte	0xa4
 2143 06a6 11       		.uleb128 0x11
 2144 06a7 4A050000 		.4byte	.LASF150
 2145 06ab 07       		.byte	0x7
 2146 06ac 96       		.byte	0x96
 2147 06ad BA010000 		.4byte	0x1ba
 2148 06b1 A6       		.byte	0xa6
 2149 06b2 11       		.uleb128 0x11
 2150 06b3 8E070000 		.4byte	.LASF151
 2151 06b7 07       		.byte	0x7
 2152 06b8 97       		.byte	0x97
 2153 06b9 BA010000 		.4byte	0x1ba
 2154 06bd A8       		.byte	0xa8
 2155 06be 11       		.uleb128 0x11
 2156 06bf 7B090000 		.4byte	.LASF152
 2157 06c3 07       		.byte	0x7
 2158 06c4 98       		.byte	0x98
 2159 06c5 BA010000 		.4byte	0x1ba
 2160 06c9 AA       		.byte	0xaa
 2161 06ca 11       		.uleb128 0x11
 2162 06cb E7040000 		.4byte	.LASF153
 2163 06cf 07       		.byte	0x7
 2164 06d0 99       		.byte	0x99
 2165 06d1 BA010000 		.4byte	0x1ba
 2166 06d5 AC       		.byte	0xac
 2167 06d6 11       		.uleb128 0x11
 2168 06d7 9F060000 		.4byte	.LASF154
 2169 06db 07       		.byte	0x7
 2170 06dc 9A       		.byte	0x9a
 2171 06dd BA010000 		.4byte	0x1ba
 2172 06e1 AE       		.byte	0xae
 2173 06e2 11       		.uleb128 0x11
 2174 06e3 340A0000 		.4byte	.LASF155
 2175 06e7 07       		.byte	0x7
 2176 06e8 9D       		.byte	0x9d
 2177 06e9 BA010000 		.4byte	0x1ba
 2178 06ed B0       		.byte	0xb0
 2179 06ee 11       		.uleb128 0x11
 2180 06ef ED070000 		.4byte	.LASF156
 2181 06f3 07       		.byte	0x7
 2182 06f4 9E       		.byte	0x9e
 2183 06f5 D0010000 		.4byte	0x1d0
 2184 06f9 B4       		.byte	0xb4
 2185 06fa 00       		.byte	0
 2186 06fb 06       		.uleb128 0x6
 2187 06fc 0E050000 		.4byte	.LASF157
 2188 0700 07       		.byte	0x7
 2189 0701 9F       		.byte	0x9f
 2190 0702 EA020000 		.4byte	0x2ea
 2191 0706 05       		.uleb128 0x5
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 85


 2192 0707 01       		.byte	0x1
 2193 0708 08       		.byte	0x8
 2194 0709 62090000 		.4byte	.LASF158
 2195 070d 05       		.uleb128 0x5
 2196 070e 04       		.byte	0x4
 2197 070f 04       		.byte	0x4
 2198 0710 4A070000 		.4byte	.LASF159
 2199 0714 05       		.uleb128 0x5
 2200 0715 08       		.byte	0x8
 2201 0716 04       		.byte	0x4
 2202 0717 1F030000 		.4byte	.LASF160
 2203 071b 0F       		.uleb128 0xf
 2204 071c FD020000 		.4byte	.LASF161
 2205 0720 08       		.byte	0x8
 2206 0721 EA03     		.2byte	0x3ea
 2207 0723 A4010000 		.4byte	0x1a4
 2208 0727 0F       		.uleb128 0xf
 2209 0728 B1070000 		.4byte	.LASF162
 2210 072c 08       		.byte	0x8
 2211 072d F603     		.2byte	0x3f6
 2212 072f DE020000 		.4byte	0x2de
 2213 0733 12       		.uleb128 0x12
 2214 0734 D9060000 		.4byte	.LASF163
 2215 0738 03       		.byte	0x3
 2216 0739 6503     		.2byte	0x365
 2217 073b 03       		.byte	0x3
 2218 073c 12       		.uleb128 0x12
 2219 073d 2D050000 		.4byte	.LASF164
 2220 0741 03       		.byte	0x3
 2221 0742 7003     		.2byte	0x370
 2222 0744 03       		.byte	0x3
 2223 0745 13       		.uleb128 0x13
 2224 0746 33050000 		.4byte	.LASF165
 2225 074a 02       		.byte	0x2
 2226 074b 3603     		.2byte	0x336
 2227 074d 03       		.byte	0x3
 2228 074e 5F070000 		.4byte	0x75f
 2229 0752 14       		.uleb128 0x14
 2230 0753 B5050000 		.4byte	.LASF167
 2231 0757 02       		.byte	0x2
 2232 0758 3603     		.2byte	0x336
 2233 075a 23010000 		.4byte	0x123
 2234 075e 00       		.byte	0
 2235 075f 13       		.uleb128 0x13
 2236 0760 EF060000 		.4byte	.LASF166
 2237 0764 02       		.byte	0x2
 2238 0765 DD02     		.2byte	0x2dd
 2239 0767 03       		.byte	0x3
 2240 0768 79070000 		.4byte	0x779
 2241 076c 14       		.uleb128 0x14
 2242 076d B5050000 		.4byte	.LASF167
 2243 0771 02       		.byte	0x2
 2244 0772 DD02     		.2byte	0x2dd
 2245 0774 23010000 		.4byte	0x123
 2246 0778 00       		.byte	0
 2247 0779 13       		.uleb128 0x13
 2248 077a 85030000 		.4byte	.LASF168
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 86


 2249 077e 02       		.byte	0x2
 2250 077f 0103     		.2byte	0x301
 2251 0781 03       		.byte	0x3
 2252 0782 93070000 		.4byte	0x793
 2253 0786 14       		.uleb128 0x14
 2254 0787 B5050000 		.4byte	.LASF167
 2255 078b 02       		.byte	0x2
 2256 078c 0103     		.2byte	0x301
 2257 078e 23010000 		.4byte	0x123
 2258 0792 00       		.byte	0
 2259 0793 15       		.uleb128 0x15
 2260 0794 89080000 		.4byte	.LASF172
 2261 0798 01       		.byte	0x1
 2262 0799 50       		.byte	0x50
 2263 079a 1B070000 		.4byte	0x71b
 2264 079e 00000000 		.4byte	.LFB47
 2265 07a2 DC000000 		.4byte	.LFE47-.LFB47
 2266 07a6 01       		.uleb128 0x1
 2267 07a7 9C       		.byte	0x9c
 2268 07a8 2E080000 		.4byte	0x82e
 2269 07ac 16       		.uleb128 0x16
 2270 07ad BE070000 		.4byte	.LASF169
 2271 07b1 01       		.byte	0x1
 2272 07b2 50       		.byte	0x50
 2273 07b3 1B070000 		.4byte	0x71b
 2274 07b7 00000000 		.4byte	.LLST0
 2275 07bb 16       		.uleb128 0x16
 2276 07bc AA0A0000 		.4byte	.LASF170
 2277 07c0 01       		.byte	0x1
 2278 07c1 50       		.byte	0x50
 2279 07c2 2E080000 		.4byte	0x82e
 2280 07c6 3A000000 		.4byte	.LLST1
 2281 07ca 17       		.uleb128 0x17
 2282 07cb 636E7400 		.ascii	"cnt\000"
 2283 07cf 01       		.byte	0x1
 2284 07d0 50       		.byte	0x50
 2285 07d1 1B070000 		.4byte	0x71b
 2286 07d5 83000000 		.4byte	.LLST2
 2287 07d9 16       		.uleb128 0x16
 2288 07da 76090000 		.4byte	.LASF171
 2289 07de 01       		.byte	0x1
 2290 07df 50       		.byte	0x50
 2291 07e0 1B070000 		.4byte	0x71b
 2292 07e4 CC000000 		.4byte	.LLST3
 2293 07e8 18       		.uleb128 0x18
 2294 07e9 AC040000 		.4byte	.LASF175
 2295 07ed 01       		.byte	0x1
 2296 07ee 53       		.byte	0x53
 2297 07ef 1B070000 		.4byte	0x71b
 2298 07f3 06010000 		.4byte	.LLST4
 2299 07f7 19       		.uleb128 0x19
 2300 07f8 45070000 		.4byte	0x745
 2301 07fc 24000000 		.4byte	.LBB52
 2302 0800 0C000000 		.4byte	.LBE52-.LBB52
 2303 0804 01       		.byte	0x1
 2304 0805 6B       		.byte	0x6b
 2305 0806 14080000 		.4byte	0x814
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 87


 2306 080a 1A       		.uleb128 0x1a
 2307 080b 52070000 		.4byte	0x752
 2308 080f 54010000 		.4byte	.LLST5
 2309 0813 00       		.byte	0
 2310 0814 1B       		.uleb128 0x1b
 2311 0815 5F070000 		.4byte	0x75f
 2312 0819 9C000000 		.4byte	.LBB54
 2313 081d 0A000000 		.4byte	.LBE54-.LBB54
 2314 0821 01       		.byte	0x1
 2315 0822 90       		.byte	0x90
 2316 0823 1A       		.uleb128 0x1a
 2317 0824 6C070000 		.4byte	0x76c
 2318 0828 69010000 		.4byte	.LLST6
 2319 082c 00       		.byte	0
 2320 082d 00       		.byte	0
 2321 082e 1C       		.uleb128 0x1c
 2322 082f 04       		.byte	0x4
 2323 0830 1B070000 		.4byte	0x71b
 2324 0834 15       		.uleb128 0x15
 2325 0835 DE030000 		.4byte	.LASF173
 2326 0839 01       		.byte	0x1
 2327 083a C4       		.byte	0xc4
 2328 083b 1B070000 		.4byte	0x71b
 2329 083f 00000000 		.4byte	.LFB48
 2330 0843 E0000000 		.4byte	.LFE48-.LFB48
 2331 0847 01       		.uleb128 0x1
 2332 0848 9C       		.byte	0x9c
 2333 0849 D0080000 		.4byte	0x8d0
 2334 084d 16       		.uleb128 0x16
 2335 084e BE070000 		.4byte	.LASF169
 2336 0852 01       		.byte	0x1
 2337 0853 C4       		.byte	0xc4
 2338 0854 1B070000 		.4byte	0x71b
 2339 0858 7E010000 		.4byte	.LLST7
 2340 085c 16       		.uleb128 0x16
 2341 085d 00020000 		.4byte	.LASF174
 2342 0861 01       		.byte	0x1
 2343 0862 C4       		.byte	0xc4
 2344 0863 2E080000 		.4byte	0x82e
 2345 0867 B8010000 		.4byte	.LLST8
 2346 086b 17       		.uleb128 0x17
 2347 086c 636E7400 		.ascii	"cnt\000"
 2348 0870 01       		.byte	0x1
 2349 0871 C4       		.byte	0xc4
 2350 0872 1B070000 		.4byte	0x71b
 2351 0876 01020000 		.4byte	.LLST9
 2352 087a 16       		.uleb128 0x16
 2353 087b 76090000 		.4byte	.LASF171
 2354 087f 01       		.byte	0x1
 2355 0880 C4       		.byte	0xc4
 2356 0881 1B070000 		.4byte	0x71b
 2357 0885 4A020000 		.4byte	.LLST10
 2358 0889 18       		.uleb128 0x18
 2359 088a AC040000 		.4byte	.LASF175
 2360 088e 01       		.byte	0x1
 2361 088f C7       		.byte	0xc7
 2362 0890 1B070000 		.4byte	0x71b
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 88


 2363 0894 84020000 		.4byte	.LLST11
 2364 0898 19       		.uleb128 0x19
 2365 0899 45070000 		.4byte	0x745
 2366 089d 24000000 		.4byte	.LBB56
 2367 08a1 0C000000 		.4byte	.LBE56-.LBB56
 2368 08a5 01       		.byte	0x1
 2369 08a6 DF       		.byte	0xdf
 2370 08a7 B5080000 		.4byte	0x8b5
 2371 08ab 1A       		.uleb128 0x1a
 2372 08ac 52070000 		.4byte	0x752
 2373 08b0 D2020000 		.4byte	.LLST12
 2374 08b4 00       		.byte	0
 2375 08b5 1D       		.uleb128 0x1d
 2376 08b6 5F070000 		.4byte	0x75f
 2377 08ba A2000000 		.4byte	.LBB58
 2378 08be 0A000000 		.4byte	.LBE58-.LBB58
 2379 08c2 01       		.byte	0x1
 2380 08c3 0501     		.2byte	0x105
 2381 08c5 1A       		.uleb128 0x1a
 2382 08c6 6C070000 		.4byte	0x76c
 2383 08ca E7020000 		.4byte	.LLST13
 2384 08ce 00       		.byte	0
 2385 08cf 00       		.byte	0
 2386 08d0 1E       		.uleb128 0x1e
 2387 08d1 3F080000 		.4byte	.LASF176
 2388 08d5 01       		.byte	0x1
 2389 08d6 2701     		.2byte	0x127
 2390 08d8 1B070000 		.4byte	0x71b
 2391 08dc 00000000 		.4byte	.LFB49
 2392 08e0 A4000000 		.4byte	.LFE49-.LFB49
 2393 08e4 01       		.uleb128 0x1
 2394 08e5 9C       		.byte	0x9c
 2395 08e6 53090000 		.4byte	0x953
 2396 08ea 1F       		.uleb128 0x1f
 2397 08eb BE070000 		.4byte	.LASF169
 2398 08ef 01       		.byte	0x1
 2399 08f0 2701     		.2byte	0x127
 2400 08f2 1B070000 		.4byte	0x71b
 2401 08f6 FC020000 		.4byte	.LLST14
 2402 08fa 20       		.uleb128 0x20
 2403 08fb B5010000 		.4byte	.LASF177
 2404 08ff 01       		.byte	0x1
 2405 0900 2701     		.2byte	0x127
 2406 0902 1B070000 		.4byte	0x71b
 2407 0906 01       		.uleb128 0x1
 2408 0907 51       		.byte	0x51
 2409 0908 21       		.uleb128 0x21
 2410 0909 AC040000 		.4byte	.LASF175
 2411 090d 01       		.byte	0x1
 2412 090e 2A01     		.2byte	0x12a
 2413 0910 1B070000 		.4byte	0x71b
 2414 0914 70030000 		.4byte	.LLST15
 2415 0918 1D       		.uleb128 0x1d
 2416 0919 79070000 		.4byte	0x779
 2417 091d 12000000 		.4byte	.LBB60
 2418 0921 12000000 		.4byte	.LBE60-.LBB60
 2419 0925 01       		.byte	0x1
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 89


 2420 0926 3501     		.2byte	0x135
 2421 0928 1A       		.uleb128 0x1a
 2422 0929 86070000 		.4byte	0x786
 2423 092d A7030000 		.4byte	.LLST16
 2424 0931 22       		.uleb128 0x22
 2425 0932 3C070000 		.4byte	0x73c
 2426 0936 1C000000 		.4byte	.LBB62
 2427 093a 04000000 		.4byte	.LBE62-.LBB62
 2428 093e 02       		.byte	0x2
 2429 093f 0603     		.2byte	0x306
 2430 0941 22       		.uleb128 0x22
 2431 0942 33070000 		.4byte	0x733
 2432 0946 20000000 		.4byte	.LBB64
 2433 094a 04000000 		.4byte	.LBE64-.LBB64
 2434 094e 02       		.byte	0x2
 2435 094f 0703     		.2byte	0x307
 2436 0951 00       		.byte	0
 2437 0952 00       		.byte	0
 2438 0953 1E       		.uleb128 0x1e
 2439 0954 26070000 		.4byte	.LASF178
 2440 0958 01       		.byte	0x1
 2441 0959 9401     		.2byte	0x194
 2442 095b 1B070000 		.4byte	0x71b
 2443 095f 00000000 		.4byte	.LFB50
 2444 0963 80000000 		.4byte	.LFE50-.LFB50
 2445 0967 01       		.uleb128 0x1
 2446 0968 9C       		.byte	0x9c
 2447 0969 9C090000 		.4byte	0x99c
 2448 096d 1F       		.uleb128 0x1f
 2449 096e BE070000 		.4byte	.LASF169
 2450 0972 01       		.byte	0x1
 2451 0973 9401     		.2byte	0x194
 2452 0975 1B070000 		.4byte	0x71b
 2453 0979 BC030000 		.4byte	.LLST17
 2454 097d 20       		.uleb128 0x20
 2455 097e B5010000 		.4byte	.LASF177
 2456 0982 01       		.byte	0x1
 2457 0983 9401     		.2byte	0x194
 2458 0985 1B070000 		.4byte	0x71b
 2459 0989 01       		.uleb128 0x1
 2460 098a 51       		.byte	0x51
 2461 098b 21       		.uleb128 0x21
 2462 098c AC040000 		.4byte	.LASF175
 2463 0990 01       		.byte	0x1
 2464 0991 9701     		.2byte	0x197
 2465 0993 1B070000 		.4byte	0x71b
 2466 0997 17040000 		.4byte	.LLST18
 2467 099b 00       		.byte	0
 2468 099c 1E       		.uleb128 0x1e
 2469 099d B3020000 		.4byte	.LASF179
 2470 09a1 01       		.byte	0x1
 2471 09a2 EA01     		.2byte	0x1ea
 2472 09a4 1B070000 		.4byte	0x71b
 2473 09a8 00000000 		.4byte	.LFB51
 2474 09ac 50000000 		.4byte	.LFE51-.LFB51
 2475 09b0 01       		.uleb128 0x1
 2476 09b1 9C       		.byte	0x9c
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 90


 2477 09b2 C7090000 		.4byte	0x9c7
 2478 09b6 21       		.uleb128 0x21
 2479 09b7 AC040000 		.4byte	.LASF175
 2480 09bb 01       		.byte	0x1
 2481 09bc EC01     		.2byte	0x1ec
 2482 09be 1B070000 		.4byte	0x71b
 2483 09c2 4E040000 		.4byte	.LLST19
 2484 09c6 00       		.byte	0
 2485 09c7 1E       		.uleb128 0x1e
 2486 09c8 B2030000 		.4byte	.LASF180
 2487 09cc 01       		.byte	0x1
 2488 09cd 2402     		.2byte	0x224
 2489 09cf 1B070000 		.4byte	0x71b
 2490 09d3 00000000 		.4byte	.LFB52
 2491 09d7 6C000000 		.4byte	.LFE52-.LFB52
 2492 09db 01       		.uleb128 0x1
 2493 09dc 9C       		.byte	0x9c
 2494 09dd 020A0000 		.4byte	0xa02
 2495 09e1 1F       		.uleb128 0x1f
 2496 09e2 4D010000 		.4byte	.LASF181
 2497 09e6 01       		.byte	0x1
 2498 09e7 2402     		.2byte	0x224
 2499 09e9 1B070000 		.4byte	0x71b
 2500 09ed 6D040000 		.4byte	.LLST20
 2501 09f1 21       		.uleb128 0x21
 2502 09f2 AC040000 		.4byte	.LASF175
 2503 09f6 01       		.byte	0x1
 2504 09f7 2602     		.2byte	0x226
 2505 09f9 1B070000 		.4byte	0x71b
 2506 09fd C0040000 		.4byte	.LLST21
 2507 0a01 00       		.byte	0
 2508 0a02 1E       		.uleb128 0x1e
 2509 0a03 23010000 		.4byte	.LASF182
 2510 0a07 01       		.byte	0x1
 2511 0a08 6F02     		.2byte	0x26f
 2512 0a0a 1B070000 		.4byte	0x71b
 2513 0a0e 00000000 		.4byte	.LFB53
 2514 0a12 84000000 		.4byte	.LFE53-.LFB53
 2515 0a16 01       		.uleb128 0x1
 2516 0a17 9C       		.byte	0x9c
 2517 0a18 3D0A0000 		.4byte	0xa3d
 2518 0a1c 1F       		.uleb128 0x1f
 2519 0a1d 17000000 		.4byte	.LASF183
 2520 0a21 01       		.byte	0x1
 2521 0a22 6F02     		.2byte	0x26f
 2522 0a24 1B070000 		.4byte	0x71b
 2523 0a28 0F050000 		.4byte	.LLST22
 2524 0a2c 21       		.uleb128 0x21
 2525 0a2d 4D010000 		.4byte	.LASF181
 2526 0a31 01       		.byte	0x1
 2527 0a32 7102     		.2byte	0x271
 2528 0a34 1B070000 		.4byte	0x71b
 2529 0a38 30050000 		.4byte	.LLST23
 2530 0a3c 00       		.byte	0
 2531 0a3d 1E       		.uleb128 0x1e
 2532 0a3e 110B0000 		.4byte	.LASF184
 2533 0a42 01       		.byte	0x1
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 91


 2534 0a43 AC02     		.2byte	0x2ac
 2535 0a45 1B070000 		.4byte	0x71b
 2536 0a49 00000000 		.4byte	.LFB54
 2537 0a4d 3C000000 		.4byte	.LFE54-.LFB54
 2538 0a51 01       		.uleb128 0x1
 2539 0a52 9C       		.byte	0x9c
 2540 0a53 C00A0000 		.4byte	0xac0
 2541 0a57 21       		.uleb128 0x21
 2542 0a58 C30A0000 		.4byte	.LASF185
 2543 0a5c 01       		.byte	0x1
 2544 0a5d AE02     		.2byte	0x2ae
 2545 0a5f 1B070000 		.4byte	0x71b
 2546 0a63 66050000 		.4byte	.LLST24
 2547 0a67 23       		.uleb128 0x23
 2548 0a68 79070000 		.4byte	0x779
 2549 0a6c 00000000 		.4byte	.LBB66
 2550 0a70 12000000 		.4byte	.LBE66-.LBB66
 2551 0a74 01       		.byte	0x1
 2552 0a75 B002     		.2byte	0x2b0
 2553 0a77 A50A0000 		.4byte	0xaa5
 2554 0a7b 1A       		.uleb128 0x1a
 2555 0a7c 86070000 		.4byte	0x786
 2556 0a80 84050000 		.4byte	.LLST25
 2557 0a84 22       		.uleb128 0x22
 2558 0a85 3C070000 		.4byte	0x73c
 2559 0a89 0A000000 		.4byte	.LBB68
 2560 0a8d 04000000 		.4byte	.LBE68-.LBB68
 2561 0a91 02       		.byte	0x2
 2562 0a92 0603     		.2byte	0x306
 2563 0a94 22       		.uleb128 0x22
 2564 0a95 33070000 		.4byte	0x733
 2565 0a99 0E000000 		.4byte	.LBB70
 2566 0a9d 04000000 		.4byte	.LBE70-.LBB70
 2567 0aa1 02       		.byte	0x2
 2568 0aa2 0703     		.2byte	0x307
 2569 0aa4 00       		.byte	0
 2570 0aa5 1D       		.uleb128 0x1d
 2571 0aa6 5F070000 		.4byte	0x75f
 2572 0aaa 26000000 		.4byte	.LBB72
 2573 0aae 08000000 		.4byte	.LBE72-.LBB72
 2574 0ab2 01       		.byte	0x1
 2575 0ab3 BB02     		.2byte	0x2bb
 2576 0ab5 1A       		.uleb128 0x1a
 2577 0ab6 6C070000 		.4byte	0x76c
 2578 0aba 99050000 		.4byte	.LLST26
 2579 0abe 00       		.byte	0
 2580 0abf 00       		.byte	0
 2581 0ac0 1E       		.uleb128 0x1e
 2582 0ac1 8F0B0000 		.4byte	.LASF186
 2583 0ac5 01       		.byte	0x1
 2584 0ac6 D602     		.2byte	0x2d6
 2585 0ac8 1B070000 		.4byte	0x71b
 2586 0acc 00000000 		.4byte	.LFB55
 2587 0ad0 2C000000 		.4byte	.LFE55-.LFB55
 2588 0ad4 01       		.uleb128 0x1
 2589 0ad5 9C       		.byte	0x9c
 2590 0ad6 410B0000 		.4byte	0xb41
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 92


 2591 0ada 24       		.uleb128 0x24
 2592 0adb C30A0000 		.4byte	.LASF185
 2593 0adf 01       		.byte	0x1
 2594 0ae0 D802     		.2byte	0x2d8
 2595 0ae2 1B070000 		.4byte	0x71b
 2596 0ae6 01       		.uleb128 0x1
 2597 0ae7 50       		.byte	0x50
 2598 0ae8 23       		.uleb128 0x23
 2599 0ae9 79070000 		.4byte	0x779
 2600 0aed 02000000 		.4byte	.LBB74
 2601 0af1 12000000 		.4byte	.LBE74-.LBB74
 2602 0af5 01       		.byte	0x1
 2603 0af6 DA02     		.2byte	0x2da
 2604 0af8 260B0000 		.4byte	0xb26
 2605 0afc 1A       		.uleb128 0x1a
 2606 0afd 86070000 		.4byte	0x786
 2607 0b01 AE050000 		.4byte	.LLST27
 2608 0b05 22       		.uleb128 0x22
 2609 0b06 3C070000 		.4byte	0x73c
 2610 0b0a 0C000000 		.4byte	.LBB76
 2611 0b0e 04000000 		.4byte	.LBE76-.LBB76
 2612 0b12 02       		.byte	0x2
 2613 0b13 0603     		.2byte	0x306
 2614 0b15 22       		.uleb128 0x22
 2615 0b16 33070000 		.4byte	0x733
 2616 0b1a 10000000 		.4byte	.LBB78
 2617 0b1e 04000000 		.4byte	.LBE78-.LBB78
 2618 0b22 02       		.byte	0x2
 2619 0b23 0703     		.2byte	0x307
 2620 0b25 00       		.byte	0
 2621 0b26 1D       		.uleb128 0x1d
 2622 0b27 5F070000 		.4byte	0x75f
 2623 0b2b 1E000000 		.4byte	.LBB80
 2624 0b2f 02000000 		.4byte	.LBE80-.LBB80
 2625 0b33 01       		.byte	0x1
 2626 0b34 E002     		.2byte	0x2e0
 2627 0b36 1A       		.uleb128 0x1a
 2628 0b37 6C070000 		.4byte	0x76c
 2629 0b3b C3050000 		.4byte	.LLST28
 2630 0b3f 00       		.byte	0
 2631 0b40 00       		.byte	0
 2632 0b41 25       		.uleb128 0x25
 2633 0b42 9A020000 		.4byte	.LASF187
 2634 0b46 01       		.byte	0x1
 2635 0b47 FA02     		.2byte	0x2fa
 2636 0b49 1B070000 		.4byte	0x71b
 2637 0b4d 00000000 		.4byte	.LFB56
 2638 0b51 0C000000 		.4byte	.LFE56-.LFB56
 2639 0b55 01       		.uleb128 0x1
 2640 0b56 9C       		.byte	0x9c
 2641 0b57 25       		.uleb128 0x25
 2642 0b58 77020000 		.4byte	.LASF188
 2643 0b5c 01       		.byte	0x1
 2644 0b5d 1403     		.2byte	0x314
 2645 0b5f 1B070000 		.4byte	0x71b
 2646 0b63 00000000 		.4byte	.LFB57
 2647 0b67 0C000000 		.4byte	.LFE57-.LFB57
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 93


 2648 0b6b 01       		.uleb128 0x1
 2649 0b6c 9C       		.byte	0x9c
 2650 0b6d 26       		.uleb128 0x26
 2651 0b6e 9A070000 		.4byte	.LASF189
 2652 0b72 01       		.byte	0x1
 2653 0b73 3103     		.2byte	0x331
 2654 0b75 00000000 		.4byte	.LFB58
 2655 0b79 34000000 		.4byte	.LFE58-.LFB58
 2656 0b7d 01       		.uleb128 0x1
 2657 0b7e 9C       		.byte	0x9c
 2658 0b7f DC0B0000 		.4byte	0xbdc
 2659 0b83 23       		.uleb128 0x23
 2660 0b84 79070000 		.4byte	0x779
 2661 0b88 02000000 		.4byte	.LBB82
 2662 0b8c 12000000 		.4byte	.LBE82-.LBB82
 2663 0b90 01       		.byte	0x1
 2664 0b91 3303     		.2byte	0x333
 2665 0b93 C10B0000 		.4byte	0xbc1
 2666 0b97 1A       		.uleb128 0x1a
 2667 0b98 86070000 		.4byte	0x786
 2668 0b9c D8050000 		.4byte	.LLST29
 2669 0ba0 22       		.uleb128 0x22
 2670 0ba1 3C070000 		.4byte	0x73c
 2671 0ba5 0C000000 		.4byte	.LBB84
 2672 0ba9 04000000 		.4byte	.LBE84-.LBB84
 2673 0bad 02       		.byte	0x2
 2674 0bae 0603     		.2byte	0x306
 2675 0bb0 22       		.uleb128 0x22
 2676 0bb1 33070000 		.4byte	0x733
 2677 0bb5 10000000 		.4byte	.LBB86
 2678 0bb9 04000000 		.4byte	.LBE86-.LBB86
 2679 0bbd 02       		.byte	0x2
 2680 0bbe 0703     		.2byte	0x307
 2681 0bc0 00       		.byte	0
 2682 0bc1 1D       		.uleb128 0x1d
 2683 0bc2 5F070000 		.4byte	0x75f
 2684 0bc6 24000000 		.4byte	.LBB88
 2685 0bca 02000000 		.4byte	.LBE88-.LBB88
 2686 0bce 01       		.byte	0x1
 2687 0bcf 3803     		.2byte	0x338
 2688 0bd1 1A       		.uleb128 0x1a
 2689 0bd2 6C070000 		.4byte	0x76c
 2690 0bd6 ED050000 		.4byte	.LLST30
 2691 0bda 00       		.byte	0
 2692 0bdb 00       		.byte	0
 2693 0bdc 26       		.uleb128 0x26
 2694 0bdd A50B0000 		.4byte	.LASF190
 2695 0be1 01       		.byte	0x1
 2696 0be2 5303     		.2byte	0x353
 2697 0be4 00000000 		.4byte	.LFB59
 2698 0be8 34000000 		.4byte	.LFE59-.LFB59
 2699 0bec 01       		.uleb128 0x1
 2700 0bed 9C       		.byte	0x9c
 2701 0bee 4B0C0000 		.4byte	0xc4b
 2702 0bf2 23       		.uleb128 0x23
 2703 0bf3 79070000 		.4byte	0x779
 2704 0bf7 02000000 		.4byte	.LBB90
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 94


 2705 0bfb 12000000 		.4byte	.LBE90-.LBB90
 2706 0bff 01       		.byte	0x1
 2707 0c00 5503     		.2byte	0x355
 2708 0c02 300C0000 		.4byte	0xc30
 2709 0c06 1A       		.uleb128 0x1a
 2710 0c07 86070000 		.4byte	0x786
 2711 0c0b 02060000 		.4byte	.LLST31
 2712 0c0f 22       		.uleb128 0x22
 2713 0c10 3C070000 		.4byte	0x73c
 2714 0c14 0C000000 		.4byte	.LBB92
 2715 0c18 04000000 		.4byte	.LBE92-.LBB92
 2716 0c1c 02       		.byte	0x2
 2717 0c1d 0603     		.2byte	0x306
 2718 0c1f 22       		.uleb128 0x22
 2719 0c20 33070000 		.4byte	0x733
 2720 0c24 10000000 		.4byte	.LBB94
 2721 0c28 04000000 		.4byte	.LBE94-.LBB94
 2722 0c2c 02       		.byte	0x2
 2723 0c2d 0703     		.2byte	0x307
 2724 0c2f 00       		.byte	0
 2725 0c30 1D       		.uleb128 0x1d
 2726 0c31 5F070000 		.4byte	0x75f
 2727 0c35 24000000 		.4byte	.LBB96
 2728 0c39 02000000 		.4byte	.LBE96-.LBB96
 2729 0c3d 01       		.byte	0x1
 2730 0c3e 5A03     		.2byte	0x35a
 2731 0c40 1A       		.uleb128 0x1a
 2732 0c41 6C070000 		.4byte	0x76c
 2733 0c45 17060000 		.4byte	.LLST32
 2734 0c49 00       		.byte	0
 2735 0c4a 00       		.byte	0
 2736 0c4b 27       		.uleb128 0x27
 2737 0c4c 7A070000 		.4byte	.LASF191
 2738 0c50 07       		.byte	0x7
 2739 0c51 A7       		.byte	0xa7
 2740 0c52 560C0000 		.4byte	0xc56
 2741 0c56 1C       		.uleb128 0x1c
 2742 0c57 04       		.byte	0x4
 2743 0c58 5C0C0000 		.4byte	0xc5c
 2744 0c5c 28       		.uleb128 0x28
 2745 0c5d FB060000 		.4byte	0x6fb
 2746 0c61 27       		.uleb128 0x27
 2747 0c62 A00A0000 		.4byte	.LASF192
 2748 0c66 09       		.byte	0x9
 2749 0c67 23       		.byte	0x23
 2750 0c68 6C0C0000 		.4byte	0xc6c
 2751 0c6c 0E       		.uleb128 0xe
 2752 0c6d 1B070000 		.4byte	0x71b
 2753 0c71 29       		.uleb128 0x29
 2754 0c72 A6050000 		.4byte	.LASF193
 2755 0c76 01       		.byte	0x1
 2756 0c77 17       		.byte	0x17
 2757 0c78 6C0C0000 		.4byte	0xc6c
 2758 0c7c 05       		.uleb128 0x5
 2759 0c7d 03       		.byte	0x3
 2760 0c7e 00000000 		.4byte	I2C_mstrStatus
 2761 0c82 29       		.uleb128 0x29
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 95


 2762 0c83 4C0B0000 		.4byte	.LASF194
 2763 0c87 01       		.byte	0x1
 2764 0c88 18       		.byte	0x18
 2765 0c89 6C0C0000 		.4byte	0xc6c
 2766 0c8d 05       		.uleb128 0x5
 2767 0c8e 03       		.byte	0x3
 2768 0c8f 00000000 		.4byte	I2C_mstrControl
 2769 0c93 29       		.uleb128 0x29
 2770 0c94 F70A0000 		.4byte	.LASF195
 2771 0c98 01       		.byte	0x1
 2772 0c99 1B       		.byte	0x1b
 2773 0c9a A40C0000 		.4byte	0xca4
 2774 0c9e 05       		.uleb128 0x5
 2775 0c9f 03       		.byte	0x3
 2776 0ca0 00000000 		.4byte	I2C_mstrRdBufPtr
 2777 0ca4 1C       		.uleb128 0x1c
 2778 0ca5 04       		.byte	0x4
 2779 0ca6 6C0C0000 		.4byte	0xc6c
 2780 0caa 29       		.uleb128 0x29
 2781 0cab D6000000 		.4byte	.LASF196
 2782 0caf 01       		.byte	0x1
 2783 0cb0 1C       		.byte	0x1c
 2784 0cb1 6C0C0000 		.4byte	0xc6c
 2785 0cb5 05       		.uleb128 0x5
 2786 0cb6 03       		.byte	0x3
 2787 0cb7 00000000 		.4byte	I2C_mstrRdBufSize
 2788 0cbb 29       		.uleb128 0x29
 2789 0cbc B1080000 		.4byte	.LASF197
 2790 0cc0 01       		.byte	0x1
 2791 0cc1 1D       		.byte	0x1d
 2792 0cc2 6C0C0000 		.4byte	0xc6c
 2793 0cc6 05       		.uleb128 0x5
 2794 0cc7 03       		.byte	0x3
 2795 0cc8 00000000 		.4byte	I2C_mstrRdBufIndex
 2796 0ccc 29       		.uleb128 0x29
 2797 0ccd C6020000 		.4byte	.LASF198
 2798 0cd1 01       		.byte	0x1
 2799 0cd2 20       		.byte	0x20
 2800 0cd3 A40C0000 		.4byte	0xca4
 2801 0cd7 05       		.uleb128 0x5
 2802 0cd8 03       		.byte	0x3
 2803 0cd9 00000000 		.4byte	I2C_mstrWrBufPtr
 2804 0cdd 29       		.uleb128 0x29
 2805 0cde B10A0000 		.4byte	.LASF199
 2806 0ce2 01       		.byte	0x1
 2807 0ce3 21       		.byte	0x21
 2808 0ce4 6C0C0000 		.4byte	0xc6c
 2809 0ce8 05       		.uleb128 0x5
 2810 0ce9 03       		.byte	0x3
 2811 0cea 00000000 		.4byte	I2C_mstrWrBufSize
 2812 0cee 29       		.uleb128 0x29
 2813 0cef 10010000 		.4byte	.LASF200
 2814 0cf3 01       		.byte	0x1
 2815 0cf4 22       		.byte	0x22
 2816 0cf5 6C0C0000 		.4byte	0xc6c
 2817 0cf9 05       		.uleb128 0x5
 2818 0cfa 03       		.byte	0x3
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 96


 2819 0cfb 00000000 		.4byte	I2C_mstrWrBufIndex
 2820 0cff 00       		.byte	0
 2821              		.section	.debug_abbrev,"",%progbits
 2822              	.Ldebug_abbrev0:
 2823 0000 01       		.uleb128 0x1
 2824 0001 11       		.uleb128 0x11
 2825 0002 01       		.byte	0x1
 2826 0003 25       		.uleb128 0x25
 2827 0004 0E       		.uleb128 0xe
 2828 0005 13       		.uleb128 0x13
 2829 0006 0B       		.uleb128 0xb
 2830 0007 03       		.uleb128 0x3
 2831 0008 0E       		.uleb128 0xe
 2832 0009 1B       		.uleb128 0x1b
 2833 000a 0E       		.uleb128 0xe
 2834 000b 55       		.uleb128 0x55
 2835 000c 17       		.uleb128 0x17
 2836 000d 11       		.uleb128 0x11
 2837 000e 01       		.uleb128 0x1
 2838 000f 10       		.uleb128 0x10
 2839 0010 17       		.uleb128 0x17
 2840 0011 00       		.byte	0
 2841 0012 00       		.byte	0
 2842 0013 02       		.uleb128 0x2
 2843 0014 04       		.uleb128 0x4
 2844 0015 01       		.byte	0x1
 2845 0016 0B       		.uleb128 0xb
 2846 0017 0B       		.uleb128 0xb
 2847 0018 49       		.uleb128 0x49
 2848 0019 13       		.uleb128 0x13
 2849 001a 3A       		.uleb128 0x3a
 2850 001b 0B       		.uleb128 0xb
 2851 001c 3B       		.uleb128 0x3b
 2852 001d 0B       		.uleb128 0xb
 2853 001e 01       		.uleb128 0x1
 2854 001f 13       		.uleb128 0x13
 2855 0020 00       		.byte	0
 2856 0021 00       		.byte	0
 2857 0022 03       		.uleb128 0x3
 2858 0023 28       		.uleb128 0x28
 2859 0024 00       		.byte	0
 2860 0025 03       		.uleb128 0x3
 2861 0026 0E       		.uleb128 0xe
 2862 0027 1C       		.uleb128 0x1c
 2863 0028 0D       		.uleb128 0xd
 2864 0029 00       		.byte	0
 2865 002a 00       		.byte	0
 2866 002b 04       		.uleb128 0x4
 2867 002c 28       		.uleb128 0x28
 2868 002d 00       		.byte	0
 2869 002e 03       		.uleb128 0x3
 2870 002f 0E       		.uleb128 0xe
 2871 0030 1C       		.uleb128 0x1c
 2872 0031 0B       		.uleb128 0xb
 2873 0032 00       		.byte	0
 2874 0033 00       		.byte	0
 2875 0034 05       		.uleb128 0x5
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 97


 2876 0035 24       		.uleb128 0x24
 2877 0036 00       		.byte	0
 2878 0037 0B       		.uleb128 0xb
 2879 0038 0B       		.uleb128 0xb
 2880 0039 3E       		.uleb128 0x3e
 2881 003a 0B       		.uleb128 0xb
 2882 003b 03       		.uleb128 0x3
 2883 003c 0E       		.uleb128 0xe
 2884 003d 00       		.byte	0
 2885 003e 00       		.byte	0
 2886 003f 06       		.uleb128 0x6
 2887 0040 16       		.uleb128 0x16
 2888 0041 00       		.byte	0
 2889 0042 03       		.uleb128 0x3
 2890 0043 0E       		.uleb128 0xe
 2891 0044 3A       		.uleb128 0x3a
 2892 0045 0B       		.uleb128 0xb
 2893 0046 3B       		.uleb128 0x3b
 2894 0047 0B       		.uleb128 0xb
 2895 0048 49       		.uleb128 0x49
 2896 0049 13       		.uleb128 0x13
 2897 004a 00       		.byte	0
 2898 004b 00       		.byte	0
 2899 004c 07       		.uleb128 0x7
 2900 004d 24       		.uleb128 0x24
 2901 004e 00       		.byte	0
 2902 004f 0B       		.uleb128 0xb
 2903 0050 0B       		.uleb128 0xb
 2904 0051 3E       		.uleb128 0x3e
 2905 0052 0B       		.uleb128 0xb
 2906 0053 03       		.uleb128 0x3
 2907 0054 08       		.uleb128 0x8
 2908 0055 00       		.byte	0
 2909 0056 00       		.byte	0
 2910 0057 08       		.uleb128 0x8
 2911 0058 13       		.uleb128 0x13
 2912 0059 01       		.byte	0x1
 2913 005a 0B       		.uleb128 0xb
 2914 005b 05       		.uleb128 0x5
 2915 005c 3A       		.uleb128 0x3a
 2916 005d 0B       		.uleb128 0xb
 2917 005e 3B       		.uleb128 0x3b
 2918 005f 05       		.uleb128 0x5
 2919 0060 01       		.uleb128 0x1
 2920 0061 13       		.uleb128 0x13
 2921 0062 00       		.byte	0
 2922 0063 00       		.byte	0
 2923 0064 09       		.uleb128 0x9
 2924 0065 0D       		.uleb128 0xd
 2925 0066 00       		.byte	0
 2926 0067 03       		.uleb128 0x3
 2927 0068 0E       		.uleb128 0xe
 2928 0069 3A       		.uleb128 0x3a
 2929 006a 0B       		.uleb128 0xb
 2930 006b 3B       		.uleb128 0x3b
 2931 006c 05       		.uleb128 0x5
 2932 006d 49       		.uleb128 0x49
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 98


 2933 006e 13       		.uleb128 0x13
 2934 006f 38       		.uleb128 0x38
 2935 0070 0B       		.uleb128 0xb
 2936 0071 00       		.byte	0
 2937 0072 00       		.byte	0
 2938 0073 0A       		.uleb128 0xa
 2939 0074 0D       		.uleb128 0xd
 2940 0075 00       		.byte	0
 2941 0076 03       		.uleb128 0x3
 2942 0077 0E       		.uleb128 0xe
 2943 0078 3A       		.uleb128 0x3a
 2944 0079 0B       		.uleb128 0xb
 2945 007a 3B       		.uleb128 0x3b
 2946 007b 05       		.uleb128 0x5
 2947 007c 49       		.uleb128 0x49
 2948 007d 13       		.uleb128 0x13
 2949 007e 38       		.uleb128 0x38
 2950 007f 05       		.uleb128 0x5
 2951 0080 00       		.byte	0
 2952 0081 00       		.byte	0
 2953 0082 0B       		.uleb128 0xb
 2954 0083 0D       		.uleb128 0xd
 2955 0084 00       		.byte	0
 2956 0085 03       		.uleb128 0x3
 2957 0086 08       		.uleb128 0x8
 2958 0087 3A       		.uleb128 0x3a
 2959 0088 0B       		.uleb128 0xb
 2960 0089 3B       		.uleb128 0x3b
 2961 008a 05       		.uleb128 0x5
 2962 008b 49       		.uleb128 0x49
 2963 008c 13       		.uleb128 0x13
 2964 008d 38       		.uleb128 0x38
 2965 008e 05       		.uleb128 0x5
 2966 008f 00       		.byte	0
 2967 0090 00       		.byte	0
 2968 0091 0C       		.uleb128 0xc
 2969 0092 01       		.uleb128 0x1
 2970 0093 01       		.byte	0x1
 2971 0094 49       		.uleb128 0x49
 2972 0095 13       		.uleb128 0x13
 2973 0096 01       		.uleb128 0x1
 2974 0097 13       		.uleb128 0x13
 2975 0098 00       		.byte	0
 2976 0099 00       		.byte	0
 2977 009a 0D       		.uleb128 0xd
 2978 009b 21       		.uleb128 0x21
 2979 009c 00       		.byte	0
 2980 009d 49       		.uleb128 0x49
 2981 009e 13       		.uleb128 0x13
 2982 009f 2F       		.uleb128 0x2f
 2983 00a0 0B       		.uleb128 0xb
 2984 00a1 00       		.byte	0
 2985 00a2 00       		.byte	0
 2986 00a3 0E       		.uleb128 0xe
 2987 00a4 35       		.uleb128 0x35
 2988 00a5 00       		.byte	0
 2989 00a6 49       		.uleb128 0x49
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 99


 2990 00a7 13       		.uleb128 0x13
 2991 00a8 00       		.byte	0
 2992 00a9 00       		.byte	0
 2993 00aa 0F       		.uleb128 0xf
 2994 00ab 16       		.uleb128 0x16
 2995 00ac 00       		.byte	0
 2996 00ad 03       		.uleb128 0x3
 2997 00ae 0E       		.uleb128 0xe
 2998 00af 3A       		.uleb128 0x3a
 2999 00b0 0B       		.uleb128 0xb
 3000 00b1 3B       		.uleb128 0x3b
 3001 00b2 05       		.uleb128 0x5
 3002 00b3 49       		.uleb128 0x49
 3003 00b4 13       		.uleb128 0x13
 3004 00b5 00       		.byte	0
 3005 00b6 00       		.byte	0
 3006 00b7 10       		.uleb128 0x10
 3007 00b8 13       		.uleb128 0x13
 3008 00b9 01       		.byte	0x1
 3009 00ba 0B       		.uleb128 0xb
 3010 00bb 0B       		.uleb128 0xb
 3011 00bc 3A       		.uleb128 0x3a
 3012 00bd 0B       		.uleb128 0xb
 3013 00be 3B       		.uleb128 0x3b
 3014 00bf 0B       		.uleb128 0xb
 3015 00c0 01       		.uleb128 0x1
 3016 00c1 13       		.uleb128 0x13
 3017 00c2 00       		.byte	0
 3018 00c3 00       		.byte	0
 3019 00c4 11       		.uleb128 0x11
 3020 00c5 0D       		.uleb128 0xd
 3021 00c6 00       		.byte	0
 3022 00c7 03       		.uleb128 0x3
 3023 00c8 0E       		.uleb128 0xe
 3024 00c9 3A       		.uleb128 0x3a
 3025 00ca 0B       		.uleb128 0xb
 3026 00cb 3B       		.uleb128 0x3b
 3027 00cc 0B       		.uleb128 0xb
 3028 00cd 49       		.uleb128 0x49
 3029 00ce 13       		.uleb128 0x13
 3030 00cf 38       		.uleb128 0x38
 3031 00d0 0B       		.uleb128 0xb
 3032 00d1 00       		.byte	0
 3033 00d2 00       		.byte	0
 3034 00d3 12       		.uleb128 0x12
 3035 00d4 2E       		.uleb128 0x2e
 3036 00d5 00       		.byte	0
 3037 00d6 03       		.uleb128 0x3
 3038 00d7 0E       		.uleb128 0xe
 3039 00d8 3A       		.uleb128 0x3a
 3040 00d9 0B       		.uleb128 0xb
 3041 00da 3B       		.uleb128 0x3b
 3042 00db 05       		.uleb128 0x5
 3043 00dc 27       		.uleb128 0x27
 3044 00dd 19       		.uleb128 0x19
 3045 00de 20       		.uleb128 0x20
 3046 00df 0B       		.uleb128 0xb
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 100


 3047 00e0 00       		.byte	0
 3048 00e1 00       		.byte	0
 3049 00e2 13       		.uleb128 0x13
 3050 00e3 2E       		.uleb128 0x2e
 3051 00e4 01       		.byte	0x1
 3052 00e5 03       		.uleb128 0x3
 3053 00e6 0E       		.uleb128 0xe
 3054 00e7 3A       		.uleb128 0x3a
 3055 00e8 0B       		.uleb128 0xb
 3056 00e9 3B       		.uleb128 0x3b
 3057 00ea 05       		.uleb128 0x5
 3058 00eb 27       		.uleb128 0x27
 3059 00ec 19       		.uleb128 0x19
 3060 00ed 20       		.uleb128 0x20
 3061 00ee 0B       		.uleb128 0xb
 3062 00ef 01       		.uleb128 0x1
 3063 00f0 13       		.uleb128 0x13
 3064 00f1 00       		.byte	0
 3065 00f2 00       		.byte	0
 3066 00f3 14       		.uleb128 0x14
 3067 00f4 05       		.uleb128 0x5
 3068 00f5 00       		.byte	0
 3069 00f6 03       		.uleb128 0x3
 3070 00f7 0E       		.uleb128 0xe
 3071 00f8 3A       		.uleb128 0x3a
 3072 00f9 0B       		.uleb128 0xb
 3073 00fa 3B       		.uleb128 0x3b
 3074 00fb 05       		.uleb128 0x5
 3075 00fc 49       		.uleb128 0x49
 3076 00fd 13       		.uleb128 0x13
 3077 00fe 00       		.byte	0
 3078 00ff 00       		.byte	0
 3079 0100 15       		.uleb128 0x15
 3080 0101 2E       		.uleb128 0x2e
 3081 0102 01       		.byte	0x1
 3082 0103 3F       		.uleb128 0x3f
 3083 0104 19       		.uleb128 0x19
 3084 0105 03       		.uleb128 0x3
 3085 0106 0E       		.uleb128 0xe
 3086 0107 3A       		.uleb128 0x3a
 3087 0108 0B       		.uleb128 0xb
 3088 0109 3B       		.uleb128 0x3b
 3089 010a 0B       		.uleb128 0xb
 3090 010b 27       		.uleb128 0x27
 3091 010c 19       		.uleb128 0x19
 3092 010d 49       		.uleb128 0x49
 3093 010e 13       		.uleb128 0x13
 3094 010f 11       		.uleb128 0x11
 3095 0110 01       		.uleb128 0x1
 3096 0111 12       		.uleb128 0x12
 3097 0112 06       		.uleb128 0x6
 3098 0113 40       		.uleb128 0x40
 3099 0114 18       		.uleb128 0x18
 3100 0115 9742     		.uleb128 0x2117
 3101 0117 19       		.uleb128 0x19
 3102 0118 01       		.uleb128 0x1
 3103 0119 13       		.uleb128 0x13
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 101


 3104 011a 00       		.byte	0
 3105 011b 00       		.byte	0
 3106 011c 16       		.uleb128 0x16
 3107 011d 05       		.uleb128 0x5
 3108 011e 00       		.byte	0
 3109 011f 03       		.uleb128 0x3
 3110 0120 0E       		.uleb128 0xe
 3111 0121 3A       		.uleb128 0x3a
 3112 0122 0B       		.uleb128 0xb
 3113 0123 3B       		.uleb128 0x3b
 3114 0124 0B       		.uleb128 0xb
 3115 0125 49       		.uleb128 0x49
 3116 0126 13       		.uleb128 0x13
 3117 0127 02       		.uleb128 0x2
 3118 0128 17       		.uleb128 0x17
 3119 0129 00       		.byte	0
 3120 012a 00       		.byte	0
 3121 012b 17       		.uleb128 0x17
 3122 012c 05       		.uleb128 0x5
 3123 012d 00       		.byte	0
 3124 012e 03       		.uleb128 0x3
 3125 012f 08       		.uleb128 0x8
 3126 0130 3A       		.uleb128 0x3a
 3127 0131 0B       		.uleb128 0xb
 3128 0132 3B       		.uleb128 0x3b
 3129 0133 0B       		.uleb128 0xb
 3130 0134 49       		.uleb128 0x49
 3131 0135 13       		.uleb128 0x13
 3132 0136 02       		.uleb128 0x2
 3133 0137 17       		.uleb128 0x17
 3134 0138 00       		.byte	0
 3135 0139 00       		.byte	0
 3136 013a 18       		.uleb128 0x18
 3137 013b 34       		.uleb128 0x34
 3138 013c 00       		.byte	0
 3139 013d 03       		.uleb128 0x3
 3140 013e 0E       		.uleb128 0xe
 3141 013f 3A       		.uleb128 0x3a
 3142 0140 0B       		.uleb128 0xb
 3143 0141 3B       		.uleb128 0x3b
 3144 0142 0B       		.uleb128 0xb
 3145 0143 49       		.uleb128 0x49
 3146 0144 13       		.uleb128 0x13
 3147 0145 02       		.uleb128 0x2
 3148 0146 17       		.uleb128 0x17
 3149 0147 00       		.byte	0
 3150 0148 00       		.byte	0
 3151 0149 19       		.uleb128 0x19
 3152 014a 1D       		.uleb128 0x1d
 3153 014b 01       		.byte	0x1
 3154 014c 31       		.uleb128 0x31
 3155 014d 13       		.uleb128 0x13
 3156 014e 11       		.uleb128 0x11
 3157 014f 01       		.uleb128 0x1
 3158 0150 12       		.uleb128 0x12
 3159 0151 06       		.uleb128 0x6
 3160 0152 58       		.uleb128 0x58
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 102


 3161 0153 0B       		.uleb128 0xb
 3162 0154 59       		.uleb128 0x59
 3163 0155 0B       		.uleb128 0xb
 3164 0156 01       		.uleb128 0x1
 3165 0157 13       		.uleb128 0x13
 3166 0158 00       		.byte	0
 3167 0159 00       		.byte	0
 3168 015a 1A       		.uleb128 0x1a
 3169 015b 05       		.uleb128 0x5
 3170 015c 00       		.byte	0
 3171 015d 31       		.uleb128 0x31
 3172 015e 13       		.uleb128 0x13
 3173 015f 02       		.uleb128 0x2
 3174 0160 17       		.uleb128 0x17
 3175 0161 00       		.byte	0
 3176 0162 00       		.byte	0
 3177 0163 1B       		.uleb128 0x1b
 3178 0164 1D       		.uleb128 0x1d
 3179 0165 01       		.byte	0x1
 3180 0166 31       		.uleb128 0x31
 3181 0167 13       		.uleb128 0x13
 3182 0168 11       		.uleb128 0x11
 3183 0169 01       		.uleb128 0x1
 3184 016a 12       		.uleb128 0x12
 3185 016b 06       		.uleb128 0x6
 3186 016c 58       		.uleb128 0x58
 3187 016d 0B       		.uleb128 0xb
 3188 016e 59       		.uleb128 0x59
 3189 016f 0B       		.uleb128 0xb
 3190 0170 00       		.byte	0
 3191 0171 00       		.byte	0
 3192 0172 1C       		.uleb128 0x1c
 3193 0173 0F       		.uleb128 0xf
 3194 0174 00       		.byte	0
 3195 0175 0B       		.uleb128 0xb
 3196 0176 0B       		.uleb128 0xb
 3197 0177 49       		.uleb128 0x49
 3198 0178 13       		.uleb128 0x13
 3199 0179 00       		.byte	0
 3200 017a 00       		.byte	0
 3201 017b 1D       		.uleb128 0x1d
 3202 017c 1D       		.uleb128 0x1d
 3203 017d 01       		.byte	0x1
 3204 017e 31       		.uleb128 0x31
 3205 017f 13       		.uleb128 0x13
 3206 0180 11       		.uleb128 0x11
 3207 0181 01       		.uleb128 0x1
 3208 0182 12       		.uleb128 0x12
 3209 0183 06       		.uleb128 0x6
 3210 0184 58       		.uleb128 0x58
 3211 0185 0B       		.uleb128 0xb
 3212 0186 59       		.uleb128 0x59
 3213 0187 05       		.uleb128 0x5
 3214 0188 00       		.byte	0
 3215 0189 00       		.byte	0
 3216 018a 1E       		.uleb128 0x1e
 3217 018b 2E       		.uleb128 0x2e
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 103


 3218 018c 01       		.byte	0x1
 3219 018d 3F       		.uleb128 0x3f
 3220 018e 19       		.uleb128 0x19
 3221 018f 03       		.uleb128 0x3
 3222 0190 0E       		.uleb128 0xe
 3223 0191 3A       		.uleb128 0x3a
 3224 0192 0B       		.uleb128 0xb
 3225 0193 3B       		.uleb128 0x3b
 3226 0194 05       		.uleb128 0x5
 3227 0195 27       		.uleb128 0x27
 3228 0196 19       		.uleb128 0x19
 3229 0197 49       		.uleb128 0x49
 3230 0198 13       		.uleb128 0x13
 3231 0199 11       		.uleb128 0x11
 3232 019a 01       		.uleb128 0x1
 3233 019b 12       		.uleb128 0x12
 3234 019c 06       		.uleb128 0x6
 3235 019d 40       		.uleb128 0x40
 3236 019e 18       		.uleb128 0x18
 3237 019f 9742     		.uleb128 0x2117
 3238 01a1 19       		.uleb128 0x19
 3239 01a2 01       		.uleb128 0x1
 3240 01a3 13       		.uleb128 0x13
 3241 01a4 00       		.byte	0
 3242 01a5 00       		.byte	0
 3243 01a6 1F       		.uleb128 0x1f
 3244 01a7 05       		.uleb128 0x5
 3245 01a8 00       		.byte	0
 3246 01a9 03       		.uleb128 0x3
 3247 01aa 0E       		.uleb128 0xe
 3248 01ab 3A       		.uleb128 0x3a
 3249 01ac 0B       		.uleb128 0xb
 3250 01ad 3B       		.uleb128 0x3b
 3251 01ae 05       		.uleb128 0x5
 3252 01af 49       		.uleb128 0x49
 3253 01b0 13       		.uleb128 0x13
 3254 01b1 02       		.uleb128 0x2
 3255 01b2 17       		.uleb128 0x17
 3256 01b3 00       		.byte	0
 3257 01b4 00       		.byte	0
 3258 01b5 20       		.uleb128 0x20
 3259 01b6 05       		.uleb128 0x5
 3260 01b7 00       		.byte	0
 3261 01b8 03       		.uleb128 0x3
 3262 01b9 0E       		.uleb128 0xe
 3263 01ba 3A       		.uleb128 0x3a
 3264 01bb 0B       		.uleb128 0xb
 3265 01bc 3B       		.uleb128 0x3b
 3266 01bd 05       		.uleb128 0x5
 3267 01be 49       		.uleb128 0x49
 3268 01bf 13       		.uleb128 0x13
 3269 01c0 02       		.uleb128 0x2
 3270 01c1 18       		.uleb128 0x18
 3271 01c2 00       		.byte	0
 3272 01c3 00       		.byte	0
 3273 01c4 21       		.uleb128 0x21
 3274 01c5 34       		.uleb128 0x34
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 104


 3275 01c6 00       		.byte	0
 3276 01c7 03       		.uleb128 0x3
 3277 01c8 0E       		.uleb128 0xe
 3278 01c9 3A       		.uleb128 0x3a
 3279 01ca 0B       		.uleb128 0xb
 3280 01cb 3B       		.uleb128 0x3b
 3281 01cc 05       		.uleb128 0x5
 3282 01cd 49       		.uleb128 0x49
 3283 01ce 13       		.uleb128 0x13
 3284 01cf 02       		.uleb128 0x2
 3285 01d0 17       		.uleb128 0x17
 3286 01d1 00       		.byte	0
 3287 01d2 00       		.byte	0
 3288 01d3 22       		.uleb128 0x22
 3289 01d4 1D       		.uleb128 0x1d
 3290 01d5 00       		.byte	0
 3291 01d6 31       		.uleb128 0x31
 3292 01d7 13       		.uleb128 0x13
 3293 01d8 11       		.uleb128 0x11
 3294 01d9 01       		.uleb128 0x1
 3295 01da 12       		.uleb128 0x12
 3296 01db 06       		.uleb128 0x6
 3297 01dc 58       		.uleb128 0x58
 3298 01dd 0B       		.uleb128 0xb
 3299 01de 59       		.uleb128 0x59
 3300 01df 05       		.uleb128 0x5
 3301 01e0 00       		.byte	0
 3302 01e1 00       		.byte	0
 3303 01e2 23       		.uleb128 0x23
 3304 01e3 1D       		.uleb128 0x1d
 3305 01e4 01       		.byte	0x1
 3306 01e5 31       		.uleb128 0x31
 3307 01e6 13       		.uleb128 0x13
 3308 01e7 11       		.uleb128 0x11
 3309 01e8 01       		.uleb128 0x1
 3310 01e9 12       		.uleb128 0x12
 3311 01ea 06       		.uleb128 0x6
 3312 01eb 58       		.uleb128 0x58
 3313 01ec 0B       		.uleb128 0xb
 3314 01ed 59       		.uleb128 0x59
 3315 01ee 05       		.uleb128 0x5
 3316 01ef 01       		.uleb128 0x1
 3317 01f0 13       		.uleb128 0x13
 3318 01f1 00       		.byte	0
 3319 01f2 00       		.byte	0
 3320 01f3 24       		.uleb128 0x24
 3321 01f4 34       		.uleb128 0x34
 3322 01f5 00       		.byte	0
 3323 01f6 03       		.uleb128 0x3
 3324 01f7 0E       		.uleb128 0xe
 3325 01f8 3A       		.uleb128 0x3a
 3326 01f9 0B       		.uleb128 0xb
 3327 01fa 3B       		.uleb128 0x3b
 3328 01fb 05       		.uleb128 0x5
 3329 01fc 49       		.uleb128 0x49
 3330 01fd 13       		.uleb128 0x13
 3331 01fe 02       		.uleb128 0x2
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 105


 3332 01ff 18       		.uleb128 0x18
 3333 0200 00       		.byte	0
 3334 0201 00       		.byte	0
 3335 0202 25       		.uleb128 0x25
 3336 0203 2E       		.uleb128 0x2e
 3337 0204 00       		.byte	0
 3338 0205 3F       		.uleb128 0x3f
 3339 0206 19       		.uleb128 0x19
 3340 0207 03       		.uleb128 0x3
 3341 0208 0E       		.uleb128 0xe
 3342 0209 3A       		.uleb128 0x3a
 3343 020a 0B       		.uleb128 0xb
 3344 020b 3B       		.uleb128 0x3b
 3345 020c 05       		.uleb128 0x5
 3346 020d 27       		.uleb128 0x27
 3347 020e 19       		.uleb128 0x19
 3348 020f 49       		.uleb128 0x49
 3349 0210 13       		.uleb128 0x13
 3350 0211 11       		.uleb128 0x11
 3351 0212 01       		.uleb128 0x1
 3352 0213 12       		.uleb128 0x12
 3353 0214 06       		.uleb128 0x6
 3354 0215 40       		.uleb128 0x40
 3355 0216 18       		.uleb128 0x18
 3356 0217 9742     		.uleb128 0x2117
 3357 0219 19       		.uleb128 0x19
 3358 021a 00       		.byte	0
 3359 021b 00       		.byte	0
 3360 021c 26       		.uleb128 0x26
 3361 021d 2E       		.uleb128 0x2e
 3362 021e 01       		.byte	0x1
 3363 021f 3F       		.uleb128 0x3f
 3364 0220 19       		.uleb128 0x19
 3365 0221 03       		.uleb128 0x3
 3366 0222 0E       		.uleb128 0xe
 3367 0223 3A       		.uleb128 0x3a
 3368 0224 0B       		.uleb128 0xb
 3369 0225 3B       		.uleb128 0x3b
 3370 0226 05       		.uleb128 0x5
 3371 0227 27       		.uleb128 0x27
 3372 0228 19       		.uleb128 0x19
 3373 0229 11       		.uleb128 0x11
 3374 022a 01       		.uleb128 0x1
 3375 022b 12       		.uleb128 0x12
 3376 022c 06       		.uleb128 0x6
 3377 022d 40       		.uleb128 0x40
 3378 022e 18       		.uleb128 0x18
 3379 022f 9742     		.uleb128 0x2117
 3380 0231 19       		.uleb128 0x19
 3381 0232 01       		.uleb128 0x1
 3382 0233 13       		.uleb128 0x13
 3383 0234 00       		.byte	0
 3384 0235 00       		.byte	0
 3385 0236 27       		.uleb128 0x27
 3386 0237 34       		.uleb128 0x34
 3387 0238 00       		.byte	0
 3388 0239 03       		.uleb128 0x3
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 106


 3389 023a 0E       		.uleb128 0xe
 3390 023b 3A       		.uleb128 0x3a
 3391 023c 0B       		.uleb128 0xb
 3392 023d 3B       		.uleb128 0x3b
 3393 023e 0B       		.uleb128 0xb
 3394 023f 49       		.uleb128 0x49
 3395 0240 13       		.uleb128 0x13
 3396 0241 3F       		.uleb128 0x3f
 3397 0242 19       		.uleb128 0x19
 3398 0243 3C       		.uleb128 0x3c
 3399 0244 19       		.uleb128 0x19
 3400 0245 00       		.byte	0
 3401 0246 00       		.byte	0
 3402 0247 28       		.uleb128 0x28
 3403 0248 26       		.uleb128 0x26
 3404 0249 00       		.byte	0
 3405 024a 49       		.uleb128 0x49
 3406 024b 13       		.uleb128 0x13
 3407 024c 00       		.byte	0
 3408 024d 00       		.byte	0
 3409 024e 29       		.uleb128 0x29
 3410 024f 34       		.uleb128 0x34
 3411 0250 00       		.byte	0
 3412 0251 03       		.uleb128 0x3
 3413 0252 0E       		.uleb128 0xe
 3414 0253 3A       		.uleb128 0x3a
 3415 0254 0B       		.uleb128 0xb
 3416 0255 3B       		.uleb128 0x3b
 3417 0256 0B       		.uleb128 0xb
 3418 0257 49       		.uleb128 0x49
 3419 0258 13       		.uleb128 0x13
 3420 0259 3F       		.uleb128 0x3f
 3421 025a 19       		.uleb128 0x19
 3422 025b 02       		.uleb128 0x2
 3423 025c 18       		.uleb128 0x18
 3424 025d 00       		.byte	0
 3425 025e 00       		.byte	0
 3426 025f 00       		.byte	0
 3427              		.section	.debug_loc,"",%progbits
 3428              	.Ldebug_loc0:
 3429              	.LLST0:
 3430 0000 00000000 		.4byte	.LVL0
 3431 0004 0A000000 		.4byte	.LVL2
 3432 0008 0100     		.2byte	0x1
 3433 000a 50       		.byte	0x50
 3434 000b 0A000000 		.4byte	.LVL2
 3435 000f A6000000 		.4byte	.LVL13
 3436 0013 0400     		.2byte	0x4
 3437 0015 F3       		.byte	0xf3
 3438 0016 01       		.uleb128 0x1
 3439 0017 50       		.byte	0x50
 3440 0018 9F       		.byte	0x9f
 3441 0019 A6000000 		.4byte	.LVL13
 3442 001d A8000000 		.4byte	.LVL14
 3443 0021 0100     		.2byte	0x1
 3444 0023 50       		.byte	0x50
 3445 0024 A8000000 		.4byte	.LVL14
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 107


 3446 0028 DC000000 		.4byte	.LFE47
 3447 002c 0400     		.2byte	0x4
 3448 002e F3       		.byte	0xf3
 3449 002f 01       		.uleb128 0x1
 3450 0030 50       		.byte	0x50
 3451 0031 9F       		.byte	0x9f
 3452 0032 00000000 		.4byte	0
 3453 0036 00000000 		.4byte	0
 3454              	.LLST1:
 3455 003a 00000000 		.4byte	.LVL0
 3456 003e 62000000 		.4byte	.LVL9
 3457 0042 0100     		.2byte	0x1
 3458 0044 51       		.byte	0x51
 3459 0045 62000000 		.4byte	.LVL9
 3460 0049 72000000 		.4byte	.LVL10
 3461 004d 0500     		.2byte	0x5
 3462 004f 03       		.byte	0x3
 3463 0050 00000000 		.4byte	I2C_mstrWrBufPtr
 3464 0054 72000000 		.4byte	.LVL10
 3465 0058 A6000000 		.4byte	.LVL13
 3466 005c 0400     		.2byte	0x4
 3467 005e F3       		.byte	0xf3
 3468 005f 01       		.uleb128 0x1
 3469 0060 51       		.byte	0x51
 3470 0061 9F       		.byte	0x9f
 3471 0062 A6000000 		.4byte	.LVL13
 3472 0066 A8000000 		.4byte	.LVL14
 3473 006a 0100     		.2byte	0x1
 3474 006c 51       		.byte	0x51
 3475 006d A8000000 		.4byte	.LVL14
 3476 0071 DC000000 		.4byte	.LFE47
 3477 0075 0400     		.2byte	0x4
 3478 0077 F3       		.byte	0xf3
 3479 0078 01       		.uleb128 0x1
 3480 0079 51       		.byte	0x51
 3481 007a 9F       		.byte	0x9f
 3482 007b 00000000 		.4byte	0
 3483 007f 00000000 		.4byte	0
 3484              	.LLST2:
 3485 0083 00000000 		.4byte	.LVL0
 3486 0087 5A000000 		.4byte	.LVL7
 3487 008b 0100     		.2byte	0x1
 3488 008d 52       		.byte	0x52
 3489 008e 5A000000 		.4byte	.LVL7
 3490 0092 60000000 		.4byte	.LVL8
 3491 0096 0500     		.2byte	0x5
 3492 0098 03       		.byte	0x3
 3493 0099 00000000 		.4byte	I2C_mstrWrBufSize
 3494 009d 60000000 		.4byte	.LVL8
 3495 00a1 A6000000 		.4byte	.LVL13
 3496 00a5 0400     		.2byte	0x4
 3497 00a7 F3       		.byte	0xf3
 3498 00a8 01       		.uleb128 0x1
 3499 00a9 52       		.byte	0x52
 3500 00aa 9F       		.byte	0x9f
 3501 00ab A6000000 		.4byte	.LVL13
 3502 00af A8000000 		.4byte	.LVL14
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 108


 3503 00b3 0100     		.2byte	0x1
 3504 00b5 52       		.byte	0x52
 3505 00b6 A8000000 		.4byte	.LVL14
 3506 00ba DC000000 		.4byte	.LFE47
 3507 00be 0400     		.2byte	0x4
 3508 00c0 F3       		.byte	0xf3
 3509 00c1 01       		.uleb128 0x1
 3510 00c2 52       		.byte	0x52
 3511 00c3 9F       		.byte	0x9f
 3512 00c4 00000000 		.4byte	0
 3513 00c8 00000000 		.4byte	0
 3514              	.LLST3:
 3515 00cc 00000000 		.4byte	.LVL0
 3516 00d0 76000000 		.4byte	.LVL11
 3517 00d4 0100     		.2byte	0x1
 3518 00d6 53       		.byte	0x53
 3519 00d7 76000000 		.4byte	.LVL11
 3520 00db A6000000 		.4byte	.LVL13
 3521 00df 0400     		.2byte	0x4
 3522 00e1 F3       		.byte	0xf3
 3523 00e2 01       		.uleb128 0x1
 3524 00e3 53       		.byte	0x53
 3525 00e4 9F       		.byte	0x9f
 3526 00e5 A6000000 		.4byte	.LVL13
 3527 00e9 A8000000 		.4byte	.LVL14
 3528 00ed 0100     		.2byte	0x1
 3529 00ef 53       		.byte	0x53
 3530 00f0 A8000000 		.4byte	.LVL14
 3531 00f4 DC000000 		.4byte	.LFE47
 3532 00f8 0400     		.2byte	0x4
 3533 00fa F3       		.byte	0xf3
 3534 00fb 01       		.uleb128 0x1
 3535 00fc 53       		.byte	0x53
 3536 00fd 9F       		.byte	0x9f
 3537 00fe 00000000 		.4byte	0
 3538 0102 00000000 		.4byte	0
 3539              	.LLST4:
 3540 0106 04000000 		.4byte	.LVL1
 3541 010a 24000000 		.4byte	.LVL3
 3542 010e 0200     		.2byte	0x2
 3543 0110 32       		.byte	0x32
 3544 0111 9F       		.byte	0x9f
 3545 0112 24000000 		.4byte	.LVL3
 3546 0116 3E000000 		.4byte	.LVL5
 3547 011a 0200     		.2byte	0x2
 3548 011c 30       		.byte	0x30
 3549 011d 9F       		.byte	0x9f
 3550 011e 3E000000 		.4byte	.LVL5
 3551 0122 44000000 		.4byte	.LVL6
 3552 0126 0200     		.2byte	0x2
 3553 0128 32       		.byte	0x32
 3554 0129 9F       		.byte	0x9f
 3555 012a 44000000 		.4byte	.LVL6
 3556 012e A6000000 		.4byte	.LVL13
 3557 0132 0100     		.2byte	0x1
 3558 0134 50       		.byte	0x50
 3559 0135 A6000000 		.4byte	.LVL13
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 109


 3560 0139 A8000000 		.4byte	.LVL14
 3561 013d 0200     		.2byte	0x2
 3562 013f 32       		.byte	0x32
 3563 0140 9F       		.byte	0x9f
 3564 0141 A8000000 		.4byte	.LVL14
 3565 0145 DC000000 		.4byte	.LFE47
 3566 0149 0100     		.2byte	0x1
 3567 014b 50       		.byte	0x50
 3568 014c 00000000 		.4byte	0
 3569 0150 00000000 		.4byte	0
 3570              	.LLST5:
 3571 0154 24000000 		.4byte	.LVL3
 3572 0158 30000000 		.4byte	.LVL4
 3573 015c 0300     		.2byte	0x3
 3574 015e 08       		.byte	0x8
 3575 015f 7A       		.byte	0x7a
 3576 0160 9F       		.byte	0x9f
 3577 0161 00000000 		.4byte	0
 3578 0165 00000000 		.4byte	0
 3579              	.LLST6:
 3580 0169 9C000000 		.4byte	.LVL12
 3581 016d A6000000 		.4byte	.LVL13
 3582 0171 0300     		.2byte	0x3
 3583 0173 08       		.byte	0x8
 3584 0174 7A       		.byte	0x7a
 3585 0175 9F       		.byte	0x9f
 3586 0176 00000000 		.4byte	0
 3587 017a 00000000 		.4byte	0
 3588              	.LLST7:
 3589 017e 00000000 		.4byte	.LVL15
 3590 0182 0A000000 		.4byte	.LVL17
 3591 0186 0100     		.2byte	0x1
 3592 0188 50       		.byte	0x50
 3593 0189 0A000000 		.4byte	.LVL17
 3594 018d AC000000 		.4byte	.LVL28
 3595 0191 0400     		.2byte	0x4
 3596 0193 F3       		.byte	0xf3
 3597 0194 01       		.uleb128 0x1
 3598 0195 50       		.byte	0x50
 3599 0196 9F       		.byte	0x9f
 3600 0197 AC000000 		.4byte	.LVL28
 3601 019b AE000000 		.4byte	.LVL29
 3602 019f 0100     		.2byte	0x1
 3603 01a1 50       		.byte	0x50
 3604 01a2 AE000000 		.4byte	.LVL29
 3605 01a6 E0000000 		.4byte	.LFE48
 3606 01aa 0400     		.2byte	0x4
 3607 01ac F3       		.byte	0xf3
 3608 01ad 01       		.uleb128 0x1
 3609 01ae 50       		.byte	0x50
 3610 01af 9F       		.byte	0x9f
 3611 01b0 00000000 		.4byte	0
 3612 01b4 00000000 		.4byte	0
 3613              	.LLST8:
 3614 01b8 00000000 		.4byte	.LVL15
 3615 01bc 62000000 		.4byte	.LVL24
 3616 01c0 0100     		.2byte	0x1
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 110


 3617 01c2 51       		.byte	0x51
 3618 01c3 62000000 		.4byte	.LVL24
 3619 01c7 78000000 		.4byte	.LVL25
 3620 01cb 0500     		.2byte	0x5
 3621 01cd 03       		.byte	0x3
 3622 01ce 00000000 		.4byte	I2C_mstrRdBufPtr
 3623 01d2 78000000 		.4byte	.LVL25
 3624 01d6 AC000000 		.4byte	.LVL28
 3625 01da 0400     		.2byte	0x4
 3626 01dc F3       		.byte	0xf3
 3627 01dd 01       		.uleb128 0x1
 3628 01de 51       		.byte	0x51
 3629 01df 9F       		.byte	0x9f
 3630 01e0 AC000000 		.4byte	.LVL28
 3631 01e4 AE000000 		.4byte	.LVL29
 3632 01e8 0100     		.2byte	0x1
 3633 01ea 51       		.byte	0x51
 3634 01eb AE000000 		.4byte	.LVL29
 3635 01ef E0000000 		.4byte	.LFE48
 3636 01f3 0400     		.2byte	0x4
 3637 01f5 F3       		.byte	0xf3
 3638 01f6 01       		.uleb128 0x1
 3639 01f7 51       		.byte	0x51
 3640 01f8 9F       		.byte	0x9f
 3641 01f9 00000000 		.4byte	0
 3642 01fd 00000000 		.4byte	0
 3643              	.LLST9:
 3644 0201 00000000 		.4byte	.LVL15
 3645 0205 5A000000 		.4byte	.LVL22
 3646 0209 0100     		.2byte	0x1
 3647 020b 52       		.byte	0x52
 3648 020c 5A000000 		.4byte	.LVL22
 3649 0210 60000000 		.4byte	.LVL23
 3650 0214 0500     		.2byte	0x5
 3651 0216 03       		.byte	0x3
 3652 0217 00000000 		.4byte	I2C_mstrRdBufSize
 3653 021b 60000000 		.4byte	.LVL23
 3654 021f AC000000 		.4byte	.LVL28
 3655 0223 0400     		.2byte	0x4
 3656 0225 F3       		.byte	0xf3
 3657 0226 01       		.uleb128 0x1
 3658 0227 52       		.byte	0x52
 3659 0228 9F       		.byte	0x9f
 3660 0229 AC000000 		.4byte	.LVL28
 3661 022d AE000000 		.4byte	.LVL29
 3662 0231 0100     		.2byte	0x1
 3663 0233 52       		.byte	0x52
 3664 0234 AE000000 		.4byte	.LVL29
 3665 0238 E0000000 		.4byte	.LFE48
 3666 023c 0400     		.2byte	0x4
 3667 023e F3       		.byte	0xf3
 3668 023f 01       		.uleb128 0x1
 3669 0240 52       		.byte	0x52
 3670 0241 9F       		.byte	0x9f
 3671 0242 00000000 		.4byte	0
 3672 0246 00000000 		.4byte	0
 3673              	.LLST10:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 111


 3674 024a 00000000 		.4byte	.LVL15
 3675 024e 7C000000 		.4byte	.LVL26
 3676 0252 0100     		.2byte	0x1
 3677 0254 53       		.byte	0x53
 3678 0255 7C000000 		.4byte	.LVL26
 3679 0259 AC000000 		.4byte	.LVL28
 3680 025d 0400     		.2byte	0x4
 3681 025f F3       		.byte	0xf3
 3682 0260 01       		.uleb128 0x1
 3683 0261 53       		.byte	0x53
 3684 0262 9F       		.byte	0x9f
 3685 0263 AC000000 		.4byte	.LVL28
 3686 0267 AE000000 		.4byte	.LVL29
 3687 026b 0100     		.2byte	0x1
 3688 026d 53       		.byte	0x53
 3689 026e AE000000 		.4byte	.LVL29
 3690 0272 E0000000 		.4byte	.LFE48
 3691 0276 0400     		.2byte	0x4
 3692 0278 F3       		.byte	0xf3
 3693 0279 01       		.uleb128 0x1
 3694 027a 53       		.byte	0x53
 3695 027b 9F       		.byte	0x9f
 3696 027c 00000000 		.4byte	0
 3697 0280 00000000 		.4byte	0
 3698              	.LLST11:
 3699 0284 04000000 		.4byte	.LVL16
 3700 0288 24000000 		.4byte	.LVL18
 3701 028c 0200     		.2byte	0x2
 3702 028e 32       		.byte	0x32
 3703 028f 9F       		.byte	0x9f
 3704 0290 24000000 		.4byte	.LVL18
 3705 0294 3E000000 		.4byte	.LVL20
 3706 0298 0200     		.2byte	0x2
 3707 029a 30       		.byte	0x30
 3708 029b 9F       		.byte	0x9f
 3709 029c 3E000000 		.4byte	.LVL20
 3710 02a0 44000000 		.4byte	.LVL21
 3711 02a4 0200     		.2byte	0x2
 3712 02a6 32       		.byte	0x32
 3713 02a7 9F       		.byte	0x9f
 3714 02a8 44000000 		.4byte	.LVL21
 3715 02ac AC000000 		.4byte	.LVL28
 3716 02b0 0100     		.2byte	0x1
 3717 02b2 50       		.byte	0x50
 3718 02b3 AC000000 		.4byte	.LVL28
 3719 02b7 AE000000 		.4byte	.LVL29
 3720 02bb 0200     		.2byte	0x2
 3721 02bd 32       		.byte	0x32
 3722 02be 9F       		.byte	0x9f
 3723 02bf AE000000 		.4byte	.LVL29
 3724 02c3 E0000000 		.4byte	.LFE48
 3725 02c7 0100     		.2byte	0x1
 3726 02c9 50       		.byte	0x50
 3727 02ca 00000000 		.4byte	0
 3728 02ce 00000000 		.4byte	0
 3729              	.LLST12:
 3730 02d2 24000000 		.4byte	.LVL18
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 112


 3731 02d6 30000000 		.4byte	.LVL19
 3732 02da 0300     		.2byte	0x3
 3733 02dc 08       		.byte	0x8
 3734 02dd 7A       		.byte	0x7a
 3735 02de 9F       		.byte	0x9f
 3736 02df 00000000 		.4byte	0
 3737 02e3 00000000 		.4byte	0
 3738              	.LLST13:
 3739 02e7 A2000000 		.4byte	.LVL27
 3740 02eb AC000000 		.4byte	.LVL28
 3741 02ef 0300     		.2byte	0x3
 3742 02f1 08       		.byte	0x8
 3743 02f2 7A       		.byte	0x7a
 3744 02f3 9F       		.byte	0x9f
 3745 02f4 00000000 		.4byte	0
 3746 02f8 00000000 		.4byte	0
 3747              	.LLST14:
 3748 02fc 00000000 		.4byte	.LVL30
 3749 0300 26000000 		.4byte	.LVL34
 3750 0304 0100     		.2byte	0x1
 3751 0306 50       		.byte	0x50
 3752 0307 26000000 		.4byte	.LVL34
 3753 030b 28000000 		.4byte	.LVL35
 3754 030f 0400     		.2byte	0x4
 3755 0311 F3       		.byte	0xf3
 3756 0312 01       		.uleb128 0x1
 3757 0313 50       		.byte	0x50
 3758 0314 9F       		.byte	0x9f
 3759 0315 28000000 		.4byte	.LVL35
 3760 0319 30000000 		.4byte	.LVL36
 3761 031d 0100     		.2byte	0x1
 3762 031f 50       		.byte	0x50
 3763 0320 32000000 		.4byte	.LVL37
 3764 0324 7A000000 		.4byte	.LVL39
 3765 0328 0100     		.2byte	0x1
 3766 032a 50       		.byte	0x50
 3767 032b 7C000000 		.4byte	.LVL40
 3768 032f 7E000000 		.4byte	.LVL41
 3769 0333 0100     		.2byte	0x1
 3770 0335 50       		.byte	0x50
 3771 0336 7E000000 		.4byte	.LVL41
 3772 033a 80000000 		.4byte	.LVL42
 3773 033e 0400     		.2byte	0x4
 3774 0340 F3       		.byte	0xf3
 3775 0341 01       		.uleb128 0x1
 3776 0342 50       		.byte	0x50
 3777 0343 9F       		.byte	0x9f
 3778 0344 80000000 		.4byte	.LVL42
 3779 0348 82000000 		.4byte	.LVL43
 3780 034c 0100     		.2byte	0x1
 3781 034e 50       		.byte	0x50
 3782 034f 82000000 		.4byte	.LVL43
 3783 0353 84000000 		.4byte	.LVL44
 3784 0357 0400     		.2byte	0x4
 3785 0359 F3       		.byte	0xf3
 3786 035a 01       		.uleb128 0x1
 3787 035b 50       		.byte	0x50
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 113


 3788 035c 9F       		.byte	0x9f
 3789 035d 84000000 		.4byte	.LVL44
 3790 0361 86000000 		.4byte	.LVL45
 3791 0365 0100     		.2byte	0x1
 3792 0367 50       		.byte	0x50
 3793 0368 00000000 		.4byte	0
 3794 036c 00000000 		.4byte	0
 3795              	.LLST15:
 3796 0370 02000000 		.4byte	.LVL31
 3797 0374 78000000 		.4byte	.LVL38
 3798 0378 0200     		.2byte	0x2
 3799 037a 32       		.byte	0x32
 3800 037b 9F       		.byte	0x9f
 3801 037c 78000000 		.4byte	.LVL38
 3802 0380 7C000000 		.4byte	.LVL40
 3803 0384 0200     		.2byte	0x2
 3804 0386 33       		.byte	0x33
 3805 0387 9F       		.byte	0x9f
 3806 0388 7C000000 		.4byte	.LVL40
 3807 038c 86000000 		.4byte	.LVL45
 3808 0390 0200     		.2byte	0x2
 3809 0392 32       		.byte	0x32
 3810 0393 9F       		.byte	0x9f
 3811 0394 86000000 		.4byte	.LVL45
 3812 0398 A4000000 		.4byte	.LFE49
 3813 039c 0100     		.2byte	0x1
 3814 039e 50       		.byte	0x50
 3815 039f 00000000 		.4byte	0
 3816 03a3 00000000 		.4byte	0
 3817              	.LLST16:
 3818 03a7 12000000 		.4byte	.LVL32
 3819 03ab 24000000 		.4byte	.LVL33
 3820 03af 0300     		.2byte	0x3
 3821 03b1 08       		.byte	0x8
 3822 03b2 7A       		.byte	0x7a
 3823 03b3 9F       		.byte	0x9f
 3824 03b4 00000000 		.4byte	0
 3825 03b8 00000000 		.4byte	0
 3826              	.LLST17:
 3827 03bc 00000000 		.4byte	.LVL46
 3828 03c0 0A000000 		.4byte	.LVL47
 3829 03c4 0100     		.2byte	0x1
 3830 03c6 50       		.byte	0x50
 3831 03c7 0A000000 		.4byte	.LVL47
 3832 03cb 0C000000 		.4byte	.LVL48
 3833 03cf 0400     		.2byte	0x4
 3834 03d1 F3       		.byte	0xf3
 3835 03d2 01       		.uleb128 0x1
 3836 03d3 50       		.byte	0x50
 3837 03d4 9F       		.byte	0x9f
 3838 03d5 0C000000 		.4byte	.LVL48
 3839 03d9 14000000 		.4byte	.LVL49
 3840 03dd 0100     		.2byte	0x1
 3841 03df 50       		.byte	0x50
 3842 03e0 16000000 		.4byte	.LVL50
 3843 03e4 5E000000 		.4byte	.LVL52
 3844 03e8 0100     		.2byte	0x1
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 114


 3845 03ea 50       		.byte	0x50
 3846 03eb 60000000 		.4byte	.LVL53
 3847 03ef 62000000 		.4byte	.LVL54
 3848 03f3 0100     		.2byte	0x1
 3849 03f5 50       		.byte	0x50
 3850 03f6 62000000 		.4byte	.LVL54
 3851 03fa 64000000 		.4byte	.LVL55
 3852 03fe 0400     		.2byte	0x4
 3853 0400 F3       		.byte	0xf3
 3854 0401 01       		.uleb128 0x1
 3855 0402 50       		.byte	0x50
 3856 0403 9F       		.byte	0x9f
 3857 0404 64000000 		.4byte	.LVL55
 3858 0408 66000000 		.4byte	.LVL56
 3859 040c 0100     		.2byte	0x1
 3860 040e 50       		.byte	0x50
 3861 040f 00000000 		.4byte	0
 3862 0413 00000000 		.4byte	0
 3863              	.LLST18:
 3864 0417 00000000 		.4byte	.LVL46
 3865 041b 5C000000 		.4byte	.LVL51
 3866 041f 0200     		.2byte	0x2
 3867 0421 32       		.byte	0x32
 3868 0422 9F       		.byte	0x9f
 3869 0423 5C000000 		.4byte	.LVL51
 3870 0427 60000000 		.4byte	.LVL53
 3871 042b 0200     		.2byte	0x2
 3872 042d 33       		.byte	0x33
 3873 042e 9F       		.byte	0x9f
 3874 042f 60000000 		.4byte	.LVL53
 3875 0433 66000000 		.4byte	.LVL56
 3876 0437 0200     		.2byte	0x2
 3877 0439 32       		.byte	0x32
 3878 043a 9F       		.byte	0x9f
 3879 043b 66000000 		.4byte	.LVL56
 3880 043f 80000000 		.4byte	.LFE50
 3881 0443 0100     		.2byte	0x1
 3882 0445 50       		.byte	0x50
 3883 0446 00000000 		.4byte	0
 3884 044a 00000000 		.4byte	0
 3885              	.LLST19:
 3886 044e 00000000 		.4byte	.LVL57
 3887 0452 38000000 		.4byte	.LVL58
 3888 0456 0200     		.2byte	0x2
 3889 0458 32       		.byte	0x32
 3890 0459 9F       		.byte	0x9f
 3891 045a 38000000 		.4byte	.LVL58
 3892 045e 50000000 		.4byte	.LFE51
 3893 0462 0100     		.2byte	0x1
 3894 0464 50       		.byte	0x50
 3895 0465 00000000 		.4byte	0
 3896 0469 00000000 		.4byte	0
 3897              	.LLST20:
 3898 046d 00000000 		.4byte	.LVL59
 3899 0471 44000000 		.4byte	.LVL61
 3900 0475 0100     		.2byte	0x1
 3901 0477 50       		.byte	0x50
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 115


 3902 0478 44000000 		.4byte	.LVL61
 3903 047c 46000000 		.4byte	.LVL62
 3904 0480 0400     		.2byte	0x4
 3905 0482 F3       		.byte	0xf3
 3906 0483 01       		.uleb128 0x1
 3907 0484 50       		.byte	0x50
 3908 0485 9F       		.byte	0x9f
 3909 0486 46000000 		.4byte	.LVL62
 3910 048a 4E000000 		.4byte	.LVL64
 3911 048e 0100     		.2byte	0x1
 3912 0490 50       		.byte	0x50
 3913 0491 4E000000 		.4byte	.LVL64
 3914 0495 50000000 		.4byte	.LVL65
 3915 0499 0400     		.2byte	0x4
 3916 049b F3       		.byte	0xf3
 3917 049c 01       		.uleb128 0x1
 3918 049d 50       		.byte	0x50
 3919 049e 9F       		.byte	0x9f
 3920 049f 50000000 		.4byte	.LVL65
 3921 04a3 52000000 		.4byte	.LVL66
 3922 04a7 0100     		.2byte	0x1
 3923 04a9 50       		.byte	0x50
 3924 04aa 52000000 		.4byte	.LVL66
 3925 04ae 6C000000 		.4byte	.LFE52
 3926 04b2 0400     		.2byte	0x4
 3927 04b4 F3       		.byte	0xf3
 3928 04b5 01       		.uleb128 0x1
 3929 04b6 50       		.byte	0x50
 3930 04b7 9F       		.byte	0x9f
 3931 04b8 00000000 		.4byte	0
 3932 04bc 00000000 		.4byte	0
 3933              	.LLST21:
 3934 04c0 00000000 		.4byte	.LVL59
 3935 04c4 42000000 		.4byte	.LVL60
 3936 04c8 0200     		.2byte	0x2
 3937 04ca 32       		.byte	0x32
 3938 04cb 9F       		.byte	0x9f
 3939 04cc 42000000 		.4byte	.LVL60
 3940 04d0 46000000 		.4byte	.LVL62
 3941 04d4 0200     		.2byte	0x2
 3942 04d6 30       		.byte	0x30
 3943 04d7 9F       		.byte	0x9f
 3944 04d8 46000000 		.4byte	.LVL62
 3945 04dc 4C000000 		.4byte	.LVL63
 3946 04e0 0200     		.2byte	0x2
 3947 04e2 32       		.byte	0x32
 3948 04e3 9F       		.byte	0x9f
 3949 04e4 4C000000 		.4byte	.LVL63
 3950 04e8 50000000 		.4byte	.LVL65
 3951 04ec 0200     		.2byte	0x2
 3952 04ee 33       		.byte	0x33
 3953 04ef 9F       		.byte	0x9f
 3954 04f0 50000000 		.4byte	.LVL65
 3955 04f4 52000000 		.4byte	.LVL66
 3956 04f8 0200     		.2byte	0x2
 3957 04fa 32       		.byte	0x32
 3958 04fb 9F       		.byte	0x9f
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 116


 3959 04fc 52000000 		.4byte	.LVL66
 3960 0500 6C000000 		.4byte	.LFE52
 3961 0504 0100     		.2byte	0x1
 3962 0506 50       		.byte	0x50
 3963 0507 00000000 		.4byte	0
 3964 050b 00000000 		.4byte	0
 3965              	.LLST22:
 3966 050f 00000000 		.4byte	.LVL67
 3967 0513 6A000000 		.4byte	.LVL71
 3968 0517 0100     		.2byte	0x1
 3969 0519 50       		.byte	0x50
 3970 051a 6A000000 		.4byte	.LVL71
 3971 051e 84000000 		.4byte	.LFE53
 3972 0522 0400     		.2byte	0x4
 3973 0524 F3       		.byte	0xf3
 3974 0525 01       		.uleb128 0x1
 3975 0526 50       		.byte	0x50
 3976 0527 9F       		.byte	0x9f
 3977 0528 00000000 		.4byte	0
 3978 052c 00000000 		.4byte	0
 3979              	.LLST23:
 3980 0530 00000000 		.4byte	.LVL67
 3981 0534 3E000000 		.4byte	.LVL68
 3982 0538 0200     		.2byte	0x2
 3983 053a 30       		.byte	0x30
 3984 053b 9F       		.byte	0x9f
 3985 053c 3E000000 		.4byte	.LVL68
 3986 0540 66000000 		.4byte	.LVL69
 3987 0544 0100     		.2byte	0x1
 3988 0546 52       		.byte	0x52
 3989 0547 66000000 		.4byte	.LVL69
 3990 054b 68000000 		.4byte	.LVL70
 3991 054f 0200     		.2byte	0x2
 3992 0551 30       		.byte	0x30
 3993 0552 9F       		.byte	0x9f
 3994 0553 68000000 		.4byte	.LVL70
 3995 0557 84000000 		.4byte	.LFE53
 3996 055b 0100     		.2byte	0x1
 3997 055d 52       		.byte	0x52
 3998 055e 00000000 		.4byte	0
 3999 0562 00000000 		.4byte	0
 4000              	.LLST24:
 4001 0566 18000000 		.4byte	.LVL74
 4002 056a 24000000 		.4byte	.LVL75
 4003 056e 0100     		.2byte	0x1
 4004 0570 50       		.byte	0x50
 4005 0571 26000000 		.4byte	.LVL76
 4006 0575 3C000000 		.4byte	.LFE54
 4007 0579 0100     		.2byte	0x1
 4008 057b 50       		.byte	0x50
 4009 057c 00000000 		.4byte	0
 4010 0580 00000000 		.4byte	0
 4011              	.LLST25:
 4012 0584 00000000 		.4byte	.LVL72
 4013 0588 12000000 		.4byte	.LVL73
 4014 058c 0300     		.2byte	0x3
 4015 058e 08       		.byte	0x8
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 117


 4016 058f 7A       		.byte	0x7a
 4017 0590 9F       		.byte	0x9f
 4018 0591 00000000 		.4byte	0
 4019 0595 00000000 		.4byte	0
 4020              	.LLST26:
 4021 0599 26000000 		.4byte	.LVL76
 4022 059d 2E000000 		.4byte	.LVL77
 4023 05a1 0300     		.2byte	0x3
 4024 05a3 08       		.byte	0x8
 4025 05a4 7A       		.byte	0x7a
 4026 05a5 9F       		.byte	0x9f
 4027 05a6 00000000 		.4byte	0
 4028 05aa 00000000 		.4byte	0
 4029              	.LLST27:
 4030 05ae 02000000 		.4byte	.LVL78
 4031 05b2 14000000 		.4byte	.LVL79
 4032 05b6 0300     		.2byte	0x3
 4033 05b8 08       		.byte	0x8
 4034 05b9 7A       		.byte	0x7a
 4035 05ba 9F       		.byte	0x9f
 4036 05bb 00000000 		.4byte	0
 4037 05bf 00000000 		.4byte	0
 4038              	.LLST28:
 4039 05c3 1E000000 		.4byte	.LVL81
 4040 05c7 20000000 		.4byte	.LVL82
 4041 05cb 0300     		.2byte	0x3
 4042 05cd 08       		.byte	0x8
 4043 05ce 7A       		.byte	0x7a
 4044 05cf 9F       		.byte	0x9f
 4045 05d0 00000000 		.4byte	0
 4046 05d4 00000000 		.4byte	0
 4047              	.LLST29:
 4048 05d8 02000000 		.4byte	.LVL83
 4049 05dc 14000000 		.4byte	.LVL84
 4050 05e0 0300     		.2byte	0x3
 4051 05e2 08       		.byte	0x8
 4052 05e3 7A       		.byte	0x7a
 4053 05e4 9F       		.byte	0x9f
 4054 05e5 00000000 		.4byte	0
 4055 05e9 00000000 		.4byte	0
 4056              	.LLST30:
 4057 05ed 24000000 		.4byte	.LVL85
 4058 05f1 26000000 		.4byte	.LVL86
 4059 05f5 0300     		.2byte	0x3
 4060 05f7 08       		.byte	0x8
 4061 05f8 7A       		.byte	0x7a
 4062 05f9 9F       		.byte	0x9f
 4063 05fa 00000000 		.4byte	0
 4064 05fe 00000000 		.4byte	0
 4065              	.LLST31:
 4066 0602 02000000 		.4byte	.LVL87
 4067 0606 14000000 		.4byte	.LVL88
 4068 060a 0300     		.2byte	0x3
 4069 060c 08       		.byte	0x8
 4070 060d 7A       		.byte	0x7a
 4071 060e 9F       		.byte	0x9f
 4072 060f 00000000 		.4byte	0
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 118


 4073 0613 00000000 		.4byte	0
 4074              	.LLST32:
 4075 0617 24000000 		.4byte	.LVL89
 4076 061b 26000000 		.4byte	.LVL90
 4077 061f 0300     		.2byte	0x3
 4078 0621 08       		.byte	0x8
 4079 0622 7A       		.byte	0x7a
 4080 0623 9F       		.byte	0x9f
 4081 0624 00000000 		.4byte	0
 4082 0628 00000000 		.4byte	0
 4083              		.section	.debug_aranges,"",%progbits
 4084 0000 7C000000 		.4byte	0x7c
 4085 0004 0200     		.2byte	0x2
 4086 0006 00000000 		.4byte	.Ldebug_info0
 4087 000a 04       		.byte	0x4
 4088 000b 00       		.byte	0
 4089 000c 0000     		.2byte	0
 4090 000e 0000     		.2byte	0
 4091 0010 00000000 		.4byte	.LFB47
 4092 0014 DC000000 		.4byte	.LFE47-.LFB47
 4093 0018 00000000 		.4byte	.LFB48
 4094 001c E0000000 		.4byte	.LFE48-.LFB48
 4095 0020 00000000 		.4byte	.LFB49
 4096 0024 A4000000 		.4byte	.LFE49-.LFB49
 4097 0028 00000000 		.4byte	.LFB50
 4098 002c 80000000 		.4byte	.LFE50-.LFB50
 4099 0030 00000000 		.4byte	.LFB51
 4100 0034 50000000 		.4byte	.LFE51-.LFB51
 4101 0038 00000000 		.4byte	.LFB52
 4102 003c 6C000000 		.4byte	.LFE52-.LFB52
 4103 0040 00000000 		.4byte	.LFB53
 4104 0044 84000000 		.4byte	.LFE53-.LFB53
 4105 0048 00000000 		.4byte	.LFB54
 4106 004c 3C000000 		.4byte	.LFE54-.LFB54
 4107 0050 00000000 		.4byte	.LFB55
 4108 0054 2C000000 		.4byte	.LFE55-.LFB55
 4109 0058 00000000 		.4byte	.LFB56
 4110 005c 0C000000 		.4byte	.LFE56-.LFB56
 4111 0060 00000000 		.4byte	.LFB57
 4112 0064 0C000000 		.4byte	.LFE57-.LFB57
 4113 0068 00000000 		.4byte	.LFB58
 4114 006c 34000000 		.4byte	.LFE58-.LFB58
 4115 0070 00000000 		.4byte	.LFB59
 4116 0074 34000000 		.4byte	.LFE59-.LFB59
 4117 0078 00000000 		.4byte	0
 4118 007c 00000000 		.4byte	0
 4119              		.section	.debug_ranges,"",%progbits
 4120              	.Ldebug_ranges0:
 4121 0000 00000000 		.4byte	.LFB47
 4122 0004 DC000000 		.4byte	.LFE47
 4123 0008 00000000 		.4byte	.LFB48
 4124 000c E0000000 		.4byte	.LFE48
 4125 0010 00000000 		.4byte	.LFB49
 4126 0014 A4000000 		.4byte	.LFE49
 4127 0018 00000000 		.4byte	.LFB50
 4128 001c 80000000 		.4byte	.LFE50
 4129 0020 00000000 		.4byte	.LFB51
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 119


 4130 0024 50000000 		.4byte	.LFE51
 4131 0028 00000000 		.4byte	.LFB52
 4132 002c 6C000000 		.4byte	.LFE52
 4133 0030 00000000 		.4byte	.LFB53
 4134 0034 84000000 		.4byte	.LFE53
 4135 0038 00000000 		.4byte	.LFB54
 4136 003c 3C000000 		.4byte	.LFE54
 4137 0040 00000000 		.4byte	.LFB55
 4138 0044 2C000000 		.4byte	.LFE55
 4139 0048 00000000 		.4byte	.LFB56
 4140 004c 0C000000 		.4byte	.LFE56
 4141 0050 00000000 		.4byte	.LFB57
 4142 0054 0C000000 		.4byte	.LFE57
 4143 0058 00000000 		.4byte	.LFB58
 4144 005c 34000000 		.4byte	.LFE58
 4145 0060 00000000 		.4byte	.LFB59
 4146 0064 34000000 		.4byte	.LFE59
 4147 0068 00000000 		.4byte	0
 4148 006c 00000000 		.4byte	0
 4149              		.section	.debug_line,"",%progbits
 4150              	.Ldebug_line0:
 4151 0000 CA040000 		.section	.debug_str,"MS",%progbits,1
 4151      02005C02 
 4151      00000201 
 4151      FB0E0D00 
 4151      01010101 
 4152              	.LASF106:
 4153 0000 70726F74 		.ascii	"protBusMasterMask\000"
 4153      4275734D 
 4153      61737465 
 4153      724D6173 
 4153      6B00
 4154              	.LASF65:
 4155 0012 49435052 		.ascii	"ICPR\000"
 4155      00
 4156              	.LASF183:
 4157 0017 61636B6E 		.ascii	"acknNak\000"
 4157      4E616B00 
 4158              	.LASF116:
 4159 001f 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
 4159      6843746C 
 4159      4D61696E 
 4159      57733346 
 4159      72657100 
 4160              	.LASF138:
 4161 0033 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 4161      50727443 
 4161      6667496E 
 4161      4F666673 
 4161      657400
 4162              	.LASF21:
 4163 0046 4E766963 		.ascii	"NvicMux15_IRQn\000"
 4163      4D757831 
 4163      355F4952 
 4163      516E00
 4164              	.LASF82:
 4165 0055 63727970 		.ascii	"cryptoVersion\000"
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 120


 4165      746F5665 
 4165      7273696F 
 4165      6E00
 4166              	.LASF100:
 4167 0063 70657269 		.ascii	"periClockNr\000"
 4167      436C6F63 
 4167      6B4E7200 
 4168              	.LASF78:
 4169 006f 70617373 		.ascii	"passBase\000"
 4169      42617365 
 4169      00
 4170              	.LASF0:
 4171 0078 52657365 		.ascii	"Reset_IRQn\000"
 4171      745F4952 
 4171      516E00
 4172              	.LASF91:
 4173 0083 63707573 		.ascii	"cpussIpcIrqNr\000"
 4173      73497063 
 4173      4972714E 
 4173      7200
 4174              	.LASF43:
 4175 0091 5F5F7569 		.ascii	"__uint8_t\000"
 4175      6E74385F 
 4175      7400
 4176              	.LASF135:
 4177 009b 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 4177      44697632 
 4177      345F3543 
 4177      746C4F66 
 4177      66736574 
 4178              	.LASF19:
 4179 00b0 4E766963 		.ascii	"NvicMux13_IRQn\000"
 4179      4D757831 
 4179      335F4952 
 4179      516E00
 4180              	.LASF142:
 4181 00bf 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 4181      73436D34 
 4181      436C6F63 
 4181      6B43746C 
 4181      4F666673 
 4182              	.LASF196:
 4183 00d6 4932435F 		.ascii	"I2C_mstrRdBufSize\000"
 4183      6D737472 
 4183      52644275 
 4183      6653697A 
 4183      6500
 4184              	.LASF71:
 4185 00e8 63707573 		.ascii	"cpussBase\000"
 4185      73426173 
 4185      6500
 4186              	.LASF32:
 4187 00f2 4E766963 		.ascii	"NvicMux26_IRQn\000"
 4187      4D757832 
 4187      365F4952 
 4187      516E00
 4188              	.LASF120:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 121


 4189 0101 64774368 		.ascii	"dwChCtlPrioPos\000"
 4189      43746C50 
 4189      72696F50 
 4189      6F7300
 4190              	.LASF200:
 4191 0110 4932435F 		.ascii	"I2C_mstrWrBufIndex\000"
 4191      6D737472 
 4191      57724275 
 4191      66496E64 
 4191      657800
 4192              	.LASF182:
 4193 0123 4932435F 		.ascii	"I2C_MasterReadByte\000"
 4193      4D617374 
 4193      65725265 
 4193      61644279 
 4193      746500
 4194              	.LASF52:
 4195 0136 6C6F6E67 		.ascii	"long long unsigned int\000"
 4195      206C6F6E 
 4195      6720756E 
 4195      7369676E 
 4195      65642069 
 4196              	.LASF181:
 4197 014d 74686542 		.ascii	"theByte\000"
 4197      79746500 
 4198              	.LASF124:
 4199 0155 70657269 		.ascii	"periTrCmdOffset\000"
 4199      5472436D 
 4199      644F6666 
 4199      73657400 
 4200              	.LASF148:
 4201 0165 63707573 		.ascii	"cpussSysTickCtlOffset\000"
 4201      73537973 
 4201      5469636B 
 4201      43746C4F 
 4201      66667365 
 4202              	.LASF63:
 4203 017b 49535052 		.ascii	"ISPR\000"
 4203      00
 4204              	.LASF30:
 4205 0180 4E766963 		.ascii	"NvicMux24_IRQn\000"
 4205      4D757832 
 4205      345F4952 
 4205      516E00
 4206              	.LASF109:
 4207 018f 666C6173 		.ascii	"flashPipeRequired\000"
 4207      68506970 
 4207      65526571 
 4207      75697265 
 4207      6400
 4208              	.LASF139:
 4209 01a1 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
 4209      50727443 
 4209      66674F75 
 4209      744F6666 
 4209      73657400 
 4210              	.LASF177:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 122


 4211 01b5 525F6E57 		.ascii	"R_nW\000"
 4211      00
 4212              	.LASF55:
 4213 01ba 696E7431 		.ascii	"int16_t\000"
 4213      365F7400 
 4214              	.LASF51:
 4215 01c2 6C6F6E67 		.ascii	"long long int\000"
 4215      206C6F6E 
 4215      6720696E 
 4215      7400
 4216              	.LASF41:
 4217 01d0 7369676E 		.ascii	"signed char\000"
 4217      65642063 
 4217      68617200 
 4218              	.LASF129:
 4219 01dc 70657269 		.ascii	"periDivCmdTypeSelPos\000"
 4219      44697643 
 4219      6D645479 
 4219      70655365 
 4219      6C506F73 
 4220              	.LASF22:
 4221 01f1 4E766963 		.ascii	"NvicMux16_IRQn\000"
 4221      4D757831 
 4221      365F4952 
 4221      516E00
 4222              	.LASF174:
 4223 0200 72644461 		.ascii	"rdData\000"
 4223      746100
 4224              	.LASF72:
 4225 0207 666C6173 		.ascii	"flashcBase\000"
 4225      68634261 
 4225      736500
 4226              	.LASF75:
 4227 0212 70726F74 		.ascii	"protBase\000"
 4227      42617365 
 4227      00
 4228              	.LASF87:
 4229 021b 69706356 		.ascii	"ipcVersion\000"
 4229      65727369 
 4229      6F6E00
 4230              	.LASF149:
 4231 0226 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
 4231      73436D30 
 4231      4E6D6943 
 4231      746C4F66 
 4231      66736574 
 4232              	.LASF9:
 4233 023b 4E766963 		.ascii	"NvicMux3_IRQn\000"
 4233      4D757833 
 4233      5F495251 
 4233      6E00
 4234              	.LASF76:
 4235 0249 6873696F 		.ascii	"hsiomBase\000"
 4235      6D426173 
 4235      6500
 4236              	.LASF202:
 4237 0253 47656E65 		.ascii	"Generated_Source\\PSoC6\\I2C_MASTER.c\000"
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 123


 4237      72617465 
 4237      645F536F 
 4237      75726365 
 4237      5C50536F 
 4238              	.LASF188:
 4239 0277 4932435F 		.ascii	"I2C_MasterGetWriteBufSize\000"
 4239      4D617374 
 4239      65724765 
 4239      74577269 
 4239      74654275 
 4240              	.LASF48:
 4241 0291 6C6F6E67 		.ascii	"long int\000"
 4241      20696E74 
 4241      00
 4242              	.LASF187:
 4243 029a 4932435F 		.ascii	"I2C_MasterGetReadBufSize\000"
 4243      4D617374 
 4243      65724765 
 4243      74526561 
 4243      64427566 
 4244              	.LASF179:
 4245 02b3 4932435F 		.ascii	"I2C_MasterSendStop\000"
 4245      4D617374 
 4245      65725365 
 4245      6E645374 
 4245      6F7000
 4246              	.LASF198:
 4247 02c6 4932435F 		.ascii	"I2C_mstrWrBufPtr\000"
 4247      6D737472 
 4247      57724275 
 4247      66507472 
 4247      00
 4248              	.LASF107:
 4249 02d7 63727970 		.ascii	"cryptoMemSize\000"
 4249      746F4D65 
 4249      6D53697A 
 4249      6500
 4250              	.LASF34:
 4251 02e5 4E766963 		.ascii	"NvicMux28_IRQn\000"
 4251      4D757832 
 4251      385F4952 
 4251      516E00
 4252              	.LASF73:
 4253 02f4 70657269 		.ascii	"periBase\000"
 4253      42617365 
 4253      00
 4254              	.LASF161:
 4255 02fd 75696E74 		.ascii	"uint8\000"
 4255      3800
 4256              	.LASF105:
 4257 0303 73797350 		.ascii	"sysPmSimoPresent\000"
 4257      6D53696D 
 4257      6F507265 
 4257      73656E74 
 4257      00
 4258              	.LASF95:
 4259 0314 63707573 		.ascii	"cpussFmIrq\000"
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 124


 4259      73466D49 
 4259      727100
 4260              	.LASF160:
 4261 031f 646F7562 		.ascii	"double\000"
 4261      6C6500
 4262              	.LASF134:
 4263 0326 70657269 		.ascii	"periDiv16_5CtlOffset\000"
 4263      44697631 
 4263      365F3543 
 4263      746C4F66 
 4263      66736574 
 4264              	.LASF98:
 4265 033b 73727373 		.ascii	"srssNumPll\000"
 4265      4E756D50 
 4265      6C6C00
 4266              	.LASF132:
 4267 0346 70657269 		.ascii	"periDiv8CtlOffset\000"
 4267      44697638 
 4267      43746C4F 
 4267      66667365 
 4267      7400
 4268              	.LASF2:
 4269 0358 48617264 		.ascii	"HardFault_IRQn\000"
 4269      4661756C 
 4269      745F4952 
 4269      516E00
 4270              	.LASF37:
 4271 0367 4E766963 		.ascii	"NvicMux31_IRQn\000"
 4271      4D757833 
 4271      315F4952 
 4271      516E00
 4272              	.LASF23:
 4273 0376 4E766963 		.ascii	"NvicMux17_IRQn\000"
 4273      4D757831 
 4273      375F4952 
 4273      516E00
 4274              	.LASF168:
 4275 0385 5F5F4E56 		.ascii	"__NVIC_DisableIRQ\000"
 4275      49435F44 
 4275      69736162 
 4275      6C654952 
 4275      5100
 4276              	.LASF49:
 4277 0397 5F5F7569 		.ascii	"__uint32_t\000"
 4277      6E743332 
 4277      5F7400
 4278              	.LASF102:
 4279 03a2 70617373 		.ascii	"passSarChannels\000"
 4279      53617243 
 4279      68616E6E 
 4279      656C7300 
 4280              	.LASF180:
 4281 03b2 4932435F 		.ascii	"I2C_MasterWriteByte\000"
 4281      4D617374 
 4281      65725772 
 4281      69746542 
 4281      79746500 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 125


 4282              	.LASF44:
 4283 03c6 5F5F696E 		.ascii	"__int16_t\000"
 4283      7431365F 
 4283      7400
 4284              	.LASF10:
 4285 03d0 4E766963 		.ascii	"NvicMux4_IRQn\000"
 4285      4D757834 
 4285      5F495251 
 4285      6E00
 4286              	.LASF173:
 4287 03de 4932435F 		.ascii	"I2C_MasterReadBuf\000"
 4287      4D617374 
 4287      65725265 
 4287      61644275 
 4287      6600
 4288              	.LASF145:
 4289 03f0 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 4289      73436D34 
 4289      50777243 
 4289      746C4F66 
 4289      66736574 
 4290              	.LASF140:
 4291 0405 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
 4291      50727443 
 4291      66675369 
 4291      6F4F6666 
 4291      73657400 
 4292              	.LASF92:
 4293 0419 63707573 		.ascii	"cpussDwChNr\000"
 4293      73447743 
 4293      684E7200 
 4294              	.LASF53:
 4295 0425 756E7369 		.ascii	"unsigned int\000"
 4295      676E6564 
 4295      20696E74 
 4295      00
 4296              	.LASF26:
 4297 0432 4E766963 		.ascii	"NvicMux20_IRQn\000"
 4297      4D757832 
 4297      305F4952 
 4297      516E00
 4298              	.LASF56:
 4299 0441 75696E74 		.ascii	"uint16_t\000"
 4299      31365F74 
 4299      00
 4300              	.LASF35:
 4301 044a 4E766963 		.ascii	"NvicMux29_IRQn\000"
 4301      4D757832 
 4301      395F4952 
 4301      516E00
 4302              	.LASF125:
 4303 0459 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 4303      5472436D 
 4303      64477253 
 4303      656C4D73 
 4303      6B00
 4304              	.LASF50:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 126


 4305 046b 6C6F6E67 		.ascii	"long unsigned int\000"
 4305      20756E73 
 4305      69676E65 
 4305      6420696E 
 4305      7400
 4306              	.LASF18:
 4307 047d 4E766963 		.ascii	"NvicMux12_IRQn\000"
 4307      4D757831 
 4307      325F4952 
 4307      516E00
 4308              	.LASF90:
 4309 048c 63707573 		.ascii	"cpussIpcNr\000"
 4309      73497063 
 4309      4E7200
 4310              	.LASF77:
 4311 0497 6770696F 		.ascii	"gpioBase\000"
 4311      42617365 
 4311      00
 4312              	.LASF103:
 4313 04a0 65704D6F 		.ascii	"epMonitorNr\000"
 4313      6E69746F 
 4313      724E7200 
 4314              	.LASF175:
 4315 04ac 65727253 		.ascii	"errStatus\000"
 4315      74617475 
 4315      7300
 4316              	.LASF115:
 4317 04b6 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 4317      6843746C 
 4317      4D61696E 
 4317      57733246 
 4317      72657100 
 4318              	.LASF14:
 4319 04ca 4E766963 		.ascii	"NvicMux8_IRQn\000"
 4319      4D757838 
 4319      5F495251 
 4319      6E00
 4320              	.LASF126:
 4321 04d8 70657269 		.ascii	"periTrGrOffset\000"
 4321      54724772 
 4321      4F666673 
 4321      657400
 4322              	.LASF153:
 4323 04e7 63707573 		.ascii	"cpussRam1Ctl0\000"
 4323      7352616D 
 4323      3143746C 
 4323      3000
 4324              	.LASF127:
 4325 04f5 70657269 		.ascii	"periTrGrSize\000"
 4325      54724772 
 4325      53697A65 
 4325      00
 4326              	.LASF85:
 4327 0502 6770696F 		.ascii	"gpioVersion\000"
 4327      56657273 
 4327      696F6E00 
 4328              	.LASF157:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 127


 4329 050e 63795F73 		.ascii	"cy_stc_device_t\000"
 4329      74635F64 
 4329      65766963 
 4329      655F7400 
 4330              	.LASF27:
 4331 051e 4E766963 		.ascii	"NvicMux21_IRQn\000"
 4331      4D757832 
 4331      315F4952 
 4331      516E00
 4332              	.LASF164:
 4333 052d 5F5F4453 		.ascii	"__DSB\000"
 4333      4200
 4334              	.LASF165:
 4335 0533 5F5F4E56 		.ascii	"__NVIC_ClearPendingIRQ\000"
 4335      49435F43 
 4335      6C656172 
 4335      50656E64 
 4335      696E6749 
 4336              	.LASF150:
 4337 054a 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
 4337      73436D34 
 4337      4E6D6943 
 4337      746C4F66 
 4337      66736574 
 4338              	.LASF5:
 4339 055f 53797354 		.ascii	"SysTick_IRQn\000"
 4339      69636B5F 
 4339      4952516E 
 4339      00
 4340              	.LASF146:
 4341 056c 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
 4341      73547269 
 4341      6D52616D 
 4341      43746C4F 
 4341      66667365 
 4342              	.LASF141:
 4343 0582 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
 4343      73436D30 
 4343      436C6F63 
 4343      6B43746C 
 4343      4F666673 
 4344              	.LASF81:
 4345 0599 63707573 		.ascii	"cpussVersion\000"
 4345      73566572 
 4345      73696F6E 
 4345      00
 4346              	.LASF193:
 4347 05a6 4932435F 		.ascii	"I2C_mstrStatus\000"
 4347      6D737472 
 4347      53746174 
 4347      757300
 4348              	.LASF167:
 4349 05b5 4952516E 		.ascii	"IRQn\000"
 4349      00
 4350              	.LASF88:
 4351 05ba 70657269 		.ascii	"periVersion\000"
 4351      56657273 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 128


 4351      696F6E00 
 4352              	.LASF144:
 4353 05c6 63707573 		.ascii	"cpussCm0StatusOffset\000"
 4353      73436D30 
 4353      53746174 
 4353      75734F66 
 4353      66736574 
 4354              	.LASF203:
 4355 05db 433A5C55 		.ascii	"C:\\Users\\shizh\\Desktop\\ECMO\\ecmo_psoc6_ws\\CY8"
 4355      73657273 
 4355      5C736869 
 4355      7A685C44 
 4355      65736B74 
 4356 0608 4350524F 		.ascii	"CPROTO-063-BLE_Master.cydsn\000"
 4356      544F2D30 
 4356      36332D42 
 4356      4C455F4D 
 4356      61737465 
 4357              	.LASF57:
 4358 0624 696E7433 		.ascii	"int32_t\000"
 4358      325F7400 
 4359              	.LASF68:
 4360 062c 73697A65 		.ascii	"sizetype\000"
 4360      74797065 
 4360      00
 4361              	.LASF6:
 4362 0635 4E766963 		.ascii	"NvicMux0_IRQn\000"
 4362      4D757830 
 4362      5F495251 
 4362      6E00
 4363              	.LASF118:
 4364 0643 64774368 		.ascii	"dwChOffset\000"
 4364      4F666673 
 4364      657400
 4365              	.LASF15:
 4366 064e 4E766963 		.ascii	"NvicMux9_IRQn\000"
 4366      4D757839 
 4366      5F495251 
 4366      6E00
 4367              	.LASF3:
 4368 065c 53564361 		.ascii	"SVCall_IRQn\000"
 4368      6C6C5F49 
 4368      52516E00 
 4369              	.LASF93:
 4370 0668 63707573 		.ascii	"cpussFlashPaSize\000"
 4370      73466C61 
 4370      73685061 
 4370      53697A65 
 4370      00
 4371              	.LASF131:
 4372 0679 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
 4372      44697643 
 4372      6D645061 
 4372      54797065 
 4372      53656C50 
 4373              	.LASF25:
 4374 0690 4E766963 		.ascii	"NvicMux19_IRQn\000"
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 129


 4374      4D757831 
 4374      395F4952 
 4374      516E00
 4375              	.LASF154:
 4376 069f 63707573 		.ascii	"cpussRam2Ctl0\000"
 4376      7352616D 
 4376      3243746C 
 4376      3000
 4377              	.LASF31:
 4378 06ad 4E766963 		.ascii	"NvicMux25_IRQn\000"
 4378      4D757832 
 4378      355F4952 
 4378      516E00
 4379              	.LASF89:
 4380 06bc 70726F74 		.ascii	"protVersion\000"
 4380      56657273 
 4380      696F6E00 
 4381              	.LASF122:
 4382 06c8 64775374 		.ascii	"dwStatusChIdxPos\000"
 4382      61747573 
 4382      43684964 
 4382      78506F73 
 4382      00
 4383              	.LASF163:
 4384 06d9 5F5F4953 		.ascii	"__ISB\000"
 4384      4200
 4385              	.LASF104:
 4386 06df 75646250 		.ascii	"udbPresent\000"
 4386      72657365 
 4386      6E7400
 4387              	.LASF61:
 4388 06ea 49434552 		.ascii	"ICER\000"
 4388      00
 4389              	.LASF166:
 4390 06ef 5F5F4E56 		.ascii	"__NVIC_EnableIRQ\000"
 4390      49435F45 
 4390      6E61626C 
 4390      65495251 
 4390      00
 4391              	.LASF84:
 4392 0700 666C6173 		.ascii	"flashcVersion\000"
 4392      68635665 
 4392      7273696F 
 4392      6E00
 4393              	.LASF80:
 4394 070e 63727970 		.ascii	"cryptoBase\000"
 4394      746F4261 
 4394      736500
 4395              	.LASF101:
 4396 0719 736D6966 		.ascii	"smifDeviceNr\000"
 4396      44657669 
 4396      63654E72 
 4396      00
 4397              	.LASF178:
 4398 0726 4932435F 		.ascii	"I2C_MasterSendRestart\000"
 4398      4D617374 
 4398      65725365 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 130


 4398      6E645265 
 4398      73746172 
 4399              	.LASF8:
 4400 073c 4E766963 		.ascii	"NvicMux2_IRQn\000"
 4400      4D757832 
 4400      5F495251 
 4400      6E00
 4401              	.LASF159:
 4402 074a 666C6F61 		.ascii	"float\000"
 4402      7400
 4403              	.LASF123:
 4404 0750 64775374 		.ascii	"dwStatusChIdxMsk\000"
 4404      61747573 
 4404      43684964 
 4404      784D736B 
 4404      00
 4405              	.LASF20:
 4406 0761 4E766963 		.ascii	"NvicMux14_IRQn\000"
 4406      4D757831 
 4406      345F4952 
 4406      516E00
 4407              	.LASF60:
 4408 0770 52455345 		.ascii	"RESERVED0\000"
 4408      52564544 
 4408      3000
 4409              	.LASF191:
 4410 077a 63795F64 		.ascii	"cy_device\000"
 4410      65766963 
 4410      6500
 4411              	.LASF66:
 4412 0784 52455345 		.ascii	"RESERVED3\000"
 4412      52564544 
 4412      3300
 4413              	.LASF151:
 4414 078e 63707573 		.ascii	"cpussRomCtl\000"
 4414      73526F6D 
 4414      43746C00 
 4415              	.LASF189:
 4416 079a 4932435F 		.ascii	"I2C_MasterClearReadBuf\000"
 4416      4D617374 
 4416      6572436C 
 4416      65617252 
 4416      65616442 
 4417              	.LASF162:
 4418 07b1 72656738 		.ascii	"reg8\000"
 4418      00
 4419              	.LASF74:
 4420 07b6 75646242 		.ascii	"udbBase\000"
 4420      61736500 
 4421              	.LASF169:
 4422 07be 736C6176 		.ascii	"slaveAddress\000"
 4422      65416464 
 4422      72657373 
 4422      00
 4423              	.LASF40:
 4424 07cb 756E7369 		.ascii	"unsigned char\000"
 4424      676E6564 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 131


 4424      20636861 
 4424      7200
 4425              	.LASF117:
 4426 07d9 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
 4426      6843746C 
 4426      4D61696E 
 4426      57733446 
 4426      72657100 
 4427              	.LASF156:
 4428 07ed 6970634C 		.ascii	"ipcLockStatusOffset\000"
 4428      6F636B53 
 4428      74617475 
 4428      734F6666 
 4428      73657400 
 4429              	.LASF38:
 4430 0801 756E636F 		.ascii	"unconnected_IRQn\000"
 4430      6E6E6563 
 4430      7465645F 
 4430      4952516E 
 4430      00
 4431              	.LASF39:
 4432 0812 73686F72 		.ascii	"short int\000"
 4432      7420696E 
 4432      7400
 4433              	.LASF59:
 4434 081c 49534552 		.ascii	"ISER\000"
 4434      00
 4435              	.LASF69:
 4436 0821 4E564943 		.ascii	"NVIC_Type\000"
 4436      5F547970 
 4436      6500
 4437              	.LASF128:
 4438 082b 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 4438      44697643 
 4438      6D644469 
 4438      7653656C 
 4438      4D736B00 
 4439              	.LASF176:
 4440 083f 4932435F 		.ascii	"I2C_MasterSendStart\000"
 4440      4D617374 
 4440      65725365 
 4440      6E645374 
 4440      61727400 
 4441              	.LASF11:
 4442 0853 4E766963 		.ascii	"NvicMux5_IRQn\000"
 4442      4D757835 
 4442      5F495251 
 4442      6E00
 4443              	.LASF99:
 4444 0861 73727373 		.ascii	"srssNumHfroot\000"
 4444      4E756D48 
 4444      66726F6F 
 4444      7400
 4445              	.LASF67:
 4446 086f 52455345 		.ascii	"RESERVED4\000"
 4446      52564544 
 4446      3400
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 132


 4447              	.LASF112:
 4448 0879 666C6173 		.ascii	"flashEraseDelay\000"
 4448      68457261 
 4448      73654465 
 4448      6C617900 
 4449              	.LASF172:
 4450 0889 4932435F 		.ascii	"I2C_MasterWriteBuf\000"
 4450      4D617374 
 4450      65725772 
 4450      69746542 
 4450      756600
 4451              	.LASF58:
 4452 089c 75696E74 		.ascii	"uint32_t\000"
 4452      33325F74 
 4452      00
 4453              	.LASF4:
 4454 08a5 50656E64 		.ascii	"PendSV_IRQn\000"
 4454      53565F49 
 4454      52516E00 
 4455              	.LASF197:
 4456 08b1 4932435F 		.ascii	"I2C_mstrRdBufIndex\000"
 4456      6D737472 
 4456      52644275 
 4456      66496E64 
 4456      657800
 4457              	.LASF201:
 4458 08c4 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 4458      43313120 
 4458      352E342E 
 4458      31203230 
 4458      31363036 
 4459 08f7 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m0plus -mthumb -"
 4459      20726576 
 4459      6973696F 
 4459      6E203233 
 4459      37373135 
 4460 092a 67202D4F 		.ascii	"g -Og -ffunction-sections -ffat-lto-objects\000"
 4460      67202D66 
 4460      66756E63 
 4460      74696F6E 
 4460      2D736563 
 4461              	.LASF70:
 4462 0956 6C6F6E67 		.ascii	"long double\000"
 4462      20646F75 
 4462      626C6500 
 4463              	.LASF158:
 4464 0962 63686172 		.ascii	"char\000"
 4464      00
 4465              	.LASF24:
 4466 0967 4E766963 		.ascii	"NvicMux18_IRQn\000"
 4466      4D757831 
 4466      385F4952 
 4466      516E00
 4467              	.LASF171:
 4468 0976 6D6F6465 		.ascii	"mode\000"
 4468      00
 4469              	.LASF152:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 133


 4470 097b 63707573 		.ascii	"cpussRam0Ctl0\000"
 4470      7352616D 
 4470      3043746C 
 4470      3000
 4471              	.LASF45:
 4472 0989 5F5F7569 		.ascii	"__uint16_t\000"
 4472      6E743136 
 4472      5F7400
 4473              	.LASF42:
 4474 0994 4952516E 		.ascii	"IRQn_Type\000"
 4474      5F547970 
 4474      6500
 4475              	.LASF133:
 4476 099e 70657269 		.ascii	"periDiv16CtlOffset\000"
 4476      44697631 
 4476      3643746C 
 4476      4F666673 
 4476      657400
 4477              	.LASF33:
 4478 09b1 4E766963 		.ascii	"NvicMux27_IRQn\000"
 4478      4D757832 
 4478      375F4952 
 4478      516E00
 4479              	.LASF1:
 4480 09c0 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 4480      61736B61 
 4480      626C6549 
 4480      6E745F49 
 4480      52516E00 
 4481              	.LASF47:
 4482 09d4 5F5F696E 		.ascii	"__int32_t\000"
 4482      7433325F 
 4482      7400
 4483              	.LASF86:
 4484 09de 6873696F 		.ascii	"hsiomVersion\000"
 4484      6D566572 
 4484      73696F6E 
 4484      00
 4485              	.LASF16:
 4486 09eb 4E766963 		.ascii	"NvicMux10_IRQn\000"
 4486      4D757831 
 4486      305F4952 
 4486      516E00
 4487              	.LASF114:
 4488 09fa 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
 4488      6843746C 
 4488      4D61696E 
 4488      57733146 
 4488      72657100 
 4489              	.LASF64:
 4490 0a0e 52455345 		.ascii	"RESERVED2\000"
 4490      52564544 
 4490      3200
 4491              	.LASF46:
 4492 0a18 73686F72 		.ascii	"short unsigned int\000"
 4492      7420756E 
 4492      7369676E 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 134


 4492      65642069 
 4492      6E7400
 4493              	.LASF119:
 4494 0a2b 64774368 		.ascii	"dwChSize\000"
 4494      53697A65 
 4494      00
 4495              	.LASF155:
 4496 0a34 69706353 		.ascii	"ipcStructSize\000"
 4496      74727563 
 4496      7453697A 
 4496      6500
 4497              	.LASF12:
 4498 0a42 4E766963 		.ascii	"NvicMux6_IRQn\000"
 4498      4D757836 
 4498      5F495251 
 4498      6E00
 4499              	.LASF94:
 4500 0a50 63707573 		.ascii	"cpussIpc0Irq\000"
 4500      73497063 
 4500      30497271 
 4500      00
 4501              	.LASF36:
 4502 0a5d 4E766963 		.ascii	"NvicMux30_IRQn\000"
 4502      4D757833 
 4502      305F4952 
 4502      516E00
 4503              	.LASF137:
 4504 0a6c 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 4504      50727443 
 4504      66674F66 
 4504      66736574 
 4504      00
 4505              	.LASF28:
 4506 0a7d 4E766963 		.ascii	"NvicMux22_IRQn\000"
 4506      4D757832 
 4506      325F4952 
 4506      516E00
 4507              	.LASF113:
 4508 0a8c 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 4508      6843746C 
 4508      4D61696E 
 4508      57733046 
 4508      72657100 
 4509              	.LASF192:
 4510 0aa0 4932435F 		.ascii	"I2C_state\000"
 4510      73746174 
 4510      6500
 4511              	.LASF170:
 4512 0aaa 77724461 		.ascii	"wrData\000"
 4512      746100
 4513              	.LASF199:
 4514 0ab1 4932435F 		.ascii	"I2C_mstrWrBufSize\000"
 4514      6D737472 
 4514      57724275 
 4514      6653697A 
 4514      6500
 4515              	.LASF185:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 135


 4516 0ac3 73746174 		.ascii	"status\000"
 4516      757300
 4517              	.LASF96:
 4518 0aca 63707573 		.ascii	"cpussNotConnectedIrq\000"
 4518      734E6F74 
 4518      436F6E6E 
 4518      65637465 
 4518      64497271 
 4519              	.LASF110:
 4520 0adf 666C6173 		.ascii	"flashWriteDelay\000"
 4520      68577269 
 4520      74654465 
 4520      6C617900 
 4521              	.LASF54:
 4522 0aef 75696E74 		.ascii	"uint8_t\000"
 4522      385F7400 
 4523              	.LASF195:
 4524 0af7 4932435F 		.ascii	"I2C_mstrRdBufPtr\000"
 4524      6D737472 
 4524      52644275 
 4524      66507472 
 4524      00
 4525              	.LASF62:
 4526 0b08 52534552 		.ascii	"RSERVED1\000"
 4526      56454431 
 4526      00
 4527              	.LASF184:
 4528 0b11 4932435F 		.ascii	"I2C_MasterStatus\000"
 4528      4D617374 
 4528      65725374 
 4528      61747573 
 4528      00
 4529              	.LASF143:
 4530 0b22 63707573 		.ascii	"cpussCm4StatusOffset\000"
 4530      73436D34 
 4530      53746174 
 4530      75734F66 
 4530      66736574 
 4531              	.LASF136:
 4532 0b37 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
 4532      50727449 
 4532      6E747243 
 4532      66674F66 
 4532      66736574 
 4533              	.LASF194:
 4534 0b4c 4932435F 		.ascii	"I2C_mstrControl\000"
 4534      6D737472 
 4534      436F6E74 
 4534      726F6C00 
 4535              	.LASF121:
 4536 0b5c 64774368 		.ascii	"dwChCtlPreemptablePos\000"
 4536      43746C50 
 4536      7265656D 
 4536      70746162 
 4536      6C65506F 
 4537              	.LASF7:
 4538 0b72 4E766963 		.ascii	"NvicMux1_IRQn\000"
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 136


 4538      4D757831 
 4538      5F495251 
 4538      6E00
 4539              	.LASF17:
 4540 0b80 4E766963 		.ascii	"NvicMux11_IRQn\000"
 4540      4D757831 
 4540      315F4952 
 4540      516E00
 4541              	.LASF186:
 4542 0b8f 4932435F 		.ascii	"I2C_MasterClearStatus\000"
 4542      4D617374 
 4542      6572436C 
 4542      65617253 
 4542      74617475 
 4543              	.LASF190:
 4544 0ba5 4932435F 		.ascii	"I2C_MasterClearWriteBuf\000"
 4544      4D617374 
 4544      6572436C 
 4544      65617257 
 4544      72697465 
 4545              	.LASF147:
 4546 0bbd 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 4546      73547269 
 4546      6D526F6D 
 4546      43746C4F 
 4546      66667365 
 4547              	.LASF97:
 4548 0bd3 73727373 		.ascii	"srssNumClkpath\000"
 4548      4E756D43 
 4548      6C6B7061 
 4548      746800
 4549              	.LASF83:
 4550 0be2 64775665 		.ascii	"dwVersion\000"
 4550      7273696F 
 4550      6E00
 4551              	.LASF79:
 4552 0bec 69706342 		.ascii	"ipcBase\000"
 4552      61736500 
 4553              	.LASF13:
 4554 0bf4 4E766963 		.ascii	"NvicMux7_IRQn\000"
 4554      4D757837 
 4554      5F495251 
 4554      6E00
 4555              	.LASF130:
 4556 0c02 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
 4556      44697643 
 4556      6D645061 
 4556      44697653 
 4556      656C506F 
 4557              	.LASF111:
 4558 0c18 666C6173 		.ascii	"flashProgramDelay\000"
 4558      6850726F 
 4558      6772616D 
 4558      44656C61 
 4558      7900
 4559              	.LASF108:
 4560 0c2a 666C6173 		.ascii	"flashRwwRequired\000"
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjiRxxZ.s 			page 137


 4560      68527777 
 4560      52657175 
 4560      69726564 
 4560      00
 4561              	.LASF29:
 4562 0c3b 4E766963 		.ascii	"NvicMux23_IRQn\000"
 4562      4D757832 
 4562      335F4952 
 4562      516E00
 4563              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
