Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Jagadeep\master_thesis\thesis_files\design_files\vhdl_design_files\soc_eq_solver_hps.qsys --block-symbol-file --output-directory=C:\Jagadeep\master_thesis\thesis_files\design_files\vhdl_design_files\output --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading vhdl_design_files/soc_eq_solver_hps.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 18.0]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module Onchip_SRAM
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module System_PLL
Progress: Adding clock_bridge_0 [altera_clock_bridge 18.0]
Progress: Parameterizing module clock_bridge_0
Progress: Adding fifo_HPS_to_FPGA [altera_avalon_fifo 18.0]
Progress: Parameterizing module fifo_HPS_to_FPGA
Progress: Adding ready [altera_avalon_pio 18.0]
Progress: Parameterizing module ready
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_eq_solver_hps.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_eq_solver_hps.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_eq_solver_hps.ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_eq_solver_hps.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: soc_eq_solver_hps.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_eq_solver_hps.System_PLL: Refclk Freq: 50.0
Warning: soc_eq_solver_hps.: You have exported the interface fifo_HPS_to_FPGA.out but not its associated reset interface.  Export the driver(s) of fifo_HPS_to_FPGA.reset_out
Warning: soc_eq_solver_hps.: You have exported the interface fifo_HPS_to_FPGA.out_csr but not its associated reset interface.  Export the driver(s) of fifo_HPS_to_FPGA.reset_out
Warning: soc_eq_solver_hps.: You have exported the interface Onchip_SRAM.s1 but not its associated reset interface.  Export the driver(s) of Onchip_SRAM.reset1
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Jagadeep\master_thesis\thesis_files\design_files\vhdl_design_files\soc_eq_solver_hps.qsys --synthesis=VHDL --output-directory=C:\Jagadeep\master_thesis\thesis_files\design_files\vhdl_design_files\output\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading vhdl_design_files/soc_eq_solver_hps.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 18.0]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module Onchip_SRAM
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module System_PLL
Progress: Adding clock_bridge_0 [altera_clock_bridge 18.0]
Progress: Parameterizing module clock_bridge_0
Progress: Adding fifo_HPS_to_FPGA [altera_avalon_fifo 18.0]
Progress: Parameterizing module fifo_HPS_to_FPGA
Progress: Adding ready [altera_avalon_pio 18.0]
Progress: Parameterizing module ready
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_eq_solver_hps.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_eq_solver_hps.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_eq_solver_hps.ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_eq_solver_hps.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: soc_eq_solver_hps.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_eq_solver_hps.System_PLL: Refclk Freq: 50.0
Warning: soc_eq_solver_hps.: You have exported the interface fifo_HPS_to_FPGA.out but not its associated reset interface.  Export the driver(s) of fifo_HPS_to_FPGA.reset_out
Warning: soc_eq_solver_hps.: You have exported the interface fifo_HPS_to_FPGA.out_csr but not its associated reset interface.  Export the driver(s) of fifo_HPS_to_FPGA.reset_out
Warning: soc_eq_solver_hps.: You have exported the interface Onchip_SRAM.s1 but not its associated reset interface.  Export the driver(s) of Onchip_SRAM.reset1
Info: soc_eq_solver_hps: Generating soc_eq_solver_hps "soc_eq_solver_hps" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_001.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_001.sink1
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: ARM_A9_HPS: "Running  for module: ARM_A9_HPS"
Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: ARM_A9_HPS: "soc_eq_solver_hps" instantiated altera_hps "ARM_A9_HPS"
Info: Onchip_SRAM: Starting RTL generation for module 'soc_eq_solver_hps_Onchip_SRAM'
Info: Onchip_SRAM:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_eq_solver_hps_Onchip_SRAM --dir=C:/Users/jagad/AppData/Local/Temp/alt7755_4059530381248821646.dir/0002_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/jagad/AppData/Local/Temp/alt7755_4059530381248821646.dir/0002_Onchip_SRAM_gen//soc_eq_solver_hps_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  ]
Info: Onchip_SRAM: Done RTL generation for module 'soc_eq_solver_hps_Onchip_SRAM'
Info: Onchip_SRAM: "soc_eq_solver_hps" instantiated altera_avalon_onchip_memory2 "Onchip_SRAM"
Info: System_PLL: "soc_eq_solver_hps" instantiated altera_up_avalon_sys_sdram_pll "System_PLL"
Info: fifo_HPS_to_FPGA: Starting RTL generation for module 'soc_eq_solver_hps_fifo_HPS_to_FPGA'
Info: fifo_HPS_to_FPGA:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=soc_eq_solver_hps_fifo_HPS_to_FPGA --dir=C:/Users/jagad/AppData/Local/Temp/alt7755_4059530381248821646.dir/0003_fifo_HPS_to_FPGA_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/jagad/AppData/Local/Temp/alt7755_4059530381248821646.dir/0003_fifo_HPS_to_FPGA_gen//soc_eq_solver_hps_fifo_HPS_to_FPGA_component_configuration.pl  --do_build_sim=0  ]
Info: fifo_HPS_to_FPGA: Done RTL generation for module 'soc_eq_solver_hps_fifo_HPS_to_FPGA'
Info: fifo_HPS_to_FPGA: "soc_eq_solver_hps" instantiated altera_avalon_fifo "fifo_HPS_to_FPGA"
Info: ready: Starting RTL generation for module 'soc_eq_solver_hps_ready'
Info: ready:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_eq_solver_hps_ready --dir=C:/Users/jagad/AppData/Local/Temp/alt7755_4059530381248821646.dir/0004_ready_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/jagad/AppData/Local/Temp/alt7755_4059530381248821646.dir/0004_ready_gen//soc_eq_solver_hps_ready_component_configuration.pl  --do_build_sim=0  ]
Info: ready: Done RTL generation for module 'soc_eq_solver_hps_ready'
Info: ready: "soc_eq_solver_hps" instantiated altera_avalon_pio "ready"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_eq_solver_hps" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc_eq_solver_hps" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "soc_eq_solver_hps" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "soc_eq_solver_hps" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "ARM_A9_HPS" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "ARM_A9_HPS" instantiated altera_hps_io "hps_io"
Info: sys_pll: "System_PLL" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "System_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: fifo_HPS_to_FPGA_in_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "fifo_HPS_to_FPGA_in_translator"
Info: ARM_A9_HPS_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "ARM_A9_HPS_h2f_axi_master_agent"
Info: fifo_HPS_to_FPGA_in_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "fifo_HPS_to_FPGA_in_agent"
Info: fifo_HPS_to_FPGA_in_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "fifo_HPS_to_FPGA_in_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: ARM_A9_HPS_h2f_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "ARM_A9_HPS_h2f_axi_master_wr_limiter"
Info: Reusing file C:/Jagadeep/master_thesis/thesis_files/design_files/vhdl_design_files/output/synthesis/submodules/altera_avalon_sc_fifo.v
Info: fifo_HPS_to_FPGA_in_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "fifo_HPS_to_FPGA_in_burst_adapter"
Info: Reusing file C:/Jagadeep/master_thesis/thesis_files/design_files/vhdl_design_files/output/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Jagadeep/master_thesis/thesis_files/design_files/vhdl_design_files/output/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Jagadeep/master_thesis/thesis_files/design_files/vhdl_design_files/output/synthesis/submodules/altera_merlin_arbitrator.sv
Info: fifo_HPS_to_FPGA_in_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "fifo_HPS_to_FPGA_in_rsp_width_adapter"
Info: Reusing file C:/Jagadeep/master_thesis/thesis_files/design_files/vhdl_design_files/output/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Jagadeep/master_thesis/thesis_files/design_files/vhdl_design_files/output/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Jagadeep/master_thesis/thesis_files/design_files/vhdl_design_files/output/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Jagadeep/master_thesis/thesis_files/design_files/vhdl_design_files/output/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_1" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Jagadeep/master_thesis/thesis_files/design_files/vhdl_design_files/output/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_eq_solver_hps: Done "soc_eq_solver_hps" with 38 modules, 102 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
