// Seed: 1619289003
module module_0;
  wire id_1;
  module_2();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1[1] = id_2;
  module_0(); id_4(
      id_2
  );
endmodule
module module_2;
  tri  id_1 = 1;
  wire id_2;
  assign id_2 = id_2;
  assign id_2 = id_2;
  module_3();
  rpmos (.id_0(id_1));
endmodule
module module_3;
  assign id_1 = 1'd0;
endmodule
module module_4 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = "" | id_3;
  module_3();
  wire id_4 = id_2;
endmodule
