

================================================================
== Vitis HLS Report for 'dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2'
================================================================
* Date:           Tue Oct 28 01:28:36 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.158 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      34|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      18|    -|
|Register         |        -|     -|      10|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      10|      52|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln920_fu_24_p2  |         +|   0|  0|  16|           9|           5|
    |ap_block_state1     |        or|   0|  0|   2|           1|           1|
    |tw_eff_fu_44_p3     |    select|   0|  0|   8|           1|           8|
    |xor_ln920_fu_38_p2  |       xor|   0|  0|   8|           8|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  34|          19|          16|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_done    |   9|          2|    1|          2|
    |ap_return  |   9|          2|    8|         16|
    +-----------+----+-----------+-----+-----------+
    |Total      |  18|          4|    9|         18|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |ap_return_preg  |  8|   0|    8|          0|
    +----------------+---+----+-----+-----------+
    |Total           | 10|   0|   10|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+-------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_IT_w0.1_Block_newFuncRoot2_proc2|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_IT_w0.1_Block_newFuncRoot2_proc2|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_IT_w0.1_Block_newFuncRoot2_proc2|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_IT_w0.1_Block_newFuncRoot2_proc2|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_IT_w0.1_Block_newFuncRoot2_proc2|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_IT_w0.1_Block_newFuncRoot2_proc2|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_IT_w0.1_Block_newFuncRoot2_proc2|  return value|
|ap_return    |  out|    8|  ap_ctrl_hs|  dataflow_in_loop_IT_w0.1_Block_newFuncRoot2_proc2|  return value|
|w0           |   in|    8|     ap_none|                                                 w0|        scalar|
+-------------+-----+-----+------------+---------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.15>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%w0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w0"   --->   Operation 2 'read' 'w0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%w0_cast = zext i8 %w0_read"   --->   Operation 3 'zext' 'w0_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.76ns)   --->   "%add_ln920 = add i9 %w0_cast, i9 16" [src/srcnn.cpp:920]   --->   Operation 4 'add' 'add_ln920' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5 [1/1] (0.00ns) (grouped into LUT with out node tw_eff)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln920, i32 8" [src/srcnn.cpp:920]   --->   Operation 5 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns) (grouped into LUT with out node tw_eff)   --->   "%xor_ln920 = xor i8 %w0_read, i8 255" [src/srcnn.cpp:920]   --->   Operation 6 'xor' 'xor_ln920' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.39ns) (out node of the LUT)   --->   "%tw_eff = select i1 %tmp, i8 %xor_ln920, i8 16" [src/srcnn.cpp:920]   --->   Operation 7 'select' 'tw_eff' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ret_ln920 = ret i8 %tw_eff" [src/srcnn.cpp:920]   --->   Operation 8 'ret' 'ret_ln920' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ w0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w0_read   (read     ) [ 00]
w0_cast   (zext     ) [ 00]
add_ln920 (add      ) [ 00]
tmp       (bitselect) [ 01]
xor_ln920 (xor      ) [ 00]
tw_eff    (select   ) [ 00]
ret_ln920 (ret      ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="w0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1004" name="w0_read_read_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="8" slack="0"/>
<pin id="16" dir="0" index="1" bw="8" slack="0"/>
<pin id="17" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w0_read/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="w0_cast_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="8" slack="0"/>
<pin id="22" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w0_cast/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="add_ln920_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="8" slack="0"/>
<pin id="26" dir="0" index="1" bw="6" slack="0"/>
<pin id="27" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln920/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="tmp_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="0" index="1" bw="9" slack="0"/>
<pin id="33" dir="0" index="2" bw="5" slack="0"/>
<pin id="34" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="xor_ln920_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="8" slack="0"/>
<pin id="40" dir="0" index="1" bw="8" slack="0"/>
<pin id="41" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln920/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="tw_eff_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="0" index="1" bw="8" slack="0"/>
<pin id="47" dir="0" index="2" bw="8" slack="0"/>
<pin id="48" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tw_eff/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="18"><net_src comp="2" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="19"><net_src comp="0" pin="0"/><net_sink comp="14" pin=1"/></net>

<net id="23"><net_src comp="14" pin="2"/><net_sink comp="20" pin=0"/></net>

<net id="28"><net_src comp="20" pin="1"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="4" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="35"><net_src comp="6" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="24" pin="2"/><net_sink comp="30" pin=1"/></net>

<net id="37"><net_src comp="8" pin="0"/><net_sink comp="30" pin=2"/></net>

<net id="42"><net_src comp="14" pin="2"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="10" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="30" pin="3"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="38" pin="2"/><net_sink comp="44" pin=1"/></net>

<net id="51"><net_src comp="12" pin="0"/><net_sink comp="44" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: dataflow_in_loop_IT_w0.1_Block_newFuncRoot2_proc2 : w0 | {1 }
  - Chain level:
	State 1
		add_ln920 : 1
		tmp : 2
		tw_eff : 3
		ret_ln920 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    add   |   add_ln920_fu_24  |    0    |    15   |
|----------|--------------------|---------|---------|
|    xor   |   xor_ln920_fu_38  |    0    |    8    |
|----------|--------------------|---------|---------|
|  select  |    tw_eff_fu_44    |    0    |    8    |
|----------|--------------------|---------|---------|
|   read   | w0_read_read_fu_14 |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |    w0_cast_fu_20   |    0    |    0    |
|----------|--------------------|---------|---------|
| bitselect|      tmp_fu_30     |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    31   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   31   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   31   |
+-----------+--------+--------+
