/usr/bin/env time -v /packages/apps/vtr/8.0.0-git/vpr/vpr k6_frac_N10_mem32K_40nm.xml diffeq1 --circuit_file diffeq1.pre-vpr.blif --route_chan_width 60 --max_criticality 0.5 --seed 5
VPR FPGA Placement and Routing.
Version: 8.1.0-dev+109c5adcc
Revision: v8.0.0-9695-g109c5adcc
Compiled: 2024-02-23T09:38:13
Compiler: GNU 11.2.0 on Linux-4.18.0-348.el8.0.2.x86_64 x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/packages/apps/vtr/8.0.0-git/vpr/vpr k6_frac_N10_mem32K_40nm.xml diffeq1 --circuit_file diffeq1.pre-vpr.blif --route_chan_width 60 --max_criticality 0.5 --seed 5


Architecture file: k6_frac_N10_mem32K_40nm.xml
Circuit name: diffeq1

# Loading Architecture Description
# Loading Architecture Description took 0.01 seconds (max_rss 15.4 MiB, delta_rss +2.7 MiB)

Timing analysis: ON
Circuit netlist file: diffeq1.net
Circuit placement file: diffeq1.place
Circuit routing file: diffeq1.route
Circuit SDC file: diffeq1.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 60
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 5
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 60
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.500000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.02 seconds (max_rss 22.2 MiB, delta_rss +6.7 MiB)
Circuit file: diffeq1.pre-vpr.blif
# Load circuit
Found constant-zero generator 'unconn'
Found constant-one generator 'vcc'
# Load circuit took 0.01 seconds (max_rss 24.0 MiB, delta_rss +1.8 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 200
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 24.0 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 24.0 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 24.0 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 935
    .input  :     162
    .latch  :     193
    .output :      96
    0-LUT   :       1
    6-LUT   :     478
    multiply:       5
  Nets  : 994
    Avg Fanout:     2.8
    Max Fanout:   193.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 3778
  Timing Graph Edges: 13532
  Timing Graph Levels: 40
# Build Timing Graph took 0.01 seconds (max_rss 25.4 MiB, delta_rss +1.5 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 193 pins (5.1%), 193 blocks (20.6%)
# Load Timing Constraints

SDC file 'diffeq1.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 25.4 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing 'diffeq1.pre-vpr.blif'.

After removing unused inputs...
	total blocks: 935, total nets: 994, total inputs: 162, total outputs: 96
Begin prepacking.
0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1 mult_36:1,1 memory:1,1
Packing with high fanout thresholds: io:128 clb:32 mult_36:128 memory:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
    29/743       3%                            7    16 x 16    
    58/743       7%                            9    16 x 16    
    87/743      11%                           11    16 x 16    
   116/743      15%                           14    16 x 16    
   145/743      19%                           16    16 x 16    
   174/743      23%                           18    16 x 16    
   203/743      27%                           20    16 x 16    
   232/743      31%                           22    16 x 16    
   261/743      35%                           24    16 x 16    
   290/743      39%                           26    16 x 16    
   319/743      42%                           28    16 x 16    
   348/743      46%                           30    16 x 16    
   377/743      50%                           32    16 x 16    
   406/743      54%                           34    16 x 16    
   435/743      58%                           36    16 x 16    
   464/743      62%                           38    16 x 16    
   493/743      66%                           48    16 x 16    
   522/743      70%                           77    16 x 16    
   551/743      74%                          106    16 x 16    
   580/743      78%                          135    16 x 16    
   609/743      81%                          164    16 x 16    
   638/743      85%                          193    16 x 16    
   667/743      89%                          222    16 x 16    
   696/743      93%                          251    16 x 16    
   725/743      97%                          280    16 x 16    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 337
  LEs used for logic and registers    : 138
  LEs used for logic only             : 199
  LEs used for registers only         : 0

Incr Slack updates 1 in 3.9785e-05 sec
Full Max Req/Worst Slack updates 1 in 7.464e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 6.7056e-05 sec
FPGA sized to 16 x 16 (auto)
Device Utilization: 0.34 (target 1.00)
	Block Utilization: 0.58 Type: io
	Block Utilization: 0.26 Type: clb
	Block Utilization: 0.83 Type: mult_36

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        258                               0.372093                     0.627907   
       clb         36                                22.7222                      10.3333   
   mult_36          5                                     52                           32   
    memory          0                                      0                            0   
Absorbed logical nets 300 out of 994 nets, 694 nets not absorbed.

Netlist conversion complete.

# Packing took 0.19 seconds (max_rss 29.2 MiB, delta_rss +3.8 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'diffeq1.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.056661 seconds).
Warning 2: Treated 1 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.06 seconds (max_rss 67.1 MiB, delta_rss +37.9 MiB)
Warning 3: Netlist contains 5 global net to non-global architecture pin connections
Warning 4: Logic block #40 (vcc) has only 1 output pin 'vcc.O[0]'. It may be a constant generator.
Cluster level netlist and block usage statistics
Netlist num_nets: 694
Netlist num_blocks: 299
Netlist EMPTY blocks: 0.
Netlist io blocks: 258.
Netlist clb blocks: 36.
Netlist mult_36 blocks: 5.
Netlist memory blocks: 0.
Netlist inputs pins: 162
Netlist output pins: 96

Pb types usage...
  io                    : 258
   inpad                : 162
   outpad               : 96
  clb                   : 36
   fle                  : 337
    lut5inter           : 168
     ble5               : 311
      lut5              : 310
       lut              : 310
      ff                : 136
    ble6                : 169
     lut6               : 169
      lut               : 169
     ff                 : 57
  mult_36               : 5
   mult_36x36_slice     : 5
    mult_36x36          : 5

# Create Device
## Build Device Grid
FPGA sized to 16 x 16: 256 grid tiles (auto)

Resource usage...
	Netlist
		258	blocks of type: io
	Architecture
		448	blocks of type: io
	Netlist
		36	blocks of type: clb
	Architecture
		140	blocks of type: clb
	Netlist
		5	blocks of type: mult_36
	Architecture
		6	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		4	blocks of type: memory

Device Utilization: 0.34 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.58 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.26 Logical Block: clb
	Physical Tile mult_36:
	Block Utilization: 0.83 Logical Block: mult_36
	Physical Tile memory:
	Block Utilization: 0.00 Logical Block: memory

FPGA size limited by block type(s): mult_36

## Build Device Grid took 0.00 seconds (max_rss 67.2 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:11392
OPIN->CHANX/CHANY edge count before creating direct connections: 23616
OPIN->CHANX/CHANY edge count after creating direct connections: 23616
CHAN->CHAN type edge count:109849
## Build routing resource graph took 0.09 seconds (max_rss 67.2 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 24972
  RR Graph Edges: 144857
# Create Device took 0.09 seconds (max_rss 67.2 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.23 seconds (max_rss 67.2 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 5: Found no sample locations for EMPTY
Warning 6: Found no more sample locations for SOURCE in io
Warning 7: Found no more sample locations for OPIN in io
Warning 8: Found no more sample locations for SOURCE in clb
Warning 9: Found no more sample locations for OPIN in clb
Warning 10: Found no more sample locations for SOURCE in mult_36
Warning 11: Found no more sample locations for OPIN in mult_36
Warning 12: Found no more sample locations for SOURCE in memory
Warning 13: Found no more sample locations for OPIN in memory
## Computing src/opin lookahead took 0.00 seconds (max_rss 67.2 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.23 seconds (max_rss 67.2 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 0.02 seconds (max_rss 67.2 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.02 seconds (max_rss 67.2 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 67.2 MiB, delta_rss +0.0 MiB)

There are 1136 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 9053

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 150.876 td_cost: 2.21831e-07
Initial placement estimated Critical Path Delay (CPD): 22.7108 ns
Initial placement estimated setup Total Negative Slack (sTNS): -1738.74 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -22.7108 ns

Initial placement estimated setup slack histogram:
[ -2.3e-08:   -2e-08)   9 (  3.1%) |***
[   -2e-08: -1.8e-08)  10 (  3.5%) |****
[ -1.8e-08: -1.6e-08)   5 (  1.7%) |**
[ -1.6e-08: -1.4e-08)   8 (  2.8%) |***
[ -1.4e-08: -1.2e-08)   3 (  1.0%) |*
[ -1.2e-08: -9.3e-09)  15 (  5.2%) |*****
[ -9.3e-09: -7.1e-09)  14 (  4.8%) |*****
[ -7.1e-09: -4.9e-09) 129 ( 44.6%) |***********************************************
[ -4.9e-09: -2.6e-09)   0 (  0.0%) |
[ -2.6e-09: -3.9e-10)  96 ( 33.2%) |***********************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 999
Warning 14: Starting t: 144 of 299 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 7.7e-04   0.945     117.64 1.7898e-07  21.860  -1.66e+03  -21.860   0.699  0.0343   15.0     1.00       999  0.200
   2    0.0 7.3e-04   0.976     110.09 1.6714e-07  21.055  -1.65e+03  -21.055   0.649  0.0142   15.0     1.00      1998  0.950
   3    0.0 6.9e-04   0.992     107.51 1.6253e-07  20.807  -1.62e+03  -20.807   0.615  0.0048   15.0     1.00      2997  0.950
   4    0.0 6.6e-04   0.995     105.94 1.6147e-07  20.526  -1.62e+03  -20.526   0.608  0.0042   15.0     1.00      3996  0.950
   5    0.0 6.3e-04   0.991     106.22 1.5749e-07  20.282  -1.64e+03  -20.282   0.578  0.0044   15.0     1.00      4995  0.950
   6    0.0 6.0e-04   0.997     106.11 1.5582e-07  20.189  -1.61e+03  -20.189   0.560  0.0017   15.0     1.00      5994  0.950
   7    0.0 5.7e-04   0.987     103.46 1.5625e-07  20.308  -1.63e+03  -20.308   0.518  0.0064   15.0     1.00      6993  0.950
   8    0.0 5.4e-04   1.004     102.99 1.5512e-07  20.475  -1.63e+03  -20.475   0.562  0.0031   15.0     1.00      7992  0.950
   9    0.0 5.1e-04   0.998     104.26 1.5455e-07  20.500   -1.6e+03  -20.500   0.582  0.0041   15.0     1.00      8991  0.950
  10    0.0 4.9e-04   0.996     102.27 1.5351e-07  20.457  -1.59e+03  -20.457   0.530  0.0032   15.0     1.00      9990  0.950
  11    0.0 4.6e-04   0.998     102.04 1.5198e-07  20.456   -1.6e+03  -20.456   0.528  0.0041   15.0     1.00     10989  0.950
  12    0.0 4.4e-04   1.003     101.90 1.4923e-07  20.425  -1.58e+03  -20.425   0.484  0.0033   15.0     1.00     11988  0.950
  13    0.0 4.2e-04   1.003     101.63 1.4736e-07  20.543  -1.58e+03  -20.543   0.468  0.0018   15.0     1.00     12987  0.950
  14    0.0 4.0e-04   1.000     100.97 1.4847e-07  20.543  -1.59e+03  -20.543   0.475  0.0032   15.0     1.00     13986  0.950
  15    0.0 3.8e-04   0.989      99.66 1.5057e-07  20.490   -1.6e+03  -20.490   0.468  0.0061   15.0     1.00     14985  0.950
  16    0.0 3.6e-04   1.003      99.24 1.4975e-07  20.379   -1.6e+03  -20.379   0.458  0.0022   15.0     1.00     15984  0.950
  17    0.0 3.4e-04   0.996      99.02 1.4799e-07  20.379  -1.59e+03  -20.379   0.444  0.0022   15.0     1.00     16983  0.950
  18    0.0 3.2e-04   0.998      99.26 1.4581e-07  20.106  -1.57e+03  -20.106   0.417  0.0026   15.0     1.00     17982  0.950
  19    0.0 3.1e-04   0.998      98.93 1.3492e-07  20.106  -1.59e+03  -20.106   0.401  0.0011   14.7     1.17     18981  0.950
  20    0.0 2.9e-04   0.999      98.70 1.2195e-07  20.308  -1.57e+03  -20.308   0.405  0.0014   14.1     1.45     19980  0.950
  21    0.0 2.8e-04   1.002      98.53 1.1459e-07  20.139  -1.56e+03  -20.139   0.372  0.0022   13.6     1.70     20979  0.950
  22    0.0 2.6e-04   0.998      98.94 1.0413e-07  20.139  -1.56e+03  -20.139   0.390  0.0010   12.7     2.16     21978  0.950
  23    0.0 2.5e-04   0.999      99.37 9.9079e-08  19.937  -1.57e+03  -19.937   0.416  0.0012   12.1     2.47     22977  0.950
  24    0.0 2.4e-04   0.997      98.98 9.6368e-08  20.106  -1.59e+03  -20.106   0.388  0.0011   11.8     2.61     23976  0.950
  25    0.0 2.2e-04   0.997      98.30 9.1926e-08  20.106  -1.59e+03  -20.106   0.379  0.0020   11.2     2.92     24975  0.950
  26    0.0 2.1e-04   0.999      97.93 8.8112e-08  20.106  -1.58e+03  -20.106   0.360  0.0019   10.5     3.26     25974  0.950
  27    0.0 2.0e-04   0.999      96.69 8.5248e-08  20.106  -1.58e+03  -20.106   0.345  0.0009    9.7     3.67     26973  0.950
  28    0.0 1.9e-04   0.999      96.24 8.1979e-08  20.106  -1.57e+03  -20.106   0.331  0.0004    8.7     4.13     27972  0.950
  29    0.0 1.8e-04   1.000      96.45 7.9019e-08  20.106  -1.57e+03  -20.106   0.325  0.0013    7.8     4.60     28971  0.950
  30    0.0 1.7e-04   0.997      96.12 7.6183e-08  20.106  -1.58e+03  -20.106   0.314  0.0011    6.9     5.05     29970  0.950
  31    0.0 1.7e-04   1.000      96.27 7.4134e-08  20.106  -1.57e+03  -20.106   0.341  0.0009    6.0     5.48     30969  0.950
  32    0.0 1.6e-04   0.997      95.66 7.307e-08   20.106  -1.56e+03  -20.106   0.334  0.0009    5.4     5.78     31968  0.950
  33    0.0 1.5e-04   0.997      94.92 7.1864e-08  20.106  -1.57e+03  -20.106   0.280  0.0016    4.9     6.07     32967  0.950
  34    0.0 1.4e-04   1.000      94.37 7.0635e-08  20.082  -1.57e+03  -20.082   0.303  0.0012    4.1     6.46     33966  0.950
  35    0.0 1.3e-04   1.000      94.45 6.9681e-08  20.082  -1.56e+03  -20.082   0.281  0.0006    3.5     6.74     34965  0.950
  36    0.0 1.3e-04   1.000      94.43 6.8968e-08  20.082  -1.56e+03  -20.082   0.326  0.0005    3.0     7.02     35964  0.950
  37    0.0 1.2e-04   0.998      93.96 6.875e-08   20.082  -1.56e+03  -20.082   0.291  0.0010    2.6     7.19     36963  0.950
  38    0.0 1.2e-04   0.999      93.68 6.8269e-08  20.082  -1.57e+03  -20.082   0.434  0.0007    2.2     7.38     37962  0.950
  39    0.0 1.1e-04   0.998      93.22 6.8277e-08  20.082  -1.56e+03  -20.082   0.405  0.0013    2.2     7.39     38961  0.950
  40    0.0 1.0e-04   1.000      93.03 6.8134e-08  20.082  -1.56e+03  -20.082   0.408  0.0005    2.1     7.43     39960  0.950
  41    0.0 9.9e-05   0.999      92.79 6.8054e-08  20.082  -1.56e+03  -20.082   0.399  0.0005    2.1     7.46     40959  0.950
  42    0.0 9.4e-05   0.998      92.54 6.7943e-08  20.082  -1.56e+03  -20.082   0.339  0.0006    2.0     7.50     41958  0.950
  43    0.0 8.9e-05   0.999      92.28 6.7686e-08  20.082  -1.56e+03  -20.082   0.299  0.0005    1.8     7.60     42957  0.950
  44    0.0 8.5e-05   0.999      91.94 6.739e-08   20.082  -1.56e+03  -20.082   0.307  0.0006    1.5     7.73     43956  0.950
  45    0.0 8.1e-05   0.999      91.71 6.7159e-08  20.082  -1.56e+03  -20.082   0.285  0.0003    1.3     7.83     44955  0.950
  46    0.0 7.7e-05   0.999      91.57 6.6923e-08  20.082  -1.56e+03  -20.082   0.279  0.0004    1.1     7.93     45954  0.950
  47    0.0 7.3e-05   0.999      91.38 6.6787e-08  20.082  -1.56e+03  -20.082   0.302  0.0004    1.0     8.00     46953  0.950
  48    0.0 6.9e-05   1.000      91.52 6.678e-08   20.082  -1.56e+03  -20.082   0.285  0.0002    1.0     8.00     47952  0.950
  49    0.0 6.6e-05   1.000      91.56 6.6769e-08  20.082  -1.56e+03  -20.082   0.273  0.0003    1.0     8.00     48951  0.950
  50    0.0 6.2e-05   0.999      91.43 6.6775e-08  20.082  -1.56e+03  -20.082   0.289  0.0006    1.0     8.00     49950  0.950
  51    0.0 5.9e-05   0.999      91.25 6.6775e-08  20.082  -1.56e+03  -20.082   0.257  0.0003    1.0     8.00     50949  0.950
  52    0.0 5.6e-05   1.000      91.24 6.6778e-08  20.082  -1.56e+03  -20.082   0.278  0.0002    1.0     8.00     51948  0.950
  53    0.0 5.3e-05   1.000      91.21 6.6773e-08  20.082  -1.56e+03  -20.082   0.252  0.0001    1.0     8.00     52947  0.950
  54    0.0 5.1e-05   1.000      91.15 6.6779e-08  20.082  -1.56e+03  -20.082   0.248  0.0001    1.0     8.00     53946  0.950
  55    0.0 4.8e-05   0.999      91.04 6.6782e-08  20.082  -1.56e+03  -20.082   0.295  0.0006    1.0     8.00     54945  0.950
  56    0.0 4.6e-05   1.000      90.82 6.6803e-08  20.082  -1.56e+03  -20.082   0.278  0.0002    1.0     8.00     55944  0.950
  57    0.0 4.4e-05   0.999      90.73 6.6782e-08  20.082  -1.56e+03  -20.082   0.256  0.0004    1.0     8.00     56943  0.950
  58    0.0 4.1e-05   1.000      90.65 6.6793e-08  20.082  -1.56e+03  -20.082   0.263  0.0003    1.0     8.00     57942  0.950
  59    0.0 3.9e-05   0.999      90.43 6.6796e-08  20.082  -1.56e+03  -20.082   0.249  0.0002    1.0     8.00     58941  0.950
  60    0.0 3.7e-05   1.000      90.41 6.6788e-08  20.082  -1.56e+03  -20.082   0.229  0.0001    1.0     8.00     59940  0.950
  61    0.0 3.5e-05   1.000      90.38 6.6796e-08  20.082  -1.56e+03  -20.082   0.238  0.0001    1.0     8.00     60939  0.950
  62    0.0 3.4e-05   0.999      90.24 6.6793e-08  20.082  -1.56e+03  -20.082   0.197  0.0003    1.0     8.00     61938  0.950
  63    0.0 3.2e-05   1.000      90.19 6.68e-08    20.082  -1.56e+03  -20.082   0.264  0.0003    1.0     8.00     62937  0.950
  64    0.0 3.0e-05   1.000      90.13 6.6807e-08  20.082  -1.56e+03  -20.082   0.246  0.0001    1.0     8.00     63936  0.950
  65    0.0 2.9e-05   1.000      90.11 6.6806e-08  20.082  -1.56e+03  -20.082   0.224  0.0001    1.0     8.00     64935  0.950
  66    0.0 2.7e-05   1.000      90.08 6.6802e-08  20.082  -1.56e+03  -20.082   0.240  0.0001    1.0     8.00     65934  0.950
  67    0.0 2.6e-05   1.000      90.01 6.6801e-08  20.082  -1.56e+03  -20.082   0.216  0.0001    1.0     8.00     66933  0.950
  68    0.0 2.5e-05   1.000      90.04 6.6794e-08  20.082  -1.56e+03  -20.082   0.221  0.0001    1.0     8.00     67932  0.950
  69    0.0 2.4e-05   1.000      90.01 6.6804e-08  20.082  -1.56e+03  -20.082   0.219  0.0000    1.0     8.00     68931  0.950
  70    0.0 2.2e-05   1.000      89.98 6.6805e-08  20.082  -1.56e+03  -20.082   0.205  0.0001    1.0     8.00     69930  0.950
  71    0.0 2.1e-05   1.000      89.94 6.6804e-08  20.082  -1.56e+03  -20.082   0.231  0.0001    1.0     8.00     70929  0.950
  72    0.0 2.0e-05   1.000      89.89 6.6803e-08  20.082  -1.56e+03  -20.082   0.226  0.0001    1.0     8.00     71928  0.950
  73    0.0 1.9e-05   1.000      89.87 6.6794e-08  20.082  -1.56e+03  -20.082   0.214  0.0002    1.0     8.00     72927  0.950
  74    0.0 1.8e-05   1.000      89.84 6.6792e-08  20.082  -1.56e+03  -20.082   0.204  0.0000    1.0     8.00     73926  0.950
  75    0.0 1.7e-05   1.000      89.84 6.6794e-08  20.082  -1.56e+03  -20.082   0.222  0.0000    1.0     8.00     74925  0.950
  76    0.0 1.6e-05   1.000      89.84 6.6795e-08  20.082  -1.56e+03  -20.082   0.182  0.0000    1.0     8.00     75924  0.950
  77    0.0 1.6e-05   1.000      89.82 6.6792e-08  20.082  -1.56e+03  -20.082   0.212  0.0002    1.0     8.00     76923  0.950
  78    0.0 1.5e-05   1.000      89.80 6.6788e-08  20.082  -1.56e+03  -20.082   0.194  0.0000    1.0     8.00     77922  0.950
  79    0.0 1.4e-05   1.000      89.79 6.6791e-08  20.082  -1.56e+03  -20.082   0.214  0.0000    1.0     8.00     78921  0.950
  80    0.0 1.3e-05   1.000      89.79 6.6792e-08  20.082  -1.56e+03  -20.082   0.214  0.0000    1.0     8.00     79920  0.950
  81    0.0 1.3e-05   1.000      89.79 6.6796e-08  20.082  -1.56e+03  -20.082   0.215  0.0001    1.0     8.00     80919  0.950
  82    0.0 1.2e-05   1.000      89.79 6.6788e-08  20.082  -1.56e+03  -20.082   0.190  0.0000    1.0     8.00     81918  0.950
  83    0.0 1.1e-05   1.000      89.79 6.6791e-08  20.082  -1.56e+03  -20.082   0.206  0.0000    1.0     8.00     82917  0.950
  84    0.0 1.1e-05   1.000      89.79 6.679e-08   20.082  -1.56e+03  -20.082   0.176  0.0000    1.0     8.00     83916  0.950
  85    0.0 1.0e-05   1.000      89.79 6.6796e-08  20.082  -1.56e+03  -20.082   0.230  0.0000    1.0     8.00     84915  0.950
  86    0.0 9.8e-06   1.000      89.79 6.6793e-08  20.082  -1.56e+03  -20.082   0.192  0.0001    1.0     8.00     85914  0.950
  87    0.0 9.3e-06   1.000      89.79 6.6794e-08  20.082  -1.56e+03  -20.082   0.204  0.0000    1.0     8.00     86913  0.950
  88    0.0 8.9e-06   1.000      89.79 6.6802e-08  20.082  -1.56e+03  -20.082   0.211  0.0000    1.0     8.00     87912  0.950
  89    0.0 8.4e-06   1.000      89.79 6.6793e-08  20.082  -1.56e+03  -20.082   0.214  0.0000    1.0     8.00     88911  0.950
  90    0.0 8.0e-06   1.000      89.79 6.6793e-08  20.082  -1.56e+03  -20.082   0.210  0.0000    1.0     8.00     89910  0.950
  91    0.0 7.6e-06   1.000      89.79 6.679e-08   20.082  -1.56e+03  -20.082   0.213  0.0000    1.0     8.00     90909  0.950
  92    0.0 7.2e-06   1.000      89.79 6.6791e-08  20.082  -1.56e+03  -20.082   0.215  0.0000    1.0     8.00     91908  0.950
  93    0.0 0.0e+00   1.000      89.78 6.6776e-08  20.082  -1.56e+03  -20.082   0.067  0.0001    1.0     8.00     92907  0.950
## Placement Quench took 0.00 seconds (max_rss 67.2 MiB)
post-quench CPD = 20.0815 (ns) 

BB estimate of min-dist (placement) wire length: 5386

Completed placement consistency check successfully.

Swaps called: 93206

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 20.0815 ns, Fmax: 49.797 MHz
Placement estimated setup Worst Negative Slack (sWNS): -20.0815 ns
Placement estimated setup Total Negative Slack (sTNS): -1560.52 ns

Placement estimated setup slack histogram:
[   -2e-08: -1.8e-08)  12 (  4.2%) |****
[ -1.8e-08: -1.6e-08)   7 (  2.4%) |***
[ -1.6e-08: -1.4e-08)   9 (  3.1%) |***
[ -1.4e-08: -1.2e-08)   4 (  1.4%) |*
[ -1.2e-08:   -1e-08)   6 (  2.1%) |**
[   -1e-08: -8.3e-09)  11 (  3.8%) |****
[ -8.3e-09: -6.3e-09)  16 (  5.5%) |******
[ -6.3e-09: -4.4e-09) 128 ( 44.3%) |***********************************************
[ -4.4e-09: -2.4e-09)   0 (  0.0%) |
[ -2.4e-09: -4.4e-10)  96 ( 33.2%) |***********************************

Placement estimated geomean non-virtual intra-domain period: 20.0815 ns (49.797 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 20.0815 ns (49.797 MHz)

Placement cost: 0.999586, bb_cost: 89.7742, td_cost: 6.67928e-08, 

Placement resource usage:
  io      implemented as io     : 258
  clb     implemented as clb    : 36
  mult_36 implemented as mult_36: 5

Placement number of temperatures: 93
Placement total # of swap attempts: 93206
	Swaps accepted: 30193 (32.4 %)
	Swaps rejected: 56465 (60.6 %)
	Swaps aborted:  6548 ( 7.0 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                21.83            37.20           62.80          0.00         
                   Median                 21.22            36.55           53.02          10.43        
                   Centroid               21.09            37.33           52.66          10.01        
                   W. Centroid            21.76            37.53           52.95          9.52         
                   W. Median              0.11             11.11           72.73          16.16        
                   Crit. Uniform          0.03             8.33            91.67          0.00         
                   Feasible Region        0.02             40.91           50.00          9.09         

clb                Uniform                2.93             3.51            96.49          0.00         
                   Median                 2.98             1.98            90.45          7.57         
                   Centroid               3.10             5.15            94.85          0.00         
                   W. Centroid            2.96             4.06            94.57          1.38         
                   W. Median              0.02             0.00            86.36          13.64        
                   Crit. Uniform          0.06             0.00            100.00         0.00         
                   Feasible Region        0.06             0.00            100.00         0.00         

mult_36            Uniform                0.46             0.46            99.54          0.00         
                   Median                 0.41             0.79            72.22          26.98        
                   Centroid               0.39             0.82            65.22          33.97        
                   W. Centroid            0.44             1.47            76.90          21.62        
                   W. Median              0.00             0.00            0.00           100.00       
                   Crit. Uniform          0.05             0.00            100.00         0.00         
                   Feasible Region        0.08             0.00            100.00         0.00         


Placement Quench timing analysis took 0.000998157 seconds (0.0009089 STA, 8.9257e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.108257 seconds (0.0983469 STA, 0.00991006 slack) (95 full updates: 95 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.31 seconds (max_rss 67.2 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 386 ( 32.9%) |***********************************************
[      0.1:      0.2)  41 (  3.5%) |*****
[      0.2:      0.3) 165 ( 14.1%) |********************
[      0.3:      0.4)  69 (  5.9%) |********
[      0.4:      0.5)  40 (  3.4%) |*****
[      0.5:      0.6)  25 (  2.1%) |***
[      0.6:      0.7)  94 (  8.0%) |***********
[      0.7:      0.8)  72 (  6.1%) |*********
[      0.8:      0.9)  81 (  6.9%) |**********
[      0.9:        1) 201 ( 17.1%) |************************
## Initializing router criticalities took 0.01 seconds (max_rss 67.2 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0  328539     692    1136     689 ( 2.759%)    8717 (34.6%)   21.983     -1753.    -21.983      0.000      0.000      N/A
Incr Slack updates 95 in 0.00327002 sec
Full Max Req/Worst Slack updates 16 in 0.000100279 sec
Incr Max Req/Worst Slack updates 79 in 0.000581127 sec
Incr Criticality updates 73 in 0.00404548 sec
Full Criticality updates 22 in 0.00124337 sec
   2    0.0     0.5   17  323679     564     968     362 ( 1.450%)    8713 (34.6%)   22.119     -1820.    -22.119      0.000      0.000      N/A
   3    0.0     0.6   12  286685     408     749     265 ( 1.061%)    9062 (36.0%)   22.157     -1797.    -22.157      0.000      0.000      N/A
   4    0.0     0.8   18  262624     336     681     213 ( 0.853%)    9222 (36.6%)   22.199     -1826.    -22.199      0.000      0.000      N/A
   5    0.0     1.1   12  239439     269     574     128 ( 0.513%)    9457 (37.5%)   22.292     -1857.    -22.292      0.000      0.000      N/A
   6    0.0     1.4    9  207295     225     508      87 ( 0.348%)    9567 (38.0%)   22.403     -1807.    -22.403      0.000      0.000      N/A
   7    0.0     1.9    7  150728     185     427      45 ( 0.180%)    9681 (38.4%)   22.585     -1851.    -22.585      0.000      0.000      N/A
   8    0.0     2.4    6  119533     151     364      23 ( 0.092%)    9773 (38.8%)   22.731     -1891.    -22.731      0.000      0.000      N/A
   9    0.0     3.1    2  105227     141     343      10 ( 0.040%)    9833 (39.0%)   22.822     -1897.    -22.822      0.000      0.000      N/A
  10    0.0     4.1    1   94841     131     296       6 ( 0.024%)    9838 (39.0%)   22.822     -1897.    -22.822      0.000      0.000       13
  11    0.0     5.3    2   93185     122     294       4 ( 0.016%)    9832 (39.0%)   22.822     -1897.    -22.822      0.000      0.000       13
  12    0.0     6.9    0   92394     123     294       1 ( 0.004%)    9848 (39.1%)   22.822     -1898.    -22.822      0.000      0.000       13
  13    0.0     9.0    0   90818     119     276       1 ( 0.004%)    9852 (39.1%)   22.822     -1923.    -22.822      0.000      0.000       12
  14    0.0    11.6    0   87821     119     276       1 ( 0.004%)    9856 (39.1%)   22.822     -1907.    -22.822      0.000      0.000       13
  15    0.0    15.1    1   83394     118     275       1 ( 0.004%)    9872 (39.2%)   22.822     -1907.    -22.822      0.000      0.000       13
  16    0.0    19.7    1   83447     119     287       0 ( 0.000%)    9878 (39.2%)   22.822     -1913.    -22.822      0.000      0.000       14
Restoring best routing
Critical path: 22.8222 ns
Successfully routed after 16 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 381 ( 32.5%) |***********************************************
[      0.1:      0.2)  44 (  3.7%) |*****
[      0.2:      0.3) 114 (  9.7%) |**************
[      0.3:      0.4) 122 ( 10.4%) |***************
[      0.4:      0.5)  35 (  3.0%) |****
[      0.5:      0.6)  94 (  8.0%) |************
[      0.6:      0.7)  18 (  1.5%) |**
[      0.7:      0.8) 115 (  9.8%) |**************
[      0.8:      0.9)  46 (  3.9%) |******
[      0.9:        1) 205 ( 17.5%) |*************************
Router Stats: total_nets_routed: 3822 total_connections_routed: 7748 total_heap_pushes: 2649649 total_heap_pops: 614425 
# Routing took 0.36 seconds (max_rss 67.2 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 67.2 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -702314117
Circuit successfully routed with a channel width factor of 60.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 67.2 MiB, delta_rss +0.0 MiB)
Found 1022 mismatches between routing and packing results.
Fixed 762 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.01 seconds (max_rss 67.2 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        258                               0.372093                     0.627907   
       clb         36                                22.7222                      10.3333   
   mult_36          5                                     52                           32   
    memory          0                                      0                            0   
Absorbed logical nets 300 out of 994 nets, 694 nets not absorbed.


Average number of bends per net: 2.02890  Maximum # of bends: 11

Number of global nets: 2
Number of routed nets (nonglobal): 692
Wire length results (in units of 1 clb segments)...
	Total wirelength: 9878, average net length: 14.2746
	Maximum net length: 78

Wire length results in terms of physical segments...
	Total wiring segments used: 2650, average wire segments per net: 3.82948
	Maximum segments used by a net: 20
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)  0 (  0.0%) |
[      0.9:        1)  0 (  0.0%) |
[      0.8:      0.9) 10 (  2.2%) |*****
[      0.7:      0.8) 90 ( 20.0%) |***********************************************
[      0.5:      0.6) 48 ( 10.7%) |*************************
[      0.4:      0.5) 42 (  9.3%) |**********************
[      0.3:      0.4) 24 (  5.3%) |*************
[      0.2:      0.3) 80 ( 17.8%) |******************************************
[      0.1:      0.2) 64 ( 14.2%) |*********************************
[        0:      0.1) 92 ( 20.4%) |************************************************
Maximum routing channel utilization:      0.85 at (11,7)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      42  25.438       60
                         1      15   7.000       60
                         2      21  10.812       60
                         3      22  12.812       60
                         4      32  17.750       60
                         5      42  22.812       60
                         6      46  27.000       60
                         7      51  30.000       60
                         8      49  31.312       60
                         9      45  26.812       60
                        10      46  28.062       60
                        11      35  21.562       60
                        12      20  10.125       60
                        13      15   6.875       60
                        14      40  22.625       60
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      10   4.750       60
                         1       7   3.125       60
                         2      13   7.500       60
                         3      17  10.188       60
                         4      29  15.562       60
                         5      47  28.000       60
                         6      50  30.312       60
                         7      48  29.688       60
                         8      44  28.312       60
                         9      45  26.500       60
                        10      47  25.250       60
                        11      54  26.875       60
                        12      50  23.125       60
                        13      51  27.500       60
                        14      56  29.688       60

Total tracks in x-direction: 900, in y-direction: 900

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.21132e+07
	Total used logic block area: 3.92018e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 934704., per logic tile: 3651.19

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4   3824
                                                      Y      4   3824

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4       0.343

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4        0.35

Segment occupancy by length: Length utilization
                             ------ -----------
                             L4           0.346

Segment occupancy by type:              name type utilization
                           ----------------- ---- -----------
                           unnamed_segment_0    0       0.346

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  2.9e-10:  4.1e-10) 190 ( 65.7%) |***********************************************
[  4.1e-10:  5.3e-10)   5 (  1.7%) |*
[  5.3e-10:  6.4e-10)  22 (  7.6%) |*****
[  6.4e-10:  7.6e-10)  43 ( 14.9%) |***********
[  7.6e-10:  8.7e-10)  14 (  4.8%) |***
[  8.7e-10:  9.9e-10)   9 (  3.1%) |**
[  9.9e-10:  1.1e-09)   2 (  0.7%) |
[  1.1e-09:  1.2e-09)   2 (  0.7%) |
[  1.2e-09:  1.3e-09)   0 (  0.0%) |
[  1.3e-09:  1.5e-09)   2 (  0.7%) |

Final critical path delay (least slack): 22.8222 ns, Fmax: 43.817 MHz
Final setup Worst Negative Slack (sWNS): -22.8222 ns
Final setup Total Negative Slack (sTNS): -1913.06 ns

Final setup slack histogram:
[ -2.3e-08: -2.1e-08)  12 (  4.2%) |*****
[ -2.1e-08: -1.8e-08)   7 (  2.4%) |***
[ -1.8e-08: -1.6e-08)  11 (  3.8%) |****
[ -1.6e-08: -1.4e-08)   2 (  0.7%) |*
[ -1.4e-08: -1.2e-08)   7 (  2.4%) |***
[ -1.2e-08: -9.4e-09)  12 (  4.2%) |*****
[ -9.4e-09: -7.2e-09)  27 (  9.3%) |***********
[ -7.2e-09:   -5e-09) 115 ( 39.8%) |***********************************************
[   -5e-09: -2.8e-09)   0 (  0.0%) |
[ -2.8e-09: -5.3e-10)  96 ( 33.2%) |***************************************

Final geomean non-virtual intra-domain period: 22.8222 ns (43.817 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 22.8222 ns (43.817 MHz)

Incr Slack updates 1 in 4.3852e-05 sec
Full Max Req/Worst Slack updates 1 in 6.984e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 6.3699e-05 sec
Flow timing analysis took 0.169279 seconds (0.156251 STA, 0.0130281 slack) (114 full updates: 96 setup, 0 hold, 18 combined).
VPR succeeded
The entire flow of VPR took 1.45 seconds (max_rss 67.2 MiB)
Incr Slack updates 17 in 0.000568693 sec
Full Max Req/Worst Slack updates 1 in 8.145e-06 sec
Incr Max Req/Worst Slack updates 16 in 0.000113804 sec
Incr Criticality updates 7 in 0.000352732 sec
Full Criticality updates 10 in 0.000544505 sec
	Command being timed: "/packages/apps/vtr/8.0.0-git/vpr/vpr k6_frac_N10_mem32K_40nm.xml diffeq1 --circuit_file diffeq1.pre-vpr.blif --route_chan_width 60 --max_criticality 0.5 --seed 5"
	User time (seconds): 1.37
	System time (seconds): 0.03
	Percent of CPU this job got: 95%
	Elapsed (wall clock) time (h:mm:ss or m:ss): 0:01.47
	Average shared text size (kbytes): 0
	Average unshared data size (kbytes): 0
	Average stack size (kbytes): 0
	Average total size (kbytes): 0
	Maximum resident set size (kbytes): 68856
	Average resident set size (kbytes): 0
	Major (requiring I/O) page faults: 0
	Minor (reclaiming a frame) page faults: 36510
	Voluntary context switches: 209
	Involuntary context switches: 16
	Swaps: 0
	File system inputs: 0
	File system outputs: 7704
	Socket messages sent: 0
	Socket messages received: 0
	Signals delivered: 0
	Page size (bytes): 4096
	Exit status: 0
