// Seed: 1037004015
module module_0 (
    output tri0 id_0,
    input uwire id_1,
    input supply0 id_2,
    input supply1 id_3,
    output wor id_4
);
  logic id_6 = -1;
endmodule
module module_1 #(
    parameter id_7 = 32'd71
) (
    input  wire  id_0,
    output wire  id_1,
    input  uwire id_2,
    input  wor   id_3,
    output tri0  id_4,
    input  wand  id_5,
    output wire  id_6,
    input  uwire _id_7,
    output tri0  id_8
);
  logic [(  -1  ) : id_7] id_10;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_3,
      id_0,
      id_4
  );
  assign modCall_1.id_4 = 0;
endmodule
