Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Sun Feb  9 15:07:08 2020
| Host         : DESKTOP-R2IVILV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RegisterFile_control_sets_placed.rpt
| Design       : RegisterFile
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    32 |
|    Minimum number of control sets                        |    32 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    32 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    32 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1024 |          396 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------+------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+--------------------------+------------------+------------------+----------------+
|  CLK_IBUF_BUFG | Register[19][31]_i_1_n_0 | RESET_IBUF       |               11 |             32 |
|  CLK_IBUF_BUFG | Register[29][31]_i_1_n_0 | RESET_IBUF       |               13 |             32 |
|  CLK_IBUF_BUFG | Register[21][31]_i_1_n_0 | RESET_IBUF       |                8 |             32 |
|  CLK_IBUF_BUFG | Register[22][31]_i_1_n_0 | RESET_IBUF       |               19 |             32 |
|  CLK_IBUF_BUFG | Register[24][31]_i_1_n_0 | RESET_IBUF       |                9 |             32 |
|  CLK_IBUF_BUFG | Register[6][31]_i_1_n_0  | RESET_IBUF       |               16 |             32 |
|  CLK_IBUF_BUFG | Register[30][31]_i_1_n_0 | RESET_IBUF       |               16 |             32 |
|  CLK_IBUF_BUFG | Register[10][31]_i_1_n_0 | RESET_IBUF       |                6 |             32 |
|  CLK_IBUF_BUFG | Register[0][31]_i_1_n_0  | RESET_IBUF       |               10 |             32 |
|  CLK_IBUF_BUFG | Register[11][31]_i_1_n_0 | RESET_IBUF       |                9 |             32 |
|  CLK_IBUF_BUFG | Register[18][31]_i_1_n_0 | RESET_IBUF       |                8 |             32 |
|  CLK_IBUF_BUFG | Register[23][31]_i_1_n_0 | RESET_IBUF       |               23 |             32 |
|  CLK_IBUF_BUFG | Register[26][31]_i_1_n_0 | RESET_IBUF       |               12 |             32 |
|  CLK_IBUF_BUFG | Register[27][31]_i_1_n_0 | RESET_IBUF       |                9 |             32 |
|  CLK_IBUF_BUFG | Register[2][31]_i_1_n_0  | RESET_IBUF       |                9 |             32 |
|  CLK_IBUF_BUFG | Register[5][31]_i_1_n_0  | RESET_IBUF       |               13 |             32 |
|  CLK_IBUF_BUFG | Register[13][31]_i_1_n_0 | RESET_IBUF       |               13 |             32 |
|  CLK_IBUF_BUFG | Register[17][31]_i_1_n_0 | RESET_IBUF       |                8 |             32 |
|  CLK_IBUF_BUFG | Register[3][31]_i_1_n_0  | RESET_IBUF       |               13 |             32 |
|  CLK_IBUF_BUFG | Register[20][31]_i_1_n_0 | RESET_IBUF       |                9 |             32 |
|  CLK_IBUF_BUFG | Register[12][31]_i_1_n_0 | RESET_IBUF       |                7 |             32 |
|  CLK_IBUF_BUFG | Register[1][31]_i_1_n_0  | RESET_IBUF       |               12 |             32 |
|  CLK_IBUF_BUFG | Register[15][31]_i_1_n_0 | RESET_IBUF       |               14 |             32 |
|  CLK_IBUF_BUFG | Register[7][31]_i_1_n_0  | RESET_IBUF       |               21 |             32 |
|  CLK_IBUF_BUFG | Register[14][31]_i_1_n_0 | RESET_IBUF       |                8 |             32 |
|  CLK_IBUF_BUFG | Register[4][31]_i_1_n_0  | RESET_IBUF       |               10 |             32 |
|  CLK_IBUF_BUFG | Register[9][31]_i_1_n_0  | RESET_IBUF       |               20 |             32 |
|  CLK_IBUF_BUFG | Register                 | RESET_IBUF       |               24 |             32 |
|  CLK_IBUF_BUFG | Register[28][31]_i_1_n_0 | RESET_IBUF       |               15 |             32 |
|  CLK_IBUF_BUFG | Register[16][31]_i_1_n_0 | RESET_IBUF       |                8 |             32 |
|  CLK_IBUF_BUFG | Register[8][31]_i_1_n_0  | RESET_IBUF       |               14 |             32 |
|  CLK_IBUF_BUFG | Register[25][31]_i_1_n_0 | RESET_IBUF       |                9 |             32 |
+----------------+--------------------------+------------------+------------------+----------------+


