0.6
2019.1
May 24 2019
15:06:07
C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/Eje5/Eje5.sim/sim_1/synth/func/xsim/Top_TB_func_synth.v,1747944864,verilog,,,,ALU;Banco_Registros;Generator;TopFSM;fsm_mealy;glbl,,,,,,,,
C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/Top_TB.sv,1747768494,systemVerilog,,,,Top_TB,,,,,,,,
