Active-HDL 10.3.3558.6081  2019-03-28 10:27:58

Elaboration top modules:
VHDL Configuration            testbench_for_uzd1


----------------------------------------------------------------------------------------------
Entity   | Architecture    | Library | Info | Compiler Version          | Compilation Options
----------------------------------------------------------------------------------------------
uzd1_tb  | TB_ARCHITECTURE | work    |      | 10.3.3558.6081  (Windows) | -O3
UZD1     | SCHEMATIC       | work    |      | 10.3.3558.6081  (Windows) | -O3
nr2      | v               | xp2     |      | 10.3.3558.6081  (Windows) | -vendor lattice
inv      | v               | xp2     |      | 10.3.3558.6081  (Windows) | -vendor lattice
or2      | v               | xp2     |      | 10.3.3558.6081  (Windows) | -vendor lattice
xor2     | v               | xp2     |      | 10.3.3558.6081  (Windows) | -vendor lattice
nd3      | v               | xp2     |      | 10.3.3558.6081  (Windows) | -vendor lattice
nd2      | v               | xp2     |      | 10.3.3558.6081  (Windows) | -vendor lattice
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
VHDL Configuration         | Library | Info | Compiler Version          | Compilation Options
----------------------------------------------------------------------------------------------
testbench_for_uzd1         | work    |      | 10.3.3558.6081  (Windows) | -O3
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
VHDL Package               | Library | Info | Compiler Version          | Compilation Options
----------------------------------------------------------------------------------------------
standard                   | std     |      |                           | <unavailable>
TEXTIO                     | std     |      | 10.3.3558.6081  (Windows) |  -2008
std_logic_1164             | ieee    |      | 10.3.3558.6081  (Windows) |  -2008
components                 | xp2     |      | 10.3.3558.6081  (Windows) | -vendor lattice
VITAL_Timing               | ieee    |      | 10.3.3558.6081  (Windows) | <unavailable>
VITAL_Primitives           | ieee    |      | 10.3.3558.6081  (Windows) | <unavailable>
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
Library                    | Comment
----------------------------------------------------------------------------------------------
ieee                       | Standard IEEE packages library
std                        | Standard VHDL library
work                       | None
xp2                        | LATTICE Diamond 3.10, XP2 VHDL LIBRARY
----------------------------------------------------------------------------------------------


Simulation Options: asim +access +r TESTBENCH_FOR_uzd1


The performance of simulation is reduced. Version Lattice Edition
