//
// Current state of the pin
//
config-pin -q P9_17
config-pin -q P9_18
config-pin -q P9_21
config-pin -q P9_22

config-pin -q P9_28
config-pin -q P9_29
config-pin -q P9_30
config-pin -q P9_31

//
// spi0 and spi1 overlay u-boot commands :: DONT WORK
//
uboot_overlay_addr3=/lib/firmware/BB-SPIDEV0-00A0.dtbo
uboot_overlay_addr4=/lib/firmware/BB-SPIDEV1-00A0.dtbo


//
// spi 0 :: short 18 & 21
//
config-pin P9_17 spi_cs
config-pin P9_18 spi
config-pin P9_21 spi
config-pin P9_22 spi_sclk

//
// spi 1 :: short 29 & 30
//
config-pin P9_28 spi_cs
config-pin P9_29 spi
config-pin P9_30 spi
config-pin P9_31 spi_sclk

//
// Open collector pins
//

P8 Header:

    Pin 3 (GPIO2_1 / EHRPWM1B / GPIO1_29 / GPIO1[28])
    Pin 5 (GPIO2_2 / EHRPWM1A / GPIO1_31 / GPIO1[30])
    Pin 7 (GPIO2_3 / GPIO1_33 / GPIO1[32])
    Pin 8 (GPIO2_4 / GPIO1_35 / GPIO1[34])
    Pin 9 (GPIO2_5 / EHRPWM2A / GPIO1_37 / GPIO1[36])

P9 Header:

    Pin 12 (GPIO1_28 / GPIO1[16])
    Pin 14 (GPIO0_26 / GPIO0[25])
    Pin 17 (GPIO0_27 / GPIO3_19)
    Pin 20 (GPIO1_31 / UART2_RXD / GPIO0_24 / GPIO0[26])
    Pin 22 (GPIO1_15 / UART4_TXD / GPIO1[14])
    Pin 24 (GPIO1_14 / UART4_RXD / GPIO1[15])
    Pin 26 (GPIO1_29 / GPIO2_22 / EHRPWM0B / GPIO2[6])

GPIOx_y: the x represents the GPIO bank number, and the y represents the GPIO pin number within the bank.

EHRPWMx_y: the x represents the Enhanced High Resolution Pulse Width Modulation (EHRPWM) module number, and the y represents the channel number within the module.

UARTx: the x represents the Universal Asynchronous Receiver/Transmitter (UART) module number.
GPIOx[y]: the x represents the GPIO bank number, and the [y] is an alternative numbering scheme for the GPIO pin within the bank.

GPIOx_y / EHRPWMx_y / UARTx: multiple labels separated by a slash indicate multiple possible functions for the pin.