#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Fri Mar 24 13:58:02 2017
# Process ID: 21274
# Current directory: /home/yosimoto/work/vivado/test_uart_loopback_2/test_uart_loopback_2.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/yosimoto/work/vivado/test_uart_loopback_2/test_uart_loopback_2.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/yosimoto/work/vivado/test_uart_loopback_2/test_uart_loopback_2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/yosimoto/work/vivado/test_uart_loopback_2/test_uart_loopback_2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yosimoto/work/vivado/test_uart_loopback_2/test_uart_loopback_2.srcs/sources_1/bd/design_1/ip/design_1_uart_loopback_0_0/design_1_uart_loopback_0_0.dcp' for cell 'design_1_i/uart_loopback_0'
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/clk_wiz_0/resetn' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/yosimoto/work/vivado/test_uart_loopback_2/test_uart_loopback_2.runs/impl_1/.Xil/Vivado-21274-hodaka/dcp_3/design_1_clk_wiz_0_0.edf:331]
Parsing XDC File [/home/yosimoto/work/vivado/test_uart_loopback_2/test_uart_loopback_2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/yosimoto/work/vivado/test_uart_loopback_2/test_uart_loopback_2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/yosimoto/work/vivado/test_uart_loopback_2/test_uart_loopback_2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/yosimoto/work/vivado/test_uart_loopback_2/test_uart_loopback_2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/yosimoto/work/vivado/test_uart_loopback_2/test_uart_loopback_2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1689.438 ; gain = 454.449 ; free physical = 1256 ; free virtual = 18871
Finished Parsing XDC File [/home/yosimoto/work/vivado/test_uart_loopback_2/test_uart_loopback_2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/yosimoto/work/vivado/test_uart_loopback_2/test_uart_loopback_2.srcs/constrs_1/new/test_uart_loopback.xdc]
Finished Parsing XDC File [/home/yosimoto/work/vivado/test_uart_loopback_2/test_uart_loopback_2.srcs/constrs_1/new/test_uart_loopback.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/yosimoto/work/vivado/test_uart_loopback_2/test_uart_loopback_2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1690.438 ; gain = 700.855 ; free physical = 1255 ; free virtual = 18870
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.50 . Memory (MB): peak = 1698.453 ; gain = 8.012 ; free physical = 1248 ; free virtual = 18862
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/yosimoto/Xilinx/Vivado/2016.3/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:2.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:2.0", from Vivado IP cache entry "73f4ccb6dfa912e9".
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "9c914e2aa0f61a57".
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1759.562 ; gain = 0.000 ; free physical = 1179 ; free virtual = 18804
Phase 1 Generate And Synthesize Debug Cores | Checksum: 15a59e0d5

Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 1759.562 ; gain = 53.109 ; free physical = 1179 ; free virtual = 18804
Implement Debug Cores | Checksum: 1293d59e7
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 15fabfb41

Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1772.562 ; gain = 66.109 ; free physical = 1177 ; free virtual = 18801

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 8 cells.
Phase 3 Constant propagation | Checksum: 1d14aa5df

Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1772.562 ; gain = 66.109 ; free physical = 1176 ; free virtual = 18800

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 94 unconnected nets.
INFO: [Opt 31-11] Eliminated 1 unconnected cells.
Phase 4 Sweep | Checksum: 281d4cf8d

Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1772.562 ; gain = 66.109 ; free physical = 1176 ; free virtual = 18800

Phase 5 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 5 BUFG optimization | Checksum: 281d4cf8d

Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1772.562 ; gain = 66.109 ; free physical = 1175 ; free virtual = 18800

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1772.562 ; gain = 0.000 ; free physical = 1175 ; free virtual = 18800
Ending Logic Optimization Task | Checksum: 281d4cf8d

Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1772.562 ; gain = 66.109 ; free physical = 1175 ; free virtual = 18800

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: d35a41fb

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1952.758 ; gain = 0.000 ; free physical = 1079 ; free virtual = 18704
Ending Power Optimization Task | Checksum: d35a41fb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1952.758 ; gain = 180.195 ; free physical = 1079 ; free virtual = 18704
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 1952.758 ; gain = 262.316 ; free physical = 1079 ; free virtual = 18704
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1952.758 ; gain = 0.000 ; free physical = 1078 ; free virtual = 18704
INFO: [Common 17-1381] The checkpoint '/home/yosimoto/work/vivado/test_uart_loopback_2/test_uart_loopback_2.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/yosimoto/work/vivado/test_uart_loopback_2/test_uart_loopback_2.runs/impl_1/design_1_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 1075 ; free virtual = 18701
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 1075 ; free virtual = 18701

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e4b583da

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 1074 ; free virtual = 18701

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 149b3564d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 1076 ; free virtual = 18702

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 149b3564d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 1076 ; free virtual = 18702
Phase 1 Placer Initialization | Checksum: 149b3564d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 1076 ; free virtual = 18702

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 134bb40c2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 1075 ; free virtual = 18701

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 134bb40c2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 1075 ; free virtual = 18701

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16a1937ca

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 1075 ; free virtual = 18701

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d84b8f5d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 1075 ; free virtual = 18701

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: d84b8f5d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 1075 ; free virtual = 18701

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: f6beb8d7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 1075 ; free virtual = 18701

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 149da3732

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 1075 ; free virtual = 18701

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1b361d1fa

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 1075 ; free virtual = 18701

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1b361d1fa

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 1075 ; free virtual = 18701
Phase 3 Detail Placement | Checksum: 1b361d1fa

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 1075 ; free virtual = 18701

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.253. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 245c39a84

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 1075 ; free virtual = 18701
Phase 4.1 Post Commit Optimization | Checksum: 245c39a84

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 1075 ; free virtual = 18701

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 245c39a84

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 1075 ; free virtual = 18701

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 245c39a84

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 1075 ; free virtual = 18701

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 19790e831

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 1075 ; free virtual = 18701
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19790e831

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 1075 ; free virtual = 18701
Ending Placer Task | Checksum: 9ff17659

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 1075 ; free virtual = 18701
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 1075 ; free virtual = 18701
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 1070 ; free virtual = 18702
INFO: [Common 17-1381] The checkpoint '/home/yosimoto/work/vivado/test_uart_loopback_2/test_uart_loopback_2.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 1072 ; free virtual = 18700
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 1072 ; free virtual = 18700
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 1071 ; free virtual = 18699
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 6eb31f4c ConstDB: 0 ShapeSum: 313e570d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 54878e4f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 987 ; free virtual = 18615

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 54878e4f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 987 ; free virtual = 18615

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 54878e4f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 987 ; free virtual = 18615

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 54878e4f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 987 ; free virtual = 18615
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 201b6fb4b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 976 ; free virtual = 18604
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.374  | TNS=0.000  | WHS=-0.190 | THS=-92.804|

Phase 2 Router Initialization | Checksum: 2127863bd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 976 ; free virtual = 18604

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 203a0f3b0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 975 ; free virtual = 18604

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 316
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 13ff430bc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 975 ; free virtual = 18603
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.097  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19d869cf7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 975 ; free virtual = 18603

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1223a3efc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 975 ; free virtual = 18603
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.097  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 11840fd7c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 975 ; free virtual = 18603

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 144899f35

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 975 ; free virtual = 18603
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.097  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 9b530c72

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 975 ; free virtual = 18603
Phase 4 Rip-up And Reroute | Checksum: 9b530c72

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 975 ; free virtual = 18603

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 9b530c72

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 975 ; free virtual = 18603

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 9b530c72

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 975 ; free virtual = 18603
Phase 5 Delay and Skew Optimization | Checksum: 9b530c72

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 975 ; free virtual = 18603

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 73b820cc

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 975 ; free virtual = 18603
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.105  | TNS=0.000  | WHS=0.022  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 127570837

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 975 ; free virtual = 18603
Phase 6 Post Hold Fix | Checksum: 127570837

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 975 ; free virtual = 18603

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.783624 %
  Global Horizontal Routing Utilization  = 0.997137 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 12b4cecab

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 975 ; free virtual = 18603

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12b4cecab

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 974 ; free virtual = 18602

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13896eeeb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 974 ; free virtual = 18602

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.105  | TNS=0.000  | WHS=0.022  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13896eeeb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 974 ; free virtual = 18602
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 974 ; free virtual = 18602

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 974 ; free virtual = 18602
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 1952.762 ; gain = 0.000 ; free physical = 969 ; free virtual = 18604
INFO: [Common 17-1381] The checkpoint '/home/yosimoto/work/vivado/test_uart_loopback_2/test_uart_loopback_2.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/yosimoto/work/vivado/test_uart_loopback_2/test_uart_loopback_2.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/yosimoto/work/vivado/test_uart_loopback_2/test_uart_loopback_2.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
88 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Fri Mar 24 13:59:59 2017...
