

================================================================
== Vitis HLS Report for 'Autocorrelation_Pipeline_VITIS_LOOP_143_5'
================================================================
* Date:           Fri Feb 28 00:23:42 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        GSM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  3.198 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      162|      162|  1.296 us|  1.296 us|  162|  162|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_143_5  |      160|      160|         2|          1|          1|   160|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.56>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%idx77 = alloca i32 1"   --->   Operation 5 'alloca' 'idx77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln143_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln143"   --->   Operation 6 'read' 'zext_ln143_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln143_cast = zext i3 %zext_ln143_read"   --->   Operation 7 'zext' 'zext_ln143_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %indata, void @empty_9, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %idx77"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc341"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%idx77_load = load i8 %idx77" [data/benchmarks/gsm/gsm_lpc.c:143]   --->   Operation 11 'load' 'idx77_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.70ns)   --->   "%icmp_ln143 = icmp_eq  i8 %idx77_load, i8 160" [data/benchmarks/gsm/gsm_lpc.c:143]   --->   Operation 12 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.70ns)   --->   "%add_ln143 = add i8 %idx77_load, i8 1" [data/benchmarks/gsm/gsm_lpc.c:143]   --->   Operation 13 'add' 'add_ln143' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln143 = br i1 %icmp_ln143, void %for.inc341.split, void %if.end344.loopexit.exitStub" [data/benchmarks/gsm/gsm_lpc.c:143]   --->   Operation 14 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln143_1 = zext i8 %idx77_load" [data/benchmarks/gsm/gsm_lpc.c:143]   --->   Operation 15 'zext' 'zext_ln143_1' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indata_addr = getelementptr i16 %indata, i64 0, i64 %zext_ln143_1" [data/benchmarks/gsm/gsm_lpc.c:144]   --->   Operation 16 'getelementptr' 'indata_addr' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (1.17ns)   --->   "%indata_load = load i8 %indata_addr" [data/benchmarks/gsm/gsm_lpc.c:144]   --->   Operation 17 'load' 'indata_load' <Predicate = (!icmp_ln143)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln143 = store i8 %add_ln143, i8 %idx77" [data/benchmarks/gsm/gsm_lpc.c:143]   --->   Operation 18 'store' 'store_ln143' <Predicate = (!icmp_ln143)> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln143)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.19>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln144 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [data/benchmarks/gsm/gsm_lpc.c:144]   --->   Operation 19 'specpipeline' 'specpipeline_ln144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln144 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160" [data/benchmarks/gsm/gsm_lpc.c:144]   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln143 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [data/benchmarks/gsm/gsm_lpc.c:143]   --->   Operation 21 'specloopname' 'specloopname_ln143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (1.17ns)   --->   "%indata_load = load i8 %indata_addr" [data/benchmarks/gsm/gsm_lpc.c:144]   --->   Operation 22 'load' 'indata_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_2 : Operation 23 [1/1] (0.84ns)   --->   "%shl_ln144 = shl i16 %indata_load, i16 %zext_ln143_cast" [data/benchmarks/gsm/gsm_lpc.c:144]   --->   Operation 23 'shl' 'shl_ln144' <Predicate = true> <Delay = 0.84> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.17ns)   --->   "%store_ln144 = store i16 %shl_ln144, i8 %indata_addr" [data/benchmarks/gsm/gsm_lpc.c:144]   --->   Operation 24 'store' 'store_ln144' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln143 = br void %for.inc341" [data/benchmarks/gsm/gsm_lpc.c:143]   --->   Operation 25 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ zext_ln143]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx77                   (alloca           ) [ 010]
zext_ln143_read         (read             ) [ 000]
zext_ln143_cast         (zext             ) [ 011]
specinterface_ln0       (specinterface    ) [ 000]
store_ln0               (store            ) [ 000]
br_ln0                  (br               ) [ 000]
idx77_load              (load             ) [ 000]
icmp_ln143              (icmp             ) [ 010]
add_ln143               (add              ) [ 000]
br_ln143                (br               ) [ 000]
zext_ln143_1            (zext             ) [ 000]
indata_addr             (getelementptr    ) [ 011]
store_ln143             (store            ) [ 000]
specpipeline_ln144      (specpipeline     ) [ 000]
speclooptripcount_ln144 (speclooptripcount) [ 000]
specloopname_ln143      (specloopname     ) [ 000]
indata_load             (load             ) [ 000]
shl_ln144               (shl              ) [ 000]
store_ln144             (store            ) [ 000]
br_ln143                (br               ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indata">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indata"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln143">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln143"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="idx77_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx77/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="zext_ln143_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="3" slack="0"/>
<pin id="42" dir="0" index="1" bw="3" slack="0"/>
<pin id="43" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln143_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="indata_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="16" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="8" slack="0"/>
<pin id="50" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="indata_addr/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="8" slack="1"/>
<pin id="55" dir="0" index="1" bw="16" slack="0"/>
<pin id="56" dir="0" index="2" bw="0" slack="0"/>
<pin id="58" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="59" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="60" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="61" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="indata_load/1 store_ln144/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="zext_ln143_cast_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="3" slack="0"/>
<pin id="65" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143_cast/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="store_ln0_store_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="1" slack="0"/>
<pin id="69" dir="0" index="1" bw="8" slack="0"/>
<pin id="70" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="idx77_load_load_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx77_load/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="icmp_ln143_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="8" slack="0"/>
<pin id="77" dir="0" index="1" bw="8" slack="0"/>
<pin id="78" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="add_ln143_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="8" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="zext_ln143_1_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="8" slack="0"/>
<pin id="89" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln143_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="shl_ln144_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="16" slack="0"/>
<pin id="99" dir="0" index="1" bw="3" slack="1"/>
<pin id="100" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln144/2 "/>
</bind>
</comp>

<comp id="103" class="1005" name="idx77_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="0"/>
<pin id="105" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="idx77 "/>
</bind>
</comp>

<comp id="110" class="1005" name="zext_ln143_cast_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="1"/>
<pin id="112" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln143_cast "/>
</bind>
</comp>

<comp id="118" class="1005" name="indata_addr_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="1"/>
<pin id="120" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indata_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="44"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="24" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="62"><net_src comp="46" pin="3"/><net_sink comp="53" pin=2"/></net>

<net id="66"><net_src comp="40" pin="2"/><net_sink comp="63" pin=0"/></net>

<net id="71"><net_src comp="18" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="79"><net_src comp="72" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="80"><net_src comp="20" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="85"><net_src comp="72" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="22" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="90"><net_src comp="72" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="91"><net_src comp="87" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="96"><net_src comp="81" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="53" pin="7"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="97" pin="2"/><net_sink comp="53" pin=1"/></net>

<net id="106"><net_src comp="36" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="108"><net_src comp="103" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="109"><net_src comp="103" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="113"><net_src comp="63" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="121"><net_src comp="46" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="123"><net_src comp="118" pin="1"/><net_sink comp="53" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: indata | {2 }
 - Input state : 
	Port: Autocorrelation_Pipeline_VITIS_LOOP_143_5 : indata | {1 2 }
	Port: Autocorrelation_Pipeline_VITIS_LOOP_143_5 : zext_ln143 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		idx77_load : 1
		icmp_ln143 : 2
		add_ln143 : 2
		br_ln143 : 3
		zext_ln143_1 : 2
		indata_addr : 3
		indata_load : 4
		store_ln143 : 3
	State 2
		shl_ln144 : 1
		store_ln144 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    shl   |       shl_ln144_fu_97      |    0    |    35   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln143_fu_75      |    0    |    15   |
|----------|----------------------------|---------|---------|
|    add   |       add_ln143_fu_81      |    0    |    15   |
|----------|----------------------------|---------|---------|
|   read   | zext_ln143_read_read_fu_40 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |    zext_ln143_cast_fu_63   |    0    |    0    |
|          |     zext_ln143_1_fu_87     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    65   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     idx77_reg_103     |    8   |
|  indata_addr_reg_118  |    8   |
|zext_ln143_cast_reg_110|   16   |
+-----------------------+--------+
|         Total         |   32   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_53 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    0   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   65   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   32   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   32   |   74   |
+-----------+--------+--------+--------+
