{
  "module_name": "otx_cpt_hw_types.h",
  "hash_id": "382109ca0721ea7408e0bb3cbbcc29a891f8319a2e3740954129997ce09c3970",
  "original_prompt": "Ingested from linux-6.6.14/drivers/crypto/marvell/octeontx/otx_cpt_hw_types.h",
  "human_readable_source": " \n\n#ifndef __OTX_CPT_HW_TYPES_H\n#define __OTX_CPT_HW_TYPES_H\n\n#include <linux/types.h>\n\n \n#define OTX_CPT_PCI_PF_DEVICE_ID 0xa040\n#define OTX_CPT_PCI_VF_DEVICE_ID 0xa041\n\n#define OTX_CPT_PCI_PF_SUBSYS_ID 0xa340\n#define OTX_CPT_PCI_VF_SUBSYS_ID 0xa341\n\n \n#define OTX_CPT_PF_PCI_CFG_BAR\t0\n#define OTX_CPT_VF_PCI_CFG_BAR\t0\n\n#define OTX_CPT_BAR_E_CPTX_VFX_BAR0_OFFSET(a, b) \\\n\t(0x000020000000ll + 0x1000000000ll * (a) + 0x100000ll * (b))\n#define OTX_CPT_BAR_E_CPTX_VFX_BAR0_SIZE\t0x400000\n\n \n#define OTX_CPT_PF_MBOX_INT\t3\n#define OTX_CPT_PF_INT_VEC_E_MBOXX(x, a) ((x) + (a))\n \n#define OTX_CPT_PF_MSIX_VECTORS 4\n \n#define OTX_CPT_MAX_ENGINE_GROUPS 8\n\n \n#define OTX_CPT_INST_SIZE 64\n \n#define OTX_CPT_NEXT_CHUNK_PTR_SIZE 8\n\n \n#define OTX_CPT_VF_MSIX_VECTORS 2\n#define OTX_CPT_VF_INTR_MBOX_MASK BIT(0)\n#define OTX_CPT_VF_INTR_DOVF_MASK BIT(1)\n#define OTX_CPT_VF_INTR_IRDE_MASK BIT(2)\n#define OTX_CPT_VF_INTR_NWRP_MASK BIT(3)\n#define OTX_CPT_VF_INTR_SERR_MASK BIT(4)\n\n \n#define OTX_CPT_PF_CONSTANTS\t\t(0x0ll)\n#define OTX_CPT_PF_RESET\t\t(0x100ll)\n#define OTX_CPT_PF_DIAG\t\t\t(0x120ll)\n#define OTX_CPT_PF_BIST_STATUS\t\t(0x160ll)\n#define OTX_CPT_PF_ECC0_CTL\t\t(0x200ll)\n#define OTX_CPT_PF_ECC0_FLIP\t\t(0x210ll)\n#define OTX_CPT_PF_ECC0_INT\t\t(0x220ll)\n#define OTX_CPT_PF_ECC0_INT_W1S\t\t(0x230ll)\n#define OTX_CPT_PF_ECC0_ENA_W1S\t\t(0x240ll)\n#define OTX_CPT_PF_ECC0_ENA_W1C\t\t(0x250ll)\n#define OTX_CPT_PF_MBOX_INTX(b)\t\t(0x400ll | (u64)(b) << 3)\n#define OTX_CPT_PF_MBOX_INT_W1SX(b)\t(0x420ll | (u64)(b) << 3)\n#define OTX_CPT_PF_MBOX_ENA_W1CX(b)\t(0x440ll | (u64)(b) << 3)\n#define OTX_CPT_PF_MBOX_ENA_W1SX(b)\t(0x460ll | (u64)(b) << 3)\n#define OTX_CPT_PF_EXEC_INT\t\t(0x500ll)\n#define OTX_CPT_PF_EXEC_INT_W1S\t\t(0x520ll)\n#define OTX_CPT_PF_EXEC_ENA_W1C\t\t(0x540ll)\n#define OTX_CPT_PF_EXEC_ENA_W1S\t\t(0x560ll)\n#define OTX_CPT_PF_GX_EN(b)\t\t(0x600ll | (u64)(b) << 3)\n#define OTX_CPT_PF_EXEC_INFO\t\t(0x700ll)\n#define OTX_CPT_PF_EXEC_BUSY\t\t(0x800ll)\n#define OTX_CPT_PF_EXEC_INFO0\t\t(0x900ll)\n#define OTX_CPT_PF_EXEC_INFO1\t\t(0x910ll)\n#define OTX_CPT_PF_INST_REQ_PC\t\t(0x10000ll)\n#define OTX_CPT_PF_INST_LATENCY_PC\t(0x10020ll)\n#define OTX_CPT_PF_RD_REQ_PC\t\t(0x10040ll)\n#define OTX_CPT_PF_RD_LATENCY_PC\t(0x10060ll)\n#define OTX_CPT_PF_RD_UC_PC\t\t(0x10080ll)\n#define OTX_CPT_PF_ACTIVE_CYCLES_PC\t(0x10100ll)\n#define OTX_CPT_PF_EXE_CTL\t\t(0x4000000ll)\n#define OTX_CPT_PF_EXE_STATUS\t\t(0x4000008ll)\n#define OTX_CPT_PF_EXE_CLK\t\t(0x4000010ll)\n#define OTX_CPT_PF_EXE_DBG_CTL\t\t(0x4000018ll)\n#define OTX_CPT_PF_EXE_DBG_DATA\t\t(0x4000020ll)\n#define OTX_CPT_PF_EXE_BIST_STATUS\t(0x4000028ll)\n#define OTX_CPT_PF_EXE_REQ_TIMER\t(0x4000030ll)\n#define OTX_CPT_PF_EXE_MEM_CTL\t\t(0x4000038ll)\n#define OTX_CPT_PF_EXE_PERF_CTL\t\t(0x4001000ll)\n#define OTX_CPT_PF_EXE_DBG_CNTX(b)\t(0x4001100ll | (u64)(b) << 3)\n#define OTX_CPT_PF_EXE_PERF_EVENT_CNT\t(0x4001180ll)\n#define OTX_CPT_PF_EXE_EPCI_INBX_CNT(b)\t(0x4001200ll | (u64)(b) << 3)\n#define OTX_CPT_PF_EXE_EPCI_OUTBX_CNT(b) (0x4001240ll | (u64)(b) << 3)\n#define OTX_CPT_PF_ENGX_UCODE_BASE(b)\t(0x4002000ll | (u64)(b) << 3)\n#define OTX_CPT_PF_QX_CTL(b)\t\t(0x8000000ll | (u64)(b) << 20)\n#define OTX_CPT_PF_QX_GMCTL(b)\t\t(0x8000020ll | (u64)(b) << 20)\n#define OTX_CPT_PF_QX_CTL2(b)\t\t(0x8000100ll | (u64)(b) << 20)\n#define OTX_CPT_PF_VFX_MBOXX(b, c)\t(0x8001000ll | (u64)(b) << 20 | \\\n\t\t\t\t\t (u64)(c) << 8)\n\n \n#define OTX_CPT_VQX_CTL(b)\t\t(0x100ll | (u64)(b) << 20)\n#define OTX_CPT_VQX_SADDR(b)\t\t(0x200ll | (u64)(b) << 20)\n#define OTX_CPT_VQX_DONE_WAIT(b)\t(0x400ll | (u64)(b) << 20)\n#define OTX_CPT_VQX_INPROG(b)\t\t(0x410ll | (u64)(b) << 20)\n#define OTX_CPT_VQX_DONE(b)\t\t(0x420ll | (u64)(b) << 20)\n#define OTX_CPT_VQX_DONE_ACK(b)\t\t(0x440ll | (u64)(b) << 20)\n#define OTX_CPT_VQX_DONE_INT_W1S(b)\t(0x460ll | (u64)(b) << 20)\n#define OTX_CPT_VQX_DONE_INT_W1C(b)\t(0x468ll | (u64)(b) << 20)\n#define OTX_CPT_VQX_DONE_ENA_W1S(b)\t(0x470ll | (u64)(b) << 20)\n#define OTX_CPT_VQX_DONE_ENA_W1C(b)\t(0x478ll | (u64)(b) << 20)\n#define OTX_CPT_VQX_MISC_INT(b)\t\t(0x500ll | (u64)(b) << 20)\n#define OTX_CPT_VQX_MISC_INT_W1S(b)\t(0x508ll | (u64)(b) << 20)\n#define OTX_CPT_VQX_MISC_ENA_W1S(b)\t(0x510ll | (u64)(b) << 20)\n#define OTX_CPT_VQX_MISC_ENA_W1C(b)\t(0x518ll | (u64)(b) << 20)\n#define OTX_CPT_VQX_DOORBELL(b)\t\t(0x600ll | (u64)(b) << 20)\n#define OTX_CPT_VFX_PF_MBOXX(b, c)\t(0x1000ll | ((b) << 20) | ((c) << 3))\n\n \nenum otx_cpt_ucode_error_code_e {\n\tCPT_NO_UCODE_ERROR = 0x00,\n\tERR_OPCODE_UNSUPPORTED = 0x01,\n\n\t \n\tERR_SCATTER_GATHER_WRITE_LENGTH = 0x02,\n\tERR_SCATTER_GATHER_LIST = 0x03,\n\tERR_SCATTER_GATHER_NOT_SUPPORTED = 0x04,\n\n};\n\n \nenum otx_cpt_comp_e {\n\tCPT_COMP_E_NOTDONE = 0x00,\n\tCPT_COMP_E_GOOD = 0x01,\n\tCPT_COMP_E_FAULT = 0x02,\n\tCPT_COMP_E_SWERR = 0x03,\n\tCPT_COMP_E_HWERR = 0x04,\n\tCPT_COMP_E_LAST_ENTRY = 0x05\n};\n\n \nenum otx_cpt_vf_int_vec_e {\n\tCPT_VF_INT_VEC_E_MISC = 0x00,\n\tCPT_VF_INT_VEC_E_DONE = 0x01\n};\n\n \nunion otx_cpt_inst_s {\n\tu64 u[8];\n\n\tstruct {\n#if defined(__BIG_ENDIAN_BITFIELD)  \n\t\tu64 reserved_17_63:47;\n\t\tu64 doneint:1;\n\t\tu64 reserved_0_15:16;\n#else  \n\t\tu64 reserved_0_15:16;\n\t\tu64 doneint:1;\n\t\tu64 reserved_17_63:47;\n#endif  \n\t\tu64 res_addr;\n#if defined(__BIG_ENDIAN_BITFIELD)  \n\t\tu64 reserved_172_191:20;\n\t\tu64 grp:10;\n\t\tu64 tt:2;\n\t\tu64 tag:32;\n#else  \n\t\tu64 tag:32;\n\t\tu64 tt:2;\n\t\tu64 grp:10;\n\t\tu64 reserved_172_191:20;\n#endif  \n\t\tu64 wq_ptr;\n\t\tu64 ei0;\n\t\tu64 ei1;\n\t\tu64 ei2;\n\t\tu64 ei3;\n\t} s;\n};\n\n \nunion otx_cpt_res_s {\n\tu64 u[2];\n\tstruct {\n#if defined(__BIG_ENDIAN_BITFIELD)  \n\t\tu64 reserved_17_63:47;\n\t\tu64 doneint:1;\n\t\tu64 reserved_8_15:8;\n\t\tu64 compcode:8;\n#else  \n\t\tu64 compcode:8;\n\t\tu64 reserved_8_15:8;\n\t\tu64 doneint:1;\n\t\tu64 reserved_17_63:47;\n#endif  \n\t\tu64 reserved_64_127;\n\t} s;\n};\n\n \nunion otx_cptx_pf_bist_status {\n\tu64 u;\n\tstruct otx_cptx_pf_bist_status_s {\n#if defined(__BIG_ENDIAN_BITFIELD)  \n\t\tu64 reserved_30_63:34;\n\t\tu64 bstatus:30;\n#else  \n\t\tu64 bstatus:30;\n\t\tu64 reserved_30_63:34;\n#endif  \n\t} s;\n};\n\n \nunion otx_cptx_pf_constants {\n\tu64 u;\n\tstruct otx_cptx_pf_constants_s {\n#if defined(__BIG_ENDIAN_BITFIELD)  \n\t\tu64 reserved_40_63:24;\n\t\tu64 epcis:8;\n\t\tu64 grps:8;\n\t\tu64 ae:8;\n\t\tu64 se:8;\n\t\tu64 vq:8;\n#else  \n\t\tu64 vq:8;\n\t\tu64 se:8;\n\t\tu64 ae:8;\n\t\tu64 grps:8;\n\t\tu64 epcis:8;\n\t\tu64 reserved_40_63:24;\n#endif  \n\t} s;\n};\n\n \nunion otx_cptx_pf_exe_bist_status {\n\tu64 u;\n\tstruct otx_cptx_pf_exe_bist_status_s {\n#if defined(__BIG_ENDIAN_BITFIELD)  \n\t\tu64 reserved_48_63:16;\n\t\tu64 bstatus:48;\n#else  \n\t\tu64 bstatus:48;\n\t\tu64 reserved_48_63:16;\n#endif  \n\t} s;\n};\n\n \nunion otx_cptx_pf_qx_ctl {\n\tu64 u;\n\tstruct otx_cptx_pf_qx_ctl_s {\n#if defined(__BIG_ENDIAN_BITFIELD)  \n\t\tu64 reserved_60_63:4;\n\t\tu64 aura:12;\n\t\tu64 reserved_45_47:3;\n\t\tu64 size:13;\n\t\tu64 reserved_11_31:21;\n\t\tu64 cont_err:1;\n\t\tu64 inst_free:1;\n\t\tu64 inst_be:1;\n\t\tu64 iqb_ldwb:1;\n\t\tu64 reserved_4_6:3;\n\t\tu64 grp:3;\n\t\tu64 pri:1;\n#else  \n\t\tu64 pri:1;\n\t\tu64 grp:3;\n\t\tu64 reserved_4_6:3;\n\t\tu64 iqb_ldwb:1;\n\t\tu64 inst_be:1;\n\t\tu64 inst_free:1;\n\t\tu64 cont_err:1;\n\t\tu64 reserved_11_31:21;\n\t\tu64 size:13;\n\t\tu64 reserved_45_47:3;\n\t\tu64 aura:12;\n\t\tu64 reserved_60_63:4;\n#endif  \n\t} s;\n};\n\n \nunion otx_cptx_vqx_saddr {\n\tu64 u;\n\tstruct otx_cptx_vqx_saddr_s {\n#if defined(__BIG_ENDIAN_BITFIELD)  \n\t\tu64 reserved_49_63:15;\n\t\tu64 ptr:43;\n\t\tu64 reserved_0_5:6;\n#else  \n\t\tu64 reserved_0_5:6;\n\t\tu64 ptr:43;\n\t\tu64 reserved_49_63:15;\n#endif  \n\t} s;\n};\n\n \nunion otx_cptx_vqx_misc_ena_w1s {\n\tu64 u;\n\tstruct otx_cptx_vqx_misc_ena_w1s_s {\n#if defined(__BIG_ENDIAN_BITFIELD)  \n\t\tu64 reserved_5_63:59;\n\t\tu64 swerr:1;\n\t\tu64 nwrp:1;\n\t\tu64 irde:1;\n\t\tu64 dovf:1;\n\t\tu64 mbox:1;\n#else  \n\t\tu64 mbox:1;\n\t\tu64 dovf:1;\n\t\tu64 irde:1;\n\t\tu64 nwrp:1;\n\t\tu64 swerr:1;\n\t\tu64 reserved_5_63:59;\n#endif  \n\t} s;\n};\n\n \nunion otx_cptx_vqx_doorbell {\n\tu64 u;\n\tstruct otx_cptx_vqx_doorbell_s {\n#if defined(__BIG_ENDIAN_BITFIELD)  \n\t\tu64 reserved_20_63:44;\n\t\tu64 dbell_cnt:20;\n#else  \n\t\tu64 dbell_cnt:20;\n\t\tu64 reserved_20_63:44;\n#endif  \n\t} s;\n};\n\n \nunion otx_cptx_vqx_inprog {\n\tu64 u;\n\tstruct otx_cptx_vqx_inprog_s {\n#if defined(__BIG_ENDIAN_BITFIELD)  \n\t\tu64 reserved_8_63:56;\n\t\tu64 inflight:8;\n#else  \n\t\tu64 inflight:8;\n\t\tu64 reserved_8_63:56;\n#endif  \n\t} s;\n};\n\n \nunion otx_cptx_vqx_misc_int {\n\tu64 u;\n\tstruct otx_cptx_vqx_misc_int_s {\n#if defined(__BIG_ENDIAN_BITFIELD)  \n\t\tu64 reserved_5_63:59;\n\t\tu64 swerr:1;\n\t\tu64 nwrp:1;\n\t\tu64 irde:1;\n\t\tu64 dovf:1;\n\t\tu64 mbox:1;\n#else  \n\t\tu64 mbox:1;\n\t\tu64 dovf:1;\n\t\tu64 irde:1;\n\t\tu64 nwrp:1;\n\t\tu64 swerr:1;\n\t\tu64 reserved_5_63:59;\n#endif  \n\t} s;\n};\n\n \nunion otx_cptx_vqx_done_ack {\n\tu64 u;\n\tstruct otx_cptx_vqx_done_ack_s {\n#if defined(__BIG_ENDIAN_BITFIELD)  \n\t\tu64 reserved_20_63:44;\n\t\tu64 done_ack:20;\n#else  \n\t\tu64 done_ack:20;\n\t\tu64 reserved_20_63:44;\n#endif  \n\t} s;\n};\n\n \nunion otx_cptx_vqx_done {\n\tu64 u;\n\tstruct otx_cptx_vqx_done_s {\n#if defined(__BIG_ENDIAN_BITFIELD)  \n\t\tu64 reserved_20_63:44;\n\t\tu64 done:20;\n#else  \n\t\tu64 done:20;\n\t\tu64 reserved_20_63:44;\n#endif  \n\t} s;\n};\n\n \nunion otx_cptx_vqx_done_wait {\n\tu64 u;\n\tstruct otx_cptx_vqx_done_wait_s {\n#if defined(__BIG_ENDIAN_BITFIELD)  \n\t\tu64 reserved_48_63:16;\n\t\tu64 time_wait:16;\n\t\tu64 reserved_20_31:12;\n\t\tu64 num_wait:20;\n#else  \n\t\tu64 num_wait:20;\n\t\tu64 reserved_20_31:12;\n\t\tu64 time_wait:16;\n\t\tu64 reserved_48_63:16;\n#endif  \n\t} s;\n};\n\n \nunion otx_cptx_vqx_done_ena_w1s {\n\tu64 u;\n\tstruct otx_cptx_vqx_done_ena_w1s_s {\n#if defined(__BIG_ENDIAN_BITFIELD)  \n\t\tu64 reserved_1_63:63;\n\t\tu64 done:1;\n#else  \n\t\tu64 done:1;\n\t\tu64 reserved_1_63:63;\n#endif  \n\t} s;\n};\n\n \nunion otx_cptx_vqx_ctl {\n\tu64 u;\n\tstruct otx_cptx_vqx_ctl_s {\n#if defined(__BIG_ENDIAN_BITFIELD)  \n\t\tu64 reserved_1_63:63;\n\t\tu64 ena:1;\n#else  \n\t\tu64 ena:1;\n\t\tu64 reserved_1_63:63;\n#endif  \n\t} s;\n};\n\n \nunion otx_cpt_error_code {\n\tu64 u;\n\tstruct otx_cpt_error_code_s {\n#if defined(__BIG_ENDIAN_BITFIELD)  \n\t\tuint64_t ccode:8;\n\t\tuint64_t coreid:8;\n\t\tuint64_t rptr6:48;\n#else  \n\t\tuint64_t rptr6:48;\n\t\tuint64_t coreid:8;\n\t\tuint64_t ccode:8;\n#endif  \n\t} s;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}