\hypertarget{group___w_w_d_t__18_x_x__43_x_x}{}\section{C\+H\+IP\+: L\+P\+C18xx/43xx Windowed Watchdog driver}
\label{group___w_w_d_t__18_x_x__43_x_x}\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver}}
\subsection*{Estructuras de datos}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_l_p_c___w_w_d_t___t}{L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T}
\begin{DoxyCompactList}\small\item\em Windowed Watchdog register block structure. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{\textquotesingle{}defines\textquotesingle{}}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___w_w_d_t__18_x_x__43_x_x_gafd5360b2cfcfe4271a608b6c90bcea5f}{W\+A\+T\+C\+H\+D\+O\+G\+\_\+\+W\+I\+N\+D\+O\+W\+\_\+\+S\+U\+P\+P\+O\+RT}
\item 
\#define \hyperlink{group___w_w_d_t__18_x_x__43_x_x_ga628282c7bf5c28d5a859e4915c62b643}{W\+D\+T\+\_\+\+O\+SC}~(\hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_gaec3e2b28e900580cc4dc72034f7371fd}{C\+G\+U\+\_\+\+I\+R\+C\+\_\+\+F\+R\+EQ})
\item 
\#define \hyperlink{group___w_w_d_t__18_x_x__43_x_x_gac9ba0cf06012012875985842cabb5a11}{W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+B\+I\+T\+M\+A\+SK}~((uint32\+\_\+t) 0x1\+F)
\begin{DoxyCompactList}\small\item\em Watchdog Mode register definitions. \end{DoxyCompactList}\item 
\#define \hyperlink{group___w_w_d_t__18_x_x__43_x_x_ga9c4d839b554cf8919c76bd613745967f}{W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+EN}~((uint32\+\_\+t) (1 $<$$<$ 0))
\item 
\#define \hyperlink{group___w_w_d_t__18_x_x__43_x_x_gaa6b03ad5df847bc2241c0ea1eefd9431}{W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+R\+E\+S\+ET}~((uint32\+\_\+t) (1 $<$$<$ 1))
\item 
\#define \hyperlink{group___w_w_d_t__18_x_x__43_x_x_ga9379872b1e184e20abf74f1abbdd8cb9}{W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+T\+OF}~((uint32\+\_\+t) (1 $<$$<$ 2))
\item 
\#define \hyperlink{group___w_w_d_t__18_x_x__43_x_x_ga6530623c6535d2c7b65c9b50d320c5f1}{W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+I\+NT}~((uint32\+\_\+t) (1 $<$$<$ 3))
\item 
\#define \hyperlink{group___w_w_d_t__18_x_x__43_x_x_gac44132c9f40915e405e3cfedc2599586}{W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+P\+R\+O\+T\+E\+CT}~((uint32\+\_\+t) (1 $<$$<$ 4))
\end{DoxyCompactItemize}
\subsection*{Funciones}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group___w_w_d_t__18_x_x__43_x_x_gab4cdf632b42394855a6b8cf969f49693}{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Init} (\hyperlink{struct_l_p_c___w_w_d_t___t}{L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T} $\ast$p\+W\+W\+DT)
\begin{DoxyCompactList}\small\item\em Initialize the Watchdog timer. \end{DoxyCompactList}\item 
void \hyperlink{group___w_w_d_t__18_x_x__43_x_x_gab536f1a59f06be21a3d9880dffd9f99b}{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+De\+Init} (\hyperlink{struct_l_p_c___w_w_d_t___t}{L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T} $\ast$p\+W\+W\+DT)
\begin{DoxyCompactList}\small\item\em Shutdown the Watchdog timer. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___w_w_d_t__18_x_x__43_x_x_ga3147a15042f4276588c83e98b0a1b996}{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Set\+Time\+Out} (\hyperlink{struct_l_p_c___w_w_d_t___t}{L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T} $\ast$p\+W\+W\+DT, uint32\+\_\+t timeout)
\begin{DoxyCompactList}\small\item\em Set W\+DT timeout constant value used for feed. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___w_w_d_t__18_x_x__43_x_x_ga88db6aef307efd5cbc629695c4678006}{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Feed} (\hyperlink{struct_l_p_c___w_w_d_t___t}{L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T} $\ast$p\+W\+W\+DT)
\begin{DoxyCompactList}\small\item\em Feed watchdog timer. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___w_w_d_t__18_x_x__43_x_x_ga83ecb3bc2ce68b3deb8343a7d76e3d7e}{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Set\+Warning} (\hyperlink{struct_l_p_c___w_w_d_t___t}{L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T} $\ast$p\+W\+W\+DT, uint32\+\_\+t timeout)
\begin{DoxyCompactList}\small\item\em Set W\+W\+DT warning interrupt. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___w_w_d_t__18_x_x__43_x_x_gaad121c7d4960ceec5626e8bad047c966}{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Set\+Window} (\hyperlink{struct_l_p_c___w_w_d_t___t}{L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T} $\ast$p\+W\+W\+DT, uint32\+\_\+t timeout)
\begin{DoxyCompactList}\small\item\em Set W\+W\+DT window time. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___w_w_d_t__18_x_x__43_x_x_gab1908a91ca65434f14402e4a8373091f}{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Set\+Option} (\hyperlink{struct_l_p_c___w_w_d_t___t}{L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T} $\ast$p\+W\+W\+DT, uint32\+\_\+t options)
\begin{DoxyCompactList}\small\item\em Enable watchdog timer options. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___w_w_d_t__18_x_x__43_x_x_gae71f59b4d6dfa847411bc74f5467946c}{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Unset\+Option} (\hyperlink{struct_l_p_c___w_w_d_t___t}{L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T} $\ast$p\+W\+W\+DT, uint32\+\_\+t options)
\begin{DoxyCompactList}\small\item\em Disable/clear watchdog timer options. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___w_w_d_t__18_x_x__43_x_x_gacae3a80bfc9430604c434d073230f577}{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Start} (\hyperlink{struct_l_p_c___w_w_d_t___t}{L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T} $\ast$p\+W\+W\+DT)
\begin{DoxyCompactList}\small\item\em Enable W\+W\+DT activity. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group___w_w_d_t__18_x_x__43_x_x_ga9e5a34151326049c5485bb20c9f36fee}{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Get\+Status} (\hyperlink{struct_l_p_c___w_w_d_t___t}{L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T} $\ast$p\+W\+W\+DT)
\begin{DoxyCompactList}\small\item\em Read W\+W\+DT status flag. \end{DoxyCompactList}\item 
void \hyperlink{group___w_w_d_t__18_x_x__43_x_x_ga6e6453450170638f554e7ba3c548ec4a}{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Clear\+Status\+Flag} (\hyperlink{struct_l_p_c___w_w_d_t___t}{L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T} $\ast$p\+W\+W\+DT, uint32\+\_\+t status)
\begin{DoxyCompactList}\small\item\em Clear W\+W\+DT interrupt status flags. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group___w_w_d_t__18_x_x__43_x_x_ga4b1c8d2f48a8397d63c1c3c74dc7e82a}{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Get\+Current\+Count} (\hyperlink{struct_l_p_c___w_w_d_t___t}{L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T} $\ast$p\+W\+W\+DT)
\begin{DoxyCompactList}\small\item\em Get the current value of W\+DT. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Descripción detallada}


\subsection{Documentación de los \textquotesingle{}defines\textquotesingle{}}
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver}!W\+A\+T\+C\+H\+D\+O\+G\+\_\+\+W\+I\+N\+D\+O\+W\+\_\+\+S\+U\+P\+P\+O\+RT@{W\+A\+T\+C\+H\+D\+O\+G\+\_\+\+W\+I\+N\+D\+O\+W\+\_\+\+S\+U\+P\+P\+O\+RT}}
\index{W\+A\+T\+C\+H\+D\+O\+G\+\_\+\+W\+I\+N\+D\+O\+W\+\_\+\+S\+U\+P\+P\+O\+RT@{W\+A\+T\+C\+H\+D\+O\+G\+\_\+\+W\+I\+N\+D\+O\+W\+\_\+\+S\+U\+P\+P\+O\+RT}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver}}
\subsubsection[{\texorpdfstring{W\+A\+T\+C\+H\+D\+O\+G\+\_\+\+W\+I\+N\+D\+O\+W\+\_\+\+S\+U\+P\+P\+O\+RT}{WATCHDOG_WINDOW_SUPPORT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+A\+T\+C\+H\+D\+O\+G\+\_\+\+W\+I\+N\+D\+O\+W\+\_\+\+S\+U\+P\+P\+O\+RT}\hypertarget{group___w_w_d_t__18_x_x__43_x_x_gafd5360b2cfcfe4271a608b6c90bcea5f}{}\label{group___w_w_d_t__18_x_x__43_x_x_gafd5360b2cfcfe4271a608b6c90bcea5f}


Definición en la línea 44 del archivo wwdt\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver}!W\+D\+T\+\_\+\+O\+SC@{W\+D\+T\+\_\+\+O\+SC}}
\index{W\+D\+T\+\_\+\+O\+SC@{W\+D\+T\+\_\+\+O\+SC}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver}}
\subsubsection[{\texorpdfstring{W\+D\+T\+\_\+\+O\+SC}{WDT_OSC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+D\+T\+\_\+\+O\+SC~({\bf C\+G\+U\+\_\+\+I\+R\+C\+\_\+\+F\+R\+EQ})}\hypertarget{group___w_w_d_t__18_x_x__43_x_x_ga628282c7bf5c28d5a859e4915c62b643}{}\label{group___w_w_d_t__18_x_x__43_x_x_ga628282c7bf5c28d5a859e4915c62b643}
W\+DT oscillator frequency value 

Definición en la línea 47 del archivo wwdt\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver}!W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+B\+I\+T\+M\+A\+SK@{W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+B\+I\+T\+M\+A\+SK}}
\index{W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+B\+I\+T\+M\+A\+SK@{W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+B\+I\+T\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver}}
\subsubsection[{\texorpdfstring{W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+B\+I\+T\+M\+A\+SK}{WWDT_WDMOD_BITMASK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+B\+I\+T\+M\+A\+SK~((uint32\+\_\+t) 0x1\+F)}\hypertarget{group___w_w_d_t__18_x_x__43_x_x_gac9ba0cf06012012875985842cabb5a11}{}\label{group___w_w_d_t__18_x_x__43_x_x_gac9ba0cf06012012875985842cabb5a11}


Watchdog Mode register definitions. 

Watchdog Mode Bitmask 

Definición en la línea 68 del archivo wwdt\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver}!W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+EN@{W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+EN}}
\index{W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+EN@{W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+EN}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver}}
\subsubsection[{\texorpdfstring{W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+EN}{WWDT_WDMOD_WDEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+EN~((uint32\+\_\+t) (1 $<$$<$ 0))}\hypertarget{group___w_w_d_t__18_x_x__43_x_x_ga9c4d839b554cf8919c76bd613745967f}{}\label{group___w_w_d_t__18_x_x__43_x_x_ga9c4d839b554cf8919c76bd613745967f}
W\+W\+DT interrupt enable bit 

Definición en la línea 70 del archivo wwdt\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver}!W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+I\+NT@{W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+I\+NT}}
\index{W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+I\+NT@{W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+I\+NT}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver}}
\subsubsection[{\texorpdfstring{W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+I\+NT}{WWDT_WDMOD_WDINT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+I\+NT~((uint32\+\_\+t) (1 $<$$<$ 3))}\hypertarget{group___w_w_d_t__18_x_x__43_x_x_ga6530623c6535d2c7b65c9b50d320c5f1}{}\label{group___w_w_d_t__18_x_x__43_x_x_ga6530623c6535d2c7b65c9b50d320c5f1}
W\+DT Time Out flag bit 

Definición en la línea 76 del archivo wwdt\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver}!W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+P\+R\+O\+T\+E\+CT@{W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+P\+R\+O\+T\+E\+CT}}
\index{W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+P\+R\+O\+T\+E\+CT@{W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+P\+R\+O\+T\+E\+CT}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver}}
\subsubsection[{\texorpdfstring{W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+P\+R\+O\+T\+E\+CT}{WWDT_WDMOD_WDPROTECT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+P\+R\+O\+T\+E\+CT~((uint32\+\_\+t) (1 $<$$<$ 4))}\hypertarget{group___w_w_d_t__18_x_x__43_x_x_gac44132c9f40915e405e3cfedc2599586}{}\label{group___w_w_d_t__18_x_x__43_x_x_gac44132c9f40915e405e3cfedc2599586}
W\+W\+DT Protect flag bit 

Definición en la línea 78 del archivo wwdt\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver}!W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+R\+E\+S\+ET@{W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+R\+E\+S\+ET}}
\index{W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+R\+E\+S\+ET@{W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+R\+E\+S\+ET}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver}}
\subsubsection[{\texorpdfstring{W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+R\+E\+S\+ET}{WWDT_WDMOD_WDRESET}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+R\+E\+S\+ET~((uint32\+\_\+t) (1 $<$$<$ 1))}\hypertarget{group___w_w_d_t__18_x_x__43_x_x_gaa6b03ad5df847bc2241c0ea1eefd9431}{}\label{group___w_w_d_t__18_x_x__43_x_x_gaa6b03ad5df847bc2241c0ea1eefd9431}
W\+W\+DT interrupt enable bit 

Definición en la línea 72 del archivo wwdt\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver}!W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+T\+OF@{W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+T\+OF}}
\index{W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+T\+OF@{W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+T\+OF}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver}}
\subsubsection[{\texorpdfstring{W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+T\+OF}{WWDT_WDMOD_WDTOF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+T\+OF~((uint32\+\_\+t) (1 $<$$<$ 2))}\hypertarget{group___w_w_d_t__18_x_x__43_x_x_ga9379872b1e184e20abf74f1abbdd8cb9}{}\label{group___w_w_d_t__18_x_x__43_x_x_ga9379872b1e184e20abf74f1abbdd8cb9}
W\+W\+DT time out flag bit 

Definición en la línea 74 del archivo wwdt\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Documentación de las funciones}
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver}!Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Clear\+Status\+Flag@{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Clear\+Status\+Flag}}
\index{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Clear\+Status\+Flag@{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Clear\+Status\+Flag}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Clear\+Status\+Flag(\+L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+\+T $\ast$p\+W\+W\+D\+T, uint32\+\_\+t status)}{Chip_WWDT_ClearStatusFlag(LPC_WWDT_T *pWWDT, uint32_t status)}}]{\setlength{\rightskip}{0pt plus 5cm}void Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Clear\+Status\+Flag (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T} $\ast$}]{p\+W\+W\+DT, }
\item[{uint32\+\_\+t}]{status}
\end{DoxyParamCaption}
)}\hypertarget{group___w_w_d_t__18_x_x__43_x_x_ga6e6453450170638f554e7ba3c548ec4a}{}\label{group___w_w_d_t__18_x_x__43_x_x_ga6e6453450170638f554e7ba3c548ec4a}


Clear W\+W\+DT interrupt status flags. 


\begin{DoxyParams}{Parámetros}
{\em p\+W\+W\+DT} & \+: The base of Watch\+Dog Timer peripheral on the chip \\
\hline
{\em status} & \+: Or\textquotesingle{}ed value of status flag(s) that you want to clear, should be\+:
\begin{DoxyItemize}
\item W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+T\+OF\+: Clear watchdog timeout flag
\item W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+I\+NT\+: Clear watchdog warning flag 
\end{DoxyItemize}\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
None 
\end{DoxyReturn}


Definición en la línea 68 del archivo wwdt\+\_\+18xx\+\_\+43xx.\+c.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver}!Chip\+\_\+\+W\+W\+D\+T\+\_\+\+De\+Init@{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+De\+Init}}
\index{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+De\+Init@{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+De\+Init}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+De\+Init(\+L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+\+T $\ast$p\+W\+W\+D\+T)}{Chip_WWDT_DeInit(LPC_WWDT_T *pWWDT)}}]{\setlength{\rightskip}{0pt plus 5cm}void Chip\+\_\+\+W\+W\+D\+T\+\_\+\+De\+Init (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T} $\ast$}]{p\+W\+W\+DT}
\end{DoxyParamCaption}
)}\hypertarget{group___w_w_d_t__18_x_x__43_x_x_gab536f1a59f06be21a3d9880dffd9f99b}{}\label{group___w_w_d_t__18_x_x__43_x_x_gab536f1a59f06be21a3d9880dffd9f99b}


Shutdown the Watchdog timer. 


\begin{DoxyParams}{Parámetros}
{\em p\+W\+W\+DT} & \+: The base of Watch\+Dog Timer peripheral on the chip \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
None 
\end{DoxyReturn}


Definición en la línea 63 del archivo wwdt\+\_\+18xx\+\_\+43xx.\+c.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver}!Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Feed@{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Feed}}
\index{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Feed@{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Feed}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Feed(\+L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+\+T $\ast$p\+W\+W\+D\+T)}{Chip_WWDT_Feed(LPC_WWDT_T *pWWDT)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Feed (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T} $\ast$}]{p\+W\+W\+DT}
\end{DoxyParamCaption}
)}\hypertarget{group___w_w_d_t__18_x_x__43_x_x_ga88db6aef307efd5cbc629695c4678006}{}\label{group___w_w_d_t__18_x_x__43_x_x_ga88db6aef307efd5cbc629695c4678006}


Feed watchdog timer. 


\begin{DoxyParams}{Parámetros}
{\em p\+W\+W\+DT} & \+: The base of Watch\+Dog Timer peripheral on the chip \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
None 
\end{DoxyReturn}
\begin{DoxyNote}{Nota}
If this function isn\textquotesingle{}t called, a watchdog timer warning will occur. After the warning, a timeout will occur if a feed has happened. 
\end{DoxyNote}


Definición en la línea 112 del archivo wwdt\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver}!Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Get\+Current\+Count@{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Get\+Current\+Count}}
\index{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Get\+Current\+Count@{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Get\+Current\+Count}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Get\+Current\+Count(\+L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+\+T $\ast$p\+W\+W\+D\+T)}{Chip_WWDT_GetCurrentCount(LPC_WWDT_T *pWWDT)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} uint32\+\_\+t Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Get\+Current\+Count (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T} $\ast$}]{p\+W\+W\+DT}
\end{DoxyParamCaption}
)}\hypertarget{group___w_w_d_t__18_x_x__43_x_x_ga4b1c8d2f48a8397d63c1c3c74dc7e82a}{}\label{group___w_w_d_t__18_x_x__43_x_x_ga4b1c8d2f48a8397d63c1c3c74dc7e82a}


Get the current value of W\+DT. 


\begin{DoxyParams}{Parámetros}
{\em p\+W\+W\+DT} & \+: The base of Watch\+Dog Timer peripheral on the chip \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
current value of W\+DT 
\end{DoxyReturn}


Definición en la línea 214 del archivo wwdt\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver}!Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Get\+Status@{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Get\+Status}}
\index{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Get\+Status@{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Get\+Status}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Get\+Status(\+L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+\+T $\ast$p\+W\+W\+D\+T)}{Chip_WWDT_GetStatus(LPC_WWDT_T *pWWDT)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} uint32\+\_\+t Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Get\+Status (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T} $\ast$}]{p\+W\+W\+DT}
\end{DoxyParamCaption}
)}\hypertarget{group___w_w_d_t__18_x_x__43_x_x_ga9e5a34151326049c5485bb20c9f36fee}{}\label{group___w_w_d_t__18_x_x__43_x_x_ga9e5a34151326049c5485bb20c9f36fee}


Read W\+W\+DT status flag. 


\begin{DoxyParams}{Parámetros}
{\em p\+W\+W\+DT} & \+: The base of Watch\+Dog Timer peripheral on the chip \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Watchdog status, an Or\textquotesingle{}ed value of W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+$\ast$ 
\end{DoxyReturn}


Definición en la línea 194 del archivo wwdt\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver}!Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Init@{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Init}}
\index{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Init@{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Init}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Init(\+L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+\+T $\ast$p\+W\+W\+D\+T)}{Chip_WWDT_Init(LPC_WWDT_T *pWWDT)}}]{\setlength{\rightskip}{0pt plus 5cm}void Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Init (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T} $\ast$}]{p\+W\+W\+DT}
\end{DoxyParamCaption}
)}\hypertarget{group___w_w_d_t__18_x_x__43_x_x_gab4cdf632b42394855a6b8cf969f49693}{}\label{group___w_w_d_t__18_x_x__43_x_x_gab4cdf632b42394855a6b8cf969f49693}


Initialize the Watchdog timer. 


\begin{DoxyParams}{Parámetros}
{\em p\+W\+W\+DT} & \+: The base of Watch\+Dog Timer peripheral on the chip \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
None 
\end{DoxyReturn}


Definición en la línea 51 del archivo wwdt\+\_\+18xx\+\_\+43xx.\+c.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver}!Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Set\+Option@{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Set\+Option}}
\index{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Set\+Option@{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Set\+Option}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Set\+Option(\+L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+\+T $\ast$p\+W\+W\+D\+T, uint32\+\_\+t options)}{Chip_WWDT_SetOption(LPC_WWDT_T *pWWDT, uint32_t options)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Set\+Option (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T} $\ast$}]{p\+W\+W\+DT, }
\item[{uint32\+\_\+t}]{options}
\end{DoxyParamCaption}
)}\hypertarget{group___w_w_d_t__18_x_x__43_x_x_gab1908a91ca65434f14402e4a8373091f}{}\label{group___w_w_d_t__18_x_x__43_x_x_gab1908a91ca65434f14402e4a8373091f}


Enable watchdog timer options. 


\begin{DoxyParams}{Parámetros}
{\em p\+W\+W\+DT} & \+: The base of Watch\+Dog Timer peripheral on the chip \\
\hline
{\em options} & \+: An or\textquotesingle{}ed set of options of values W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+EN, W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+R\+E\+S\+ET, and W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+P\+R\+O\+T\+E\+CT \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
None 
\end{DoxyReturn}
\begin{DoxyNote}{Nota}
You can enable more than one option at once (ie, W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+R\+E\+S\+ET $\vert$ W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+P\+R\+O\+T\+E\+CT), but use the W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+EN after all other options are set (or unset) with no other options. If W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+L\+O\+CK is used, it cannot be unset. 
\end{DoxyNote}


Definición en la línea 159 del archivo wwdt\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver}!Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Set\+Time\+Out@{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Set\+Time\+Out}}
\index{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Set\+Time\+Out@{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Set\+Time\+Out}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Set\+Time\+Out(\+L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+\+T $\ast$p\+W\+W\+D\+T, uint32\+\_\+t timeout)}{Chip_WWDT_SetTimeOut(LPC_WWDT_T *pWWDT, uint32_t timeout)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Set\+Time\+Out (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T} $\ast$}]{p\+W\+W\+DT, }
\item[{uint32\+\_\+t}]{timeout}
\end{DoxyParamCaption}
)}\hypertarget{group___w_w_d_t__18_x_x__43_x_x_ga3147a15042f4276588c83e98b0a1b996}{}\label{group___w_w_d_t__18_x_x__43_x_x_ga3147a15042f4276588c83e98b0a1b996}


Set W\+DT timeout constant value used for feed. 


\begin{DoxyParams}{Parámetros}
{\em p\+W\+W\+DT} & \+: The base of Watch\+Dog Timer peripheral on the chip \\
\hline
{\em timeout} & \+: W\+DT timeout in ticks, between W\+W\+D\+T\+\_\+\+T\+I\+C\+K\+S\+\_\+\+M\+IN and W\+W\+D\+T\+\_\+\+T\+I\+C\+K\+S\+\_\+\+M\+AX \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
none 
\end{DoxyReturn}


Definición en la línea 100 del archivo wwdt\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver}!Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Set\+Warning@{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Set\+Warning}}
\index{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Set\+Warning@{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Set\+Warning}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Set\+Warning(\+L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+\+T $\ast$p\+W\+W\+D\+T, uint32\+\_\+t timeout)}{Chip_WWDT_SetWarning(LPC_WWDT_T *pWWDT, uint32_t timeout)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Set\+Warning (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T} $\ast$}]{p\+W\+W\+DT, }
\item[{uint32\+\_\+t}]{timeout}
\end{DoxyParamCaption}
)}\hypertarget{group___w_w_d_t__18_x_x__43_x_x_ga83ecb3bc2ce68b3deb8343a7d76e3d7e}{}\label{group___w_w_d_t__18_x_x__43_x_x_ga83ecb3bc2ce68b3deb8343a7d76e3d7e}


Set W\+W\+DT warning interrupt. 


\begin{DoxyParams}{Parámetros}
{\em p\+W\+W\+DT} & \+: The base of Watch\+Dog Timer peripheral on the chip \\
\hline
{\em timeout} & \+: W\+DT warning in ticks, between 0 and 1023 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
None 
\end{DoxyReturn}
\begin{DoxyNote}{Nota}
This is the number of ticks after the watchdog interrupt that the warning interrupt will be generated. 
\end{DoxyNote}


Definición en la línea 127 del archivo wwdt\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver}!Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Set\+Window@{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Set\+Window}}
\index{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Set\+Window@{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Set\+Window}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Set\+Window(\+L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+\+T $\ast$p\+W\+W\+D\+T, uint32\+\_\+t timeout)}{Chip_WWDT_SetWindow(LPC_WWDT_T *pWWDT, uint32_t timeout)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Set\+Window (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T} $\ast$}]{p\+W\+W\+DT, }
\item[{uint32\+\_\+t}]{timeout}
\end{DoxyParamCaption}
)}\hypertarget{group___w_w_d_t__18_x_x__43_x_x_gaad121c7d4960ceec5626e8bad047c966}{}\label{group___w_w_d_t__18_x_x__43_x_x_gaad121c7d4960ceec5626e8bad047c966}


Set W\+W\+DT window time. 


\begin{DoxyParams}{Parámetros}
{\em p\+W\+W\+DT} & \+: The base of Watch\+Dog Timer peripheral on the chip \\
\hline
{\em timeout} & \+: W\+DT timeout in ticks, between W\+W\+D\+T\+\_\+\+T\+I\+C\+K\+S\+\_\+\+M\+IN and W\+W\+D\+T\+\_\+\+T\+I\+C\+K\+S\+\_\+\+M\+AX \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
None 
\end{DoxyReturn}
\begin{DoxyNote}{Nota}
The watchdog timer must be fed between the timeout from the \hyperlink{group___w_w_d_t__18_x_x__43_x_x_ga3147a15042f4276588c83e98b0a1b996}{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Set\+Time\+Out()} function and this function, with this function defining the last tick before the watchdog window interrupt occurs. 
\end{DoxyNote}


Definición en la línea 141 del archivo wwdt\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver}!Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Start@{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Start}}
\index{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Start@{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Start}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Start(\+L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+\+T $\ast$p\+W\+W\+D\+T)}{Chip_WWDT_Start(LPC_WWDT_T *pWWDT)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Start (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T} $\ast$}]{p\+W\+W\+DT}
\end{DoxyParamCaption}
)}\hypertarget{group___w_w_d_t__18_x_x__43_x_x_gacae3a80bfc9430604c434d073230f577}{}\label{group___w_w_d_t__18_x_x__43_x_x_gacae3a80bfc9430604c434d073230f577}


Enable W\+W\+DT activity. 


\begin{DoxyParams}{Parámetros}
{\em p\+W\+W\+DT} & \+: The base of Watch\+Dog Timer peripheral on the chip \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
None 
\end{DoxyReturn}


Definición en la línea 183 del archivo wwdt\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver}!Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Unset\+Option@{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Unset\+Option}}
\index{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Unset\+Option@{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Unset\+Option}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Windowed Watchdog driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Unset\+Option(\+L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+\+T $\ast$p\+W\+W\+D\+T, uint32\+\_\+t options)}{Chip_WWDT_UnsetOption(LPC_WWDT_T *pWWDT, uint32_t options)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Unset\+Option (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T} $\ast$}]{p\+W\+W\+DT, }
\item[{uint32\+\_\+t}]{options}
\end{DoxyParamCaption}
)}\hypertarget{group___w_w_d_t__18_x_x__43_x_x_gae71f59b4d6dfa847411bc74f5467946c}{}\label{group___w_w_d_t__18_x_x__43_x_x_gae71f59b4d6dfa847411bc74f5467946c}


Disable/clear watchdog timer options. 


\begin{DoxyParams}{Parámetros}
{\em p\+W\+W\+DT} & \+: The base of Watch\+Dog Timer peripheral on the chip \\
\hline
{\em options} & \+: An or\textquotesingle{}ed set of options of values W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+EN, W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+R\+E\+S\+ET, and W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+P\+R\+O\+T\+E\+CT \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
None 
\end{DoxyReturn}
\begin{DoxyNote}{Nota}
You can disable more than one option at once (ie, W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+R\+E\+S\+ET $\vert$ W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+T\+OF). 
\end{DoxyNote}


Definición en la línea 173 del archivo wwdt\+\_\+18xx\+\_\+43xx.\+h.

