m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/18.1
vhighpass
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1586488282
!i10b 1
!s100 XHcjg5WN;hiI`WOM]MXKj0
IW1W>dhEcaz5n1n^RP?3:g0
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 !s105 highpass_sv_unit
S1
Z4 dC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/filters/verilog-implementation/highpass
w1586482057
Z5 8C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/filters/verilog-implementation/highpass/highpass.sv
Z6 FC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/filters/verilog-implementation/highpass/highpass.sv
L0 1
Z7 OV;L;10.5b;63
r1
!s85 0
31
Z8 !s108 1586488282.000000
!s107 C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/filters/verilog-implementation/highpass/highpass.sv|
Z9 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/filters/verilog-implementation/highpass/highpass.sv|
!i113 1
Z10 o-work work -sv
Z11 tCvgOpt 0
vhighpass_tb
R0
R1
!i10b 1
!s100 J;I^RmRBTe<4MaKMgA_:D1
I?2Ec^4bV64h^RI1ICgh;i3
R2
Z12 !s105 highpass_tb_sv_unit
S1
R4
w1586419155
Z13 8C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/filters/verilog-implementation/highpass/highpass_tb.sv
Z14 FC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/filters/verilog-implementation/highpass/highpass_tb.sv
L0 3
R7
r1
!s85 0
31
R8
Z15 !s107 C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/filters/verilog-implementation/highpass/highpass_tb.sv|
Z16 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/filters/verilog-implementation/highpass/highpass_tb.sv|
!i113 1
R10
R11
vlowpass
R0
Z17 !s110 1586364605
!i10b 1
!s100 z]P`Z]lA<6eH6OdGN1R8=2
IUBe;keGhQWk>=Q<k5UC0d1
R2
R3
S1
R4
w1586364591
R5
R6
L0 1
R7
r1
!s85 0
31
!s108 1586364605.000000
!s107 C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/filters/verilog-implementation/highpass/highpass.sv|
R9
!i113 1
R10
R11
vlowpass_tb
R0
R17
!i10b 1
!s100 hcE51TVn8lQVnNR:YcS<G3
I5NfQ4?eEFcXSGkmEP<j6j3
R2
R12
S1
R4
w1586364599
R13
R14
L0 3
R7
r1
!s85 0
31
!s108 1586364604.000000
R15
R16
!i113 1
R10
R11
