# system info My_Processing_System_tb on 2020.02.17.21:07:33
system_info:
name,value
DEVICE,EP4CE22F17C6
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1581953846
#
#
# Files generated for My_Processing_System_tb on 2020.02.17.21:07:33
files:
filepath,kind,attributes,module,is_top
My_Processing_System/testbench/My_Processing_System_tb/simulation/My_Processing_System_tb.v,VERILOG,,My_Processing_System_tb,true
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/My_Processing_System.v,VERILOG,,My_Processing_System,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/altera_conduit_bfm.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0002,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/altera_conduit_bfm_0002.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0002,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0003,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/altera_conduit_bfm_0003.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0003,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0004,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/altera_conduit_bfm_0004.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0004,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/My_Processing_System_jtag_uart_0.v,VERILOG,,My_Processing_System_jtag_uart_0,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/My_Processing_System_nios2_gen2_0.v,VERILOG,,My_Processing_System_nios2_gen2_0,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/My_Processing_System_onchip_memory2_0.hex,HEX,,My_Processing_System_onchip_memory2_0,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/My_Processing_System_onchip_memory2_0.v,VERILOG,,My_Processing_System_onchip_memory2_0,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/My_Processing_System_user_extra_inputs.v,VERILOG,,My_Processing_System_user_extra_inputs,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/My_Processing_System_user_extra_outputs.v,VERILOG,,My_Processing_System_user_extra_outputs,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/My_Processing_System_user_input_0.v,VERILOG,,My_Processing_System_user_input_0,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/My_Processing_System_user_output.v,VERILOG,,My_Processing_System_user_output,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/My_Processing_System_mm_interconnect_0.v,VERILOG,,My_Processing_System_mm_interconnect_0,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/My_Processing_System_irq_mapper.sv,SYSTEM_VERILOG,,My_Processing_System_irq_mapper,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/My_Processing_System_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,My_Processing_System_nios2_gen2_0_cpu,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/My_Processing_System_nios2_gen2_0_cpu_test_bench.v,VERILOG,,My_Processing_System_nios2_gen2_0_cpu,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/My_Processing_System_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,My_Processing_System_nios2_gen2_0_cpu,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/My_Processing_System_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,My_Processing_System_nios2_gen2_0_cpu,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/My_Processing_System_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,My_Processing_System_nios2_gen2_0_cpu,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/My_Processing_System_nios2_gen2_0_cpu.sdc,SDC,,My_Processing_System_nios2_gen2_0_cpu,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/My_Processing_System_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,My_Processing_System_nios2_gen2_0_cpu,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/My_Processing_System_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,My_Processing_System_nios2_gen2_0_cpu,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/My_Processing_System_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,My_Processing_System_nios2_gen2_0_cpu,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/My_Processing_System_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,My_Processing_System_nios2_gen2_0_cpu,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/My_Processing_System_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,My_Processing_System_nios2_gen2_0_cpu,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/My_Processing_System_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,My_Processing_System_nios2_gen2_0_cpu,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/My_Processing_System_nios2_gen2_0_cpu.v,VERILOG,,My_Processing_System_nios2_gen2_0_cpu,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/My_Processing_System_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,My_Processing_System_nios2_gen2_0_cpu,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/My_Processing_System_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,My_Processing_System_nios2_gen2_0_cpu,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/My_Processing_System_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,My_Processing_System_nios2_gen2_0_cpu,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/My_Processing_System_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,My_Processing_System_mm_interconnect_0_router,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/My_Processing_System_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,My_Processing_System_mm_interconnect_0_router_001,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/My_Processing_System_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,My_Processing_System_mm_interconnect_0_router_002,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/My_Processing_System_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,My_Processing_System_mm_interconnect_0_router_003,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/My_Processing_System_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,My_Processing_System_mm_interconnect_0_cmd_demux,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/My_Processing_System_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,My_Processing_System_mm_interconnect_0_cmd_demux_001,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/My_Processing_System_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,My_Processing_System_mm_interconnect_0_cmd_mux,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,My_Processing_System_mm_interconnect_0_cmd_mux,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/My_Processing_System_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,My_Processing_System_mm_interconnect_0_cmd_mux_001,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,My_Processing_System_mm_interconnect_0_cmd_mux_001,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/My_Processing_System_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,My_Processing_System_mm_interconnect_0_rsp_demux,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/My_Processing_System_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,My_Processing_System_mm_interconnect_0_rsp_mux,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,My_Processing_System_mm_interconnect_0_rsp_mux,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/My_Processing_System_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,My_Processing_System_mm_interconnect_0_rsp_mux_001,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,My_Processing_System_mm_interconnect_0_rsp_mux_001,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/My_Processing_System_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,My_Processing_System_mm_interconnect_0_avalon_st_adapter,false
My_Processing_System/testbench/My_Processing_System_tb/simulation/submodules/My_Processing_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,My_Processing_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
My_Processing_System_tb.My_Processing_System_inst,My_Processing_System
My_Processing_System_tb.My_Processing_System_inst.jtag_uart_0,My_Processing_System_jtag_uart_0
My_Processing_System_tb.My_Processing_System_inst.nios2_gen2_0,My_Processing_System_nios2_gen2_0
My_Processing_System_tb.My_Processing_System_inst.nios2_gen2_0.cpu,My_Processing_System_nios2_gen2_0_cpu
My_Processing_System_tb.My_Processing_System_inst.onchip_memory2_0,My_Processing_System_onchip_memory2_0
My_Processing_System_tb.My_Processing_System_inst.user_extra_inputs,My_Processing_System_user_extra_inputs
My_Processing_System_tb.My_Processing_System_inst.user_extra_outputs,My_Processing_System_user_extra_outputs
My_Processing_System_tb.My_Processing_System_inst.user_input_0,My_Processing_System_user_input_0
My_Processing_System_tb.My_Processing_System_inst.user_input_1,My_Processing_System_user_input_0
My_Processing_System_tb.My_Processing_System_inst.user_output,My_Processing_System_user_output
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0,My_Processing_System_mm_interconnect_0
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.user_extra_inputs_s1_translator,altera_merlin_slave_translator
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.user_extra_outputs_s1_translator,altera_merlin_slave_translator
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.user_input_1_s1_translator,altera_merlin_slave_translator
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.user_input_0_s1_translator,altera_merlin_slave_translator
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.user_output_s1_translator,altera_merlin_slave_translator
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.user_extra_inputs_s1_agent,altera_merlin_slave_agent
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.user_extra_outputs_s1_agent,altera_merlin_slave_agent
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.user_input_1_s1_agent,altera_merlin_slave_agent
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.user_input_0_s1_agent,altera_merlin_slave_agent
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.user_output_s1_agent,altera_merlin_slave_agent
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.user_extra_inputs_s1_agent_rsp_fifo,altera_avalon_sc_fifo
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.user_extra_outputs_s1_agent_rsp_fifo,altera_avalon_sc_fifo
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.user_input_1_s1_agent_rsp_fifo,altera_avalon_sc_fifo
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.user_input_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.user_output_s1_agent_rsp_fifo,altera_avalon_sc_fifo
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.router,My_Processing_System_mm_interconnect_0_router
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.router_001,My_Processing_System_mm_interconnect_0_router_001
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.router_002,My_Processing_System_mm_interconnect_0_router_002
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.router_005,My_Processing_System_mm_interconnect_0_router_002
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.router_006,My_Processing_System_mm_interconnect_0_router_002
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.router_007,My_Processing_System_mm_interconnect_0_router_002
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.router_008,My_Processing_System_mm_interconnect_0_router_002
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.router_009,My_Processing_System_mm_interconnect_0_router_002
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.router_003,My_Processing_System_mm_interconnect_0_router_003
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.router_004,My_Processing_System_mm_interconnect_0_router_003
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.cmd_demux,My_Processing_System_mm_interconnect_0_cmd_demux
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.cmd_demux_001,My_Processing_System_mm_interconnect_0_cmd_demux_001
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.rsp_demux_001,My_Processing_System_mm_interconnect_0_cmd_demux_001
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.rsp_demux_002,My_Processing_System_mm_interconnect_0_cmd_demux_001
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.cmd_mux,My_Processing_System_mm_interconnect_0_cmd_mux
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.cmd_mux_003,My_Processing_System_mm_interconnect_0_cmd_mux
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.cmd_mux_004,My_Processing_System_mm_interconnect_0_cmd_mux
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.cmd_mux_005,My_Processing_System_mm_interconnect_0_cmd_mux
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.cmd_mux_006,My_Processing_System_mm_interconnect_0_cmd_mux
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.cmd_mux_007,My_Processing_System_mm_interconnect_0_cmd_mux
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.cmd_mux_001,My_Processing_System_mm_interconnect_0_cmd_mux_001
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.cmd_mux_002,My_Processing_System_mm_interconnect_0_cmd_mux_001
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.rsp_demux,My_Processing_System_mm_interconnect_0_rsp_demux
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.rsp_demux_003,My_Processing_System_mm_interconnect_0_rsp_demux
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.rsp_demux_004,My_Processing_System_mm_interconnect_0_rsp_demux
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.rsp_demux_005,My_Processing_System_mm_interconnect_0_rsp_demux
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.rsp_demux_006,My_Processing_System_mm_interconnect_0_rsp_demux
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.rsp_demux_007,My_Processing_System_mm_interconnect_0_rsp_demux
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.rsp_mux,My_Processing_System_mm_interconnect_0_rsp_mux
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.rsp_mux_001,My_Processing_System_mm_interconnect_0_rsp_mux_001
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.avalon_st_adapter,My_Processing_System_mm_interconnect_0_avalon_st_adapter
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,My_Processing_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.avalon_st_adapter_001,My_Processing_System_mm_interconnect_0_avalon_st_adapter
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,My_Processing_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.avalon_st_adapter_002,My_Processing_System_mm_interconnect_0_avalon_st_adapter
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,My_Processing_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.avalon_st_adapter_003,My_Processing_System_mm_interconnect_0_avalon_st_adapter
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,My_Processing_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.avalon_st_adapter_004,My_Processing_System_mm_interconnect_0_avalon_st_adapter
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,My_Processing_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.avalon_st_adapter_005,My_Processing_System_mm_interconnect_0_avalon_st_adapter
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,My_Processing_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.avalon_st_adapter_006,My_Processing_System_mm_interconnect_0_avalon_st_adapter
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,My_Processing_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.avalon_st_adapter_007,My_Processing_System_mm_interconnect_0_avalon_st_adapter
My_Processing_System_tb.My_Processing_System_inst.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,My_Processing_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
My_Processing_System_tb.My_Processing_System_inst.irq_mapper,My_Processing_System_irq_mapper
My_Processing_System_tb.My_Processing_System_inst.rst_controller,altera_reset_controller
My_Processing_System_tb.My_Processing_System_inst_clk_bfm,altera_avalon_clock_source
My_Processing_System_tb.My_Processing_System_inst_reset_bfm,altera_avalon_reset_source
My_Processing_System_tb.My_Processing_System_inst_user_extra_inputs_bfm,altera_conduit_bfm
My_Processing_System_tb.My_Processing_System_inst_user_extra_outputs_bfm,altera_conduit_bfm_0002
My_Processing_System_tb.My_Processing_System_inst_user_input_0_bfm,altera_conduit_bfm_0003
My_Processing_System_tb.My_Processing_System_inst_user_input_1_bfm,altera_conduit_bfm_0003
My_Processing_System_tb.My_Processing_System_inst_user_output_bfm,altera_conduit_bfm_0004
