  branch-instructions OR branches                    [Hardware event]
  branch-misses                                      [Hardware event]
  bus-cycles                                         [Hardware event]
  cache-misses                                       [Hardware event]
  cache-references                                   [Hardware event]
  cpu-cycles OR cycles                               [Hardware event]
  instructions                                       [Hardware event]
  alignment-faults                                   [Software event]
  bpf-output                                         [Software event]
  context-switches OR cs                             [Software event]
  cpu-clock                                          [Software event]
  cpu-migrations OR migrations                       [Software event]
  dummy                                              [Software event]
  emulation-faults                                   [Software event]
  major-faults                                       [Software event]
  minor-faults                                       [Software event]
  page-faults OR faults                              [Software event]
  task-clock                                         [Software event]
  L1-dcache-load-misses                              [Hardware cache event]
  L1-dcache-loads                                    [Hardware cache event]
  L1-icache-load-misses                              [Hardware cache event]
  L1-icache-loads                                    [Hardware cache event]
  branch-load-misses                                 [Hardware cache event]
  branch-loads                                       [Hardware cache event]
  dTLB-load-misses                                   [Hardware cache event]
  iTLB-load-misses                                   [Hardware cache event]
  armv8_pmuv3/br_immed_retired/                      [Kernel PMU event]
  armv8_pmuv3/br_mis_pred/                           [Kernel PMU event]
  armv8_pmuv3/br_pred/                               [Kernel PMU event]
  armv8_pmuv3/bus_access/                            [Kernel PMU event]
  armv8_pmuv3/bus_cycles/                            [Kernel PMU event]
  armv8_pmuv3/cid_write_retired/                     [Kernel PMU event]
  armv8_pmuv3/cpu_cycles/                            [Kernel PMU event]
  armv8_pmuv3/exc_return/                            [Kernel PMU event]
  armv8_pmuv3/exc_taken/                             [Kernel PMU event]
  armv8_pmuv3/inst_retired/                          [Kernel PMU event]
  armv8_pmuv3/l1d_cache/                             [Kernel PMU event]
  armv8_pmuv3/l1d_cache_refill/                      [Kernel PMU event]
  armv8_pmuv3/l1d_cache_wb/                          [Kernel PMU event]
  armv8_pmuv3/l1d_tlb_refill/                        [Kernel PMU event]
  armv8_pmuv3/l1i_cache/                             [Kernel PMU event]
  armv8_pmuv3/l1i_cache_refill/                      [Kernel PMU event]
  armv8_pmuv3/l1i_tlb_refill/                        [Kernel PMU event]
  armv8_pmuv3/l2d_cache/                             [Kernel PMU event]
  armv8_pmuv3/l2d_cache_refill/                      [Kernel PMU event]
  armv8_pmuv3/l2d_cache_wb/                          [Kernel PMU event]
  armv8_pmuv3/ld_retired/                            [Kernel PMU event]
  armv8_pmuv3/mem_access/                            [Kernel PMU event]
  armv8_pmuv3/memory_error/                          [Kernel PMU event]
  armv8_pmuv3/pc_write_retired/                      [Kernel PMU event]
  armv8_pmuv3/st_retired/                            [Kernel PMU event]
  armv8_pmuv3/sw_incr/                               [Kernel PMU event]
  armv8_pmuv3/unaligned_ldst_retired/                [Kernel PMU event]

branch:
  br_cond                                           
       [Conditional branch executed]
  br_cond_mispred                                   
       [Conditional branch mispredicted]
  br_indirect_mispred                               
       [Indirect branch mispredicted]
  br_indirect_mispred_addr                          
       [Indirect branch mispredicted because of address miscompare]
  br_indirect_spec                                  
       [Branch speculatively executed, indirect branch]

bus:
  bus_access_rd                                     
       [Bus access read]
  bus_access_wr                                     
       [Bus access write]

cache:
  ext_snoop                                         
       [SCU Snooped data from another CPU for this CPU]
  prefetch_linefill                                 
       [Linefill because of prefetch]
  prefetch_linefill_drop                            
       [Instruction Cache Throttle occurred]
  read_alloc                                        
       [Read allocate mode]
  read_alloc_enter                                  
       [Entering read allocate mode]

memory:
  ext_mem_req                                       
       [External memory request]
  ext_mem_req_nc                                    
       [Non-cacheable external memory request]

other:
  exc_fiq                                           
       [Exception taken, FIQ]
  exc_irq                                           
       [Exception taken, IRQ]
  l1d_cache_err                                     
       [L1 Data Cache (data, tag or dirty) memory error, correctable or
        non-correctable]
  l1i_cache_err                                     
       [L1 Instruction Cache (data or tag) memory error]
  pre_decode_err                                    
       [Pre-decode error]
  tlb_err                                           
       [TLB memory error]

pipeline:
  agu_dep_stall                                     
       [Cycles there is an interlock for a load/store instruction waiting for
        data to calculate the address in the AGU]
  decode_dep_stall                                  
       [Cycles the DPU IQ is empty and there is a pre-decode error being
        processed]
  ic_dep_stall                                      
       [Cycles the DPU IQ is empty and there is an instruction cache miss
        being processed]
  iutlb_dep_stall                                   
       [Cycles the DPU IQ is empty and there is an instruction micro-TLB miss
        being processed]
  ld_dep_stall                                      
       [Cycles there is a stall in the Wr stage because of a load miss]
  other_interlock_stall                             
       [Cycles there is an interlock other than Advanced SIMD/Floating-point
        instructions or load/store instruction]
  other_iq_dep_stall                                
       [Cycles that the DPU IQ is empty and that is not because of a recent
        micro-TLB miss, instruction cache miss or pre-decode error]
  simd_dep_stall                                    
       [Cycles there is an interlock for an Advanced SIMD/Floating-point
        operation]
  st_dep_stall                                      
       [Cycles there is a stall in the Wr stage because of a store]
  stall_sb_full                                     
       [Data Write operation that stalls the pipeline because the store buffer
        is full]
  rNNN                                               [Raw hardware event descriptor]
  cpu/t1=v1[,t2=v2,t3 ...]/modifier                  [Raw hardware event descriptor]
  mem:<addr>[/len][:access]                          [Hardware breakpoint]
