VPR FPGA Placement and Routing.
Version: 8.1.0-dev+9e53e9a0a
Revision: v8.0.0-7093-g9e53e9a0a
Compiled: 2023-03-22T18:43:34
Compiler: GNU 11.3.0 on Linux-5.19.0-35-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/arslan/Downloads/OpenFPGA/power_tests/power/run003/k6_N10_tileable_dpram8K_dsp36_40nm/adder_8/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_tileable_dpram8K_dsp36_40nm.xml adder_8.blif --clock_modeling route


Architecture file: /home/arslan/Downloads/OpenFPGA/power_tests/power/run003/k6_N10_tileable_dpram8K_dsp36_40nm/adder_8/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_tileable_dpram8K_dsp36_40nm.xml
Circuit name: adder_8

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'frac_lut6' input port 'in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'frac_lut6' output port 'lut6_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 5: Model 'frac_lut6' output port 'lut5_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'frac_lut6' output port 'lut4_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'frac_logic[default]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.00 seconds (max_rss 18.2 MiB, delta_rss +1.4 MiB)

Timing analysis: ON
Circuit netlist file: adder_8.net
Circuit placement file: adder_8.place
Circuit routing file: adder_8.route
Circuit SDC file: adder_8.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: NO_FIXED_CHANNEL_WIDTH
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 7: clb[0].cin[0] unconnected pin in architecture.
Warning 8: clb[0].cout[0] unconnected pin in architecture.
# Building complex block graph took 0.01 seconds (max_rss 20.1 MiB, delta_rss +1.9 MiB)
Circuit file: adder_8.blif
# Load circuit
# Load circuit took 0.00 seconds (max_rss 20.8 MiB, delta_rss +0.5 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 20.8 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 20.9 MiB, delta_rss +0.1 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 20.9 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 43
    .input :      17
    .output:       9
    6-LUT  :      17
  Nets  : 34
    Avg Fanout:     2.6
    Max Fanout:     5.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 121
  Timing Graph Edges: 165
  Timing Graph Levels: 10
# Build Timing Graph took 0.00 seconds (max_rss 21.0 MiB, delta_rss +0.1 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'adder_8.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 21.0 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing 'adder_8.blif'.

After removing unused inputs...
	total blocks: 43, total nets: 34, total inputs: 17, total outputs: 9
Begin prepacking.
0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1 memory:1,1 mult_36:1,1
Packing with high fanout thresholds: io:128 clb:32 memory:128 mult_36:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
     1/43        2%                            0     3 x 3     
     2/43        4%                            1     3 x 3     
     3/43        6%                            1     3 x 3     
     4/43        9%                            1     3 x 3     
     5/43       11%                            1     3 x 3     
     6/43       13%                            1     3 x 3     
     7/43       16%                            1     3 x 3     
     8/43       18%                            1     3 x 3     
     9/43       20%                            1     3 x 3     
    10/43       23%                            1     3 x 3     
    11/43       25%                            1     4 x 4     
    12/43       27%                            2     4 x 4     
    13/43       30%                            2     4 x 4     
    14/43       32%                            2     4 x 4     
    15/43       34%                            2     4 x 4     
    16/43       37%                            2     4 x 4     
    17/43       39%                            2     4 x 4     
    18/43       41%                            2     4 x 4     
    19/43       44%                            3     4 x 4     
    20/43       46%                            4     4 x 4     
    21/43       48%                            5     4 x 4     
    22/43       51%                            6     4 x 4     
    23/43       53%                            7     4 x 4     
    24/43       55%                            8     4 x 4     
    25/43       58%                            9     4 x 4     
    26/43       60%                           10     4 x 4     
    27/43       62%                           11     4 x 4     
    28/43       65%                           12     4 x 4     
    29/43       67%                           13     4 x 4     
    30/43       69%                           14     4 x 4     
    31/43       72%                           15     4 x 4     
    32/43       74%                           16     4 x 4     
    33/43       76%                           17     4 x 4     
    34/43       79%                           18     4 x 4     
    35/43       81%                           19     4 x 4     
    36/43       83%                           20     4 x 4     
    37/43       86%                           21     4 x 4     
    38/43       88%                           22     4 x 4     
    39/43       90%                           23     4 x 4     
    40/43       93%                           24     4 x 4     
    41/43       95%                           25     4 x 4     
    42/43       97%                           26     4 x 4     
    43/43      100%                           27     4 x 4     

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 17
  LEs used for logic and registers    : 0
  LEs used for logic only             : 17
  LEs used for registers only         : 0

Incr Slack updates 1 in 6.323e-06 sec
Full Max Req/Worst Slack updates 1 in 3.539e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 5.809e-06 sec
FPGA sized to 4 x 4 (auto)
Device Utilization: 0.33 (target 1.00)
	Block Utilization: 0.41 Type: io
	Block Utilization: 1.00 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         26                               0.346154                     0.653846   
       clb          2                                     17                          7.5   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 2 out of 34 nets, 32 nets not absorbed.

Netlist conversion complete.

# Packing took 0.01 seconds (max_rss 21.2 MiB, delta_rss +0.2 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'adder_8.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.040627 seconds).
Warning 9: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.04 seconds (max_rss 59.5 MiB, delta_rss +38.2 MiB)
Warning 10: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io         : 26
   inpad     : 17
   outpad    : 9
  clb        : 2
   fle       : 17
    ble6     : 17
     lut6    : 17
      lut    : 17

# Create Device
## Build Device Grid
FPGA sized to 4 x 4: 16 grid tiles (auto)

Resource usage...
	Netlist
		26	blocks of type: io
	Architecture
		64	blocks of type: io
	Netlist
		2	blocks of type: clb
	Architecture
		2	blocks of type: clb
	Netlist
		0	blocks of type: mult_36
	Architecture
		0	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		1	blocks of type: memory

Device Utilization: 0.33 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.41 Logical Block: io
	Physical Tile clb:
	Block Utilization: 1.00 Logical Block: clb
	Physical Tile memory:
	Block Utilization: 0.00 Logical Block: memory

FPGA size limited by block type(s): clb

## Build Device Grid took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Warning 11: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 100
Y-direction routing channel width is 100
## Build tileable routing resource graph took 0.01 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 1238
  RR Graph Edges: 5857
# Create Device took 0.01 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 12: Found no more sample locations for SOURCE in clb
Warning 13: Found no more sample locations for OPIN in clb
Warning 14: Found no sample locations for SOURCE in mult_36
Warning 15: Found no sample locations for OPIN in mult_36
## Computing src/opin lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
Warning 16: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 64
Y-direction routing channel width is 64
## Build tileable routing resource graph took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 972
  RR Graph Edges: 3931
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 17: Found no more sample locations for SOURCE in clb
Warning 18: Found no more sample locations for OPIN in clb
Warning 19: Found no sample locations for SOURCE in mult_36
Warning 20: Found no sample locations for OPIN in mult_36
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Computing delta delays
## Computing delta delays took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.01 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

There are 43 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 98

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 1.53125 td_cost: 5.4216e-09
Initial placement estimated Critical Path Delay (CPD): 2.06233 ns
Initial placement estimated setup Total Negative Slack (sTNS): -13.4454 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -2.06233 ns

Initial placement estimated setup slack histogram:
[ -2.1e-09: -1.9e-09) 1 ( 11.1%) |*************************
[ -1.9e-09: -1.8e-09) 1 ( 11.1%) |*************************
[ -1.8e-09: -1.7e-09) 2 ( 22.2%) |*************************************************
[ -1.7e-09: -1.6e-09) 0 (  0.0%) |
[ -1.6e-09: -1.5e-09) 1 ( 11.1%) |*************************
[ -1.5e-09: -1.3e-09) 2 ( 22.2%) |*************************************************
[ -1.3e-09: -1.2e-09) 0 (  0.0%) |
[ -1.2e-09: -1.1e-09) 0 (  0.0%) |
[ -1.1e-09: -9.6e-10) 1 ( 11.1%) |*************************
[ -9.6e-10: -8.4e-10) 1 ( 11.1%) |*************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 42
Warning 21: Starting t: 13 of 28 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 4.8e-04   0.964       1.41 4.5144e-09   2.054      -13.3   -2.054   0.310  0.0301    3.0     1.00        42  0.200
   2    0.0 4.5e-04   0.991       1.32 3.0834e-09   1.800      -12.2   -1.800   0.095  0.0072    2.6     2.37        84  0.950
   3    0.0 4.3e-04   0.998       1.31 2.0767e-09   1.800      -12.2   -1.800   0.190  0.0020    1.7     5.52       126  0.950
   4    0.0 4.1e-04   1.000       1.31 1.8919e-09   1.800      -12.2   -1.800   0.214  0.0003    1.3     7.01       168  0.950
   5    0.0 3.9e-04   0.992       1.29 1.8245e-09   1.798      -12.2   -1.798   0.143  0.0026    1.0     8.00       210  0.950
   6    0.0 3.1e-04   0.998       1.28 1.8204e-09   1.800      -12.2   -1.800   0.190  0.0013    1.0     8.00       252  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=1.28125, TD costs=1.81124e-09, CPD=  1.800 (ns) 
   7    0.0 2.9e-04   1.000       1.28 1.8105e-09   1.800      -12.2   -1.800   0.095  0.0001    1.0     8.00       294  0.950
Checkpoint saved: bb_costs=1.28125, TD costs=1.81636e-09, CPD=  1.797 (ns) 
   8    0.0 2.4e-04   0.998       1.28 1.8136e-09   1.797        -12   -1.797   0.238  0.0025    1.0     8.00       336  0.800
   9    0.0 2.2e-04   1.000       1.27 1.8109e-09   1.797      -12.2   -1.797   0.143  0.0004    1.0     8.00       378  0.950
  10    0.0 1.8e-04   1.000       1.27 1.8075e-09   1.797      -12.2   -1.797   0.143  0.0001    1.0     8.00       420  0.800
  11    0.0 0.0e+00   1.000       1.27 1.807e-09    1.797      -12.2   -1.797   0.024  0.0000    1.0     8.00       462  0.800
## Placement Quench took 0.00 seconds (max_rss 59.8 MiB)
post-quench CPD = 1.79713 (ns) 

BB estimate of min-dist (placement) wire length: 81

Completed placement consistency check successfully.

Swaps called: 490

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 1.79713 ns, Fmax: 556.441 MHz
Placement estimated setup Worst Negative Slack (sWNS): -1.79713 ns
Placement estimated setup Total Negative Slack (sTNS): -12.1522 ns

Placement estimated setup slack histogram:
[ -1.8e-09: -1.7e-09) 2 ( 22.2%) |*********************************
[ -1.7e-09: -1.6e-09) 0 (  0.0%) |
[ -1.6e-09: -1.5e-09) 2 ( 22.2%) |*********************************
[ -1.5e-09: -1.4e-09) 0 (  0.0%) |
[ -1.4e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.2e-09) 3 ( 33.3%) |*************************************************
[ -1.2e-09: -1.1e-09) 0 (  0.0%) |
[ -1.1e-09:   -1e-09) 0 (  0.0%) |
[   -1e-09: -9.3e-10) 0 (  0.0%) |
[ -9.3e-10: -8.4e-10) 2 ( 22.2%) |*********************************

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 0.999955, bb_cost: 1.26562, td_cost: 1.80669e-09, 

Placement resource usage:
  io  implemented as io : 26
  clb implemented as clb: 2

Placement number of temperatures: 11
Placement total # of swap attempts: 490
	Swaps accepted:  88 (18.0 %)
	Swaps rejected: 367 (74.9 %)
	Swaps aborted :  35 ( 7.1 %)


Percentage of different move types:
	Uniform move: 37.76 % (acc=15.68 %, rej=77.84 %, aborted=6.49 %)
	Median move: 27.76 % (acc=22.79 %, rej=68.38 %, aborted=8.82 %)
	W. Centroid move: 4.69 % (acc=17.39 %, rej=73.91 %, aborted=8.70 %)
	Centroid move: 12.04 % (acc=20.34 %, rej=71.19 %, aborted=8.47 %)
	W. Median move: 15.51 % (acc=15.79 %, rej=78.95 %, aborted=5.26 %)
	Crit. Uniform move: 1.43 % (acc=0.00 %, rej=100.00 %, aborted=0.00 %)
	Feasible Region move: 0.82 % (acc=0.00 %, rej=100.00 %, aborted=0.00 %)

Placement Quench timing analysis took 3.1266e-05 seconds (1.7273e-05 STA, 1.3993e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.000853853 seconds (0.000636674 STA, 0.000217179 slack) (13 full updates: 13 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

# Routing
Initializing minimum channel width search based on maximum CLB pins

Attempting to route at 64 channels (binary search bounds: [-1, -1])
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  0 (  0.0%) |
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4) 11 ( 25.6%) |***********************************
[      0.4:      0.5)  4 (  9.3%) |*************
[      0.5:      0.6)  4 (  9.3%) |*************
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8)  8 ( 18.6%) |**************************
[      0.8:      0.9)  1 (  2.3%) |***
[      0.9:        1) 15 ( 34.9%) |************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0    1508      32      43      20 ( 2.058%)     140 (19.9%)    2.181     -14.54     -2.181      0.000      0.000      N/A
Incr Slack updates 13 in 7.9209e-05 sec
Full Max Req/Worst Slack updates 6 in 2.0546e-05 sec
Incr Max Req/Worst Slack updates 7 in 2.1185e-05 sec
Incr Criticality updates 7 in 3.6589e-05 sec
Full Criticality updates 6 in 3.16e-05 sec
   2    0.0     0.5    0    1017      18      29       6 ( 0.617%)     145 (20.6%)    2.181     -14.54     -2.181      0.000      0.000      N/A
   3    0.0     0.6    0     352       6       9       6 ( 0.617%)     149 (21.2%)    2.181     -14.61     -2.181      0.000      0.000      N/A
   4    0.0     0.8    0     533       7      10       5 ( 0.514%)     147 (20.9%)    2.181     -14.55     -2.181      0.000      0.000      N/A
   5    0.0     1.1    0     284       5       7       3 ( 0.309%)     148 (21.0%)    2.181     -14.67     -2.181      0.000      0.000      N/A
   6    0.0     1.4    0     135       3       5       0 ( 0.000%)     151 (21.4%)    2.181     -14.68     -2.181      0.000      0.000      N/A
Restoring best routing
Critical path: 2.18119 ns
Successfully routed after 6 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  0 (  0.0%) |
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5) 10 ( 23.3%) |********************************************
[      0.5:      0.6)  5 ( 11.6%) |**********************
[      0.6:      0.7)  5 ( 11.6%) |**********************
[      0.7:      0.8)  6 ( 14.0%) |**************************
[      0.8:      0.9)  6 ( 14.0%) |**************************
[      0.9:        1) 11 ( 25.6%) |************************************************
Router Stats: total_nets_routed: 71 total_connections_routed: 103 total_heap_pushes: 3829 total_heap_pops: 1967

Attempting to route at 32 channels (binary search bounds: [-1, 64])
Warning 22: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 32
Y-direction routing channel width is 32
Warning 23: Node: 578 with RR_type: CHANX  at Location:CHANX:578 L4 length:1 (1,1)->(1,1), had no out-going switches
Warning 24: in check_rr_graph: fringe node 578 CHANX at (1,1) has no fanin.
	 This is possible on a fringe node based on low Fc_out, N, and certain lengths.
## Build tileable routing resource graph took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 740
  RR Graph Edges: 2272
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 25: Found no more sample locations for SOURCE in clb
Warning 26: Found no more sample locations for OPIN in clb
Warning 27: Found no sample locations for SOURCE in mult_36
Warning 28: Found no sample locations for OPIN in mult_36
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  0 (  0.0%) |
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4) 11 ( 25.6%) |***********************************
[      0.4:      0.5)  4 (  9.3%) |*************
[      0.5:      0.6)  4 (  9.3%) |*************
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8)  8 ( 18.6%) |**************************
[      0.8:      0.9)  1 (  2.3%) |***
[      0.9:        1) 15 ( 34.9%) |************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0    1184      32      43      29 ( 3.919%)     139 (39.5%)    2.188     -14.84     -2.188      0.000      0.000      N/A
   2    0.0     0.5    0    1168      30      41      14 ( 1.892%)     139 (39.5%)    2.188     -14.77     -2.188      0.000      0.000      N/A
   3    0.0     0.6    0     899      20      27      12 ( 1.622%)     153 (43.5%)    2.188     -15.10     -2.188      0.000      0.000      N/A
   4    0.0     0.8    0    1043      22      30      15 ( 2.027%)     158 (44.9%)    2.188     -14.91     -2.188      0.000      0.000      N/A
   5    0.0     1.1    0    1141      21      30      11 ( 1.486%)     162 (46.0%)    2.188     -15.31     -2.188      0.000      0.000      N/A
   6    0.0     1.4    0     785      14      18      12 ( 1.622%)     168 (47.7%)    2.188     -15.24     -2.188      0.000      0.000      N/A
   7    0.0     1.9    0     832      13      17       6 ( 0.811%)     190 (54.0%)    2.190     -15.97     -2.190      0.000      0.000      N/A
   8    0.0     2.4    0     476       9      12       6 ( 0.811%)     186 (52.8%)    2.190     -15.91     -2.190      0.000      0.000      N/A
   9    0.0     3.1    0     449       8      10       6 ( 0.811%)     185 (52.6%)    2.188     -15.90     -2.188      0.000      0.000      N/A
  10    0.0     4.1    0     733      11      15       9 ( 1.216%)     190 (54.0%)    2.188     -15.97     -2.188      0.000      0.000       18
  11    0.0     5.3    0     426       9      12       6 ( 0.811%)     187 (53.1%)    2.188     -15.97     -2.188      0.000      0.000       43
  12    0.0     6.9    0     410       8      10       8 ( 1.081%)     191 (54.3%)    2.188     -16.35     -2.188      0.000      0.000       39
  13    0.0     9.0    0     606      10      13       7 ( 0.946%)     175 (49.7%)    2.190     -15.78     -2.190      0.000      0.000      inf
  14    0.0    11.6    0     494      12      15       6 ( 0.811%)     182 (51.7%)    2.190     -15.85     -2.190      0.000      0.000      inf
  15    0.0    15.1    0     499       9      10       6 ( 0.811%)     181 (51.4%)    2.188     -15.83     -2.188      0.000      0.000      inf
  16    0.0    19.7    0     591      11      14       8 ( 1.081%)     197 (56.0%)    2.189     -16.43     -2.189      0.000      0.000      353
  17    0.0    25.6    0     487      13      17       8 ( 1.081%)     199 (56.5%)    2.244     -16.71     -2.244      0.000      0.000     1117
  18    0.0    33.3    0     613      13      18       7 ( 0.946%)     203 (57.7%)    2.244     -16.71     -2.244      0.000      0.000      inf
  19    0.0    43.3    0     550      11      15      11 ( 1.486%)     220 (62.5%)    2.324     -17.63     -2.324      0.000      0.000      412
  20    0.0    56.2    0     572      10      13       7 ( 0.946%)     206 (58.5%)    2.324     -17.18     -2.324      0.000      0.000      inf
  21    0.0    73.1    0     527      10      15       6 ( 0.811%)     199 (56.5%)    2.319     -16.76     -2.319      0.000      0.000      inf
  22    0.0    95.0    0     409       9      12       7 ( 0.946%)     209 (59.4%)    2.324     -17.12     -2.324      0.000      0.000      inf
  23    0.0   123.5    0     666      10      14       7 ( 0.946%)     211 (59.9%)    2.324     -17.39     -2.324      0.000      0.000      inf
  24    0.0   160.6    0     741      11      14      10 ( 1.351%)     236 (67.0%)    2.324     -18.23     -2.324      0.000      0.000      inf
  25    0.0   208.8    0     705      15      22       4 ( 0.541%)     246 (69.9%)    2.324     -18.55     -2.324      0.000      0.000      inf
  26    0.0   271.4    0     602      14      18       6 ( 0.811%)     253 (71.9%)    2.324     -18.55     -2.324      0.000      0.000      324
  27    0.0   352.8    0     540      12      15       5 ( 0.676%)     251 (71.3%)    2.386     -18.86     -2.386      0.000      0.000      185
  28    0.0   458.7    0     569      12      17       3 ( 0.405%)     242 (68.8%)    2.386     -18.28     -2.386      0.000      0.000      122
  29    0.0   596.3    0     345       9      11       6 ( 0.811%)     242 (68.8%)    2.386     -18.28     -2.386      0.000      0.000       62
  30    0.0   775.1    0     455      10      13       4 ( 0.541%)     239 (67.9%)    2.386     -18.21     -2.386      0.000      0.000       69
  31    0.0  1007.7    0     407       9      12       4 ( 0.541%)     238 (67.6%)    2.386     -18.15     -2.386      0.000      0.000       57
  32    0.0  1310.0    0     573      11      14       4 ( 0.541%)     236 (67.0%)    2.386     -18.21     -2.386      0.000      0.000       57
  33    0.0  1703.0    0     481      11      16       3 ( 0.405%)     240 (68.2%)    2.386     -18.28     -2.386      0.000      0.000       56
  34    0.0  2213.9    0     424       8      10       5 ( 0.676%)     239 (67.9%)    2.403     -18.15     -2.403      0.000      0.000       54
  35    0.0  2878.1    0     455       9      13       8 ( 1.081%)     239 (67.9%)    2.386     -18.28     -2.386      0.000      0.000       57
  36    0.0  3741.5    0     626      11      16       6 ( 0.811%)     243 (69.0%)    2.386     -18.46     -2.386      0.000      0.000       71
  37    0.0  4863.9    0     411       9      11       5 ( 0.676%)     233 (66.2%)    2.386     -18.07     -2.386      0.000      0.000       79
  38    0.0  6323.1    0     373       7       9       4 ( 0.541%)     231 (65.6%)    2.389     -18.10     -2.389      0.000      0.000       86
  39    0.0  8220.0    0     437       8      12       5 ( 0.676%)     231 (65.6%)    2.386     -18.15     -2.386      0.000      0.000      103
  40    0.0 10686.0    0     552      11      15       7 ( 0.946%)     239 (67.9%)    2.469     -18.59     -2.469      0.000      0.000      113
  41    0.0 13891.9    0     642      14      18       5 ( 0.676%)     239 (67.9%)    2.404     -18.29     -2.404      0.000      0.000      183
  42    0.0 18059.4    0     416       9      11       6 ( 0.811%)     232 (65.9%)    2.404     -18.09     -2.404      0.000      0.000      199
  43    0.0 23477.2    0     561       9      11       3 ( 0.405%)     220 (62.5%)    2.514     -17.72     -2.514      0.000      0.000      314
  44    0.0 30520.4    0     476       9      10       3 ( 0.405%)     220 (62.5%)    2.514     -17.72     -2.514      0.000      0.000      173
  45    0.0 39676.5    0     540       9      10       3 ( 0.405%)     220 (62.5%)    2.514     -17.72     -2.514      0.000      0.000      150
  46    0.0 51579.5    0     546      10      11       6 ( 0.811%)     230 (65.3%)    2.514     -18.18     -2.514      0.000      0.000      125
  47    0.0 67053.3    0     486      10      12       3 ( 0.405%)     219 (62.2%)    2.514     -17.85     -2.514      0.000      0.000      190
  48    0.0 87169.3    0     426       8       9       2 ( 0.270%)     223 (63.4%)    2.694     -18.04     -2.694      0.000      0.000      150
  49    0.0 1.1e+05    0     437      10      12       4 ( 0.541%)     224 (63.6%)    2.694     -18.17     -2.694      0.000      0.000      145
  50    0.0 1.5e+05    0     473      10      12       3 ( 0.405%)     227 (64.5%)    2.694     -18.30     -2.694      0.000      0.000      152
Routing failed.

Failed routing attempt #0
Total number of overused nodes: 3
Routing Failure Diagnostics: Printing Overused Nodes Information
------ ------- ---------- --------- -------- ------------ ------- ------- ------- ------- ------- -------
   No.  NodeId  Occupancy  Capacity  RR Node    Direction    Side     PTC    Xlow    Ylow   Xhigh   Yhigh
                                        type                          NUM                                
------ ------- ---------- --------- -------- ------------ ------- ------- ------- ------- ------- -------
     0     532          2         1    CHANX      INC_DIR     N/A      24       1       0       2       0
     1     592          2         1    CHANX      INC_DIR     N/A      12       1       2       2       2
     2     643          2         1    CHANY      DEC_DIR     N/A      23       0       1       0       2

Final Net Connection Criticality Histogram:
[        0:      0.1)  0 (  0.0%) |
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  2 (  4.7%) |********
[      0.4:      0.5)  3 (  7.0%) |************
[      0.5:      0.6)  8 ( 18.6%) |********************************
[      0.6:      0.7)  7 ( 16.3%) |****************************
[      0.7:      0.8) 10 ( 23.3%) |****************************************
[      0.8:      0.9)  1 (  2.3%) |****
[      0.9:        1) 12 ( 27.9%) |************************************************
Router Stats: total_nets_routed: 590 total_connections_routed: 775 total_heap_pushes: 29259 total_heap_pops: 17479

Attempting to route at 48 channels (binary search bounds: [32, 64])
Warning 29: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 48
Y-direction routing channel width is 48
Warning 30: Node: 614 with RR_type: CHANX  at Location:CHANX:614 L4 length:1 (1,1)->(1,1), had no out-going switches
Warning 31: in check_rr_graph: fringe node 614 CHANX at (1,1) has no fanin.
	 This is possible on a fringe node based on low Fc_out, N, and certain lengths.
## Build tileable routing resource graph took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 856
  RR Graph Edges: 2808
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 32: Found no more sample locations for SOURCE in clb
Warning 33: Found no more sample locations for OPIN in clb
Warning 34: Found no sample locations for SOURCE in mult_36
Warning 35: Found no sample locations for OPIN in mult_36
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  0 (  0.0%) |
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4) 11 ( 25.6%) |***********************************
[      0.4:      0.5)  4 (  9.3%) |*************
[      0.5:      0.6)  4 (  9.3%) |*************
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8)  8 ( 18.6%) |**************************
[      0.8:      0.9)  1 (  2.3%) |***
[      0.9:        1) 15 ( 34.9%) |************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0    1209      32      43      22 ( 2.570%)     132 (25.0%)    2.177     -14.56     -2.177      0.000      0.000      N/A
   2    0.0     0.5    0     901      22      30      10 ( 1.168%)     138 (26.1%)    2.177     -14.56     -2.177      0.000      0.000      N/A
   3    0.0     0.6    0     638      13      18      11 ( 1.285%)     144 (27.3%)    2.177     -14.68     -2.177      0.000      0.000      N/A
   4    0.0     0.8    0     663      12      18       7 ( 0.818%)     142 (26.9%)    2.177     -14.62     -2.177      0.000      0.000      N/A
   5    0.0     1.1    0     629      10      16       4 ( 0.467%)     151 (28.6%)    2.177     -14.76     -2.177      0.000      0.000      N/A
   6    0.0     1.4    0     500       6       8       2 ( 0.234%)     156 (29.5%)    2.177     -14.76     -2.177      0.000      0.000      N/A
   7    0.0     1.9    0     321       3       3       2 ( 0.234%)     161 (30.5%)    2.177     -14.89     -2.177      0.000      0.000      N/A
   8    0.0     2.4    0     326       4       5       4 ( 0.467%)     160 (30.3%)    2.177     -14.89     -2.177      0.000      0.000      N/A
   9    0.0     3.1    0     294       4       6       3 ( 0.350%)     166 (31.4%)    2.177     -15.02     -2.177      0.000      0.000      N/A
  10    0.0     4.1    0     117       2       4       0 ( 0.000%)     166 (31.4%)    2.177     -15.02     -2.177      0.000      0.000      inf
Restoring best routing
Critical path: 2.17714 ns
Successfully routed after 10 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  0 (  0.0%) |
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  2 (  4.7%) |*******
[      0.5:      0.6) 13 ( 30.2%) |*********************************************
[      0.6:      0.7)  4 (  9.3%) |**************
[      0.7:      0.8)  8 ( 18.6%) |***************************
[      0.8:      0.9)  2 (  4.7%) |*******
[      0.9:        1) 14 ( 32.6%) |************************************************
Router Stats: total_nets_routed: 108 total_connections_routed: 151 total_heap_pushes: 5598 total_heap_pops: 3246

Attempting to route at 40 channels (binary search bounds: [32, 48])
Warning 36: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 40
Y-direction routing channel width is 40
## Build tileable routing resource graph took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 798
  RR Graph Edges: 2685
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 37: Found no more sample locations for SOURCE in clb
Warning 38: Found no more sample locations for OPIN in clb
Warning 39: Found no sample locations for SOURCE in mult_36
Warning 40: Found no sample locations for OPIN in mult_36
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  0 (  0.0%) |
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4) 11 ( 25.6%) |***********************************
[      0.4:      0.5)  4 (  9.3%) |*************
[      0.5:      0.6)  4 (  9.3%) |*************
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8)  8 ( 18.6%) |**************************
[      0.8:      0.9)  1 (  2.3%) |***
[      0.9:        1) 15 ( 34.9%) |************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0    1317      32      43      20 ( 2.506%)     148 (33.6%)    2.125     -14.85     -2.125      0.000      0.000      N/A
   2    0.0     0.5    0     911      23      34       8 ( 1.003%)     156 (35.5%)    2.125     -14.85     -2.125      0.000      0.000      N/A
   3    0.0     0.6    0     533      13      18      11 ( 1.378%)     159 (36.1%)    2.125     -14.91     -2.125      0.000      0.000      N/A
   4    0.0     0.8    0     509      11      16       5 ( 0.627%)     155 (35.2%)    2.125     -14.91     -2.125      0.000      0.000      N/A
   5    0.0     1.1    0     439       8      13       3 ( 0.376%)     157 (35.7%)    2.125     -14.92     -2.125      0.000      0.000      N/A
   6    0.0     1.4    0     348       8      12       4 ( 0.501%)     161 (36.6%)    2.125     -14.92     -2.125      0.000      0.000      N/A
   7    0.0     1.9    0     263       5       9       2 ( 0.251%)     161 (36.6%)    2.125     -14.98     -2.125      0.000      0.000      N/A
   8    0.0     2.4    0      85       2       4       1 ( 0.125%)     160 (36.4%)    2.125     -14.98     -2.125      0.000      0.000      N/A
   9    0.0     3.1    0      78       2       3       1 ( 0.125%)     162 (36.8%)    2.125     -14.99     -2.125      0.000      0.000      N/A
  10    0.0     4.1    0      41       2       2       1 ( 0.125%)     162 (36.8%)    2.125     -14.99     -2.125      0.000      0.000        9
  11    0.0     5.3    0      25       1       1       0 ( 0.000%)     166 (37.7%)    2.125     -15.37     -2.125      0.000      0.000        9
Restoring best routing
Critical path: 2.12542 ns
Successfully routed after 11 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  0 (  0.0%) |
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  4 (  9.3%) |**************
[      0.5:      0.6) 11 ( 25.6%) |**************************************
[      0.6:      0.7)  4 (  9.3%) |**************
[      0.7:      0.8)  5 ( 11.6%) |*****************
[      0.8:      0.9)  5 ( 11.6%) |*****************
[      0.9:        1) 14 ( 32.6%) |************************************************
Router Stats: total_nets_routed: 107 total_connections_routed: 155 total_heap_pushes: 4549 total_heap_pops: 2531

Attempting to route at 36 channels (binary search bounds: [32, 40])
Warning 41: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 36
Y-direction routing channel width is 36
Warning 42: Node: 588 with RR_type: CHANX  at Location:CHANX:588 L4 length:1 (1,1)->(1,1), had no out-going switches
Warning 43: in check_rr_graph: fringe node 588 CHANX at (1,1) has no fanin.
	 This is possible on a fringe node based on low Fc_out, N, and certain lengths.
## Build tileable routing resource graph took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 774
  RR Graph Edges: 2186
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 44: Found no more sample locations for SOURCE in clb
Warning 45: Found no more sample locations for OPIN in clb
Warning 46: Found no sample locations for SOURCE in mult_36
Warning 47: Found no sample locations for OPIN in mult_36
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  0 (  0.0%) |
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4) 11 ( 25.6%) |***********************************
[      0.4:      0.5)  4 (  9.3%) |*************
[      0.5:      0.6)  4 (  9.3%) |*************
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8)  8 ( 18.6%) |**************************
[      0.8:      0.9)  1 (  2.3%) |***
[      0.9:        1) 15 ( 34.9%) |************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0    1141      32      43      24 ( 3.101%)     135 (34.1%)    2.117     -14.46     -2.117      0.000      0.000      N/A
   2    0.0     0.5    0     861      22      33       9 ( 1.163%)     143 (36.1%)    2.117     -14.41     -2.117      0.000      0.000      N/A
   3    0.0     0.6    0     634      12      17       7 ( 0.904%)     145 (36.6%)    2.117     -14.46     -2.117      0.000      0.000      N/A
   4    0.0     0.8    0     554       9      12       4 ( 0.517%)     150 (37.9%)    2.117     -14.60     -2.117      0.000      0.000      N/A
   5    0.0     1.1    0     366       6       7       3 ( 0.388%)     148 (37.4%)    2.117     -14.60     -2.117      0.000      0.000      N/A
   6    0.0     1.4    0     443       6       7       7 ( 0.904%)     157 (39.6%)    2.117     -14.92     -2.117      0.000      0.000      N/A
   7    0.0     1.9    0     498       8      10       4 ( 0.517%)     152 (38.4%)    2.117     -14.61     -2.117      0.000      0.000      N/A
   8    0.0     2.4    0     484       7       9       4 ( 0.517%)     172 (43.4%)    2.117     -15.18     -2.117      0.000      0.000      N/A
   9    0.0     3.1    0     352       6       8       3 ( 0.388%)     161 (40.7%)    2.117     -14.79     -2.117      0.000      0.000      N/A
  10    0.0     4.1    0     265       4       5       2 ( 0.258%)     178 (44.9%)    2.117     -15.37     -2.117      0.000      0.000       32
  11    0.0     5.3    0     333       4       5       1 ( 0.129%)     172 (43.4%)    2.117     -15.24     -2.117      0.000      0.000       13
  12    0.0     6.9    0     260       2       2       4 ( 0.517%)     172 (43.4%)    2.117     -15.24     -2.117      0.000      0.000       12
  13    0.0     9.0    0     255       4       5       1 ( 0.129%)     172 (43.4%)    2.117     -15.30     -2.117      0.000      0.000       17
  14    0.0    11.6    0     218       2       2       1 ( 0.129%)     172 (43.4%)    2.118     -15.31     -2.118      0.000      0.000       15
  15    0.0    15.1    0      21       1       1       1 ( 0.129%)     172 (43.4%)    2.118     -15.30     -2.118      0.000      0.000       14
  16    0.0    19.7    0      20       1       1       0 ( 0.000%)     176 (44.4%)    2.118     -15.87     -2.118      0.000      0.000       15
Restoring best routing
Critical path: 2.11771 ns
Successfully routed after 16 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  0 (  0.0%) |
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  6 ( 14.0%) |******************
[      0.5:      0.6)  3 (  7.0%) |*********
[      0.6:      0.7)  9 ( 20.9%) |***************************
[      0.7:      0.8)  5 ( 11.6%) |***************
[      0.8:      0.9)  4 (  9.3%) |************
[      0.9:        1) 16 ( 37.2%) |************************************************
Router Stats: total_nets_routed: 126 total_connections_routed: 167 total_heap_pushes: 6705 total_heap_pops: 4224

Attempting to route at 34 channels (binary search bounds: [32, 36])
Warning 48: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 34
Y-direction routing channel width is 34
## Build tileable routing resource graph took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 762
  RR Graph Edges: 2571
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 49: Found no more sample locations for SOURCE in clb
Warning 50: Found no more sample locations for OPIN in clb
Warning 51: Found no sample locations for SOURCE in mult_36
Warning 52: Found no sample locations for OPIN in mult_36
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  0 (  0.0%) |
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4) 11 ( 25.6%) |***********************************
[      0.4:      0.5)  0 (  0.0%) |
[      0.5:      0.6)  8 ( 18.6%) |**************************
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8)  8 ( 18.6%) |**************************
[      0.8:      0.9)  1 (  2.3%) |***
[      0.9:        1) 15 ( 34.9%) |************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0    1162      32      43      25 ( 3.281%)     117 (31.3%)    2.049     -14.19     -2.049      0.000      0.000      N/A
   2    0.0     0.5    0     918      23      33      11 ( 1.444%)     123 (32.9%)    2.049     -14.20     -2.049      0.000      0.000      N/A
   3    0.0     0.6    0     597      14      18       7 ( 0.919%)     123 (32.9%)    2.050     -14.33     -2.050      0.000      0.000      N/A
   4    0.0     0.8    0     543      12      16       6 ( 0.787%)     122 (32.6%)    2.050     -14.32     -2.050      0.000      0.000      N/A
   5    0.0     1.1    0     539      10      13       4 ( 0.525%)     134 (35.8%)    2.050     -14.39     -2.050      0.000      0.000      N/A
   6    0.0     1.4    0     401       9      12       3 ( 0.394%)     137 (36.6%)    2.051     -14.39     -2.051      0.000      0.000      N/A
   7    0.0     1.9    0     338       5       6       3 ( 0.394%)     139 (37.2%)    2.051     -14.52     -2.051      0.000      0.000      N/A
   8    0.0     2.4    0     279       4       8       0 ( 0.000%)     152 (40.6%)    2.051     -14.73     -2.051      0.000      0.000      N/A
Restoring best routing
Critical path: 2.05099 ns
Successfully routed after 8 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  0 (  0.0%) |
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  5 ( 11.6%) |****************
[      0.5:      0.6)  6 ( 14.0%) |*******************
[      0.6:      0.7) 10 ( 23.3%) |********************************
[      0.7:      0.8)  2 (  4.7%) |******
[      0.8:      0.9)  5 ( 11.6%) |****************
[      0.9:        1) 15 ( 34.9%) |************************************************
Router Stats: total_nets_routed: 109 total_connections_routed: 149 total_heap_pushes: 4777 total_heap_pops: 2670
Warning 53: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 34
Y-direction routing channel width is 34
## Build tileable routing resource graph took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 762
  RR Graph Edges: 2571
Best routing used a channel width factor of 34.
# Routing took 0.06 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -1740866
Circuit successfully routed with a channel width factor of 34.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Found 50 mismatches between routing and packing results.
Fixed 34 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         26                               0.346154                     0.653846   
       clb          2                                     17                          7.5   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 2 out of 34 nets, 32 nets not absorbed.


Average number of bends per net: 2.03125  Maximum # of bends: 5

Number of global nets: 0
Number of routed nets (nonglobal): 32
Wire length results (in units of 1 clb segments)...
	Total wirelength: 152, average net length: 4.75000
	Maximum net length: 12

Wire length results in terms of physical segments...
	Total wiring segments used: 102, average wire segments per net: 3.18750
	Maximum segments used by a net: 7
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf) 0 (  0.0%) |
[      0.9:        1) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.4:      0.5) 4 ( 22.2%) |*************************
[      0.3:      0.4) 6 ( 33.3%) |*************************************
[      0.2:      0.3) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[        0:      0.1) 8 ( 44.4%) |*************************************************
Maximum routing channel utilization:      0.44 at (1,1)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      14   6.500       34
                         1      15   3.750       34
                         2      13   6.000       34
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      17   8.250       34
                         1      21   9.750       34
                         2       8   3.750       34

Total tracks in x-direction: 102, in y-direction: 102

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 655788
	Total used logic block area: 107788

Routing area (in minimum width transistor areas)...
	Total routing area: 19348.3, per logic tile: 1209.27

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4    122
                                                      Y      4    132

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4       0.385

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4       0.417

Segment usage by type (index): name type utilization
                               ---- ---- -----------
                                 L4    0       0.773

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  6.6e-10:  7.3e-10) 2 ( 22.2%) |*********************************
[  7.3e-10:    8e-10) 3 ( 33.3%) |*************************************************
[    8e-10:  8.8e-10) 2 ( 22.2%) |*********************************
[  8.8e-10:  9.5e-10) 1 ( 11.1%) |****************
[  9.5e-10:    1e-09) 0 (  0.0%) |
[    1e-09:  1.1e-09) 0 (  0.0%) |
[  1.1e-09:  1.2e-09) 0 (  0.0%) |
[  1.2e-09:  1.2e-09) 0 (  0.0%) |
[  1.2e-09:  1.3e-09) 0 (  0.0%) |
[  1.3e-09:  1.4e-09) 1 ( 11.1%) |****************

Final critical path delay (least slack): 2.05099 ns, Fmax: 487.57 MHz
Final setup Worst Negative Slack (sWNS): -2.05099 ns
Final setup Total Negative Slack (sTNS): -14.7287 ns

Final setup slack histogram:
[ -2.1e-09:   -2e-09) 1 ( 11.1%) |*************************
[   -2e-09: -1.9e-09) 2 ( 22.2%) |*************************************************
[ -1.9e-09: -1.8e-09) 1 ( 11.1%) |*************************
[ -1.8e-09: -1.7e-09) 1 ( 11.1%) |*************************
[ -1.7e-09: -1.6e-09) 0 (  0.0%) |
[ -1.6e-09: -1.5e-09) 1 ( 11.1%) |*************************
[ -1.5e-09: -1.4e-09) 0 (  0.0%) |
[ -1.4e-09: -1.3e-09) 1 ( 11.1%) |*************************
[ -1.3e-09: -1.2e-09) 1 ( 11.1%) |*************************
[ -1.2e-09: -1.1e-09) 1 ( 11.1%) |*************************

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 7.126e-06 sec
Full Max Req/Worst Slack updates 1 in 3.687e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 6.094e-06 sec
Flow timing analysis took 0.00877506 seconds (0.00636499 STA, 0.00241007 slack) (122 full updates: 14 setup, 0 hold, 108 combined).
VPR suceeded
The entire flow of VPR took 0.23 seconds (max_rss 59.8 MiB)

Command line to execute: read_openfpga_arch -f /home/arslan/Downloads/OpenFPGA/power_tests/power/run003/k6_N10_tileable_dpram8K_dsp36_40nm/adder_8/MIN_ROUTE_CHAN_WIDTH/arch/k6_frac_N10_adder_chain_dpram8K_dsp36_40nm_openfpga.xml

Confirm selected options when call command 'read_openfpga_arch':
--file, -f: /home/arslan/Downloads/OpenFPGA/power_tests/power/run003/k6_N10_tileable_dpram8K_dsp36_40nm/adder_8/MIN_ROUTE_CHAN_WIDTH/arch/k6_frac_N10_adder_chain_dpram8K_dsp36_40nm_openfpga.xml
Reading XML architecture '/home/arslan/Downloads/OpenFPGA/power_tests/power/run003/k6_N10_tileable_dpram8K_dsp36_40nm/adder_8/MIN_ROUTE_CHAN_WIDTH/arch/k6_frac_N10_adder_chain_dpram8K_dsp36_40nm_openfpga.xml'...
Read OpenFPGA architecture
Warning 54: Automatically set circuit model 'frac_lut6' to be default in its type.
Warning 55: Automatically set circuit model 'DFFSRQ' to be default in its type.
Warning 56: Automatically set circuit model 'DFFR' to be default in its type.
Warning 57: Automatically set circuit model 'GPIO' to be default in its type.
Use the default configurable memory model 'DFFR' for circuit model 'mux_2level' port 'sram')
Use the default configurable memory model 'DFFR' for circuit model 'mux_2level_tapbuf' port 'sram')
Use the default configurable memory model 'DFFR' for circuit model 'mux_1level_tapbuf' port 'sram')
Use the default configurable memory model 'DFFR' for circuit model 'frac_lut6' port 'sram')
Read OpenFPGA architecture took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Check circuit library
Checking circuit library passed.
Check circuit library took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Found 0 errors when checking configurable memory circuit models!
Found 0 errors when checking tile annotation!

Command line to execute: read_openfpga_simulation_setting -f /home/arslan/Downloads/OpenFPGA/openfpga_flow/openfpga_simulation_settings/fixed_sim_openfpga.xml

Confirm selected options when call command 'read_openfpga_simulation_setting':
--file, -f: /home/arslan/Downloads/OpenFPGA/openfpga_flow/openfpga_simulation_settings/fixed_sim_openfpga.xml
Reading XML simulation setting '/home/arslan/Downloads/OpenFPGA/openfpga_flow/openfpga_simulation_settings/fixed_sim_openfpga.xml'...
Read OpenFPGA simulation settings
Read OpenFPGA simulation settings took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Command line to execute: link_openfpga_arch --sort_gsb_chan_node_in_edges

Confirm selected options when call command 'link_openfpga_arch':
--activity_file: off
--sort_gsb_chan_node_in_edges: on
--verbose: off
Link OpenFPGA architecture to VPR architecture
# Build fast look-up for physical tile pins
# Build fast look-up for physical tile pins took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Building annotation for physical modes in pb_type...Done
Check physical mode annotation for pb_types passed.

Building annotation about physical types for pb_type interconnection...Done

Building annotation between operating and physical pb_types...Error 1: Unable to pair the operating pb_type 'lut5' to its physical pb_type 'frac_lut6'!
Error 2: Unable to pair the operating pb_type 'ff' to its physical pb_type 'ff'!
Error 3: Unable to pair the operating pb_type 'lut4' to its physical pb_type 'frac_lut6'!
Error 4: Unable to pair the operating pb_type 'adder' to its physical pb_type 'adder'!
Error 5: Unable to pair the operating pb_type 'ff' to its physical pb_type 'ff'!
Done
Check physical pb_type annotation for pb_types passed.

Building annotation between physical pb_types and circuit models...Done
Check physical pb_type annotation for circuit model passed.

Building annotation between physical pb_types and mode selection bits...Error 6: Unable to bind pb_type 'lut5' to mode_selection bits '01'!
Done
Error 7: Found different sizes of mode_bits for pb_type 'lut6' and its physical pb_type 'frac_lut6'
Error 8: Check physical pb_type annotation for mode selection bits failed with 1 errors!
Assigning unique indices for primitive pb_graph nodes...Done
Binding operating pb_graph nodes/pins to physical pb_graph nodes/pins...Done
Check pb_graph annotation for physical nodes and pins passed.
Binded 2 routing resource graph switches to circuit models
Binded 1 routing segments to circuit models
Binded 0 direct connections to circuit models
# Annotating rr_node with routed nets
# Annotating rr_node with routed nets took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Loaded node-to-net mapping
Annotating previous nodes for rr_node...Warning 58: Override the previous node 'IPIN:144 side: (RIGHT,) (1,1)' by previous node 'IPIN:152 side: (RIGHT,) (1,1)' for node 'SINK:117 (1,1)' with in routing context annotation!
Warning 59: Override the previous node 'IPIN:374 side: (RIGHT,) (1,2)' by previous node 'IPIN:397 side: (BOTTOM,) (1,2)' for node 'SINK:346 (1,2)' with in routing context annotation!
Warning 60: Override the previous node 'IPIN:397 side: (BOTTOM,) (1,2)' by previous node 'IPIN:375 side: (RIGHT,) (1,2)' for node 'SINK:346 (1,2)' with in routing context annotation!
Warning 61: Override the previous node 'IPIN:152 side: (RIGHT,) (1,1)' by previous node 'IPIN:170 side: (BOTTOM,) (1,1)' for node 'SINK:117 (1,1)' with in routing context annotation!
Warning 62: Override the previous node 'IPIN:375 side: (RIGHT,) (1,2)' by previous node 'IPIN:395 side: (BOTTOM,) (1,2)' for node 'SINK:346 (1,2)' with in routing context annotation!
Warning 63: Override the previous node 'IPIN:395 side: (BOTTOM,) (1,2)' by previous node 'IPIN:376 side: (RIGHT,) (1,2)' for node 'SINK:346 (1,2)' with in routing context annotation!
Warning 64: Override the previous node 'IPIN:170 side: (BOTTOM,) (1,1)' by previous node 'IPIN:167 side: (BOTTOM,) (1,1)' for node 'SINK:117 (1,1)' with in routing context annotation!
Warning 65: Override the previous node 'IPIN:376 side: (RIGHT,) (1,2)' by previous node 'IPIN:396 side: (BOTTOM,) (1,2)' for node 'SINK:346 (1,2)' with in routing context annotation!
Warning 66: Override the previous node 'IPIN:396 side: (BOTTOM,) (1,2)' by previous node 'IPIN:393 side: (BOTTOM,) (1,2)' for node 'SINK:346 (1,2)' with in routing context annotation!
Warning 67: Override the previous node 'IPIN:393 side: (BOTTOM,) (1,2)' by previous node 'IPIN:391 side: (BOTTOM,) (1,2)' for node 'SINK:346 (1,2)' with in routing context annotation!
Warning 68: Override the previous node 'IPIN:167 side: (BOTTOM,) (1,1)' by previous node 'IPIN:163 side: (BOTTOM,) (1,1)' for node 'SINK:117 (1,1)' with in routing context annotation!
Warning 69: Override the previous node 'IPIN:391 side: (BOTTOM,) (1,2)' by previous node 'IPIN:399 side: (BOTTOM,) (1,2)' for node 'SINK:346 (1,2)' with in routing context annotation!
Warning 70: Override the previous node 'IPIN:163 side: (BOTTOM,) (1,1)' by previous node 'IPIN:175 side: (BOTTOM,) (1,1)' for node 'SINK:117 (1,1)' with in routing context annotation!
Warning 71: Override the previous node 'IPIN:399 side: (BOTTOM,) (1,2)' by previous node 'IPIN:398 side: (BOTTOM,) (1,2)' for node 'SINK:346 (1,2)' with in routing context annotation!
Warning 72: Override the previous node 'IPIN:398 side: (BOTTOM,) (1,2)' by previous node 'IPIN:373 side: (RIGHT,) (1,2)' for node 'SINK:346 (1,2)' with in routing context annotation!
Warning 73: Override the previous node 'IPIN:175 side: (BOTTOM,) (1,1)' by previous node 'IPIN:142 side: (RIGHT,) (1,1)' for node 'SINK:117 (1,1)' with in routing context annotation!
Warning 74: Override the previous node 'IPIN:373 side: (RIGHT,) (1,2)' by previous node 'IPIN:371 side: (RIGHT,) (1,2)' for node 'SINK:346 (1,2)' with in routing context annotation!
Warning 75: Override the previous node 'IPIN:371 side: (RIGHT,) (1,2)' by previous node 'IPIN:377 side: (RIGHT,) (1,2)' for node 'SINK:346 (1,2)' with in routing context annotation!
Warning 76: Override the previous node 'IPIN:142 side: (RIGHT,) (1,1)' by previous node 'IPIN:166 side: (BOTTOM,) (1,1)' for node 'SINK:117 (1,1)' with in routing context annotation!
Warning 77: Override the previous node 'IPIN:377 side: (RIGHT,) (1,2)' by previous node 'IPIN:394 side: (BOTTOM,) (1,2)' for node 'SINK:346 (1,2)' with in routing context annotation!
Warning 78: Override the previous node 'IPIN:166 side: (BOTTOM,) (1,1)' by previous node 'IPIN:145 side: (RIGHT,) (1,1)' for node 'SINK:117 (1,1)' with in routing context annotation!
Warning 79: Override the previous node 'IPIN:394 side: (BOTTOM,) (1,2)' by previous node 'IPIN:403 side: (BOTTOM,) (1,2)' for node 'SINK:346 (1,2)' with in routing context annotation!
Warning 80: Override the previous node 'IPIN:145 side: (RIGHT,) (1,1)' by previous node 'IPIN:171 side: (BOTTOM,) (1,1)' for node 'SINK:117 (1,1)' with in routing context annotation!
Warning 81: Override the previous node 'IPIN:403 side: (BOTTOM,) (1,2)' by previous node 'IPIN:392 side: (BOTTOM,) (1,2)' for node 'SINK:346 (1,2)' with in routing context annotation!
Warning 82: Override the previous node 'IPIN:171 side: (BOTTOM,) (1,1)' by previous node 'IPIN:153 side: (RIGHT,) (1,1)' for node 'SINK:117 (1,1)' with in routing context annotation!
Warning 83: Override the previous node 'IPIN:392 side: (BOTTOM,) (1,2)' by previous node 'IPIN:400 side: (BOTTOM,) (1,2)' for node 'SINK:346 (1,2)' with in routing context annotation!
Warning 84: Override the previous node 'IPIN:153 side: (RIGHT,) (1,1)' by previous node 'IPIN:149 side: (RIGHT,) (1,1)' for node 'SINK:117 (1,1)' with in routing context annotation!
Warning 85: Override the previous node 'IPIN:149 side: (RIGHT,) (1,1)' by previous node 'IPIN:155 side: (RIGHT,) (1,1)' for node 'SINK:117 (1,1)' with in routing context annotation!
Warning 86: Override the previous node 'IPIN:155 side: (RIGHT,) (1,1)' by previous node 'IPIN:156 side: (RIGHT,) (1,1)' for node 'SINK:117 (1,1)' with in routing context annotation!
Warning 87: Override the previous node 'IPIN:156 side: (RIGHT,) (1,1)' by previous node 'IPIN:143 side: (RIGHT,) (1,1)' for node 'SINK:117 (1,1)' with in routing context annotation!
Warning 88: Override the previous node 'IPIN:143 side: (RIGHT,) (1,1)' by previous node 'IPIN:150 side: (RIGHT,) (1,1)' for node 'SINK:117 (1,1)' with in routing context annotation!
Warning 89: Override the previous node 'IPIN:150 side: (RIGHT,) (1,1)' by previous node 'IPIN:151 side: (RIGHT,) (1,1)' for node 'SINK:117 (1,1)' with in routing context annotation!
Done with 231 nodes mapping
Built 2571 incoming edges for routing resource graph
# Build General Switch Block(GSB) annotation on top of routing resource graph
[11%] Backannotated GSB[0][0][22%] Backannotated GSB[0][1][33%] Backannotated GSB[0][2][44%] Backannotated GSB[1][0][55%] Backannotated GSB[1][1][66%] Backannotated GSB[1][2][77%] Backannotated GSB[2][0][88%] Backannotated GSB[2][1][100%] Backannotated GSB[2][2]Backannotated 9 General Switch Blocks (GSBs).
# Build General Switch Block(GSB) annotation on top of routing resource graph took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Sort incoming edges for each routing track output node of General Switch Block(GSB)
[11%] Sorted incoming edges for each routing track output node of GSB[0][0][22%] Sorted incoming edges for each routing track output node of GSB[0][1][33%] Sorted incoming edges for each routing track output node of GSB[0][2][44%] Sorted incoming edges for each routing track output node of GSB[1][0][55%] Sorted incoming edges for each routing track output node of GSB[1][1][66%] Sorted incoming edges for each routing track output node of GSB[1][2][77%] Sorted incoming edges for each routing track output node of GSB[2][0][88%] Sorted incoming edges for each routing track output node of GSB[2][1][100%] Sorted incoming edges for each routing track output node of GSB[2][2]Sorted incoming edges for each routing track output node of 9 General Switch Blocks (GSBs).
# Sort incoming edges for each routing track output node of General Switch Block(GSB) took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Sort incoming edges for each input pin node of General Switch Block(GSB)
[11%] Sorted incoming edges for each input pin node of GSB[0][0][22%] Sorted incoming edges for each input pin node of GSB[0][1][33%] Sorted incoming edges for each input pin node of GSB[0][2][44%] Sorted incoming edges for each input pin node of GSB[1][0][55%] Sorted incoming edges for each input pin node of GSB[1][1][66%] Sorted incoming edges for each input pin node of GSB[1][2][77%] Sorted incoming edges for each input pin node of GSB[2][0][88%] Sorted incoming edges for each input pin node of GSB[2][1][100%] Sorted incoming edges for each input pin node of GSB[2][2]Sorted incoming edges for each input pin node of 9 General Switch Blocks (GSBs).
# Sort incoming edges for each input pin node of General Switch Block(GSB) took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build a library of physical multiplexers
Built a multiplexer library of 14 physical multiplexers.
Maximum multiplexer size is 64.
# Build a library of physical multiplexers took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build the annotation about direct connection between tiles
Built 0 tile-to-tile direct connections
# Build the annotation about direct connection between tiles took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Building annotation for post-routing and clustering synchornization results...Done
Building annotation for mapped blocks on grid locations...Done
Will apply operating clock frequency 500 [MHz] to simulations
Will apply 10 operating clock cycles to simulations
Link OpenFPGA architecture to VPR architecture took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Command line to execute: check_netlist_naming_conflict --fix --report ./netlist_renaming.xml

Confirm selected options when call command 'check_netlist_naming_conflict':
--fix: on
--report: ./netlist_renaming.xml
Check naming violations of netlist blocks and nets
Fixed 73 naming conflicts in the netlist.
Naming fix-up report is generated to file './netlist_renaming.xml'
Check naming violations of netlist blocks and nets took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Command line to execute: build_fabric --compress_routing --write_fabric_key ./fabric_key.xml

Confirm selected options when call command 'build_fabric':
--frame_view: off
--compress_routing: on
--duplicate_grid_pin: off
--load_fabric_key: off
--write_fabric_key: ./fabric_key.xml
--generate_random_fabric_key: off
--verbose: off
Identify unique General Switch Blocks (GSBs)
Detected 9 unique general switch blocks from a total of 9 (compression rate=0.00%)
Identify unique General Switch Blocks (GSBs) took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)


Build fabric module graph
# Build constant generator modules
# Build constant generator modules took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build user-defined modules
# Build user-defined modules took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build essential (inverter/buffer/logic gate) modules
# Build essential (inverter/buffer/logic gate) modules took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build local encoder (for multiplexers) modules
# Build local encoder (for multiplexers) modules took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Building multiplexer modules
# Building multiplexer modules took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build Look-Up Table (LUT) modules
# Build Look-Up Table (LUT) modules took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build wire modules
# Build wire modules took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build memory modules
# Build memory modules took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build grid modules
Building logical tiles...Done
Building physical tiles...Done
# Build grid modules took 0.02 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build unique routing modules...
# Build unique routing modules... took 0.02 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build FPGA fabric module
## Add grid instances to top module
## Add grid instances to top module took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Add switch block instances to top module
## Add switch block instances to top module took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Add module nets between grids and GSBs
## Add module nets between grids and GSBs took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Add module nets for inter-tile connections
## Add module nets for inter-tile connections took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Build configurable regions for the top module
## Build configurable regions for the top module took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
## Add module nets for configuration buses
## Add module nets for configuration buses took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
# Build FPGA fabric module took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Build fabric module graph took 0.04 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Create I/O location mapping for top module
Create I/O location mapping for top module took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Create global port info for top module
Create global port info for top module took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Warning 90: Directory '.' already exists. Will overwrite contents
Write fabric key to XML file './fabric_key.xml'
# Write Fabric Key
# Write Fabric Key took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Write fabric key to XML file './fabric_key.xml' took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Command line to execute: write_fabric_hierarchy --file ./fabric_hierarchy.txt

Confirm selected options when call command 'write_fabric_hierarchy':
--file, -f: ./fabric_hierarchy.txt
--depth: off
--verbose: off
Warning 91: Directory '.' already exists. Will overwrite contents
Write fabric hierarchy to plain-text file './fabric_hierarchy.txt'
Write fabric hierarchy to plain-text file './fabric_hierarchy.txt' took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Command line to execute: write_fabric_verilog --file ./SRC --explicit_port_mapping --include_timing --print_user_defined_template --verbose

Confirm selected options when call command 'write_fabric_verilog':
--file, -f: ./SRC
--explicit_port_mapping: on
--include_timing: on
--print_user_defined_template: on
--default_net_type: off
--no_time_stamp: off
--use_relative_path: off
--verbose: on
Write Verilog netlists for FPGA fabric

Succeed to create directory './SRC'
Succeed to create directory './SRC/sub_module'
Succeed to create directory './SRC/lb'
Succeed to create directory './SRC/routing'
Generating Verilog netlist './SRC/sub_module/inv_buf_passgate.v' for essential gates...Done
Writing Verilog netlist for configuration decoders './SRC/sub_module/arch_encoder.v'...Done
Writing Verilog netlist for local decoders for multiplexers './SRC/sub_module/local_encoder.v'...Done
Writing Verilog netlist for Multiplexer primitives './SRC/sub_module/mux_primitives.v' ...Done
Writing Verilog netlist for Multiplexers './SRC/sub_module/muxes.v' ...Done
Writing Verilog netlist for LUTs './SRC/sub_module/luts.v'...Done
Writing Verilog netlist for wires './SRC/sub_module/wires.v'...Done
Writing Verilog netlist for memories './SRC/sub_module/memories.v' ...Done
Writing Verilog netlist for shift register banks './SRC/sub_module/shift_register_banks.v' ...Done
Creating template for user-defined Verilog modules './SRC/sub_module/user_defined_templates.v'...Done

Writing logical tiles...
Writing Verilog netlists for logic tile 'io' ...
Writing Verilog netlist './SRC/lb/logical_tile_io_mode_physical__iopad.v' for primitive pb_type 'iopad' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_io_mode_physical__iopad'...Done
Writing Verilog netlist './SRC/lb/logical_tile_io_mode_io_.v' for pb_type 'io' ...
Writing Verilog codes of pb_type 'logical_tile_io_mode_io_'...Done
Done

Writing Verilog netlists for logic tile 'clb' ...
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6.v' for primitive pb_type 'frac_lut6' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.v' for pb_type 'frac_logic' ...
Writing Verilog codes of pb_type 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.v' for primitive pb_type 'ff' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder.v' for primitive pb_type 'adder' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric.v' for pb_type 'fabric' ...
Writing Verilog codes of pb_type 'logical_tile_clb_mode_default__fle_mode_physical__fabric'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle.v' for pb_type 'fle' ...
Writing Verilog codes of pb_type 'logical_tile_clb_mode_default__fle'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_clb_.v' for pb_type 'clb' ...
Writing Verilog codes of pb_type 'logical_tile_clb_mode_clb_'...Done
Done

Writing Verilog netlists for logic tile 'mult_36' ...
Writing Verilog netlist './SRC/lb/logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice_mode_default__mult_36x36.v' for primitive pb_type 'mult_36x36' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice_mode_default__mult_36x36'...Done
Writing Verilog netlist './SRC/lb/logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice.v' for pb_type 'mult_36x36_slice' ...
Writing Verilog codes of pb_type 'logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice'...Done
Writing Verilog netlist './SRC/lb/logical_tile_mult_36_mode_mult_36_.v' for pb_type 'mult_36' ...
Writing Verilog codes of pb_type 'logical_tile_mult_36_mode_mult_36_'...Done
Done

Writing Verilog netlists for logic tile 'memory' ...
Writing Verilog netlist './SRC/lb/logical_tile_memory_mode_mem_1024x8_dp__mem_1024x8_dp.v' for primitive pb_type 'mem_1024x8_dp' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_memory_mode_mem_1024x8_dp__mem_1024x8_dp'...Done
Writing Verilog netlist './SRC/lb/logical_tile_memory_mode_memory_.v' for pb_type 'memory' ...
Writing Verilog codes of pb_type 'logical_tile_memory_mode_memory_'...Done
Done

Writing logical tiles...Done

Building physical tiles...
Writing Verilog Netlist './SRC/lb/grid_io_top.v' for physical tile 'io' at top side ...Done
Writing Verilog Netlist './SRC/lb/grid_io_right.v' for physical tile 'io' at right side ...Done
Writing Verilog Netlist './SRC/lb/grid_io_bottom.v' for physical tile 'io' at bottom side ...Done
Writing Verilog Netlist './SRC/lb/grid_io_left.v' for physical tile 'io' at left side ...Done
Writing Verilog Netlist './SRC/lb/grid_clb.v' for physical_tile 'clb'...Done
Writing Verilog Netlist './SRC/lb/grid_memory.v' for physical_tile 'memory'...Done
Writing Verilog Netlist './SRC/lb/grid_mult_36.v' for physical_tile 'mult_36'...Done
Building physical tiles...Done

Writing Verilog netlist for top-level module of FPGA fabric './SRC/fpga_top.v'...Done
Written 94 Verilog modules in total
Write Verilog netlists for FPGA fabric
 took 0.15 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Command line to execute: write_pnr_sdc --file ./SDC

Confirm selected options when call command 'write_pnr_sdc':
--file, -f: ./SDC
--flatten_names: off
--hierarchical: off
--output_hierarchy: off
--time_unit: off
--constrain_global_port: off
--constrain_non_clock_global_port: off
--constrain_grid: off
--constrain_sb: off
--constrain_cb: off
--constrain_configurable_memory_outputs: off
--constrain_routing_multiplexer_outputs: off
--constrain_switch_block_outputs: off
--constrain_zero_delay_paths: off
--no_time_stamp: off
--verbose: off
Succeed to create directory './SDC'
Write SDC for constraining clocks for P&R flow './SDC/global_ports.sdc'
Write SDC for constraining clocks for P&R flow './SDC/global_ports.sdc' took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Write SDC to disable configurable memory outputs for P&R flow './SDC/disable_configurable_memory_outputs.sdc'
Write SDC to disable configurable memory outputs for P&R flow './SDC/disable_configurable_memory_outputs.sdc' took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Write SDC to disable routing multiplexer outputs for P&R flow './SDC/disable_routing_multiplexer_outputs.sdc'
Write SDC to disable routing multiplexer outputs for P&R flow './SDC/disable_routing_multiplexer_outputs.sdc' took 0.01 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Write SDC to disable switch block outputs for P&R flow './SDC/disable_sb_outputs.sdc'
Write SDC to disable switch block outputs for P&R flow './SDC/disable_sb_outputs.sdc' took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Write SDC for constrain Switch Block timing for P&R flow
Write SDC for constrain Switch Block timing for P&R flow took 0.01 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Write SDC for constrain Connection Block timing for P&R flow
Write SDC for constrain Connection Block timing for P&R flow took 0.02 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Write SDC for constraining grid timing for P&R flow
Write SDC for constraining grid timing for P&R flow took 0.13 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Command line to execute: write_sdc_disable_timing_configure_ports --file ./SDC/disable_configure_ports.sdc

Confirm selected options when call command 'write_sdc_disable_timing_configure_ports':
--file, -f: ./SDC/disable_configure_ports.sdc
--flatten_names: off
--no_time_stamp: off
--verbose: off
Warning 92: Directory './SDC' already exists. Will overwrite contents
Write SDC to disable timing on configuration outputs of programmable cells for P&R flow './SDC/disable_configure_ports.sdc'
Write SDC to disable timing on configuration outputs of programmable cells for P&R flow './SDC/disable_configure_ports.sdc' took 0.03 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Command line to execute: exit

Confirm selected options when call command 'exit':

Finish execution with 0 errors

The entire OpenFPGA flow took 0.639873 seconds

Thank you for using OpenFPGA!
Incr Slack updates 107 in 0.000686315 sec
Full Max Req/Worst Slack updates 12 in 4.5676e-05 sec
Incr Max Req/Worst Slack updates 95 in 0.000298108 sec
Incr Criticality updates 73 in 0.000591135 sec
Full Criticality updates 34 in 0.000168253 sec
