$date
	Wed Dec 15 15:42:28 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 5 ! count [4:0] $end
$var reg 1 " clk $end
$var reg 1 # mode $end
$var reg 1 $ preset $end
$var reg 1 % reset $end
$scope module D1 $end
$var wire 1 " clk $end
$var wire 1 # mode $end
$var wire 1 $ preset $end
$var wire 1 % reset $end
$var reg 5 & count [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
1%
0$
1#
0"
bx !
$end
#2
b11111 !
b11111 &
0#
1$
0%
1"
#4
0"
#5
0$
#6
b11110 !
b11110 &
1"
#8
0"
#10
b11101 !
b11101 &
1"
#12
0"
#14
b11100 !
b11100 &
1"
#15
1#
#16
1%
0"
#18
b0 !
b0 &
1"
#20
0"
#22
1"
#24
0"
#26
1"
#28
0"
#30
1"
#32
0"
#34
1"
#36
0"
#38
1"
#40
0"
#42
1"
#44
0"
#46
1"
#48
0"
#50
1"
#52
0"
#54
1"
#56
0"
#58
1"
#60
0"
#62
1"
#64
0"
#66
1"
