Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Wed Nov 18 22:47:59 2020
| Host         : CASAV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fpga2_timing_summary_routed.rpt -pb fpga2_timing_summary_routed.pb -rpx fpga2_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga2
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.174        0.000                      0                 9198        0.032        0.000                      0                 9137        0.264        0.000                       0                  3603  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
clk                    {0.000 5.000}        10.000          100.000         
  clk90_mmcm_out       {2.000 6.000}        8.000           125.000         
  clk_200_mmcm_out     {0.000 2.500}        5.000           200.000         
  clk_50_i2c_mmcm_out  {0.000 20.000}       40.000          25.000          
  clk_mmcm_out         {0.000 4.000}        8.000           125.000         
  mmcm_clkfb           {0.000 5.000}        10.000          100.000         
phy_rx_clk             {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      3.000        0.000                       0                     1  
  clk90_mmcm_out                                                                                                                                                         5.845        0.000                       0                     3  
  clk_200_mmcm_out                                                                                                                                                       0.264        0.000                       0                     3  
  clk_50_i2c_mmcm_out       33.444        0.000                      0                 1690        0.040        0.000                      0                 1690       19.500        0.000                       0                   915  
  clk_mmcm_out               0.250        0.000                      0                 6154        0.032        0.000                      0                 6125        2.750        0.000                       0                  2464  
  mmcm_clkfb                                                                                                                                                             8.751        0.000                       0                     2  
phy_rx_clk                   2.060        0.000                      0                  513        0.099        0.000                      0                  513        3.500        0.000                       0                   215  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_mmcm_out         clk90_mmcm_out             0.312        0.000                      0                    2                                                                        
clk_mmcm_out         clk_50_i2c_mmcm_out        0.182        0.000                      0                  177        0.376        0.000                      0                  177  
clk_50_i2c_mmcm_out  clk_mmcm_out               4.889        0.000                      0                    1        0.405        0.000                      0                    1  
phy_rx_clk           clk_mmcm_out               6.523        0.000                      0                   15                                                                        
clk_mmcm_out         phy_rx_clk                 6.407        0.000                      0                   15                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    clk_50_i2c_mmcm_out  clk_50_i2c_mmcm_out       34.869        0.000                      0                    1        1.264        0.000                      0                    1  
**async_default**    clk_mmcm_out         clk_50_i2c_mmcm_out        0.174        0.000                      0                  627        0.304        0.000                      0                  627  
**async_default**    clk_50_i2c_mmcm_out  clk_mmcm_out               2.567        0.000                      0                    1        0.761        0.000                      0                    1  
**async_default**    clk_mmcm_out         clk_mmcm_out               5.422        0.000                      0                    4        0.799        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk90_mmcm_out
  To Clock:  clk90_mmcm_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk90_mmcm_out
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { clk_mmcm_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    clk90_bufg_inst/I
Min Period  n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y89     core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/C
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_200_mmcm_out
  To Clock:  clk_200_mmcm_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200_mmcm_out
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_mmcm_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  idelayctrl_inst/REFCLK
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    clk_200_bufg_inst/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKOUT2
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  idelayctrl_inst/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_i2c_mmcm_out
  To Clock:  clk_50_i2c_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack       33.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.444ns  (required time - arrival time)
  Source:                 core_inst/i2cmaster4_inst/analogReciever2/I2CBus/sclCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50_i2c_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_50_i2c_mmcm_out rise@40.000ns - clk_50_i2c_mmcm_out rise@0.000ns)
  Data Path Delay:        6.234ns  (logic 1.061ns (17.019%)  route 5.173ns (82.981%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.264ns = ( 46.264 - 40.000 ) 
    Source Clock Delay      (SCD):    6.630ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233     2.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.088     2.796 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.808     4.605    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.929     6.630    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/clki2c
                  SLICE_X41Y93         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/sclCnt_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.456     7.086 f  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/sclCnt_reg[3]/Q
                                       net (fo=3, routed)           1.076     8.162    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/sclCnt_reg[3]
    Routing       SLICE_X41Y93                                                      f  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/FSM_sequential_state[3]_i_7__0/I3
    Routing       SLICE_X41Y93         LUT4 (Prop_lut4_I3_O)        0.154     8.316 f  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/FSM_sequential_state[3]_i_7__0/O
                                       net (fo=9, routed)           1.329     9.645    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/FSM_sequential_state[3]_i_7__0_n_0
    Routing       SLICE_X39Y91                                                      f  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_5/I4
    Routing       SLICE_X39Y91         LUT5 (Prop_lut5_I4_O)        0.327     9.972 r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_5/O
                                       net (fo=2, routed)           2.138    12.110    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_5_n_0
    Routing       SLICE_X39Y90                                                      r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_1/I5
    Routing       SLICE_X39Y90         LUT6 (Prop_lut6_I5_O)        0.124    12.234 r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_1/O
                                       net (fo=8, routed)           0.631    12.864    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_1_n_0
    Routing       SLICE_X39Y92         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte_reg[1]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                   40.000    40.000 r  
                  R4                                                0.000    40.000 r  clk (IN)
                                       net (fo=0)                   0.000    40.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    42.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.083    42.650 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.723    44.373    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    44.464 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.800    46.264    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/clki2c
                  SLICE_X39Y92         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte_reg[1]/C
                                       clock pessimism              0.340    46.604    
                                       clock uncertainty           -0.091    46.513    
                  SLICE_X39Y92         FDRE (Setup_fdre_C_CE)      -0.205    46.308    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         46.308    
                                       arrival time                         -12.864    
  ---------------------------------------------------------------------------------
                                       slack                                 33.444    

Slack (MET) :             33.444ns  (required time - arrival time)
  Source:                 core_inst/i2cmaster4_inst/analogReciever2/I2CBus/sclCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50_i2c_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_50_i2c_mmcm_out rise@40.000ns - clk_50_i2c_mmcm_out rise@0.000ns)
  Data Path Delay:        6.234ns  (logic 1.061ns (17.019%)  route 5.173ns (82.981%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.264ns = ( 46.264 - 40.000 ) 
    Source Clock Delay      (SCD):    6.630ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233     2.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.088     2.796 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.808     4.605    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.929     6.630    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/clki2c
                  SLICE_X41Y93         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/sclCnt_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.456     7.086 f  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/sclCnt_reg[3]/Q
                                       net (fo=3, routed)           1.076     8.162    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/sclCnt_reg[3]
    Routing       SLICE_X41Y93                                                      f  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/FSM_sequential_state[3]_i_7__0/I3
    Routing       SLICE_X41Y93         LUT4 (Prop_lut4_I3_O)        0.154     8.316 f  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/FSM_sequential_state[3]_i_7__0/O
                                       net (fo=9, routed)           1.329     9.645    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/FSM_sequential_state[3]_i_7__0_n_0
    Routing       SLICE_X39Y91                                                      f  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_5/I4
    Routing       SLICE_X39Y91         LUT5 (Prop_lut5_I4_O)        0.327     9.972 r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_5/O
                                       net (fo=2, routed)           2.138    12.110    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_5_n_0
    Routing       SLICE_X39Y90                                                      r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_1/I5
    Routing       SLICE_X39Y90         LUT6 (Prop_lut6_I5_O)        0.124    12.234 r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_1/O
                                       net (fo=8, routed)           0.631    12.864    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_1_n_0
    Routing       SLICE_X39Y92         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte_reg[2]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                   40.000    40.000 r  
                  R4                                                0.000    40.000 r  clk (IN)
                                       net (fo=0)                   0.000    40.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    42.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.083    42.650 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.723    44.373    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    44.464 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.800    46.264    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/clki2c
                  SLICE_X39Y92         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte_reg[2]/C
                                       clock pessimism              0.340    46.604    
                                       clock uncertainty           -0.091    46.513    
                  SLICE_X39Y92         FDRE (Setup_fdre_C_CE)      -0.205    46.308    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         46.308    
                                       arrival time                         -12.864    
  ---------------------------------------------------------------------------------
                                       slack                                 33.444    

Slack (MET) :             33.444ns  (required time - arrival time)
  Source:                 core_inst/i2cmaster4_inst/analogReciever2/I2CBus/sclCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50_i2c_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_50_i2c_mmcm_out rise@40.000ns - clk_50_i2c_mmcm_out rise@0.000ns)
  Data Path Delay:        6.234ns  (logic 1.061ns (17.019%)  route 5.173ns (82.981%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.264ns = ( 46.264 - 40.000 ) 
    Source Clock Delay      (SCD):    6.630ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233     2.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.088     2.796 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.808     4.605    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.929     6.630    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/clki2c
                  SLICE_X41Y93         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/sclCnt_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.456     7.086 f  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/sclCnt_reg[3]/Q
                                       net (fo=3, routed)           1.076     8.162    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/sclCnt_reg[3]
    Routing       SLICE_X41Y93                                                      f  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/FSM_sequential_state[3]_i_7__0/I3
    Routing       SLICE_X41Y93         LUT4 (Prop_lut4_I3_O)        0.154     8.316 f  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/FSM_sequential_state[3]_i_7__0/O
                                       net (fo=9, routed)           1.329     9.645    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/FSM_sequential_state[3]_i_7__0_n_0
    Routing       SLICE_X39Y91                                                      f  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_5/I4
    Routing       SLICE_X39Y91         LUT5 (Prop_lut5_I4_O)        0.327     9.972 r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_5/O
                                       net (fo=2, routed)           2.138    12.110    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_5_n_0
    Routing       SLICE_X39Y90                                                      r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_1/I5
    Routing       SLICE_X39Y90         LUT6 (Prop_lut6_I5_O)        0.124    12.234 r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_1/O
                                       net (fo=8, routed)           0.631    12.864    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_1_n_0
    Routing       SLICE_X39Y92         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte_reg[3]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                   40.000    40.000 r  
                  R4                                                0.000    40.000 r  clk (IN)
                                       net (fo=0)                   0.000    40.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    42.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.083    42.650 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.723    44.373    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    44.464 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.800    46.264    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/clki2c
                  SLICE_X39Y92         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte_reg[3]/C
                                       clock pessimism              0.340    46.604    
                                       clock uncertainty           -0.091    46.513    
                  SLICE_X39Y92         FDRE (Setup_fdre_C_CE)      -0.205    46.308    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         46.308    
                                       arrival time                         -12.864    
  ---------------------------------------------------------------------------------
                                       slack                                 33.444    

Slack (MET) :             33.444ns  (required time - arrival time)
  Source:                 core_inst/i2cmaster4_inst/analogReciever2/I2CBus/sclCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50_i2c_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_50_i2c_mmcm_out rise@40.000ns - clk_50_i2c_mmcm_out rise@0.000ns)
  Data Path Delay:        6.234ns  (logic 1.061ns (17.019%)  route 5.173ns (82.981%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.264ns = ( 46.264 - 40.000 ) 
    Source Clock Delay      (SCD):    6.630ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233     2.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.088     2.796 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.808     4.605    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.929     6.630    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/clki2c
                  SLICE_X41Y93         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/sclCnt_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.456     7.086 f  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/sclCnt_reg[3]/Q
                                       net (fo=3, routed)           1.076     8.162    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/sclCnt_reg[3]
    Routing       SLICE_X41Y93                                                      f  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/FSM_sequential_state[3]_i_7__0/I3
    Routing       SLICE_X41Y93         LUT4 (Prop_lut4_I3_O)        0.154     8.316 f  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/FSM_sequential_state[3]_i_7__0/O
                                       net (fo=9, routed)           1.329     9.645    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/FSM_sequential_state[3]_i_7__0_n_0
    Routing       SLICE_X39Y91                                                      f  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_5/I4
    Routing       SLICE_X39Y91         LUT5 (Prop_lut5_I4_O)        0.327     9.972 r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_5/O
                                       net (fo=2, routed)           2.138    12.110    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_5_n_0
    Routing       SLICE_X39Y90                                                      r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_1/I5
    Routing       SLICE_X39Y90         LUT6 (Prop_lut6_I5_O)        0.124    12.234 r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_1/O
                                       net (fo=8, routed)           0.631    12.864    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_1_n_0
    Routing       SLICE_X38Y92         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte_reg[4]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                   40.000    40.000 r  
                  R4                                                0.000    40.000 r  clk (IN)
                                       net (fo=0)                   0.000    40.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    42.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.083    42.650 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.723    44.373    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    44.464 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.800    46.264    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/clki2c
                  SLICE_X38Y92         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte_reg[4]/C
                                       clock pessimism              0.340    46.604    
                                       clock uncertainty           -0.091    46.513    
                  SLICE_X38Y92         FDRE (Setup_fdre_C_CE)      -0.205    46.308    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         46.308    
                                       arrival time                         -12.864    
  ---------------------------------------------------------------------------------
                                       slack                                 33.444    

Slack (MET) :             33.444ns  (required time - arrival time)
  Source:                 core_inst/i2cmaster4_inst/analogReciever2/I2CBus/sclCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50_i2c_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_50_i2c_mmcm_out rise@40.000ns - clk_50_i2c_mmcm_out rise@0.000ns)
  Data Path Delay:        6.234ns  (logic 1.061ns (17.019%)  route 5.173ns (82.981%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.264ns = ( 46.264 - 40.000 ) 
    Source Clock Delay      (SCD):    6.630ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233     2.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.088     2.796 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.808     4.605    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.929     6.630    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/clki2c
                  SLICE_X41Y93         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/sclCnt_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.456     7.086 f  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/sclCnt_reg[3]/Q
                                       net (fo=3, routed)           1.076     8.162    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/sclCnt_reg[3]
    Routing       SLICE_X41Y93                                                      f  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/FSM_sequential_state[3]_i_7__0/I3
    Routing       SLICE_X41Y93         LUT4 (Prop_lut4_I3_O)        0.154     8.316 f  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/FSM_sequential_state[3]_i_7__0/O
                                       net (fo=9, routed)           1.329     9.645    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/FSM_sequential_state[3]_i_7__0_n_0
    Routing       SLICE_X39Y91                                                      f  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_5/I4
    Routing       SLICE_X39Y91         LUT5 (Prop_lut5_I4_O)        0.327     9.972 r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_5/O
                                       net (fo=2, routed)           2.138    12.110    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_5_n_0
    Routing       SLICE_X39Y90                                                      r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_1/I5
    Routing       SLICE_X39Y90         LUT6 (Prop_lut6_I5_O)        0.124    12.234 r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_1/O
                                       net (fo=8, routed)           0.631    12.864    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_1_n_0
    Routing       SLICE_X38Y92         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte_reg[5]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                   40.000    40.000 r  
                  R4                                                0.000    40.000 r  clk (IN)
                                       net (fo=0)                   0.000    40.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    42.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.083    42.650 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.723    44.373    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    44.464 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.800    46.264    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/clki2c
                  SLICE_X38Y92         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte_reg[5]/C
                                       clock pessimism              0.340    46.604    
                                       clock uncertainty           -0.091    46.513    
                  SLICE_X38Y92         FDRE (Setup_fdre_C_CE)      -0.205    46.308    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                         46.308    
                                       arrival time                         -12.864    
  ---------------------------------------------------------------------------------
                                       slack                                 33.444    

Slack (MET) :             33.444ns  (required time - arrival time)
  Source:                 core_inst/i2cmaster4_inst/analogReciever2/I2CBus/sclCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50_i2c_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_50_i2c_mmcm_out rise@40.000ns - clk_50_i2c_mmcm_out rise@0.000ns)
  Data Path Delay:        6.234ns  (logic 1.061ns (17.019%)  route 5.173ns (82.981%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.264ns = ( 46.264 - 40.000 ) 
    Source Clock Delay      (SCD):    6.630ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233     2.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.088     2.796 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.808     4.605    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.929     6.630    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/clki2c
                  SLICE_X41Y93         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/sclCnt_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.456     7.086 f  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/sclCnt_reg[3]/Q
                                       net (fo=3, routed)           1.076     8.162    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/sclCnt_reg[3]
    Routing       SLICE_X41Y93                                                      f  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/FSM_sequential_state[3]_i_7__0/I3
    Routing       SLICE_X41Y93         LUT4 (Prop_lut4_I3_O)        0.154     8.316 f  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/FSM_sequential_state[3]_i_7__0/O
                                       net (fo=9, routed)           1.329     9.645    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/FSM_sequential_state[3]_i_7__0_n_0
    Routing       SLICE_X39Y91                                                      f  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_5/I4
    Routing       SLICE_X39Y91         LUT5 (Prop_lut5_I4_O)        0.327     9.972 r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_5/O
                                       net (fo=2, routed)           2.138    12.110    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_5_n_0
    Routing       SLICE_X39Y90                                                      r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_1/I5
    Routing       SLICE_X39Y90         LUT6 (Prop_lut6_I5_O)        0.124    12.234 r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_1/O
                                       net (fo=8, routed)           0.631    12.864    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_1_n_0
    Routing       SLICE_X38Y92         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte_reg[6]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                   40.000    40.000 r  
                  R4                                                0.000    40.000 r  clk (IN)
                                       net (fo=0)                   0.000    40.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    42.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.083    42.650 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.723    44.373    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    44.464 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.800    46.264    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/clki2c
                  SLICE_X38Y92         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte_reg[6]/C
                                       clock pessimism              0.340    46.604    
                                       clock uncertainty           -0.091    46.513    
                  SLICE_X38Y92         FDRE (Setup_fdre_C_CE)      -0.205    46.308    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                         46.308    
                                       arrival time                         -12.864    
  ---------------------------------------------------------------------------------
                                       slack                                 33.444    

Slack (MET) :             33.444ns  (required time - arrival time)
  Source:                 core_inst/i2cmaster4_inst/analogReciever2/I2CBus/sclCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50_i2c_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_50_i2c_mmcm_out rise@40.000ns - clk_50_i2c_mmcm_out rise@0.000ns)
  Data Path Delay:        6.234ns  (logic 1.061ns (17.019%)  route 5.173ns (82.981%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.264ns = ( 46.264 - 40.000 ) 
    Source Clock Delay      (SCD):    6.630ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233     2.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.088     2.796 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.808     4.605    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.929     6.630    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/clki2c
                  SLICE_X41Y93         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/sclCnt_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.456     7.086 f  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/sclCnt_reg[3]/Q
                                       net (fo=3, routed)           1.076     8.162    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/sclCnt_reg[3]
    Routing       SLICE_X41Y93                                                      f  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/FSM_sequential_state[3]_i_7__0/I3
    Routing       SLICE_X41Y93         LUT4 (Prop_lut4_I3_O)        0.154     8.316 f  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/FSM_sequential_state[3]_i_7__0/O
                                       net (fo=9, routed)           1.329     9.645    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/FSM_sequential_state[3]_i_7__0_n_0
    Routing       SLICE_X39Y91                                                      f  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_5/I4
    Routing       SLICE_X39Y91         LUT5 (Prop_lut5_I4_O)        0.327     9.972 r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_5/O
                                       net (fo=2, routed)           2.138    12.110    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_5_n_0
    Routing       SLICE_X39Y90                                                      r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_1/I5
    Routing       SLICE_X39Y90         LUT6 (Prop_lut6_I5_O)        0.124    12.234 r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_1/O
                                       net (fo=8, routed)           0.631    12.864    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_1_n_0
    Routing       SLICE_X39Y92         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte_reg[7]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                   40.000    40.000 r  
                  R4                                                0.000    40.000 r  clk (IN)
                                       net (fo=0)                   0.000    40.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    42.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.083    42.650 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.723    44.373    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    44.464 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.800    46.264    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/clki2c
                  SLICE_X39Y92         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte_reg[7]/C
                                       clock pessimism              0.340    46.604    
                                       clock uncertainty           -0.091    46.513    
                  SLICE_X39Y92         FDRE (Setup_fdre_C_CE)      -0.205    46.308    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                         46.308    
                                       arrival time                         -12.864    
  ---------------------------------------------------------------------------------
                                       slack                                 33.444    

Slack (MET) :             33.638ns  (required time - arrival time)
  Source:                 core_inst/i2cmaster4_inst/analogReciever2/I2CBus/sclCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50_i2c_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_50_i2c_mmcm_out rise@40.000ns - clk_50_i2c_mmcm_out rise@0.000ns)
  Data Path Delay:        6.076ns  (logic 1.061ns (17.462%)  route 5.015ns (82.538%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.264ns = ( 46.264 - 40.000 ) 
    Source Clock Delay      (SCD):    6.630ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233     2.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.088     2.796 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.808     4.605    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.929     6.630    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/clki2c
                  SLICE_X41Y93         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/sclCnt_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.456     7.086 f  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/sclCnt_reg[3]/Q
                                       net (fo=3, routed)           1.076     8.162    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/sclCnt_reg[3]
    Routing       SLICE_X41Y93                                                      f  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/FSM_sequential_state[3]_i_7__0/I3
    Routing       SLICE_X41Y93         LUT4 (Prop_lut4_I3_O)        0.154     8.316 f  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/FSM_sequential_state[3]_i_7__0/O
                                       net (fo=9, routed)           1.329     9.645    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/FSM_sequential_state[3]_i_7__0_n_0
    Routing       SLICE_X39Y91                                                      f  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_5/I4
    Routing       SLICE_X39Y91         LUT5 (Prop_lut5_I4_O)        0.327     9.972 r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_5/O
                                       net (fo=2, routed)           2.138    12.110    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_5_n_0
    Routing       SLICE_X39Y90                                                      r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_1/I5
    Routing       SLICE_X39Y90         LUT6 (Prop_lut6_I5_O)        0.124    12.234 r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_1/O
                                       net (fo=8, routed)           0.473    12.706    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_1_n_0
    Routing       SLICE_X40Y91         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte_reg[0]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                   40.000    40.000 r  
                  R4                                                0.000    40.000 r  clk (IN)
                                       net (fo=0)                   0.000    40.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    42.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.083    42.650 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.723    44.373    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    44.464 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.800    46.264    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/clki2c
                  SLICE_X40Y91         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte_reg[0]/C
                                       clock pessimism              0.340    46.604    
                                       clock uncertainty           -0.091    46.513    
                  SLICE_X40Y91         FDRE (Setup_fdre_C_CE)      -0.169    46.344    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         46.344    
                                       arrival time                         -12.706    
  ---------------------------------------------------------------------------------
                                       slack                                 33.638    

Slack (MET) :             34.447ns  (required time - arrival time)
  Source:                 core_inst/i2cmaster4_inst/analogReciever2/I2CBus/sclCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50_i2c_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_50_i2c_mmcm_out rise@40.000ns - clk_50_i2c_mmcm_out rise@0.000ns)
  Data Path Delay:        5.513ns  (logic 1.293ns (23.452%)  route 4.220ns (76.548%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.264ns = ( 46.264 - 40.000 ) 
    Source Clock Delay      (SCD):    6.630ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233     2.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.088     2.796 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.808     4.605    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.929     6.630    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/clki2c
                  SLICE_X41Y93         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/sclCnt_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.456     7.086 f  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/sclCnt_reg[3]/Q
                                       net (fo=3, routed)           1.076     8.162    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/sclCnt_reg[3]
    Routing       SLICE_X41Y93                                                      f  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/FSM_sequential_state[3]_i_7__0/I3
    Routing       SLICE_X41Y93         LUT4 (Prop_lut4_I3_O)        0.154     8.316 f  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/FSM_sequential_state[3]_i_7__0/O
                                       net (fo=9, routed)           1.092     9.408    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/FSM_sequential_state[3]_i_7__0_n_0
    Routing       SLICE_X39Y91                                                      f  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_3/I4
    Routing       SLICE_X39Y91         LUT5 (Prop_lut5_I4_O)        0.356     9.764 f  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_3/O
                                       net (fo=2, routed)           2.052    11.816    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[7]_i_3_n_0
    Routing       SLICE_X40Y91                                                      f  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[0]_i_1__0/I2
    Routing       SLICE_X40Y91         LUT5 (Prop_lut5_I2_O)        0.327    12.143 r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[0]_i_1__0/O
                                       net (fo=1, routed)           0.000    12.143    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte[0]_i_1__0_n_0
    Routing       SLICE_X40Y91         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                   40.000    40.000 r  
                  R4                                                0.000    40.000 r  clk (IN)
                                       net (fo=0)                   0.000    40.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    42.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.083    42.650 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.723    44.373    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    44.464 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.800    46.264    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/clki2c
                  SLICE_X40Y91         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte_reg[0]/C
                                       clock pessimism              0.340    46.604    
                                       clock uncertainty           -0.091    46.513    
                  SLICE_X40Y91         FDRE (Setup_fdre_C_D)        0.077    46.590    core_inst/i2cmaster4_inst/analogReciever2/I2CBus/dataByte_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         46.590    
                                       arrival time                         -12.143    
  ---------------------------------------------------------------------------------
                                       slack                                 34.447    

Slack (MET) :             34.711ns  (required time - arrival time)
  Source:                 core_inst/i2cmaster4_inst/timestamp_cnt/FSM_sequential_ocontrol_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/i2cmaster4_inst/fifo_comp/FSM_onehot_icontrol_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50_i2c_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_50_i2c_mmcm_out rise@40.000ns - clk_50_i2c_mmcm_out rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 0.704ns (13.532%)  route 4.499ns (86.468%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.272ns = ( 46.272 - 40.000 ) 
    Source Clock Delay      (SCD):    6.638ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233     2.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.088     2.796 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.808     4.605    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.937     6.638    core_inst/i2cmaster4_inst/timestamp_cnt/clki2c
                  SLICE_X25Y91         FDCE                                         r  core_inst/i2cmaster4_inst/timestamp_cnt/FSM_sequential_ocontrol_state_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X25Y91         FDCE (Prop_fdce_C_Q)         0.456     7.094 r  core_inst/i2cmaster4_inst/timestamp_cnt/FSM_sequential_ocontrol_state_reg[2]/Q
                                       net (fo=74, routed)          3.840    10.934    core_inst/i2cmaster4_inst/timestamp_cnt/ocontrol_state[2]
    Routing       SLICE_X25Y90                                                      r  core_inst/i2cmaster4_inst/timestamp_cnt/FSM_onehot_icontrol_state[1]_i_2/I0
    Routing       SLICE_X25Y90         LUT6 (Prop_lut6_I0_O)        0.124    11.058 r  core_inst/i2cmaster4_inst/timestamp_cnt/FSM_onehot_icontrol_state[1]_i_2/O
                                       net (fo=1, routed)           0.659    11.717    core_inst/i2cmaster4_inst/fifo_comp/FSM_onehot_icontrol_state_reg[1]_1
    Routing       SLICE_X24Y90                                                      r  core_inst/i2cmaster4_inst/fifo_comp/FSM_onehot_icontrol_state[1]_i_1/I0
    Routing       SLICE_X24Y90         LUT5 (Prop_lut5_I0_O)        0.124    11.841 r  core_inst/i2cmaster4_inst/fifo_comp/FSM_onehot_icontrol_state[1]_i_1/O
                                       net (fo=1, routed)           0.000    11.841    core_inst/i2cmaster4_inst/fifo_comp/FSM_onehot_icontrol_state[1]_i_1_n_0
    Routing       SLICE_X24Y90         FDCE                                         r  core_inst/i2cmaster4_inst/fifo_comp/FSM_onehot_icontrol_state_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                   40.000    40.000 r  
                  R4                                                0.000    40.000 r  clk (IN)
                                       net (fo=0)                   0.000    40.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    42.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.083    42.650 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.723    44.373    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    44.464 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.808    46.272    core_inst/i2cmaster4_inst/fifo_comp/clki2c
                  SLICE_X24Y90         FDCE                                         r  core_inst/i2cmaster4_inst/fifo_comp/FSM_onehot_icontrol_state_reg[1]/C
                                       clock pessimism              0.340    46.612    
                                       clock uncertainty           -0.091    46.521    
                  SLICE_X24Y90         FDCE (Setup_fdce_C_D)        0.031    46.552    core_inst/i2cmaster4_inst/fifo_comp/FSM_onehot_icontrol_state_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         46.552    
                                       arrival time                         -11.841    
  ---------------------------------------------------------------------------------
                                       slack                                 34.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[26]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50_i2c_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_i2c_mmcm_out rise@0.000ns - clk_50_i2c_mmcm_out rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.094%)  route 0.250ns (63.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.541ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.531     1.264    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         0.689     1.979    core_inst/i2cmaster4_inst/fifo_comp/clki2c
                  SLICE_X23Y92         FDCE                                         r  core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[26]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X23Y92         FDCE (Prop_fdce_C_Q)         0.141     2.120 r  core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[26]/Q
                                       net (fo=1, routed)           0.250     2.370    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/FSM_onehot_icontrol_state_reg[5]_0[26]
    Routing       RAMB36_X1Y17         FIFO36E1                                     r  core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[26]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.579     1.543    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.003     2.575    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/clki2c
                  RAMB36_X1Y17         FIFO36E1                                     r  core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                                       clock pessimism             -0.541     2.034    
                  RAMB36_X1Y17         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[26])
                                                                    0.296     2.330    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  ---------------------------------------------------------------------------------
                                       required time                         -2.330    
                                       arrival time                           2.370    
  ---------------------------------------------------------------------------------
                                       slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[24]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50_i2c_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_i2c_mmcm_out rise@0.000ns - clk_50_i2c_mmcm_out rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.026%)  route 0.250ns (63.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.541ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.531     1.264    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         0.689     1.979    core_inst/i2cmaster4_inst/fifo_comp/clki2c
                  SLICE_X23Y91         FDCE                                         r  core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[24]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X23Y91         FDCE (Prop_fdce_C_Q)         0.141     2.120 r  core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[24]/Q
                                       net (fo=1, routed)           0.250     2.371    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/FSM_onehot_icontrol_state_reg[5]_0[24]
    Routing       RAMB36_X1Y17         FIFO36E1                                     r  core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[24]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.579     1.543    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.003     2.575    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/clki2c
                  RAMB36_X1Y17         FIFO36E1                                     r  core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                                       clock pessimism             -0.541     2.034    
                  RAMB36_X1Y17         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[24])
                                                                    0.296     2.330    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  ---------------------------------------------------------------------------------
                                       required time                         -2.330    
                                       arrival time                           2.371    
  ---------------------------------------------------------------------------------
                                       slack                                  0.041    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[10]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50_i2c_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_i2c_mmcm_out rise@0.000ns - clk_50_i2c_mmcm_out rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.748%)  route 0.259ns (61.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.519ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.531     1.264    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         0.689     1.979    core_inst/i2cmaster4_inst/fifo_comp/clki2c
                  SLICE_X18Y86         FDCE                                         r  core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[10]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X18Y86         FDCE (Prop_fdce_C_Q)         0.164     2.143 r  core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[10]/Q
                                       net (fo=1, routed)           0.259     2.403    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/FSM_onehot_icontrol_state_reg[5]_0[10]
    Routing       RAMB36_X1Y17         FIFO36E1                                     r  core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[10]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.579     1.543    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.003     2.575    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/clki2c
                  RAMB36_X1Y17         FIFO36E1                                     r  core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                                       clock pessimism             -0.519     2.056    
                  RAMB36_X1Y17         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[10])
                                                                    0.296     2.352    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  ---------------------------------------------------------------------------------
                                       required time                         -2.352    
                                       arrival time                           2.403    
  ---------------------------------------------------------------------------------
                                       slack                                  0.051    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[59]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50_i2c_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_i2c_mmcm_out rise@0.000ns - clk_50_i2c_mmcm_out rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.996%)  route 0.228ns (64.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.541ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.531     1.264    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         0.689     1.979    core_inst/i2cmaster4_inst/fifo_comp/clki2c
                  SLICE_X23Y91         FDCE                                         r  core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[59]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X23Y91         FDCE (Prop_fdce_C_Q)         0.128     2.107 r  core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[59]/Q
                                       net (fo=1, routed)           0.228     2.335    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/FSM_onehot_icontrol_state_reg[5]_0[59]
    Routing       RAMB36_X1Y17         FIFO36E1                                     r  core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[59]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.579     1.543    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.003     2.575    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/clki2c
                  RAMB36_X1Y17         FIFO36E1                                     r  core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                                       clock pessimism             -0.541     2.034    
                  RAMB36_X1Y17         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[59])
                                                                    0.243     2.277    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  ---------------------------------------------------------------------------------
                                       required time                         -2.277    
                                       arrival time                           2.335    
  ---------------------------------------------------------------------------------
                                       slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 core_inst/i2cmaster4_inst/analogReciever1/I2CBus/dataByte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/i2cmaster4_inst/analogReciever1/I2CBus/dataByte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50_i2c_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_i2c_mmcm_out rise@0.000ns - clk_50_i2c_mmcm_out rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.932%)  route 0.187ns (57.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.286ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.531     1.264    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         0.692     1.982    core_inst/i2cmaster4_inst/analogReciever1/I2CBus/clki2c
                  SLICE_X21Y99         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever1/I2CBus/dataByte_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X21Y99         FDRE (Prop_fdre_C_Q)         0.141     2.123 r  core_inst/i2cmaster4_inst/analogReciever1/I2CBus/dataByte_reg[4]/Q
                                       net (fo=3, routed)           0.187     2.311    core_inst/i2cmaster4_inst/analogReciever1/I2CBus/D[4]
    Routing       SLICE_X21Y100        FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever1/I2CBus/dataByte_reg[5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.579     1.543    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         0.897     2.468    core_inst/i2cmaster4_inst/analogReciever1/I2CBus/clki2c
                  SLICE_X21Y100        FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever1/I2CBus/dataByte_reg[5]/C
                                       clock pessimism             -0.286     2.182    
                  SLICE_X21Y100        FDRE (Hold_fdre_C_D)         0.066     2.248    core_inst/i2cmaster4_inst/analogReciever1/I2CBus/dataByte_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                         -2.248    
                                       arrival time                           2.311    
  ---------------------------------------------------------------------------------
                                       slack                                  0.063    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[0]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50_i2c_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_i2c_mmcm_out rise@0.000ns - clk_50_i2c_mmcm_out rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.818%)  route 0.294ns (64.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.519ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.531     1.264    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         0.691     1.981    core_inst/i2cmaster4_inst/fifo_comp/clki2c
                  SLICE_X18Y88         FDCE                                         r  core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X18Y88         FDCE (Prop_fdce_C_Q)         0.164     2.145 r  core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[0]/Q
                                       net (fo=1, routed)           0.294     2.439    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/FSM_onehot_icontrol_state_reg[5]_0[0]
    Routing       RAMB36_X1Y17         FIFO36E1                                     r  core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[0]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.579     1.543    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.003     2.575    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/clki2c
                  RAMB36_X1Y17         FIFO36E1                                     r  core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                                       clock pessimism             -0.519     2.056    
                  RAMB36_X1Y17         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[0])
                                                                    0.296     2.352    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  ---------------------------------------------------------------------------------
                                       required time                         -2.352    
                                       arrival time                           2.439    
  ---------------------------------------------------------------------------------
                                       slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[16]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50_i2c_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_i2c_mmcm_out rise@0.000ns - clk_50_i2c_mmcm_out rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.164ns (35.766%)  route 0.295ns (64.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.519ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.531     1.264    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         0.691     1.981    core_inst/i2cmaster4_inst/fifo_comp/clki2c
                  SLICE_X18Y88         FDCE                                         r  core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[16]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X18Y88         FDCE (Prop_fdce_C_Q)         0.164     2.145 r  core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[16]/Q
                                       net (fo=1, routed)           0.295     2.440    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/FSM_onehot_icontrol_state_reg[5]_0[16]
    Routing       RAMB36_X1Y17         FIFO36E1                                     r  core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[16]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.579     1.543    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.003     2.575    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/clki2c
                  RAMB36_X1Y17         FIFO36E1                                     r  core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                                       clock pessimism             -0.519     2.056    
                  RAMB36_X1Y17         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[16])
                                                                    0.296     2.352    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  ---------------------------------------------------------------------------------
                                       required time                         -2.352    
                                       arrival time                           2.440    
  ---------------------------------------------------------------------------------
                                       slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[22]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50_i2c_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_i2c_mmcm_out rise@0.000ns - clk_50_i2c_mmcm_out rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.148ns (36.396%)  route 0.259ns (63.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.519ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.531     1.264    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         0.690     1.980    core_inst/i2cmaster4_inst/fifo_comp/clki2c
                  SLICE_X20Y92         FDCE                                         r  core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[22]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X20Y92         FDCE (Prop_fdce_C_Q)         0.148     2.128 r  core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[22]/Q
                                       net (fo=1, routed)           0.259     2.387    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/FSM_onehot_icontrol_state_reg[5]_0[22]
    Routing       RAMB36_X1Y17         FIFO36E1                                     r  core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[22]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.579     1.543    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.003     2.575    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/clki2c
                  RAMB36_X1Y17         FIFO36E1                                     r  core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                                       clock pessimism             -0.519     2.056    
                  RAMB36_X1Y17         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[22])
                                                                    0.243     2.299    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  ---------------------------------------------------------------------------------
                                       required time                         -2.299    
                                       arrival time                           2.387    
  ---------------------------------------------------------------------------------
                                       slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[1]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50_i2c_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_i2c_mmcm_out rise@0.000ns - clk_50_i2c_mmcm_out rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.568%)  route 0.297ns (64.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.519ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.531     1.264    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         0.689     1.979    core_inst/i2cmaster4_inst/fifo_comp/clki2c
                  SLICE_X18Y86         FDCE                                         r  core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X18Y86         FDCE (Prop_fdce_C_Q)         0.164     2.143 r  core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[1]/Q
                                       net (fo=1, routed)           0.297     2.440    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/FSM_onehot_icontrol_state_reg[5]_0[1]
    Routing       RAMB36_X1Y17         FIFO36E1                                     r  core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[1]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.579     1.543    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.003     2.575    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/clki2c
                  RAMB36_X1Y17         FIFO36E1                                     r  core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                                       clock pessimism             -0.519     2.056    
                  RAMB36_X1Y17         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[1])
                                                                    0.296     2.352    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  ---------------------------------------------------------------------------------
                                       required time                         -2.352    
                                       arrival time                           2.440    
  ---------------------------------------------------------------------------------
                                       slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[37]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50_i2c_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_i2c_mmcm_out rise@0.000ns - clk_50_i2c_mmcm_out rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.417%)  route 0.323ns (69.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.519ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.531     1.264    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         0.687     1.977    core_inst/i2cmaster4_inst/fifo_comp/clki2c
                  SLICE_X24Y91         FDCE                                         r  core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[37]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X24Y91         FDCE (Prop_fdce_C_Q)         0.141     2.118 r  core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[37]/Q
                                       net (fo=1, routed)           0.323     2.441    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/FSM_onehot_icontrol_state_reg[5]_0[37]
    Routing       RAMB36_X1Y17         FIFO36E1                                     r  core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[37]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.579     1.543    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.003     2.575    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/clki2c
                  RAMB36_X1Y17         FIFO36E1                                     r  core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                                       clock pessimism             -0.519     2.056    
                  RAMB36_X1Y17         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[37])
                                                                    0.296     2.352    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  ---------------------------------------------------------------------------------
                                       required time                         -2.352    
                                       arrival time                           2.441    
  ---------------------------------------------------------------------------------
                                       slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50_i2c_mmcm_out
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_mmcm_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         40.000      37.424     RAMB36_X1Y17     core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    clk_50_bufg_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y97     core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y97     core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y97     core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y98     core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y97     core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y97     core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y98     core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y97     core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y97     core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y97     core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y97     core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y97     core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y97     core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y98     core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y98     core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y97     core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y97     core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y97     core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y97     core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y97     core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y97     core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y97     core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y97     core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y98     core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y98     core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y97     core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y97     core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_mmcm_out
  To Clock:  clk_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_payload_fifo/wr_ptr_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        7.303ns  (logic 0.456ns (6.244%)  route 6.847ns (93.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.358ns = ( 14.358 - 8.000 ) 
    Source Clock Delay      (SCD):    6.630ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233     2.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.808     4.605    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.929     6.630    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.456     7.086 r  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        6.847    13.933    core_inst/udp_payload_fifo/rst
    Placement     SLICE_X7Y90          FDRE                                         r  core_inst/udp_payload_fifo/wr_ptr_reg_reg[10]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_mmcm_out rise edge)
                                                                    8.000     8.000 r  
                  R4                                                0.000     8.000 r  clk (IN)
                                       net (fo=0)                   0.000     8.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    10.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    10.650 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.723    12.373    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.464 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.894    14.358    core_inst/udp_payload_fifo/clk
                  SLICE_X7Y90          FDRE                                         r  core_inst/udp_payload_fifo/wr_ptr_reg_reg[10]/C
                                       clock pessimism              0.325    14.683    
                                       clock uncertainty           -0.071    14.612    
                  SLICE_X7Y90          FDRE (Setup_fdre_C_R)       -0.429    14.183    core_inst/udp_payload_fifo/wr_ptr_reg_reg[10]
  ---------------------------------------------------------------------------------
                                       required time                         14.183    
                                       arrival time                         -13.933    
  ---------------------------------------------------------------------------------
                                       slack                                  0.250    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_payload_fifo/wr_ptr_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        7.303ns  (logic 0.456ns (6.244%)  route 6.847ns (93.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.358ns = ( 14.358 - 8.000 ) 
    Source Clock Delay      (SCD):    6.630ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233     2.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.808     4.605    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.929     6.630    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.456     7.086 r  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        6.847    13.933    core_inst/udp_payload_fifo/rst
    Placement     SLICE_X7Y90          FDRE                                         r  core_inst/udp_payload_fifo/wr_ptr_reg_reg[11]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_mmcm_out rise edge)
                                                                    8.000     8.000 r  
                  R4                                                0.000     8.000 r  clk (IN)
                                       net (fo=0)                   0.000     8.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    10.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    10.650 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.723    12.373    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.464 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.894    14.358    core_inst/udp_payload_fifo/clk
                  SLICE_X7Y90          FDRE                                         r  core_inst/udp_payload_fifo/wr_ptr_reg_reg[11]/C
                                       clock pessimism              0.325    14.683    
                                       clock uncertainty           -0.071    14.612    
                  SLICE_X7Y90          FDRE (Setup_fdre_C_R)       -0.429    14.183    core_inst/udp_payload_fifo/wr_ptr_reg_reg[11]
  ---------------------------------------------------------------------------------
                                       required time                         14.183    
                                       arrival time                         -13.933    
  ---------------------------------------------------------------------------------
                                       slack                                  0.250    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_payload_fifo/wr_ptr_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        7.303ns  (logic 0.456ns (6.244%)  route 6.847ns (93.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.358ns = ( 14.358 - 8.000 ) 
    Source Clock Delay      (SCD):    6.630ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233     2.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.808     4.605    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.929     6.630    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.456     7.086 r  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        6.847    13.933    core_inst/udp_payload_fifo/rst
    Placement     SLICE_X7Y90          FDRE                                         r  core_inst/udp_payload_fifo/wr_ptr_reg_reg[8]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_mmcm_out rise edge)
                                                                    8.000     8.000 r  
                  R4                                                0.000     8.000 r  clk (IN)
                                       net (fo=0)                   0.000     8.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    10.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    10.650 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.723    12.373    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.464 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.894    14.358    core_inst/udp_payload_fifo/clk
                  SLICE_X7Y90          FDRE                                         r  core_inst/udp_payload_fifo/wr_ptr_reg_reg[8]/C
                                       clock pessimism              0.325    14.683    
                                       clock uncertainty           -0.071    14.612    
                  SLICE_X7Y90          FDRE (Setup_fdre_C_R)       -0.429    14.183    core_inst/udp_payload_fifo/wr_ptr_reg_reg[8]
  ---------------------------------------------------------------------------------
                                       required time                         14.183    
                                       arrival time                         -13.933    
  ---------------------------------------------------------------------------------
                                       slack                                  0.250    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_payload_fifo/wr_ptr_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        7.303ns  (logic 0.456ns (6.244%)  route 6.847ns (93.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.358ns = ( 14.358 - 8.000 ) 
    Source Clock Delay      (SCD):    6.630ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233     2.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.808     4.605    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.929     6.630    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.456     7.086 r  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        6.847    13.933    core_inst/udp_payload_fifo/rst
    Placement     SLICE_X7Y90          FDRE                                         r  core_inst/udp_payload_fifo/wr_ptr_reg_reg[9]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_mmcm_out rise edge)
                                                                    8.000     8.000 r  
                  R4                                                0.000     8.000 r  clk (IN)
                                       net (fo=0)                   0.000     8.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    10.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    10.650 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.723    12.373    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.464 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.894    14.358    core_inst/udp_payload_fifo/clk
                  SLICE_X7Y90          FDRE                                         r  core_inst/udp_payload_fifo/wr_ptr_reg_reg[9]/C
                                       clock pessimism              0.325    14.683    
                                       clock uncertainty           -0.071    14.612    
                  SLICE_X7Y90          FDRE (Setup_fdre_C_R)       -0.429    14.183    core_inst/udp_payload_fifo/wr_ptr_reg_reg[9]
  ---------------------------------------------------------------------------------
                                       required time                         14.183    
                                       arrival time                         -13.933    
  ---------------------------------------------------------------------------------
                                       slack                                  0.250    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_payload_axis_tready_int_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        7.100ns  (logic 0.456ns (6.423%)  route 6.644ns (93.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.277ns = ( 14.277 - 8.000 ) 
    Source Clock Delay      (SCD):    6.630ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233     2.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.808     4.605    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.929     6.630    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.456     7.086 r  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        6.644    13.730    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/sync_reg[0]
    Placement     SLICE_X10Y84         FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_payload_axis_tready_int_reg_reg/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_mmcm_out rise edge)
                                                                    8.000     8.000 r  
                  R4                                                0.000     8.000 r  clk (IN)
                                       net (fo=0)                   0.000     8.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    10.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    10.650 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.723    12.373    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.464 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.813    14.277    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/clk_int
                  SLICE_X10Y84         FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_payload_axis_tready_int_reg_reg/C
                                       clock pessimism              0.325    14.602    
                                       clock uncertainty           -0.071    14.531    
                  SLICE_X10Y84         FDRE (Setup_fdre_C_R)       -0.524    14.007    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_payload_axis_tready_int_reg_reg
  ---------------------------------------------------------------------------------
                                       required time                         14.007    
                                       arrival time                         -13.730    
  ---------------------------------------------------------------------------------
                                       slack                                  0.277    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/temp_m_ip_payload_axis_tvalid_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        7.640ns  (logic 0.580ns (7.592%)  route 7.060ns (92.408%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 14.275 - 8.000 ) 
    Source Clock Delay      (SCD):    6.630ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233     2.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.808     4.605    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.929     6.630    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.456     7.086 f  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        7.060    14.146    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/sync_reg[0]
    Placement     SLICE_X9Y83                                                       f  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/temp_m_ip_payload_axis_tvalid_reg_i_1__0/I0
    Routing       SLICE_X9Y83          LUT6 (Prop_lut6_I0_O)        0.124    14.270 r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/temp_m_ip_payload_axis_tvalid_reg_i_1__0/O
                                       net (fo=1, routed)           0.000    14.270    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/temp_m_ip_payload_axis_tvalid_reg_i_1__0_n_0
    Routing       SLICE_X9Y83          FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/temp_m_ip_payload_axis_tvalid_reg_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_mmcm_out rise edge)
                                                                    8.000     8.000 r  
                  R4                                                0.000     8.000 r  clk (IN)
                                       net (fo=0)                   0.000     8.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    10.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    10.650 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.723    12.373    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.464 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.811    14.275    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/clk_int
                  SLICE_X9Y83          FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/temp_m_ip_payload_axis_tvalid_reg_reg/C
                                       clock pessimism              0.325    14.600    
                                       clock uncertainty           -0.071    14.529    
                  SLICE_X9Y83          FDRE (Setup_fdre_C_D)        0.029    14.558    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/temp_m_ip_payload_axis_tvalid_reg_reg
  ---------------------------------------------------------------------------------
                                       required time                         14.558    
                                       arrival time                         -14.270    
  ---------------------------------------------------------------------------------
                                       slack                                  0.288    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        7.052ns  (logic 0.456ns (6.466%)  route 6.596ns (93.534%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 14.275 - 8.000 ) 
    Source Clock Delay      (SCD):    6.630ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233     2.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.808     4.605    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.929     6.630    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.456     7.086 r  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        6.596    13.682    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/sync_reg[0]
    Placement     SLICE_X12Y83         FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg_reg[1]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_mmcm_out rise edge)
                                                                    8.000     8.000 r  
                  R4                                                0.000     8.000 r  clk (IN)
                                       net (fo=0)                   0.000     8.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    10.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    10.650 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.723    12.373    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.464 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.811    14.275    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/clk_int
                  SLICE_X12Y83         FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg_reg[1]/C
                                       clock pessimism              0.325    14.600    
                                       clock uncertainty           -0.071    14.529    
                  SLICE_X12Y83         FDRE (Setup_fdre_C_R)       -0.524    14.005    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         14.005    
                                       arrival time                         -13.682    
  ---------------------------------------------------------------------------------
                                       slack                                  0.323    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/s_eth_hdr_ready_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        7.052ns  (logic 0.456ns (6.466%)  route 6.596ns (93.534%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 14.275 - 8.000 ) 
    Source Clock Delay      (SCD):    6.630ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233     2.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.808     4.605    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.929     6.630    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.456     7.086 r  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        6.596    13.682    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/sync_reg[0]
    Placement     SLICE_X12Y83         FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/s_eth_hdr_ready_reg_reg/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_mmcm_out rise edge)
                                                                    8.000     8.000 r  
                  R4                                                0.000     8.000 r  clk (IN)
                                       net (fo=0)                   0.000     8.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    10.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    10.650 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.723    12.373    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.464 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.811    14.275    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/clk_int
                  SLICE_X12Y83         FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/s_eth_hdr_ready_reg_reg/C
                                       clock pessimism              0.325    14.600    
                                       clock uncertainty           -0.071    14.529    
                  SLICE_X12Y83         FDRE (Setup_fdre_C_R)       -0.524    14.005    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/s_eth_hdr_ready_reg_reg
  ---------------------------------------------------------------------------------
                                       required time                         14.005    
                                       arrival time                         -13.682    
  ---------------------------------------------------------------------------------
                                       slack                                  0.323    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/FSM_onehot_state_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 0.456ns (6.406%)  route 6.662ns (93.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.257ns = ( 14.257 - 8.000 ) 
    Source Clock Delay      (SCD):    6.630ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233     2.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.808     4.605    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.929     6.630    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.456     7.086 r  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        6.662    13.748    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/sync_reg[0]
    Placement     SLICE_X24Y74         FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/FSM_onehot_state_reg_reg[1]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_mmcm_out rise edge)
                                                                    8.000     8.000 r  
                  R4                                                0.000     8.000 r  clk (IN)
                                       net (fo=0)                   0.000     8.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    10.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    10.650 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.723    12.373    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.464 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.793    14.257    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/clk_int
                  SLICE_X24Y74         FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/FSM_onehot_state_reg_reg[1]/C
                                       clock pessimism              0.325    14.582    
                                       clock uncertainty           -0.071    14.511    
                  SLICE_X24Y74         FDRE (Setup_fdre_C_R)       -0.429    14.082    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/FSM_onehot_state_reg_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         14.082    
                                       arrival time                         -13.748    
  ---------------------------------------------------------------------------------
                                       slack                                  0.334    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/m_eth_payload_axis_tready_int_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 0.456ns (6.406%)  route 6.662ns (93.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.257ns = ( 14.257 - 8.000 ) 
    Source Clock Delay      (SCD):    6.630ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233     2.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.808     4.605    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.929     6.630    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.456     7.086 r  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        6.662    13.748    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/sync_reg[0]
    Placement     SLICE_X24Y74         FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/m_eth_payload_axis_tready_int_reg_reg/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_mmcm_out rise edge)
                                                                    8.000     8.000 r  
                  R4                                                0.000     8.000 r  clk (IN)
                                       net (fo=0)                   0.000     8.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    10.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    10.650 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.723    12.373    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.464 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.793    14.257    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/clk_int
                  SLICE_X24Y74         FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/m_eth_payload_axis_tready_int_reg_reg/C
                                       clock pessimism              0.325    14.582    
                                       clock uncertainty           -0.071    14.511    
                  SLICE_X24Y74         FDRE (Setup_fdre_C_R)       -0.429    14.082    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/m_eth_payload_axis_tready_int_reg_reg
  ---------------------------------------------------------------------------------
                                       required time                         14.082    
                                       arrival time                         -13.748    
  ---------------------------------------------------------------------------------
                                       slack                                  0.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_mac_reg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.578ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.541ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.531     1.264    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        0.686     1.976    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/clk_int
                  SLICE_X23Y64         FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_mac_reg_reg[35]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X23Y64         FDRE (Prop_fdre_C_Q)         0.141     2.117 r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_mac_reg_reg[35]/Q
                                       net (fo=1, routed)           0.106     2.223    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_mac_reg[35]
    Routing       RAMB36_X1Y12         RAMB36E1                                     r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/DIBDI[3]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.579     1.543    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.006     2.578    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/clk_int
                  RAMB36_X1Y12         RAMB36E1                                     r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/CLKBWRCLK
                                       clock pessimism             -0.541     2.037    
                  RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                                    0.155     2.192    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg
  ---------------------------------------------------------------------------------
                                       required time                         -2.192    
                                       arrival time                           2.223    
  ---------------------------------------------------------------------------------
                                       slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_mac_reg_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.578ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.541ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.531     1.264    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        0.686     1.976    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/clk_int
                  SLICE_X23Y64         FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_mac_reg_reg[37]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X23Y64         FDRE (Prop_fdre_C_Q)         0.141     2.117 r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_mac_reg_reg[37]/Q
                                       net (fo=1, routed)           0.106     2.223    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_mac_reg[37]
    Routing       RAMB36_X1Y12         RAMB36E1                                     r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/DIBDI[5]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.579     1.543    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.006     2.578    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/clk_int
                  RAMB36_X1Y12         RAMB36E1                                     r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/CLKBWRCLK
                                       clock pessimism             -0.541     2.037    
                  RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                                    0.155     2.192    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg
  ---------------------------------------------------------------------------------
                                       required time                         -2.192    
                                       arrival time                           2.223    
  ---------------------------------------------------------------------------------
                                       slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_mac_reg_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.442%)  route 0.109ns (43.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.578ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.541ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.531     1.264    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        0.686     1.976    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/clk_int
                  SLICE_X23Y63         FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_mac_reg_reg[39]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X23Y63         FDRE (Prop_fdre_C_Q)         0.141     2.117 r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_mac_reg_reg[39]/Q
                                       net (fo=1, routed)           0.109     2.226    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_mac_reg[39]
    Routing       RAMB36_X1Y12         RAMB36E1                                     r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/DIBDI[7]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.579     1.543    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.006     2.578    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/clk_int
                  RAMB36_X1Y12         RAMB36E1                                     r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/CLKBWRCLK
                                       clock pessimism             -0.541     2.037    
                  RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                                    0.155     2.192    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg
  ---------------------------------------------------------------------------------
                                       required time                         -2.192    
                                       arrival time                           2.226    
  ---------------------------------------------------------------------------------
                                       slack                                  0.034    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_ip_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.540ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.531     1.264    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        0.649     1.939    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/clk_int
                  SLICE_X42Y62         FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_ip_reg_reg[12]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.164     2.103 r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_ip_reg_reg[12]/Q
                                       net (fo=1, routed)           0.106     2.209    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_ip_reg[12]
    Routing       RAMB18_X2Y24         RAMB18E1                                     r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/DIADI[12]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.579     1.543    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        0.967     2.539    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/clk_int
                  RAMB18_X2Y24         RAMB18E1                                     r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/CLKBWRCLK
                                       clock pessimism             -0.540     1.999    
                  RAMB18_X2Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[12])
                                                                    0.155     2.154    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg
  ---------------------------------------------------------------------------------
                                       required time                         -2.154    
                                       arrival time                           2.209    
  ---------------------------------------------------------------------------------
                                       slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_mac_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (60.114%)  route 0.109ns (39.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.578ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.541ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.531     1.264    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        0.686     1.976    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/clk_int
                  SLICE_X22Y64         FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_mac_reg_reg[15]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X22Y64         FDRE (Prop_fdre_C_Q)         0.164     2.140 r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_mac_reg_reg[15]/Q
                                       net (fo=1, routed)           0.109     2.249    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_mac_reg[15]
    Routing       RAMB36_X1Y12         RAMB36E1                                     r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/DIADI[15]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.579     1.543    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.006     2.578    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/clk_int
                  RAMB36_X1Y12         RAMB36E1                                     r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/CLKBWRCLK
                                       clock pessimism             -0.541     2.037    
                  RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[15])
                                                                    0.155     2.192    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg
  ---------------------------------------------------------------------------------
                                       required time                         -2.192    
                                       arrival time                           2.249    
  ---------------------------------------------------------------------------------
                                       slack                                  0.057    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 core_inst/udp_payload_fifo/rd_ptr_reg_reg_rep[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_payload_fifo/mem_reg_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.136%)  route 0.157ns (48.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.542ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.531     1.264    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        0.690     1.980    core_inst/udp_payload_fifo/clk
                  SLICE_X8Y87          FDRE                                         r  core_inst/udp_payload_fifo/rd_ptr_reg_reg_rep[9]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.164     2.144 r  core_inst/udp_payload_fifo/rd_ptr_reg_reg_rep[9]/Q
                                       net (fo=3, routed)           0.157     2.301    core_inst/udp_payload_fifo/rd_ptr_reg_reg_rep[9]
    Routing       RAMB36_X0Y17         RAMB36E1                                     r  core_inst/udp_payload_fifo/mem_reg_0/ADDRBWRADDR[11]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.579     1.543    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.007     2.579    core_inst/udp_payload_fifo/clk
                  RAMB36_X0Y17         RAMB36E1                                     r  core_inst/udp_payload_fifo/mem_reg_0/CLKBWRCLK
                                       clock pessimism             -0.542     2.037    
                  RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                                    0.183     2.220    core_inst/udp_payload_fifo/mem_reg_0
  ---------------------------------------------------------------------------------
                                       required time                         -2.220    
                                       arrival time                           2.301    
  ---------------------------------------------------------------------------------
                                       slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 core_inst/udp_payload_fifo/rd_ptr_reg_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_payload_fifo/mem_reg_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.977%)  route 0.158ns (49.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.542ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.531     1.264    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        0.689     1.979    core_inst/udp_payload_fifo/clk
                  SLICE_X8Y86          FDRE                                         r  core_inst/udp_payload_fifo/rd_ptr_reg_reg_rep[6]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     2.143 r  core_inst/udp_payload_fifo/rd_ptr_reg_reg_rep[6]/Q
                                       net (fo=3, routed)           0.158     2.301    core_inst/udp_payload_fifo/rd_ptr_reg_reg_rep[6]
    Routing       RAMB36_X0Y17         RAMB36E1                                     r  core_inst/udp_payload_fifo/mem_reg_0/ADDRBWRADDR[8]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.579     1.543    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.007     2.579    core_inst/udp_payload_fifo/clk
                  RAMB36_X0Y17         RAMB36E1                                     r  core_inst/udp_payload_fifo/mem_reg_0/CLKBWRCLK
                                       clock pessimism             -0.542     2.037    
                  RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                                    0.183     2.220    core_inst/udp_payload_fifo/mem_reg_0
  ---------------------------------------------------------------------------------
                                       required time                         -2.220    
                                       arrival time                           2.301    
  ---------------------------------------------------------------------------------
                                       slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 core_inst/udp_payload_fifo/rd_ptr_reg_reg_rep[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_payload_fifo/mem_reg_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.911%)  route 0.158ns (49.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.542ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.531     1.264    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        0.690     1.980    core_inst/udp_payload_fifo/clk
                  SLICE_X8Y87          FDRE                                         r  core_inst/udp_payload_fifo/rd_ptr_reg_reg_rep[12]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.164     2.144 r  core_inst/udp_payload_fifo/rd_ptr_reg_reg_rep[12]/Q
                                       net (fo=3, routed)           0.158     2.302    core_inst/udp_payload_fifo/rd_ptr_reg_reg_rep[12]
    Routing       RAMB36_X0Y17         RAMB36E1                                     r  core_inst/udp_payload_fifo/mem_reg_0/ADDRBWRADDR[14]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.579     1.543    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.007     2.579    core_inst/udp_payload_fifo/clk
                  RAMB36_X0Y17         RAMB36E1                                     r  core_inst/udp_payload_fifo/mem_reg_0/CLKBWRCLK
                                       clock pessimism             -0.542     2.037    
                  RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                                    0.183     2.220    core_inst/udp_payload_fifo/mem_reg_0
  ---------------------------------------------------------------------------------
                                       required time                         -2.220    
                                       arrival time                           2.302    
  ---------------------------------------------------------------------------------
                                       slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/mem_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.977%)  route 0.158ns (49.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.526ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.540ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.531     1.264    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        0.640     1.930    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/clk
                  SLICE_X42Y76         FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg_rep[7]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.164     2.094 r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg_rep[7]/Q
                                       net (fo=1, routed)           0.158     2.252    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg_rep[7]
    Routing       RAMB36_X2Y15         RAMB36E1                                     r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/mem_reg/ADDRBWRADDR[11]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.579     1.543    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        0.954     2.526    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/clk
                  RAMB36_X2Y15         RAMB36E1                                     r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/mem_reg/CLKBWRCLK
                                       clock pessimism             -0.540     1.986    
                  RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                                    0.183     2.169    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/mem_reg
  ---------------------------------------------------------------------------------
                                       required time                         -2.169    
                                       arrival time                           2.252    
  ---------------------------------------------------------------------------------
                                       slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg_rep[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/mem_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.136%)  route 0.157ns (48.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.526ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.540ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.531     1.264    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        0.642     1.932    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/clk
                  SLICE_X42Y77         FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg_rep[9]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.164     2.096 r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg_rep[9]/Q
                                       net (fo=1, routed)           0.157     2.253    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg_rep[9]
    Routing       RAMB36_X2Y15         RAMB36E1                                     r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/mem_reg/ADDRBWRADDR[13]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.579     1.543    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        0.954     2.526    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/clk
                  RAMB36_X2Y15         RAMB36E1                                     r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/mem_reg/CLKBWRCLK
                                       clock pessimism             -0.540     1.986    
                  RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                                    0.183     2.169    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/mem_reg
  ---------------------------------------------------------------------------------
                                       required time                         -2.169    
                                       arrival time                           2.253    
  ---------------------------------------------------------------------------------
                                       slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mmcm_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y24     core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y38     core_inst/udp_payload_fifo/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y12     core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y12     core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y17     core_inst/udp_payload_fifo/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y15     core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y18     core_inst/udp_payload_fifo/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y13     core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X2Y24     core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X2Y24     core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X36Y61     core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X36Y61     core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X36Y61     core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X36Y61     core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X36Y60     core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_256_383_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X36Y60     core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_256_383_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X36Y60     core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_256_383_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X36Y60     core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_256_383_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X22Y82     core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_ttl_mem_reg_0_7_6_7/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X22Y82     core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_ttl_mem_reg_0_7_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X22Y82     core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_ttl_mem_reg_0_7_6_7/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X22Y82     core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_ttl_mem_reg_0_7_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X36Y80     core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X36Y80     core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X36Y80     core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X36Y80     core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X36Y80     core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X36Y80     core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X36Y61     core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X36Y61     core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkfb
  To Clock:  mmcm_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  phy_rx_clk
  To Clock:  phy_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/crc_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk rise@8.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 2.580ns (43.316%)  route 3.376ns (56.684%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 11.007 - 8.000 ) 
    Source Clock Delay      (SCD):    3.183ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock phy_rx_clk rise edge)
                                                                    0.000     0.000 r  
                  V13                                               0.000     0.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     0.000    phy_rx_clk
                  V13                                                               r  phy_rx_clk_IBUF_inst/I
                  V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.500     1.869    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5                                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.380 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.803     3.183    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/output_clk
                  SLICE_X2Y93          FDSE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/crc_state_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X2Y93          FDSE (Prop_fdse_C_Q)         0.478     3.661 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/crc_state_reg[2]/Q
                                       net (fo=11, routed)          0.979     4.639    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/eth_crc_8/Q[2]
    Routing       SLICE_X6Y93                                                       r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/eth_crc_8/i_/crc_state[25]_i_2/I3
    Routing       SLICE_X6Y93          LUT4 (Prop_lut4_I3_O)        0.321     4.960 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/eth_crc_8/i_/crc_state[25]_i_2/O
                                       net (fo=4, routed)           0.520     5.480    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/eth_crc_8/i_/crc_state[25]_i_2_n_0
    Routing       SLICE_X6Y94                                                       r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/eth_crc_8/i_/crc_state[4]_i_1/I5
    Routing       SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.328     5.808 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/eth_crc_8/i_/crc_state[4]_i_1/O
                                       net (fo=2, routed)           0.586     6.394    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/crc_next[4]
    Routing       SLICE_X4Y93                                                       r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/i__carry_i_3__5/I0
    Routing       SLICE_X4Y93          LUT6 (Prop_lut6_I0_O)        0.124     6.518 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/i__carry_i_3__5/O
                                       net (fo=1, routed)           0.000     6.518    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/i__carry_i_3__5_n_0
    Routing       SLICE_X4Y93                                                       r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_next1_inferred__0/i__carry/S[1]
    Routing       SLICE_X4Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550     7.068 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_next1_inferred__0/i__carry/CO[3]
                                       net (fo=1, routed)           0.000     7.068    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_next1_inferred__0/i__carry_n_0
    Routing       SLICE_X4Y94                                                       r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_next1_inferred__0/i__carry__0/CI
    Routing       SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     7.182 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_next1_inferred__0/i__carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.182    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_next1_inferred__0/i__carry__0_n_0
    Routing       SLICE_X4Y95                                                       r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_next1_inferred__0/i__carry__1/CI
    Routing       SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[2])
                                                                    0.228     7.410 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_next1_inferred__0/i__carry__1/CO[2]
                                       net (fo=1, routed)           0.774     8.184    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_next1
    Routing       SLICE_X3Y87                                                       f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_i_2/I0
    Routing       SLICE_X3Y87          LUT4 (Prop_lut4_I0_O)        0.313     8.497 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_i_2/O
                                       net (fo=1, routed)           0.518     9.015    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_i_2_n_0
    Routing       SLICE_X2Y87                                                       r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_i_1/I1
    Routing       SLICE_X2Y87          LUT6 (Prop_lut6_I1_O)        0.124     9.139 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_i_1/O
                                       net (fo=1, routed)           0.000     9.139    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_next4_out
    Routing       SLICE_X2Y87          FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock phy_rx_clk rise edge)
                                                                    8.000     8.000 r  
                  V13                                               0.000     8.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     8.000    phy_rx_clk
                  V13                                                               r  phy_rx_clk_IBUF_inst/I
                  V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.459     9.765    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5                                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    10.250 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.757    11.007    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/output_clk
                  SLICE_X2Y87          FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_reg/C
                                       clock pessimism              0.146    11.154    
                                       clock uncertainty           -0.035    11.118    
                  SLICE_X2Y87          FDRE (Setup_fdre_C_D)        0.081    11.199    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_reg
  ---------------------------------------------------------------------------------
                                       required time                         11.199    
                                       arrival time                          -9.139    
  ---------------------------------------------------------------------------------
                                       slack                                  2.060    

Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk rise@8.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 1.936ns (37.108%)  route 3.281ns (62.892%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.003ns = ( 11.003 - 8.000 ) 
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock phy_rx_clk rise edge)
                                                                    0.000     0.000 r  
                  V13                                               0.000     0.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     0.000    phy_rx_clk
                  V13                                                               r  phy_rx_clk_IBUF_inst/I
                  V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.500     1.869    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5                                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.380 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.792     3.172    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
                  SLICE_X6Y81          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.518     3.690 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[0]/Q
                                       net (fo=1, routed)           1.275     4.964    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg_n_0_[0]
    Routing       SLICE_X5Y78                                                       r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0/I2
    Routing       SLICE_X5Y78          LUT6 (Prop_lut6_I2_O)        0.124     5.088 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0/O
                                       net (fo=1, routed)           0.000     5.088    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0_n_0
    Routing       SLICE_X5Y78                                                       r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry/S[0]
    Routing       SLICE_X5Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     5.620 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry/CO[3]
                                       net (fo=3, routed)           0.000     5.620    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_n_0
    Routing       SLICE_X5Y79                                                       r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry__0/CI
    Routing       SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                                    0.271     5.891 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry__0/CO[0]
                                       net (fo=6, routed)           0.843     6.734    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur
    Routing       SLICE_X3Y79                                                       f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg[12]_i_3/I2
    Routing       SLICE_X3Y79          LUT3 (Prop_lut3_I2_O)        0.373     7.107 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg[12]_i_3/O
                                       net (fo=27, routed)          0.618     7.725    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/overflow_reg1__1
    Routing       SLICE_X3Y83                                                       f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_gray_reg[12]_i_1__0/I3
    Routing       SLICE_X3Y83          LUT4 (Prop_lut4_I3_O)        0.118     7.843 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_gray_reg[12]_i_1__0/O
                                       net (fo=13, routed)          0.546     8.389    core_inst/eth_mac_inst/rx_fifo/fifo_inst/E[0]
    Routing       SLICE_X3Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[0]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock phy_rx_clk rise edge)
                                                                    8.000     8.000 r  
                  V13                                               0.000     8.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     8.000    phy_rx_clk
                  V13                                                               r  phy_rx_clk_IBUF_inst/I
                  V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.459     9.765    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5                                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    10.250 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.753    11.003    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
                  SLICE_X3Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[0]/C
                                       clock pessimism              0.129    11.133    
                                       clock uncertainty           -0.035    11.097    
                  SLICE_X3Y82          FDRE (Setup_fdre_C_CE)      -0.407    10.690    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         10.690    
                                       arrival time                          -8.389    
  ---------------------------------------------------------------------------------
                                       slack                                  2.301    

Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk rise@8.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 1.936ns (37.108%)  route 3.281ns (62.892%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.003ns = ( 11.003 - 8.000 ) 
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock phy_rx_clk rise edge)
                                                                    0.000     0.000 r  
                  V13                                               0.000     0.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     0.000    phy_rx_clk
                  V13                                                               r  phy_rx_clk_IBUF_inst/I
                  V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.500     1.869    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5                                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.380 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.792     3.172    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
                  SLICE_X6Y81          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.518     3.690 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[0]/Q
                                       net (fo=1, routed)           1.275     4.964    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg_n_0_[0]
    Routing       SLICE_X5Y78                                                       r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0/I2
    Routing       SLICE_X5Y78          LUT6 (Prop_lut6_I2_O)        0.124     5.088 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0/O
                                       net (fo=1, routed)           0.000     5.088    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0_n_0
    Routing       SLICE_X5Y78                                                       r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry/S[0]
    Routing       SLICE_X5Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     5.620 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry/CO[3]
                                       net (fo=3, routed)           0.000     5.620    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_n_0
    Routing       SLICE_X5Y79                                                       r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry__0/CI
    Routing       SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                                    0.271     5.891 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry__0/CO[0]
                                       net (fo=6, routed)           0.843     6.734    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur
    Routing       SLICE_X3Y79                                                       f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg[12]_i_3/I2
    Routing       SLICE_X3Y79          LUT3 (Prop_lut3_I2_O)        0.373     7.107 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg[12]_i_3/O
                                       net (fo=27, routed)          0.618     7.725    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/overflow_reg1__1
    Routing       SLICE_X3Y83                                                       f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_gray_reg[12]_i_1__0/I3
    Routing       SLICE_X3Y83          LUT4 (Prop_lut4_I3_O)        0.118     7.843 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_gray_reg[12]_i_1__0/O
                                       net (fo=13, routed)          0.546     8.389    core_inst/eth_mac_inst/rx_fifo/fifo_inst/E[0]
    Routing       SLICE_X3Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[10]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock phy_rx_clk rise edge)
                                                                    8.000     8.000 r  
                  V13                                               0.000     8.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     8.000    phy_rx_clk
                  V13                                                               r  phy_rx_clk_IBUF_inst/I
                  V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.459     9.765    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5                                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    10.250 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.753    11.003    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
                  SLICE_X3Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[10]/C
                                       clock pessimism              0.129    11.133    
                                       clock uncertainty           -0.035    11.097    
                  SLICE_X3Y82          FDRE (Setup_fdre_C_CE)      -0.407    10.690    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[10]
  ---------------------------------------------------------------------------------
                                       required time                         10.690    
                                       arrival time                          -8.389    
  ---------------------------------------------------------------------------------
                                       slack                                  2.301    

Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk rise@8.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 1.936ns (37.108%)  route 3.281ns (62.892%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.003ns = ( 11.003 - 8.000 ) 
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock phy_rx_clk rise edge)
                                                                    0.000     0.000 r  
                  V13                                               0.000     0.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     0.000    phy_rx_clk
                  V13                                                               r  phy_rx_clk_IBUF_inst/I
                  V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.500     1.869    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5                                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.380 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.792     3.172    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
                  SLICE_X6Y81          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.518     3.690 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[0]/Q
                                       net (fo=1, routed)           1.275     4.964    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg_n_0_[0]
    Routing       SLICE_X5Y78                                                       r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0/I2
    Routing       SLICE_X5Y78          LUT6 (Prop_lut6_I2_O)        0.124     5.088 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0/O
                                       net (fo=1, routed)           0.000     5.088    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0_n_0
    Routing       SLICE_X5Y78                                                       r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry/S[0]
    Routing       SLICE_X5Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     5.620 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry/CO[3]
                                       net (fo=3, routed)           0.000     5.620    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_n_0
    Routing       SLICE_X5Y79                                                       r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry__0/CI
    Routing       SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                                    0.271     5.891 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry__0/CO[0]
                                       net (fo=6, routed)           0.843     6.734    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur
    Routing       SLICE_X3Y79                                                       f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg[12]_i_3/I2
    Routing       SLICE_X3Y79          LUT3 (Prop_lut3_I2_O)        0.373     7.107 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg[12]_i_3/O
                                       net (fo=27, routed)          0.618     7.725    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/overflow_reg1__1
    Routing       SLICE_X3Y83                                                       f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_gray_reg[12]_i_1__0/I3
    Routing       SLICE_X3Y83          LUT4 (Prop_lut4_I3_O)        0.118     7.843 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_gray_reg[12]_i_1__0/O
                                       net (fo=13, routed)          0.546     8.389    core_inst/eth_mac_inst/rx_fifo/fifo_inst/E[0]
    Routing       SLICE_X3Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[3]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock phy_rx_clk rise edge)
                                                                    8.000     8.000 r  
                  V13                                               0.000     8.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     8.000    phy_rx_clk
                  V13                                                               r  phy_rx_clk_IBUF_inst/I
                  V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.459     9.765    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5                                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    10.250 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.753    11.003    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
                  SLICE_X3Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[3]/C
                                       clock pessimism              0.129    11.133    
                                       clock uncertainty           -0.035    11.097    
                  SLICE_X3Y82          FDRE (Setup_fdre_C_CE)      -0.407    10.690    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         10.690    
                                       arrival time                          -8.389    
  ---------------------------------------------------------------------------------
                                       slack                                  2.301    

Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk rise@8.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 1.936ns (37.108%)  route 3.281ns (62.892%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.003ns = ( 11.003 - 8.000 ) 
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock phy_rx_clk rise edge)
                                                                    0.000     0.000 r  
                  V13                                               0.000     0.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     0.000    phy_rx_clk
                  V13                                                               r  phy_rx_clk_IBUF_inst/I
                  V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.500     1.869    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5                                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.380 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.792     3.172    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
                  SLICE_X6Y81          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.518     3.690 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[0]/Q
                                       net (fo=1, routed)           1.275     4.964    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg_n_0_[0]
    Routing       SLICE_X5Y78                                                       r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0/I2
    Routing       SLICE_X5Y78          LUT6 (Prop_lut6_I2_O)        0.124     5.088 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0/O
                                       net (fo=1, routed)           0.000     5.088    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0_n_0
    Routing       SLICE_X5Y78                                                       r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry/S[0]
    Routing       SLICE_X5Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     5.620 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry/CO[3]
                                       net (fo=3, routed)           0.000     5.620    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_n_0
    Routing       SLICE_X5Y79                                                       r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry__0/CI
    Routing       SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                                    0.271     5.891 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry__0/CO[0]
                                       net (fo=6, routed)           0.843     6.734    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur
    Routing       SLICE_X3Y79                                                       f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg[12]_i_3/I2
    Routing       SLICE_X3Y79          LUT3 (Prop_lut3_I2_O)        0.373     7.107 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg[12]_i_3/O
                                       net (fo=27, routed)          0.618     7.725    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/overflow_reg1__1
    Routing       SLICE_X3Y83                                                       f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_gray_reg[12]_i_1__0/I3
    Routing       SLICE_X3Y83          LUT4 (Prop_lut4_I3_O)        0.118     7.843 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_gray_reg[12]_i_1__0/O
                                       net (fo=13, routed)          0.546     8.389    core_inst/eth_mac_inst/rx_fifo/fifo_inst/E[0]
    Routing       SLICE_X3Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[4]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock phy_rx_clk rise edge)
                                                                    8.000     8.000 r  
                  V13                                               0.000     8.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     8.000    phy_rx_clk
                  V13                                                               r  phy_rx_clk_IBUF_inst/I
                  V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.459     9.765    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5                                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    10.250 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.753    11.003    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
                  SLICE_X3Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[4]/C
                                       clock pessimism              0.129    11.133    
                                       clock uncertainty           -0.035    11.097    
                  SLICE_X3Y82          FDRE (Setup_fdre_C_CE)      -0.407    10.690    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         10.690    
                                       arrival time                          -8.389    
  ---------------------------------------------------------------------------------
                                       slack                                  2.301    

Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk rise@8.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 1.936ns (37.108%)  route 3.281ns (62.892%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.003ns = ( 11.003 - 8.000 ) 
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock phy_rx_clk rise edge)
                                                                    0.000     0.000 r  
                  V13                                               0.000     0.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     0.000    phy_rx_clk
                  V13                                                               r  phy_rx_clk_IBUF_inst/I
                  V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.500     1.869    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5                                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.380 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.792     3.172    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
                  SLICE_X6Y81          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.518     3.690 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[0]/Q
                                       net (fo=1, routed)           1.275     4.964    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg_n_0_[0]
    Routing       SLICE_X5Y78                                                       r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0/I2
    Routing       SLICE_X5Y78          LUT6 (Prop_lut6_I2_O)        0.124     5.088 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0/O
                                       net (fo=1, routed)           0.000     5.088    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0_n_0
    Routing       SLICE_X5Y78                                                       r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry/S[0]
    Routing       SLICE_X5Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     5.620 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry/CO[3]
                                       net (fo=3, routed)           0.000     5.620    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_n_0
    Routing       SLICE_X5Y79                                                       r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry__0/CI
    Routing       SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                                    0.271     5.891 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry__0/CO[0]
                                       net (fo=6, routed)           0.843     6.734    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur
    Routing       SLICE_X3Y79                                                       f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg[12]_i_3/I2
    Routing       SLICE_X3Y79          LUT3 (Prop_lut3_I2_O)        0.373     7.107 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg[12]_i_3/O
                                       net (fo=27, routed)          0.618     7.725    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/overflow_reg1__1
    Routing       SLICE_X3Y83                                                       f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_gray_reg[12]_i_1__0/I3
    Routing       SLICE_X3Y83          LUT4 (Prop_lut4_I3_O)        0.118     7.843 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_gray_reg[12]_i_1__0/O
                                       net (fo=13, routed)          0.546     8.389    core_inst/eth_mac_inst/rx_fifo/fifo_inst/E[0]
    Routing       SLICE_X3Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[7]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock phy_rx_clk rise edge)
                                                                    8.000     8.000 r  
                  V13                                               0.000     8.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     8.000    phy_rx_clk
                  V13                                                               r  phy_rx_clk_IBUF_inst/I
                  V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.459     9.765    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5                                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    10.250 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.753    11.003    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
                  SLICE_X3Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[7]/C
                                       clock pessimism              0.129    11.133    
                                       clock uncertainty           -0.035    11.097    
                  SLICE_X3Y82          FDRE (Setup_fdre_C_CE)      -0.407    10.690    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                         10.690    
                                       arrival time                          -8.389    
  ---------------------------------------------------------------------------------
                                       slack                                  2.301    

Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk rise@8.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 1.936ns (37.108%)  route 3.281ns (62.892%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.003ns = ( 11.003 - 8.000 ) 
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock phy_rx_clk rise edge)
                                                                    0.000     0.000 r  
                  V13                                               0.000     0.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     0.000    phy_rx_clk
                  V13                                                               r  phy_rx_clk_IBUF_inst/I
                  V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.500     1.869    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5                                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.380 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.792     3.172    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
                  SLICE_X6Y81          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.518     3.690 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[0]/Q
                                       net (fo=1, routed)           1.275     4.964    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg_n_0_[0]
    Routing       SLICE_X5Y78                                                       r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0/I2
    Routing       SLICE_X5Y78          LUT6 (Prop_lut6_I2_O)        0.124     5.088 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0/O
                                       net (fo=1, routed)           0.000     5.088    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0_n_0
    Routing       SLICE_X5Y78                                                       r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry/S[0]
    Routing       SLICE_X5Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     5.620 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry/CO[3]
                                       net (fo=3, routed)           0.000     5.620    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_n_0
    Routing       SLICE_X5Y79                                                       r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry__0/CI
    Routing       SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                                    0.271     5.891 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry__0/CO[0]
                                       net (fo=6, routed)           0.843     6.734    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur
    Routing       SLICE_X3Y79                                                       f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg[12]_i_3/I2
    Routing       SLICE_X3Y79          LUT3 (Prop_lut3_I2_O)        0.373     7.107 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg[12]_i_3/O
                                       net (fo=27, routed)          0.618     7.725    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/overflow_reg1__1
    Routing       SLICE_X3Y83                                                       f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_gray_reg[12]_i_1__0/I3
    Routing       SLICE_X3Y83          LUT4 (Prop_lut4_I3_O)        0.118     7.843 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_gray_reg[12]_i_1__0/O
                                       net (fo=13, routed)          0.546     8.389    core_inst/eth_mac_inst/rx_fifo/fifo_inst/E[0]
    Routing       SLICE_X3Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[8]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock phy_rx_clk rise edge)
                                                                    8.000     8.000 r  
                  V13                                               0.000     8.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     8.000    phy_rx_clk
                  V13                                                               r  phy_rx_clk_IBUF_inst/I
                  V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.459     9.765    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5                                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    10.250 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.753    11.003    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
                  SLICE_X3Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[8]/C
                                       clock pessimism              0.129    11.133    
                                       clock uncertainty           -0.035    11.097    
                  SLICE_X3Y82          FDRE (Setup_fdre_C_CE)      -0.407    10.690    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[8]
  ---------------------------------------------------------------------------------
                                       required time                         10.690    
                                       arrival time                          -8.389    
  ---------------------------------------------------------------------------------
                                       slack                                  2.301    

Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk rise@8.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 1.936ns (37.108%)  route 3.281ns (62.892%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.003ns = ( 11.003 - 8.000 ) 
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock phy_rx_clk rise edge)
                                                                    0.000     0.000 r  
                  V13                                               0.000     0.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     0.000    phy_rx_clk
                  V13                                                               r  phy_rx_clk_IBUF_inst/I
                  V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.500     1.869    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5                                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.380 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.792     3.172    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
                  SLICE_X6Y81          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.518     3.690 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[0]/Q
                                       net (fo=1, routed)           1.275     4.964    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg_n_0_[0]
    Routing       SLICE_X5Y78                                                       r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0/I2
    Routing       SLICE_X5Y78          LUT6 (Prop_lut6_I2_O)        0.124     5.088 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0/O
                                       net (fo=1, routed)           0.000     5.088    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0_n_0
    Routing       SLICE_X5Y78                                                       r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry/S[0]
    Routing       SLICE_X5Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     5.620 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry/CO[3]
                                       net (fo=3, routed)           0.000     5.620    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_n_0
    Routing       SLICE_X5Y79                                                       r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry__0/CI
    Routing       SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                                    0.271     5.891 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry__0/CO[0]
                                       net (fo=6, routed)           0.843     6.734    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur
    Routing       SLICE_X3Y79                                                       f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg[12]_i_3/I2
    Routing       SLICE_X3Y79          LUT3 (Prop_lut3_I2_O)        0.373     7.107 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg[12]_i_3/O
                                       net (fo=27, routed)          0.618     7.725    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/overflow_reg1__1
    Routing       SLICE_X3Y83                                                       f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_gray_reg[12]_i_1__0/I3
    Routing       SLICE_X3Y83          LUT4 (Prop_lut4_I3_O)        0.118     7.843 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_gray_reg[12]_i_1__0/O
                                       net (fo=13, routed)          0.546     8.389    core_inst/eth_mac_inst/rx_fifo/fifo_inst/E[0]
    Routing       SLICE_X3Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[9]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock phy_rx_clk rise edge)
                                                                    8.000     8.000 r  
                  V13                                               0.000     8.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     8.000    phy_rx_clk
                  V13                                                               r  phy_rx_clk_IBUF_inst/I
                  V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.459     9.765    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5                                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    10.250 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.753    11.003    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
                  SLICE_X3Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[9]/C
                                       clock pessimism              0.129    11.133    
                                       clock uncertainty           -0.035    11.097    
                  SLICE_X3Y82          FDRE (Setup_fdre_C_CE)      -0.407    10.690    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[9]
  ---------------------------------------------------------------------------------
                                       required time                         10.690    
                                       arrival time                          -8.389    
  ---------------------------------------------------------------------------------
                                       slack                                  2.301    

Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk rise@8.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        5.078ns  (logic 1.967ns (38.737%)  route 3.111ns (61.263%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 11.122 - 8.000 ) 
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock phy_rx_clk rise edge)
                                                                    0.000     0.000 r  
                  V13                                               0.000     0.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     0.000    phy_rx_clk
                  V13                                                               r  phy_rx_clk_IBUF_inst/I
                  V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.500     1.869    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5                                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.380 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.792     3.172    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
                  SLICE_X6Y81          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.518     3.690 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[0]/Q
                                       net (fo=1, routed)           1.275     4.964    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg_n_0_[0]
    Routing       SLICE_X5Y78                                                       r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0/I2
    Routing       SLICE_X5Y78          LUT6 (Prop_lut6_I2_O)        0.124     5.088 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0/O
                                       net (fo=1, routed)           0.000     5.088    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0_n_0
    Routing       SLICE_X5Y78                                                       r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry/S[0]
    Routing       SLICE_X5Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     5.620 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry/CO[3]
                                       net (fo=3, routed)           0.000     5.620    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_n_0
    Routing       SLICE_X5Y79                                                       r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry__0/CI
    Routing       SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                                    0.271     5.891 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry__0/CO[0]
                                       net (fo=6, routed)           0.678     6.569    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur
    Routing       SLICE_X3Y79                                                       f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0_i_1__0/I0
    Routing       SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.373     6.942 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0_i_1__0/O
                                       net (fo=2, routed)           0.433     7.375    core_inst/eth_mac_inst/rx_fifo/fifo_inst/p_3_in
    Routing       SLICE_X3Y79                                                       r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_1_ENARDEN_cooolgate_en_gate_15/I4
    Routing       SLICE_X3Y79          LUT5 (Prop_lut5_I4_O)        0.149     7.524 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_1_ENARDEN_cooolgate_en_gate_15/O
                                       net (fo=1, routed)           0.725     8.249    core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_1_ENARDEN_cooolgate_en_sig_7
    Routing       RAMB18_X0Y30         RAMB18E1                                     r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_1/ENARDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock phy_rx_clk rise edge)
                                                                    8.000     8.000 r  
                  V13                                               0.000     8.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     8.000    phy_rx_clk
                  V13                                                               r  phy_rx_clk_IBUF_inst/I
                  V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.459     9.765    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5                                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    10.250 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.871    11.122    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
                  RAMB18_X0Y30         RAMB18E1                                     r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_1/CLKARDCLK
                                       clock pessimism              0.129    11.251    
                                       clock uncertainty           -0.035    11.216    
                  RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                                   -0.651    10.565    core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_1
  ---------------------------------------------------------------------------------
                                       required time                         10.565    
                                       arrival time                          -8.249    
  ---------------------------------------------------------------------------------
                                       slack                                  2.315    

Slack (MET) :             2.348ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk rise@8.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 1.936ns (37.441%)  route 3.235ns (62.560%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.003ns = ( 11.003 - 8.000 ) 
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock phy_rx_clk rise edge)
                                                                    0.000     0.000 r  
                  V13                                               0.000     0.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     0.000    phy_rx_clk
                  V13                                                               r  phy_rx_clk_IBUF_inst/I
                  V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.500     1.869    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5                                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.380 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.792     3.172    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
                  SLICE_X6Y81          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.518     3.690 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[0]/Q
                                       net (fo=1, routed)           1.275     4.964    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg_n_0_[0]
    Routing       SLICE_X5Y78                                                       r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0/I2
    Routing       SLICE_X5Y78          LUT6 (Prop_lut6_I2_O)        0.124     5.088 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0/O
                                       net (fo=1, routed)           0.000     5.088    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0_n_0
    Routing       SLICE_X5Y78                                                       r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry/S[0]
    Routing       SLICE_X5Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     5.620 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry/CO[3]
                                       net (fo=3, routed)           0.000     5.620    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_n_0
    Routing       SLICE_X5Y79                                                       r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry__0/CI
    Routing       SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                                    0.271     5.891 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry__0/CO[0]
                                       net (fo=6, routed)           0.843     6.734    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur
    Routing       SLICE_X3Y79                                                       f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg[12]_i_3/I2
    Routing       SLICE_X3Y79          LUT3 (Prop_lut3_I2_O)        0.373     7.107 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg[12]_i_3/O
                                       net (fo=27, routed)          0.618     7.725    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/overflow_reg1__1
    Routing       SLICE_X3Y83                                                       f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_gray_reg[12]_i_1__0/I3
    Routing       SLICE_X3Y83          LUT4 (Prop_lut4_I3_O)        0.118     7.843 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_gray_reg[12]_i_1__0/O
                                       net (fo=13, routed)          0.499     8.343    core_inst/eth_mac_inst/rx_fifo/fifo_inst/E[0]
    Routing       SLICE_X1Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[11]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock phy_rx_clk rise edge)
                                                                    8.000     8.000 r  
                  V13                                               0.000     8.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     8.000    phy_rx_clk
                  V13                                                               r  phy_rx_clk_IBUF_inst/I
                  V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.459     9.765    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5                                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    10.250 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.753    11.003    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
                  SLICE_X1Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[11]/C
                                       clock pessimism              0.129    11.133    
                                       clock uncertainty           -0.035    11.097    
                  SLICE_X1Y82          FDRE (Setup_fdre_C_CE)      -0.407    10.690    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[11]
  ---------------------------------------------------------------------------------
                                       required time                         10.690    
                                       arrival time                          -8.343    
  ---------------------------------------------------------------------------------
                                       slack                                  2.348    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tdata_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.376%)  route 0.356ns (71.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.701ns
    Source Clock Delay      (SCD):    1.004ns
    Clock Pessimism Removal (CPR):    0.595ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock phy_rx_clk rise edge)
                                                                    0.000     0.000 r  
                  V13                                               0.000     0.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     0.000    phy_rx_clk
                  V13                                                               r  phy_rx_clk_IBUF_inst/I
                  V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.206     0.651    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5                                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.743 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.261     1.004    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/output_clk
                  SLICE_X4Y89          FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tdata_reg_reg[5]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     1.145 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tdata_reg_reg[5]/Q
                                       net (fo=1, routed)           0.356     1.501    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_axis[5]
    Routing       RAMB36_X0Y16         RAMB36E1                                     r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/DIADI[5]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock phy_rx_clk rise edge)
                                                                    0.000     0.000 r  
                  V13                                               0.000     0.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     0.000    phy_rx_clk
                  V13                                                               r  phy_rx_clk_IBUF_inst/I
                  V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.311     1.084    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5                                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.339 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.362     1.701    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
                  RAMB36_X0Y16         RAMB36E1                                     r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
                                       clock pessimism             -0.595     1.106    
                  RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                                    0.296     1.402    core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0
  ---------------------------------------------------------------------------------
                                       required time                         -1.402    
                                       arrival time                           1.501    
  ---------------------------------------------------------------------------------
                                       slack                                  0.099    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.141ns (27.607%)  route 0.370ns (72.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.701ns
    Source Clock Delay      (SCD):    1.004ns
    Clock Pessimism Removal (CPR):    0.595ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock phy_rx_clk rise edge)
                                                                    0.000     0.000 r  
                  V13                                               0.000     0.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     0.000    phy_rx_clk
                  V13                                                               r  phy_rx_clk_IBUF_inst/I
                  V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.206     0.651    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5                                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.743 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.261     1.004    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/output_clk
                  SLICE_X4Y89          FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tdata_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     1.145 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tdata_reg_reg[1]/Q
                                       net (fo=1, routed)           0.370     1.515    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_axis[1]
    Routing       RAMB36_X0Y16         RAMB36E1                                     r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/DIADI[1]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock phy_rx_clk rise edge)
                                                                    0.000     0.000 r  
                  V13                                               0.000     0.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     0.000    phy_rx_clk
                  V13                                                               r  phy_rx_clk_IBUF_inst/I
                  V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.311     1.084    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5                                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.339 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.362     1.701    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
                  RAMB36_X0Y16         RAMB36E1                                     r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
                                       clock pessimism             -0.595     1.106    
                  RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                                    0.296     1.402    core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0
  ---------------------------------------------------------------------------------
                                       required time                         -1.402    
                                       arrival time                           1.515    
  ---------------------------------------------------------------------------------
                                       slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.626ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.629ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock phy_rx_clk rise edge)
                                                                    0.000     0.000 r  
                  V13                                               0.000     0.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     0.000    phy_rx_clk
                  V13                                                               r  phy_rx_clk_IBUF_inst/I
                  V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.206     0.651    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5                                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.743 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.253     0.996    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
                  SLICE_X3Y78          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     1.137 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/Q
                                       net (fo=1, routed)           0.056     1.193    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg_n_0_[8]
    Routing       SLICE_X3Y78          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock phy_rx_clk rise edge)
                                                                    0.000     0.000 r  
                  V13                                               0.000     0.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     0.000    phy_rx_clk
                  V13                                                               r  phy_rx_clk_IBUF_inst/I
                  V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.311     1.084    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5                                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.339 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.287     1.626    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
                  SLICE_X3Y78          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/C
                                       clock pessimism             -0.629     0.996    
                  SLICE_X3Y78          FDRE (Hold_fdre_C_D)         0.078     1.074    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]
  ---------------------------------------------------------------------------------
                                       required time                         -1.074    
                                       arrival time                           1.193    
  ---------------------------------------------------------------------------------
                                       slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.624ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.629ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock phy_rx_clk rise edge)
                                                                    0.000     0.000 r  
                  V13                                               0.000     0.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     0.000    phy_rx_clk
                  V13                                                               r  phy_rx_clk_IBUF_inst/I
                  V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.206     0.651    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5                                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.743 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.251     0.994    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
                  SLICE_X5Y76          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141     1.135 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/Q
                                       net (fo=1, routed)           0.056     1.191    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg_n_0_[9]
    Routing       SLICE_X5Y76          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[9]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock phy_rx_clk rise edge)
                                                                    0.000     0.000 r  
                  V13                                               0.000     0.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     0.000    phy_rx_clk
                  V13                                                               r  phy_rx_clk_IBUF_inst/I
                  V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.311     1.084    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5                                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.339 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.285     1.624    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
                  SLICE_X5Y76          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[9]/C
                                       clock pessimism             -0.629     0.994    
                  SLICE_X5Y76          FDRE (Hold_fdre_C_D)         0.078     1.072    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[9]
  ---------------------------------------------------------------------------------
                                       required time                         -1.072    
                                       arrival time                           1.191    
  ---------------------------------------------------------------------------------
                                       slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.585%)  route 0.267ns (65.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.701ns
    Source Clock Delay      (SCD):    1.000ns
    Clock Pessimism Removal (CPR):    0.595ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock phy_rx_clk rise edge)
                                                                    0.000     0.000 r  
                  V13                                               0.000     0.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     0.000    phy_rx_clk
                  V13                                                               r  phy_rx_clk_IBUF_inst/I
                  V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.206     0.651    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5                                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.743 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.257     1.000    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
                  SLICE_X7Y82          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg_reg[10]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.141     1.141 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg_reg[10]/Q
                                       net (fo=4, routed)           0.267     1.408    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg[10]
    Routing       RAMB36_X0Y16         RAMB36E1                                     r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/ADDRARDADDR[13]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock phy_rx_clk rise edge)
                                                                    0.000     0.000 r  
                  V13                                               0.000     0.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     0.000    phy_rx_clk
                  V13                                                               r  phy_rx_clk_IBUF_inst/I
                  V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.311     1.084    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5                                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.339 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.362     1.701    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
                  RAMB36_X0Y16         RAMB36E1                                     r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
                                       clock pessimism             -0.595     1.106    
                  RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                                    0.183     1.289    core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0
  ---------------------------------------------------------------------------------
                                       required time                         -1.289    
                                       arrival time                           1.408    
  ---------------------------------------------------------------------------------
                                       slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.624ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.629ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock phy_rx_clk rise edge)
                                                                    0.000     0.000 r  
                  V13                                               0.000     0.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     0.000    phy_rx_clk
                  V13                                                               r  phy_rx_clk_IBUF_inst/I
                  V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.206     0.651    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5                                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.743 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.251     0.994    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
                  SLICE_X5Y76          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141     1.135 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/Q
                                       net (fo=1, routed)           0.056     1.191    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg_n_0_[4]
    Routing       SLICE_X5Y76          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock phy_rx_clk rise edge)
                                                                    0.000     0.000 r  
                  V13                                               0.000     0.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     0.000    phy_rx_clk
                  V13                                                               r  phy_rx_clk_IBUF_inst/I
                  V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.311     1.084    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5                                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.339 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.285     1.624    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
                  SLICE_X5Y76          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/C
                                       clock pessimism             -0.629     0.994    
                  SLICE_X5Y76          FDRE (Hold_fdre_C_D)         0.076     1.070    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         -1.070    
                                       arrival time                           1.191    
  ---------------------------------------------------------------------------------
                                       slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.626ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.629ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock phy_rx_clk rise edge)
                                                                    0.000     0.000 r  
                  V13                                               0.000     0.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     0.000    phy_rx_clk
                  V13                                                               r  phy_rx_clk_IBUF_inst/I
                  V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.206     0.651    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5                                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.743 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.253     0.996    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
                  SLICE_X3Y78          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     1.137 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/Q
                                       net (fo=1, routed)           0.056     1.193    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg_n_0_[6]
    Routing       SLICE_X3Y78          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[6]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock phy_rx_clk rise edge)
                                                                    0.000     0.000 r  
                  V13                                               0.000     0.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     0.000    phy_rx_clk
                  V13                                                               r  phy_rx_clk_IBUF_inst/I
                  V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.311     1.084    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5                                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.339 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.287     1.626    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
                  SLICE_X3Y78          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[6]/C
                                       clock pessimism             -0.629     0.996    
                  SLICE_X3Y78          FDRE (Hold_fdre_C_D)         0.076     1.072    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                         -1.072    
                                       arrival time                           1.193    
  ---------------------------------------------------------------------------------
                                       slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.624ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.629ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock phy_rx_clk rise edge)
                                                                    0.000     0.000 r  
                  V13                                               0.000     0.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     0.000    phy_rx_clk
                  V13                                                               r  phy_rx_clk_IBUF_inst/I
                  V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.206     0.651    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5                                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.743 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.251     0.994    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
                  SLICE_X5Y76          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141     1.135 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/Q
                                       net (fo=1, routed)           0.056     1.191    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg_n_0_[0]
    Routing       SLICE_X5Y76          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock phy_rx_clk rise edge)
                                                                    0.000     0.000 r  
                  V13                                               0.000     0.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     0.000    phy_rx_clk
                  V13                                                               r  phy_rx_clk_IBUF_inst/I
                  V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.311     1.084    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5                                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.339 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.285     1.624    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
                  SLICE_X5Y76          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[0]/C
                                       clock pessimism             -0.629     0.994    
                  SLICE_X5Y76          FDRE (Hold_fdre_C_D)         0.075     1.069    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -1.069    
                                       arrival time                           1.191    
  ---------------------------------------------------------------------------------
                                       slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.626ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.629ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock phy_rx_clk rise edge)
                                                                    0.000     0.000 r  
                  V13                                               0.000     0.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     0.000    phy_rx_clk
                  V13                                                               r  phy_rx_clk_IBUF_inst/I
                  V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.206     0.651    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5                                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.743 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.253     0.996    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
                  SLICE_X3Y78          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     1.137 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/Q
                                       net (fo=1, routed)           0.056     1.193    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg_n_0_[2]
    Routing       SLICE_X3Y78          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock phy_rx_clk rise edge)
                                                                    0.000     0.000 r  
                  V13                                               0.000     0.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     0.000    phy_rx_clk
                  V13                                                               r  phy_rx_clk_IBUF_inst/I
                  V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.311     1.084    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5                                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.339 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.287     1.626    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
                  SLICE_X3Y78          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[2]/C
                                       clock pessimism             -0.629     0.996    
                  SLICE_X3Y78          FDRE (Hold_fdre_C_D)         0.075     1.071    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         -1.071    
                                       arrival time                           1.193    
  ---------------------------------------------------------------------------------
                                       slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.630ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock phy_rx_clk rise edge)
                                                                    0.000     0.000 r  
                  V13                                               0.000     0.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     0.000    phy_rx_clk
                  V13                                                               r  phy_rx_clk_IBUF_inst/I
                  V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.206     0.651    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5                                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.743 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.253     0.996    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
                  SLICE_X4Y78          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.141     1.137 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/Q
                                       net (fo=1, routed)           0.059     1.196    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg_n_0_[3]
    Routing       SLICE_X4Y78          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock phy_rx_clk rise edge)
                                                                    0.000     0.000 r  
                  V13                                               0.000     0.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     0.000    phy_rx_clk
                  V13                                                               r  phy_rx_clk_IBUF_inst/I
                  V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.311     1.084    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5                                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.339 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.288     1.627    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
                  SLICE_X4Y78          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/C
                                       clock pessimism             -0.630     0.996    
                  SLICE_X4Y78          FDRE (Hold_fdre_C_D)         0.076     1.072    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         -1.072    
                                       arrival time                           1.196    
  ---------------------------------------------------------------------------------
                                       slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         phy_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { phy_rx_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFR/I              n/a            3.174         8.000       4.826      BUFR_X0Y5     core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y16  core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y30  core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_1/CLKARDCLK
Min Period        n/a     BUFIO/I             n/a            1.666         8.000       6.334      BUFIO_X0Y5    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufio/I
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y79  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[0].iddr_inst/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y96  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[1].iddr_inst/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y92  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[2].iddr_inst/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y91  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[3].iddr_inst/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y86  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[4].iddr_inst/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X5Y76   core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y76   core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y76   core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y80   core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y76   core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y76   core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y76   core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y76   core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y80   core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[12]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X2Y89   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X2Y89   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y78   core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y78   core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y78   core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y78   core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y78   core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y78   core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y78   core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y78   core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y78   core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y78   core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_mmcm_out
  To Clock:  clk90_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        0.312ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/D2
                            (rising edge-triggered cell ODDR clocked by clk90_mmcm_out  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk90_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.854ns  (logic 0.456ns (53.421%)  route 0.398ns (46.579%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X0Y88                                       0.000     0.000 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_2_reg/C
    Routing       SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_2_reg/Q
                                       net (fo=6, routed)           0.398     0.854    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/phy_tx_clk_0
    Routing       OLOGIC_X0Y89         ODDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/D2
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    2.000     2.000    
                  OLOGIC_X0Y89         ODDR (Setup_oddr_C_D2)      -0.834     1.166    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst
  ---------------------------------------------------------------------------------
                                       required time                          1.166    
                                       arrival time                          -0.854    
  ---------------------------------------------------------------------------------
                                       slack                                  0.312    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/D1
                            (rising edge-triggered cell ODDR clocked by clk90_mmcm_out  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk90_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.832ns  (logic 0.456ns (54.800%)  route 0.376ns (45.200%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X0Y89                                       0.000     0.000 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_1_reg/C
    Routing       SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_1_reg/Q
                                       net (fo=1, routed)           0.376     0.832    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/phy_tx_clk
    Routing       OLOGIC_X0Y89         ODDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/D1
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    2.000     2.000    
                  OLOGIC_X0Y89         ODDR (Setup_oddr_C_D1)      -0.834     1.166    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst
  ---------------------------------------------------------------------------------
                                       required time                          1.166    
                                       arrival time                          -0.832    
  ---------------------------------------------------------------------------------
                                       slack                                  0.334    





---------------------------------------------------------------------------------------------------
From Clock:  clk_mmcm_out
  To Clock:  clk_50_i2c_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.376ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50_i2c_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_50_i2c_mmcm_out rise@40.000ns - clk_mmcm_out rise@32.000ns)
  Data Path Delay:        6.718ns  (logic 0.456ns (6.788%)  route 6.262ns (93.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.118ns = ( 46.118 - 40.000 ) 
    Source Clock Delay      (SCD):    6.630ns = ( 38.630 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                   32.000    32.000 r  
                  R4                                                0.000    32.000 r  clk (IN)
                                       net (fo=0)                   0.000    32.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475    33.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233    34.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.088    34.796 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.808    36.605    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    36.701 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.929    38.630    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.456    39.086 r  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        6.262    45.348    core_inst/i2cmaster4_inst/analogReciever1/areset
    Placement     SLICE_X14Y101        FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[23]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                   40.000    40.000 r  
                  R4                                                0.000    40.000 r  clk (IN)
                                       net (fo=0)                   0.000    40.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    42.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.083    42.650 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.723    44.373    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    44.464 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.654    46.118    core_inst/i2cmaster4_inst/analogReciever1/clki2c
                  SLICE_X14Y101        FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[23]/C
                                       clock pessimism              0.147    46.265    
                                       clock uncertainty           -0.211    46.054    
                  SLICE_X14Y101        FDRE (Setup_fdre_C_R)       -0.524    45.530    core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[23]
  ---------------------------------------------------------------------------------
                                       required time                         45.530    
                                       arrival time                         -45.348    
  ---------------------------------------------------------------------------------
                                       slack                                  0.182    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50_i2c_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_50_i2c_mmcm_out rise@40.000ns - clk_mmcm_out rise@32.000ns)
  Data Path Delay:        6.718ns  (logic 0.456ns (6.788%)  route 6.262ns (93.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.118ns = ( 46.118 - 40.000 ) 
    Source Clock Delay      (SCD):    6.630ns = ( 38.630 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                   32.000    32.000 r  
                  R4                                                0.000    32.000 r  clk (IN)
                                       net (fo=0)                   0.000    32.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475    33.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233    34.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.088    34.796 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.808    36.605    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    36.701 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.929    38.630    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.456    39.086 r  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        6.262    45.348    core_inst/i2cmaster4_inst/analogReciever1/areset
    Placement     SLICE_X14Y101        FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[24]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                   40.000    40.000 r  
                  R4                                                0.000    40.000 r  clk (IN)
                                       net (fo=0)                   0.000    40.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    42.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.083    42.650 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.723    44.373    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    44.464 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.654    46.118    core_inst/i2cmaster4_inst/analogReciever1/clki2c
                  SLICE_X14Y101        FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[24]/C
                                       clock pessimism              0.147    46.265    
                                       clock uncertainty           -0.211    46.054    
                  SLICE_X14Y101        FDRE (Setup_fdre_C_R)       -0.524    45.530    core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[24]
  ---------------------------------------------------------------------------------
                                       required time                         45.530    
                                       arrival time                         -45.348    
  ---------------------------------------------------------------------------------
                                       slack                                  0.182    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50_i2c_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_50_i2c_mmcm_out rise@40.000ns - clk_mmcm_out rise@32.000ns)
  Data Path Delay:        6.963ns  (logic 0.456ns (6.549%)  route 6.507ns (93.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.283ns = ( 46.283 - 40.000 ) 
    Source Clock Delay      (SCD):    6.630ns = ( 38.630 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                   32.000    32.000 r  
                  R4                                                0.000    32.000 r  clk (IN)
                                       net (fo=0)                   0.000    32.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475    33.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233    34.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.088    34.796 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.808    36.605    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    36.701 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.929    38.630    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.456    39.086 r  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        6.507    45.593    core_inst/i2cmaster4_inst/analogReciever1/areset
    Placement     SLICE_X13Y99         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[1]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                   40.000    40.000 r  
                  R4                                                0.000    40.000 r  clk (IN)
                                       net (fo=0)                   0.000    40.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    42.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.083    42.650 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.723    44.373    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    44.464 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.819    46.283    core_inst/i2cmaster4_inst/analogReciever1/clki2c
                  SLICE_X13Y99         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[1]/C
                                       clock pessimism              0.147    46.429    
                                       clock uncertainty           -0.211    46.218    
                  SLICE_X13Y99         FDRE (Setup_fdre_C_R)       -0.429    45.789    core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         45.789    
                                       arrival time                         -45.593    
  ---------------------------------------------------------------------------------
                                       slack                                  0.196    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50_i2c_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_50_i2c_mmcm_out rise@40.000ns - clk_mmcm_out rise@32.000ns)
  Data Path Delay:        6.960ns  (logic 0.456ns (6.551%)  route 6.504ns (93.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.283ns = ( 46.283 - 40.000 ) 
    Source Clock Delay      (SCD):    6.630ns = ( 38.630 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                   32.000    32.000 r  
                  R4                                                0.000    32.000 r  clk (IN)
                                       net (fo=0)                   0.000    32.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475    33.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233    34.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.088    34.796 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.808    36.605    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    36.701 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.929    38.630    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.456    39.086 r  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        6.504    45.590    core_inst/i2cmaster4_inst/analogReciever1/areset
    Placement     SLICE_X13Y97         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[0]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                   40.000    40.000 r  
                  R4                                                0.000    40.000 r  clk (IN)
                                       net (fo=0)                   0.000    40.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    42.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.083    42.650 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.723    44.373    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    44.464 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.819    46.283    core_inst/i2cmaster4_inst/analogReciever1/clki2c
                  SLICE_X13Y97         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[0]/C
                                       clock pessimism              0.147    46.429    
                                       clock uncertainty           -0.211    46.218    
                  SLICE_X13Y97         FDRE (Setup_fdre_C_R)       -0.429    45.789    core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         45.789    
                                       arrival time                         -45.590    
  ---------------------------------------------------------------------------------
                                       slack                                  0.199    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50_i2c_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_50_i2c_mmcm_out rise@40.000ns - clk_mmcm_out rise@32.000ns)
  Data Path Delay:        6.960ns  (logic 0.456ns (6.551%)  route 6.504ns (93.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.283ns = ( 46.283 - 40.000 ) 
    Source Clock Delay      (SCD):    6.630ns = ( 38.630 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                   32.000    32.000 r  
                  R4                                                0.000    32.000 r  clk (IN)
                                       net (fo=0)                   0.000    32.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475    33.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233    34.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.088    34.796 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.808    36.605    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    36.701 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.929    38.630    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.456    39.086 r  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        6.504    45.590    core_inst/i2cmaster4_inst/analogReciever1/areset
    Placement     SLICE_X13Y97         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[2]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                   40.000    40.000 r  
                  R4                                                0.000    40.000 r  clk (IN)
                                       net (fo=0)                   0.000    40.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    42.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.083    42.650 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.723    44.373    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    44.464 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.819    46.283    core_inst/i2cmaster4_inst/analogReciever1/clki2c
                  SLICE_X13Y97         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[2]/C
                                       clock pessimism              0.147    46.429    
                                       clock uncertainty           -0.211    46.218    
                  SLICE_X13Y97         FDRE (Setup_fdre_C_R)       -0.429    45.789    core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         45.789    
                                       arrival time                         -45.590    
  ---------------------------------------------------------------------------------
                                       slack                                  0.199    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50_i2c_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_50_i2c_mmcm_out rise@40.000ns - clk_mmcm_out rise@32.000ns)
  Data Path Delay:        6.960ns  (logic 0.456ns (6.551%)  route 6.504ns (93.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.283ns = ( 46.283 - 40.000 ) 
    Source Clock Delay      (SCD):    6.630ns = ( 38.630 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                   32.000    32.000 r  
                  R4                                                0.000    32.000 r  clk (IN)
                                       net (fo=0)                   0.000    32.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475    33.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233    34.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.088    34.796 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.808    36.605    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    36.701 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.929    38.630    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.456    39.086 r  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        6.504    45.590    core_inst/i2cmaster4_inst/analogReciever1/areset
    Placement     SLICE_X13Y97         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[3]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                   40.000    40.000 r  
                  R4                                                0.000    40.000 r  clk (IN)
                                       net (fo=0)                   0.000    40.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    42.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.083    42.650 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.723    44.373    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    44.464 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.819    46.283    core_inst/i2cmaster4_inst/analogReciever1/clki2c
                  SLICE_X13Y97         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[3]/C
                                       clock pessimism              0.147    46.429    
                                       clock uncertainty           -0.211    46.218    
                  SLICE_X13Y97         FDRE (Setup_fdre_C_R)       -0.429    45.789    core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         45.789    
                                       arrival time                         -45.590    
  ---------------------------------------------------------------------------------
                                       slack                                  0.199    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50_i2c_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_50_i2c_mmcm_out rise@40.000ns - clk_mmcm_out rise@32.000ns)
  Data Path Delay:        6.960ns  (logic 0.456ns (6.551%)  route 6.504ns (93.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.283ns = ( 46.283 - 40.000 ) 
    Source Clock Delay      (SCD):    6.630ns = ( 38.630 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                   32.000    32.000 r  
                  R4                                                0.000    32.000 r  clk (IN)
                                       net (fo=0)                   0.000    32.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475    33.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233    34.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.088    34.796 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.808    36.605    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    36.701 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.929    38.630    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.456    39.086 r  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        6.504    45.590    core_inst/i2cmaster4_inst/analogReciever1/areset
    Placement     SLICE_X13Y97         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[4]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                   40.000    40.000 r  
                  R4                                                0.000    40.000 r  clk (IN)
                                       net (fo=0)                   0.000    40.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    42.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.083    42.650 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.723    44.373    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    44.464 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.819    46.283    core_inst/i2cmaster4_inst/analogReciever1/clki2c
                  SLICE_X13Y97         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[4]/C
                                       clock pessimism              0.147    46.429    
                                       clock uncertainty           -0.211    46.218    
                  SLICE_X13Y97         FDRE (Setup_fdre_C_R)       -0.429    45.789    core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         45.789    
                                       arrival time                         -45.590    
  ---------------------------------------------------------------------------------
                                       slack                                  0.199    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50_i2c_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_50_i2c_mmcm_out rise@40.000ns - clk_mmcm_out rise@32.000ns)
  Data Path Delay:        6.960ns  (logic 0.456ns (6.551%)  route 6.504ns (93.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.283ns = ( 46.283 - 40.000 ) 
    Source Clock Delay      (SCD):    6.630ns = ( 38.630 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                   32.000    32.000 r  
                  R4                                                0.000    32.000 r  clk (IN)
                                       net (fo=0)                   0.000    32.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475    33.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233    34.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.088    34.796 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.808    36.605    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    36.701 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.929    38.630    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.456    39.086 r  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        6.504    45.590    core_inst/i2cmaster4_inst/analogReciever1/areset
    Placement     SLICE_X13Y97         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[5]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                   40.000    40.000 r  
                  R4                                                0.000    40.000 r  clk (IN)
                                       net (fo=0)                   0.000    40.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    42.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.083    42.650 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.723    44.373    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    44.464 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.819    46.283    core_inst/i2cmaster4_inst/analogReciever1/clki2c
                  SLICE_X13Y97         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[5]/C
                                       clock pessimism              0.147    46.429    
                                       clock uncertainty           -0.211    46.218    
                  SLICE_X13Y97         FDRE (Setup_fdre_C_R)       -0.429    45.789    core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                         45.789    
                                       arrival time                         -45.590    
  ---------------------------------------------------------------------------------
                                       slack                                  0.199    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50_i2c_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_50_i2c_mmcm_out rise@40.000ns - clk_mmcm_out rise@32.000ns)
  Data Path Delay:        6.960ns  (logic 0.456ns (6.551%)  route 6.504ns (93.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.283ns = ( 46.283 - 40.000 ) 
    Source Clock Delay      (SCD):    6.630ns = ( 38.630 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                   32.000    32.000 r  
                  R4                                                0.000    32.000 r  clk (IN)
                                       net (fo=0)                   0.000    32.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475    33.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233    34.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.088    34.796 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.808    36.605    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    36.701 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.929    38.630    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.456    39.086 r  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        6.504    45.590    core_inst/i2cmaster4_inst/analogReciever1/areset
    Placement     SLICE_X13Y97         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[7]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                   40.000    40.000 r  
                  R4                                                0.000    40.000 r  clk (IN)
                                       net (fo=0)                   0.000    40.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    42.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.083    42.650 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.723    44.373    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    44.464 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.819    46.283    core_inst/i2cmaster4_inst/analogReciever1/clki2c
                  SLICE_X13Y97         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[7]/C
                                       clock pessimism              0.147    46.429    
                                       clock uncertainty           -0.211    46.218    
                  SLICE_X13Y97         FDRE (Setup_fdre_C_R)       -0.429    45.789    core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                         45.789    
                                       arrival time                         -45.590    
  ---------------------------------------------------------------------------------
                                       slack                                  0.199    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50_i2c_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_50_i2c_mmcm_out rise@40.000ns - clk_mmcm_out rise@32.000ns)
  Data Path Delay:        6.960ns  (logic 0.456ns (6.551%)  route 6.504ns (93.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.283ns = ( 46.283 - 40.000 ) 
    Source Clock Delay      (SCD):    6.630ns = ( 38.630 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                   32.000    32.000 r  
                  R4                                                0.000    32.000 r  clk (IN)
                                       net (fo=0)                   0.000    32.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475    33.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233    34.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.088    34.796 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.808    36.605    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    36.701 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.929    38.630    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.456    39.086 r  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        6.504    45.590    core_inst/i2cmaster4_inst/analogReciever1/areset
    Placement     SLICE_X13Y97         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[8]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                   40.000    40.000 r  
                  R4                                                0.000    40.000 r  clk (IN)
                                       net (fo=0)                   0.000    40.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    42.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.083    42.650 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.723    44.373    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    44.464 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.819    46.283    core_inst/i2cmaster4_inst/analogReciever1/clki2c
                  SLICE_X13Y97         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[8]/C
                                       clock pessimism              0.147    46.429    
                                       clock uncertainty           -0.211    46.218    
                  SLICE_X13Y97         FDRE (Setup_fdre_C_R)       -0.429    45.789    core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[8]
  ---------------------------------------------------------------------------------
                                       required time                         45.789    
                                       arrival time                         -45.590    
  ---------------------------------------------------------------------------------
                                       slack                                  0.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50_i2c_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_i2c_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.141ns (15.086%)  route 0.794ns (84.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.531     1.264    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        0.682     1.972    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.141     2.113 r  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        0.794     2.907    core_inst/i2cmaster4_inst/analogReciever1/areset
    Placement     SLICE_X14Y99         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[10]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.579     1.543    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         0.970     2.541    core_inst/i2cmaster4_inst/analogReciever1/clki2c
                  SLICE_X14Y99         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[10]/C
                                       clock pessimism             -0.231     2.310    
                                       clock uncertainty            0.211     2.521    
                  SLICE_X14Y99         FDRE (Hold_fdre_C_R)         0.009     2.530    core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[10]
  ---------------------------------------------------------------------------------
                                       required time                         -2.530    
                                       arrival time                           2.907    
  ---------------------------------------------------------------------------------
                                       slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50_i2c_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_i2c_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.141ns (15.086%)  route 0.794ns (84.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.531     1.264    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        0.682     1.972    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.141     2.113 r  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        0.794     2.907    core_inst/i2cmaster4_inst/analogReciever1/areset
    Placement     SLICE_X14Y99         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[13]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.579     1.543    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         0.970     2.541    core_inst/i2cmaster4_inst/analogReciever1/clki2c
                  SLICE_X14Y99         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[13]/C
                                       clock pessimism             -0.231     2.310    
                                       clock uncertainty            0.211     2.521    
                  SLICE_X14Y99         FDRE (Hold_fdre_C_R)         0.009     2.530    core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[13]
  ---------------------------------------------------------------------------------
                                       required time                         -2.530    
                                       arrival time                           2.907    
  ---------------------------------------------------------------------------------
                                       slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50_i2c_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_i2c_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.141ns (15.086%)  route 0.794ns (84.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.531     1.264    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        0.682     1.972    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.141     2.113 r  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        0.794     2.907    core_inst/i2cmaster4_inst/analogReciever1/areset
    Placement     SLICE_X14Y99         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[15]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.579     1.543    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         0.970     2.541    core_inst/i2cmaster4_inst/analogReciever1/clki2c
                  SLICE_X14Y99         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[15]/C
                                       clock pessimism             -0.231     2.310    
                                       clock uncertainty            0.211     2.521    
                  SLICE_X14Y99         FDRE (Hold_fdre_C_R)         0.009     2.530    core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[15]
  ---------------------------------------------------------------------------------
                                       required time                         -2.530    
                                       arrival time                           2.907    
  ---------------------------------------------------------------------------------
                                       slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50_i2c_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_i2c_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.141ns (15.086%)  route 0.794ns (84.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.531     1.264    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        0.682     1.972    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.141     2.113 r  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        0.794     2.907    core_inst/i2cmaster4_inst/analogReciever1/areset
    Placement     SLICE_X14Y99         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[16]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.579     1.543    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         0.970     2.541    core_inst/i2cmaster4_inst/analogReciever1/clki2c
                  SLICE_X14Y99         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[16]/C
                                       clock pessimism             -0.231     2.310    
                                       clock uncertainty            0.211     2.521    
                  SLICE_X14Y99         FDRE (Hold_fdre_C_R)         0.009     2.530    core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[16]
  ---------------------------------------------------------------------------------
                                       required time                         -2.530    
                                       arrival time                           2.907    
  ---------------------------------------------------------------------------------
                                       slack                                  0.376    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/analogReciever2/waitCount_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50_i2c_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_i2c_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.141ns (14.785%)  route 0.813ns (85.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.531     1.264    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        0.682     1.972    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.141     2.113 r  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        0.813     2.926    core_inst/i2cmaster4_inst/analogReciever2/areset
    Placement     SLICE_X34Y95         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever2/waitCount_reg[30]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.579     1.543    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         0.961     2.532    core_inst/i2cmaster4_inst/analogReciever2/clki2c
                  SLICE_X34Y95         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever2/waitCount_reg[30]/C
                                       clock pessimism             -0.231     2.301    
                                       clock uncertainty            0.211     2.512    
                  SLICE_X34Y95         FDRE (Hold_fdre_C_R)        -0.018     2.494    core_inst/i2cmaster4_inst/analogReciever2/waitCount_reg[30]
  ---------------------------------------------------------------------------------
                                       required time                         -2.494    
                                       arrival time                           2.926    
  ---------------------------------------------------------------------------------
                                       slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/analogReciever2/waitCount_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50_i2c_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_i2c_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.141ns (14.785%)  route 0.813ns (85.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.531     1.264    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        0.682     1.972    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.141     2.113 r  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        0.813     2.926    core_inst/i2cmaster4_inst/analogReciever2/areset
    Placement     SLICE_X34Y95         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever2/waitCount_reg[31]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.579     1.543    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         0.961     2.532    core_inst/i2cmaster4_inst/analogReciever2/clki2c
                  SLICE_X34Y95         FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever2/waitCount_reg[31]/C
                                       clock pessimism             -0.231     2.301    
                                       clock uncertainty            0.211     2.512    
                  SLICE_X34Y95         FDRE (Hold_fdre_C_R)        -0.018     2.494    core_inst/i2cmaster4_inst/analogReciever2/waitCount_reg[31]
  ---------------------------------------------------------------------------------
                                       required time                         -2.494    
                                       arrival time                           2.926    
  ---------------------------------------------------------------------------------
                                       slack                                  0.431    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50_i2c_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_i2c_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.141ns (14.949%)  route 0.802ns (85.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.471ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.531     1.264    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        0.682     1.972    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.141     2.113 r  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        0.802     2.915    core_inst/i2cmaster4_inst/analogReciever1/areset
    Placement     SLICE_X14Y100        FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[14]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.579     1.543    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         0.900     2.471    core_inst/i2cmaster4_inst/analogReciever1/clki2c
                  SLICE_X14Y100        FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[14]/C
                                       clock pessimism             -0.231     2.240    
                                       clock uncertainty            0.211     2.451    
                  SLICE_X14Y100        FDRE (Hold_fdre_C_R)         0.009     2.460    core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[14]
  ---------------------------------------------------------------------------------
                                       required time                         -2.460    
                                       arrival time                           2.915    
  ---------------------------------------------------------------------------------
                                       slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50_i2c_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_i2c_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.141ns (14.949%)  route 0.802ns (85.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.471ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.531     1.264    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        0.682     1.972    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.141     2.113 r  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        0.802     2.915    core_inst/i2cmaster4_inst/analogReciever1/areset
    Placement     SLICE_X14Y100        FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[17]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.579     1.543    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         0.900     2.471    core_inst/i2cmaster4_inst/analogReciever1/clki2c
                  SLICE_X14Y100        FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[17]/C
                                       clock pessimism             -0.231     2.240    
                                       clock uncertainty            0.211     2.451    
                  SLICE_X14Y100        FDRE (Hold_fdre_C_R)         0.009     2.460    core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[17]
  ---------------------------------------------------------------------------------
                                       required time                         -2.460    
                                       arrival time                           2.915    
  ---------------------------------------------------------------------------------
                                       slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50_i2c_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_i2c_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.141ns (14.949%)  route 0.802ns (85.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.471ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.531     1.264    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        0.682     1.972    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.141     2.113 r  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        0.802     2.915    core_inst/i2cmaster4_inst/analogReciever1/areset
    Placement     SLICE_X14Y100        FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[18]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.579     1.543    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         0.900     2.471    core_inst/i2cmaster4_inst/analogReciever1/clki2c
                  SLICE_X14Y100        FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[18]/C
                                       clock pessimism             -0.231     2.240    
                                       clock uncertainty            0.211     2.451    
                  SLICE_X14Y100        FDRE (Hold_fdre_C_R)         0.009     2.460    core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[18]
  ---------------------------------------------------------------------------------
                                       required time                         -2.460    
                                       arrival time                           2.915    
  ---------------------------------------------------------------------------------
                                       slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50_i2c_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_i2c_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.141ns (14.949%)  route 0.802ns (85.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.471ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.531     1.264    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        0.682     1.972    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.141     2.113 r  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        0.802     2.915    core_inst/i2cmaster4_inst/analogReciever1/areset
    Placement     SLICE_X14Y100        FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[19]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.579     1.543    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         0.900     2.471    core_inst/i2cmaster4_inst/analogReciever1/clki2c
                  SLICE_X14Y100        FDRE                                         r  core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[19]/C
                                       clock pessimism             -0.231     2.240    
                                       clock uncertainty            0.211     2.451    
                  SLICE_X14Y100        FDRE (Hold_fdre_C_R)         0.009     2.460    core_inst/i2cmaster4_inst/analogReciever1/waitCount_reg[19]
  ---------------------------------------------------------------------------------
                                       required time                         -2.460    
                                       arrival time                           2.915    
  ---------------------------------------------------------------------------------
                                       slack                                  0.455    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50_i2c_mmcm_out
  To Clock:  clk_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        4.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.405ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 core_inst/i2cmaster4_inst/fifo_comp/FSM_onehot_mcontrol_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_50_i2c_mmcm_out rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 0.704ns (25.983%)  route 2.005ns (74.017%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.271ns = ( 14.271 - 8.000 ) 
    Source Clock Delay      (SCD):    6.637ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233     2.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.088     2.796 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.808     4.605    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.936     6.637    core_inst/i2cmaster4_inst/fifo_comp/clki2c
                  SLICE_X25Y90         FDCE                                         r  core_inst/i2cmaster4_inst/fifo_comp/FSM_onehot_mcontrol_state_reg[9]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X25Y90         FDCE (Prop_fdce_C_Q)         0.456     7.093 r  core_inst/i2cmaster4_inst/fifo_comp/FSM_onehot_mcontrol_state_reg[9]/Q
                                       net (fo=4, routed)           1.020     8.113    core_inst/i2cmaster4_inst/fifo_comp/FSM_onehot_mcontrol_state_reg_n_0_[9]
    New           SLICE_X24Y88                                                      r  core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state[0]_i_3/I1
    New           SLICE_X24Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.237 r  core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state[0]_i_3/O
                                       net (fo=1, routed)           0.985     9.222    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/FSM_sequential_ocontrol_state_reg[0]
    Placement     SLICE_X25Y88                                                      r  core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/FSM_sequential_ocontrol_state[0]_i_1__0/I1
    Routing       SLICE_X25Y88         LUT6 (Prop_lut6_I1_O)        0.124     9.346 r  core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/FSM_sequential_ocontrol_state[0]_i_1__0/O
                                       net (fo=1, routed)           0.000     9.346    core_inst/i2cmaster4_inst/fifo_comp/next_ocontrol_state[0]
    Routing       SLICE_X25Y88         FDCE                                         r  core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_mmcm_out rise edge)
                                                                    8.000     8.000 r  
                  R4                                                0.000     8.000 r  clk (IN)
                                       net (fo=0)                   0.000     8.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    10.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    10.650 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.723    12.373    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.464 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.807    14.271    core_inst/i2cmaster4_inst/fifo_comp/aclk
                  SLICE_X25Y88         FDCE                                         r  core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state_reg[0]/C
                                       clock pessimism              0.147    14.417    
                                       clock uncertainty           -0.211    14.206    
                  SLICE_X25Y88         FDCE (Setup_fdce_C_D)        0.029    14.235    core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         14.235    
                                       arrival time                          -9.346    
  ---------------------------------------------------------------------------------
                                       slack                                  4.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 core_inst/i2cmaster4_inst/fifo_comp/FSM_onehot_mcontrol_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_50_i2c_mmcm_out rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.231ns (22.374%)  route 0.801ns (77.626%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.531     1.264    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         0.687     1.977    core_inst/i2cmaster4_inst/fifo_comp/clki2c
                  SLICE_X25Y90         FDCE                                         r  core_inst/i2cmaster4_inst/fifo_comp/FSM_onehot_mcontrol_state_reg[9]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X25Y90         FDCE (Prop_fdce_C_Q)         0.141     2.118 r  core_inst/i2cmaster4_inst/fifo_comp/FSM_onehot_mcontrol_state_reg[9]/Q
                                       net (fo=4, routed)           0.474     2.593    core_inst/i2cmaster4_inst/fifo_comp/FSM_onehot_mcontrol_state_reg_n_0_[9]
    New           SLICE_X24Y88                                                      r  core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state[0]_i_3/I1
    New           SLICE_X24Y88         LUT6 (Prop_lut6_I1_O)        0.045     2.638 r  core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state[0]_i_3/O
                                       net (fo=1, routed)           0.327     2.965    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/FSM_sequential_ocontrol_state_reg[0]
    Placement     SLICE_X25Y88                                                      r  core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/FSM_sequential_ocontrol_state[0]_i_1__0/I1
    Routing       SLICE_X25Y88         LUT6 (Prop_lut6_I1_O)        0.045     3.010 r  core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/FSM_sequential_ocontrol_state[0]_i_1__0/O
                                       net (fo=1, routed)           0.000     3.010    core_inst/i2cmaster4_inst/fifo_comp/next_ocontrol_state[0]
    Routing       SLICE_X25Y88         FDCE                                         r  core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.579     1.543    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        0.962     2.533    core_inst/i2cmaster4_inst/fifo_comp/aclk
                  SLICE_X25Y88         FDCE                                         r  core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state_reg[0]/C
                                       clock pessimism             -0.231     2.302    
                                       clock uncertainty            0.211     2.513    
                  SLICE_X25Y88         FDCE (Hold_fdce_C_D)         0.091     2.604    core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -2.604    
                                       arrival time                           3.010    
  ---------------------------------------------------------------------------------
                                       slack                                  0.405    





---------------------------------------------------------------------------------------------------
From Clock:  phy_rx_clk
  To Clock:  clk_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        6.523ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.523ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.419ns  (logic 0.456ns (32.146%)  route 0.963ns (67.854%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X3Y81                                       0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[0]/C
    Routing       SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[0]/Q
                                       net (fo=1, routed)           0.963     1.419    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[0]
    Routing       SLICE_X2Y77          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    8.000     8.000    
                  SLICE_X2Y77          FDRE (Setup_fdre_C_D)       -0.058     7.942    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          7.942    
                                       arrival time                          -1.419    
  ---------------------------------------------------------------------------------
                                       slack                                  6.523    

Slack (MET) :             6.550ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.369ns  (logic 0.456ns (33.301%)  route 0.913ns (66.699%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X3Y80                                       0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[4]/C
    Routing       SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[4]/Q
                                       net (fo=1, routed)           0.913     1.369    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[4]
    Routing       SLICE_X3Y77          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    8.000     8.000    
                  SLICE_X3Y77          FDRE (Setup_fdre_C_D)       -0.081     7.919    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                          7.919    
                                       arrival time                          -1.369    
  ---------------------------------------------------------------------------------
                                       slack                                  6.550    

Slack (MET) :             6.647ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.295ns  (logic 0.456ns (35.215%)  route 0.839ns (64.785%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X3Y81                                       0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[8]/C
    Routing       SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[8]/Q
                                       net (fo=1, routed)           0.839     1.295    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[8]
    Routing       SLICE_X3Y77          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[8]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    8.000     8.000    
                  SLICE_X3Y77          FDRE (Setup_fdre_C_D)       -0.058     7.942    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[8]
  ---------------------------------------------------------------------------------
                                       required time                          7.942    
                                       arrival time                          -1.295    
  ---------------------------------------------------------------------------------
                                       slack                                  6.647    

Slack (MET) :             6.677ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.264ns  (logic 0.456ns (36.089%)  route 0.808ns (63.911%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X3Y81                                       0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[10]/C
    Routing       SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[10]/Q
                                       net (fo=1, routed)           0.808     1.264    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[10]
    Routing       SLICE_X2Y77          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[10]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    8.000     8.000    
                  SLICE_X2Y77          FDRE (Setup_fdre_C_D)       -0.059     7.941    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[10]
  ---------------------------------------------------------------------------------
                                       required time                          7.941    
                                       arrival time                          -1.264    
  ---------------------------------------------------------------------------------
                                       slack                                  6.677    

Slack (MET) :             6.692ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.261ns  (logic 0.456ns (36.168%)  route 0.805ns (63.832%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X1Y81                                       0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg/C
    Routing       SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg/Q
                                       net (fo=4, routed)           0.805     1.261    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg_n_0
    Routing       SLICE_X0Y80          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    8.000     8.000    
                  SLICE_X0Y80          FDRE (Setup_fdre_C_D)       -0.047     7.953    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg
  ---------------------------------------------------------------------------------
                                       required time                          7.953    
                                       arrival time                          -1.261    
  ---------------------------------------------------------------------------------
                                       slack                                  6.692    

Slack (MET) :             6.748ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.191ns  (logic 0.456ns (38.291%)  route 0.735ns (61.709%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X1Y80                                       0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[2]/C
    Routing       SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[2]/Q
                                       net (fo=1, routed)           0.735     1.191    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[2]
    Routing       SLICE_X1Y77          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    8.000     8.000    
                  SLICE_X1Y77          FDRE (Setup_fdre_C_D)       -0.061     7.939    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          7.939    
                                       arrival time                          -1.191    
  ---------------------------------------------------------------------------------
                                       slack                                  6.748    

Slack (MET) :             6.800ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.133ns  (logic 0.456ns (40.262%)  route 0.677ns (59.738%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X3Y81                                       0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[3]/C
    Routing       SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[3]/Q
                                       net (fo=1, routed)           0.677     1.133    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[3]
    Routing       SLICE_X3Y77          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    8.000     8.000    
                  SLICE_X3Y77          FDRE (Setup_fdre_C_D)       -0.067     7.933    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          7.933    
                                       arrival time                          -1.133    
  ---------------------------------------------------------------------------------
                                       slack                                  6.800    

Slack (MET) :             6.811ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.122ns  (logic 0.456ns (40.639%)  route 0.666ns (59.361%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X1Y81                                       0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[12]/C
    Routing       SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[12]/Q
                                       net (fo=1, routed)           0.666     1.122    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[12]
    Routing       SLICE_X1Y77          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[12]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    8.000     8.000    
                  SLICE_X1Y77          FDRE (Setup_fdre_C_D)       -0.067     7.933    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[12]
  ---------------------------------------------------------------------------------
                                       required time                          7.933    
                                       arrival time                          -1.122    
  ---------------------------------------------------------------------------------
                                       slack                                  6.811    

Slack (MET) :             6.823ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.907ns  (logic 0.419ns (46.198%)  route 0.488ns (53.802%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X5Y75                                       0.000     0.000 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[2]/C
    Routing       SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[2]/Q
                                       net (fo=2, routed)           0.488     0.907    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale[2]
    Routing       SLICE_X3Y75          FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_sync_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    8.000     8.000    
                  SLICE_X3Y75          FDRE (Setup_fdre_C_D)       -0.270     7.730    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_sync_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          7.730    
                                       arrival time                          -0.907    
  ---------------------------------------------------------------------------------
                                       slack                                  6.823    

Slack (MET) :             6.838ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.117ns  (logic 0.456ns (40.818%)  route 0.661ns (59.182%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X3Y80                                       0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[9]/C
    Routing       SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[9]/Q
                                       net (fo=1, routed)           0.661     1.117    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[9]
    Routing       SLICE_X2Y78          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[9]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    8.000     8.000    
                  SLICE_X2Y78          FDRE (Setup_fdre_C_D)       -0.045     7.955    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[9]
  ---------------------------------------------------------------------------------
                                       required time                          7.955    
                                       arrival time                          -1.117    
  ---------------------------------------------------------------------------------
                                       slack                                  6.838    





---------------------------------------------------------------------------------------------------
From Clock:  clk_mmcm_out
  To Clock:  phy_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.407ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.407ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.500ns  (logic 0.456ns (30.408%)  route 1.044ns (69.592%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y77                                       0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/C
    Routing       SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                                       net (fo=2, routed)           1.044     1.500    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[3]
    Routing       SLICE_X4Y78          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    8.000     8.000    
                  SLICE_X4Y78          FDRE (Setup_fdre_C_D)       -0.093     7.907    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          7.907    
                                       arrival time                          -1.500    
  ---------------------------------------------------------------------------------
                                       slack                                  6.407    

Slack (MET) :             6.435ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.297ns  (logic 0.419ns (32.318%)  route 0.878ns (67.682%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y77                                       0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
    Routing       SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                                       net (fo=2, routed)           0.878     1.297    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[4]
    Routing       SLICE_X5Y76          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    8.000     8.000    
                  SLICE_X5Y76          FDRE (Setup_fdre_C_D)       -0.268     7.732    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                          7.732    
                                       arrival time                          -1.297    
  ---------------------------------------------------------------------------------
                                       slack                                  6.435    

Slack (MET) :             6.554ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.353ns  (logic 0.456ns (33.709%)  route 0.897ns (66.291%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X5Y77                                       0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[11]/C
    Routing       SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[11]/Q
                                       net (fo=2, routed)           0.897     1.353    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[11]
    Routing       SLICE_X5Y76          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[11]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    8.000     8.000    
                  SLICE_X5Y76          FDRE (Setup_fdre_C_D)       -0.093     7.907    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[11]
  ---------------------------------------------------------------------------------
                                       required time                          7.907    
                                       arrival time                          -1.353    
  ---------------------------------------------------------------------------------
                                       slack                                  6.554    

Slack (MET) :             6.641ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/mii_select_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.312ns  (logic 0.456ns (34.758%)  route 0.856ns (65.242%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X1Y75                                       0.000     0.000 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/mii_select_reg_reg/C
    Routing       SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/mii_select_reg_reg/Q
                                       net (fo=3, routed)           0.856     1.312    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/mii_select_reg
    Routing       SLICE_X2Y86          FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_sync_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    8.000     8.000    
                  SLICE_X2Y86          FDRE (Setup_fdre_C_D)       -0.047     7.953    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_sync_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          7.953    
                                       arrival time                          -1.312    
  ---------------------------------------------------------------------------------
                                       slack                                  6.641    

Slack (MET) :             6.673ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.108ns  (logic 0.419ns (37.832%)  route 0.689ns (62.168%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X0Y80                                       0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
    Routing       SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/Q
                                       net (fo=2, routed)           0.689     1.108    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg
    Routing       SLICE_X0Y81          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    8.000     8.000    
                  SLICE_X0Y81          FDRE (Setup_fdre_C_D)       -0.219     7.781    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg
  ---------------------------------------------------------------------------------
                                       required time                          7.781    
                                       arrival time                          -1.108    
  ---------------------------------------------------------------------------------
                                       slack                                  6.673    

Slack (MET) :             6.694ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.041ns  (logic 0.419ns (40.246%)  route 0.622ns (59.754%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y77                                       0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
    Routing       SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/Q
                                       net (fo=2, routed)           0.622     1.041    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[8]
    Routing       SLICE_X3Y78          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    8.000     8.000    
                  SLICE_X3Y78          FDRE (Setup_fdre_C_D)       -0.265     7.735    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]
  ---------------------------------------------------------------------------------
                                       required time                          7.735    
                                       arrival time                          -1.041    
  ---------------------------------------------------------------------------------
                                       slack                                  6.694    

Slack (MET) :             6.709ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.198ns  (logic 0.456ns (38.067%)  route 0.742ns (61.933%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y77                                       0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/C
    Routing       SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                                       net (fo=2, routed)           0.742     1.198    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[5]
    Routing       SLICE_X3Y78          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    8.000     8.000    
                  SLICE_X3Y78          FDRE (Setup_fdre_C_D)       -0.093     7.907    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                          7.907    
                                       arrival time                          -1.198    
  ---------------------------------------------------------------------------------
                                       slack                                  6.709    

Slack (MET) :             6.716ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.019ns  (logic 0.419ns (41.134%)  route 0.600ns (58.866%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y77                                       0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/C
    Routing       SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/Q
                                       net (fo=2, routed)           0.600     1.019    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[6]
    Routing       SLICE_X3Y78          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    8.000     8.000    
                  SLICE_X3Y78          FDRE (Setup_fdre_C_D)       -0.265     7.735    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                          7.735    
                                       arrival time                          -1.019    
  ---------------------------------------------------------------------------------
                                       slack                                  6.716    

Slack (MET) :             6.809ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.098ns  (logic 0.456ns (41.532%)  route 0.642ns (58.468%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X5Y77                                       0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/C
    Routing       SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                                       net (fo=2, routed)           0.642     1.098    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[1]
    Routing       SLICE_X4Y78          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    8.000     8.000    
                  SLICE_X4Y78          FDRE (Setup_fdre_C_D)       -0.093     7.907    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                          7.907    
                                       arrival time                          -1.098    
  ---------------------------------------------------------------------------------
                                       slack                                  6.809    

Slack (MET) :             6.833ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.899ns  (logic 0.419ns (46.607%)  route 0.480ns (53.393%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X5Y77                                       0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/C
    Routing       SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                                       net (fo=2, routed)           0.480     0.899    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[2]
    Routing       SLICE_X3Y78          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    8.000     8.000    
                  SLICE_X3Y78          FDRE (Setup_fdre_C_D)       -0.268     7.732    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          7.732    
                                       arrival time                          -0.899    
  ---------------------------------------------------------------------------------
                                       slack                                  6.833    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50_i2c_mmcm_out
  To Clock:  clk_50_i2c_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack       34.869ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.869ns  (required time - arrival time)
  Source:                 core_inst/i2cmaster4_inst/fifo_comp/FSM_onehot_mcontrol_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                            (recovery check against rising-edge clock clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_50_i2c_mmcm_out rise@40.000ns - clk_50_i2c_mmcm_out rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.580ns (21.670%)  route 2.096ns (78.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.316ns = ( 46.316 - 40.000 ) 
    Source Clock Delay      (SCD):    6.637ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233     2.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.088     2.796 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.808     4.605    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.936     6.637    core_inst/i2cmaster4_inst/fifo_comp/clki2c
                  SLICE_X27Y90         FDCE                                         r  core_inst/i2cmaster4_inst/fifo_comp/FSM_onehot_mcontrol_state_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X27Y90         FDCE (Prop_fdce_C_Q)         0.456     7.093 f  core_inst/i2cmaster4_inst/fifo_comp/FSM_onehot_mcontrol_state_reg[4]/Q
                                       net (fo=2, routed)           1.072     8.165    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/D[4]
    Routing       SLICE_X27Y91                                                      f  core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2/I3
    Routing       SLICE_X27Y91         LUT6 (Prop_lut6_I3_O)        0.124     8.289 f  core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2/O
                                       net (fo=1, routed)           1.025     9.314    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/fifo_reset
    Routing       RAMB36_X1Y17         FIFO36E1                                     f  core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                   40.000    40.000 r  
                  R4                                                0.000    40.000 r  clk (IN)
                                       net (fo=0)                   0.000    40.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    42.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.083    42.650 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.723    44.373    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    44.464 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.852    46.316    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/clki2c
                  RAMB36_X1Y17         FIFO36E1                                     r  core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                                       clock pessimism              0.325    46.641    
                                       clock uncertainty           -0.091    46.550    
                  RAMB36_X1Y17         FIFO36E1 (Recov_fifo36e1_WRCLK_RST)
                                                                   -2.368    44.182    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  ---------------------------------------------------------------------------------
                                       required time                         44.182    
                                       arrival time                          -9.314    
  ---------------------------------------------------------------------------------
                                       slack                                 34.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.264ns  (arrival time - required time)
  Source:                 core_inst/i2cmaster4_inst/fifo_comp/FSM_onehot_mcontrol_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                            (removal check against rising-edge clock clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_i2c_mmcm_out rise@0.000ns - clk_50_i2c_mmcm_out rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.186ns (24.636%)  route 0.569ns (75.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.519ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.531     1.264    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         0.685     1.975    core_inst/i2cmaster4_inst/fifo_comp/clki2c
                  SLICE_X28Y91         FDCE                                         r  core_inst/i2cmaster4_inst/fifo_comp/FSM_onehot_mcontrol_state_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X28Y91         FDCE (Prop_fdce_C_Q)         0.141     2.116 f  core_inst/i2cmaster4_inst/fifo_comp/FSM_onehot_mcontrol_state_reg[1]/Q
                                       net (fo=2, routed)           0.125     2.242    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/D[1]
    Routing       SLICE_X27Y91                                                      f  core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2/I5
    Routing       SLICE_X27Y91         LUT6 (Prop_lut6_I5_O)        0.045     2.287 f  core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2/O
                                       net (fo=1, routed)           0.444     2.730    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/fifo_reset
    Routing       RAMB36_X1Y17         FIFO36E1                                     f  core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.579     1.543    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.003     2.575    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/clki2c
                  RAMB36_X1Y17         FIFO36E1                                     r  core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                                       clock pessimism             -0.519     2.056    
                  RAMB36_X1Y17         FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                                   -0.589     1.467    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  ---------------------------------------------------------------------------------
                                       required time                         -1.467    
                                       arrival time                           2.730    
  ---------------------------------------------------------------------------------
                                       slack                                  1.264    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_mmcm_out
  To Clock:  clk_50_i2c_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.304ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/timestamp_cnt/reg_packed_sample1_reg[29]/CLR
                            (recovery check against rising-edge clock clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_50_i2c_mmcm_out rise@40.000ns - clk_mmcm_out rise@32.000ns)
  Data Path Delay:        7.095ns  (logic 0.456ns (6.427%)  route 6.639ns (93.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.283ns = ( 46.283 - 40.000 ) 
    Source Clock Delay      (SCD):    6.630ns = ( 38.630 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                   32.000    32.000 r  
                  R4                                                0.000    32.000 r  clk (IN)
                                       net (fo=0)                   0.000    32.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475    33.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233    34.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.088    34.796 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.808    36.605    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    36.701 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.929    38.630    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.456    39.086 f  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        6.639    45.725    core_inst/i2cmaster4_inst/timestamp_cnt/areset
    Placement     SLICE_X12Y98         FDCE                                         f  core_inst/i2cmaster4_inst/timestamp_cnt/reg_packed_sample1_reg[29]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                   40.000    40.000 r  
                  R4                                                0.000    40.000 r  clk (IN)
                                       net (fo=0)                   0.000    40.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    42.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.083    42.650 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.723    44.373    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    44.464 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.819    46.283    core_inst/i2cmaster4_inst/timestamp_cnt/clki2c
                  SLICE_X12Y98         FDCE                                         r  core_inst/i2cmaster4_inst/timestamp_cnt/reg_packed_sample1_reg[29]/C
                                       clock pessimism              0.147    46.429    
                                       clock uncertainty           -0.211    46.218    
                  SLICE_X12Y98         FDCE (Recov_fdce_C_CLR)     -0.319    45.899    core_inst/i2cmaster4_inst/timestamp_cnt/reg_packed_sample1_reg[29]
  ---------------------------------------------------------------------------------
                                       required time                         45.899    
                                       arrival time                         -45.725    
  ---------------------------------------------------------------------------------
                                       slack                                  0.174    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/timestamp_cnt/out_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_50_i2c_mmcm_out rise@40.000ns - clk_mmcm_out rise@32.000ns)
  Data Path Delay:        7.081ns  (logic 0.456ns (6.439%)  route 6.625ns (93.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.280ns = ( 46.280 - 40.000 ) 
    Source Clock Delay      (SCD):    6.630ns = ( 38.630 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                   32.000    32.000 r  
                  R4                                                0.000    32.000 r  clk (IN)
                                       net (fo=0)                   0.000    32.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475    33.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233    34.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.088    34.796 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.808    36.605    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    36.701 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.929    38.630    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.456    39.086 f  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        6.625    45.711    core_inst/i2cmaster4_inst/timestamp_cnt/areset
    Placement     SLICE_X12Y90         FDCE                                         f  core_inst/i2cmaster4_inst/timestamp_cnt/out_data_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                   40.000    40.000 r  
                  R4                                                0.000    40.000 r  clk (IN)
                                       net (fo=0)                   0.000    40.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    42.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.083    42.650 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.723    44.373    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    44.464 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.816    46.280    core_inst/i2cmaster4_inst/timestamp_cnt/clki2c
                  SLICE_X12Y90         FDCE                                         r  core_inst/i2cmaster4_inst/timestamp_cnt/out_data_reg[0]/C
                                       clock pessimism              0.147    46.426    
                                       clock uncertainty           -0.211    46.215    
                  SLICE_X12Y90         FDCE (Recov_fdce_C_CLR)     -0.319    45.896    core_inst/i2cmaster4_inst/timestamp_cnt/out_data_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         45.896    
                                       arrival time                         -45.711    
  ---------------------------------------------------------------------------------
                                       slack                                  0.185    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/timestamp_cnt/out_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_50_i2c_mmcm_out rise@40.000ns - clk_mmcm_out rise@32.000ns)
  Data Path Delay:        7.081ns  (logic 0.456ns (6.439%)  route 6.625ns (93.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.280ns = ( 46.280 - 40.000 ) 
    Source Clock Delay      (SCD):    6.630ns = ( 38.630 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                   32.000    32.000 r  
                  R4                                                0.000    32.000 r  clk (IN)
                                       net (fo=0)                   0.000    32.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475    33.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233    34.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.088    34.796 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.808    36.605    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    36.701 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.929    38.630    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.456    39.086 f  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        6.625    45.711    core_inst/i2cmaster4_inst/timestamp_cnt/areset
    Placement     SLICE_X12Y90         FDCE                                         f  core_inst/i2cmaster4_inst/timestamp_cnt/out_data_reg[3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                   40.000    40.000 r  
                  R4                                                0.000    40.000 r  clk (IN)
                                       net (fo=0)                   0.000    40.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    42.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.083    42.650 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.723    44.373    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    44.464 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.816    46.280    core_inst/i2cmaster4_inst/timestamp_cnt/clki2c
                  SLICE_X12Y90         FDCE                                         r  core_inst/i2cmaster4_inst/timestamp_cnt/out_data_reg[3]/C
                                       clock pessimism              0.147    46.426    
                                       clock uncertainty           -0.211    46.215    
                  SLICE_X12Y90         FDCE (Recov_fdce_C_CLR)     -0.319    45.896    core_inst/i2cmaster4_inst/timestamp_cnt/out_data_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         45.896    
                                       arrival time                         -45.711    
  ---------------------------------------------------------------------------------
                                       slack                                  0.185    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/timestamp_cnt/out_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_50_i2c_mmcm_out rise@40.000ns - clk_mmcm_out rise@32.000ns)
  Data Path Delay:        7.081ns  (logic 0.456ns (6.439%)  route 6.625ns (93.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.280ns = ( 46.280 - 40.000 ) 
    Source Clock Delay      (SCD):    6.630ns = ( 38.630 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                   32.000    32.000 r  
                  R4                                                0.000    32.000 r  clk (IN)
                                       net (fo=0)                   0.000    32.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475    33.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233    34.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.088    34.796 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.808    36.605    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    36.701 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.929    38.630    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.456    39.086 f  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        6.625    45.711    core_inst/i2cmaster4_inst/timestamp_cnt/areset
    Placement     SLICE_X12Y90         FDCE                                         f  core_inst/i2cmaster4_inst/timestamp_cnt/out_data_reg[4]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                   40.000    40.000 r  
                  R4                                                0.000    40.000 r  clk (IN)
                                       net (fo=0)                   0.000    40.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    42.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.083    42.650 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.723    44.373    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    44.464 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.816    46.280    core_inst/i2cmaster4_inst/timestamp_cnt/clki2c
                  SLICE_X12Y90         FDCE                                         r  core_inst/i2cmaster4_inst/timestamp_cnt/out_data_reg[4]/C
                                       clock pessimism              0.147    46.426    
                                       clock uncertainty           -0.211    46.215    
                  SLICE_X12Y90         FDCE (Recov_fdce_C_CLR)     -0.319    45.896    core_inst/i2cmaster4_inst/timestamp_cnt/out_data_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         45.896    
                                       arrival time                         -45.711    
  ---------------------------------------------------------------------------------
                                       slack                                  0.185    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/timestamp_cnt/out_data_reg[8]/CLR
                            (recovery check against rising-edge clock clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_50_i2c_mmcm_out rise@40.000ns - clk_mmcm_out rise@32.000ns)
  Data Path Delay:        7.081ns  (logic 0.456ns (6.439%)  route 6.625ns (93.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.280ns = ( 46.280 - 40.000 ) 
    Source Clock Delay      (SCD):    6.630ns = ( 38.630 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                   32.000    32.000 r  
                  R4                                                0.000    32.000 r  clk (IN)
                                       net (fo=0)                   0.000    32.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475    33.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233    34.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.088    34.796 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.808    36.605    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    36.701 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.929    38.630    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.456    39.086 f  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        6.625    45.711    core_inst/i2cmaster4_inst/timestamp_cnt/areset
    Placement     SLICE_X12Y90         FDCE                                         f  core_inst/i2cmaster4_inst/timestamp_cnt/out_data_reg[8]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                   40.000    40.000 r  
                  R4                                                0.000    40.000 r  clk (IN)
                                       net (fo=0)                   0.000    40.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    42.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.083    42.650 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.723    44.373    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    44.464 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.816    46.280    core_inst/i2cmaster4_inst/timestamp_cnt/clki2c
                  SLICE_X12Y90         FDCE                                         r  core_inst/i2cmaster4_inst/timestamp_cnt/out_data_reg[8]/C
                                       clock pessimism              0.147    46.426    
                                       clock uncertainty           -0.211    46.215    
                  SLICE_X12Y90         FDCE (Recov_fdce_C_CLR)     -0.319    45.896    core_inst/i2cmaster4_inst/timestamp_cnt/out_data_reg[8]
  ---------------------------------------------------------------------------------
                                       required time                         45.896    
                                       arrival time                         -45.711    
  ---------------------------------------------------------------------------------
                                       slack                                  0.185    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/timestamp_cnt/reg_packed_sample0_reg[10]/CLR
                            (recovery check against rising-edge clock clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_50_i2c_mmcm_out rise@40.000ns - clk_mmcm_out rise@32.000ns)
  Data Path Delay:        6.982ns  (logic 0.456ns (6.531%)  route 6.526ns (93.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.282ns = ( 46.282 - 40.000 ) 
    Source Clock Delay      (SCD):    6.630ns = ( 38.630 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                   32.000    32.000 r  
                  R4                                                0.000    32.000 r  clk (IN)
                                       net (fo=0)                   0.000    32.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475    33.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233    34.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.088    34.796 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.808    36.605    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    36.701 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.929    38.630    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.456    39.086 f  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        6.526    45.612    core_inst/i2cmaster4_inst/timestamp_cnt/areset
    Placement     SLICE_X15Y93         FDCE                                         f  core_inst/i2cmaster4_inst/timestamp_cnt/reg_packed_sample0_reg[10]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                   40.000    40.000 r  
                  R4                                                0.000    40.000 r  clk (IN)
                                       net (fo=0)                   0.000    40.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    42.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.083    42.650 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.723    44.373    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    44.464 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.818    46.282    core_inst/i2cmaster4_inst/timestamp_cnt/clki2c
                  SLICE_X15Y93         FDCE                                         r  core_inst/i2cmaster4_inst/timestamp_cnt/reg_packed_sample0_reg[10]/C
                                       clock pessimism              0.147    46.428    
                                       clock uncertainty           -0.211    46.217    
                  SLICE_X15Y93         FDCE (Recov_fdce_C_CLR)     -0.405    45.812    core_inst/i2cmaster4_inst/timestamp_cnt/reg_packed_sample0_reg[10]
  ---------------------------------------------------------------------------------
                                       required time                         45.812    
                                       arrival time                         -45.612    
  ---------------------------------------------------------------------------------
                                       slack                                  0.200    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/timestamp_cnt/reg_packed_sample0_reg[12]/CLR
                            (recovery check against rising-edge clock clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_50_i2c_mmcm_out rise@40.000ns - clk_mmcm_out rise@32.000ns)
  Data Path Delay:        6.982ns  (logic 0.456ns (6.531%)  route 6.526ns (93.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.282ns = ( 46.282 - 40.000 ) 
    Source Clock Delay      (SCD):    6.630ns = ( 38.630 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                   32.000    32.000 r  
                  R4                                                0.000    32.000 r  clk (IN)
                                       net (fo=0)                   0.000    32.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475    33.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233    34.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.088    34.796 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.808    36.605    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    36.701 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.929    38.630    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.456    39.086 f  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        6.526    45.612    core_inst/i2cmaster4_inst/timestamp_cnt/areset
    Placement     SLICE_X15Y93         FDCE                                         f  core_inst/i2cmaster4_inst/timestamp_cnt/reg_packed_sample0_reg[12]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                   40.000    40.000 r  
                  R4                                                0.000    40.000 r  clk (IN)
                                       net (fo=0)                   0.000    40.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    42.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.083    42.650 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.723    44.373    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    44.464 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.818    46.282    core_inst/i2cmaster4_inst/timestamp_cnt/clki2c
                  SLICE_X15Y93         FDCE                                         r  core_inst/i2cmaster4_inst/timestamp_cnt/reg_packed_sample0_reg[12]/C
                                       clock pessimism              0.147    46.428    
                                       clock uncertainty           -0.211    46.217    
                  SLICE_X15Y93         FDCE (Recov_fdce_C_CLR)     -0.405    45.812    core_inst/i2cmaster4_inst/timestamp_cnt/reg_packed_sample0_reg[12]
  ---------------------------------------------------------------------------------
                                       required time                         45.812    
                                       arrival time                         -45.612    
  ---------------------------------------------------------------------------------
                                       slack                                  0.200    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/timestamp_cnt/reg_packed_sample0_reg[16]/CLR
                            (recovery check against rising-edge clock clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_50_i2c_mmcm_out rise@40.000ns - clk_mmcm_out rise@32.000ns)
  Data Path Delay:        6.982ns  (logic 0.456ns (6.531%)  route 6.526ns (93.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.282ns = ( 46.282 - 40.000 ) 
    Source Clock Delay      (SCD):    6.630ns = ( 38.630 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                   32.000    32.000 r  
                  R4                                                0.000    32.000 r  clk (IN)
                                       net (fo=0)                   0.000    32.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475    33.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233    34.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.088    34.796 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.808    36.605    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    36.701 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.929    38.630    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.456    39.086 f  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        6.526    45.612    core_inst/i2cmaster4_inst/timestamp_cnt/areset
    Placement     SLICE_X15Y93         FDCE                                         f  core_inst/i2cmaster4_inst/timestamp_cnt/reg_packed_sample0_reg[16]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                   40.000    40.000 r  
                  R4                                                0.000    40.000 r  clk (IN)
                                       net (fo=0)                   0.000    40.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    42.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.083    42.650 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.723    44.373    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    44.464 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.818    46.282    core_inst/i2cmaster4_inst/timestamp_cnt/clki2c
                  SLICE_X15Y93         FDCE                                         r  core_inst/i2cmaster4_inst/timestamp_cnt/reg_packed_sample0_reg[16]/C
                                       clock pessimism              0.147    46.428    
                                       clock uncertainty           -0.211    46.217    
                  SLICE_X15Y93         FDCE (Recov_fdce_C_CLR)     -0.405    45.812    core_inst/i2cmaster4_inst/timestamp_cnt/reg_packed_sample0_reg[16]
  ---------------------------------------------------------------------------------
                                       required time                         45.812    
                                       arrival time                         -45.612    
  ---------------------------------------------------------------------------------
                                       slack                                  0.200    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/timestamp_cnt/reg_packed_sample0_reg[17]/CLR
                            (recovery check against rising-edge clock clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_50_i2c_mmcm_out rise@40.000ns - clk_mmcm_out rise@32.000ns)
  Data Path Delay:        6.982ns  (logic 0.456ns (6.531%)  route 6.526ns (93.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.282ns = ( 46.282 - 40.000 ) 
    Source Clock Delay      (SCD):    6.630ns = ( 38.630 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                   32.000    32.000 r  
                  R4                                                0.000    32.000 r  clk (IN)
                                       net (fo=0)                   0.000    32.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475    33.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233    34.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.088    34.796 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.808    36.605    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    36.701 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.929    38.630    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.456    39.086 f  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        6.526    45.612    core_inst/i2cmaster4_inst/timestamp_cnt/areset
    Placement     SLICE_X15Y93         FDCE                                         f  core_inst/i2cmaster4_inst/timestamp_cnt/reg_packed_sample0_reg[17]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                   40.000    40.000 r  
                  R4                                                0.000    40.000 r  clk (IN)
                                       net (fo=0)                   0.000    40.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    42.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.083    42.650 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.723    44.373    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    44.464 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.818    46.282    core_inst/i2cmaster4_inst/timestamp_cnt/clki2c
                  SLICE_X15Y93         FDCE                                         r  core_inst/i2cmaster4_inst/timestamp_cnt/reg_packed_sample0_reg[17]/C
                                       clock pessimism              0.147    46.428    
                                       clock uncertainty           -0.211    46.217    
                  SLICE_X15Y93         FDCE (Recov_fdce_C_CLR)     -0.405    45.812    core_inst/i2cmaster4_inst/timestamp_cnt/reg_packed_sample0_reg[17]
  ---------------------------------------------------------------------------------
                                       required time                         45.812    
                                       arrival time                         -45.612    
  ---------------------------------------------------------------------------------
                                       slack                                  0.200    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/timestamp_cnt/reg_packed_sample0_reg[20]/CLR
                            (recovery check against rising-edge clock clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_50_i2c_mmcm_out rise@40.000ns - clk_mmcm_out rise@32.000ns)
  Data Path Delay:        6.982ns  (logic 0.456ns (6.531%)  route 6.526ns (93.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.282ns = ( 46.282 - 40.000 ) 
    Source Clock Delay      (SCD):    6.630ns = ( 38.630 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                   32.000    32.000 r  
                  R4                                                0.000    32.000 r  clk (IN)
                                       net (fo=0)                   0.000    32.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475    33.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233    34.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.088    34.796 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.808    36.605    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    36.701 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.929    38.630    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.456    39.086 f  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        6.526    45.612    core_inst/i2cmaster4_inst/timestamp_cnt/areset
    Placement     SLICE_X15Y93         FDCE                                         f  core_inst/i2cmaster4_inst/timestamp_cnt/reg_packed_sample0_reg[20]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                   40.000    40.000 r  
                  R4                                                0.000    40.000 r  clk (IN)
                                       net (fo=0)                   0.000    40.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    42.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.083    42.650 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.723    44.373    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    44.464 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.818    46.282    core_inst/i2cmaster4_inst/timestamp_cnt/clki2c
                  SLICE_X15Y93         FDCE                                         r  core_inst/i2cmaster4_inst/timestamp_cnt/reg_packed_sample0_reg[20]/C
                                       clock pessimism              0.147    46.428    
                                       clock uncertainty           -0.211    46.217    
                  SLICE_X15Y93         FDCE (Recov_fdce_C_CLR)     -0.405    45.812    core_inst/i2cmaster4_inst/timestamp_cnt/reg_packed_sample0_reg[20]
  ---------------------------------------------------------------------------------
                                       required time                         45.812    
                                       arrival time                         -45.612    
  ---------------------------------------------------------------------------------
                                       slack                                  0.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[33]/CLR
                            (removal check against rising-edge clock clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_i2c_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.141ns (18.720%)  route 0.612ns (81.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.531     1.264    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        0.682     1.972    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.141     2.113 f  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        0.612     2.726    core_inst/i2cmaster4_inst/fifo_comp/areset
    Placement     SLICE_X24Y88         FDCE                                         f  core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[33]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.579     1.543    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         0.962     2.533    core_inst/i2cmaster4_inst/fifo_comp/clki2c
                  SLICE_X24Y88         FDCE                                         r  core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[33]/C
                                       clock pessimism             -0.231     2.302    
                                       clock uncertainty            0.211     2.513    
                  SLICE_X24Y88         FDCE (Remov_fdce_C_CLR)     -0.092     2.421    core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[33]
  ---------------------------------------------------------------------------------
                                       required time                         -2.421    
                                       arrival time                           2.726    
  ---------------------------------------------------------------------------------
                                       slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[38]/CLR
                            (removal check against rising-edge clock clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_i2c_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.141ns (18.720%)  route 0.612ns (81.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.531     1.264    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        0.682     1.972    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.141     2.113 f  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        0.612     2.726    core_inst/i2cmaster4_inst/fifo_comp/areset
    Placement     SLICE_X24Y88         FDCE                                         f  core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[38]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.579     1.543    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         0.962     2.533    core_inst/i2cmaster4_inst/fifo_comp/clki2c
                  SLICE_X24Y88         FDCE                                         r  core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[38]/C
                                       clock pessimism             -0.231     2.302    
                                       clock uncertainty            0.211     2.513    
                  SLICE_X24Y88         FDCE (Remov_fdce_C_CLR)     -0.092     2.421    core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[38]
  ---------------------------------------------------------------------------------
                                       required time                         -2.421    
                                       arrival time                           2.726    
  ---------------------------------------------------------------------------------
                                       slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[40]/CLR
                            (removal check against rising-edge clock clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_i2c_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.141ns (18.720%)  route 0.612ns (81.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.531     1.264    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        0.682     1.972    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.141     2.113 f  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        0.612     2.726    core_inst/i2cmaster4_inst/fifo_comp/areset
    Placement     SLICE_X24Y88         FDCE                                         f  core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[40]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.579     1.543    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         0.962     2.533    core_inst/i2cmaster4_inst/fifo_comp/clki2c
                  SLICE_X24Y88         FDCE                                         r  core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[40]/C
                                       clock pessimism             -0.231     2.302    
                                       clock uncertainty            0.211     2.513    
                  SLICE_X24Y88         FDCE (Remov_fdce_C_CLR)     -0.092     2.421    core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[40]
  ---------------------------------------------------------------------------------
                                       required time                         -2.421    
                                       arrival time                           2.726    
  ---------------------------------------------------------------------------------
                                       slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[46]/CLR
                            (removal check against rising-edge clock clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_i2c_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.141ns (18.720%)  route 0.612ns (81.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.531     1.264    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        0.682     1.972    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.141     2.113 f  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        0.612     2.726    core_inst/i2cmaster4_inst/fifo_comp/areset
    Placement     SLICE_X24Y88         FDCE                                         f  core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[46]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.579     1.543    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         0.962     2.533    core_inst/i2cmaster4_inst/fifo_comp/clki2c
                  SLICE_X24Y88         FDCE                                         r  core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[46]/C
                                       clock pessimism             -0.231     2.302    
                                       clock uncertainty            0.211     2.513    
                  SLICE_X24Y88         FDCE (Remov_fdce_C_CLR)     -0.092     2.421    core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[46]
  ---------------------------------------------------------------------------------
                                       required time                         -2.421    
                                       arrival time                           2.726    
  ---------------------------------------------------------------------------------
                                       slack                                  0.304    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[49]/CLR
                            (removal check against rising-edge clock clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_i2c_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.141ns (17.366%)  route 0.671ns (82.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.531     1.264    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        0.682     1.972    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.141     2.113 f  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        0.671     2.784    core_inst/i2cmaster4_inst/fifo_comp/areset
    Placement     SLICE_X22Y87         FDCE                                         f  core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[49]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.579     1.543    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         0.962     2.533    core_inst/i2cmaster4_inst/fifo_comp/clki2c
                  SLICE_X22Y87         FDCE                                         r  core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[49]/C
                                       clock pessimism             -0.231     2.302    
                                       clock uncertainty            0.211     2.513    
                  SLICE_X22Y87         FDCE (Remov_fdce_C_CLR)     -0.067     2.446    core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[49]
  ---------------------------------------------------------------------------------
                                       required time                         -2.446    
                                       arrival time                           2.784    
  ---------------------------------------------------------------------------------
                                       slack                                  0.338    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/timestamp_cnt/timestamp_snap1_reg[24]/CLR
                            (removal check against rising-edge clock clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_i2c_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.141ns (16.849%)  route 0.696ns (83.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.531     1.264    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        0.682     1.972    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.141     2.113 f  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        0.696     2.809    core_inst/i2cmaster4_inst/timestamp_cnt/areset
    Placement     SLICE_X16Y96         FDCE                                         f  core_inst/i2cmaster4_inst/timestamp_cnt/timestamp_snap1_reg[24]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.579     1.543    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         0.969     2.540    core_inst/i2cmaster4_inst/timestamp_cnt/clki2c
                  SLICE_X16Y96         FDCE                                         r  core_inst/i2cmaster4_inst/timestamp_cnt/timestamp_snap1_reg[24]/C
                                       clock pessimism             -0.231     2.309    
                                       clock uncertainty            0.211     2.520    
                  SLICE_X16Y96         FDCE (Remov_fdce_C_CLR)     -0.067     2.453    core_inst/i2cmaster4_inst/timestamp_cnt/timestamp_snap1_reg[24]
  ---------------------------------------------------------------------------------
                                       required time                         -2.453    
                                       arrival time                           2.809    
  ---------------------------------------------------------------------------------
                                       slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/timestamp_cnt/timestamp_snap1_reg[27]/CLR
                            (removal check against rising-edge clock clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_i2c_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.141ns (16.849%)  route 0.696ns (83.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.531     1.264    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        0.682     1.972    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.141     2.113 f  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        0.696     2.809    core_inst/i2cmaster4_inst/timestamp_cnt/areset
    Placement     SLICE_X16Y96         FDCE                                         f  core_inst/i2cmaster4_inst/timestamp_cnt/timestamp_snap1_reg[27]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.579     1.543    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         0.969     2.540    core_inst/i2cmaster4_inst/timestamp_cnt/clki2c
                  SLICE_X16Y96         FDCE                                         r  core_inst/i2cmaster4_inst/timestamp_cnt/timestamp_snap1_reg[27]/C
                                       clock pessimism             -0.231     2.309    
                                       clock uncertainty            0.211     2.520    
                  SLICE_X16Y96         FDCE (Remov_fdce_C_CLR)     -0.067     2.453    core_inst/i2cmaster4_inst/timestamp_cnt/timestamp_snap1_reg[27]
  ---------------------------------------------------------------------------------
                                       required time                         -2.453    
                                       arrival time                           2.809    
  ---------------------------------------------------------------------------------
                                       slack                                  0.356    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[48]/CLR
                            (removal check against rising-edge clock clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_i2c_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.141ns (17.366%)  route 0.671ns (82.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.531     1.264    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        0.682     1.972    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.141     2.113 f  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        0.671     2.784    core_inst/i2cmaster4_inst/fifo_comp/areset
    Placement     SLICE_X23Y87         FDCE                                         f  core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[48]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.579     1.543    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         0.962     2.533    core_inst/i2cmaster4_inst/fifo_comp/clki2c
                  SLICE_X23Y87         FDCE                                         r  core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[48]/C
                                       clock pessimism             -0.231     2.302    
                                       clock uncertainty            0.211     2.513    
                  SLICE_X23Y87         FDCE (Remov_fdce_C_CLR)     -0.092     2.421    core_inst/i2cmaster4_inst/fifo_comp/reg_input_data_reg[48]
  ---------------------------------------------------------------------------------
                                       required time                         -2.421    
                                       arrival time                           2.784    
  ---------------------------------------------------------------------------------
                                       slack                                  0.363    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/timestamp_cnt/reg_packed_sample2_reg[22]/CLR
                            (removal check against rising-edge clock clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_i2c_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.141ns (16.849%)  route 0.696ns (83.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.531     1.264    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        0.682     1.972    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.141     2.113 f  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        0.696     2.809    core_inst/i2cmaster4_inst/timestamp_cnt/areset
    Placement     SLICE_X17Y96         FDCE                                         f  core_inst/i2cmaster4_inst/timestamp_cnt/reg_packed_sample2_reg[22]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.579     1.543    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         0.969     2.540    core_inst/i2cmaster4_inst/timestamp_cnt/clki2c
                  SLICE_X17Y96         FDCE                                         r  core_inst/i2cmaster4_inst/timestamp_cnt/reg_packed_sample2_reg[22]/C
                                       clock pessimism             -0.231     2.309    
                                       clock uncertainty            0.211     2.520    
                  SLICE_X17Y96         FDCE (Remov_fdce_C_CLR)     -0.092     2.428    core_inst/i2cmaster4_inst/timestamp_cnt/reg_packed_sample2_reg[22]
  ---------------------------------------------------------------------------------
                                       required time                         -2.428    
                                       arrival time                           2.809    
  ---------------------------------------------------------------------------------
                                       slack                                  0.381    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/timestamp_cnt/timestamp_reg[4]/CLR
                            (removal check against rising-edge clock clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_i2c_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.141ns (15.827%)  route 0.750ns (84.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.531     1.264    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        0.682     1.972    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.141     2.113 f  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        0.750     2.863    core_inst/i2cmaster4_inst/timestamp_cnt/areset
    Placement     SLICE_X14Y91         FDCE                                         f  core_inst/i2cmaster4_inst/timestamp_cnt/timestamp_reg[4]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.579     1.543    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         0.968     2.539    core_inst/i2cmaster4_inst/timestamp_cnt/clki2c
                  SLICE_X14Y91         FDCE                                         r  core_inst/i2cmaster4_inst/timestamp_cnt/timestamp_reg[4]/C
                                       clock pessimism             -0.231     2.308    
                                       clock uncertainty            0.211     2.519    
                  SLICE_X14Y91         FDCE (Remov_fdce_C_CLR)     -0.067     2.452    core_inst/i2cmaster4_inst/timestamp_cnt/timestamp_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         -2.452    
                                       arrival time                           2.863    
  ---------------------------------------------------------------------------------
                                       slack                                  0.411    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50_i2c_mmcm_out
  To Clock:  clk_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        2.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.761ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.567ns  (required time - arrival time)
  Source:                 core_inst/i2cmaster4_inst/fifo_comp/FSM_onehot_mcontrol_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_50_i2c_mmcm_out rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.580ns (21.670%)  route 2.096ns (78.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.313ns = ( 14.313 - 8.000 ) 
    Source Clock Delay      (SCD):    6.637ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233     2.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.088     2.796 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           1.808     4.605    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         1.936     6.637    core_inst/i2cmaster4_inst/fifo_comp/clki2c
                  SLICE_X27Y90         FDCE                                         r  core_inst/i2cmaster4_inst/fifo_comp/FSM_onehot_mcontrol_state_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X27Y90         FDCE (Prop_fdce_C_Q)         0.456     7.093 f  core_inst/i2cmaster4_inst/fifo_comp/FSM_onehot_mcontrol_state_reg[4]/Q
                                       net (fo=2, routed)           1.072     8.165    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/D[4]
    Routing       SLICE_X27Y91                                                      f  core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2/I3
    Routing       SLICE_X27Y91         LUT6 (Prop_lut6_I3_O)        0.124     8.289 f  core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2/O
                                       net (fo=1, routed)           1.025     9.314    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/fifo_reset
    Routing       RAMB36_X1Y17         FIFO36E1                                     f  core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_mmcm_out rise edge)
                                                                    8.000     8.000 r  
                  R4                                                0.000     8.000 r  clk (IN)
                                       net (fo=0)                   0.000     8.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    10.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    10.650 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.723    12.373    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.464 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.849    14.313    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/aclk
                  RAMB36_X1Y17         FIFO36E1                                     r  core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                                       clock pessimism              0.147    14.460    
                                       clock uncertainty           -0.211    14.249    
                  RAMB36_X1Y17         FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                                   -2.368    11.881    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  ---------------------------------------------------------------------------------
                                       required time                         11.881    
                                       arrival time                          -9.314    
  ---------------------------------------------------------------------------------
                                       slack                                  2.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 core_inst/i2cmaster4_inst/fifo_comp/FSM_onehot_mcontrol_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_i2c_mmcm_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                            (removal check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_50_i2c_mmcm_out rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.186ns (24.636%)  route 0.569ns (75.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.578ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_50_i2c_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT3
                                       net (fo=1, routed)           0.531     1.264    clk_50_i2c_mmcm_out
                  BUFGCTRL_X0Y3                                                     r  clk_50_bufg_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_50_bufg_inst/O
                                       net (fo=913, routed)         0.685     1.975    core_inst/i2cmaster4_inst/fifo_comp/clki2c
                  SLICE_X28Y91         FDCE                                         r  core_inst/i2cmaster4_inst/fifo_comp/FSM_onehot_mcontrol_state_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X28Y91         FDCE (Prop_fdce_C_Q)         0.141     2.116 f  core_inst/i2cmaster4_inst/fifo_comp/FSM_onehot_mcontrol_state_reg[1]/Q
                                       net (fo=2, routed)           0.125     2.242    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/D[1]
    Routing       SLICE_X27Y91                                                      f  core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2/I5
    Routing       SLICE_X27Y91         LUT6 (Prop_lut6_I5_O)        0.045     2.287 f  core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2/O
                                       net (fo=1, routed)           0.444     2.730    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/fifo_reset
    Routing       RAMB36_X1Y17         FIFO36E1                                     f  core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.579     1.543    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.006     2.578    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/aclk
                  RAMB36_X1Y17         FIFO36E1                                     r  core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                                       clock pessimism             -0.231     2.347    
                                       clock uncertainty            0.211     2.558    
                  RAMB36_X1Y17         FIFO36E1 (Remov_fifo36e1_RDCLK_RST)
                                                                   -0.589     1.969    core_inst/i2cmaster4_inst/fifo_comp/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  ---------------------------------------------------------------------------------
                                       required time                         -1.969    
                                       arrival time                           2.730    
  ---------------------------------------------------------------------------------
                                       slack                                  0.761    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_mmcm_out
  To Clock:  clk_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        5.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.799ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.422ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 0.456ns (22.059%)  route 1.611ns (77.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.270ns = ( 14.270 - 8.000 ) 
    Source Clock Delay      (SCD):    6.630ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233     2.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.808     4.605    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.929     6.630    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.456     7.086 f  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        1.611     8.697    core_inst/i2cmaster4_inst/fifo_comp/areset
    Moved         SLICE_X25Y87         FDCE                                         f  core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state_reg[1]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_mmcm_out rise edge)
                                                                    8.000     8.000 r  
                  R4                                                0.000     8.000 r  clk (IN)
                                       net (fo=0)                   0.000     8.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    10.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    10.650 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.723    12.373    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.464 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.806    14.270    core_inst/i2cmaster4_inst/fifo_comp/aclk
                  SLICE_X25Y87         FDCE                                         r  core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state_reg[1]/C
                                       clock pessimism              0.325    14.595    
                                       clock uncertainty           -0.071    14.524    
                  SLICE_X25Y87         FDCE (Recov_fdce_C_CLR)     -0.405    14.119    core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         14.119    
                                       arrival time                          -8.697    
  ---------------------------------------------------------------------------------
                                       slack                                  5.422    

Slack (MET) :             5.422ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 0.456ns (22.059%)  route 1.611ns (77.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.270ns = ( 14.270 - 8.000 ) 
    Source Clock Delay      (SCD):    6.630ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233     2.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.808     4.605    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.929     6.630    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.456     7.086 f  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        1.611     8.697    core_inst/i2cmaster4_inst/fifo_comp/areset
    Moved         SLICE_X25Y87         FDCE                                         f  core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state_reg[2]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_mmcm_out rise edge)
                                                                    8.000     8.000 r  
                  R4                                                0.000     8.000 r  clk (IN)
                                       net (fo=0)                   0.000     8.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    10.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    10.650 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.723    12.373    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.464 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.806    14.270    core_inst/i2cmaster4_inst/fifo_comp/aclk
                  SLICE_X25Y87         FDCE                                         r  core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state_reg[2]/C
                                       clock pessimism              0.325    14.595    
                                       clock uncertainty           -0.071    14.524    
                  SLICE_X25Y87         FDCE (Recov_fdce_C_CLR)     -0.405    14.119    core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         14.119    
                                       arrival time                          -8.697    
  ---------------------------------------------------------------------------------
                                       slack                                  5.422    

Slack (MET) :             5.605ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        1.884ns  (logic 0.456ns (24.202%)  route 1.428ns (75.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.270ns = ( 14.270 - 8.000 ) 
    Source Clock Delay      (SCD):    6.630ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233     2.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.808     4.605    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.929     6.630    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.456     7.086 f  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        1.428     8.514    core_inst/i2cmaster4_inst/fifo_comp/areset
    Placement     SLICE_X24Y87         FDCE                                         f  core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state_reg[3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_mmcm_out rise edge)
                                                                    8.000     8.000 r  
                  R4                                                0.000     8.000 r  clk (IN)
                                       net (fo=0)                   0.000     8.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    10.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    10.650 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.723    12.373    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.464 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.806    14.270    core_inst/i2cmaster4_inst/fifo_comp/aclk
                  SLICE_X24Y87         FDCE                                         r  core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state_reg[3]/C
                                       clock pessimism              0.325    14.595    
                                       clock uncertainty           -0.071    14.524    
                  SLICE_X24Y87         FDCE (Recov_fdce_C_CLR)     -0.405    14.119    core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         14.119    
                                       arrival time                          -8.514    
  ---------------------------------------------------------------------------------
                                       slack                                  5.605    

Slack (MET) :             5.798ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        1.692ns  (logic 0.456ns (26.953%)  route 1.236ns (73.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.271ns = ( 14.271 - 8.000 ) 
    Source Clock Delay      (SCD):    6.630ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233     2.708    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.808     4.605    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.929     6.630    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.456     7.086 f  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        1.236     8.322    core_inst/i2cmaster4_inst/fifo_comp/areset
    Placement     SLICE_X25Y88         FDCE                                         f  core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_mmcm_out rise edge)
                                                                    8.000     8.000 r  
                  R4                                                0.000     8.000 r  clk (IN)
                                       net (fo=0)                   0.000     8.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162    10.567    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    10.650 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.723    12.373    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.464 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.807    14.271    core_inst/i2cmaster4_inst/fifo_comp/aclk
                  SLICE_X25Y88         FDCE                                         r  core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state_reg[0]/C
                                       clock pessimism              0.325    14.596    
                                       clock uncertainty           -0.071    14.525    
                  SLICE_X25Y88         FDCE (Recov_fdce_C_CLR)     -0.405    14.120    core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         14.120    
                                       arrival time                          -8.322    
  ---------------------------------------------------------------------------------
                                       slack                                  5.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.799ns  (arrival time - required time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.141ns (18.829%)  route 0.608ns (81.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.519ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.531     1.264    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        0.682     1.972    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.141     2.113 f  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        0.608     2.721    core_inst/i2cmaster4_inst/fifo_comp/areset
    Placement     SLICE_X25Y88         FDCE                                         f  core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.579     1.543    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        0.962     2.533    core_inst/i2cmaster4_inst/fifo_comp/aclk
                  SLICE_X25Y88         FDCE                                         r  core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state_reg[0]/C
                                       clock pessimism             -0.519     2.014    
                  SLICE_X25Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.922    core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -1.922    
                                       arrival time                           2.721    
  ---------------------------------------------------------------------------------
                                       slack                                  0.799    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.141ns (16.763%)  route 0.700ns (83.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.531ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.519ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.531     1.264    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        0.682     1.972    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.141     2.113 f  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        0.700     2.813    core_inst/i2cmaster4_inst/fifo_comp/areset
    Placement     SLICE_X24Y87         FDCE                                         f  core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state_reg[3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.579     1.543    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        0.960     2.531    core_inst/i2cmaster4_inst/fifo_comp/aclk
                  SLICE_X24Y87         FDCE                                         r  core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state_reg[3]/C
                                       clock pessimism             -0.519     2.012    
                  SLICE_X24Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.920    core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         -1.920    
                                       arrival time                           2.813    
  ---------------------------------------------------------------------------------
                                       slack                                  0.893    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.141ns (15.751%)  route 0.754ns (84.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.531ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.519ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.531     1.264    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        0.682     1.972    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.141     2.113 f  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        0.754     2.867    core_inst/i2cmaster4_inst/fifo_comp/areset
    Moved         SLICE_X25Y87         FDCE                                         f  core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state_reg[1]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.579     1.543    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        0.960     2.531    core_inst/i2cmaster4_inst/fifo_comp/aclk
                  SLICE_X25Y87         FDCE                                         r  core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state_reg[1]/C
                                       clock pessimism             -0.519     2.012    
                  SLICE_X25Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.920    core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         -1.920    
                                       arrival time                           2.867    
  ---------------------------------------------------------------------------------
                                       slack                                  0.947    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.141ns (15.751%)  route 0.754ns (84.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.531ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.519ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.440     0.683    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.050     0.733 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.531     1.264    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        0.682     1.972    sync_reset_inst/clk_int
                  SLICE_X38Y95         FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.141     2.113 f  sync_reset_inst/sync_reg_reg[3]/Q
                                       net (fo=1075, routed)        0.754     2.867    core_inst/i2cmaster4_inst/fifo_comp/areset
    Moved         SLICE_X25Y87         FDCE                                         f  core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state_reg[2]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                                                                r  clk_ibufg_inst/I
                  R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           0.480     0.911    clk_ibufg
                  MMCME2_ADV_X1Y2                                                   r  clk_mmcm_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.053     0.964 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           0.579     1.543    clk_mmcm_out
                  BUFGCTRL_X0Y0                                                     r  clk_bufg_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        0.960     2.531    core_inst/i2cmaster4_inst/fifo_comp/aclk
                  SLICE_X25Y87         FDCE                                         r  core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state_reg[2]/C
                                       clock pessimism             -0.519     2.012    
                  SLICE_X25Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.920    core_inst/i2cmaster4_inst/fifo_comp/FSM_sequential_ocontrol_state_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         -1.920    
                                       arrival time                           2.867    
  ---------------------------------------------------------------------------------
                                       slack                                  0.947    





