###################################
# Simmer!
idle 400
###################################
# Read first part of PF header
rd hqm_pf_cfg_i.vendor_id
###################################
# Setup FUNC_PF BAR to a base address of 0x00000001_xxxxxxxx
wr hqm_pf_cfg_i.func_bar_l 0x00000000
wr hqm_pf_cfg_i.func_bar_u 0x00000001
###################################
# Setup CSR_PF BAR to a base address of 0x00000002_xxxxxxxx
wr hqm_pf_cfg_i.csr_bar_l 0x00000000
wr hqm_pf_cfg_i.csr_bar_u 0x00000002
###################################
# Enable PF memory operations
wr hqm_pf_cfg_i.device_command 0x6
rd hqm_pf_cfg_i.device_command
###################################
# Setup FUNC_VF BAR to a base address of 0x00000003_xxxxxxxx
###################################
# 16 VF
###################################
# Enable VF and VF memory operations

rd config_master.cfg_pm_pmcsr_disable.disable 0x0

#poll to Wait for reset to be done 
poll config_master.cfg_diagnostic_reset_status 0x80000bff 0x80000bff 500
#poll to Wait for unit_idle to be done 
poll config_master.cfg_diagnostic_idle_status 0x0007ffff 0x0007ffff 500
###################################################################
### End of hqm_vf_enable.cft ####
###################################################################
wr credit_hist_pipe.cfg_ldb_cq_int_enb[0] 0x1
wr credit_hist_pipe.cfg_ldb_cq_int_enb[1] 0x2
wr credit_hist_pipe.cfg_ldb_cq_int_enb[2] 0x3
wr credit_hist_pipe.cfg_ldb_cq_int_enb[3] 0x1
wr credit_hist_pipe.cfg_ldb_cq_int_enb[4] 0x2
wr credit_hist_pipe.cfg_ldb_cq_int_enb[5] 0x3
wr credit_hist_pipe.cfg_ldb_cq_int_enb[6] 0x1
wr credit_hist_pipe.cfg_ldb_cq_int_enb[7] 0x2
wr credit_hist_pipe.cfg_ldb_cq_int_enb[8] 0x3
wr credit_hist_pipe.cfg_ldb_cq_int_enb[9] 0x1
wr credit_hist_pipe.cfg_ldb_cq_int_enb[10] 0x2
wr credit_hist_pipe.cfg_ldb_cq_int_enb[11] 0x3
wr credit_hist_pipe.cfg_ldb_cq_int_enb[12] 0x1
wr credit_hist_pipe.cfg_ldb_cq_int_enb[13] 0x2
wr credit_hist_pipe.cfg_ldb_cq_int_enb[14] 0x3
wr credit_hist_pipe.cfg_ldb_cq_int_enb[15] 0x1
wr credit_hist_pipe.cfg_ldb_cq_int_enb[16] 0x2
wr credit_hist_pipe.cfg_ldb_cq_int_enb[17] 0x3
wr credit_hist_pipe.cfg_ldb_cq_int_enb[18] 0x1
wr credit_hist_pipe.cfg_ldb_cq_int_enb[19] 0x2
wr credit_hist_pipe.cfg_ldb_cq_int_enb[20] 0x3
wr credit_hist_pipe.cfg_ldb_cq_int_enb[21] 0x1
wr credit_hist_pipe.cfg_ldb_cq_int_enb[22] 0x2
wr credit_hist_pipe.cfg_ldb_cq_int_enb[23] 0x3
wr credit_hist_pipe.cfg_ldb_cq_int_enb[24] 0x1
wr credit_hist_pipe.cfg_ldb_cq_int_enb[25] 0x2
wr credit_hist_pipe.cfg_ldb_cq_int_enb[26] 0x3
wr credit_hist_pipe.cfg_ldb_cq_int_enb[27] 0x1
wr credit_hist_pipe.cfg_ldb_cq_int_enb[28] 0x2
wr credit_hist_pipe.cfg_ldb_cq_int_enb[29] 0x3
wr credit_hist_pipe.cfg_ldb_cq_int_enb[30] 0x1
wr credit_hist_pipe.cfg_ldb_cq_int_enb[31] 0x2
wr credit_hist_pipe.cfg_ldb_cq_int_enb[32] 0x3
wr credit_hist_pipe.cfg_ldb_cq_int_enb[33] 0x1
wr credit_hist_pipe.cfg_ldb_cq_int_enb[34] 0x2
wr credit_hist_pipe.cfg_ldb_cq_int_enb[35] 0x3
wr credit_hist_pipe.cfg_ldb_cq_int_enb[36] 0x1
wr credit_hist_pipe.cfg_ldb_cq_int_enb[37] 0x2
wr credit_hist_pipe.cfg_ldb_cq_int_enb[38] 0x3
wr credit_hist_pipe.cfg_ldb_cq_int_enb[39] 0x1
wr credit_hist_pipe.cfg_ldb_cq_int_enb[40] 0x2
wr credit_hist_pipe.cfg_ldb_cq_int_enb[41] 0x3
wr credit_hist_pipe.cfg_ldb_cq_int_enb[42] 0x1
wr credit_hist_pipe.cfg_ldb_cq_int_enb[43] 0x2
wr credit_hist_pipe.cfg_ldb_cq_int_enb[44] 0x3
wr credit_hist_pipe.cfg_ldb_cq_int_enb[45] 0x1
wr credit_hist_pipe.cfg_ldb_cq_int_enb[46] 0x2
wr credit_hist_pipe.cfg_ldb_cq_int_enb[47] 0x3
wr credit_hist_pipe.cfg_ldb_cq_int_enb[48] 0x1
wr credit_hist_pipe.cfg_ldb_cq_int_enb[49] 0x2
wr credit_hist_pipe.cfg_ldb_cq_int_enb[50] 0x3
wr credit_hist_pipe.cfg_ldb_cq_int_enb[51] 0x1
wr credit_hist_pipe.cfg_ldb_cq_int_enb[52] 0x2
wr credit_hist_pipe.cfg_ldb_cq_int_enb[53] 0x3
wr credit_hist_pipe.cfg_ldb_cq_int_enb[54] 0x1
wr credit_hist_pipe.cfg_ldb_cq_int_enb[55] 0x2
wr credit_hist_pipe.cfg_ldb_cq_int_enb[56] 0x3
wr credit_hist_pipe.cfg_ldb_cq_int_enb[57] 0x1
wr credit_hist_pipe.cfg_ldb_cq_int_enb[58] 0x2
wr credit_hist_pipe.cfg_ldb_cq_int_enb[59] 0x3
wr credit_hist_pipe.cfg_ldb_cq_int_enb[60] 0x1
wr credit_hist_pipe.cfg_ldb_cq_int_enb[61] 0x2
wr credit_hist_pipe.cfg_ldb_cq_int_enb[62] 0x3
wr credit_hist_pipe.cfg_ldb_cq_int_enb[63] 0x1
