#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jul 21 14:21:28 2022
# Process ID: 12448
# Current directory: C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4752 C:\Users\ehgartns\Documents\new_pq_repo\auto_pq_16 bit\auto_pq_16.xpr
# Log file: C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/vivado.log
# Journal file: C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1089.188 ; gain = 0.000
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/dec_3_8_n.sv} {C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv} {C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/mux8.sv} {C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/sevenseg_ctl.sv} {C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv} {C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_wrapper.sv} {C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/comparator.sv} {C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/rgb_pwm.sv} {C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/highest_level.sv} {C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv} {C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/sevenseg_ext_n.sv} {C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/counter.sv} {C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/period_enb.sv} {C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_wrapper.sv}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_wrapper.sv}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/single_pulser.sv} {C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/debounce.sv}}
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/ehgartns/Documents/new_pq_repo/pq_pkg.sv C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv}
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/mem_swsr.sv} {C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv}}
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse {{C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc}}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv}}
update_compile_order -fileset sim_1
set_property top core_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top high_level [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_pq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module heap_pq
INFO: [VRFC 10-2458] undeclared symbol replace, assumed default net type wire [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module high_level
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/mem_swsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_swsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 23. Module core_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" Line 14. Module pq_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/comparator.sv" Line 23. Module comparator has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv" Line 7. Module heap_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/mem_swsr.sv" Line 15. Module mem_swsr(D=16) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 23. Module core_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" Line 14. Module pq_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/comparator.sv" Line 23. Module comparator has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv" Line 7. Module heap_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/mem_swsr.sv" Line 15. Module mem_swsr(D=16) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.pq_pkg
Compiling module xil_defaultlib.pq_if
Compiling module xil_defaultlib.fsm_pq
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.compcounter
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.auto_top
Compiling module xil_defaultlib.mem_swsr(D=16)
Compiling module xil_defaultlib.heap_pq
Compiling module xil_defaultlib.high_level
Compiling module xil_defaultlib.core_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_sim_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 -notrace
couldn't read file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Jul 21 14:34:54 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1089.188 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "core_sim_behav -key {Behavioral:sim_1:Functional:core_sim} -tclbatch {core_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source core_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'core_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1089.188 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/core_sim/DUV/U_PQ_IF}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/core_sim/DUV/AUTO/LFSR/q}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/core_sim/DUV/AUTO/FSM/state}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/core_sim/DUV/AUTO/COMP/kvo}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/core_sim/DUV/AUTO/COMP/count}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/core_sim/DUV/AUTO/COMP/verdict}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/cteal_15}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1089.188 ; gain = 0.000
run all
$stop called at time : 12211 ns : File "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 53
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_pq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module heap_pq
INFO: [VRFC 10-2458] undeclared symbol replace, assumed default net type wire [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module high_level
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/mem_swsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_swsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 23. Module core_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" Line 14. Module pq_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/comparator.sv" Line 23. Module comparator has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv" Line 7. Module heap_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/mem_swsr.sv" Line 15. Module mem_swsr(W=16,D=256) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 23. Module core_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" Line 14. Module pq_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/comparator.sv" Line 23. Module comparator has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv" Line 7. Module heap_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/mem_swsr.sv" Line 15. Module mem_swsr(W=16,D=256) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.pq_pkg
Compiling module xil_defaultlib.pq_if
Compiling module xil_defaultlib.fsm_pq
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.compcounter
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.auto_top
Compiling module xil_defaultlib.mem_swsr(W=16,D=256)
Compiling module xil_defaultlib.heap_pq
Compiling module xil_defaultlib.high_level
Compiling module xil_defaultlib.core_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "core_sim_behav -key {Behavioral:sim_1:Functional:core_sim} -tclbatch {core_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source core_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1209.840 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'core_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1209.840 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/core_sim/DUV/U_PQ_IF}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/core_sim/DUV/AUTO/LFSR/q}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/core_sim/DUV/AUTO/FSM/state}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/core_sim/DUV/AUTO/COMP/kvo}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/core_sim/DUV/AUTO/COMP/count}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/core_sim/DUV/AUTO/COMP/verdict}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/cteal_15}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_pq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module heap_pq
INFO: [VRFC 10-2458] undeclared symbol replace, assumed default net type wire [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module high_level
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/mem_swsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_swsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 23. Module core_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" Line 14. Module pq_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/comparator.sv" Line 23. Module comparator has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv" Line 7. Module heap_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/mem_swsr.sv" Line 15. Module mem_swsr(W=16,D=256) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 23. Module core_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" Line 14. Module pq_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/comparator.sv" Line 23. Module comparator has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv" Line 7. Module heap_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/mem_swsr.sv" Line 15. Module mem_swsr(W=16,D=256) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.pq_pkg
Compiling module xil_defaultlib.pq_if
Compiling module xil_defaultlib.fsm_pq
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.compcounter
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.auto_top
Compiling module xil_defaultlib.mem_swsr(W=16,D=256)
Compiling module xil_defaultlib.heap_pq
Compiling module xil_defaultlib.high_level
Compiling module xil_defaultlib.core_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1209.840 ; gain = 0.000
run all
$stop called at time : 12211 ns : File "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 53
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_pq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module heap_pq
INFO: [VRFC 10-2458] undeclared symbol replace, assumed default net type wire [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module high_level
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/mem_swsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_swsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 23. Module core_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" Line 14. Module pq_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/comparator.sv" Line 23. Module comparator has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv" Line 7. Module heap_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/mem_swsr.sv" Line 15. Module mem_swsr(D=16) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 23. Module core_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" Line 14. Module pq_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/comparator.sv" Line 23. Module comparator has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv" Line 7. Module heap_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/mem_swsr.sv" Line 15. Module mem_swsr(D=16) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.pq_pkg
Compiling module xil_defaultlib.pq_if
Compiling module xil_defaultlib.fsm_pq
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.compcounter
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.auto_top
Compiling module xil_defaultlib.mem_swsr(D=16)
Compiling module xil_defaultlib.heap_pq
Compiling module xil_defaultlib.high_level
Compiling module xil_defaultlib.core_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1358.941 ; gain = 0.000
run all
$stop called at time : 12211 ns : File "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 53
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/core_sim/red}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/core_sim/green}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/core_sim/blue}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_pq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module heap_pq
INFO: [VRFC 10-2458] undeclared symbol replace, assumed default net type wire [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module high_level
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/mem_swsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_swsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 23. Module core_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" Line 14. Module pq_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/comparator.sv" Line 23. Module comparator has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv" Line 7. Module heap_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/mem_swsr.sv" Line 15. Module mem_swsr(D=16) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 23. Module core_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" Line 14. Module pq_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/comparator.sv" Line 23. Module comparator has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv" Line 7. Module heap_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/mem_swsr.sv" Line 15. Module mem_swsr(D=16) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.pq_pkg
Compiling module xil_defaultlib.pq_if
Compiling module xil_defaultlib.fsm_pq
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.compcounter
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.auto_top
Compiling module xil_defaultlib.mem_swsr(D=16)
Compiling module xil_defaultlib.heap_pq
Compiling module xil_defaultlib.high_level
Compiling module xil_defaultlib.core_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1989.039 ; gain = 0.000
run all
$stop called at time : 12211 ns : File "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 53
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/core_sim/DUV/AUTO/FSM/error_comp}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1989.039 ; gain = 0.000
run all
$stop called at time : 12211 ns : File "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 53
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_pq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module heap_pq
INFO: [VRFC 10-2458] undeclared symbol replace, assumed default net type wire [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module high_level
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/mem_swsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_swsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 23. Module core_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" Line 14. Module pq_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/comparator.sv" Line 23. Module comparator has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv" Line 7. Module heap_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/mem_swsr.sv" Line 15. Module mem_swsr(D=16) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 23. Module core_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" Line 14. Module pq_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/comparator.sv" Line 23. Module comparator has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/heap_pq.sv" Line 7. Module heap_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/heap_pq_test/heap_pq/mem_swsr.sv" Line 15. Module mem_swsr(D=16) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.pq_pkg
Compiling module xil_defaultlib.pq_if
Compiling module xil_defaultlib.fsm_pq
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.compcounter
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.auto_top
Compiling module xil_defaultlib.mem_swsr(D=16)
Compiling module xil_defaultlib.heap_pq
Compiling module xil_defaultlib.high_level
Compiling module xil_defaultlib.core_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1989.039 ; gain = 0.000
run all
$stop called at time : 12211 ns : File "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 53
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr_sim.sv} w ]
add_files -fileset sim_1 {{C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr_sim.sv}}
update_compile_order -fileset sim_1
set_property top lfsr_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top lfsr [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lfsr_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj lfsr_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot lfsr_sim_behav xil_defaultlib.lfsr_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot lfsr_sim_behav xil_defaultlib.lfsr_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.lfsr_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot lfsr_sim_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 -notrace
couldn't read file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Jul 21 15:02:05 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lfsr_sim_behav -key {Behavioral:sim_1:Functional:lfsr_sim} -tclbatch {lfsr_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source lfsr_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lfsr_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1989.039 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: lfsr
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1989.039 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lfsr' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'lfsr' (1#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1989.039 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1989.039 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1989.039 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1989.039 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'sigIDLE'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sigSTART'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sigADD'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sigREMOVE'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sigDISPLAY'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sigEMPTY'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sigFULL'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'blue'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'green'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'red'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segs_n[0]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segs_n[1]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segs_n[2]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segs_n[3]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segs_n[4]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segs_n[5]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segs_n[6]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp_n'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an_n[0]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an_n[1]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an_n[2]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an_n[3]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an_n[4]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an_n[5]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an_n[6]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an_n[7]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'start'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1989.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2068.895 ; gain = 79.855
5 Infos, 27 Warnings, 27 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2068.895 ; gain = 79.855
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2120.098 ; gain = 51.203
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lfsr' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'lfsr' (1#1) [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2151.832 ; gain = 82.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2175.715 ; gain = 106.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2175.715 ; gain = 106.820
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2178.312 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'sigIDLE'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sigSTART'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sigADD'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sigREMOVE'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sigDISPLAY'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sigEMPTY'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sigFULL'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'blue'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'green'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'red'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segs_n[0]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segs_n[1]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segs_n[2]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segs_n[3]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segs_n[4]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segs_n[5]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segs_n[6]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp_n'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an_n[0]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an_n[1]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an_n[2]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an_n[3]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an_n[4]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an_n[5]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an_n[6]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an_n[7]'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'start'. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/constraints.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2178.312 ; gain = 109.418
close_design
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lfsr_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj lfsr_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot lfsr_sim_behav xil_defaultlib.lfsr_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot lfsr_sim_behav xil_defaultlib.lfsr_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.lfsr_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot lfsr_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2178.312 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2178.312 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lfsr_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj lfsr_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot lfsr_sim_behav xil_defaultlib.lfsr_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot lfsr_sim_behav xil_defaultlib.lfsr_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.lfsr_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot lfsr_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2178.312 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lfsr_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj lfsr_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot lfsr_sim_behav xil_defaultlib.lfsr_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot lfsr_sim_behav xil_defaultlib.lfsr_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.lfsr_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot lfsr_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2178.312 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lfsr_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj lfsr_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot lfsr_sim_behav xil_defaultlib.lfsr_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot lfsr_sim_behav xil_defaultlib.lfsr_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'q' [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr_sim.sv:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.lfsr_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot lfsr_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2178.312 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lfsr_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj lfsr_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot lfsr_sim_behav xil_defaultlib.lfsr_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot lfsr_sim_behav xil_defaultlib.lfsr_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.lfsr_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot lfsr_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2178.312 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lfsr_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj lfsr_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot lfsr_sim_behav xil_defaultlib.lfsr_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot lfsr_sim_behav xil_defaultlib.lfsr_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lfsr_sim_behav -key {Behavioral:sim_1:Functional:lfsr_sim} -tclbatch {lfsr_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source lfsr_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lfsr_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2178.312 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lfsr_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj lfsr_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot lfsr_sim_behav xil_defaultlib.lfsr_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot lfsr_sim_behav xil_defaultlib.lfsr_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.lfsr_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot lfsr_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2178.312 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lfsr_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj lfsr_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot lfsr_sim_behav xil_defaultlib.lfsr_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot lfsr_sim_behav xil_defaultlib.lfsr_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.lfsr_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot lfsr_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2178.312 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lfsr_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj lfsr_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot lfsr_sim_behav xil_defaultlib.lfsr_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot lfsr_sim_behav xil_defaultlib.lfsr_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.lfsr_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot lfsr_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2178.312 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lfsr_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj lfsr_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot lfsr_sim_behav xil_defaultlib.lfsr_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot lfsr_sim_behav xil_defaultlib.lfsr_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lfsr_sim_behav -key {Behavioral:sim_1:Functional:lfsr_sim} -tclbatch {lfsr_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source lfsr_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lfsr_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2178.312 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lfsr_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj lfsr_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot lfsr_sim_behav xil_defaultlib.lfsr_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot lfsr_sim_behav xil_defaultlib.lfsr_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.lfsr_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot lfsr_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2178.312 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 21 15:53:20 2022...
