// Seed: 2113760243
module module_0;
  specify
    (posedge id_1 => (id_2 +: 1)) = (id_1 == id_1, -1'h0);
    (id_3 => id_4) = 1;
    (id_5 => id_6) = 1;
  endspecify
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd3,
    parameter id_4 = 32'd19
) (
    input wire id_0,
    input wire id_1,
    input wand _id_2
);
  localparam id_4 = 1;
  logic [7:0][1 'b0 : id_2] id_5;
  initial id_5[1 : 1'd0==1] = 1'd0;
  tri0 [id_2 : 1] id_6;
  wire [  1 : -1] id_7;
  assign id_6 = 1 + 1'b0;
  logic [-1 : id_4] id_8;
  ;
  module_0 modCall_1 ();
  assign id_8 = id_0;
  wire [1 : -1] id_9;
endmodule
