Fitter report for C5G_BSOD
Sat Jul 30 17:56:54 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. DLL Summary
 20. Optimized GXB Elements
 21. PLL Usage Summary
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Sat Jul 30 17:56:53 2016       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; C5G_BSOD                                    ;
; Top-level Entity Name           ; C5G_BSOD                                    ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CGXFC5C6F27C7                              ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 2,319 / 29,080 ( 8 % )                      ;
; Total registers                 ; 2590                                        ;
; Total pins                      ; 170 / 364 ( 47 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 165,888 / 4,567,040 ( 4 % )                 ;
; Total RAM Blocks                ; 23 / 446 ( 5 % )                            ;
; Total DSP Blocks                ; 0 / 150 ( 0 % )                             ;
; Total HSSI RX PCSs              ; 0 / 6 ( 0 % )                               ;
; Total HSSI PMA RX Deserializers ; 0 / 6 ( 0 % )                               ;
; Total HSSI TX PCSs              ; 0 / 6 ( 0 % )                               ;
; Total HSSI PMA TX Serializers   ; 0 / 6 ( 0 % )                               ;
; Total PLLs                      ; 2 / 12 ( 17 % )                             ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CGXFC5C6F27C7                        ;                                       ;
; Maximum processors allowed for parallel compilation                        ; 1                                     ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Regenerate Full Fit Report During ECO Compiles                             ; On                                    ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; On                                    ; Off                                   ;
; Perform Register Duplication for Performance                               ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                                  ; On                                    ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; On                                    ; Off                                   ;
; Fitter Effort                                                              ; Standard Fit                          ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Extra                                 ; Normal                                ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------+
; I/O Assignment Warnings                                ;
+-----------------+--------------------------------------+
; Pin Name        ; Reason                               ;
+-----------------+--------------------------------------+
; LEDG[0]         ; Missing drive strength and slew rate ;
; LEDG[1]         ; Missing drive strength and slew rate ;
; LEDG[2]         ; Missing drive strength and slew rate ;
; LEDG[3]         ; Missing drive strength and slew rate ;
; LEDG[4]         ; Missing drive strength and slew rate ;
; LEDG[5]         ; Missing drive strength and slew rate ;
; LEDG[6]         ; Missing drive strength and slew rate ;
; LEDG[7]         ; Missing drive strength and slew rate ;
; LEDR[0]         ; Missing drive strength and slew rate ;
; LEDR[1]         ; Missing drive strength and slew rate ;
; LEDR[2]         ; Missing drive strength and slew rate ;
; LEDR[3]         ; Missing drive strength and slew rate ;
; LEDR[4]         ; Missing drive strength and slew rate ;
; LEDR[5]         ; Missing drive strength and slew rate ;
; LEDR[6]         ; Missing drive strength and slew rate ;
; LEDR[7]         ; Missing drive strength and slew rate ;
; LEDR[8]         ; Missing drive strength and slew rate ;
; LEDR[9]         ; Missing drive strength and slew rate ;
; HDMI_TX_CLK     ; Missing drive strength and slew rate ;
; HDMI_TX_D[0]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[1]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[2]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[3]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[4]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[5]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[6]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[7]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[8]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[9]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[10]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[11]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[12]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[13]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[14]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[15]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[16]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[17]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[18]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[19]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[20]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[21]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[22]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[23]   ; Missing drive strength and slew rate ;
; HDMI_TX_DE      ; Missing drive strength and slew rate ;
; HDMI_TX_HS      ; Missing drive strength and slew rate ;
; HDMI_TX_VS      ; Missing drive strength and slew rate ;
; I2C_SCL         ; Missing drive strength and slew rate ;
; HDMI_RX_RST_n   ; Missing drive strength and slew rate ;
; HDMI_RX_I2C_SCL ; Missing drive strength and slew rate ;
; SD_CLK          ; Missing drive strength and slew rate ;
; DDR2LP_CKE[1]   ; Missing drive strength and slew rate ;
; DDR2LP_CS_n[1]  ; Missing drive strength and slew rate ;
; HDMI_SW         ; Missing drive strength and slew rate ;
; SD_CMD          ; Missing drive strength and slew rate ;
; SD_DAT[0]       ; Missing drive strength and slew rate ;
; SD_DAT[1]       ; Missing drive strength and slew rate ;
; SD_DAT[2]       ; Missing drive strength and slew rate ;
; SD_DAT[3]       ; Missing drive strength and slew rate ;
; I2C_SDA         ; Missing drive strength and slew rate ;
; HDMI_RX_I2C_SDA ; Missing drive strength and slew rate ;
+-----------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                       ; Action           ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                           ; Destination Port         ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_afi_clk~CLKENA0                                                                                                                                                                                                   ; Created          ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_afi_half_clk~CLKENA0                                                                                                                                                                                              ; Created          ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_avl_clk~CLKENA0                                                                                                                                                                                                   ; Created          ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_avl_clk~CLKENA0                                                                                                                                                                                                   ; Duplicated       ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_avl_clk~CLKENA0_Duplicate                                                                                                                                                                                         ; OUTCLK                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_config_clk~CLKENA0                                                                                                                                                                                                ; Created          ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_config_clk~CLKENA0                                                                                                                                                                                                ; Duplicated       ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_config_clk~CLKENA0_Duplicate                                                                                                                                                                                      ; OUTCLK                   ;                       ;
; hdmi_tx_pll:pll|hdmi_tx_pll_0002:hdmi_tx_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                           ; Created          ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; DDR2LP_CA[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_CK_n~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_CA[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_CK_n~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_CA[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_CK_n~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_CA[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_CK_n~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_CA[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_CK_n~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_CA[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_CK_n~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_CA[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_CK_n~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_CA[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_CK_n~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_CA[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_CK_n~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_CA[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_CK_n~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_CKE[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                    ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_CKE[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                    ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_CK_p~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                      ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_CK_n~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_CS_n[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                   ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_CK_n~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_CS_n[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                   ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_CK_n~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DM[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQS_n[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                  ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQS_n[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                  ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQS_n[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                  ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQS_n[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                  ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQS_p[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                  ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQS_p[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                  ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQS_p[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                  ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                    ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                    ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                    ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                    ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                    ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                    ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                    ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                    ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                    ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                    ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                    ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                    ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                    ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                    ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                    ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                    ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                    ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                    ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                    ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                    ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                    ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                    ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                 ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; CLOCK_50_B5B~inputCLKENA0                                                                                                                                                                                                                                                                                  ; Created          ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; CLOCK_50_B6A~inputCLKENA0                                                                                                                                                                                                                                                                                  ; Created          ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clk_out[0]                                                          ; Merged           ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                   ; OUTCLK                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]               ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                   ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[0].acv_ac_ldc|phy_clk_dqs_2x                      ; Merged           ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                   ; OUTCLK                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                         ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                         ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]               ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                   ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[1].acv_ac_ldc|phy_clk_dqs_2x                      ; Merged           ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                   ; OUTCLK                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                         ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                         ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]               ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                   ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[2].acv_ac_ldc|phy_clk_dqs_2x                      ; Merged           ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                   ; OUTCLK                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                         ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                         ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]               ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                   ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[3].acv_ac_ldc|phy_clk_dqs_2x                      ; Merged           ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                   ; OUTCLK                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                         ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                         ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]               ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                   ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[4].acv_ac_ldc|phy_clk_dqs_2x                      ; Merged           ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                   ; OUTCLK                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                         ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                         ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]               ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                   ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[5].acv_ac_ldc|phy_clk_dqs_2x                      ; Merged           ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                   ; OUTCLK                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                         ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                         ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]               ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                   ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[6].acv_ac_ldc|phy_clk_dqs_2x                      ; Merged           ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                   ; OUTCLK                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                         ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                         ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]               ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                   ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[7].acv_ac_ldc|phy_clk_dqs_2x                      ; Merged           ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                   ; OUTCLK                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]               ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                   ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[8].acv_ac_ldc|phy_clk_dqs_2x                      ; Merged           ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                   ; OUTCLK                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                         ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                         ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]               ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                   ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[9].acv_ac_ldc|phy_clk_dqs_2x                      ; Merged           ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                   ; OUTCLK                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                        ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                         ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]              ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                   ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[13].acv_ac_ldc|phy_clk_dqs_2x                     ; Merged           ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                   ; OUTCLK                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]              ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[14].acv_ac_ldc|phy_clk_dqs_2x                     ; Merged           ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                   ; OUTCLK                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|phy_clk_dqs_2x        ; Merged           ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                   ; OUTCLK                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_hr_clocks[0]  ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|phy_clk_dqs_2x        ; Merged           ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                   ; OUTCLK                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_hr_clocks[0]  ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|phy_clk_dqs_2x        ; Merged           ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                   ; OUTCLK                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                            ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                             ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|phy_clk_dqs_2x        ; Merged           ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                   ; OUTCLK                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_mem_phy_clk                                                                                                                                                                                                       ; Merged           ; Placement                                         ; Fitter Periphery Placement ; DIVCLK                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_afi_clk                                                                                                                                                                                                           ; DIVCLK                   ;                       ;
; Avalon_bus_RW_Test:fpga_lpddr2_Verify|LessThan0~3                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Avalon_bus_RW_Test:fpga_lpddr2_Verify|LessThan0~3_RESYN348_BDD349                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|Add0~1                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_wr_dst_reg                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_wr_dst_reg~0                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_valid~0                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_valid~0_RESYN114_BDD115                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src1[2]~2                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_valid~0                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_valid~0_RESYN120_BDD121                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[8]                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[8]_OTERM341                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[9]                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[9]_OTERM339                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[10]                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[10]_OTERM337                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[11]                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[11]_OTERM335                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[12]                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[12]_OTERM333                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[13]                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[13]_OTERM331                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[14]                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[14]_OTERM329                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[15]                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[15]_OTERM327                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[16]                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[16]_OTERM325                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[17]                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[17]_OTERM323                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[18]                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[18]_OTERM321                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[19]                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[19]_OTERM319                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[20]                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[20]_OTERM317                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[21]                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[21]_OTERM315                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[22]                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[22]_OTERM313                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[23]                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[23]_OTERM311                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem_used[0]~1                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem_used[0]~1_RESYN116_BDD117                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem_used[0]~1_RESYN118_BDD119                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator|av_waitrequest~1                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator|av_waitrequest~1_RESYN230_BDD231                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator|av_waitrequest~1_RESYN232_BDD233                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator|read_accepted~1                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator|read_accepted~1_RESYN154_BDD155                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator|read_accepted~1_RESYN156_BDD157                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator|read_latency_shift_reg~1                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator|read_latency_shift_reg~2                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator|read_latency_shift_reg~2_RESYN206_BDD207                                                         ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator|read_latency_shift_reg~2_RESYN208_BDD209                                                         ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Add4~29                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Add6~30                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Decoder3~1                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Decoder3~11                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Decoder3~13                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Decoder3~15                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Decoder3~17                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Decoder3~23                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Decoder3~25                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Decoder3~27                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Decoder3~29                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Selector6~0                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Add1~2                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Add2~2                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Add3~2                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Add4~2                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Add5~70                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Add15~78                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Equal20~3                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector4~1                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector4~2                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector4~2_RESYN350_BDD351                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector4~2_RESYN352_BDD353                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector4~2_RESYN354_BDD355                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector4~2_RESYN356_BDD357                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector5~1                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector5~2                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector5~2_RESYN174_BDD175                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector5~2_RESYN176_BDD177                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector5~2_RESYN178_BDD179                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector6~1                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector6~1_RESYN180_BDD181                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector6~1_RESYN182_BDD183                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector8~0                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector8~0_RESYN184_BDD185                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector8~0_RESYN186_BDD187                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector11~0                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector11~0_RESYN194_BDD195                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector11~0_RESYN196_BDD197                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector13~0                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector13~0_RESYN202_BDD203                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector13~0_RESYN204_BDD205                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector17~0                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector17~0_RESYN170_BDD171                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector17~0_RESYN172_BDD173                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector19~0                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector19~1                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector19~1_RESYN188_BDD189                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector19~1_RESYN190_BDD191                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector19~1_RESYN192_BDD193                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector22~1                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector22~1_RESYN198_BDD199                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector22~1_RESYN200_BDD201                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector24~1                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector24~1_RESYN162_BDD163                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector24~1_RESYN164_BDD165                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector27~0                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector27~0_RESYN150_BDD151                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector27~0_RESYN152_BDD153                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|afi_mux_delay[0]~11                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|afi_mux_delay[0]~11_RESYN136_BDD137                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|afi_mux_delay[1]~2                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|afi_mux_delay[1]~2_RESYN234_BDD235                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|afi_mux_delay[1]~2_RESYN236_BDD237                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_prdc_ack~0                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_prdc_ack~0_RESYN138_BDD139                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_prdc_ack~0_RESYN140_BDD141                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay_result~0                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase_result~23                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt~1                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_while_scan~0                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_while_scan~0_RESYN210_BDD211                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_while_scan~0_RESYN212_BDD213                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~1                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~1_RESYN158_BDD159                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~1_RESYN160_BDD161                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~5                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~5_RESYN214_BDD215                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~5_RESYN216_BDD217                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~6                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~6_RESYN218_BDD219                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~6_RESYN220_BDD221                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~7                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~7_RESYN222_BDD223                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~7_RESYN224_BDD225                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~8                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~8_RESYN226_BDD227                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~8_RESYN228_BDD229                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~9                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~9_RESYN122_BDD123                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~10                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~10_RESYN362_BDD363                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~10_RESYN364_BDD365                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~11                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~11_RESYN366_BDD367                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~11_RESYN368_BDD369                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~12                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~12_RESYN124_BDD125                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~13                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~13_RESYN370_BDD371                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~13_RESYN372_BDD373                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~14                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~14_RESYN374_BDD375                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~14_RESYN376_BDD377                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trcd[5]~0                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trcd[5]~0_RESYN146_BDD147                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trcd[5]~0_RESYN148_BDD149                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[8]                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[8]_NEW307_RTM0309                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[8]_OTERM308                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[9]                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[9]_NEW304_RTM0306                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[9]_OTERM305                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[10]                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[10]_NEW301_RTM0303                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[10]_OTERM302                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[11]                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[11]_NEW298_RTM0300                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[11]_OTERM299                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[12]                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[12]_NEW295_RTM0297                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[12]_OTERM296                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[13]                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[13]_NEW292_RTM0294                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[13]_OTERM293                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[14]                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[14]_NEW289_RTM0291                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[14]_OTERM290                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[15]                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[15]_NEW286_RTM0288                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[15]_OTERM287                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[16]                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[16]_NEW283_RTM0285                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[16]_OTERM284                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[17]                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[17]_NEW280_RTM0282                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[17]_OTERM281                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[18]                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[18]_NEW277_RTM0279                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[18]_OTERM278                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[19]                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[19]_NEW274_RTM0276                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[19]_OTERM275                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[20]                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[20]_NEW271_RTM0273                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[20]_OTERM272                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[21]                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[21]_NEW268_RTM0270                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[21]_OTERM269                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[22]                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[22]_NEW265_RTM0267                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[22]_OTERM266                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[23]                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[23]_NEW262_RTM0264                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[23]_OTERM263                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[24]                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[24]_NEW259_RTM0261                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[24]_OTERM260                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[25]                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[25]_NEW256_RTM0258                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[25]_OTERM257                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[26]                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[26]_NEW253_RTM0255                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[26]_OTERM254                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[27]                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[27]_NEW250_RTM0252                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[27]_OTERM251                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[28]                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[28]_NEW247_RTM0249                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[28]_OTERM248                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[29]                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[29]_NEW244_RTM0246                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[29]_OTERM245                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[30]                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[30]_NEW241_RTM0243                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[30]_OTERM242                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[31]                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[31]_NEW238_RTM0240                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[31]_OTERM239                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|vfifo_wait[5]~0                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|vfifo_wait[5]~0_RESYN142_BDD143                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|vfifo_wait[5]~0_RESYN144_BDD145                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Add2~66                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Add3~62                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Add5~2                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Selector19~1                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Selector35~0                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|always0~12                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|always0~15                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|always0~16                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|always0~16_RESYN344_BDD345                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|always0~16_RESYN344_RESYN358_BDD359                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|always0~16_RESYN344_RESYN360_BDD361                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|_~2                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|usedw_will_be_2~1                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|usedw_will_be_2~1_RESYN132_BDD133                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|usedw_will_be_2~2                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|usedw_will_be_2~3                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|usedw_will_be_2~3_RESYN134_BDD135                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|ramp_values~17                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|read_state~18                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|read_state~19                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|read_state~21                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|read_state~21_RESYN126_BDD127                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|read_state~21_RESYN128_BDD129                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|read_state~21_RESYN130_BDD131                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|Equal1~1                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|Equal1~2                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|Equal1~2_RESYN104_BDD105                                                                                                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|LessThan0~0                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|LessThan0~1                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|LessThan0~1_RESYN106_BDD107                                                                                                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[0]                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[0]                                                                                                 ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[1]                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[1]                                                                                                 ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[2]                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[2]                                                                                                 ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[3]                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[3]                                                                                                 ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[4]                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[4]                                                                                                 ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[5]                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[5]                                                                                                 ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[6]                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[6]                                                                                                 ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[7]                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[7]                                                                                                 ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[8]                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[8]                                                                                                 ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[9]                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[9]                                                                                                 ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[10]                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[10]                                                                                                ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[11]                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[11]                                                                                                ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[12]                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[12]                                                                                                ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[13]                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[13]                                                                                                ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[14]                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[14]                                                                                                ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[15]                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[15]                                                                                                ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[16]                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[16]                                                                                                ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[17]                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[17]                                                                                                ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[18]                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[18]                                                                                                ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[19]                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[19]                                                                                                ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[20]                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[20]                                                                                                ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[21]                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[21]                                                                                                ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[22]                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[22]                                                                                                ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[23]                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[23]                                                                                                ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[24]                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[24]                                                                                                ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[25]                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[25]                                                                                                ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[26]                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[26]                                                                                                ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[27]                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[27]                                                                                                ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[28]                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[28]                                                                                                ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[29]                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[29]                                                                                                ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[30]                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[30]                                                                                                ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[31]                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[31]                                                                                                ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:fpga_lpddr2_Verify|c_state[1]                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Avalon_bus_RW_Test:fpga_lpddr2_Verify|c_state[1]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; Avalon_bus_RW_Test:fpga_lpddr2_Verify|c_state[3]                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Avalon_bus_RW_Test:fpga_lpddr2_Verify|c_state[3]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[5]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[5]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[12]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[12]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[15]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[15]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[16]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[16]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[21]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[21]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[25]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[25]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[26]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[26]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[3]                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[3]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[4]                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[4]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[8]                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[8]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[9]                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[9]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[10]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[10]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[12]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[12]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[14]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[14]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[15]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[15]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[16]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[16]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[20]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[20]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[21]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[21]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[22]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[22]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[23]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[23]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[26]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[26]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[27]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[27]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[30]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[30]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[19]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[19]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[0]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[0]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[2]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[2]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[5]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[5]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[9]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[9]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[2]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[2]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[8]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[8]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[9]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[9]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[11]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[11]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[12]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[12]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[13]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[13]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[14]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[14]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[16]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[16]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[18]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[18]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[19]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[19]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_status_reg_pie                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_status_reg_pie~DUPLICATE                                                                                                                                         ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte2_data[0]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte2_data[0]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte2_data[4]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte2_data[4]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte3_data[1]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte3_data[1]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte3_data[3]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte3_data[3]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte3_data[6]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte3_data[6]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_byteenable[0]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_byteenable[0]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_read                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_read~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[1]                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[1]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[6]                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[6]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[2]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[2]~DUPLICATE                                                                                                                                ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[1]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[1]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE                                                        ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem_used[1]                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                  ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter|last_dest_id[0]                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter|last_dest_id[0]~DUPLICATE                                                                                       ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state.IDLE                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state.IDLE~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_cmd_rfile_latency[0]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_cmd_rfile_latency[0]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_cmd_rfile_latency[1]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_cmd_rfile_latency[1]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_cmd_trk_afi_end                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_cmd_trk_afi_end~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_doing_scan                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_doing_scan~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_par_read                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_par_read~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[1]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[1]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][3]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][3]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][9]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][9]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][10]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][10]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][11]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][11]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][12]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][12]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][13]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][13]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][11]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][11]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][1]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][1]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][3]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][3]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][6]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][6]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][7]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][7]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][8]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][8]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][11]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][11]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][0]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][0]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][2]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][2]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][3]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][3]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][6]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][6]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][13]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][13]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_shift_cnt_curr[0]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_shift_cnt_curr[0]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[1]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[1]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[18]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[18]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[19]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[19]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[28]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[28]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_counter[11]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_counter[11]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase[0]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase[0]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase[3]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase[3]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase[8]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase[8]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase[17]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase[17]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[4]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[4]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[7]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[7]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[11]                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[11]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[13]                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[13]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[15]                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[15]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[17]                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[17]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[21]                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[21]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[23]                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[23]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[2]                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[2]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[5]                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[5]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[10]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[10]~DUPLICATE                                                                                                                                                       ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_read                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_read~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[0]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[0]~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[1]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[1]~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[3]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[3]~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|c_state.ST_ACK                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|c_state.ST_ACK~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|c_state.ST_IDLE                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|c_state.ST_IDLE~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|c_state.ST_WRITE                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|c_state.ST_WRITE~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|core_cmd[2]                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|core_cmd[2]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|dcnt[0]                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|dcnt[0]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|dscl_oen                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|dscl_oen~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|sSCL                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|sSCL~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|sSDA                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|sSDA~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|sda_chk~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|sr[0]                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|sr[0]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|sr[3]                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|sr[3]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|sr[6]                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|sr[6]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|c_state.ST_IDLE                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|c_state.ST_IDLE~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|c_state.ST_READ                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|c_state.ST_READ~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|core_cmd[2]                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|core_cmd[2]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|dcnt[0]                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|dcnt[0]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|dcnt[1]                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|dcnt[1]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|clk_en                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|clk_en~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|dscl_oen                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|dscl_oen~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|fSDA[1]                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|fSDA[1]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|sSCL                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|sSCL~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|sr[0]                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|sr[0]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|sr[1]                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|sr[1]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|sr[5]                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|sr[5]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; sample[2]                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sample[2]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; sample[3]                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sample[3]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|de_out                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_sync_vg_pattern:vg|sync_vg:sync_vg|de_out~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|h_count[0]                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_sync_vg_pattern:vg|sync_vg:sync_vg|h_count[0]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|h_count[2]                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_sync_vg_pattern:vg|sync_vg:sync_vg|h_count[2]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|h_count[3]                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_sync_vg_pattern:vg|sync_vg:sync_vg|h_count[3]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|h_count[6]                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_sync_vg_pattern:vg|sync_vg:sync_vg|h_count[6]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|h_count[8]                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_sync_vg_pattern:vg|sync_vg:sync_vg|h_count[8]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|h_count[11]                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_sync_vg_pattern:vg|sync_vg:sync_vg|h_count[11]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_count[0]                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_count[0]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_count[3]                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_count[3]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_count[7]                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_count[7]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_count[10]                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_count[10]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_count[11]                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_count[11]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------+----------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+---------------------+----------------------------+
; Name                                                      ; Ignored Entity                                     ; Ignored From ; Ignored To                                                                                              ; Ignored Value       ; Ignored Source             ;
+-----------------------------------------------------------+----------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+---------------------+----------------------------+
; Location                                                  ;                                                    ;              ; GPIO[28]                                                                                                ; PIN_W20             ; QSF Assignment             ;
; Location                                                  ;                                                    ;              ; GPIO[29]                                                                                                ; PIN_Y24             ; QSF Assignment             ;
; Location                                                  ;                                                    ;              ; GPIO[31]                                                                                                ; PIN_AA23            ; QSF Assignment             ;
; I/O Standard                                              ; C5G_BSOD                                           ;              ; CLOCK_125_p(n)                                                                                          ; LVDS                ; QSF Assignment             ;
; I/O Standard                                              ; C5G_BSOD                                           ;              ; GPIO[28]                                                                                                ; 3.3-V LVTTL         ; QSF Assignment             ;
; I/O Standard                                              ; C5G_BSOD                                           ;              ; GPIO[29]                                                                                                ; 3.3-V LVTTL         ; QSF Assignment             ;
; I/O Standard                                              ; C5G_BSOD                                           ;              ; GPIO[31]                                                                                                ; 3.3-V LVTTL         ; QSF Assignment             ;
; PLL Compensation Mode                                     ; C5G_BSOD                                           ;              ; comb_3|fpga_lpddr2_inst|pll0|fbout                                                                      ; DIRECT              ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; comb_3|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer                          ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; comb_3|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer                          ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; comb_3|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer                          ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; comb_3|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer                          ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; comb_3|fpga_lpddr2_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]                             ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; comb_3|fpga_lpddr2_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]                             ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; comb_3|fpga_lpddr2_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]                             ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; comb_3|fpga_lpddr2_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]                             ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; comb_3|fpga_lpddr2_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]                            ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; comb_3|fpga_lpddr2_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]                            ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; comb_3|fpga_lpddr2_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]                            ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; comb_3|fpga_lpddr2_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]                            ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; comb_3|fpga_lpddr2_inst|p0|umemphy|ureset|phy_reset_mem_stable_n                                        ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; comb_3|fpga_lpddr2_inst|p0|umemphy|ureset|phy_reset_n                                                   ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; comb_3|fpga_lpddr2_inst|pll0|pll_avl_clk                                                                ; DUAL-REGIONAL CLOCK ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; comb_3|fpga_lpddr2_inst|pll0|pll_config_clk                                                             ; DUAL-REGIONAL CLOCK ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; comb_3|fpga_lpddr2_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|rw_soft_reset_n           ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer                ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer                ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer                ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer                ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]                   ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]                   ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]                   ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]                   ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]                  ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]                  ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]                  ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]                  ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|ureset|phy_reset_mem_stable_n                              ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; fpga_lpddr2_inst|fpga_lpddr2_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|rw_soft_reset_n ; OFF                 ; QSF Assignment             ;
; Enable Beneficial Skew Optimization for non global clocks ; C5G_BSOD                                           ;              ; comb_3|fpga_lpddr2_inst                                                                                 ; ON                  ; QSF Assignment             ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 ;              ; output_path_gen[0].oe_reg                                                                               ; on                  ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 ;              ; output_path_gen[1].oe_reg                                                                               ; on                  ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 ;              ; output_path_gen[2].oe_reg                                                                               ; on                  ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 ;              ; output_path_gen[3].oe_reg                                                                               ; on                  ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 ;              ; output_path_gen[4].oe_reg                                                                               ; on                  ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 ;              ; output_path_gen[5].oe_reg                                                                               ; on                  ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 ;              ; output_path_gen[6].oe_reg                                                                               ; on                  ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 ;              ; output_path_gen[7].oe_reg                                                                               ; on                  ; Compiler or HDL Assignment ;
+-----------------------------------------------------------+----------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+---------------------+----------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 6801 ) ; 0.00 % ( 0 / 6801 )        ; 0.00 % ( 0 / 6801 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 6801 ) ; 0.00 % ( 0 / 6801 )        ; 0.00 % ( 0 / 6801 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 5807 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 994 )    ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/cygwin64/home/kris/my_codes/bsodomizer-hd-c5g/C5G_BSOD.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2,319 / 29,080        ; 8 %   ;
; ALMs needed [=A-B+C]                                        ; 2,319                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2,627 / 29,080        ; 9 %   ;
;         [a] ALMs used for LUT logic and registers           ; 709                   ;       ;
;         [b] ALMs used for LUT logic                         ; 1,475                 ;       ;
;         [c] ALMs used for registers                         ; 403                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 40                    ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 341 / 29,080          ; 1 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 33 / 29,080           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 33                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 364 / 2,908           ; 13 %  ;
;     -- Logic LABs                                           ; 360                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 4                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 3,480                 ;       ;
;     -- 7 input functions                                    ; 30                    ;       ;
;     -- 6 input functions                                    ; 818                   ;       ;
;     -- 5 input functions                                    ; 751                   ;       ;
;     -- 4 input functions                                    ; 653                   ;       ;
;     -- <=3 input functions                                  ; 1,228                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 591                   ;       ;
; Memory ALUT usage                                           ; 70                    ;       ;
;     -- 64-address deep                                      ; 0                     ;       ;
;     -- 32-address deep                                      ; 70                    ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 2,390                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 2,223 / 58,160        ; 4 %   ;
;         -- Secondary logic registers                        ; 167 / 58,160          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 2,230                 ;       ;
;         -- Routing optimization registers                   ; 160                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 170 / 364             ; 47 %  ;
;     -- Clock pins                                           ; 10 / 14               ; 71 %  ;
;     -- Dedicated input pins                                 ; 0 / 23                ; 0 %   ;
; I/O registers                                               ; 200                   ;       ;
;                                                             ;                       ;       ;
; Global signals                                              ; 11                    ;       ;
; M10K blocks                                                 ; 23 / 446              ; 5 %   ;
; Total MLAB memory bits                                      ; 1,728                 ;       ;
; Total block memory bits                                     ; 165,888 / 4,567,040   ; 4 %   ;
; Total block memory implementation bits                      ; 235,520 / 4,567,040   ; 5 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 150               ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 2 / 6                 ; 33 %  ;
; Global clocks                                               ; 5 / 16                ; 31 %  ;
; Quadrant clocks                                             ; 5 / 88                ; 6 %   ;
; Horizontal periphery clocks                                 ; 0 / 12                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 88                ; 0 %   ;
; SERDES Receivers                                            ; 0 / 88                ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Hard IPs                                                    ; 0 / 2                 ; 0 %   ;
; Standard RX PCSs                                            ; 0 / 6                 ; 0 %   ;
; HSSI PMA RX Deserializers                                   ; 0 / 6                 ; 0 %   ;
; Standard TX PCSs                                            ; 0 / 6                 ; 0 %   ;
; HSSI PMA TX Serializers                                     ; 0 / 6                 ; 0 %   ;
; Channel PLLs                                                ; 0 / 6                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 3                 ; 33 %  ;
; Hard Memory Controllers                                     ; 1 / 2                 ; 50 %  ;
; Average interconnect usage (total/H/V)                      ; 3.3% / 3.6% / 2.4%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 23.7% / 26.3% / 16.8% ;       ;
; Maximum fan-out                                             ; 1472                  ;       ;
; Highest non-global fan-out                                  ; 1430                  ;       ;
; Total fan-out                                               ; 28520                 ;       ;
; Average fan-out                                             ; 3.79                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+----------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                          ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2280 / 29080 ( 8 % )  ; 47 / 29080 ( < 1 % )           ;
; ALMs needed [=A-B+C]                                        ; 2280                  ; 47                             ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2545 / 29080 ( 9 % )  ; 82 / 29080 ( < 1 % )           ;
;         [a] ALMs used for LUT logic and registers           ; 695                   ; 14                             ;
;         [b] ALMs used for LUT logic                         ; 1446                  ; 29                             ;
;         [c] ALMs used for registers                         ; 364                   ; 39                             ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 40                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 298 / 29080 ( 1 % )   ; 36 / 29080 ( < 1 % )           ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 33 / 29080 ( < 1 % )  ; 1 / 29080 ( < 1 % )            ;
;         [a] Due to location constrained logic               ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 33                    ; 1                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                            ;
;                                                             ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 358 / 2908 ( 12 % )   ; 25 / 2908 ( < 1 % )            ;
;     -- Logic LABs                                           ; 354                   ; 25                             ;
;     -- Memory LABs (up to half of total LABs)               ; 4                     ; 0                              ;
;                                                             ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 3497                  ; 53                             ;
;     -- 7 input functions                                    ; 29                    ; 1                              ;
;     -- 6 input functions                                    ; 800                   ; 18                             ;
;     -- 5 input functions                                    ; 722                   ; 29                             ;
;     -- 4 input functions                                    ; 651                   ; 2                              ;
;     -- <=3 input functions                                  ; 1225                  ; 3                              ;
; Combinational ALUT usage for route-throughs                 ; 533                   ; 58                             ;
; Memory ALUT usage                                           ; 70                    ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 70                    ; 0                              ;
;                                                             ;                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                              ;
;     -- By type:                                             ;                       ;                                ;
;         -- Primary logic registers                          ; 2118 / 58160 ( 4 % )  ; 105 / 58160 ( < 1 % )          ;
;         -- Secondary logic registers                        ; 162 / 58160 ( < 1 % ) ; 5 / 58160 ( < 1 % )            ;
;     -- By function:                                         ;                       ;                                ;
;         -- Design implementation registers                  ; 2120                  ; 110                            ;
;         -- Routing optimization registers                   ; 160                   ; 0                              ;
;                                                             ;                       ;                                ;
;                                                             ;                       ;                                ;
; Virtual pins                                                ; 0                     ; 0                              ;
; I/O pins                                                    ; 79                    ; 91                             ;
; I/O registers                                               ; 0                     ; 200                            ;
; Total block memory bits                                     ; 116736                ; 49152                          ;
; Total block memory implementation bits                      ; 184320                ; 51200                          ;
; M10K block                                                  ; 18 / 446 ( 4 % )      ; 5 / 446 ( 1 % )                ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; Clock enable block                                          ; 1 / 116 ( < 1 % )     ; 9 / 116 ( 7 % )                ;
; Impedance control block                                     ; 0 / 3 ( 0 % )         ; 1 / 3 ( 33 % )                 ;
; Double data rate I/O output circuitry                       ; 0 / 1161 ( 0 % )      ; 156 / 1161 ( 13 % )            ;
; Double data rate I/O input circuitry                        ; 0 / 352 ( 0 % )       ; 32 / 352 ( 9 % )               ;
; Double data rate I/O output circuitry                       ; 0 / 352 ( 0 % )       ; 53 / 352 ( 15 % )              ;
; Double data rate I/O output enable circuitry                ; 0 / 373 ( 0 % )       ; 36 / 373 ( 9 % )               ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )         ; 2 / 8 ( 25 % )                 ;
; DQS pin delay chain                                         ; 0 / 21 ( 0 % )        ; 4 / 21 ( 19 % )                ;
; DQS pin enable control                                      ; 0 / 21 ( 0 % )        ; 4 / 21 ( 19 % )                ;
; Delay chain                                                 ; 0 / 1140 ( 0 % )      ; 120 / 1140 ( 10 % )            ;
; Pin configuration                                           ; 0 / 336 ( 0 % )       ; 40 / 336 ( 11 % )              ;
; DQS pin configuration                                       ; 0 / 21 ( 0 % )        ; 4 / 21 ( 19 % )                ;
; Signal Splitter                                             ; 0 / 352 ( 0 % )       ; 5 / 352 ( 1 % )                ;
; Leveling delay chain                                        ; 0 / 48 ( 0 % )        ; 7 / 48 ( 14 % )                ;
; Clock Phase Select                                          ; 0 / 147 ( 0 % )       ; 24 / 147 ( 16 % )              ;
; PHY Clock Buffer                                            ; 0 / 12 ( 0 % )        ; 1 / 12 ( 8 % )                 ;
; Read FIFO Read Clock Select Block                           ; 0 / 352 ( 0 % )       ; 32 / 352 ( 9 % )               ;
; LFIFO                                                       ; 0 / 21 ( 0 % )        ; 4 / 21 ( 19 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 2 / 6 ( 33 % )                 ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                 ;
; IR FIFO USERDES Block                                       ; 0 / 352 ( 0 % )       ; 32 / 352 ( 9 % )               ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                 ;
; PLL DLL Output                                              ; 0 / 6 ( 0 % )         ; 1 / 6 ( 16 % )                 ;
; PLL LVDS Output                                             ; 0 / 12 ( 0 % )        ; 2 / 12 ( 16 % )                ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 7 / 54 ( 12 % )                ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 2 / 6 ( 33 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 2 / 6 ( 33 % )                 ;
; VFIFO                                                       ; 0 / 21 ( 0 % )        ; 4 / 21 ( 19 % )                ;
;                                                             ;                       ;                                ;
; Connections                                                 ;                       ;                                ;
;     -- Input Connections                                    ; 2675                  ; 758                            ;
;     -- Registered Input Connections                         ; 2360                  ; 158                            ;
;     -- Output Connections                                   ; 725                   ; 2708                           ;
;     -- Registered Output Connections                        ; 326                   ; 69                             ;
;                                                             ;                       ;                                ;
; Internal Connections                                        ;                       ;                                ;
;     -- Total Connections                                    ; 26637                 ; 9404                           ;
;     -- Registered Connections                               ; 13764                 ; 476                            ;
;                                                             ;                       ;                                ;
; External Connections                                        ;                       ;                                ;
;     -- Top                                                  ; 14                    ; 3386                           ;
;     -- hard_block:auto_generated_inst                       ; 3386                  ; 80                             ;
;                                                             ;                       ;                                ;
; Partition Interface                                         ;                       ;                                ;
;     -- Input Ports                                          ; 51                    ; 1227                           ;
;     -- Output Ports                                         ; 71                    ; 143                            ;
;     -- Bidir Ports                                          ; 47                    ; 0                              ;
;                                                             ;                       ;                                ;
; Registered Ports                                            ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 5                              ;
;     -- Registered Output Ports                              ; 0                     ; 33                             ;
;                                                             ;                       ;                                ;
; Port Connectivity                                           ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 32                             ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 964                            ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                              ;
+-------------------------------------------------------------+-----------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                    ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; CLOCK_125_p    ; U12   ; 4A       ; 38           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ; no        ;
; CLOCK_125_p(n) ; V12   ; 4A       ; 38           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ; no        ;
; CLOCK_50_B5B   ; R20   ; 5B       ; 68           ; 22           ; 43           ; 359                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK_50_B6A   ; N20   ; 6A       ; 68           ; 32           ; 43           ; 39                    ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK_50_B7A   ; H12   ; 7A       ; 38           ; 61           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; CLOCK_50_B8A   ; M10   ; 8A       ; 21           ; 61           ; 17           ; 1                     ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; CPU_RESET_n    ; AB24  ; 5A       ; 68           ; 12           ; 54           ; 149                   ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; DDR2LP_OCT_RZQ ; AE11  ; 4A       ; 32           ; 0            ; 91           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_CLK    ; V22   ; 5A       ; 68           ; 12           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_DE     ; K25   ; 6A       ; 68           ; 40           ; 43           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[0]   ; E26   ; 6A       ; 68           ; 37           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[10]  ; R8    ; 3A       ; 7            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[11]  ; R9    ; 3A       ; 6            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[12]  ; R10   ; 3A       ; 6            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[13]  ; F26   ; 6A       ; 68           ; 33           ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[14]  ; Y9    ; 3A       ; 4            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[15]  ; G26   ; 6A       ; 68           ; 33           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[16]  ; Y8    ; 3A       ; 6            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[17]  ; AA7   ; 3A       ; 6            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[18]  ; AA6   ; 3A       ; 4            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[19]  ; AD7   ; 3A       ; 7            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[1]   ; K26   ; 6A       ; 68           ; 40           ; 60           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[20]  ; AD6   ; 3A       ; 7            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[21]  ; U20   ; 5A       ; 68           ; 13           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[22]  ; V20   ; 5A       ; 68           ; 10           ; 60           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[23]  ; W21   ; 5A       ; 68           ; 11           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[2]   ; M26   ; 6A       ; 68           ; 37           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[3]   ; M21   ; 6A       ; 68           ; 32           ; 60           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[4]   ; P20   ; 5B       ; 68           ; 22           ; 60           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[5]   ; T22   ; 5B       ; 68           ; 14           ; 60           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[6]   ; T19   ; 5A       ; 68           ; 13           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[7]   ; U19   ; 5A       ; 68           ; 10           ; 43           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[8]   ; U22   ; 5A       ; 68           ; 12           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[9]   ; P8    ; 3A       ; 7            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_HS     ; D26   ; 6A       ; 68           ; 37           ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_INT    ; AC23  ; 5A       ; 68           ; 10           ; 94           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_VS     ; T21   ; 5B       ; 68           ; 14           ; 43           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_TX_INT    ; T12   ; 3B       ; 15           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; KEY[0]         ; P11   ; 3B       ; 21           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; KEY[1]         ; P12   ; 3B       ; 21           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; KEY[2]         ; Y15   ; 4A       ; 46           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; KEY[3]         ; Y16   ; 4A       ; 46           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; SW[0]          ; AC9   ; 3B       ; 14           ; 0            ; 34           ; 34                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; SW[1]          ; AE10  ; 4A       ; 36           ; 0            ; 51           ; 34                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; SW[2]          ; AD13  ; 4A       ; 34           ; 0            ; 34           ; 55                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; SW[3]          ; AC8   ; 3B       ; 14           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; SW[4]          ; W11   ; 3B       ; 10           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; SW[5]          ; AB10  ; 3B       ; 12           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; SW[6]          ; V10   ; 3B       ; 17           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; SW[7]          ; AC10  ; 3B       ; 12           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; SW[8]          ; Y11   ; 3B       ; 10           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; SW[9]          ; AE19  ; 4A       ; 50           ; 0            ; 34           ; 6                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+-------------------------+------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard            ; Current Strength ; Termination                       ; Termination Control Block                                                                             ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+-------------------------+------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; DDR2LP_CA[0]    ; AE6   ; 3B       ; 21           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CA[1]    ; AF6   ; 3B       ; 21           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CA[2]    ; AF7   ; 3B       ; 19           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CA[3]    ; AF8   ; 3B       ; 19           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CA[4]    ; U10   ; 3B       ; 19           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CA[5]    ; U11   ; 3B       ; 19           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CA[6]    ; AE9   ; 3B       ; 18           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CA[7]    ; AF9   ; 3B       ; 18           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CA[8]    ; AB12  ; 3B       ; 14           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CA[9]    ; AB11  ; 3B       ; 14           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CKE[0]   ; AF14  ; 4A       ; 44           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CKE[1]   ; AE13  ; 4A       ; 42           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CK_n     ; P10   ; 3B       ; 18           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CK_p     ; N10   ; 3B       ; 18           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CS_n[0]  ; R11   ; 3B       ; 12           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CS_n[1]  ; T11   ; 3B       ; 12           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_DM[0]    ; AF11  ; 4A       ; 38           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_DM[1]    ; AE18  ; 4A       ; 46           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_DM[2]    ; AE20  ; 4A       ; 53           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_DM[3]    ; AE24  ; 4A       ; 61           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_RX_I2C_SCL ; AA22  ; 5A       ; 68           ; 11           ; 37           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_RX_RST_n   ; AC22  ; 5A       ; 68           ; 10           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_SW         ; Y23   ; 5A       ; 68           ; 13           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_CLK     ; Y25   ; 5B       ; 68           ; 24           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_DE      ; Y26   ; 5B       ; 68           ; 24           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[0]    ; V23   ; 5B       ; 68           ; 14           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[10]   ; R23   ; 5B       ; 68           ; 17           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[11]   ; R25   ; 5B       ; 68           ; 19           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[12]   ; P22   ; 5B       ; 68           ; 26           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[13]   ; P23   ; 5B       ; 68           ; 17           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[14]   ; N25   ; 5B       ; 68           ; 27           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[15]   ; P26   ; 5B       ; 68           ; 27           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[16]   ; P21   ; 5B       ; 68           ; 26           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[17]   ; R24   ; 5B       ; 68           ; 19           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[18]   ; R26   ; 5B       ; 68           ; 24           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[19]   ; AB26  ; 5B       ; 68           ; 22           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[1]    ; AA26  ; 5B       ; 68           ; 22           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[20]   ; AA24  ; 5B       ; 68           ; 16           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[21]   ; AB25  ; 5B       ; 68           ; 16           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[22]   ; AC25  ; 5B       ; 68           ; 17           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[23]   ; AD25  ; 5B       ; 68           ; 17           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[2]    ; W25   ; 5B       ; 68           ; 26           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[3]    ; W26   ; 5B       ; 68           ; 26           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[4]    ; V24   ; 5B       ; 68           ; 14           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[5]    ; V25   ; 5B       ; 68           ; 19           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[6]    ; U24   ; 5B       ; 68           ; 19           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[7]    ; T23   ; 5B       ; 68           ; 16           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[8]    ; T24   ; 5B       ; 68           ; 16           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[9]    ; T26   ; 5B       ; 68           ; 24           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_HS      ; U26   ; 5B       ; 68           ; 27           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_VS      ; U25   ; 5B       ; 68           ; 27           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; I2C_SCL         ; B7    ; 8A       ; 19           ; 61           ; 51           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDG[0]         ; L7    ; 8A       ; 10           ; 61           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDG[1]         ; K6    ; 8A       ; 10           ; 61           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDG[2]         ; D8    ; 8A       ; 10           ; 61           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDG[3]         ; E9    ; 8A       ; 10           ; 61           ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDG[4]         ; A5    ; 8A       ; 21           ; 61           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDG[5]         ; B6    ; 8A       ; 21           ; 61           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDG[6]         ; H8    ; 8A       ; 19           ; 61           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDG[7]         ; H9    ; 8A       ; 19           ; 61           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[0]         ; F7    ; 8A       ; 14           ; 61           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1]         ; F6    ; 8A       ; 15           ; 61           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2]         ; G6    ; 8A       ; 15           ; 61           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3]         ; G7    ; 8A       ; 14           ; 61           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4]         ; J8    ; 8A       ; 14           ; 61           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5]         ; J7    ; 8A       ; 12           ; 61           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6]         ; K10   ; 8A       ; 12           ; 61           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7]         ; K8    ; 8A       ; 14           ; 61           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8]         ; H7    ; 8A       ; 12           ; 61           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9]         ; J10   ; 8A       ; 12           ; 61           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SD_CLK          ; AB6   ; 3A       ; 4            ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+-------------------------+------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+-------------------------+------------------+-------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard            ; Current Strength ; Input Termination ; Output Termination                ; Termination Control Block                                                                             ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                          ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+-------------------------+------------------+-------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDR2LP_DQS_n[0] ; W13   ; 4A       ; 34           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar             ;
; DDR2LP_DQS_n[1] ; V14   ; 4A       ; 42           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar             ;
; DDR2LP_DQS_n[2] ; W15   ; 4A       ; 50           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar             ;
; DDR2LP_DQS_n[3] ; W17   ; 4A       ; 57           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar             ;
; DDR2LP_DQS_p[0] ; V13   ; 4A       ; 34           ; 0            ; 0            ; 18                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                 ;
; DDR2LP_DQS_p[1] ; U14   ; 4A       ; 42           ; 0            ; 0            ; 18                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                 ;
; DDR2LP_DQS_p[2] ; V15   ; 4A       ; 50           ; 0            ; 0            ; 18                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                 ;
; DDR2LP_DQS_p[3] ; W16   ; 4A       ; 57           ; 0            ; 0            ; 18                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                 ;
; DDR2LP_DQ[0]    ; AA14  ; 4A       ; 32           ; 0            ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; DDR2LP_DQ[10]   ; AC14  ; 4A       ; 40           ; 0            ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; DDR2LP_DQ[11]   ; AF13  ; 4A       ; 42           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; DDR2LP_DQ[12]   ; AB16  ; 4A       ; 44           ; 0            ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; DDR2LP_DQ[13]   ; AA16  ; 4A       ; 44           ; 0            ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; DDR2LP_DQ[14]   ; AE14  ; 4A       ; 44           ; 0            ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; DDR2LP_DQ[15]   ; AF18  ; 4A       ; 46           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; DDR2LP_DQ[16]   ; AD16  ; 4A       ; 48           ; 0            ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; DDR2LP_DQ[17]   ; AD17  ; 4A       ; 48           ; 0            ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; DDR2LP_DQ[18]   ; AC18  ; 4A       ; 48           ; 0            ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; DDR2LP_DQ[19]   ; AF19  ; 4A       ; 50           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; DDR2LP_DQ[1]    ; Y14   ; 4A       ; 32           ; 0            ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; DDR2LP_DQ[20]   ; AC17  ; 4A       ; 51           ; 0            ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; DDR2LP_DQ[21]   ; AB17  ; 4A       ; 51           ; 0            ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; DDR2LP_DQ[22]   ; AF21  ; 4A       ; 51           ; 0            ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; DDR2LP_DQ[23]   ; AE21  ; 4A       ; 53           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; DDR2LP_DQ[24]   ; AE15  ; 4A       ; 55           ; 0            ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; DDR2LP_DQ[25]   ; AE16  ; 4A       ; 55           ; 0            ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; DDR2LP_DQ[26]   ; AC20  ; 4A       ; 55           ; 0            ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; DDR2LP_DQ[27]   ; AD21  ; 4A       ; 57           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; DDR2LP_DQ[28]   ; AF16  ; 4A       ; 59           ; 0            ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; DDR2LP_DQ[29]   ; AF17  ; 4A       ; 59           ; 0            ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; DDR2LP_DQ[2]    ; AD11  ; 4A       ; 32           ; 0            ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; DDR2LP_DQ[30]   ; AD23  ; 4A       ; 59           ; 0            ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; DDR2LP_DQ[31]   ; AF23  ; 4A       ; 61           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; DDR2LP_DQ[3]    ; AD12  ; 4A       ; 34           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; DDR2LP_DQ[4]    ; Y13   ; 4A       ; 36           ; 0            ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; DDR2LP_DQ[5]    ; W12   ; 4A       ; 36           ; 0            ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; DDR2LP_DQ[6]    ; AD10  ; 4A       ; 36           ; 0            ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; DDR2LP_DQ[7]    ; AF12  ; 4A       ; 38           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; DDR2LP_DQ[8]    ; AC15  ; 4A       ; 40           ; 0            ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; DDR2LP_DQ[9]    ; AB15  ; 4A       ; 40           ; 0            ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HDMI_RX_I2C_SDA ; AC24  ; 5A       ; 68           ; 12           ; 37           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off               ; Off                               ; --                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|sda_oen (inverted)                                                                                                                                                                                               ;
; I2C_SDA         ; G11   ; 7A       ; 38           ; 61           ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                   ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|sda_oen (inverted)                                                                                                                                                                                               ;
; SD_CMD          ; W8    ; 3A       ; 4            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off               ; Off                               ; --                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                            ;
; SD_DAT[0]       ; U7    ; 3A       ; 2            ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off               ; Off                               ; --                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                            ;
; SD_DAT[1]       ; T7    ; 3A       ; 2            ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off               ; Off                               ; --                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                            ;
; SD_DAT[2]       ; V8    ; 3A       ; 2            ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off               ; Off                               ; --                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                            ;
; SD_DAT[3]       ; T8    ; 3A       ; 2            ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off               ; Off                               ; --                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                            ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+-------------------------+------------------+-------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B1L      ; 0 / 14 ( 0 % )    ; --            ; --           ; --            ;
; B0L      ; 0 / 14 ( 0 % )    ; --            ; --           ; --            ;
; 3A       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 24 / 32 ( 75 % )  ; 1.2V          ; --           ; 2.5V          ;
; 4A       ; 54 / 80 ( 68 % )  ; 1.2V          ; 0.6V         ; 2.5V          ;
; 5A       ; 13 / 16 ( 81 % )  ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 6A       ; 9 / 48 ( 19 % )   ; 3.3V          ; --           ; 3.3V          ;
; 7A       ; 2 / 80 ( 3 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 20 / 32 ( 63 % )  ; 2.5V          ; --           ; 2.5V          ;
+----------+-------------------+---------------+--------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                       ;
+----------+------------+----------+---------------------------------+--------+-------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard            ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+-------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ; 396        ; 9A       ; ^MSEL2                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;          ; DNU                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; A4       ;            ;          ; DNU                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; A5       ; 344        ; 8A       ; LEDG[4]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A6       ; 392        ; 9A       ; ^CONF_DONE                      ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; A7       ; 348        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 308        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 310        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ; 7A       ; VCCIO7A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; A11      ; 322        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 332        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 330        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 300        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; A16      ; 294        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 292        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 290        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 288        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ;            ; 7A       ; VCCIO7A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; A21      ; 274        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 270        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 268        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 269        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA3      ; 14         ; B0L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 15         ; B0L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA6      ; 45         ; 3A       ; HDMI_RX_D[18]                   ; input  ; 3.3-V LVTTL             ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA7      ; 47         ; 3A       ; HDMI_RX_D[17]                   ; input  ; 3.3-V LVTTL             ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA8      ;            ; --       ; VCC_AUX                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ; --       ; VCCPGM                          ; power  ;                         ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3B       ; VCCIO3B                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA12     ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA13     ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA14     ; 87         ; 4A       ; DDR2LP_DQ[0]                    ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA16     ; 113        ; 4A       ; DDR2LP_DQ[13]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA17     ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 151        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA20     ;            ; 4A       ; VCCIO4A                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AA21     ; 163        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ; 170        ; 5A       ; HDMI_RX_I2C_SCL                 ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA23     ; 172        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA24     ; 187        ; 5B       ; HDMI_TX_D[20]                   ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 201        ; 5B       ; HDMI_TX_D[1]                    ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB1      ; 21         ; B0L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AB2      ; 20         ; B0L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AB5      ; 33         ; 3A       ; ^AS_DATA2, DATA2                ;        ;                         ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB6      ; 43         ; 3A       ; SD_CLK                          ; output ; 3.3-V LVTTL             ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB7      ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AB8      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AB9      ;            ; 3A       ; VCCPD3A                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB10     ; 61         ; 3B       ; SW[5]                           ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB11     ; 63         ; 3B       ; DDR2LP_CA[9]                    ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB12     ; 65         ; 3B       ; DDR2LP_CA[8]                    ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ;            ; 4A       ; VCCIO4A                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AB14     ;            ; --       ; VCC_AUX                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 105        ; 4A       ; DDR2LP_DQ[9]                    ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ; 111        ; 4A       ; DDR2LP_DQ[12]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB17     ; 129        ; 4A       ; DDR2LP_DQ[21]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB18     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AB19     ; 160        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB20     ;            ; --       ; VCC_AUX                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB22     ; 165        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB23     ;            ; 5A       ; VCCIO5A                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB24     ; 176        ; 5A       ; CPU_RESET_n                     ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB25     ; 189        ; 5B       ; HDMI_TX_D[21]                   ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 199        ; 5B       ; HDMI_TX_D[19]                   ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC1      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC3      ; 18         ; B0L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 19         ; B0L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC5      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC6      ;            ; 3A       ; VCCIO3A                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC7      ;            ; 3A       ; VREFB3AN0                       ; power  ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC8      ; 62         ; 3B       ; SW[3]                           ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC9      ; 64         ; 3B       ; SW[0]                           ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ; 59         ; 3B       ; SW[7]                           ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC11     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC12     ;            ; 3B       ; VREFB3BN0                       ; power  ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC13     ; 102        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC14     ; 104        ; 4A       ; DDR2LP_DQ[10]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC15     ; 103        ; 4A       ; DDR2LP_DQ[8]                    ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC16     ;            ; 4A       ; VCCIO4A                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AC17     ; 127        ; 4A       ; DDR2LP_DQ[20]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC18     ; 120        ; 4A       ; DDR2LP_DQ[18]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC19     ; 158        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC20     ; 136        ; 4A       ; DDR2LP_DQ[26]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC21     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC22     ; 166        ; 5A       ; HDMI_RX_RST_n                   ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC23     ; 168        ; 5A       ; HDMI_RX_INT                     ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC24     ; 174        ; 5A       ; HDMI_RX_I2C_SDA                 ; bidir  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC25     ; 193        ; 5B       ; HDMI_TX_D[22]                   ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC26     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AD1      ; 25         ; B0L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AD2      ; 24         ; B0L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AD5      ; 35         ; 3A       ; ^AS_DATA1, DATA1                ;        ;                         ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD6      ; 51         ; 3A       ; HDMI_RX_D[20]                   ; input  ; 3.3-V LVTTL             ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD7      ; 53         ; 3A       ; HDMI_RX_D[19]                   ; input  ; 3.3-V LVTTL             ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD8      ; 73         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD9      ;            ; 3B       ; VCCIO3B                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AD10     ; 96         ; 4A       ; DDR2LP_DQ[6]                    ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 88         ; 4A       ; DDR2LP_DQ[2]                    ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 91         ; 4A       ; DDR2LP_DQ[3]                    ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ; 93         ; 4A       ; SW[2]                           ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD14     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; 4A       ; VREFB4AN0                       ; power  ;                         ; 0.6V                ; --           ;                 ; --       ; --           ;
; AD16     ; 119        ; 4A       ; DDR2LP_DQ[16]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD17     ; 121        ; 4A       ; DDR2LP_DQ[17]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ; 118        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD19     ;            ; 4A       ; VCCIO4A                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AD20     ; 134        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 139        ; 4A       ; DDR2LP_DQ[27]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD22     ; 141        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD23     ; 144        ; 4A       ; DDR2LP_DQ[30]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD24     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AD25     ; 191        ; 5B       ; HDMI_TX_D[23]                   ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD26     ; 157        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE1      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AE3      ; 22         ; B0L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 23         ; B0L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AE5      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 85         ; 3B       ; DDR2LP_CA[0]                    ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE7      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AE8      ; 71         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE9      ; 77         ; 3B       ; DDR2LP_CA[6]                    ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ; 94         ; 4A       ; SW[1]                           ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE11     ; 86         ; 4A       ; DDR2LP_OCT_RZQ                  ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ;            ; 4A       ; VCCIO4A                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AE13     ; 109        ; 4A       ; DDR2LP_CKE[1]                   ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE14     ; 112        ; 4A       ; DDR2LP_DQ[14]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE15     ; 135        ; 4A       ; DDR2LP_DQ[24]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE16     ; 137        ; 4A       ; DDR2LP_DQ[25]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE17     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AE18     ; 117        ; 4A       ; DDR2LP_DM[1]                    ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE19     ; 125        ; 4A       ; SW[9]                           ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ; 133        ; 4A       ; DDR2LP_DM[2]                    ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE21     ; 131        ; 4A       ; DDR2LP_DQ[23]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE22     ;            ; 4A       ; VCCIO4A                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AE23     ; 142        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 149        ; 4A       ; DDR2LP_DM[3]                    ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ; 152        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE26     ; 155        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF2      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AF4      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AF5      ; 37         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;                         ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AF6      ; 83         ; 3B       ; DDR2LP_CA[1]                    ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF7      ; 80         ; 3B       ; DDR2LP_CA[2]                    ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF8      ; 78         ; 3B       ; DDR2LP_CA[3]                    ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF9      ; 75         ; 3B       ; DDR2LP_CA[7]                    ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AF11     ; 101        ; 4A       ; DDR2LP_DM[0]                    ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ; 99         ; 4A       ; DDR2LP_DQ[7]                    ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF13     ; 107        ; 4A       ; DDR2LP_DQ[11]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ; 110        ; 4A       ; DDR2LP_CKE[0]                   ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ;            ; 4A       ; VCCIO4A                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AF16     ; 143        ; 4A       ; DDR2LP_DQ[28]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF17     ; 145        ; 4A       ; DDR2LP_DQ[29]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF18     ; 115        ; 4A       ; DDR2LP_DQ[15]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ; 123        ; 4A       ; DDR2LP_DQ[19]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF20     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AF21     ; 128        ; 4A       ; DDR2LP_DQ[22]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ; 126        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 147        ; 4A       ; DDR2LP_DQ[31]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ; 150        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; B1       ;            ;          ; RREF                            ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; B4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; B5       ; 394        ; 9A       ; ^nSTATUS                        ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 346        ; 8A       ; LEDG[5]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B7       ; 350        ; 8A       ; I2C_SCL                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B8       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; B9       ; 314        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ; 320        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B11      ; 334        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 328        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7A       ; VCCIO7A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 302        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ; 304        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ;            ; 7A       ; VREFB7AN0                       ; power  ;                         ;                     ; --           ;                 ; --       ; --           ;
; B17      ; 298        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; B19      ; 282        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ; 278        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 276        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 272        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ;            ; 7A       ; VCCIO7A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; B24      ; 267        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B25      ; 247        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; B26      ; 249        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; C4       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; C6       ;            ; 8A       ; VCCIO8A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; C7       ; 358        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ;            ; 8A       ; VREFB8AN0                       ; power  ;                         ;                     ; --           ;                 ; --       ; --           ;
; C9       ; 312        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 318        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 338        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 336        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 307        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 306        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ; 7A       ; VCCIO7A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; C17      ; 296        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 286        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 284        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 280        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 266        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 264        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ;            ;          ; DNU                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; C25      ; 253        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; C26      ;            ; 6A       ; VCCIO6A                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; D1       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; D4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; D5       ; 395        ; 9A       ; ^nCE                            ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; D6       ; 352        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 356        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ; 372        ; 8A       ; LEDG[2]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D9       ;            ; 8A       ; VCCIO8A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; D10      ; 316        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 340        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 342        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ; 341        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D14      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; D15      ; 309        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 317        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 293        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ; 291        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D19      ;            ; 7A       ; VCCIO7A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; D20      ; 277        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 275        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 255        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; D23      ; 262        ; 7A       ; ^GND                            ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; D24      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; D25      ; 251        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; D26      ; 227        ; 6A       ; HDMI_RX_HS                      ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E1       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; E4       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; E5       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; E6       ; 354        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; E8       ;            ; --       ; VCCBAT                          ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; E9       ; 374        ; 8A       ; LEDG[3]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E10      ; 324        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E11      ; 326        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ;            ; 7A       ; VCCIO7A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; E13      ; 339        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ;            ; --       ; VCC_AUX                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ; 325        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E16      ; 315        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; E18      ; 299        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 285        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ; 283        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E21      ; 259        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; E22      ;            ; 6A       ; VCCIO6A                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; E23      ; 257        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; E24      ; 231        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; E25      ; 233        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 229        ; 6A       ; HDMI_RX_D[0]                    ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; F1       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; F4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; F5       ; 398        ; 9A       ; ^nCONFIG                        ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 360        ; 8A       ; LEDR[1]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F7       ; 366        ; 8A       ; LEDR[0]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F8       ;            ; --       ; VCCPGM                          ; power  ;                         ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F9       ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; F11      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; F12      ; 333        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; F13      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; F14      ;            ;          ; DNU                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; F15      ;            ; 7A       ; VCCIO7A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; F16      ; 323        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; F18      ; 301        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; F20      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; F21      ; 260        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; F22      ; 261        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; F23      ; 243        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; F24      ; 235        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ;            ; 6A       ; VCCIO6A                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; F26      ; 219        ; 6A       ; HDMI_RX_D[13]                   ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G1       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; G5       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 362        ; 8A       ; LEDR[2]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G7       ; 364        ; 8A       ; LEDR[3]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G8       ;            ; 8A       ; VCCIO8A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; G9       ;            ; --       ; VCC_AUX                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 357        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 329        ; 7A       ; I2C_SDA                         ; bidir  ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G12      ; 331        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; G14      ; 313        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; G15      ; 311        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 279        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 281        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ;            ; 7A       ; VCCIO7A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; G19      ;            ; --       ; VCC_AUX                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 258        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; G21      ;            ; --       ; VCCA_FPLL                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; G22      ; 245        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; G23      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; G24      ; 237        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; G25      ; 223        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 221        ; 6A       ; HDMI_RX_D[15]                   ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H1       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; H5       ; 400        ; 9A       ; ^GND                            ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; H7       ; 368        ; 8A       ; LEDR[8]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H8       ; 347        ; 8A       ; LEDG[6]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H9       ; 349        ; 8A       ; LEDG[7]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H10      ; 355        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H11      ;            ; 7A       ; VCCIO7A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; H12      ; 327        ; 7A       ; CLOCK_50_B7A                    ; input  ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H13      ; 297        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 295        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 263        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; H17      ; 273        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 271        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 250        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; H20      ; 252        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; H21      ;            ; 6A       ; VCCIO6A                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; H22      ; 242        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; H23      ; 239        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; H24      ; 241        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 225        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; J1       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ; --       ; VCCL_GXBL                       ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 399        ; 9A       ; ^MSEL4                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; J6       ;            ; --       ; VCCA_FPLL                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; J7       ; 370        ; 8A       ; LEDR[5]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J8       ; 365        ; 8A       ; LEDR[4]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J9       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 369        ; 8A       ; LEDR[9]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J11      ; 289        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; J12      ; 287        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; J14      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; J15      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; J16      ; 265        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; J19      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; J20      ; 254        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 256        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; J22      ;            ; 6A       ; VCCPD6A                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; J23      ; 244        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ;            ; 6A       ; VCCIO6A                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; J25      ; 215        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 217        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ; 2          ; B1L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; K2       ; 3          ; B1L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ; --       ; VCCE_GXBL                       ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; K5       ; 397        ; 9A       ; ^MSEL3                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 373        ; 8A       ; LEDG[1]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K7       ;            ; 8A       ; VCCIO8A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ; 363        ; 8A       ; LEDR[7]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K9       ; 361        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; K10      ; 367        ; 8A       ; LEDR[6]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K11      ; 305        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; K12      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; K14      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; K15      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; K17      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; K18      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; K19      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; K21      ; 248        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; K23      ; 236        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ; 234        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; K25      ; 230        ; 6A       ; HDMI_RX_DE                      ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K26      ; 232        ; 6A       ; HDMI_RX_D[1]                    ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L1       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ; --       ; VCCH_GXBL                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; L4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; L6       ; 393        ; 9A       ; ^MSEL1                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 371        ; 8A       ; LEDG[0]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; L8       ; 359        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ; 353        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; L10      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L11      ; 337        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; L12      ; 303        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; L13      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L15      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; L16      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L17      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; L18      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L19      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L21      ;            ; 6A       ; VCCPD6A                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; L22      ; 246        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; L23      ; 238        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 240        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L26      ;            ; 6A       ; VREFB6AN0                       ; power  ;                         ;                     ; --           ;                 ; --       ; --           ;
; M1       ; 5          ; B1L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; M2       ; 4          ; B1L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --       ; VCCE_GXBL                       ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; M5       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; M7       ; 391        ; 9A       ; ^MSEL0                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; M9       ; 351        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; M10      ; 345        ; 8A       ; CLOCK_50_B8A                    ; input  ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M11      ; 335        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; M12      ; 321        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; M14      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; M15      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; M16      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; M17      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; M18      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; M20      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; M21      ; 216        ; 6A       ; HDMI_RX_D[3]                    ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M22      ; 224        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ;            ; 6A       ; VCCIO6A                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; M24      ; 220        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; M25      ; 226        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 228        ; 6A       ; HDMI_RX_D[2]                    ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N1       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ; --       ; VCCL_GXBL                       ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; N4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --       ; VCCE_GXBL                       ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N7       ; 1          ; B1L      ; GND                             ;        ;                         ;                     ; Row I/O      ;                 ; --       ; --           ;
; N8       ; 36         ; 3A       ; ^DCLK                           ;        ;                         ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; N9       ; 343        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; N10      ; 76         ; 3B       ; DDR2LP_CK_p                     ; output ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N11      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N12      ; 319        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; N13      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; N14      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N15      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; N16      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N17      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; N18      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N19      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; N20      ; 214        ; 6A       ; CLOCK_50_B6A                    ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N21      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N22      ;            ; 5B       ; VCCPD5B                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; N23      ; 222        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 218        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 210        ; 5B       ; HDMI_TX_D[14]                   ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N26      ;            ; 5B       ; VCCIO5B                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; P1       ; 6          ; B1L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; P2       ; 7          ; B1L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --       ; VCCE_GXBL                       ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P6       ; 0          ; B1L      ; GND                             ;        ;                         ;                     ; Row I/O      ;                 ; --       ; --           ;
; P7       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P8       ; 52         ; 3A       ; HDMI_RX_D[9]                    ; input  ; 3.3-V LVTTL             ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P9       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P10      ; 74         ; 3B       ; DDR2LP_CK_n                     ; output ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P11      ; 84         ; 3B       ; KEY[0]                          ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P12      ; 82         ; 3B       ; KEY[1]                          ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P13      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P14      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P16      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P18      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P20      ; 200        ; 5B       ; HDMI_RX_D[4]                    ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P21      ; 206        ; 5B       ; HDMI_TX_D[16]                   ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P22      ; 208        ; 5B       ; HDMI_TX_D[12]                   ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P23      ; 192        ; 5B       ; HDMI_TX_D[13]                   ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P24      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P25      ;            ; 5B       ; VREFB5BN0                       ; power  ;                         ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 212        ; 5B       ; HDMI_TX_D[15]                   ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R1       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ; --       ; VCCH_GXBL                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; R4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --       ; VCCE_GXBL                       ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ; 30         ; 3A       ; #TMS                            ; input  ;                         ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R8       ; 50         ; 3A       ; HDMI_RX_D[10]                   ; input  ; 3.3-V LVTTL             ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R9       ; 48         ; 3A       ; HDMI_RX_D[11]                   ; input  ; 3.3-V LVTTL             ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R10      ; 46         ; 3A       ; HDMI_RX_D[12]                   ; input  ; 3.3-V LVTTL             ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R11      ; 60         ; 3B       ; DDR2LP_CS_n[0]                  ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R12      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R13      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; R14      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R15      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; R16      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R17      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; R18      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R19      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; R20      ; 198        ; 5B       ; CLOCK_50_B5B                    ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R21      ;            ; 5B       ; VCCPD5B                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; R22      ;            ; 5B       ; VCCIO5B                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; R23      ; 190        ; 5B       ; HDMI_TX_D[10]                   ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R24      ; 194        ; 5B       ; HDMI_TX_D[17]                   ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R25      ; 196        ; 5B       ; HDMI_TX_D[11]                   ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R26      ; 204        ; 5B       ; HDMI_TX_D[18]                   ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T1       ; 9          ; B1L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; T2       ; 8          ; B1L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --       ; VCCH_GXBL                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; T5       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; T6       ; 34         ; 3A       ; #TDI                            ; input  ;                         ;                     ; --           ;                 ; --       ; --           ;
; T7       ; 38         ; 3A       ; SD_DAT[1]                       ; bidir  ; 3.3-V LVTTL             ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T8       ; 40         ; 3A       ; SD_DAT[3]                       ; bidir  ; 3.3-V LVTTL             ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T9       ; 56         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; T10      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 58         ; 3B       ; DDR2LP_CS_n[1]                  ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T12      ; 66         ; 3B       ; HDMI_TX_INT                     ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T13      ; 68         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; T17      ; 132        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; T18      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; T19      ; 179        ; 5A       ; HDMI_RX_D[6]                    ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T20      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 182        ; 5B       ; HDMI_RX_VS                      ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T22      ; 184        ; 5B       ; HDMI_RX_D[5]                    ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T23      ; 186        ; 5B       ; HDMI_TX_D[7]                    ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T24      ; 188        ; 5B       ; HDMI_TX_D[8]                    ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T25      ;            ; 5B       ; VCCIO5B                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; T26      ; 202        ; 5B       ; HDMI_TX_D[9]                    ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U1       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ; --       ; VCCL_GXBL                       ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --       ; VCCE_GXBL                       ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ; 31         ; 3A       ; ^AS_DATA3, DATA3                ;        ;                         ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U7       ; 39         ; 3A       ; SD_DAT[0]                       ; bidir  ; 3.3-V LVTTL             ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U8       ;            ; 3B       ; VCCIO3B                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; U9       ; 54         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; U10      ; 81         ; 3B       ; DDR2LP_CA[4]                    ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U11      ; 79         ; 3B       ; DDR2LP_CA[5]                    ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U12      ; 100        ; 4A       ; CLOCK_125_p                     ; input  ; LVDS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U13      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; U14      ; 108        ; 4A       ; DDR2LP_DQS_p[1]                 ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U15      ; 148        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; U16      ; 146        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; U17      ; 130        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; U18      ;            ; 4A       ; VCCIO4A                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; U19      ; 167        ; 5A       ; HDMI_RX_D[7]                    ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U20      ; 181        ; 5A       ; HDMI_RX_D[21]                   ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U21      ;            ; 5A       ; VCCPD5A                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; U22      ; 177        ; 5A       ; HDMI_RX_D[8]                    ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U23      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; U24      ; 195        ; 5B       ; HDMI_TX_D[6]                    ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U25      ; 211        ; 5B       ; HDMI_TX_VS                      ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U26      ; 213        ; 5B       ; HDMI_TX_HS                      ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V1       ; 13         ; B1L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; V2       ; 12         ; B1L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; V6       ; 26         ; B0L      ; GND                             ;        ;                         ;                     ; Row I/O      ;                 ; --       ; --           ;
; V7       ; 28         ; 3A       ; #TDO                            ; output ;                         ;                     ; --           ;                 ; --       ; --           ;
; V8       ; 41         ; 3A       ; SD_DAT[2]                       ; bidir  ; 3.3-V LVTTL             ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V9       ; 70         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; V10      ; 72         ; 3B       ; SW[6]                           ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V11      ;            ; 3B       ; VCCIO3B                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; V12      ; 98         ; 4A       ; CLOCK_125_p(n)                  ; input  ; LVDS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V13      ; 92         ; 4A       ; DDR2LP_DQS_p[0]                 ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V14      ; 106        ; 4A       ; DDR2LP_DQS_n[1]                 ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V15      ; 124        ; 4A       ; DDR2LP_DQS_p[2]                 ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V16      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; V17      ; 154        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; V18      ; 156        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ; 164        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; V20      ; 169        ; 5A       ; HDMI_RX_D[22]                   ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V21      ;            ; 5A       ; VCCIO5A                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; V22      ; 175        ; 5A       ; HDMI_RX_CLK                     ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V23      ; 183        ; 5B       ; HDMI_TX_D[0]                    ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V24      ; 185        ; 5B       ; HDMI_TX_D[4]                    ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V25      ; 197        ; 5B       ; HDMI_TX_D[5]                    ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V26      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; W1       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; W3       ; 10         ; B1L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; W4       ; 11         ; B1L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; W6       ; 27         ; B0L      ; GND                             ;        ;                         ;                     ; Row I/O      ;                 ; --       ; --           ;
; W7       ;            ; --       ; VCCA_FPLL                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 42         ; 3A       ; SD_CMD                          ; bidir  ; 3.3-V LVTTL             ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W9       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; W10      ; 69         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; W11      ; 57         ; 3B       ; SW[4]                           ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W12      ; 97         ; 4A       ; DDR2LP_DQ[5]                    ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W13      ; 90         ; 4A       ; DDR2LP_DQS_n[0]                 ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W14      ;            ; 4A       ; VCCIO4A                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; W15      ; 122        ; 4A       ; DDR2LP_DQS_n[2]                 ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 140        ; 4A       ; DDR2LP_DQS_p[3]                 ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 138        ; 4A       ; DDR2LP_DQS_n[3]                 ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ; 162        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; W19      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; W20      ; 171        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 173        ; 5A       ; HDMI_RX_D[23]                   ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ;            ; --       ; VCCPGM                          ; power  ;                         ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; W23      ;            ; 5A       ; VREFB5AN0                       ; power  ;                         ;                     ; --           ;                 ; --       ; --           ;
; W24      ;            ; 5B       ; VCCIO5B                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; W25      ; 207        ; 5B       ; HDMI_TX_D[2]                    ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 209        ; 5B       ; HDMI_TX_D[3]                    ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y1       ; 17         ; B0L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; Y2       ; 16         ; B0L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; Y5       ; 32         ; 3A       ; #TCK                            ; input  ;                         ;                     ; --           ;                 ; --       ; --           ;
; Y6       ; 29         ; 3A       ; ^nCSO, DATA4                    ;        ;                         ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; Y7       ;            ; 3A       ; VCCIO3A                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y8       ; 49         ; 3A       ; HDMI_RX_D[16]                   ; input  ; 3.3-V LVTTL             ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y9       ; 44         ; 3A       ; HDMI_RX_D[14]                   ; input  ; 3.3-V LVTTL             ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y10      ; 67         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y11      ; 55         ; 3B       ; SW[8]                           ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y12      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 95         ; 4A       ; DDR2LP_DQ[4]                    ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y14      ; 89         ; 4A       ; DDR2LP_DQ[1]                    ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y15      ; 116        ; 4A       ; KEY[2]                          ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y16      ; 114        ; 4A       ; KEY[3]                          ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ;            ; 4A       ; VCCIO4A                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; Y18      ; 153        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 159        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ; 161        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y21      ;            ; --       ; VCCA_FPLL                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y22      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; Y23      ; 178        ; 5A       ; HDMI_SW                         ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y24      ; 180        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ; 203        ; 5B       ; HDMI_TX_CLK                     ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y26      ; 205        ; 5B       ; HDMI_TX_DE                      ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
+----------+------------+----------+---------------------------------+--------+-------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------+---------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                      ; Location      ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+----------------------------------------------------------------------------------------------------------+---------------+----------------------+-------------------------+------------------------+
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_dll_cyclonev:dll0|dll_wys_m ; DLL_X68_Y3_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+----------------------------------------------------------------------------------------------------------+---------------+----------------------+-------------------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Optimized GXB Elements                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Preserved Component                                                                                                                                                   ; Removed Component                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Output Counters                                                                                                                                                   ;                                                                                                                                                                                                                                                                                                 ;
;  fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll1~PLL_OUTPUT_COUNTER                                                         ;                                                                                                                                                                                                                                                                                                 ;
;   --                                                                                                                                                                  ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll2_phy~PLL_OUTPUT_COUNTER                                                                                                                                                                                ;
; PHY Clock Buffers                                                                                                                                                     ;                                                                                                                                                                                                                                                                                                 ;
;  fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc|phy_clkbuf ;                                                                                                                                                                                                                                                                                                 ;
;   --                                                                                                                                                                  ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[0].acv_ac_ldc|phy_clkbuf               ;
;   --                                                                                                                                                                  ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[1].acv_ac_ldc|phy_clkbuf               ;
;   --                                                                                                                                                                  ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[2].acv_ac_ldc|phy_clkbuf               ;
;   --                                                                                                                                                                  ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[3].acv_ac_ldc|phy_clkbuf               ;
;   --                                                                                                                                                                  ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[4].acv_ac_ldc|phy_clkbuf               ;
;   --                                                                                                                                                                  ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[5].acv_ac_ldc|phy_clkbuf               ;
;   --                                                                                                                                                                  ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[6].acv_ac_ldc|phy_clkbuf               ;
;   --                                                                                                                                                                  ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[7].acv_ac_ldc|phy_clkbuf               ;
;   --                                                                                                                                                                  ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[8].acv_ac_ldc|phy_clkbuf               ;
;   --                                                                                                                                                                  ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[9].acv_ac_ldc|phy_clkbuf               ;
;   --                                                                                                                                                                  ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[14].acv_ac_ldc|phy_clkbuf              ;
;   --                                                                                                                                                                  ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[13].acv_ac_ldc|phy_clkbuf              ;
;   --                                                                                                                                                                  ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|phy_clkbuf ;
;   --                                                                                                                                                                  ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|phy_clkbuf ;
;   --                                                                                                                                                                  ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|phy_clkbuf ;
;   --                                                                                                                                                                  ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|phy_clkbuf ;
;   --                                                                                                                                                                  ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clkbuf                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
;                                                                                                                             ;                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; hdmi_tx_pll:pll|hdmi_tx_pll_0002:hdmi_tx_pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                    ;                                                                                                                              ;
;     -- PLL Type                                                                                                             ; Fractional PLL                                                                                                               ;
;     -- PLL Location                                                                                                         ; FRACTIONALPLL_X0_Y1_N0                                                                                                       ;
;     -- PLL Feedback clock type                                                                                              ; Global Clock                                                                                                                 ;
;     -- PLL Bandwidth                                                                                                        ; Auto                                                                                                                         ;
;         -- PLL Bandwidth Range                                                                                              ; 2100000 to 1400000 Hz                                                                                                        ;
;     -- Reference Clock Frequency                                                                                            ; 50.0 MHz                                                                                                                     ;
;     -- Reference Clock Sourced by                                                                                           ; Dedicated Pin                                                                                                                ;
;     -- PLL VCO Frequency                                                                                                    ; 445.499998 MHz                                                                                                               ;
;     -- PLL Operation Mode                                                                                                   ; Normal                                                                                                                       ;
;     -- PLL Freq Min Lock                                                                                                    ; 50.000000 MHz                                                                                                                ;
;     -- PLL Freq Max Lock                                                                                                    ; 89.786756 MHz                                                                                                                ;
;     -- PLL Enable                                                                                                           ; On                                                                                                                           ;
;     -- PLL Fractional Division                                                                                              ; 3908420153 / 4294967296                                                                                                      ;
;     -- M Counter                                                                                                            ; 8                                                                                                                            ;
;     -- N Counter                                                                                                            ; 1                                                                                                                            ;
;     -- PLL Refclk Select                                                                                                    ;                                                                                                                              ;
;             -- PLL Refclk Select Location                                                                                   ; PLLREFCLKSELECT_X0_Y7_N0                                                                                                     ;
;             -- PLL Reference Clock Input 0 source                                                                           ; core_ref_clk                                                                                                                 ;
;             -- PLL Reference Clock Input 1 source                                                                           ; ref_clk1                                                                                                                     ;
;             -- ADJPLLIN source                                                                                              ; N/A                                                                                                                          ;
;             -- CORECLKIN source                                                                                             ; ALTCLKCTRL:altclk|ALTCLKCTRL_altclkctrl_0:altclkctrl_0|ALTCLKCTRL_altclkctrl_0_sub:ALTCLKCTRL_altclkctrl_0_sub_component|sd1 ;
;             -- IQTXRXCLKIN source                                                                                           ; N/A                                                                                                                          ;
;             -- PLLIQCLKIN source                                                                                            ; N/A                                                                                                                          ;
;             -- RXIQCLKIN source                                                                                             ; N/A                                                                                                                          ;
;             -- CLKIN(0) source                                                                                              ; N/A                                                                                                                          ;
;             -- CLKIN(1) source                                                                                              ; N/A                                                                                                                          ;
;             -- CLKIN(2) source                                                                                              ; N/A                                                                                                                          ;
;             -- CLKIN(3) source                                                                                              ; N/A                                                                                                                          ;
;     -- PLL Output Counter                                                                                                   ;                                                                                                                              ;
;         -- hdmi_tx_pll:pll|hdmi_tx_pll_0002:hdmi_tx_pll_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER     ;                                                                                                                              ;
;             -- Output Clock Frequency                                                                                       ; 148.499999 MHz                                                                                                               ;
;             -- Output Clock Location                                                                                        ; PLLOUTPUTCOUNTER_X0_Y0_N1                                                                                                    ;
;             -- C Counter Odd Divider Even Duty Enable                                                                       ; On                                                                                                                           ;
;             -- Duty Cycle                                                                                                   ; 50.0000                                                                                                                      ;
;             -- Phase Shift                                                                                                  ; 0.000000 degrees                                                                                                             ;
;             -- C Counter                                                                                                    ; 3                                                                                                                            ;
;             -- C Counter PH Mux PRST                                                                                        ; 0                                                                                                                            ;
;             -- C Counter PRST                                                                                               ; 1                                                                                                                            ;
;                                                                                                                             ;                                                                                                                              ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll1~FRACTIONAL_PLL                    ;                                                                                                                              ;
;     -- PLL Type                                                                                                             ; Integer PLL                                                                                                                  ;
;     -- PLL Location                                                                                                         ; FRACTIONALPLL_X68_Y1_N0                                                                                                      ;
;     -- PLL Feedback clock type                                                                                              ; none                                                                                                                         ;
;     -- PLL Bandwidth                                                                                                        ; Auto                                                                                                                         ;
;         -- PLL Bandwidth Range                                                                                              ; 800000 to 400000 Hz                                                                                                          ;
;     -- Reference Clock Frequency                                                                                            ; 50.0 MHz                                                                                                                     ;
;     -- Reference Clock Sourced by                                                                                           ; Dedicated Pin                                                                                                                ;
;     -- PLL VCO Frequency                                                                                                    ; 660.0 MHz                                                                                                                    ;
;     -- PLL Operation Mode                                                                                                   ; Direct                                                                                                                       ;
;     -- PLL Freq Min Lock                                                                                                    ; 45.454546 MHz                                                                                                                ;
;     -- PLL Freq Max Lock                                                                                                    ; 121.212121 MHz                                                                                                               ;
;     -- PLL Enable                                                                                                           ; On                                                                                                                           ;
;     -- PLL Fractional Division                                                                                              ; N/A                                                                                                                          ;
;     -- M Counter                                                                                                            ; 66                                                                                                                           ;
;     -- N Counter                                                                                                            ; 5                                                                                                                            ;
;     -- PLL Refclk Select                                                                                                    ;                                                                                                                              ;
;             -- PLL Refclk Select Location                                                                                   ; PLLREFCLKSELECT_X68_Y7_N0                                                                                                    ;
;             -- PLL Reference Clock Input 0 source                                                                           ; clk_2                                                                                                                        ;
;             -- PLL Reference Clock Input 1 source                                                                           ; ref_clk1                                                                                                                     ;
;             -- ADJPLLIN source                                                                                              ; N/A                                                                                                                          ;
;             -- CORECLKIN source                                                                                             ; N/A                                                                                                                          ;
;             -- IQTXRXCLKIN source                                                                                           ; N/A                                                                                                                          ;
;             -- PLLIQCLKIN source                                                                                            ; N/A                                                                                                                          ;
;             -- RXIQCLKIN source                                                                                             ; N/A                                                                                                                          ;
;             -- CLKIN(0) source                                                                                              ; N/A                                                                                                                          ;
;             -- CLKIN(1) source                                                                                              ; N/A                                                                                                                          ;
;             -- CLKIN(2) source                                                                                              ; CLOCK_50_B5B~input                                                                                                           ;
;             -- CLKIN(3) source                                                                                              ; N/A                                                                                                                          ;
;     -- PLL Output Counter                                                                                                   ;                                                                                                                              ;
;         -- fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll1~PLL_OUTPUT_COUNTER     ;                                                                                                                              ;
;             -- Output Clock Frequency                                                                                       ; 330.0 MHz                                                                                                                    ;
;             -- Output Clock Location                                                                                        ; PLLOUTPUTCOUNTER_X68_Y2_N1                                                                                                   ;
;             -- C Counter Odd Divider Even Duty Enable                                                                       ; Off                                                                                                                          ;
;             -- Duty Cycle                                                                                                   ; 50.0000                                                                                                                      ;
;             -- Phase Shift                                                                                                  ; 0.000000 degrees                                                                                                             ;
;             -- C Counter                                                                                                    ; 2                                                                                                                            ;
;             -- C Counter PH Mux PRST                                                                                        ; 0                                                                                                                            ;
;             -- C Counter PRST                                                                                               ; 1                                                                                                                            ;
;         -- fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll5~PLL_OUTPUT_COUNTER     ;                                                                                                                              ;
;             -- Output Clock Frequency                                                                                       ; 165.0 MHz                                                                                                                    ;
;             -- Output Clock Location                                                                                        ; PLLOUTPUTCOUNTER_X68_Y7_N1                                                                                                   ;
;             -- C Counter Odd Divider Even Duty Enable                                                                       ; Off                                                                                                                          ;
;             -- Duty Cycle                                                                                                   ; 50.0000                                                                                                                      ;
;             -- Phase Shift                                                                                                  ; 0.000000 degrees                                                                                                             ;
;             -- C Counter                                                                                                    ; 4                                                                                                                            ;
;             -- C Counter PH Mux PRST                                                                                        ; 0                                                                                                                            ;
;             -- C Counter PRST                                                                                               ; 1                                                                                                                            ;
;         -- fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll6~PLL_OUTPUT_COUNTER     ;                                                                                                                              ;
;             -- Output Clock Frequency                                                                                       ; 66.0 MHz                                                                                                                     ;
;             -- Output Clock Location                                                                                        ; PLLOUTPUTCOUNTER_X68_Y8_N1                                                                                                   ;
;             -- C Counter Odd Divider Even Duty Enable                                                                       ; Off                                                                                                                          ;
;             -- Duty Cycle                                                                                                   ; 50.0000                                                                                                                      ;
;             -- Phase Shift                                                                                                  ; 355.500000 degrees                                                                                                           ;
;             -- C Counter                                                                                                    ; 10                                                                                                                           ;
;             -- C Counter PH Mux PRST                                                                                        ; 7                                                                                                                            ;
;             -- C Counter PRST                                                                                               ; 10                                                                                                                           ;
;         -- fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll7~PLL_OUTPUT_COUNTER     ;                                                                                                                              ;
;             -- Output Clock Frequency                                                                                       ; 22.0 MHz                                                                                                                     ;
;             -- Output Clock Location                                                                                        ; PLLOUTPUTCOUNTER_X68_Y0_N1                                                                                                   ;
;             -- C Counter Odd Divider Even Duty Enable                                                                       ; Off                                                                                                                          ;
;             -- Duty Cycle                                                                                                   ; 50.0000                                                                                                                      ;
;             -- Phase Shift                                                                                                  ; 0.000000 degrees                                                                                                             ;
;             -- C Counter                                                                                                    ; 30                                                                                                                           ;
;             -- C Counter PH Mux PRST                                                                                        ; 0                                                                                                                            ;
;             -- C Counter PRST                                                                                               ; 1                                                                                                                            ;
;         -- fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll3~PLL_OUTPUT_COUNTER     ;                                                                                                                              ;
;             -- Output Clock Frequency                                                                                       ; 330.0 MHz                                                                                                                    ;
;             -- Output Clock Location                                                                                        ; PLLOUTPUTCOUNTER_X68_Y1_N1                                                                                                   ;
;             -- C Counter Odd Divider Even Duty Enable                                                                       ; Off                                                                                                                          ;
;             -- Duty Cycle                                                                                                   ; 50.0000                                                                                                                      ;
;             -- Phase Shift                                                                                                  ; 270.000000 degrees                                                                                                           ;
;             -- C Counter                                                                                                    ; 2                                                                                                                            ;
;             -- C Counter PH Mux PRST                                                                                        ; 4                                                                                                                            ;
;             -- C Counter PRST                                                                                               ; 2                                                                                                                            ;
;         -- fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll6_phy~PLL_OUTPUT_COUNTER ;                                                                                                                              ;
;             -- Output Clock Frequency                                                                                       ; 66.0 MHz                                                                                                                     ;
;             -- Output Clock Location                                                                                        ; PLLOUTPUTCOUNTER_X68_Y3_N1                                                                                                   ;
;             -- C Counter Odd Divider Even Duty Enable                                                                       ; Off                                                                                                                          ;
;             -- Duty Cycle                                                                                                   ; 50.0000                                                                                                                      ;
;             -- Phase Shift                                                                                                  ; 355.500000 degrees                                                                                                           ;
;             -- C Counter                                                                                                    ; 10                                                                                                                           ;
;             -- C Counter PH Mux PRST                                                                                        ; 7                                                                                                                            ;
;             -- C Counter PRST                                                                                               ; 10                                                                                                                           ;
;                                                                                                                             ;                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                          ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                           ; Entity Name                                                          ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+
; |C5G_BSOD                                                                                                                                           ; 2319.0 (41.1)        ; 2626.0 (44.2)                    ; 340.0 (3.1)                                       ; 33.0 (0.0)                       ; 40.0 (0.0)           ; 3480 (78)           ; 2390 (67)                 ; 200 (200)     ; 165888            ; 23    ; 0          ; 170  ; 0            ; |C5G_BSOD                                                                                                                                                                                                                                                                                                                                     ; C5G_BSOD                                                             ; work         ;
;    |ALTCLKCTRL:altclk|                                                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|ALTCLKCTRL:altclk                                                                                                                                                                                                                                                                                                                   ; ALTCLKCTRL                                                           ; ALTCLKCTRL   ;
;       |ALTCLKCTRL_altclkctrl_0:altclkctrl_0|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|ALTCLKCTRL:altclk|ALTCLKCTRL_altclkctrl_0:altclkctrl_0                                                                                                                                                                                                                                                                              ; ALTCLKCTRL_altclkctrl_0                                              ; ALTCLKCTRL   ;
;          |ALTCLKCTRL_altclkctrl_0_sub:ALTCLKCTRL_altclkctrl_0_sub_component|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|ALTCLKCTRL:altclk|ALTCLKCTRL_altclkctrl_0:altclkctrl_0|ALTCLKCTRL_altclkctrl_0_sub:ALTCLKCTRL_altclkctrl_0_sub_component                                                                                                                                                                                                            ; ALTCLKCTRL_altclkctrl_0_sub                                          ; ALTCLKCTRL   ;
;    |Avalon_bus_RW_Test:fpga_lpddr2_Verify|                                                                                                          ; 38.2 (38.2)          ; 40.9 (40.9)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (61)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|Avalon_bus_RW_Test:fpga_lpddr2_Verify                                                                                                                                                                                                                                                                                               ; Avalon_bus_RW_Test                                                   ; work         ;
;    |fpga_lpddr2:fpga_lpddr2_inst|                                                                                                                   ; 1660.2 (0.0)         ; 1918.2 (0.0)                     ; 291.0 (0.0)                                       ; 33.0 (0.0)                       ; 40.0 (0.0)           ; 2405 (0)            ; 1661 (0)                  ; 0 (0)         ; 116736            ; 18    ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst                                                                                                                                                                                                                                                                                                        ; fpga_lpddr2                                                          ; fpga_lpddr2  ;
;       |fpga_lpddr2_0002:fpga_lpddr2_inst|                                                                                                           ; 1660.2 (0.0)         ; 1918.2 (0.0)                     ; 291.0 (0.0)                                       ; 33.0 (0.0)                       ; 40.0 (0.0)           ; 2405 (0)            ; 1661 (0)                  ; 0 (0)         ; 116736            ; 18    ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst                                                                                                                                                                                                                                                                      ; fpga_lpddr2_0002                                                     ; fpga_lpddr2  ;
;          |altera_mem_if_dll_cyclonev:dll0|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_dll_cyclonev:dll0                                                                                                                                                                                                                                      ; altera_mem_if_dll_cyclonev                                           ; fpga_lpddr2  ;
;          |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                                                                                 ; altera_mem_if_hard_memory_controller_top_cyclonev                    ; fpga_lpddr2  ;
;          |altera_mem_if_oct_cyclonev:oct0|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0                                                                                                                                                                                                                                      ; altera_mem_if_oct_cyclonev                                           ; fpga_lpddr2  ;
;          |fpga_lpddr2_p0:p0|                                                                                                                        ; 6.3 (0.0)            ; 15.8 (0.0)                       ; 9.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0                                                                                                                                                                                                                                                    ; fpga_lpddr2_p0                                                       ; fpga_lpddr2  ;
;             |fpga_lpddr2_p0_acv_hard_memphy:umemphy|                                                                                                ; 6.3 (6.0)            ; 15.8 (6.5)                       ; 9.6 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (12)             ; 29 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy                                                                                                                                                                                                             ; fpga_lpddr2_p0_acv_hard_memphy                                       ; fpga_lpddr2  ;
;                |fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads                                                                                                                                                                    ; fpga_lpddr2_p0_acv_hard_io_pads                                      ; fpga_lpddr2  ;
;                   |fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                                                               ; fpga_lpddr2_p0_acv_hard_addr_cmd_pads                                ; fpga_lpddr2  ;
;                      |altddio_out:clock_gen[0].umem_ck_pad|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                                          ; altddio_out                                                          ; work         ;
;                         |ddio_out_uqe:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                                              ; ddio_out_uqe                                                         ; work         ;
;                      |fpga_lpddr2_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[0].acv_ac_ldc                                                              ; fpga_lpddr2_p0_acv_ldc                                               ; fpga_lpddr2  ;
;                      |fpga_lpddr2_p0_acv_ldc:address_gen[14].acv_ac_ldc|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[14].acv_ac_ldc                                                             ; fpga_lpddr2_p0_acv_ldc                                               ; fpga_lpddr2  ;
;                      |fpga_lpddr2_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[8].acv_ac_ldc                                                              ; fpga_lpddr2_p0_acv_ldc                                               ; fpga_lpddr2  ;
;                      |fpga_lpddr2_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_clock_pair_generator:clock_gen[0].uclk_generator                                               ; fpga_lpddr2_p0_clock_pair_generator                                  ; fpga_lpddr2  ;
;                      |fpga_lpddr2_p0_generic_ddio:uaddress_pad|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_generic_ddio:uaddress_pad                                                                      ; fpga_lpddr2_p0_generic_ddio                                          ; fpga_lpddr2  ;
;                      |fpga_lpddr2_p0_generic_ddio:ucmd_pad|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_generic_ddio:ucmd_pad                                                                          ; fpga_lpddr2_p0_generic_ddio                                          ; fpga_lpddr2  ;
;                   |fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                                                   ; fpga_lpddr2_p0_altdqdqs                                              ; fpga_lpddr2  ;
;                      |altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst                                                ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2                   ; fpga_lpddr2  ;
;                   |fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                                                                   ; fpga_lpddr2_p0_altdqdqs                                              ; fpga_lpddr2  ;
;                      |altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst                                                ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2                   ; fpga_lpddr2  ;
;                   |fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                                                                   ; fpga_lpddr2_p0_altdqdqs                                              ; fpga_lpddr2  ;
;                      |altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst                                                ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2                   ; fpga_lpddr2  ;
;                   |fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                                                                   ; fpga_lpddr2_p0_altdqdqs                                              ; fpga_lpddr2  ;
;                      |altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst                                                ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2                   ; fpga_lpddr2  ;
;                |fpga_lpddr2_p0_acv_ldc:memphy_ldc|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc                                                                                                                                                                           ; fpga_lpddr2_p0_acv_ldc                                               ; fpga_lpddr2  ;
;                |fpga_lpddr2_p0_reset:ureset|                                                                                                        ; 0.3 (0.3)            ; 9.3 (1.0)                        ; 9.1 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset                                                                                                                                                                                 ; fpga_lpddr2_p0_reset                                                 ; fpga_lpddr2  ;
;                   |fpga_lpddr2_p0_reset_sync:ureset_avl_clk|                                                                                        ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_avl_clk                                                                                                                                        ; fpga_lpddr2_p0_reset_sync                                            ; fpga_lpddr2  ;
;                   |fpga_lpddr2_p0_reset_sync:ureset_scc_clk|                                                                                        ; 0.0 (0.0)            ; 7.5 (7.5)                        ; 7.5 (7.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_scc_clk                                                                                                                                        ; fpga_lpddr2_p0_reset_sync                                            ; fpga_lpddr2  ;
;          |fpga_lpddr2_pll0:pll0|                                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0                                                                                                                                                                                                                                                ; fpga_lpddr2_pll0                                                     ; fpga_lpddr2  ;
;          |fpga_lpddr2_s0:s0|                                                                                                                        ; 1654.0 (0.0)         ; 1902.4 (0.0)                     ; 281.4 (0.0)                                       ; 33.0 (0.0)                       ; 40.0 (0.0)           ; 2390 (0)            ; 1632 (0)                  ; 0 (0)         ; 116736            ; 18    ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0                                                                                                                                                                                                                                                    ; fpga_lpddr2_s0                                                       ; fpga_lpddr2  ;
;             |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|                                                                                ; 262.5 (262.2)        ; 308.8 (308.5)                    ; 54.1 (54.1)                                       ; 7.8 (7.8)                        ; 0.0 (0.0)            ; 439 (439)           ; 347 (346)                 ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst                                                                                                                                                                                             ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst                        ; fpga_lpddr2  ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a                                                          ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module ; fpga_lpddr2  ;
;                   |altsyncram:the_altsyncram|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram                                ; altsyncram                                                           ; work         ;
;                      |altsyncram_mri1:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated ; altsyncram_mri1                                                      ; work         ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b                                                          ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module ; fpga_lpddr2  ;
;                   |altsyncram:the_altsyncram|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram                                ; altsyncram                                                           ; work         ;
;                      |altsyncram_mri1:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated ; altsyncram_mri1                                                      ; work         ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench|              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench                                                                       ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench             ; fpga_lpddr2  ;
;             |altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|                                                                             ; 0.1 (0.1)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 114688            ; 16    ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem                                                                                                                                                                                          ; altera_mem_if_sequencer_mem_no_ifdef_params                          ; fpga_lpddr2  ;
;                |altsyncram:the_altsyncram|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 114688            ; 16    ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram                                                                                                                                                                ; altsyncram                                                           ; work         ;
;                   |altsyncram_2mj1:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 114688            ; 16    ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_2mj1:auto_generated                                                                                                                                 ; altsyncram_2mj1                                                      ; work         ;
;             |altera_mem_if_sequencer_rst:sequencer_rst|                                                                                             ; 4.5 (4.5)            ; 7.3 (7.3)                        ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst                                                                                                                                                                                                          ; altera_mem_if_sequencer_rst                                          ; fpga_lpddr2  ;
;             |altera_mem_if_simple_avalon_mm_bridge:hphy_bridge|                                                                                     ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge                                                                                                                                                                                                  ; altera_mem_if_simple_avalon_mm_bridge                                ; fpga_lpddr2  ;
;             |fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|                                                                                    ; 180.0 (0.0)          ; 206.5 (0.0)                      ; 30.0 (0.0)                                        ; 3.5 (0.0)                        ; 0.0 (0.0)            ; 339 (0)             ; 99 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                 ; fpga_lpddr2_s0_mm_interconnect_0                                     ; fpga_lpddr2  ;
;                |altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|                                                                                ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo                                                                                                                                             ; altera_avalon_sc_fifo                                                ; fpga_lpddr2  ;
;                |altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|                                                                              ; 3.5 (3.5)            ; 3.7 (3.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo                                                                                                                                           ; altera_avalon_sc_fifo                                                ; fpga_lpddr2  ;
;                |altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|                                                                   ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo                                                                                                                                ; altera_avalon_sc_fifo                                                ; fpga_lpddr2  ;
;                |altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|                                                                              ; 7.3 (7.3)            ; 7.3 (7.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo                                                                                                                                           ; altera_avalon_sc_fifo                                                ; fpga_lpddr2  ;
;                |altera_merlin_master_agent:cpu_inst_data_master_agent|                                                                              ; -0.2 (-0.2)          ; 0.3 (0.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent                                                                                                                                           ; altera_merlin_master_agent                                           ; fpga_lpddr2  ;
;                |altera_merlin_master_translator:cpu_inst_data_master_translator|                                                                    ; 7.7 (7.7)            ; 7.9 (7.9)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator                                                                                                                                 ; altera_merlin_master_translator                                      ; fpga_lpddr2  ;
;                |altera_merlin_master_translator:cpu_inst_instruction_master_translator|                                                             ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator                                                                                                                          ; altera_merlin_master_translator                                      ; fpga_lpddr2  ;
;                |altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator|                                                             ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator                                                                                                                          ; altera_merlin_master_translator                                      ; fpga_lpddr2  ;
;                |altera_merlin_slave_agent:hphy_bridge_s0_agent|                                                                                     ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent                                                                                                                                                  ; altera_merlin_slave_agent                                            ; fpga_lpddr2  ;
;                |altera_merlin_slave_agent:sequencer_mem_s1_agent|                                                                                   ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent                                                                                                                                                ; altera_merlin_slave_agent                                            ; fpga_lpddr2  ;
;                |altera_merlin_slave_agent:sequencer_trk_mgr_inst_trks_agent|                                                                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_trk_mgr_inst_trks_agent                                                                                                                                     ; altera_merlin_slave_agent                                            ; fpga_lpddr2  ;
;                |altera_merlin_slave_translator:hphy_bridge_s0_translator|                                                                           ; 1.0 (1.0)            ; 16.0 (16.0)                      ; 15.2 (15.2)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator                                                                                                                                        ; altera_merlin_slave_translator                                       ; fpga_lpddr2  ;
;                |altera_merlin_slave_translator:sequencer_mem_s1_translator|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator                                                                                                                                      ; altera_merlin_slave_translator                                       ; fpga_lpddr2  ;
;                |altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator|                                                              ; 11.9 (11.9)          ; 13.3 (13.3)                      ; 1.8 (1.8)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 5 (5)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator                                                                                                                           ; altera_merlin_slave_translator                                       ; fpga_lpddr2  ;
;                |fpga_lpddr2_s0_mm_interconnect_0_cmd_demux:cmd_demux|                                                                               ; 5.8 (5.8)            ; 6.7 (6.7)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                            ; fpga_lpddr2_s0_mm_interconnect_0_cmd_demux                           ; fpga_lpddr2  ;
;                |fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                    ; fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001                       ; fpga_lpddr2  ;
;                |fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux|                                                                           ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux                                                                                                                                        ; fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001                       ; fpga_lpddr2  ;
;                |fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_001|                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_001                                                                                                                                    ; fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001                       ; fpga_lpddr2  ;
;                |fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_002|                                                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                    ; fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001                       ; fpga_lpddr2  ;
;                |fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                   ; 30.9 (27.9)          ; 34.5 (32.5)                      ; 4.6 (5.6)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 67 (63)             ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                ; fpga_lpddr2_s0_mm_interconnect_0_cmd_mux                             ; fpga_lpddr2  ;
;                   |altera_merlin_arbitrator:arb|                                                                                                    ; 2.0 (1.5)            ; 2.0 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                   ; altera_merlin_arbitrator                                             ; fpga_lpddr2  ;
;                      |altera_merlin_arb_adder:adder|                                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                     ; altera_merlin_arb_adder                                              ; fpga_lpddr2  ;
;                |fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                               ; 29.6 (26.8)          ; 30.8 (26.8)                      ; 1.9 (0.8)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 55 (51)             ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                            ; fpga_lpddr2_s0_mm_interconnect_0_cmd_mux                             ; fpga_lpddr2  ;
;                   |altera_merlin_arbitrator:arb|                                                                                                    ; 2.8 (2.8)            ; 4.0 (4.0)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                               ; altera_merlin_arbitrator                                             ; fpga_lpddr2  ;
;                |fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                               ; 24.9 (22.8)          ; 25.8 (23.6)                      ; 0.9 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (51)             ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                            ; fpga_lpddr2_s0_mm_interconnect_0_cmd_mux                             ; fpga_lpddr2  ;
;                   |altera_merlin_arbitrator:arb|                                                                                                    ; 2.2 (2.2)            ; 2.3 (2.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                               ; altera_merlin_arbitrator                                             ; fpga_lpddr2  ;
;                |fpga_lpddr2_s0_mm_interconnect_0_router:router|                                                                                     ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_router:router                                                                                                                                                  ; fpga_lpddr2_s0_mm_interconnect_0_router                              ; fpga_lpddr2  ;
;                |fpga_lpddr2_s0_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                   ; 26.3 (26.3)          ; 26.7 (26.7)                      ; 1.3 (1.3)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 49 (49)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                ; fpga_lpddr2_s0_mm_interconnect_0_rsp_mux                             ; fpga_lpddr2  ;
;                |fpga_lpddr2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                           ; 9.2 (9.2)            ; 12.8 (12.8)                      ; 3.7 (3.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                        ; fpga_lpddr2_s0_mm_interconnect_0_rsp_mux_001                         ; fpga_lpddr2  ;
;             |fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|                                                                                    ; 25.4 (0.0)           ; 28.3 (0.0)                       ; 3.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 38 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                 ; fpga_lpddr2_s0_mm_interconnect_1                                     ; fpga_lpddr2  ;
;                |altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|                                                                   ; 3.2 (3.2)            ; 3.7 (3.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo                                                                                                                                ; altera_avalon_sc_fifo                                                ; fpga_lpddr2  ;
;                |altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|                                                                    ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo                                                                                                                                 ; altera_avalon_sc_fifo                                                ; fpga_lpddr2  ;
;                |altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|                                                                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent                                                                                                                                     ; altera_merlin_slave_agent                                            ; fpga_lpddr2  ;
;                |altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|                                                                         ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent                                                                                                                                      ; altera_merlin_slave_agent                                            ; fpga_lpddr2  ;
;                |altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|                                                              ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator                                                                                                                           ; altera_merlin_slave_translator                                       ; fpga_lpddr2  ;
;                |altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|                                                               ; 7.5 (7.5)            ; 8.0 (8.0)                        ; 0.6 (0.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 7 (7)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator                                                                                                                            ; altera_merlin_slave_translator                                       ; fpga_lpddr2  ;
;                |altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter|                                                                             ; 3.7 (3.7)            ; 5.2 (5.2)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter                                                                                                                                          ; altera_merlin_traffic_limiter                                        ; fpga_lpddr2  ;
;                |fpga_lpddr2_s0_mm_interconnect_1_cmd_demux:cmd_demux|                                                                               ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                            ; fpga_lpddr2_s0_mm_interconnect_1_cmd_demux                           ; fpga_lpddr2  ;
;                |fpga_lpddr2_s0_mm_interconnect_1_router:router|                                                                                     ; 5.0 (5.0)            ; 5.3 (5.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_router:router                                                                                                                                                  ; fpga_lpddr2_s0_mm_interconnect_1_router                              ; fpga_lpddr2  ;
;             |sequencer_reg_file:sequencer_reg_file_inst|                                                                                            ; 26.7 (5.0)           ; 27.0 (5.0)                       ; 0.3 (0.0)                                         ; 0.1 (0.0)                        ; 20.0 (0.0)           ; 9 (9)               ; 9 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst                                                                                                                                                                                                         ; sequencer_reg_file                                                   ; fpga_lpddr2  ;
;                |altsyncram:altsyncram_component|                                                                                                    ; 21.2 (0.0)           ; 22.0 (0.0)                       ; 0.8 (0.0)                                         ; 0.1 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component                                                                                                                                                                         ; altsyncram                                                           ; work         ;
;                   |altsyncram_c9v1:auto_generated|                                                                                                  ; 21.2 (21.2)          ; 22.0 (22.0)                      ; 0.8 (0.8)                                         ; 0.1 (0.1)                        ; 20.0 (20.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated                                                                                                                                          ; altsyncram_c9v1                                                      ; work         ;
;             |sequencer_scc_mgr:sequencer_scc_mgr_inst|                                                                                              ; 337.0 (299.9)        ; 373.9 (332.3)                    ; 37.4 (32.8)                                       ; 0.5 (0.4)                        ; 20.0 (0.0)           ; 468 (442)           ; 330 (306)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst                                                                                                                                                                                                           ; sequencer_scc_mgr                                                    ; fpga_lpddr2  ;
;                |sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|                                                                             ; 6.5 (6.0)            ; 10.6 (10.1)                      ; 4.1 (4.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (3)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper                                                                                                                                                    ; sequencer_scc_acv_wrapper                                            ; fpga_lpddr2  ;
;                   |sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst|                                                              ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst                                                                                 ; sequencer_scc_acv_phase_decode                                       ; fpga_lpddr2  ;
;                |sequencer_scc_reg_file:sequencer_scc_reg_file_inst|                                                                                 ; 30.5 (0.0)           ; 31.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst                                                                                                                                                        ; sequencer_scc_reg_file                                               ; fpga_lpddr2  ;
;                   |altdpram:altdpram_component|                                                                                                     ; 30.5 (0.0)           ; 31.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component                                                                                                                            ; altdpram                                                             ; work         ;
;                      |dpram_k3s1:auto_generated|                                                                                                    ; 30.5 (20.0)          ; 31.0 (20.0)                      ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated                                                                                                  ; dpram_k3s1                                                           ; work         ;
;                         |decode_5la:wr_decode|                                                                                                      ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode                                                                             ; decode_5la                                                           ; work         ;
;                         |mux_7hb:rd_mux|                                                                                                            ; 9.7 (9.7)            ; 10.0 (10.0)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux                                                                                   ; mux_7hb                                                              ; work         ;
;             |sequencer_trk_mgr:sequencer_trk_mgr_inst|                                                                                              ; 816.0 (816.0)        ; 948.2 (948.2)                    ; 153.3 (153.3)                                     ; 21.1 (21.1)                      ; 0.0 (0.0)            ; 1085 (1085)         ; 798 (798)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst                                                                                                                                                                                                           ; sequencer_trk_mgr                                                    ; fpga_lpddr2  ;
;    |hdmi_rx_ctrl:hdmi_rx|                                                                                                                           ; 169.5 (85.7)         ; 174.5 (85.7)                     ; 5.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 267 (133)           ; 180 (68)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|hdmi_rx_ctrl:hdmi_rx                                                                                                                                                                                                                                                                                                                ; hdmi_rx_ctrl                                                         ; work         ;
;       |hdmi_rx_setup:setupmem|                                                                                                                      ; 11.0 (11.0)          ; 11.3 (11.3)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem                                                                                                                                                                                                                                                                                         ; hdmi_rx_setup                                                        ; work         ;
;       |i2c_master_byte_ctrl:i2c_controller|                                                                                                         ; 72.5 (23.8)          ; 77.4 (25.9)                      ; 4.9 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 113 (34)            ; 91 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller                                                                                                                                                                                                                                                                            ; i2c_master_byte_ctrl                                                 ; work         ;
;          |i2c_master_bit_ctrl:bit_controller|                                                                                                       ; 48.7 (48.7)          ; 51.5 (51.5)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 79 (79)             ; 58 (58)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                                                                                         ; i2c_master_bit_ctrl                                                  ; work         ;
;    |hdmi_tx_ctrl:hdmi_tx|                                                                                                                           ; 151.0 (70.2)         ; 153.0 (70.2)                     ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 232 (106)           ; 150 (43)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|hdmi_tx_ctrl:hdmi_tx                                                                                                                                                                                                                                                                                                                ; hdmi_tx_ctrl                                                         ; work         ;
;       |hdmi_tx_setup:setupmem|                                                                                                                      ; 8.0 (8.0)            ; 9.0 (9.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|hdmi_tx_ctrl:hdmi_tx|hdmi_tx_setup:setupmem                                                                                                                                                                                                                                                                                         ; hdmi_tx_setup                                                        ; work         ;
;       |i2c_master_byte_ctrl:i2c_controller|                                                                                                         ; 72.7 (24.0)          ; 73.8 (24.1)                      ; 1.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 109 (34)            ; 90 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller                                                                                                                                                                                                                                                                            ; i2c_master_byte_ctrl                                                 ; work         ;
;          |i2c_master_bit_ctrl:bit_controller|                                                                                                       ; 48.7 (48.7)          ; 49.7 (49.7)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 57 (57)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                                                                                         ; i2c_master_bit_ctrl                                                  ; work         ;
;    |hdmi_tx_pll:pll|                                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|hdmi_tx_pll:pll                                                                                                                                                                                                                                                                                                                     ; hdmi_tx_pll                                                          ; hdmi_tx_pll  ;
;       |hdmi_tx_pll_0002:hdmi_tx_pll_inst|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|hdmi_tx_pll:pll|hdmi_tx_pll_0002:hdmi_tx_pll_inst                                                                                                                                                                                                                                                                                   ; hdmi_tx_pll_0002                                                     ; hdmi_tx_pll  ;
;          |altera_pll:altera_pll_i|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|hdmi_tx_pll:pll|hdmi_tx_pll_0002:hdmi_tx_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                           ; altera_pll                                                           ; work         ;
;    |top_sync_vg_pattern:vg|                                                                                                                         ; 259.0 (0.3)          ; 295.2 (11.7)                     ; 36.2 (11.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 437 (0)             ; 293 (27)                  ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |C5G_BSOD|top_sync_vg_pattern:vg                                                                                                                                                                                                                                                                                                              ; top_sync_vg_pattern                                                  ; work         ;
;       |pattern_vg:pattern_vg|                                                                                                                       ; 220.9 (154.8)        ; 243.9 (177.5)                    ; 22.9 (22.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 372 (258)           ; 203 (122)                 ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |C5G_BSOD|top_sync_vg_pattern:vg|pattern_vg:pattern_vg                                                                                                                                                                                                                                                                                        ; pattern_vg                                                           ; work         ;
;          |ca_prng:prng|                                                                                                                             ; 17.0 (17.0)          ; 17.5 (17.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|top_sync_vg_pattern:vg|pattern_vg:pattern_vg|ca_prng:prng                                                                                                                                                                                                                                                                           ; ca_prng                                                              ; work         ;
;          |fifo:fifo_inst|                                                                                                                           ; 48.8 (0.0)           ; 48.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (0)              ; 49 (0)                    ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |C5G_BSOD|top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst                                                                                                                                                                                                                                                                         ; fifo                                                                 ; work         ;
;             |scfifo:scfifo_component|                                                                                                               ; 48.8 (0.0)           ; 48.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (0)              ; 49 (0)                    ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |C5G_BSOD|top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component                                                                                                                                                                                                                                                 ; scfifo                                                               ; work         ;
;                |scfifo_d5a1:auto_generated|                                                                                                         ; 48.8 (0.0)           ; 48.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (0)              ; 49 (0)                    ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |C5G_BSOD|top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated                                                                                                                                                                                                                      ; scfifo_d5a1                                                          ; work         ;
;                   |a_dpfifo_0t91:dpfifo|                                                                                                            ; 48.8 (29.3)          ; 48.8 (29.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (45)             ; 49 (17)                   ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |C5G_BSOD|top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo                                                                                                                                                                                                 ; a_dpfifo_0t91                                                        ; work         ;
;                      |altsyncram_j9i1:FIFOram|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |C5G_BSOD|top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram                                                                                                                                                                         ; altsyncram_j9i1                                                      ; work         ;
;                      |cntr_947:usedw_counter|                                                                                                       ; 6.8 (6.8)            ; 7.0 (7.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|cntr_947:usedw_counter                                                                                                                                                                          ; cntr_947                                                             ; work         ;
;                      |cntr_s3b:rd_ptr_msb|                                                                                                          ; 5.5 (5.5)            ; 6.0 (6.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|cntr_s3b:rd_ptr_msb                                                                                                                                                                             ; cntr_s3b                                                             ; work         ;
;                      |cntr_t3b:wr_ptr|                                                                                                              ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|cntr_t3b:wr_ptr                                                                                                                                                                                 ; cntr_t3b                                                             ; work         ;
;       |sync_vg:sync_vg|                                                                                                                             ; 37.8 (37.8)          ; 39.6 (39.6)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|top_sync_vg_pattern:vg|sync_vg:sync_vg                                                                                                                                                                                                                                                                                              ; sync_vg                                                              ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                ;
+-----------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+
; Name            ; Pin Type ; D1   ; D3_0 ; D3_1 ; D4   ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+-----------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+
; CLOCK_125_p     ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK_50_B7A    ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; LEDG[0]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDG[1]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDG[2]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDG[3]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDG[4]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDG[5]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDG[6]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDG[7]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[0]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SW[3]           ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[4]           ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[5]           ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[6]           ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[7]           ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[8]           ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[1]          ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[2]          ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[3]          ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_CLK     ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[0]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[1]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[2]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[3]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[4]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[5]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[6]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[7]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[8]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[9]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[10]   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[11]   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[12]   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[13]   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[14]   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[15]   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[16]   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[17]   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[18]   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[19]   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[20]   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[21]   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[22]   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[23]   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_DE      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_HS      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_VS      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; I2C_SCL         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_RX_RST_n   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_RX_CLK     ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[0]    ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[1]    ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[2]    ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[3]    ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[4]    ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[5]    ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[6]    ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[7]    ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[8]    ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[9]    ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[10]   ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[11]   ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[12]   ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[13]   ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[14]   ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[15]   ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[16]   ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[17]   ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[18]   ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[19]   ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[20]   ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[21]   ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[22]   ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[23]   ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_DE      ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_HS      ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_VS      ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_I2C_SCL ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_CLK          ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DDR2LP_CA[0]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; (0)    ; --                     ; --                       ;
; DDR2LP_CA[1]    ; Output   ; --   ; --   ; --   ; --   ; (1)  ; --    ; (0)    ; --                     ; --                       ;
; DDR2LP_CA[2]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; (0)    ; --                     ; --                       ;
; DDR2LP_CA[3]    ; Output   ; --   ; --   ; --   ; --   ; (1)  ; --    ; (0)    ; --                     ; --                       ;
; DDR2LP_CA[4]    ; Output   ; --   ; --   ; --   ; --   ; (4)  ; --    ; (0)    ; --                     ; --                       ;
; DDR2LP_CA[5]    ; Output   ; --   ; --   ; --   ; --   ; (3)  ; --    ; (0)    ; --                     ; --                       ;
; DDR2LP_CA[6]    ; Output   ; --   ; --   ; --   ; --   ; (1)  ; --    ; (0)    ; --                     ; --                       ;
; DDR2LP_CA[7]    ; Output   ; --   ; --   ; --   ; --   ; (1)  ; --    ; (0)    ; --                     ; --                       ;
; DDR2LP_CA[8]    ; Output   ; --   ; --   ; --   ; --   ; (5)  ; --    ; (0)    ; --                     ; --                       ;
; DDR2LP_CA[9]    ; Output   ; --   ; --   ; --   ; --   ; (5)  ; --    ; (0)    ; --                     ; --                       ;
; DDR2LP_CKE[0]   ; Output   ; --   ; --   ; --   ; --   ; (1)  ; --    ; (0)    ; --                     ; --                       ;
; DDR2LP_CKE[1]   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; (0)    ; --                     ; --                       ;
; DDR2LP_CK_n     ; Output   ; --   ; --   ; --   ; --   ; (3)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_CK_p     ; Output   ; --   ; --   ; --   ; --   ; (3)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_CS_n[0]  ; Output   ; --   ; --   ; --   ; --   ; (5)  ; --    ; (0)    ; --                     ; --                       ;
; DDR2LP_CS_n[1]  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; (0)    ; --                     ; --                       ;
; DDR2LP_DM[0]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DM[1]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DM[2]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DM[3]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; HDMI_SW         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_CMD          ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_DAT[0]       ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_DAT[1]       ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_DAT[2]       ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_DAT[3]       ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; I2C_SDA         ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_RX_I2C_SDA ; Bidir    ; --   ; --   ; (0)  ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DDR2LP_DQ[0]    ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[1]    ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[2]    ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[3]    ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[4]    ; Bidir    ; (8)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[5]    ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[6]    ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[7]    ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[8]    ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[9]    ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[10]   ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[11]   ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[12]   ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[13]   ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[14]   ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[15]   ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[16]   ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[17]   ; Bidir    ; (2)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[18]   ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[19]   ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[20]   ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[21]   ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[22]   ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[23]   ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[24]   ; Bidir    ; (6)  ; (0)  ; --   ; --   ; (1)  ; (1)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[25]   ; Bidir    ; (2)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[26]   ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[27]   ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[28]   ; Bidir    ; (6)  ; (0)  ; --   ; --   ; (1)  ; (1)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[29]   ; Bidir    ; (2)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[30]   ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[31]   ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQS_n[0] ; Bidir    ; --   ; --   ; --   ; (0)  ; (1)  ; (1)   ; (0)    ; (0)                    ; (0)                      ;
; DDR2LP_DQS_n[1] ; Bidir    ; --   ; --   ; --   ; (0)  ; (1)  ; (1)   ; (0)    ; (0)                    ; (0)                      ;
; DDR2LP_DQS_n[2] ; Bidir    ; --   ; --   ; --   ; (0)  ; (1)  ; (1)   ; (0)    ; (0)                    ; (0)                      ;
; DDR2LP_DQS_n[3] ; Bidir    ; --   ; --   ; --   ; (0)  ; (1)  ; (1)   ; (0)    ; (0)                    ; (0)                      ;
; DDR2LP_DQS_p[0] ; Bidir    ; --   ; --   ; --   ; (0)  ; (1)  ; (1)   ; (0)    ; (0)                    ; (0)                      ;
; DDR2LP_DQS_p[1] ; Bidir    ; --   ; --   ; --   ; (0)  ; (1)  ; (1)   ; (0)    ; (0)                    ; (0)                      ;
; DDR2LP_DQS_p[2] ; Bidir    ; --   ; --   ; --   ; (0)  ; (1)  ; (1)   ; (0)    ; (0)                    ; (0)                      ;
; DDR2LP_DQS_p[3] ; Bidir    ; --   ; --   ; --   ; (0)  ; (1)  ; (1)   ; (0)    ; (0)                    ; (0)                      ;
; CPU_RESET_n     ; Input    ; --   ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[9]           ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; DDR2LP_OCT_RZQ  ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK_50_B5B    ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK_50_B8A    ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[0]           ; Input    ; --   ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]           ; Input    ; --   ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]           ; Input    ; --   ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK_50_B6A    ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]          ; Input    ; --   ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_INT     ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_INT     ; Input    ; --   ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK_125_p(n)  ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
+-----------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                               ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; CLOCK_125_p                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; CLOCK_50_B7A                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; SW[3]                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; SW[4]                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; SW[5]                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; SW[6]                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; SW[7]                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; SW[8]                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; KEY[1]                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; KEY[2]                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; KEY[3]                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HDMI_RX_CLK                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HDMI_RX_D[0]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HDMI_RX_D[1]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HDMI_RX_D[2]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HDMI_RX_D[3]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HDMI_RX_D[4]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HDMI_RX_D[5]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HDMI_RX_D[6]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HDMI_RX_D[7]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HDMI_RX_D[8]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HDMI_RX_D[9]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HDMI_RX_D[10]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HDMI_RX_D[11]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HDMI_RX_D[12]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HDMI_RX_D[13]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HDMI_RX_D[14]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HDMI_RX_D[15]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HDMI_RX_D[16]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HDMI_RX_D[17]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HDMI_RX_D[18]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HDMI_RX_D[19]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HDMI_RX_D[20]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HDMI_RX_D[21]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HDMI_RX_D[22]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HDMI_RX_D[23]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HDMI_RX_DE                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HDMI_RX_HS                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HDMI_RX_VS                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; SD_CMD                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; SD_DAT[0]                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; SD_DAT[1]                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; SD_DAT[2]                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; SD_DAT[3]                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; I2C_SDA                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|cSDA[0]                                                                                                                                                                                                        ; 0                 ; 0       ;
; HDMI_RX_I2C_SDA                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|cSDA[0]                                                                                                                                                                                                        ; 1                 ; 0       ;
; DDR2LP_DQ[0]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[1]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[2]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[3]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[4]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[5]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[6]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[7]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[8]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[9]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[10]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[11]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[12]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[13]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[14]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[15]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[16]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[17]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[18]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[19]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[20]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[21]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[22]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[23]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[24]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[25]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[26]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[27]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[28]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[29]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[30]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[31]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQS_n[0]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; DDR2LP_DQS_n[1]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; DDR2LP_DQS_n[2]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; DDR2LP_DQS_n[3]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; DDR2LP_DQS_p[0]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; DDR2LP_DQS_p[1]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; DDR2LP_DQS_p[2]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; DDR2LP_DQS_p[3]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; CPU_RESET_n                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst                                                                                                                                                                               ; 1                 ; 0       ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst                                                                                                                                                                               ; 1                 ; 0       ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst                                                                                                                                                                               ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[12]                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[20]                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|register[7]                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[10]                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[5]                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|value[2]                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[11]                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[19]                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[18]                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|register[2]                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|value[5]                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|addr[2]                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|addr[4]                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[13]                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[17]                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[16]                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|value[3]                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[14]                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|register[3]                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[15]                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|addr[3]                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|register[5]                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|addr[5]                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[3]                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[2]                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[4]                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|addr[6]                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|register[6]                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|value[6]                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[1]                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[7]                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|value[4]                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|register[4]                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|value[7]                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[23]                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[22]                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[8]                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[9]                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[0]                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[21]                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[6]                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|value[0]                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|register[0]                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|value[1]                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|register[1]                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|ready                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startupstep[0]                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|startupstep[0]                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|hdmi_tx_setup:setupmem|addr[1]                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|hdmi_tx_setup:setupmem|register[6]                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|hdmi_tx_setup:setupmem|value[6]                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|hdmi_tx_setup:setupmem|value[7]                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|hdmi_tx_setup:setupmem|register[7]                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|hdmi_tx_setup:setupmem|register[5]                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|hdmi_tx_setup:setupmem|value[5]                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|hdmi_tx_setup:setupmem|register[4]                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|hdmi_tx_setup:setupmem|value[4]                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|hdmi_tx_setup:setupmem|register[3]                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|hdmi_tx_setup:setupmem|value[3]                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|hdmi_tx_setup:setupmem|value[2]                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|hdmi_tx_setup:setupmem|register[2]                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|hdmi_tx_setup:setupmem|register[1]                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|hdmi_tx_setup:setupmem|value[1]                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|hdmi_tx_setup:setupmem|register[0]                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|hdmi_tx_setup:setupmem|value[0]                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|i2c_command.I2C_READ_LAST                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|i2c_command.I2C_START                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|i2c_command.I2C_WRITE_LAST                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|i2c_command.I2C_READ_LAST                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|i2c_command.I2C_START                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|i2c_command.I2C_WRITE_LAST                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|ctrlstate.TXENABLE                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|ctrlstep.0110                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|ctrlstep.0101                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|ctrlstep.0011                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|ctrlstep.0111                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|ctrlstep.0010                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|ctrlstep.0001                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|ctrlstate.TXHPDINT                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|ctrlstate.TXINT                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|ctrlstep.0100                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|ctrlstate.RXENABLE                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|ctrlstep.0110                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|ctrlstep.0101                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|ctrlstep.0011                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|ctrlstep.0111                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|ctrlstep.0010                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|ctrlstep.0001                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|ctrlstate.RXHPDINT                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|ctrlstate.RXINT                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|ctrlstep.0100                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|i2c_command~15                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|i2c_command~15                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - counter[26]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - comb~0                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - comb~1                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - comb~2                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - counter[25]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|valid_rreq                                                                                                                                                             ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|rd_ptr_lsb~1                                                                                                                                                           ; 1                 ; 0       ;
;      - counter[24]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|i2c_ctrl~3                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|i2c_ctrl~4                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|i2c_ctrl~5                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|i2c_ctrl~6                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|i2c_ctrl~3                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|i2c_ctrl~4                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|i2c_ctrl~5                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|i2c_ctrl~6                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - counter[23]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|ctrlstep.0100~0                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|i2c_dout[7]~0                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|i2c_dout[4]~1                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - counter[22]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|ctrlstep~24                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|ctrlstate~17                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|ctrlstate~16                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|ctrlstep~24                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|last_i2c_in[7]~0                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|last_i2c_in[7]~0                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - counter[21]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|setupaddr[4]~0                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|setupaddr[4]~0                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - counter[20]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - counter[19]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - counter[18]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - counter[17]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - counter[16]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - counter[15]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - counter[14]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - counter[13]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - counter[12]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - counter[11]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - counter[10]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - counter[9]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - counter[8]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - counter[7]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - counter[6]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - counter[5]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - counter[4]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - counter[3]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - counter[2]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - counter[1]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - counter[0]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - HDMI_RX_RST_n~output                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - hdmi_tx_pll:pll|hdmi_tx_pll_0002:hdmi_tx_pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                                                                                                                                                                   ; 1                 ; 0       ;
; SW[9]                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - comb~0                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - comb~1                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - comb~2                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|valid_rreq                                                                                                                                                             ; 0                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|rd_ptr_lsb~1                                                                                                                                                           ; 0                 ; 0       ;
;      - HDMI_SW~output                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
; DDR2LP_OCT_RZQ                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; CLOCK_50_B5B                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; CLOCK_50_B8A                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; SW[0]                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux23~7                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux23~0                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux23~1                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux23~4                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|g_out[3]~0                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux22~0                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux21~0                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux20~0                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux19~0                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux18~0                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux17~0                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux16~0                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux23~6                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux15~1                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux14~0                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux13~0                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux12~0                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux11~0                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux10~0                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux9~0                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux8~0                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux7~1                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux6~0                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux5~0                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux4~0                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux3~0                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux2~0                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux1~0                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux0~0                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Decoder0~0                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|ramp_values[12]~1                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|dat_count[6]~0                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|load_init_pattern~0                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|next_pattern~0                                                                                                                                                                                                                                                ; 1                 ; 0       ;
; SW[1]                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux23~7                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux23~0                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux23~1                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux23~4                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|g_out[3]~0                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux22~0                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux21~0                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux20~0                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux19~0                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux18~0                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux17~0                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux16~0                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux23~6                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux15~1                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux14~0                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux13~0                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux12~0                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux11~0                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux10~0                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux9~0                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux8~0                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux7~1                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux6~0                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux5~0                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux4~0                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux3~0                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux2~0                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux1~0                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux0~0                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Decoder0~0                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|ramp_values[12]~1                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|dat_count[6]~0                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|load_init_pattern~0                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|next_pattern~0                                                                                                                                                                                                                                                ; 1                 ; 0       ;
; SW[2]                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|g_out[3]                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|b_out[0]                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|r_out[6]                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|g_out[6]                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|g_out[7]                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|r_out[5]                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|r_out[0]                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|r_out[1]                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|g_out[2]                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|r_out[4]                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|r_out[2]                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|r_out[3]                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|b_out[7]                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|b_out[3]                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|b_out[6]                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|b_out[5]                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|g_out[0]                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|b_out[4]                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|g_out[1]                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|g_out[5]                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|b_out[2]                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|r_out[7]                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|b_out[1]                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|g_out[4]                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux23~0                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux23~1                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|g_out[3]~0                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux22~0                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux21~0                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux20~0                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux19~0                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux18~0                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux17~0                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux16~0                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux15~1                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux14~0                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux13~0                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux12~0                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux11~0                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux10~0                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux9~0                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux8~0                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux7~1                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux6~0                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux5~0                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux4~0                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux3~0                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux2~0                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux1~0                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux0~0                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Decoder0~0                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|ramp_values[12]~1                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|dat_count[6]~0                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|load_init_pattern~0                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|next_pattern~0                                                                                                                                                                                                                                                ; 1                 ; 0       ;
; CLOCK_50_B6A                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; KEY[0]                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - sample[0]                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
; HDMI_TX_INT                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - hdmi_tx_ctrl:hdmi_tx|Selector89~0                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|ctrlstate~17                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
; HDMI_RX_INT                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - hdmi_rx_ctrl:hdmi_rx|Selector94~0                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|ctrlstate~16                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
; CLOCK_125_p(n)                                                                                                                                                                                                                                                                                                    ;                   ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                              ; Location                   ; Fan-Out ; Usage                                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Avalon_bus_RW_Test:fpga_lpddr2_Verify|Mux0~1                                                                                                                                                                                                                                                                      ; MLABCELL_X37_Y2_N48        ; 27      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; Avalon_bus_RW_Test:fpga_lpddr2_Verify|avl_address[25]~0                                                                                                                                                                                                                                                           ; LABCELL_X38_Y2_N12         ; 27      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Avalon_bus_RW_Test:fpga_lpddr2_Verify|avl_writedata[0]~1                                                                                                                                                                                                                                                          ; LABCELL_X40_Y2_N6          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; CLOCK_50_B5B                                                                                                                                                                                                                                                                                                      ; PIN_R20                    ; 358     ; Clock                                   ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; CLOCK_50_B6A                                                                                                                                                                                                                                                                                                      ; PIN_N20                    ; 39      ; Clock                                   ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; CPU_RESET_n                                                                                                                                                                                                                                                                                                       ; PIN_AB24                   ; 147     ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; Equal0~6                                                                                                                                                                                                                                                                                                          ; MLABCELL_X32_Y12_N45       ; 32      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; Equal1~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X33_Y11_N54        ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Equal2~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X40_Y2_N24         ; 38      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; SW[2]                                                                                                                                                                                                                                                                                                             ; PIN_AD13                   ; 55      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; comb~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X18_Y2_N42         ; 203     ; Async. clear, Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X17_Y0_N4   ; 8       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X40_Y0_N4   ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X10_Y0_N4   ; 3       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X18_Y0_N3    ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X18_Y0_N3    ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                            ; CLKPHASESELECT_X17_Y0_N1   ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                      ; PSEUDODIFFOUT_X34_Y0_N3    ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar                  ; PSEUDODIFFOUT_X34_Y0_N3    ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dq_shifted_clock             ; CLKPHASESELECT_X32_Y0_N5   ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_int               ; DELAYCHAIN_X32_Y0_N14      ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_shifted_clock            ; CLKPHASESELECT_X32_Y0_N1   ; 12      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqsbusout                    ; DELAYCHAIN_X32_Y0_N19      ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|hr_seq_clock                 ; CLKPHASESELECT_X32_Y0_N6   ; 41      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1      ; DELAYCHAIN_X32_Y0_N64      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1      ; DELAYCHAIN_X32_Y0_N47      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1      ; DELAYCHAIN_X32_Y0_N81      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1      ; DELAYCHAIN_X34_Y0_N58      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1      ; DELAYCHAIN_X36_Y0_N24      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1      ; DELAYCHAIN_X36_Y0_N7       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1      ; DELAYCHAIN_X36_Y0_N41      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1      ; DELAYCHAIN_X38_Y0_N58      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                      ; PSEUDODIFFOUT_X42_Y0_N3    ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar                  ; PSEUDODIFFOUT_X42_Y0_N3    ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dq_shifted_clock             ; CLKPHASESELECT_X40_Y0_N5   ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_int               ; DELAYCHAIN_X40_Y0_N14      ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_shifted_clock            ; CLKPHASESELECT_X40_Y0_N1   ; 12      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqsbusout                    ; DELAYCHAIN_X40_Y0_N19      ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|hr_seq_clock                 ; CLKPHASESELECT_X40_Y0_N6   ; 41      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1      ; DELAYCHAIN_X40_Y0_N64      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1      ; DELAYCHAIN_X40_Y0_N47      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1      ; DELAYCHAIN_X40_Y0_N81      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1      ; DELAYCHAIN_X42_Y0_N58      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1      ; DELAYCHAIN_X44_Y0_N24      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1      ; DELAYCHAIN_X44_Y0_N7       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1      ; DELAYCHAIN_X44_Y0_N41      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1      ; DELAYCHAIN_X46_Y0_N58      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                      ; PSEUDODIFFOUT_X50_Y0_N3    ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar                  ; PSEUDODIFFOUT_X50_Y0_N3    ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dq_shifted_clock             ; CLKPHASESELECT_X48_Y0_N5   ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_int               ; DELAYCHAIN_X48_Y0_N14      ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_shifted_clock            ; CLKPHASESELECT_X48_Y0_N1   ; 12      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqsbusout                    ; DELAYCHAIN_X48_Y0_N19      ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|hr_seq_clock                 ; CLKPHASESELECT_X48_Y0_N6   ; 41      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1      ; DELAYCHAIN_X48_Y0_N64      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1      ; DELAYCHAIN_X48_Y0_N47      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1      ; DELAYCHAIN_X48_Y0_N81      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1      ; DELAYCHAIN_X50_Y0_N58      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1      ; DELAYCHAIN_X51_Y0_N24      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1      ; DELAYCHAIN_X51_Y0_N7       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1      ; DELAYCHAIN_X51_Y0_N41      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1      ; DELAYCHAIN_X53_Y0_N58      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                      ; PSEUDODIFFOUT_X57_Y0_N3    ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar                  ; PSEUDODIFFOUT_X57_Y0_N3    ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dq_shifted_clock             ; CLKPHASESELECT_X55_Y0_N5   ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_int               ; DELAYCHAIN_X55_Y0_N14      ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_shifted_clock            ; CLKPHASESELECT_X55_Y0_N1   ; 12      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqsbusout                    ; DELAYCHAIN_X55_Y0_N19      ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|hr_seq_clock                 ; CLKPHASESELECT_X55_Y0_N6   ; 41      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1      ; DELAYCHAIN_X55_Y0_N64      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1      ; DELAYCHAIN_X55_Y0_N47      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1      ; DELAYCHAIN_X55_Y0_N81      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1      ; DELAYCHAIN_X57_Y0_N58      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1      ; DELAYCHAIN_X59_Y0_N24      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1      ; DELAYCHAIN_X59_Y0_N7       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1      ; DELAYCHAIN_X59_Y0_N41      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1      ; DELAYCHAIN_X61_Y0_N58      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_scc_clk|reset_reg[14]                                                                                                        ; FF_X42_Y2_N26              ; 172     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|phy_reset_n                                                                                                                                                   ; LABCELL_X43_Y2_N27         ; 17      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll2_phy~PLL_LVDS_OUTPUT_O_LOADEN                                                                                                                                                                                            ; PLLLVDSOUTPUT_X68_Y2_N2    ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll2_phy~PLL_LVDS_OUTPUT_O_LVDSCLK                                                                                                                                                                                           ; PLLLVDSOUTPUT_X68_Y2_N2    ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll3~PLL_DLL_OUTPUT_O_CLKOUT                                                                                                                                                                                                 ; PLLDLLOUTPUT_X68_Y7_N2     ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll3~PLL_LVDS_OUTPUT_O_LOADEN                                                                                                                                                                                                ; PLLLVDSOUTPUT_X68_Y1_N2    ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_afi_clk                                                                                                                                                                                                                  ; PLLOUTPUTCOUNTER_X68_Y2_N1 ; 9       ; Clock                                   ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_afi_half_clk                                                                                                                                                                                                             ; PLLOUTPUTCOUNTER_X68_Y7_N1 ; 41      ; Clock                                   ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_avl_clk                                                                                                                                                                                                                  ; PLLOUTPUTCOUNTER_X68_Y8_N1 ; 1259    ; Clock                                   ; yes    ; Regional Clock       ; RCLK22           ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_avl_clk                                                                                                                                                                                                                  ; PLLOUTPUTCOUNTER_X68_Y8_N1 ; 270     ; Clock                                   ; yes    ; Regional Clock       ; RCLK32           ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_config_clk                                                                                                                                                                                                               ; PLLOUTPUTCOUNTER_X68_Y0_N1 ; 104     ; Clock                                   ; yes    ; Regional Clock       ; RCLK28           ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_config_clk                                                                                                                                                                                                               ; PLLOUTPUTCOUNTER_X68_Y0_N1 ; 174     ; Clock                                   ; yes    ; Regional Clock       ; RCLK30           ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_locked                                                                                                                                                                                                                   ; FRACTIONALPLL_X68_Y1_N0    ; 3       ; Async. load                             ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_alu_result~1                                                                                                                                                            ; LABCELL_X33_Y9_N57         ; 73      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_new_inst                                                                                                                                                                ; FF_X25_Y7_N14              ; 60      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[24]~0                                                                                                                                                              ; LABCELL_X31_Y8_N15         ; 18      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_valid                                                                                                                                                                   ; FF_X31_Y4_N14              ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc_sel_nxt.10~0                                                                                                                                                         ; LABCELL_X28_Y7_N57         ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_valid~0                                                                                                                                                                 ; LABCELL_X31_Y6_N42         ; 40      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_hi~1                                                                                                                                                               ; LABCELL_X33_Y9_N36         ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_lo~0                                                                                                                                                               ; MLABCELL_X32_Y8_N15        ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_use_imm                                                                                                                                                            ; FF_X36_Y8_N11              ; 32      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_rf_wren                                                                                                                                                                 ; LABCELL_X28_Y7_N12         ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_status_reg_pie_inst_nxt~0                                                                                                                                               ; LABCELL_X31_Y7_N24         ; 21      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_valid                                                                                                                                                                   ; FF_X31_Y4_N56              ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_aligning_data                                                                                                                                                       ; FF_X37_Y8_N14              ; 30      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte0_data[2]~0                                                                                                                                                     ; MLABCELL_X37_Y6_N15        ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte1_data_en~0                                                                                                                                                     ; MLABCELL_X37_Y6_N54        ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_rshift8~0                                                                                                                                                           ; MLABCELL_X37_Y6_N18        ; 19      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|wren~0                                                                                                                                                                 ; LABCELL_X30_Y4_N39         ; 16      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_early_rst                                                                                                                                                                            ; FF_X28_Y3_N19              ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                             ; FF_X27_Y3_N29              ; 1430    ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|always0~0                                                                                                               ; LABCELL_X31_Y6_N0          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator|av_readdata_pre[19]~0                                                                                   ; MLABCELL_X47_Y4_N36        ; 32      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|m0_write                                                                                                          ; MLABCELL_X32_Y5_N21        ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter|save_dest_id~0                                                                                                         ; LABCELL_X31_Y5_N9          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Equal15~2                                                                                                                                                                               ; LABCELL_X28_Y2_N27         ; 33      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always15~2                                                                                                                                                                              ; LABCELL_X17_Y7_N12         ; 21      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always15~3                                                                                                                                                                              ; LABCELL_X17_Y7_N54         ; 20      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always15~4                                                                                                                                                                              ; LABCELL_X17_Y7_N27         ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always15~5                                                                                                                                                                              ; LABCELL_X17_Y7_N33         ; 21      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always5~0                                                                                                                                                                               ; MLABCELL_X25_Y5_N33        ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always8~0                                                                                                                                                                               ; MLABCELL_X14_Y4_N30        ; 29      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][6]~34                                                                                                                                                                 ; LABCELL_X18_Y7_N54         ; 20      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][12]~25                                                                                                                                                                ; LABCELL_X17_Y7_N24         ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][8]~8                                                                                                                                                                  ; LABCELL_X21_Y7_N54         ; 20      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][6]~16                                                                                                                                                                 ; LABCELL_X13_Y7_N54         ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dq_ena[2]~0                                                                                                                                                                         ; LABCELL_X27_Y2_N18         ; 32      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p[0][16]~7                                                                                                                                                             ; MLABCELL_X14_Y4_N24        ; 24      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p~2                                                                                                                                                                    ; MLABCELL_X14_Y4_N9         ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_ena[0]~0                                                                                                                                                                        ; MLABCELL_X14_Y4_N36        ; 33      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_io_cfg_next[20]~4                                                                                                                                                                   ; MLABCELL_X14_Y4_N39        ; 20      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_LOAD                                                                                                                                                           ; FF_X14_Y3_N53              ; 24      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode|eq_node[0]~1                                              ; LABCELL_X10_Y7_N39         ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode|eq_node[1]~0                                              ; LABCELL_X10_Y7_N18         ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Equal10~0                                                                                                                                                                               ; MLABCELL_X55_Y5_N12        ; 13      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Equal9~2                                                                                                                                                                                ; MLABCELL_X55_Y5_N24        ; 12      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector12~0                                                                                                                                                                            ; LABCELL_X54_Y4_N42         ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector14~0                                                                                                                                                                            ; LABCELL_X54_Y5_N42         ; 36      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector15~0                                                                                                                                                                            ; LABCELL_X43_Y4_N51         ; 37      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|WideOr25                                                                                                                                                                                ; LABCELL_X43_Y4_N12         ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|WideOr32~0                                                                                                                                                                              ; LABCELL_X33_Y4_N54         ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|afi_seq_busy[0]                                                                                                                                                                         ; MLABCELL_X60_Y2_N39        ; 27      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|always3~0                                                                                                                                                                               ; LABCELL_X40_Y7_N51         ; 33      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|always7~1                                                                                                                                                                               ; LABCELL_X59_Y5_N48         ; 38      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_prdc_ack~0                                                                                                                                                                          ; LABCELL_X59_Y4_N36         ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_REFRESH                                                                                                                                                         ; FF_X58_Y5_N14              ; 17      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_UPDATE                                                                                                                                                          ; FF_X54_Y5_N14              ; 40      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_WR_DELAY                                                                                                                                                        ; FF_X55_Y5_N23              ; 78      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[13]~0                                                                                                                                                                             ; LABCELL_X59_Y5_N36         ; 32      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[13]~8                                                                                                                                                                             ; LABCELL_X59_Y5_N54         ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_counter[2]~0                                                                                                                                                                   ; MLABCELL_X60_Y1_N21        ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[16]~0                                                                                                                                                               ; LABCELL_X63_Y5_N36         ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase_result[29]~20                                                                                                                                                                     ; LABCELL_X54_Y8_N27         ; 34      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase_result[29]~24                                                                                                                                                                     ; MLABCELL_X55_Y3_N27        ; 33      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[20]~0                                                                                                                                                                       ; LABCELL_X38_Y8_N24         ; 31      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~0                                                                                                                                                                              ; LABCELL_X48_Y5_N57         ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~1                                                                                                                                                                              ; LABCELL_X45_Y7_N54         ; 31      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~10                                                                                                                                                                             ; MLABCELL_X47_Y6_N6         ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~11                                                                                                                                                                             ; LABCELL_X45_Y6_N30         ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~13                                                                                                                                                                             ; MLABCELL_X47_Y5_N36        ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~14                                                                                                                                                                             ; LABCELL_X46_Y5_N54         ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~2                                                                                                                                                                              ; LABCELL_X45_Y5_N42         ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~3                                                                                                                                                                              ; LABCELL_X45_Y4_N48         ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~4                                                                                                                                                                              ; MLABCELL_X47_Y7_N54        ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~5                                                                                                                                                                              ; LABCELL_X51_Y6_N54         ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~6                                                                                                                                                                              ; LABCELL_X49_Y7_N30         ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~7                                                                                                                                                                              ; LABCELL_X43_Y7_N6          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[0]~2                                                                                                                                                                           ; LABCELL_X40_Y6_N6          ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trfc[0]~0                                                                                                                                                                               ; MLABCELL_X55_Y5_N54        ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trks_waitrequest~0                                                                                                                                                                      ; LABCELL_X46_Y5_N48         ; 391     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; hdmi_rx_ctrl:hdmi_rx|ctrlstep.0100~0                                                                                                                                                                                                                                                                              ; LABCELL_X64_Y16_N48        ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|core_cmd[3]~10                                                                                                                                                                                                                                           ; LABCELL_X64_Y14_N36        ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|WideNor1                                                                                                                                                                                                              ; LABCELL_X63_Y12_N54        ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|al                                                                                                                                                                                                                    ; FF_X67_Y12_N38             ; 48      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]~0                                                                                                                                                                                                         ; LABCELL_X61_Y12_N30        ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|ld                                                                                                                                                                                                                                                       ; FF_X64_Y14_N17             ; 15      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|sr[3]~0                                                                                                                                                                                                                                                  ; LABCELL_X64_Y13_N27        ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; hdmi_rx_ctrl:hdmi_rx|last_i2c_in[7]~0                                                                                                                                                                                                                                                                             ; LABCELL_X65_Y14_N54        ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; hdmi_rx_ctrl:hdmi_rx|ready                                                                                                                                                                                                                                                                                        ; FF_X65_Y17_N50             ; 22      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; hdmi_rx_ctrl:hdmi_rx|setupaddr[4]~0                                                                                                                                                                                                                                                                               ; LABCELL_X63_Y13_N0         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; hdmi_tx_ctrl:hdmi_tx|i2c_dout[4]~1                                                                                                                                                                                                                                                                                ; LABCELL_X63_Y15_N42        ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; hdmi_tx_ctrl:hdmi_tx|i2c_dout[7]~0                                                                                                                                                                                                                                                                                ; LABCELL_X63_Y15_N45        ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|core_cmd[3]~10                                                                                                                                                                                                                                           ; MLABCELL_X60_Y16_N0        ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|al                                                                                                                                                                                                                    ; FF_X58_Y16_N20             ; 47      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]~2                                                                                                                                                                                                          ; LABCELL_X58_Y16_N36        ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|ld                                                                                                                                                                                                                                                       ; FF_X59_Y16_N8              ; 15      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|sr[2]~0                                                                                                                                                                                                                                                  ; LABCELL_X59_Y16_N24        ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; hdmi_tx_ctrl:hdmi_tx|last_i2c_in[7]~0                                                                                                                                                                                                                                                                             ; LABCELL_X61_Y14_N21        ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; hdmi_tx_ctrl:hdmi_tx|setupaddr[4]~0                                                                                                                                                                                                                                                                               ; LABCELL_X59_Y15_N33        ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; hdmi_tx_pll:pll|hdmi_tx_pll_0002:hdmi_tx_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                          ; PLLOUTPUTCOUNTER_X0_Y0_N1  ; 300     ; Clock                                   ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Decoder0~0                                                                                                                                                                                                                                                           ; LABCELL_X15_Y2_N57         ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|always0~18                                                                                                                                                                                                                                                           ; LABCELL_X17_Y2_N24         ; 17      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[7]~1                                                                                                                                                                                                                                                     ; LABCELL_X23_Y1_N42         ; 20      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|ca_prng:prng|ca_state_reg~0                                                                                                                                                                                                                                          ; LABCELL_X18_Y2_N6          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|dat_count[6]~0                                                                                                                                                                                                                                                       ; LABCELL_X23_Y1_N0          ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|cntr_947:usedw_counter|_~0                                                                                                                                                    ; LABCELL_X17_Y1_N36         ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|cntr_s3b:rd_ptr_msb|_~0                                                                                                                                                       ; MLABCELL_X19_Y1_N42        ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|cntr_t3b:wr_ptr|_~0                                                                                                                                                           ; LABCELL_X21_Y1_N48         ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|rd_ptr_lsb~1                                                                                                                                                                  ; MLABCELL_X19_Y1_N3         ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|valid_wreq                                                                                                                                                                    ; LABCELL_X18_Y2_N33         ; 16      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_clr                                                                                                                                                                                                                                                             ; FF_X23_Y2_N53              ; 56      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[0]~0                                                                                                                                                                                                                                                       ; MLABCELL_X25_Y2_N54        ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|g_out[3]~0                                                                                                                                                                                                                                                           ; MLABCELL_X19_Y4_N0         ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|ramp_values[12]~1                                                                                                                                                                                                                                                    ; LABCELL_X15_Y2_N54         ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|read_state~16                                                                                                                                                                                                                                                        ; LABCELL_X18_Y2_N57         ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|Equal0~3                                                                                                                                                                                                                                                                   ; LABCELL_X21_Y3_N57         ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|Equal1~3                                                                                                                                                                                                                                                                   ; LABCELL_X17_Y3_N54         ; 17      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|LessThan0~1                                                                                                                                                                                                                                                                ; LABCELL_X18_Y3_N48         ; 18      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                     ; Location                   ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; ALTCLKCTRL:altclk|ALTCLKCTRL_altclkctrl_0:altclkctrl_0|ALTCLKCTRL_altclkctrl_0_sub:ALTCLKCTRL_altclkctrl_0_sub_component|wire_sd1_outclk ; CLKCTRL_R83                ; 1       ; Regional Clock       ; RCLK83           ; --                        ;
; CLOCK_50_B5B                                                                                                                             ; PIN_R20                    ; 358     ; Global Clock         ; GCLK9            ; --                        ;
; CLOCK_50_B6A                                                                                                                             ; PIN_N20                    ; 39      ; Global Clock         ; GCLK11           ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_afi_clk                                         ; PLLOUTPUTCOUNTER_X68_Y2_N1 ; 9       ; Global Clock         ; GCLK10           ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_afi_half_clk                                    ; PLLOUTPUTCOUNTER_X68_Y7_N1 ; 41      ; Global Clock         ; GCLK4            ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_avl_clk                                         ; PLLOUTPUTCOUNTER_X68_Y8_N1 ; 1259    ; Regional Clock       ; RCLK22           ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_avl_clk                                         ; PLLOUTPUTCOUNTER_X68_Y8_N1 ; 270     ; Regional Clock       ; RCLK32           ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_config_clk                                      ; PLLOUTPUTCOUNTER_X68_Y0_N1 ; 104     ; Regional Clock       ; RCLK28           ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_config_clk                                      ; PLLOUTPUTCOUNTER_X68_Y0_N1 ; 174     ; Regional Clock       ; RCLK30           ; --                        ;
; hdmi_tx_pll:pll|hdmi_tx_pll_0002:hdmi_tx_pll_inst|altera_pll:altera_pll_i|fboutclk_wire[0]                                               ; FRACTIONALPLL_X0_Y1_N0     ; 1       ; Global Clock         ; --               ; --                        ;
; hdmi_tx_pll:pll|hdmi_tx_pll_0002:hdmi_tx_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                 ; PLLOUTPUTCOUNTER_X0_Y0_N1  ; 300     ; Global Clock         ; GCLK3            ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                  ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst ; 1430    ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; Name                                                                                                                                                                                                                                                                                                                                           ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                              ; Location                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                             ; M10K_X29_Y7_N0                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                   ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                             ; M10K_X29_Y8_N0                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                   ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_2mj1:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; Single Port      ; Single Clock ; 3584         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 114688 ; 3584                        ; 32                          ; --                          ; --                          ; 114688              ; 16          ; 0          ; fpga_lpddr2_s0_sequencer_mem.hex ; M10K_X29_Y2_N0, M10K_X44_Y6_N0, M10K_X29_Y6_N0, M10K_X29_Y5_N0, M10K_X29_Y4_N0, M10K_X39_Y2_N0, M10K_X39_Y5_N0, M10K_X29_Y3_N0, M10K_X39_Y8_N0, M10K_X44_Y7_N0, M10K_X44_Y5_N0, M10K_X44_Y4_N0, M10K_X39_Y4_N0, M10K_X39_Y7_N0, M10K_X39_Y3_N0, M10K_X39_Y6_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                   ; MLAB ; Simple Dual Port ; Single Clock ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 512    ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 0           ; 32         ; None                             ; LAB_X32_Y3_N0, LAB_X37_Y3_N0                                                                                                                                                                                                                                   ;                      ;                 ;                 ;          ;                        ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|ALTDPRAM_INSTANCE                                                                                           ; MLAB ; Simple Dual Port ; Single Clock ; 64           ; 19           ; 64           ; 19           ; yes                    ; no                      ; no                     ; no                      ; 1216   ; 64                          ; 19                          ; 64                          ; 19                          ; 1216                ; 0           ; 38         ; None                             ; LAB_X8_Y5_N0, LAB_X6_Y5_N0                                                                                                                                                                                                                                     ;                      ;                 ;                 ;          ;                        ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram|ALTSYNCRAM                                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 32           ; 2048         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 65536  ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                             ; M10K_X20_Y5_N0, M10K_X20_Y1_N0, M10K_X20_Y2_N0, M10K_X20_Y3_N0, M10K_X20_Y4_N0                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+--------------------------------------------------------+
; Routing Usage Summary                                  ;
+------------------------------+-------------------------+
; Routing Resource Type        ; Usage                   ;
+------------------------------+-------------------------+
; Block interconnects          ; 8,491 / 217,884 ( 4 % ) ;
; C12 interconnects            ; 57 / 10,080 ( < 1 % )   ;
; C2 interconnects             ; 2,396 / 87,208 ( 3 % )  ;
; C4 interconnects             ; 1,299 / 41,360 ( 3 % )  ;
; DQS bus muxes                ; 4 / 21 ( 19 % )         ;
; DQS-18 I/O buses             ; 0 / 21 ( 0 % )          ;
; DQS-9 I/O buses              ; 4 / 21 ( 19 % )         ;
; Direct links                 ; 754 / 217,884 ( < 1 % ) ;
; Global clocks                ; 5 / 16 ( 31 % )         ;
; Horizontal periphery clocks  ; 0 / 12 ( 0 % )          ;
; Local interconnects          ; 1,637 / 58,160 ( 3 % )  ;
; Quadrant clocks              ; 5 / 88 ( 6 % )          ;
; R14 interconnects            ; 367 / 9,228 ( 4 % )     ;
; R14/C12 interconnect drivers ; 392 / 15,096 ( 3 % )    ;
; R3 interconnects             ; 3,492 / 94,896 ( 4 % )  ;
; R6 interconnects             ; 5,650 / 194,640 ( 3 % ) ;
; Spine clocks                 ; 18 / 180 ( 10 % )       ;
; Wire stub REs                ; 0 / 11,606 ( 0 % )      ;
+------------------------------+-------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 16    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 170       ; 0            ; 170       ; 0            ; 32           ; 170       ; 170       ; 0            ; 170       ; 170       ; 0            ; 80           ; 0            ; 0            ; 0            ; 0            ; 80           ; 0            ; 0            ; 0            ; 9            ; 80           ; 0            ; 0            ; 0            ; 0            ; 0            ; 70           ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 170          ; 0         ; 170          ; 138          ; 0         ; 0         ; 170          ; 0         ; 0         ; 170          ; 90           ; 170          ; 170          ; 170          ; 170          ; 90           ; 170          ; 170          ; 170          ; 161          ; 90           ; 170          ; 170          ; 170          ; 170          ; 170          ; 100          ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; CLOCK_125_p        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CLOCK_50_B7A       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDG[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDG[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDG[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDG[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDG[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDG[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDG[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDG[7]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[7]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[8]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[9]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SW[3]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[4]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[5]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[6]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[7]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[8]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_CLK        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[0]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[1]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[2]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[3]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[4]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[5]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[6]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[7]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[8]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[9]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[10]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[11]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[12]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[13]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[14]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[15]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[16]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[17]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[18]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[19]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[20]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[21]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[22]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[23]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_DE         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_HS         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_VS         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; I2C_SCL            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_RX_RST_n      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_RX_CLK        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[0]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[1]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[2]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[3]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[4]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[5]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[6]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[7]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[8]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[9]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[10]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[11]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[12]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[13]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[14]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[15]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[16]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[17]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[18]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[19]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[20]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[21]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[22]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[23]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_DE         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_HS         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_VS         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_I2C_SCL    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SD_CLK             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR2LP_CA[0]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_CA[1]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_CA[2]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_CA[3]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_CA[4]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_CA[5]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_CA[6]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_CA[7]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_CA[8]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_CA[9]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_CKE[0]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_CKE[1]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_CK_n        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR2LP_CK_p        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR2LP_CS_n[0]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_CS_n[1]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DM[0]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DM[1]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DM[2]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DM[3]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_SW            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SD_CMD             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SD_DAT[0]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SD_DAT[1]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SD_DAT[2]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SD_DAT[3]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; I2C_SDA            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_RX_I2C_SDA    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR2LP_DQ[0]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[1]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[2]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[3]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[4]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[5]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[6]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[7]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[8]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[9]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[10]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[11]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[12]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[13]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[14]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[15]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[16]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[17]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[18]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[19]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[20]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[21]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[22]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[23]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[24]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[25]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[26]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[27]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[28]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[29]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[30]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[31]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQS_n[0]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR2LP_DQS_n[1]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR2LP_DQS_n[2]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR2LP_DQS_n[3]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR2LP_DQS_p[0]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR2LP_DQS_p[1]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR2LP_DQS_p[2]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR2LP_DQS_p[3]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CPU_RESET_n        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[9]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_OCT_RZQ     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_50_B5B       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_50_B8A       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_50_B6A       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_INT        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_INT        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_125_p(n)     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                                                                   ; Destination Clock(s)                                                                                                                        ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; CLOCK_50_B5B                                                                                                                                      ; CLOCK_50_B5B                                                                                                                                ; 93.5              ;
; fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll6~PLL_OUTPUT_COUNTER|divclk                                                                             ; fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll6~PLL_OUTPUT_COUNTER|divclk                                                                       ; 92.1              ;
; pll|hdmi_tx_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                       ; pll|hdmi_tx_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                 ; 38.0              ;
; CLOCK_50_B6A                                                                                                                                      ; fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll5~PLL_OUTPUT_COUNTER|divclk                                                                       ; 28.4              ;
; fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll7~PLL_OUTPUT_COUNTER|divclk                                                                             ; fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll7~PLL_OUTPUT_COUNTER|divclk                                                                       ; 8.3               ;
; CLOCK_50_B6A                                                                                                                                      ; fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk                                                                       ; 7.9               ;
; pll|hdmi_tx_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk,fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll5~PLL_OUTPUT_COUNTER|divclk ; fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll5~PLL_OUTPUT_COUNTER|divclk                                                                       ; 7.7               ;
; CLOCK_50_B6A                                                                                                                                      ; fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll6~PLL_OUTPUT_COUNTER|divclk,fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll7~PLL_OUTPUT_COUNTER|divclk ; 6.1               ;
; CLOCK_50_B6A                                                                                                                                      ; fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk,fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll5~PLL_OUTPUT_COUNTER|divclk ; 4.2               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                       ; Destination Register                                                                                                                                                                                                                      ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sample[0]                                                                                                                                                                                                                                                             ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_90                                                                                                        ; 4.969             ;
; sample[1]                                                                                                                                                                                                                                                             ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_90                                                                                                        ; 4.965             ;
; sample[4]                                                                                                                                                                                                                                                             ; Avalon_bus_RW_Test:fpga_lpddr2_Verify|pre_button[0]                                                                                                                                                                                       ; 4.926             ;
; sample[3]                                                                                                                                                                                                                                                             ; Avalon_bus_RW_Test:fpga_lpddr2_Verify|pre_button[0]                                                                                                                                                                                       ; 4.401             ;
; sample[2]                                                                                                                                                                                                                                                             ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|hphy_inst~FF_87                                                                                                   ; 4.176             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_64                                                                                                                                    ; Avalon_bus_RW_Test:fpga_lpddr2_Verify|avl_burstbegin                                                                                                                                                                                      ; 3.933             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_63                                                                                                                                    ; Avalon_bus_RW_Test:fpga_lpddr2_Verify|avl_burstbegin                                                                                                                                                                                      ; 3.933             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_65                                                                                                                                    ; Avalon_bus_RW_Test:fpga_lpddr2_Verify|avl_burstbegin                                                                                                                                                                                      ; 3.933             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_62                                                                                                                                    ; Avalon_bus_RW_Test:fpga_lpddr2_Verify|avl_burstbegin                                                                                                                                                                                      ; 3.933             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_61                                                                                                                                    ; Avalon_bus_RW_Test:fpga_lpddr2_Verify|avl_burstbegin                                                                                                                                                                                      ; 3.933             ;
; Avalon_bus_RW_Test:fpga_lpddr2_Verify|c_state[3]                                                                                                                                                                                                                      ; Avalon_bus_RW_Test:fpga_lpddr2_Verify|avl_writedata[0]                                                                                                                                                                                    ; 2.172             ;
; Avalon_bus_RW_Test:fpga_lpddr2_Verify|c_state[1]                                                                                                                                                                                                                      ; Avalon_bus_RW_Test:fpga_lpddr2_Verify|avl_writedata[0]                                                                                                                                                                                    ; 2.172             ;
; Avalon_bus_RW_Test:fpga_lpddr2_Verify|c_state[0]                                                                                                                                                                                                                      ; Avalon_bus_RW_Test:fpga_lpddr2_Verify|avl_writedata[0]                                                                                                                                                                                    ; 2.172             ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]                                                                                                                                                               ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                       ; 1.324             ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]                                                                                                                                                               ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                       ; 1.284             ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]                                                                                                                                                               ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                       ; 1.149             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|i_read                                                                                                                        ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1] ; 0.962             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator|read_accepted                                              ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1] ; 0.959             ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]                                                                                                                                                                ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                       ; 0.907             ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]                                                                                                                                                                ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                       ; 0.907             ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]                                                                                                                                                               ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                       ; 0.907             ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]                                                                                                                                                               ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                       ; 0.851             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                             ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1] ; 0.782             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[14]                                                                                                              ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1] ; 0.774             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[15]                                                                                                              ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1] ; 0.774             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[18]                                                                                                              ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1] ; 0.774             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[16]                                                                                                              ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1] ; 0.774             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                            ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1] ; 0.774             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench|d_write ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1] ; 0.774             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator|read_accepted                                                     ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1] ; 0.774             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                             ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1] ; 0.774             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[17]                                                                                                              ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1] ; 0.774             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_read                                                                                                                        ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1] ; 0.774             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator|write_accepted                                                    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1] ; 0.774             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[19]                                                                                                              ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1] ; 0.774             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_shift_cnt_curr[1]                                                                                                                       ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_IDLE                                                                                   ; 0.768             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_shift_cnt_curr[0]                                                                                                                       ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_IDLE                                                                                   ; 0.717             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[15]                                                                                                                                                                                                          ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1372                                                                                                      ; 0.710             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[16]                                                                                                                                                                                                          ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1371                                                                                                      ; 0.709             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[21]                                                                                                                                                                                                          ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1366                                                                                                      ; 0.709             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[8]                                                                                                                                                                                                           ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1379                                                                                                      ; 0.700             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[25]                                                                                                                                                                                                          ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1362                                                                                                      ; 0.693             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[0]                                                                                                                                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[5]                                                                                                     ; 0.643             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_avl_clk|reset_reg[1]                                                             ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[7][11]                                                                                                 ; 0.629             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem_used[1]                                                       ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem_used[0]                           ; 0.616             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[1]                                                                                                                                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[5]                                                                                                     ; 0.608             ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                                                                                                                                                                ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                       ; 0.605             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[23]                                                                                                                                                                                                          ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1364                                                                                                      ; 0.600             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[22]                                                                                                                                                                                                          ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1365                                                                                                      ; 0.596             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[24]                                                                                                                                                                                                          ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1363                                                                                                      ; 0.592             ;
; Avalon_bus_RW_Test:fpga_lpddr2_Verify|avl_burstbegin                                                                                                                                                                                                                  ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1443                                                                                                      ; 0.571             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[18]                                                                                                                                                                                                          ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1369                                                                                                      ; 0.530             ;
; hdmi_rx_ctrl:hdmi_rx|i2c_command.000                                                                                                                                                                                                                                  ; hdmi_rx_ctrl:hdmi_rx|i2c_command.000                                                                                                                                                                                                      ; 0.527             ;
; hdmi_rx_ctrl:hdmi_rx|ctrlstep.0101                                                                                                                                                                                                                                    ; hdmi_rx_ctrl:hdmi_rx|i2c_command.000                                                                                                                                                                                                      ; 0.527             ;
; hdmi_rx_ctrl:hdmi_rx|ctrlstep.0111                                                                                                                                                                                                                                    ; hdmi_rx_ctrl:hdmi_rx|i2c_command.000                                                                                                                                                                                                      ; 0.527             ;
; hdmi_rx_ctrl:hdmi_rx|ctrlstep.0010                                                                                                                                                                                                                                    ; hdmi_rx_ctrl:hdmi_rx|i2c_command.000                                                                                                                                                                                                      ; 0.527             ;
; hdmi_rx_ctrl:hdmi_rx|ctrlstate.RXENABLE                                                                                                                                                                                                                               ; hdmi_rx_ctrl:hdmi_rx|i2c_command.000                                                                                                                                                                                                      ; 0.527             ;
; hdmi_rx_ctrl:hdmi_rx|ctrlstep.0000                                                                                                                                                                                                                                    ; hdmi_rx_ctrl:hdmi_rx|i2c_command.000                                                                                                                                                                                                      ; 0.527             ;
; hdmi_rx_ctrl:hdmi_rx|ctrlstep.0110                                                                                                                                                                                                                                    ; hdmi_rx_ctrl:hdmi_rx|i2c_command.000                                                                                                                                                                                                      ; 0.527             ;
; hdmi_rx_ctrl:hdmi_rx|ctrlstate.RXINT                                                                                                                                                                                                                                  ; hdmi_rx_ctrl:hdmi_rx|i2c_command.000                                                                                                                                                                                                      ; 0.527             ;
; hdmi_rx_ctrl:hdmi_rx|ctrlstate.IDLE                                                                                                                                                                                                                                   ; hdmi_rx_ctrl:hdmi_rx|i2c_command.000                                                                                                                                                                                                      ; 0.527             ;
; hdmi_rx_ctrl:hdmi_rx|ctrlstep.0011                                                                                                                                                                                                                                    ; hdmi_rx_ctrl:hdmi_rx|i2c_command.000                                                                                                                                                                                                      ; 0.527             ;
; hdmi_rx_ctrl:hdmi_rx|ctrlstate.RXHPDINT                                                                                                                                                                                                                               ; hdmi_rx_ctrl:hdmi_rx|i2c_command.000                                                                                                                                                                                                      ; 0.527             ;
; hdmi_rx_ctrl:hdmi_rx|ctrlstep.0001                                                                                                                                                                                                                                    ; hdmi_rx_ctrl:hdmi_rx|i2c_command.000                                                                                                                                                                                                      ; 0.527             ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|cmd_ack                                                                                                                                                                                                      ; hdmi_rx_ctrl:hdmi_rx|i2c_command.000                                                                                                                                                                                                      ; 0.527             ;
; hdmi_rx_ctrl:hdmi_rx|ready                                                                                                                                                                                                                                            ; hdmi_rx_ctrl:hdmi_rx|i2c_command.000                                                                                                                                                                                                      ; 0.527             ;
; CPU_RESET_n                                                                                                                                                                                                                                                           ; hdmi_rx_ctrl:hdmi_rx|i2c_command.000                                                                                                                                                                                                      ; 0.527             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[17]                                                                                                                                                                                                          ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1370                                                                                                      ; 0.527             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[13]                                                                                                                                                                                                          ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1374                                                                                                      ; 0.525             ;
; hdmi_tx_ctrl:hdmi_tx|setupaddr[1]                                                                                                                                                                                                                                     ; hdmi_tx_ctrl:hdmi_tx|ctrlstep.0000                                                                                                                                                                                                        ; 0.524             ;
; hdmi_tx_ctrl:hdmi_tx|setupaddr[2]                                                                                                                                                                                                                                     ; hdmi_tx_ctrl:hdmi_tx|ctrlstep.0000                                                                                                                                                                                                        ; 0.518             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[26]                                                                                                                                                                                                          ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1361                                                                                                      ; 0.515             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem_used[1]                                                                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1] ; 0.511             ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]                                                                                                                                                                ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                       ; 0.505             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_shift_cnt_curr[7]                                                                                                                       ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_IDLE                                                                                   ; 0.496             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_shift_cnt_curr[6]                                                                                                                       ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_IDLE                                                                                   ; 0.496             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_shift_cnt_curr[5]                                                                                                                       ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_IDLE                                                                                   ; 0.496             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_shift_cnt_curr[4]                                                                                                                       ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_IDLE                                                                                   ; 0.496             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_shift_cnt_curr[3]                                                                                                                       ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_IDLE                                                                                   ; 0.496             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_shift_cnt_curr[2]                                                                                                                       ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_IDLE                                                                                   ; 0.496             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena_r[1]                                                                                                                             ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_IDLE                                                                                   ; 0.496             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena_r[0]                                                                                                                             ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_IDLE                                                                                   ; 0.496             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena_r[3]                                                                                                                             ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_IDLE                                                                                   ; 0.496             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena_r[2]                                                                                                                             ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_IDLE                                                                                   ; 0.496             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_doing_scan_r                                                                                                                            ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_IDLE                                                                                   ; 0.496             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_IDLE                                                                                                               ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_IDLE                                                                                   ; 0.496             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_LOAD                                                                                                               ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_IDLE                                                                                   ; 0.496             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_DONE                                                                                                               ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_IDLE                                                                                   ; 0.496             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|vfifo_decr_loop[4]                                                                                                                          ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_SER_SCAN                                                                                ; 0.495             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter|last_channel[1]                                                            ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|read_latency_shift_reg[0]       ; 0.476             ;
; counter[0]                                                                                                                                                                                                                                                            ; counter[26]                                                                                                                                                                                                                               ; 0.467             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|vfifo_decr_loop[3]                                                                                                                          ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_SER_SCAN                                                                                ; 0.460             ;
; hdmi_tx_ctrl:hdmi_tx|setupaddr[0]                                                                                                                                                                                                                                     ; hdmi_tx_ctrl:hdmi_tx|ctrlstep.0000                                                                                                                                                                                                        ; 0.460             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|vfifo_decr_loop[2]                                                                                                                          ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_SER_SCAN                                                                                ; 0.460             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|vfifo_decr_loop[0]                                                                                                                          ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_SER_SCAN                                                                                ; 0.457             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|capture_strobe_tracking_r[3]                                                                                                                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][13]                                                                                           ; 0.428             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dataout[12]                                                                                                                             ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[18]                                           ; 0.425             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_cmd_par_end                                                                                                                             ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem_used[0]                           ; 0.421             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[13]                                                                                                              ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem_used[0]                           ; 0.421             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_cmd_rfile_latency[0]                                                                                                                    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem_used[0]                           ; 0.421             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 5CGXFC5C6F27C7 for design "C5G_BSOD"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184025): 1 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins.
    Info (184026): differential I/O pin "CLOCK_125_p" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "CLOCK_125_p(n)". File: C:/cygwin64/home/kris/my_codes/bsodomizer-hd-c5g/C5G_BSOD.v Line: 17
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL hdmi_tx_pll:pll|hdmi_tx_pll_0002:hdmi_tx_pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
Info (11178): Promoted 6 clocks (3 global, 2 dual-regional, 1 regional)
    Info (11162): ALTCLKCTRL:altclk|ALTCLKCTRL_altclkctrl_0:altclkctrl_0|ALTCLKCTRL_altclkctrl_0_sub:ALTCLKCTRL_altclkctrl_0_sub_component|sd1 with 1 fanout uses regional clock CLKCTRL_R83
        Info (11177): Node drives Regional Clock Region 2 from (0, 0) to (26, 8)
    Info (11162): fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_avl_clk~CLKENA0 with 1646 fanout uses dual-regional clock CLKCTRL_R32 and CLKCTRL_R22
        Info (11177): Node drives Regional Clock Regions 2 and 3 from (0, 0) to (68, 8)
        Info (11561): fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_avl_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock
    Info (11162): fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_config_clk~CLKENA0 with 277 fanout uses dual-regional clock CLKCTRL_R30 and CLKCTRL_R28
        Info (11177): Node drives Regional Clock Regions 2 and 3 from (0, 0) to (68, 8)
        Info (11561): fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_config_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock
    Info (11162): hdmi_tx_pll:pll|hdmi_tx_pll_0002:hdmi_tx_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 333 fanout uses global clock CLKCTRL_G3
    Info (11162): fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_afi_clk~CLKENA0 with 9 fanout uses global clock CLKCTRL_G10
    Info (11162): fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_afi_half_clk~CLKENA0 with 41 fanout uses global clock CLKCTRL_G4
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): CLOCK_50_B5B~inputCLKENA0 with 320 fanout uses global clock CLKCTRL_G9
    Info (11162): CLOCK_50_B6A~inputCLKENA0 with 37 fanout uses global clock CLKCTRL_G11
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:06
Info (332104): Reading SDC File: 'C5G_BSOD.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll|hdmi_tx_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 512 -multiply_by 4563 -duty_cycle 50.00 -name {pll|hdmi_tx_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {pll|hdmi_tx_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {pll|hdmi_tx_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {pll|hdmi_tx_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {pll|hdmi_tx_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll1~FRACTIONAL_PLL|refclkin} -divide_by 5 -multiply_by 66 -duty_cycle 50.00 -name {fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll1~FRACTIONAL_PLL|vcoph[0]} {fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll1~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll1~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 2 -duty_cycle 50.00 -name {fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk} {fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll5~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 4 -duty_cycle 50.00 -name {fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll5~PLL_OUTPUT_COUNTER|divclk} {fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll5~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll6~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 10 -phase 355.51 -duty_cycle 50.00 -name {fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll6~PLL_OUTPUT_COUNTER|divclk} {fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll6~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll7~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 30 -duty_cycle 50.00 -name {fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll7~PLL_OUTPUT_COUNTER|divclk} {fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll7~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 2 -phase 269.94 -duty_cycle 50.00 -name {fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk} {fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll6_phy~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 10 -phase 355.51 -duty_cycle 50.00 -name {fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll6_phy~PLL_OUTPUT_COUNTER|divclk} {fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll6_phy~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'fpga_lpddr2/fpga_lpddr2_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1  from: datain  to: dataout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1  from: datain  to: dataout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1  from: datain  to: dataout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1  from: datain  to: dataout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll1~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll1~PLL_REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll2_phy~PLL_LVDS_OUTPUT  from: ccout[0]  to: lvdsclk
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll2_phy~PLL_LVDS_OUTPUT  from: ccout[1]  to: loaden
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_LVDS_OUTPUT  from: ccout[1]  to: loaden
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll5~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll6~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll7~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll|hdmi_tx_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: pll|hdmi_tx_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll|hdmi_tx_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from DDR2LP_DQS_p[0]_IN (Rise) to DDR2LP_DQS_p[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from DDR2LP_DQS_p[0]_IN (Rise) to DDR2LP_DQS_p[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from DDR2LP_DQS_p[1]_IN (Rise) to DDR2LP_DQS_p[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from DDR2LP_DQS_p[1]_IN (Rise) to DDR2LP_DQS_p[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from DDR2LP_DQS_p[2]_IN (Rise) to DDR2LP_DQS_p[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from DDR2LP_DQS_p[2]_IN (Rise) to DDR2LP_DQS_p[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from DDR2LP_DQS_p[3]_IN (Rise) to DDR2LP_DQS_p[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from DDR2LP_DQS_p[3]_IN (Rise) to DDR2LP_DQS_p[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR2LP_DQS_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR2LP_DQS_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR2LP_DQS_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR2LP_DQS_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR2LP_DQS_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR2LP_DQS_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR2LP_DQS_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR2LP_DQS_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR2LP_DQS_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR2LP_DQS_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR2LP_DQS_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR2LP_DQS_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR2LP_DQS_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR2LP_DQS_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR2LP_DQS_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR2LP_DQS_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 29 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000 CLOCK_50_B5B
    Info (332111):   20.000 CLOCK_50_B6A
    Info (332111):   20.000 CLOCK_50_B7A
    Info (332111):   20.000 CLOCK_50_B8A
    Info (332111):    8.000  CLOCK_125_p
    Info (332111):    3.030  DDR2LP_CK_n
    Info (332111):    3.030  DDR2LP_CK_p
    Info (332111):    3.030 DDR2LP_DQS_n[0]_OUT
    Info (332111):    3.030 DDR2LP_DQS_n[1]_OUT
    Info (332111):    3.030 DDR2LP_DQS_n[2]_OUT
    Info (332111):    3.030 DDR2LP_DQS_n[3]_OUT
    Info (332111):    3.030 DDR2LP_DQS_p[0]_IN
    Info (332111):    3.030 DDR2LP_DQS_p[0]_OUT
    Info (332111):    3.030 DDR2LP_DQS_p[1]_IN
    Info (332111):    3.030 DDR2LP_DQS_p[1]_OUT
    Info (332111):    3.030 DDR2LP_DQS_p[2]_IN
    Info (332111):    3.030 DDR2LP_DQS_p[2]_OUT
    Info (332111):    3.030 DDR2LP_DQS_p[3]_IN
    Info (332111):    3.030 DDR2LP_DQS_p[3]_OUT
    Info (332111):    3.030 fpga_lpddr2_inst|fpga_lpddr2_inst|fpga_lpddr2_p0_sampling_clock
    Info (332111):    1.515 fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll1~FRACTIONAL_PLL|vcoph[0]
    Info (332111):    3.030 fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    3.030 fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    6.060 fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll5~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   15.151 fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll6_phy~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   15.151 fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll6~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   45.454 fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll7~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    2.244 pll|hdmi_tx_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):    6.732 pll|hdmi_tx_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 32 registers into blocks of type MLAB cell
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 116 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:33
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "GPIO[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[31]" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:01:35
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:01:23
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:01:55
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X34_Y0 to location X45_Y11
Info (170194): Fitter routing operations ending: elapsed time is 00:00:57
Info (11888): Total time spent on timing analysis during the Fitter is 45.91 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:01:33
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 5 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin SD_CMD has a permanently disabled output enable File: C:/cygwin64/home/kris/my_codes/bsodomizer-hd-c5g/C5G_BSOD.v Line: 61
    Info (169065): Pin SD_DAT[0] has a permanently disabled output enable File: C:/cygwin64/home/kris/my_codes/bsodomizer-hd-c5g/C5G_BSOD.v Line: 62
    Info (169065): Pin SD_DAT[1] has a permanently disabled output enable File: C:/cygwin64/home/kris/my_codes/bsodomizer-hd-c5g/C5G_BSOD.v Line: 62
    Info (169065): Pin SD_DAT[2] has a permanently disabled output enable File: C:/cygwin64/home/kris/my_codes/bsodomizer-hd-c5g/C5G_BSOD.v Line: 62
    Info (169065): Pin SD_DAT[3] has a permanently disabled output enable File: C:/cygwin64/home/kris/my_codes/bsodomizer-hd-c5g/C5G_BSOD.v Line: 62
Warning (169069): Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info (169070): Pin DDR2LP_CKE[1] has GND driving its datain port File: C:/cygwin64/home/kris/my_codes/bsodomizer-hd-c5g/C5G_BSOD.v Line: 66
Info (144001): Generated suppressed messages file C:/cygwin64/home/kris/my_codes/bsodomizer-hd-c5g/C5G_BSOD.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 3149 megabytes
    Info: Processing ended: Sat Jul 30 17:56:58 2016
    Info: Elapsed time: 00:08:44
    Info: Total CPU time (on all processors): 00:11:17


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/cygwin64/home/kris/my_codes/bsodomizer-hd-c5g/C5G_BSOD.fit.smsg.


