@W: CG360 :"N:\Git\locknet373\smartfusion\lockNET_SF\hdl\neopixel.v":31:8:31:17|Removing wire read_pulse, as there is no assignment to it.
@W: CG360 :"N:\Git\locknet373\smartfusion\lockNET_SF\hdl\apb3_interface.v":58:12:58:20|Removing wire NP_PRDATA, as there is no assignment to it.
@W: CG360 :"N:\Git\locknet373\smartfusion\lockNET_SF\hdl\apb3_interface.v":59:12:59:23|Removing wire SERVO_PRDATA, as there is no assignment to it.
@W: CG775 :"N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":13:0:13:7|Found Component CoreAPB3 in library COREAPB3_LIB
@W: CG360 :"N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":1495:0:1495:8|Removing wire CAPB3IlOI, as there is no assignment to it.
@W: CL157 :"N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\MSS_CCC_0\lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v":62:7:62:18|*Output RCOSC_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\MSS_CCC_0\lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v":63:7:63:20|*Output MAINXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\MSS_CCC_0\lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v":64:7:64:18|*Output LPXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL156 :"N:\Git\locknet373\smartfusion\lockNET_SF\hdl\apb3_interface.v":58:12:58:20|*Input NP_PRDATA[31:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"N:\Git\locknet373\smartfusion\lockNET_SF\hdl\apb3_interface.v":59:12:59:23|*Input SERVO_PRDATA[31:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"N:\Git\locknet373\smartfusion\lockNET_SF\hdl\apb3_interface.v":51:7:51:15|*Output RAM_RESET has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL246 :"N:\Git\locknet373\smartfusion\lockNET_SF\hdl\neopixel.v":24:29:24:42|Input port bits 31 to 27 of bus_write_data[31:0] are unused. Assign logic for all port bits or change the input port size.

