Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jan 24 18:26:01 2024
| Host         : Nostromo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  177         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (177)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (506)
5. checking no_input_delay (2)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (177)
--------------------------
 There are 177 register/latch pins with no clock driven by root clock pin: cd/clk_aux_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (506)
--------------------------------------------------
 There are 506 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.768        0.000                      0                   55        0.335        0.000                      0                   55        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.768        0.000                      0                   55        0.335        0.000                      0                   55        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.335ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 cd/cuenta_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cuenta_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.704ns (18.683%)  route 3.064ns (81.317%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.566     5.087    cd/clk
    SLICE_X36Y49         FDRE                                         r  cd/cuenta_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  cd/cuenta_reg[25]/Q
                         net (fo=2, routed)           1.227     6.770    cd/cuenta_reg[25]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.124     6.894 r  cd/clk_aux_i_6/O
                         net (fo=1, routed)           0.782     7.676    cd/clk_aux_i_6_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.800 r  cd/clk_aux_i_1/O
                         net (fo=28, routed)          1.055     8.855    cd/clear
    SLICE_X36Y49         FDRE                                         r  cd/cuenta_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.446    14.787    cd/clk
    SLICE_X36Y49         FDRE                                         r  cd/cuenta_reg[24]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.623    cd/cuenta_reg[24]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                  5.768    

Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 cd/cuenta_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cuenta_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.704ns (18.683%)  route 3.064ns (81.317%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.566     5.087    cd/clk
    SLICE_X36Y49         FDRE                                         r  cd/cuenta_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  cd/cuenta_reg[25]/Q
                         net (fo=2, routed)           1.227     6.770    cd/cuenta_reg[25]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.124     6.894 r  cd/clk_aux_i_6/O
                         net (fo=1, routed)           0.782     7.676    cd/clk_aux_i_6_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.800 r  cd/clk_aux_i_1/O
                         net (fo=28, routed)          1.055     8.855    cd/clear
    SLICE_X36Y49         FDRE                                         r  cd/cuenta_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.446    14.787    cd/clk
    SLICE_X36Y49         FDRE                                         r  cd/cuenta_reg[25]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.623    cd/cuenta_reg[25]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                  5.768    

Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 cd/cuenta_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cuenta_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.704ns (18.683%)  route 3.064ns (81.317%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.566     5.087    cd/clk
    SLICE_X36Y49         FDRE                                         r  cd/cuenta_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  cd/cuenta_reg[25]/Q
                         net (fo=2, routed)           1.227     6.770    cd/cuenta_reg[25]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.124     6.894 r  cd/clk_aux_i_6/O
                         net (fo=1, routed)           0.782     7.676    cd/clk_aux_i_6_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.800 r  cd/clk_aux_i_1/O
                         net (fo=28, routed)          1.055     8.855    cd/clear
    SLICE_X36Y49         FDRE                                         r  cd/cuenta_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.446    14.787    cd/clk
    SLICE_X36Y49         FDRE                                         r  cd/cuenta_reg[26]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.623    cd/cuenta_reg[26]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                  5.768    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 cd/cuenta_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cuenta_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 0.704ns (19.396%)  route 2.926ns (80.604%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.566     5.087    cd/clk
    SLICE_X36Y49         FDRE                                         r  cd/cuenta_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  cd/cuenta_reg[25]/Q
                         net (fo=2, routed)           1.227     6.770    cd/cuenta_reg[25]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.124     6.894 r  cd/clk_aux_i_6/O
                         net (fo=1, routed)           0.782     7.676    cd/clk_aux_i_6_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.800 r  cd/clk_aux_i_1/O
                         net (fo=28, routed)          0.917     8.717    cd/clear
    SLICE_X36Y48         FDRE                                         r  cd/cuenta_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.446    14.787    cd/clk
    SLICE_X36Y48         FDRE                                         r  cd/cuenta_reg[20]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    cd/cuenta_reg[20]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 cd/cuenta_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cuenta_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 0.704ns (19.396%)  route 2.926ns (80.604%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.566     5.087    cd/clk
    SLICE_X36Y49         FDRE                                         r  cd/cuenta_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  cd/cuenta_reg[25]/Q
                         net (fo=2, routed)           1.227     6.770    cd/cuenta_reg[25]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.124     6.894 r  cd/clk_aux_i_6/O
                         net (fo=1, routed)           0.782     7.676    cd/clk_aux_i_6_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.800 r  cd/clk_aux_i_1/O
                         net (fo=28, routed)          0.917     8.717    cd/clear
    SLICE_X36Y48         FDRE                                         r  cd/cuenta_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.446    14.787    cd/clk
    SLICE_X36Y48         FDRE                                         r  cd/cuenta_reg[21]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    cd/cuenta_reg[21]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 cd/cuenta_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cuenta_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 0.704ns (19.396%)  route 2.926ns (80.604%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.566     5.087    cd/clk
    SLICE_X36Y49         FDRE                                         r  cd/cuenta_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  cd/cuenta_reg[25]/Q
                         net (fo=2, routed)           1.227     6.770    cd/cuenta_reg[25]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.124     6.894 r  cd/clk_aux_i_6/O
                         net (fo=1, routed)           0.782     7.676    cd/clk_aux_i_6_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.800 r  cd/clk_aux_i_1/O
                         net (fo=28, routed)          0.917     8.717    cd/clear
    SLICE_X36Y48         FDRE                                         r  cd/cuenta_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.446    14.787    cd/clk
    SLICE_X36Y48         FDRE                                         r  cd/cuenta_reg[22]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    cd/cuenta_reg[22]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 cd/cuenta_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cuenta_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 0.704ns (19.396%)  route 2.926ns (80.604%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.566     5.087    cd/clk
    SLICE_X36Y49         FDRE                                         r  cd/cuenta_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  cd/cuenta_reg[25]/Q
                         net (fo=2, routed)           1.227     6.770    cd/cuenta_reg[25]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.124     6.894 r  cd/clk_aux_i_6/O
                         net (fo=1, routed)           0.782     7.676    cd/clk_aux_i_6_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.800 r  cd/clk_aux_i_1/O
                         net (fo=28, routed)          0.917     8.717    cd/clear
    SLICE_X36Y48         FDRE                                         r  cd/cuenta_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.446    14.787    cd/clk
    SLICE_X36Y48         FDRE                                         r  cd/cuenta_reg[23]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    cd/cuenta_reg[23]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             6.029ns  (required time - arrival time)
  Source:                 cd/cuenta_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cuenta_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.704ns (20.222%)  route 2.777ns (79.778%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.566     5.087    cd/clk
    SLICE_X36Y49         FDRE                                         r  cd/cuenta_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  cd/cuenta_reg[25]/Q
                         net (fo=2, routed)           1.227     6.770    cd/cuenta_reg[25]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.124     6.894 r  cd/clk_aux_i_6/O
                         net (fo=1, routed)           0.782     7.676    cd/clk_aux_i_6_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.800 r  cd/clk_aux_i_1/O
                         net (fo=28, routed)          0.768     8.569    cd/clear
    SLICE_X36Y47         FDRE                                         r  cd/cuenta_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.446    14.787    cd/clk
    SLICE_X36Y47         FDRE                                         r  cd/cuenta_reg[16]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.429    14.598    cd/cuenta_reg[16]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                  6.029    

Slack (MET) :             6.029ns  (required time - arrival time)
  Source:                 cd/cuenta_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cuenta_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.704ns (20.222%)  route 2.777ns (79.778%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.566     5.087    cd/clk
    SLICE_X36Y49         FDRE                                         r  cd/cuenta_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  cd/cuenta_reg[25]/Q
                         net (fo=2, routed)           1.227     6.770    cd/cuenta_reg[25]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.124     6.894 r  cd/clk_aux_i_6/O
                         net (fo=1, routed)           0.782     7.676    cd/clk_aux_i_6_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.800 r  cd/clk_aux_i_1/O
                         net (fo=28, routed)          0.768     8.569    cd/clear
    SLICE_X36Y47         FDRE                                         r  cd/cuenta_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.446    14.787    cd/clk
    SLICE_X36Y47         FDRE                                         r  cd/cuenta_reg[17]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.429    14.598    cd/cuenta_reg[17]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                  6.029    

Slack (MET) :             6.029ns  (required time - arrival time)
  Source:                 cd/cuenta_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cuenta_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.704ns (20.222%)  route 2.777ns (79.778%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.566     5.087    cd/clk
    SLICE_X36Y49         FDRE                                         r  cd/cuenta_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  cd/cuenta_reg[25]/Q
                         net (fo=2, routed)           1.227     6.770    cd/cuenta_reg[25]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.124     6.894 r  cd/clk_aux_i_6/O
                         net (fo=1, routed)           0.782     7.676    cd/clk_aux_i_6_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.800 r  cd/clk_aux_i_1/O
                         net (fo=28, routed)          0.768     8.569    cd/clear
    SLICE_X36Y47         FDRE                                         r  cd/cuenta_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.446    14.787    cd/clk
    SLICE_X36Y47         FDRE                                         r  cd/cuenta_reg[18]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.429    14.598    cd/cuenta_reg[18]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                  6.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 cd/cuenta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cuenta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     1.446    cd/clk
    SLICE_X36Y43         FDRE                                         r  cd/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  cd/cuenta_reg[0]/Q
                         net (fo=2, routed)           0.184     1.771    cd/cuenta_reg[0]
    SLICE_X36Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.816 r  cd/cuenta[0]_i_2/O
                         net (fo=1, routed)           0.000     1.816    cd/cuenta[0]_i_2_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.886 r  cd/cuenta_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.886    cd/cuenta_reg[0]_i_1_n_7
    SLICE_X36Y43         FDRE                                         r  cd/cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.832     1.959    cd/clk
    SLICE_X36Y43         FDRE                                         r  cd/cuenta_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    cd/cuenta_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 cd/cuenta_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cuenta_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.256ns (57.743%)  route 0.187ns (42.257%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     1.446    cd/clk
    SLICE_X36Y46         FDRE                                         r  cd/cuenta_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cd/cuenta_reg[12]/Q
                         net (fo=2, routed)           0.187     1.774    cd/cuenta_reg[12]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.889 r  cd/cuenta_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.889    cd/cuenta_reg[12]_i_1_n_7
    SLICE_X36Y46         FDRE                                         r  cd/cuenta_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.832     1.959    cd/clk
    SLICE_X36Y46         FDRE                                         r  cd/cuenta_reg[12]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    cd/cuenta_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 cd/cuenta_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cuenta_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.256ns (57.717%)  route 0.188ns (42.283%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.564     1.447    cd/clk
    SLICE_X36Y47         FDRE                                         r  cd/cuenta_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  cd/cuenta_reg[16]/Q
                         net (fo=2, routed)           0.188     1.776    cd/cuenta_reg[16]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.891 r  cd/cuenta_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.891    cd/cuenta_reg[16]_i_1_n_7
    SLICE_X36Y47         FDRE                                         r  cd/cuenta_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.833     1.960    cd/clk
    SLICE_X36Y47         FDRE                                         r  cd/cuenta_reg[16]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    cd/cuenta_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 cd/cuenta_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cuenta_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.256ns (57.717%)  route 0.188ns (42.283%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     1.446    cd/clk
    SLICE_X36Y44         FDRE                                         r  cd/cuenta_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cd/cuenta_reg[4]/Q
                         net (fo=2, routed)           0.188     1.775    cd/cuenta_reg[4]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.890 r  cd/cuenta_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.890    cd/cuenta_reg[4]_i_1_n_7
    SLICE_X36Y44         FDRE                                         r  cd/cuenta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.832     1.959    cd/clk
    SLICE_X36Y44         FDRE                                         r  cd/cuenta_reg[4]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    cd/cuenta_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 cd/cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cuenta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.082%)  route 0.195ns (43.918%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     1.446    cd/clk
    SLICE_X36Y43         FDRE                                         r  cd/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cd/cuenta_reg[3]/Q
                         net (fo=2, routed)           0.195     1.782    cd/cuenta_reg[3]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  cd/cuenta_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    cd/cuenta_reg[0]_i_1_n_4
    SLICE_X36Y43         FDRE                                         r  cd/cuenta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.832     1.959    cd/clk
    SLICE_X36Y43         FDRE                                         r  cd/cuenta_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    cd/cuenta_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 cd/cuenta_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cuenta_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.564     1.447    cd/clk
    SLICE_X36Y49         FDRE                                         r  cd/cuenta_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  cd/cuenta_reg[24]/Q
                         net (fo=2, routed)           0.189     1.777    cd/cuenta_reg[24]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.892 r  cd/cuenta_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.892    cd/cuenta_reg[24]_i_1_n_7
    SLICE_X36Y49         FDRE                                         r  cd/cuenta_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.833     1.960    cd/clk
    SLICE_X36Y49         FDRE                                         r  cd/cuenta_reg[24]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.105     1.552    cd/cuenta_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 cd/cuenta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cuenta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.292ns (61.383%)  route 0.184ns (38.617%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     1.446    cd/clk
    SLICE_X36Y43         FDRE                                         r  cd/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  cd/cuenta_reg[0]/Q
                         net (fo=2, routed)           0.184     1.771    cd/cuenta_reg[0]
    SLICE_X36Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.816 r  cd/cuenta[0]_i_2/O
                         net (fo=1, routed)           0.000     1.816    cd/cuenta[0]_i_2_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.922 r  cd/cuenta_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.922    cd/cuenta_reg[0]_i_1_n_6
    SLICE_X36Y43         FDRE                                         r  cd/cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.832     1.959    cd/clk
    SLICE_X36Y43         FDRE                                         r  cd/cuenta_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    cd/cuenta_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 cd/cuenta_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cuenta_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.292ns (60.917%)  route 0.187ns (39.083%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     1.446    cd/clk
    SLICE_X36Y46         FDRE                                         r  cd/cuenta_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cd/cuenta_reg[12]/Q
                         net (fo=2, routed)           0.187     1.774    cd/cuenta_reg[12]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.925 r  cd/cuenta_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.925    cd/cuenta_reg[12]_i_1_n_6
    SLICE_X36Y46         FDRE                                         r  cd/cuenta_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.832     1.959    cd/clk
    SLICE_X36Y46         FDRE                                         r  cd/cuenta_reg[13]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    cd/cuenta_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 cd/cuenta_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cuenta_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.292ns (60.891%)  route 0.188ns (39.109%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.564     1.447    cd/clk
    SLICE_X36Y47         FDRE                                         r  cd/cuenta_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  cd/cuenta_reg[16]/Q
                         net (fo=2, routed)           0.188     1.776    cd/cuenta_reg[16]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.927 r  cd/cuenta_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.927    cd/cuenta_reg[16]_i_1_n_6
    SLICE_X36Y47         FDRE                                         r  cd/cuenta_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.833     1.960    cd/clk
    SLICE_X36Y47         FDRE                                         r  cd/cuenta_reg[17]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    cd/cuenta_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 cd/cuenta_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cuenta_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.292ns (60.891%)  route 0.188ns (39.109%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     1.446    cd/clk
    SLICE_X36Y44         FDRE                                         r  cd/cuenta_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cd/cuenta_reg[4]/Q
                         net (fo=2, routed)           0.188     1.775    cd/cuenta_reg[4]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.926 r  cd/cuenta_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.926    cd/cuenta_reg[4]_i_1_n_6
    SLICE_X36Y44         FDRE                                         r  cd/cuenta_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.832     1.959    cd/clk
    SLICE_X36Y44         FDRE                                         r  cd/cuenta_reg[5]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    cd/cuenta_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.375    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   cd/clk_aux_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   cd/cuenta_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   cd/cuenta_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   cd/cuenta_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   cd/cuenta_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   cd/cuenta_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   cd/cuenta_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   cd/cuenta_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   cd/cuenta_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   cd/clk_aux_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   cd/clk_aux_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   cd/cuenta_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   cd/cuenta_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   cd/cuenta_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   cd/cuenta_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   cd/cuenta_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   cd/cuenta_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   cd/cuenta_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   cd/cuenta_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   cd/clk_aux_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   cd/clk_aux_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   cd/cuenta_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   cd/cuenta_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   cd/cuenta_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   cd/cuenta_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   cd/cuenta_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   cd/cuenta_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   cd/cuenta_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   cd/cuenta_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           528 Endpoints
Min Delay           528 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_CHIP_inst/pc/PC_REG_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.774ns  (logic 4.370ns (49.812%)  route 4.403ns (50.188%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE                         0.000     0.000 r  CPU_CHIP_inst/pc/PC_REG_reg[2]/C
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  CPU_CHIP_inst/pc/PC_REG_reg[2]/Q
                         net (fo=19, routed)          1.250     1.669    CPU_CHIP_inst/pc/PC_OUT_PORT[2]
    SLICE_X50Y22         LUT6 (Prop_lut6_I3_O)        0.296     1.965 r  CPU_CHIP_inst/pc/display_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.658     2.623    CPU_CHIP_inst/pc/display_OBUF[6]_inst_i_2_n_0
    SLICE_X50Y21         LUT4 (Prop_lut4_I1_O)        0.124     2.747 r  CPU_CHIP_inst/pc/display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.495     5.242    display_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.774 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.774    display[6]
    U7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/pc/PC_REG_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.672ns  (logic 4.359ns (50.265%)  route 4.313ns (49.735%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE                         0.000     0.000 r  CPU_CHIP_inst/pc/PC_REG_reg[2]/C
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  CPU_CHIP_inst/pc/PC_REG_reg[2]/Q
                         net (fo=19, routed)          1.236     1.655    CPU_CHIP_inst/pc/PC_OUT_PORT[2]
    SLICE_X50Y22         LUT6 (Prop_lut6_I3_O)        0.296     1.951 r  CPU_CHIP_inst/pc/display_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.801     2.752    CPU_CHIP_inst/pc/display_OBUF[4]_inst_i_2_n_0
    SLICE_X52Y22         LUT4 (Prop_lut4_I0_O)        0.124     2.876 r  CPU_CHIP_inst/pc/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.276     5.152    display_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.672 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.672    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/pc/PC_REG_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.472ns  (logic 4.374ns (51.629%)  route 4.098ns (48.371%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE                         0.000     0.000 r  CPU_CHIP_inst/pc/PC_REG_reg[2]/C
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  CPU_CHIP_inst/pc/PC_REG_reg[2]/Q
                         net (fo=19, routed)          1.244     1.663    CPU_CHIP_inst/pc/PC_OUT_PORT[2]
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.296     1.959 r  CPU_CHIP_inst/pc/display_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.594     2.553    CPU_CHIP_inst/pc/display_OBUF[2]_inst_i_2_n_0
    SLICE_X50Y21         LUT5 (Prop_lut5_I0_O)        0.124     2.677 r  CPU_CHIP_inst/pc/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.260     4.937    display_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.472 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.472    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.413ns  (logic 4.470ns (53.128%)  route 3.943ns (46.872%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE                         0.000     0.000 r  displays_inst/contador_refresco_reg[19]/C
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  displays_inst/contador_refresco_reg[19]/Q
                         net (fo=12, routed)          1.065     1.521    displays_inst/contador_refresco_reg[1]
    SLICE_X50Y23         LUT2 (Prop_lut2_I1_O)        0.150     1.671 r  displays_inst/display_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.484     2.154    CPU_CHIP_inst/pc/display[0]
    SLICE_X50Y23         LUT6 (Prop_lut6_I4_O)        0.328     2.482 r  CPU_CHIP_inst/pc/display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.395     4.877    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     8.413 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.413    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/pc/PC_REG_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.173ns  (logic 4.343ns (53.143%)  route 3.830ns (46.857%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE                         0.000     0.000 r  CPU_CHIP_inst/pc/PC_REG_reg[2]/C
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  CPU_CHIP_inst/pc/PC_REG_reg[2]/Q
                         net (fo=19, routed)          1.233     1.652    CPU_CHIP_inst/pc/PC_OUT_PORT[2]
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.296     1.948 r  CPU_CHIP_inst/pc/display_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.303     2.251    CPU_CHIP_inst/pc/display_OBUF[5]_inst_i_2_n_0
    SLICE_X50Y21         LUT5 (Prop_lut5_I0_O)        0.124     2.375 r  CPU_CHIP_inst/pc/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.294     4.669    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.173 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.173    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/ir/aux_reg[31]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            INS_BUS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.016ns  (logic 3.977ns (49.620%)  route 4.038ns (50.380%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y26         FDRE                         0.000     0.000 r  CPU_CHIP_inst/ir/aux_reg[31]_lopt_replica/C
    SLICE_X49Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU_CHIP_inst/ir/aux_reg[31]_lopt_replica/Q
                         net (fo=1, routed)           4.038     4.494    lopt_3
    L1                   OBUF (Prop_obuf_I_O)         3.521     8.016 r  INS_BUS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.016    INS_BUS[4]
    L1                                                                r  INS_BUS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.802ns  (logic 4.445ns (56.968%)  route 3.357ns (43.032%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE                         0.000     0.000 r  displays_inst/contador_refresco_reg[19]/C
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  displays_inst/contador_refresco_reg[19]/Q
                         net (fo=12, routed)          1.065     1.521    displays_inst/contador_refresco_reg[1]
    SLICE_X50Y23         LUT2 (Prop_lut2_I1_O)        0.150     1.671 r  displays_inst/display_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.180     1.850    CPU_CHIP_inst/pc/display[0]
    SLICE_X50Y23         LUT6 (Prop_lut6_I4_O)        0.328     2.178 r  CPU_CHIP_inst/pc/display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.113     4.291    display_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     7.802 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.802    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/ir/aux_reg[28]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            INS_BUS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.585ns  (logic 3.974ns (52.393%)  route 3.611ns (47.607%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y26         FDRE                         0.000     0.000 r  CPU_CHIP_inst/ir/aux_reg[28]_lopt_replica_2/C
    SLICE_X49Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU_CHIP_inst/ir/aux_reg[28]_lopt_replica_2/Q
                         net (fo=1, routed)           3.611     4.067    lopt_1
    P3                   OBUF (Prop_obuf_I_O)         3.518     7.585 r  INS_BUS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.585    INS_BUS[1]
    P3                                                                r  INS_BUS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/pc/PC_REG_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.490ns  (logic 4.244ns (56.662%)  route 3.246ns (43.338%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE                         0.000     0.000 r  CPU_CHIP_inst/pc/PC_REG_reg[2]/C
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  CPU_CHIP_inst/pc/PC_REG_reg[2]/Q
                         net (fo=19, routed)          1.133     1.552    CPU_CHIP_inst/pc/PC_OUT_PORT[2]
    SLICE_X50Y23         LUT6 (Prop_lut6_I2_O)        0.296     1.848 r  CPU_CHIP_inst/pc/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.113     3.961    display_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.490 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.490    display[1]
    W6                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/fwALUMEM/aux_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            OBUS_PORT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.395ns  (logic 3.957ns (53.506%)  route 3.438ns (46.494%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDRE                         0.000     0.000 r  CPU_CHIP_inst/fwALUMEM/aux_reg[7]_lopt_replica/C
    SLICE_X44Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU_CHIP_inst/fwALUMEM/aux_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           3.438     3.894    lopt_12
    V14                  OBUF (Prop_obuf_I_O)         3.501     7.395 r  OBUS_PORT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.395    OBUS_PORT[7]
    V14                                                               r  OBUS_PORT[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_CHIP_inst/fwALUO/aux_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU_CHIP_inst/fwALUMEM/aux_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE                         0.000     0.000 r  CPU_CHIP_inst/fwALUO/aux_reg[0]/C
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU_CHIP_inst/fwALUO/aux_reg[0]/Q
                         net (fo=3, routed)           0.068     0.209    CPU_CHIP_inst/fwALUMEM/aux_reg[11]_1[0]
    SLICE_X47Y22         FDRE                                         r  CPU_CHIP_inst/fwALUMEM/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/fwWADDREX/aux_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU_CHIP_inst/fwWADDRMEM/aux_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE                         0.000     0.000 r  CPU_CHIP_inst/fwWADDREX/aux_reg[0]/C
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU_CHIP_inst/fwWADDREX/aux_reg[0]/Q
                         net (fo=1, routed)           0.114     0.255    CPU_CHIP_inst/fwWADDRMEM/D[0]
    SLICE_X44Y23         FDRE                                         r  CPU_CHIP_inst/fwWADDRMEM/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/ir/aux_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU_CHIP_inst/fwOP/aux_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE                         0.000     0.000 r  CPU_CHIP_inst/ir/aux_reg[31]/C
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU_CHIP_inst/ir/aux_reg[31]/Q
                         net (fo=1, routed)           0.115     0.256    CPU_CHIP_inst/fwOP/Q[1]
    SLICE_X48Y26         FDRE                                         r  CPU_CHIP_inst/fwOP/aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/ir/aux_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU_CHIP_inst/fwADDRB/aux_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDRE                         0.000     0.000 r  CPU_CHIP_inst/ir/aux_reg[2]/C
    SLICE_X48Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU_CHIP_inst/ir/aux_reg[2]/Q
                         net (fo=1, routed)           0.118     0.259    CPU_CHIP_inst/fwADDRB/Q[1]
    SLICE_X49Y23         FDRE                                         r  CPU_CHIP_inst/fwADDRB/aux_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/ir/aux_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU_CHIP_inst/fwADDRB/aux_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDRE                         0.000     0.000 r  CPU_CHIP_inst/ir/aux_reg[4]/C
    SLICE_X48Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU_CHIP_inst/ir/aux_reg[4]/Q
                         net (fo=1, routed)           0.119     0.260    CPU_CHIP_inst/fwADDRB/Q[3]
    SLICE_X49Y23         FDRE                                         r  CPU_CHIP_inst/fwADDRB/aux_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/ir/aux_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU_CHIP_inst/fwADDRB/aux_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDRE                         0.000     0.000 r  CPU_CHIP_inst/ir/aux_reg[3]/C
    SLICE_X48Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU_CHIP_inst/ir/aux_reg[3]/Q
                         net (fo=1, routed)           0.119     0.260    CPU_CHIP_inst/fwADDRB/Q[2]
    SLICE_X49Y23         FDRE                                         r  CPU_CHIP_inst/fwADDRB/aux_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/fwIMMGENERATOR/aux_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU_CHIP_inst/fwWADDREX/aux_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.360%)  route 0.123ns (46.640%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE                         0.000     0.000 r  CPU_CHIP_inst/fwIMMGENERATOR/aux_reg[3]/C
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU_CHIP_inst/fwIMMGENERATOR/aux_reg[3]/Q
                         net (fo=3, routed)           0.123     0.264    CPU_CHIP_inst/fwWADDREX/D[1]
    SLICE_X44Y23         FDRE                                         r  CPU_CHIP_inst/fwWADDREX/aux_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/ir/aux_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU_CHIP_inst/fwOP/aux_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE                         0.000     0.000 r  CPU_CHIP_inst/ir/aux_reg[30]/C
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU_CHIP_inst/ir/aux_reg[30]/Q
                         net (fo=1, routed)           0.125     0.266    CPU_CHIP_inst/fwOP/Q[0]
    SLICE_X48Y26         FDRE                                         r  CPU_CHIP_inst/fwOP/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/fwALUO/aux_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU_CHIP_inst/fwALUMEM/aux_reg[0]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE                         0.000     0.000 r  CPU_CHIP_inst/fwALUO/aux_reg[0]/C
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU_CHIP_inst/fwALUO/aux_reg[0]/Q
                         net (fo=3, routed)           0.128     0.269    CPU_CHIP_inst/fwALUMEM/aux_reg[11]_1[0]
    SLICE_X47Y22         FDRE                                         r  CPU_CHIP_inst/fwALUMEM/aux_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/fwREGSA/aux_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU_CHIP_inst/fwALUO/aux_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.209ns (77.054%)  route 0.062ns (22.946%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDRE                         0.000     0.000 r  CPU_CHIP_inst/fwREGSA/aux_reg[11]/C
    SLICE_X46Y26         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CPU_CHIP_inst/fwREGSA/aux_reg[11]/Q
                         net (fo=2, routed)           0.062     0.226    CPU_CHIP_inst/fwCU_CONTROL/O15[11]
    SLICE_X47Y26         LUT6 (Prop_lut6_I3_O)        0.045     0.271 r  CPU_CHIP_inst/fwCU_CONTROL/aux[11]_i_1/O
                         net (fo=1, routed)           0.000     0.271    CPU_CHIP_inst/fwALUO/aux_reg[11]_1[11]
    SLICE_X47Y26         FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[11]/D
  -------------------------------------------------------------------    -------------------





