

================================================================
== Vitis HLS Report for 'sin_16_4_s'
================================================================
* Date:           Wed Jun 25 09:29:26 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        FFT_sol_2
* Solution:       opt4_just_pipe_all (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z030-sbv485-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.101 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20|  0.200 us|  0.200 us|    2|    2|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                        |                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance                |            Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_cordic_circ_apfixed_18_3_0_s_fu_48  |cordic_circ_apfixed_18_3_0_s  |       13|       13|  0.130 us|  0.130 us|    2|    2|      yes|
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|     88|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|     931|   2988|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     32|    -|
|Register         |        -|    -|      93|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|    1024|   3108|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      530|  400|  157200|  78600|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------+---------+----+-----+------+-----+
    |                Instance                |            Module            | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------+------------------------------+---------+----+-----+------+-----+
    |grp_cordic_circ_apfixed_18_3_0_s_fu_48  |cordic_circ_apfixed_18_3_0_s  |        0|   0|  931|  2964|    0|
    |mul_14ns_22ns_35_1_1_U15                |mul_14ns_22ns_35_1_1          |        0|   1|    0|    24|    0|
    +----------------------------------------+------------------------------+---------+----+-----+------+-----+
    |Total                                   |                              |        0|   1|  931|  2988|    0|
    +----------------------------------------+------------------------------+---------+----+-----+------+-----+

    * DSP: 
    +-------------------------------------+---------------------------------+--------------+
    |               Instance              |              Module             |  Expression  |
    +-------------------------------------+---------------------------------+--------------+
    |mac_muladd_2ns_16ns_18ns_18_4_1_U16  |mac_muladd_2ns_16ns_18ns_18_4_1  |  i0 + i1 * i2|
    +-------------------------------------+---------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |ap_return            |         -|   0|  0|  17|           1|          14|
    |sub_ln254_fu_110_p2  |         -|   0|  0|  25|          17|          18|
    |x_fu_53_p2           |         -|   0|  0|  17|           1|          14|
    |icmp_ln251_fu_85_p2  |      icmp|   0|  0|  10|           2|           1|
    |z_fu_139_p3          |    select|   0|  0|  17|           1|          17|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  88|          23|          66|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  14|          3|    1|          3|
    |ap_enable_reg_pp0_iter0   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter10  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  32|          7|    3|          7|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                            |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                              |   1|   0|    1|          0|
    |call_ret_reg_211_1                                   |  18|   0|   18|          0|
    |grp_cordic_circ_apfixed_18_3_0_s_fu_48_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln251_reg_196                                   |   1|   0|    1|          0|
    |icmp_ln251_reg_196_pp0_iter2_reg                     |   1|   0|    1|          0|
    |k_reg_185                                            |   2|   0|    2|          0|
    |trunc_ln68_reg_180                                   |  13|   0|   13|          0|
    |trunc_ln68_reg_180_pp0_iter1_reg                     |  13|   0|   13|          0|
    |x_reg_175                                            |  14|   0|   14|          0|
    |z_reg_206                                            |  17|   0|   17|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                |  93|   0|   93|          0|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|    sin<16, 4>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|    sin<16, 4>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|    sin<16, 4>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|    sin<16, 4>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|    sin<16, 4>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|    sin<16, 4>|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|    sin<16, 4>|  return value|
|ap_return  |  out|   14|  ap_ctrl_hs|    sin<16, 4>|  return value|
|x_val      |   in|   14|     ap_none|         x_val|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

