Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Wed Feb 25 16:48:03 2026
| Host         : ece09 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file counter_top_timing_summary_routed.rpt -pb counter_top_timing_summary_routed.pb -rpx counter_top_timing_summary_routed.rpx -warn_on_violation
| Design       : counter_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.888        0.000                      0                  341        0.188        0.000                      0                  341        3.500        0.000                       0                   137  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.888        0.000                      0                  341        0.188        0.000                      0                  341        3.500        0.000                       0                   137  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.888ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.888ns  (required time - arrival time)
  Source:                 U1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 0.704ns (19.634%)  route 2.882ns (80.366%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 12.939 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.724     5.392    U1/clk_IBUF_BUFG
    SLICE_X37Y71         FDRE                                         r  U1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.456     5.848 r  U1/counter_reg[0]/Q
                         net (fo=3, routed)           1.001     6.849    U1/counter_reg_n_0_[0]
    SLICE_X37Y76         LUT6 (Prop_lut6_I5_O)        0.124     6.973 f  U1/counter[25]_i_7/O
                         net (fo=1, routed)           0.807     7.780    U1/counter[25]_i_7_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.904 r  U1/counter[25]_i_1/O
                         net (fo=26, routed)          1.074     8.978    U1/counter[25]_i_1_n_0
    SLICE_X36Y77         FDRE                                         r  U1/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.548    12.939    U1/clk_IBUF_BUFG
    SLICE_X36Y77         FDRE                                         r  U1/counter_reg[25]/C
                         clock pessimism              0.391    13.330    
                         clock uncertainty           -0.035    13.295    
    SLICE_X36Y77         FDRE (Setup_fdre_C_R)       -0.429    12.866    U1/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         12.866    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  3.888    

Slack (MET) :             4.025ns  (required time - arrival time)
  Source:                 U1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.704ns (20.422%)  route 2.743ns (79.578%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 12.938 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.724     5.392    U1/clk_IBUF_BUFG
    SLICE_X37Y71         FDRE                                         r  U1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.456     5.848 r  U1/counter_reg[0]/Q
                         net (fo=3, routed)           1.001     6.849    U1/counter_reg_n_0_[0]
    SLICE_X37Y76         LUT6 (Prop_lut6_I5_O)        0.124     6.973 f  U1/counter[25]_i_7/O
                         net (fo=1, routed)           0.807     7.780    U1/counter[25]_i_7_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.904 r  U1/counter[25]_i_1/O
                         net (fo=26, routed)          0.935     8.840    U1/counter[25]_i_1_n_0
    SLICE_X36Y76         FDRE                                         r  U1/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.547    12.938    U1/clk_IBUF_BUFG
    SLICE_X36Y76         FDRE                                         r  U1/counter_reg[21]/C
                         clock pessimism              0.391    13.329    
                         clock uncertainty           -0.035    13.294    
    SLICE_X36Y76         FDRE (Setup_fdre_C_R)       -0.429    12.865    U1/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                  4.025    

Slack (MET) :             4.025ns  (required time - arrival time)
  Source:                 U1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.704ns (20.422%)  route 2.743ns (79.578%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 12.938 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.724     5.392    U1/clk_IBUF_BUFG
    SLICE_X37Y71         FDRE                                         r  U1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.456     5.848 r  U1/counter_reg[0]/Q
                         net (fo=3, routed)           1.001     6.849    U1/counter_reg_n_0_[0]
    SLICE_X37Y76         LUT6 (Prop_lut6_I5_O)        0.124     6.973 f  U1/counter[25]_i_7/O
                         net (fo=1, routed)           0.807     7.780    U1/counter[25]_i_7_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.904 r  U1/counter[25]_i_1/O
                         net (fo=26, routed)          0.935     8.840    U1/counter[25]_i_1_n_0
    SLICE_X36Y76         FDRE                                         r  U1/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.547    12.938    U1/clk_IBUF_BUFG
    SLICE_X36Y76         FDRE                                         r  U1/counter_reg[22]/C
                         clock pessimism              0.391    13.329    
                         clock uncertainty           -0.035    13.294    
    SLICE_X36Y76         FDRE (Setup_fdre_C_R)       -0.429    12.865    U1/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                  4.025    

Slack (MET) :             4.025ns  (required time - arrival time)
  Source:                 U1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.704ns (20.422%)  route 2.743ns (79.578%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 12.938 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.724     5.392    U1/clk_IBUF_BUFG
    SLICE_X37Y71         FDRE                                         r  U1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.456     5.848 r  U1/counter_reg[0]/Q
                         net (fo=3, routed)           1.001     6.849    U1/counter_reg_n_0_[0]
    SLICE_X37Y76         LUT6 (Prop_lut6_I5_O)        0.124     6.973 f  U1/counter[25]_i_7/O
                         net (fo=1, routed)           0.807     7.780    U1/counter[25]_i_7_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.904 r  U1/counter[25]_i_1/O
                         net (fo=26, routed)          0.935     8.840    U1/counter[25]_i_1_n_0
    SLICE_X36Y76         FDRE                                         r  U1/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.547    12.938    U1/clk_IBUF_BUFG
    SLICE_X36Y76         FDRE                                         r  U1/counter_reg[23]/C
                         clock pessimism              0.391    13.329    
                         clock uncertainty           -0.035    13.294    
    SLICE_X36Y76         FDRE (Setup_fdre_C_R)       -0.429    12.865    U1/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                  4.025    

Slack (MET) :             4.025ns  (required time - arrival time)
  Source:                 U1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.704ns (20.422%)  route 2.743ns (79.578%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 12.938 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.724     5.392    U1/clk_IBUF_BUFG
    SLICE_X37Y71         FDRE                                         r  U1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.456     5.848 r  U1/counter_reg[0]/Q
                         net (fo=3, routed)           1.001     6.849    U1/counter_reg_n_0_[0]
    SLICE_X37Y76         LUT6 (Prop_lut6_I5_O)        0.124     6.973 f  U1/counter[25]_i_7/O
                         net (fo=1, routed)           0.807     7.780    U1/counter[25]_i_7_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.904 r  U1/counter[25]_i_1/O
                         net (fo=26, routed)          0.935     8.840    U1/counter[25]_i_1_n_0
    SLICE_X36Y76         FDRE                                         r  U1/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.547    12.938    U1/clk_IBUF_BUFG
    SLICE_X36Y76         FDRE                                         r  U1/counter_reg[24]/C
                         clock pessimism              0.391    13.329    
                         clock uncertainty           -0.035    13.294    
    SLICE_X36Y76         FDRE (Setup_fdre_C_R)       -0.429    12.865    U1/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                  4.025    

Slack (MET) :             4.172ns  (required time - arrival time)
  Source:                 U1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 0.704ns (21.340%)  route 2.595ns (78.660%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 12.936 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.724     5.392    U1/clk_IBUF_BUFG
    SLICE_X37Y71         FDRE                                         r  U1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.456     5.848 r  U1/counter_reg[0]/Q
                         net (fo=3, routed)           1.001     6.849    U1/counter_reg_n_0_[0]
    SLICE_X37Y76         LUT6 (Prop_lut6_I5_O)        0.124     6.973 f  U1/counter[25]_i_7/O
                         net (fo=1, routed)           0.807     7.780    U1/counter[25]_i_7_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.904 r  U1/counter[25]_i_1/O
                         net (fo=26, routed)          0.787     8.691    U1/counter[25]_i_1_n_0
    SLICE_X36Y75         FDRE                                         r  U1/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.545    12.936    U1/clk_IBUF_BUFG
    SLICE_X36Y75         FDRE                                         r  U1/counter_reg[17]/C
                         clock pessimism              0.391    13.327    
                         clock uncertainty           -0.035    13.292    
    SLICE_X36Y75         FDRE (Setup_fdre_C_R)       -0.429    12.863    U1/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         12.863    
                         arrival time                          -8.691    
  -------------------------------------------------------------------
                         slack                                  4.172    

Slack (MET) :             4.172ns  (required time - arrival time)
  Source:                 U1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 0.704ns (21.340%)  route 2.595ns (78.660%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 12.936 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.724     5.392    U1/clk_IBUF_BUFG
    SLICE_X37Y71         FDRE                                         r  U1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.456     5.848 r  U1/counter_reg[0]/Q
                         net (fo=3, routed)           1.001     6.849    U1/counter_reg_n_0_[0]
    SLICE_X37Y76         LUT6 (Prop_lut6_I5_O)        0.124     6.973 f  U1/counter[25]_i_7/O
                         net (fo=1, routed)           0.807     7.780    U1/counter[25]_i_7_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.904 r  U1/counter[25]_i_1/O
                         net (fo=26, routed)          0.787     8.691    U1/counter[25]_i_1_n_0
    SLICE_X36Y75         FDRE                                         r  U1/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.545    12.936    U1/clk_IBUF_BUFG
    SLICE_X36Y75         FDRE                                         r  U1/counter_reg[18]/C
                         clock pessimism              0.391    13.327    
                         clock uncertainty           -0.035    13.292    
    SLICE_X36Y75         FDRE (Setup_fdre_C_R)       -0.429    12.863    U1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         12.863    
                         arrival time                          -8.691    
  -------------------------------------------------------------------
                         slack                                  4.172    

Slack (MET) :             4.172ns  (required time - arrival time)
  Source:                 U1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 0.704ns (21.340%)  route 2.595ns (78.660%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 12.936 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.724     5.392    U1/clk_IBUF_BUFG
    SLICE_X37Y71         FDRE                                         r  U1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.456     5.848 r  U1/counter_reg[0]/Q
                         net (fo=3, routed)           1.001     6.849    U1/counter_reg_n_0_[0]
    SLICE_X37Y76         LUT6 (Prop_lut6_I5_O)        0.124     6.973 f  U1/counter[25]_i_7/O
                         net (fo=1, routed)           0.807     7.780    U1/counter[25]_i_7_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.904 r  U1/counter[25]_i_1/O
                         net (fo=26, routed)          0.787     8.691    U1/counter[25]_i_1_n_0
    SLICE_X36Y75         FDRE                                         r  U1/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.545    12.936    U1/clk_IBUF_BUFG
    SLICE_X36Y75         FDRE                                         r  U1/counter_reg[19]/C
                         clock pessimism              0.391    13.327    
                         clock uncertainty           -0.035    13.292    
    SLICE_X36Y75         FDRE (Setup_fdre_C_R)       -0.429    12.863    U1/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         12.863    
                         arrival time                          -8.691    
  -------------------------------------------------------------------
                         slack                                  4.172    

Slack (MET) :             4.172ns  (required time - arrival time)
  Source:                 U1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 0.704ns (21.340%)  route 2.595ns (78.660%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 12.936 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.724     5.392    U1/clk_IBUF_BUFG
    SLICE_X37Y71         FDRE                                         r  U1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.456     5.848 r  U1/counter_reg[0]/Q
                         net (fo=3, routed)           1.001     6.849    U1/counter_reg_n_0_[0]
    SLICE_X37Y76         LUT6 (Prop_lut6_I5_O)        0.124     6.973 f  U1/counter[25]_i_7/O
                         net (fo=1, routed)           0.807     7.780    U1/counter[25]_i_7_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.904 r  U1/counter[25]_i_1/O
                         net (fo=26, routed)          0.787     8.691    U1/counter[25]_i_1_n_0
    SLICE_X36Y75         FDRE                                         r  U1/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.545    12.936    U1/clk_IBUF_BUFG
    SLICE_X36Y75         FDRE                                         r  U1/counter_reg[20]/C
                         clock pessimism              0.391    13.327    
                         clock uncertainty           -0.035    13.292    
    SLICE_X36Y75         FDRE (Setup_fdre_C_R)       -0.429    12.863    U1/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         12.863    
                         arrival time                          -8.691    
  -------------------------------------------------------------------
                         slack                                  4.172    

Slack (MET) :             4.318ns  (required time - arrival time)
  Source:                 U1/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.161ns  (logic 0.704ns (22.269%)  route 2.457ns (77.731%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 12.939 - 8.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.718     5.386    U1/clk_IBUF_BUFG
    SLICE_X36Y75         FDRE                                         r  U1/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.456     5.842 r  U1/counter_reg[19]/Q
                         net (fo=2, routed)           0.860     6.702    U1/counter_reg_n_0_[19]
    SLICE_X37Y75         LUT4 (Prop_lut4_I0_O)        0.124     6.826 f  U1/counter[25]_i_3/O
                         net (fo=1, routed)           0.984     7.810    U1/counter[25]_i_3_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I1_O)        0.124     7.934 r  U1/counter[25]_i_1/O
                         net (fo=26, routed)          0.614     8.548    U1/counter[25]_i_1_n_0
    SLICE_X36Y72         FDRE                                         r  U1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.548    12.939    U1/clk_IBUF_BUFG
    SLICE_X36Y72         FDRE                                         r  U1/counter_reg[5]/C
                         clock pessimism              0.391    13.330    
                         clock uncertainty           -0.035    13.295    
    SLICE_X36Y72         FDRE (Setup_fdre_C_R)       -0.429    12.866    U1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.866    
                         arrival time                          -8.548    
  -------------------------------------------------------------------
                         slack                                  4.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 CT1/dir_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CT1/count_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.694%)  route 0.136ns (42.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.576     1.488    CT1/clk_IBUF_BUFG
    SLICE_X41Y73         FDRE                                         r  CT1/dir_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.141     1.629 f  CT1/dir_reg_reg/Q
                         net (fo=5, routed)           0.136     1.765    CT1/dir_reg_reg_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I3_O)        0.045     1.810 r  CT1/count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.810    CT1/p_0_in__3[0]
    SLICE_X42Y73         FDRE                                         r  CT1/count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.843     2.002    CT1/clk_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  CT1/count_reg_reg[0]/C
                         clock pessimism             -0.501     1.501    
    SLICE_X42Y73         FDRE (Hold_fdre_C_D)         0.121     1.622    CT1/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 DB3/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DB3/dbnc_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.415%)  route 0.107ns (36.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.578     1.490    DB3/clk_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  DB3/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  DB3/counter_reg[11]/Q
                         net (fo=3, routed)           0.107     1.738    DB3/counter_reg[11]
    SLICE_X41Y72         LUT6 (Prop_lut6_I3_O)        0.045     1.783 r  DB3/dbnc_i_1__2/O
                         net (fo=1, routed)           0.000     1.783    DB3/dbnc_i_1__2_n_0
    SLICE_X41Y72         FDRE                                         r  DB3/dbnc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.845     2.004    DB3/clk_IBUF_BUFG
    SLICE_X41Y72         FDRE                                         r  DB3/dbnc_reg/C
                         clock pessimism             -0.501     1.503    
    SLICE_X41Y72         FDRE (Hold_fdre_C_D)         0.091     1.594    DB3/dbnc_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 CT1/dir_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CT1/count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.339%)  route 0.138ns (42.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.576     1.488    CT1/clk_IBUF_BUFG
    SLICE_X41Y73         FDRE                                         r  CT1/dir_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  CT1/dir_reg_reg/Q
                         net (fo=5, routed)           0.138     1.767    CT1/dir_reg_reg_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I1_O)        0.045     1.812 r  CT1/count_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     1.812    CT1/p_0_in__3[3]
    SLICE_X42Y73         FDRE                                         r  CT1/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.843     2.002    CT1/clk_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  CT1/count_reg_reg[3]/C
                         clock pessimism             -0.501     1.501    
    SLICE_X42Y73         FDRE (Hold_fdre_C_D)         0.121     1.622    CT1/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 DB3/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DB3/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.580     1.492    DB3/clk_IBUF_BUFG
    SLICE_X42Y69         FDRE                                         r  DB3/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.164     1.656 r  DB3/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.116     1.772    DB3/p_0_in__2[1]
    SLICE_X42Y71         FDRE                                         r  DB3/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.846     2.005    DB3/clk_IBUF_BUFG
    SLICE_X42Y71         FDRE                                         r  DB3/shift_reg_reg[1]/C
                         clock pessimism             -0.501     1.504    
    SLICE_X42Y71         FDRE (Hold_fdre_C_D)         0.059     1.563    DB3/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 DB2/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DB2/dbnc_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.395%)  route 0.162ns (46.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.576     1.488    DB2/clk_IBUF_BUFG
    SLICE_X39Y78         FDRE                                         r  DB2/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  DB2/counter_reg[12]/Q
                         net (fo=3, routed)           0.162     1.791    DB2/counter_reg[12]
    SLICE_X38Y77         LUT6 (Prop_lut6_I0_O)        0.045     1.836 r  DB2/dbnc_i_1__1/O
                         net (fo=1, routed)           0.000     1.836    DB2/dbnc_i_1__1_n_0
    SLICE_X38Y77         FDRE                                         r  DB2/dbnc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.843     2.002    DB2/clk_IBUF_BUFG
    SLICE_X38Y77         FDRE                                         r  DB2/dbnc_reg/C
                         clock pessimism             -0.501     1.501    
    SLICE_X38Y77         FDRE (Hold_fdre_C_D)         0.120     1.621    DB2/dbnc_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 DB0/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DB0/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.573     1.485    DB0/clk_IBUF_BUFG
    SLICE_X39Y74         FDRE                                         r  DB0/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  DB0/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.170     1.796    DB0/p_0_in[1]
    SLICE_X39Y74         FDRE                                         r  DB0/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.840     1.999    DB0/clk_IBUF_BUFG
    SLICE_X39Y74         FDRE                                         r  DB0/shift_reg_reg[1]/C
                         clock pessimism             -0.514     1.485    
    SLICE_X39Y74         FDRE (Hold_fdre_C_D)         0.066     1.551    DB0/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 DB0/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DB0/dbnc_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.231ns (64.992%)  route 0.124ns (35.008%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.579     1.491    DB0/clk_IBUF_BUFG
    SLICE_X40Y79         FDRE                                         r  DB0/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  DB0/counter_reg[9]/Q
                         net (fo=2, routed)           0.062     1.694    DB0/counter_reg[9]
    SLICE_X41Y79         LUT6 (Prop_lut6_I5_O)        0.045     1.739 f  DB0/counter[0]_i_5/O
                         net (fo=2, routed)           0.063     1.801    DB0/counter[0]_i_5_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I4_O)        0.045     1.846 r  DB0/dbnc_i_1/O
                         net (fo=1, routed)           0.000     1.846    DB0/dbnc_i_1_n_0
    SLICE_X41Y79         FDRE                                         r  DB0/dbnc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.847     2.006    DB0/clk_IBUF_BUFG
    SLICE_X41Y79         FDRE                                         r  DB0/dbnc_reg/C
                         clock pessimism             -0.502     1.504    
    SLICE_X41Y79         FDRE (Hold_fdre_C_D)         0.091     1.595    DB0/dbnc_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DB2/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DB2/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.573     1.485    DB2/clk_IBUF_BUFG
    SLICE_X39Y75         FDRE                                         r  DB2/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  DB2/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.734    DB2/counter_reg_n_0_[3]
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  DB2/counter_reg[0]_i_3__1/O[3]
                         net (fo=1, routed)           0.000     1.842    DB2/counter_reg[0]_i_3__1_n_4
    SLICE_X39Y75         FDRE                                         r  DB2/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.840     1.999    DB2/clk_IBUF_BUFG
    SLICE_X39Y75         FDRE                                         r  DB2/counter_reg[3]/C
                         clock pessimism             -0.514     1.485    
    SLICE_X39Y75         FDRE (Hold_fdre_C_D)         0.105     1.590    DB2/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DB3/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DB3/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.579     1.491    DB3/clk_IBUF_BUFG
    SLICE_X43Y70         FDRE                                         r  DB3/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  DB3/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.740    DB3/counter_reg_n_0_[3]
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.848 r  DB3/counter_reg[0]_i_3__2/O[3]
                         net (fo=1, routed)           0.000     1.848    DB3/counter_reg[0]_i_3__2_n_4
    SLICE_X43Y70         FDRE                                         r  DB3/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.847     2.006    DB3/clk_IBUF_BUFG
    SLICE_X43Y70         FDRE                                         r  DB3/counter_reg[3]/C
                         clock pessimism             -0.515     1.491    
    SLICE_X43Y70         FDRE (Hold_fdre_C_D)         0.105     1.596    DB3/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DB2/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DB2/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.574     1.486    DB2/clk_IBUF_BUFG
    SLICE_X39Y76         FDRE                                         r  DB2/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  DB2/counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.732    DB2/counter_reg_n_0_[4]
    SLICE_X39Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.847 r  DB2/counter_reg[4]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.847    DB2/counter_reg[4]_i_1__1_n_7
    SLICE_X39Y76         FDRE                                         r  DB2/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.841     2.000    DB2/clk_IBUF_BUFG
    SLICE_X39Y76         FDRE                                         r  DB2/counter_reg[4]/C
                         clock pessimism             -0.514     1.486    
    SLICE_X39Y76         FDRE (Hold_fdre_C_D)         0.105     1.591    DB2/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y73    CT1/count_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y73    CT1/count_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y73    CT1/count_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y73    CT1/count_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y73    CT1/dir_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y72    CT1/value_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y72    CT1/value_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y72    CT1/value_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y72    CT1/value_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y73    CT1/count_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y73    CT1/count_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y73    CT1/count_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y73    CT1/count_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y73    CT1/count_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y73    CT1/count_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y73    CT1/count_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y73    CT1/count_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y73    CT1/dir_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y73    CT1/dir_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y73    CT1/count_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y73    CT1/count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y73    CT1/count_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y73    CT1/count_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y73    CT1/count_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y73    CT1/count_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y73    CT1/count_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y73    CT1/count_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y73    CT1/dir_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y73    CT1/dir_reg_reg/C



