// Seed: 3107420800
module module_0 (
    input wire id_0,
    output wire id_1,
    input tri0 id_2,
    output wand id_3,
    output supply0 id_4,
    input wand id_5,
    input tri id_6,
    input tri1 id_7,
    output wor id_8,
    output supply1 id_9,
    input supply0 id_10,
    input supply1 id_11,
    input tri0 id_12,
    output tri0 id_13,
    input tri1 id_14,
    input tri0 id_15,
    output tri id_16,
    output tri id_17,
    input supply1 id_18,
    output tri1 id_19,
    output wire id_20,
    input wire id_21,
    input supply1 id_22,
    output tri id_23,
    output tri id_24,
    output supply0 id_25,
    input uwire id_26,
    input uwire id_27,
    input uwire id_28,
    output wor id_29,
    input wor id_30,
    input uwire id_31,
    output uwire id_32
);
  wire  id_34;
  logic id_35;
  ;
  assign id_23 = id_10;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output tri1  id_1,
    output wor   id_2
    , id_7,
    output tri   id_3,
    input  tri   id_4,
    input  wor   id_5
);
  parameter id_8 = -1;
  wire id_9;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4,
      id_0,
      id_3,
      id_5,
      id_5,
      id_4,
      id_3,
      id_2,
      id_4,
      id_5,
      id_5,
      id_1,
      id_5,
      id_5,
      id_2,
      id_0,
      id_4,
      id_3,
      id_2,
      id_4,
      id_5,
      id_2,
      id_2,
      id_0,
      id_5,
      id_5,
      id_5,
      id_0,
      id_5,
      id_5,
      id_0
  );
endmodule
