###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       190710   # Number of WRITE/WRITEP commands
num_reads_done                 =       531201   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       411513   # Number of read row buffer hits
num_read_cmds                  =       531204   # Number of READ/READP commands
num_writes_done                =       190767   # Number of read requests issued
num_write_row_hits             =       141975   # Number of write row buffer hits
num_act_cmds                   =       169052   # Number of ACT commands
num_pre_cmds                   =       169024   # Number of PRE commands
num_ondemand_pres              =       146582   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9411862   # Cyles of rank active rank.0
rank_active_cycles.1           =      9131442   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       588138   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       868558   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       671566   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6520   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3479   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2136   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1228   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1846   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2833   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2090   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2602   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         4813   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22919   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           19   # Write cmd latency (cycles)
write_latency[20-39]           =          499   # Write cmd latency (cycles)
write_latency[40-59]           =          881   # Write cmd latency (cycles)
write_latency[60-79]           =         2201   # Write cmd latency (cycles)
write_latency[80-99]           =         4637   # Write cmd latency (cycles)
write_latency[100-119]         =         6749   # Write cmd latency (cycles)
write_latency[120-139]         =         9407   # Write cmd latency (cycles)
write_latency[140-159]         =        10543   # Write cmd latency (cycles)
write_latency[160-179]         =        11799   # Write cmd latency (cycles)
write_latency[180-199]         =        12407   # Write cmd latency (cycles)
write_latency[200-]            =       131568   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       234920   # Read request latency (cycles)
read_latency[40-59]            =        70180   # Read request latency (cycles)
read_latency[60-79]            =        80415   # Read request latency (cycles)
read_latency[80-99]            =        26224   # Read request latency (cycles)
read_latency[100-119]          =        19494   # Read request latency (cycles)
read_latency[120-139]          =        15793   # Read request latency (cycles)
read_latency[140-159]          =         9520   # Read request latency (cycles)
read_latency[160-179]          =         7401   # Read request latency (cycles)
read_latency[180-199]          =         6114   # Read request latency (cycles)
read_latency[200-]             =        61137   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.52024e+08   # Write energy
read_energy                    =  2.14181e+09   # Read energy
act_energy                     =  4.62526e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.82306e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.16908e+08   # Precharge standby energy rank.1
act_stb_energy.0               =    5.873e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.69802e+09   # Active standby energy rank.1
average_read_latency           =      99.7583   # Average read request latency (cycles)
average_interarrival           =      13.8498   # Average request interarrival latency (cycles)
total_energy                   =  1.65312e+10   # Total energy (pJ)
average_power                  =      1653.12   # Average power (mW)
average_bandwidth              =      6.16079   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       217612   # Number of WRITE/WRITEP commands
num_reads_done                 =       556586   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       429284   # Number of read row buffer hits
num_read_cmds                  =       556585   # Number of READ/READP commands
num_writes_done                =       217652   # Number of read requests issued
num_write_row_hits             =       160198   # Number of write row buffer hits
num_act_cmds                   =       185398   # Number of ACT commands
num_pre_cmds                   =       185371   # Number of PRE commands
num_ondemand_pres              =       161367   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9314223   # Cyles of rank active rank.0
rank_active_cycles.1           =      9255689   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       685777   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       744311   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       724060   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6359   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3434   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2078   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1234   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1846   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2879   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2107   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2633   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         5168   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22459   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           20   # Write cmd latency (cycles)
write_latency[20-39]           =          618   # Write cmd latency (cycles)
write_latency[40-59]           =         1010   # Write cmd latency (cycles)
write_latency[60-79]           =         2417   # Write cmd latency (cycles)
write_latency[80-99]           =         5106   # Write cmd latency (cycles)
write_latency[100-119]         =         7301   # Write cmd latency (cycles)
write_latency[120-139]         =        10705   # Write cmd latency (cycles)
write_latency[140-159]         =        12257   # Write cmd latency (cycles)
write_latency[160-179]         =        13778   # Write cmd latency (cycles)
write_latency[180-199]         =        14850   # Write cmd latency (cycles)
write_latency[200-]            =       149550   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       226707   # Read request latency (cycles)
read_latency[40-59]            =        78859   # Read request latency (cycles)
read_latency[60-79]            =        89072   # Read request latency (cycles)
read_latency[80-99]            =        29244   # Read request latency (cycles)
read_latency[100-119]          =        21008   # Read request latency (cycles)
read_latency[120-139]          =        17342   # Read request latency (cycles)
read_latency[140-159]          =        10453   # Read request latency (cycles)
read_latency[160-179]          =         8179   # Read request latency (cycles)
read_latency[180-199]          =         6612   # Read request latency (cycles)
read_latency[200-]             =        69106   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.08632e+09   # Write energy
read_energy                    =  2.24415e+09   # Read energy
act_energy                     =  5.07249e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.29173e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.57269e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.81208e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.77555e+09   # Active standby energy rank.1
average_read_latency           =      107.981   # Average read request latency (cycles)
average_interarrival           =      12.9156   # Average request interarrival latency (cycles)
total_energy                   =  1.68164e+10   # Total energy (pJ)
average_power                  =      1681.64   # Average power (mW)
average_bandwidth              =      6.60683   # Average bandwidth
