<!DOCTYPE html>
<html>

  <head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content="width=device-width, initial-scale=1">

  <title>Formally Verifying an Asynchronous Reset</title>
  <meta name="description" content="Clock Domain Crossingscan be difficult to get right.  This applies not onlyto crossing data and logic from one clock domain to another, but also tocrossing r...">

  <link rel="shortcut icon" type="image/x-icon" href="/img/GT.ico">
  <link rel="stylesheet" href="/css/main.css">
  <link rel="canonical" href="https://zipcpu.com/formal/2018/04/12/areset.html">
  <link rel="alternate" type="application/rss+xml" title="The ZipCPU by Gisselquist Technology" href="https://zipcpu.com/feed.xml">
</head>


  <body>

    <!-- Google tag (gtag.js) -->
<script async src="https://www.googletagmanager.com/gtag/js?id=G-4ZK7HKHSVW"></script>
<script>
  window.dataLayer = window.dataLayer || [];
  function gtag(){dataLayer.push(arguments);}
  gtag('js', new Date());

  gtag('config', 'G-4ZK7HKHSVW');
</script>

    <header class="site-header">
  <div id="banner">
  <a href="/"><picture>
    <img height=120 id="site-logo" src="/img/fullgqtech.png" alt="Gisselquist Technology, LLC">
  </picture></A>
  </div>

  <div class="site-nav">
<ul>

<li><a HREF="/">Main/Blog</a>


<li><a HREF="/about/">About Us</a>


<li><a HREF="/fpga-hell.html">FPGA Hell</a>


<li><a HREF="/tutorial/">Tutorial</a>
<li><a HREF="/tutorial/formal.html">Formal training</a>


<li><a HREF="/quiz/quizzes.html">Quizzes</a>


<li><a HREF="/projects.html">Projects</a>


<li><a HREF="/topics.html">Site Index</a>

<HR>

<li><a href="https://twitter.com/zipcpu"><span class="icon--twitter"><svg viewBox="0 0 400 400"><path fill="#1da1f2" d="M153.62,301.59c94.34,0,145.94-78.16,145.94-145.94,0-2.22,0-4.43-.15-6.63A104.36,104.36,0,0,0,325,122.47a102.38,102.38,0,0,1-29.46,8.07,51.47,51.47,0,0,0,22.55-28.37,102.79,102.79,0,0,1-32.57,12.45,51.34,51.34,0,0,0-87.41,46.78A145.62,145.62,0,0,1,92.4,107.81a51.33,51.33,0,0,0,15.88,68.47A50.91,50.91,0,0,1,85,169.86c0,.21,0,.43,0,.65a51.31,51.31,0,0,0,41.15,50.28,51.21,51.21,0,0,1-23.16.88,51.35,51.35,0,0,0,47.92,35.62,102.92,102.92,0,0,1-63.7,22A104.41,104.41,0,0,1,75,278.55a145.21,145.21,0,0,0,78.62,23"/></svg>
</span><span class="username">@zipcpu</span></a>

<li><a href="https://www.reddit.com/r/ZipCPU"><span class="username">Reddit</a>
<li><a HREF="https://www.patreon.com/ZipCPU"><IMG SRC="/img/patreon_logomark_color_on_white.png" WIDTH="25"> Support</a>
</ul>
</div>


</header>


    <div class="page-content">
      <div class="wrapper">
        <article class="post" itemscope itemtype="https://schema.org/BlogPosting">

  <header class="post-header">
    <h1 class="post-title" itemprop="name headline">Formally Verifying an Asynchronous Reset</h1>
    <p class="post-meta"><time datetime="2018-04-12T00:00:00-04:00" itemprop="datePublished">Apr 12, 2018</time></p>
  </header>

  <div class="post-content" itemprop="articleBody">
    <p><a href="/blog/2017/10/20/cdc.html">Clock Domain Crossings</a>
can be difficult to get right.  This applies not only
to crossing data and logic from one clock domain to another, but also to
crossing resets from one clock domain to another.  The general rule is that all
logic <a href="https://en.wikipedia.org/wiki/Flip-flop_(electronics)#Timing_considerations">must have a guaranteed settling time before the next rising edge of
the next clock</a>.
If this rule is violated then logic may enter a state that
is neither <code class="language-plaintext highlighter-rouge">1</code> nor <code class="language-plaintext highlighter-rouge">0</code>, neither true nor false.</p>

<p>This is
<a href="https://en.wikipedia.org/wiki/Metastability_in_electronics">metastability</a>.
Avoid it at all costs.</p>

<table align="center" style="float: right"><caption>Fig 1. Synchronizing an Asynchronous Reset</caption><tr><td><img src="/img/areset-regions.svg" width="360" /></td></tr></table>
<p>In the case of an asynchronous reset, it usually doesn’t matter all that much
during which clock interval the design enters into the reset state.  As long
as the reset remains active long enough to fully propagate through the design,
everything will eventually enter into this state.  What matters is whether or
not the whole design leaves the reset state at the same time: on a clock edge.</p>

<p>Fig 1. shows an example of such an asynchronous reset.  The negative logic
reset comes into the design with no guarantee of being synchronous with
the clock.
<a href="https://en.wikipedia.org/wiki/Flip-flop_(electronics)">Flip-flops</a>
dependent upon that reset may then enter into a metastable state, shown by
the pink background in the figure.  Logic within the design needs to
recognize this reset, and synchronize its release.  This is shown by the
green region, where the adjusted reset clears and returns to zero at
the sime time as the rising edge of the system clock.</p>

<p>You may also notice from Fig 1 that the incoming asynchronous reset
signal is based upon negative logic.  In other words, to activate the reset
the logic needs to be pulled low.  This is a common practice in
<a href="/blog/2017/10/13/fpga-v-asic.html">ASIC designs</a>,
since it allows a design to start entering into its reset state before
sufficient power is available to assert a positive going reset across the
entire design–although this isn’t usually required with FPGA designs.</p>

<p>Since the logic necessary to do this is pretty simple, let’s take a look at it
in the next section.</p>

<h2 id="verilog">Verilog</h2>

<p>For our <a href="/examples/areset.v">simple Verilog example</a>,
let’s create a synchronous positive logic
reset signal from a negative logic asynchronous reset.</p>

<table align="center" style="float: left"><caption>Fig 2. Three Flip-flop Asynchronous Reset Synchronizer</caption><tr><td><img src="/img/areset-fifos.svg" width="360" /></td></tr></table>
<p>The <a href="/examples/areset.v">basic code</a>
just sets the outgoing reset and the three
<a href="/blog/2017/10/20/cdc.html">flip-flop synchronizers</a>
to <code class="language-plaintext highlighter-rouge">1</code> anytime the asynchronous reset is true, and then waits for three clock
edges to release.  You can see this basic logic pictorially in Fig 2 on the
left.</p>

<p>Since <a href="/examples/areset.v">the code</a>
itself is so short, I’ll spend a moment touching on some
details I usually avoid along the way.  For example, I (now) always start
any Verilog design by setting the <code class="language-plaintext highlighter-rouge">default_nettype</code> to
<code class="language-plaintext highlighter-rouge">none</code>.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog"><span class="cp">`default_nettype</span>	<span class="n">none</span></code></pre></figure>

<p>This one statement is really a blessing when it comes to finding
errors within your code.  Verilog specifies that the default synthesizer
behavior upon finding any undeclared identifier
is to assume that the identifier was supposed to reference a <code class="language-plaintext highlighter-rouge">wire</code>, and so
the synthesizer will then quietly declare a <code class="language-plaintext highlighter-rouge">wire</code> for you when you would have
rather had the synthesizer report an error due to your misspelling.  By
telling the synthesis tool not to do this, it becomes much easier to catch
errors you might have in your code.</p>

<p>Our module will accept two inputs, and produce one output.  The two inputs will
be the clock, <code class="language-plaintext highlighter-rouge">i_clk</code> and the negative going asynchronous reset, <code class="language-plaintext highlighter-rouge">i_areset_n</code>.
The underscores here have specific meanings.  <code class="language-plaintext highlighter-rouge">i_</code> references an input,
<code class="language-plaintext highlighter-rouge">o_</code> in a moment will reference an output, and in the case of this reset the
<code class="language-plaintext highlighter-rouge">_n</code> suffix references negative logic.  The last item in our portlist is
our synchronized output signal, <code class="language-plaintext highlighter-rouge">o_reset</code>.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog"><span class="k">module</span> <span class="n">areset</span><span class="p">(</span><span class="n">i_clk</span><span class="p">,</span> <span class="n">i_areset_n</span><span class="p">,</span> <span class="n">o_reset</span><span class="p">);</span>
	<span class="kt">input</span>	<span class="kt">wire</span>	<span class="n">i_clk</span><span class="p">,</span> <span class="n">i_areset_n</span><span class="p">;</span>
	<span class="kt">output</span>	<span class="kt">reg</span>	<span class="n">o_reset</span><span class="p">;</span></code></pre></figure>

<p>To handle the synchronization, we’ll use a <a href="/blog/2017/10/20/cdc.html">three clock
synchronizer</a>.  This requires
two internal state bits that we’ll call <code class="language-plaintext highlighter-rouge">sync_fifo</code>.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog">	<span class="kt">reg</span>	<span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>	<span class="n">sync_fifo</span><span class="p">;</span></code></pre></figure>

<p>We’ll also assume the design begins in a reset state, and so initialize our
<a href="/blog/2017/10/20/cdc.html">synchronization FIFO</a>
and our output to start in a reset condition.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog">	<span class="k">initial</span>	<span class="n">sync_fifo</span> <span class="o">=</span> <span class="mh">2'h3</span><span class="p">;</span>
	<span class="k">initial</span>	<span class="n">o_reset</span> <span class="o">=</span> <span class="mb">1'b1</span><span class="p">;</span></code></pre></figure>

<p>Enough of the preliminaries.  What does it take to synchronize a reset?
Just the following four lines of code.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog">	<span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">i_clk</span> <span class="kt">or</span> <span class="kt">negedge</span> <span class="n">i_areset_n</span><span class="p">)</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">i_areset_n</span><span class="p">)</span>
		<span class="o">{</span> <span class="n">o_reset</span><span class="p">,</span> <span class="n">sync_fifo</span> <span class="o">}</span> <span class="o">&lt;=</span> <span class="mh">3'h7</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="o">{</span> <span class="n">o_reset</span><span class="p">,</span> <span class="n">sync_fifo</span> <span class="o">}</span> <span class="o">&lt;=</span> <span class="o">{</span> <span class="n">sync_fifo</span><span class="p">,</span> <span class="mb">1'b0</span> <span class="o">}</span><span class="p">;</span></code></pre></figure>

<p>So how does this work?  As shown in Fig 1 above, anytime <code class="language-plaintext highlighter-rouge">i_areset_n</code> goes low
(active), then we set the synchonizer and the output reset registers to all
ones.  Otherwise, if <code class="language-plaintext highlighter-rouge">i_areset_n</code> is high (inactive), then on the positive
edge of the clock we’ll shift a zero into and through the the <code class="language-plaintext highlighter-rouge">sync_fifo</code>
shift register until it clears the <code class="language-plaintext highlighter-rouge">o_reset</code> output.</p>

<p>That’s it.  There’s really not that much more to it.</p>

<p>That is, there’s nothing more involved unless you want to
<a href="/blog/2017/10/19/formal-intro.html">formally verify</a>
that this operation works as advertised.  Hence, let’s look at
<a href="/blog/2017/10/19/formal-intro.html">formally verifying</a>
this reset logic in the next section.</p>

<h2 id="formal-properties">Formal Properties</h2>

<p>When it comes to
<a href="/blog/2017/10/19/formal-intro.html">formal properties</a>,
I’ve <a href="/zipcpu/2018/03/21/dblfetch.html">recently started including
“contracts”</a> into the
<a href="/blog/2017/10/19/formal-intro.html">formal properties</a>
I write.  I’ve found it valuable to clearly indicate what the minimum
you want something to do is.  Let’s do that here.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog"><span class="cp">`ifdef</span>	<span class="n">FORMAL</span>
	<span class="c1">////////////////////////////////////////////////////</span>
	<span class="c1">//</span>
	<span class="c1">// Our "contract"</span>
	<span class="c1">//</span>
	<span class="c1">////////////////////////////////////////////////////</span>
	<span class="c1">//</span></code></pre></figure>

<p>In this case, I can think of four basic properties that are relevant.</p>

<p>The first is our one assumption that we always start in a reset state.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog">	<span class="k">initial</span>	<span class="k">assume</span><span class="p">(</span><span class="o">!</span><span class="n">i_areset_n</span><span class="p">);</span></code></pre></figure>

<p>Our next property is that any time <code class="language-plaintext highlighter-rouge">i_areset_n</code> is low (active) our outgoing
reset value <code class="language-plaintext highlighter-rouge">o_reset</code> must be high (active).</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog">	<span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="o">*</span><span class="p">)</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">i_areset_n</span><span class="p">)</span>
		<span class="k">assert</span><span class="p">(</span><span class="n">o_reset</span><span class="p">);</span></code></pre></figure>

<p>At this point I can hear someone asking, doesn’t that make this an
asynchronous reset as well?</p>

<p>Yes, technically it does.  However, <code class="language-plaintext highlighter-rouge">o_reset</code> is guaranteed to also be high
for at least one clock before it is released, so we can (usually) just treat
it as a regular synchronous logic reset as well.  There is a risk
that this reset will send some
<a href="https://en.wikipedia.org/wiki/Flip-flop_(electronics)">flip-flops</a>
into a
<a href="https://en.wikipedia.org/wiki/Metastability_in_electronics">metastable</a> state
for one clock cycle.
While this is a possibility when using <code class="language-plaintext highlighter-rouge">o_reset</code>, those
<a href="https://en.wikipedia.org/wiki/Flip-flop_(electronics)">flip-flops</a>
will be reset in the next clock interval.  If this is not acceptable
for your logic, then just treat <code class="language-plaintext highlighter-rouge">o_reset</code> as an asynchronous reset.</p>

<p>The third part of our contract is that we only ever leave the reset state
on the positive edge of any clock.  This property is a little less intuitive
to express as an <code class="language-plaintext highlighter-rouge">assert</code>ion.  Specifically, we want to assert that any
time <code class="language-plaintext highlighter-rouge">o_reset</code> transitions from <code class="language-plaintext highlighter-rouge">1</code> to <code class="language-plaintext highlighter-rouge">0</code>, i.e. any time it <em>falls</em>,
that the clock is also transitioning from <code class="language-plaintext highlighter-rouge">0</code> to <code class="language-plaintext highlighter-rouge">1</code> (<em>rising</em>).</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog">	<span class="k">always</span> <span class="o">@</span><span class="p">($</span><span class="n">global_clock</span><span class="p">)</span>
	<span class="k">if</span> <span class="p">($</span><span class="nb">fell</span><span class="p">(</span><span class="n">o_reset</span><span class="p">))</span>
		<span class="k">assert</span><span class="p">($</span><span class="nb">rose</span><span class="p">(</span><span class="n">i_clk</span><span class="p">));</span></code></pre></figure>

<p>As one last part of our
<a href="/blog/2017/10/19/formal-intro.html">formal proof</a>,
let’s <code class="language-plaintext highlighter-rouge">cover()</code> the release from reset to make certain this design will
release from reset like we expect it to.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog">	<span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="o">*</span><span class="p">)</span>
		<span class="k">cover</span><span class="p">(</span><span class="o">!</span><span class="n">o_reset</span><span class="p">);</span></code></pre></figure>

<p>At this point, if we only wanted to pass a bounded model check we’d be done.
If you instead want to <em>prove</em> that this asynchronous reset works, then you’ll
<a href="/blog/2018/03/10/induction-exercise.html">need to create some more
formal properties</a>.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog">	<span class="c1">////////////////////////////////////////////////////</span>
	<span class="c1">//</span>
	<span class="c1">// Extras for passing induction</span>
	<span class="c1">//</span>
	<span class="c1">////////////////////////////////////////////////////</span></code></pre></figure>

<p>These extra properties are primarily used to make certain that the <a href="/blog/2018/03/10/induction-exercise.html">induction
engine doesn’t find the design in an unreachable
state</a>.</p>

<p>For the first of these properties, we’ll assert that any time the design
is not in a reset condition, then the <code class="language-plaintext highlighter-rouge">sync_fifo</code> shift register bits should
be zero as well.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog">	<span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="o">*</span><span class="p">)</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">o_reset</span><span class="p">)</span>
		<span class="k">assert</span><span class="p">(</span><span class="n">sync_fifo</span> <span class="o">==</span> <span class="mb">2'b00</span><span class="p">);</span></code></pre></figure>

<p>In a similar fashion, the <code class="language-plaintext highlighter-rouge">sync_fifo</code> should <em>never</em> be able to get into
a state where the bits are <code class="language-plaintext highlighter-rouge">2'b01</code>.  This property is necessary
to keep the <a href="/blog/2018/03/10/induction-exercise.html">induction stage from starting in this unreachable
state</a>.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog">	<span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="o">*</span><span class="p">)</span>
		<span class="k">assert</span><span class="p">(</span><span class="n">sync_fifo</span> <span class="o">!=</span> <span class="mb">2'b01</span><span class="p">);</span></code></pre></figure>

<p>Likewise, any time <code class="language-plaintext highlighter-rouge">sync_fifo[1]</code> is <em>true</em>, then <code class="language-plaintext highlighter-rouge">o_reset</code> should be active.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog">	<span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="o">*</span><span class="p">)</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sync_fifo</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span>
		<span class="k">assert</span><span class="p">(</span><span class="n">o_reset</span><span class="p">);</span></code></pre></figure>

<p>Finally, any time <code class="language-plaintext highlighter-rouge">i_areset_n</code> is active (low), we’ll want to make certain
that <code class="language-plaintext highlighter-rouge">sync_fifo</code> is in its full reset state as <code class="language-plaintext highlighter-rouge">2'b11</code>.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog">	<span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="o">*</span><span class="p">)</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">i_areset_n</span><span class="p">)</span>
		<span class="k">assert</span><span class="p">(</span><span class="n">sync_fifo</span> <span class="o">==</span> <span class="mb">2'b11</span><span class="p">);</span></code></pre></figure>

<p>All four of these criteria are necessary to make certain that the design
passes induction.</p>

<p>That also ends the
<a href="/blog/2017/10/19/formal-intro.html">formal properties</a>
of our asynchronous reset module.</p>

<h2 id="symbiyosys">SymbiYosys</h2>

<p>If you want to prove this design using
<a href="https://symbiyosys.readthedocs.io/en/latest">SymbiYosys</a>,
you’ll need to put a
<a href="https://symbiyosys.readthedocs.io/en/latest">SymbiYosys</a>
script together to do so.  Let’s take a quick moment to build this
<a href="/examples/areset.sby">script</a>.</p>

<p>We’ve discussed
<a href="https://symbiyosys.readthedocs.io/en/latest">SymbiYosys</a>
scripts a little on the blog, although we haven’t discussed
<a href="https://symbiyosys.readthedocs.io/en/latest">SymbiYosys</a>
<em>tasks</em> much.  For this design, we’ll use a
<a href="https://symbiyosys.readthedocs.io/en/latest">SymbiYosys</a>
task so that we can have
<a href="https://symbiyosys.readthedocs.io/en/latest">SymbiYosys</a>
handle both <em>prove</em>ing that our design works, as well as the <em>cover</em> property
above.</p>

<p>A <a href="https://symbiyosys.readthedocs.io/en/latest">SymbiYosys</a>
<a href="/examples/areset.sby">script</a>
with tasks in it starts with a <code class="language-plaintext highlighter-rouge">[tasks]</code> section declaring the names
of the various tasks.  In our case, we’ll declare a <code class="language-plaintext highlighter-rouge">cover</code> and a <code class="language-plaintext highlighter-rouge">prove</code>
task.</p>

<figure class="highlight"><pre><code class="language-text" data-lang="text">[tasks]
prove
cover</code></pre></figure>

<p>The second section of the
<a href="/examples/areset.sby">SymbiYosys script</a>
describes the options to be given to the formal solver.  The <code class="language-plaintext highlighter-rouge">mode</code> option
selects what mode we wish to run the solvers in.  For the <code class="language-plaintext highlighter-rouge">prove</code> task, we’ll
run in <code class="language-plaintext highlighter-rouge">prove</code> mode.  This will apply both a bounded model check as well as
the <em>k</em>-induction pass.  Passing this task will <em>prove</em> that the safety
properties hold.  This applies to all of the <code class="language-plaintext highlighter-rouge">assume</code>s and <code class="language-plaintext highlighter-rouge">assert</code>s above.
The second mode, used by our
second task, is the <code class="language-plaintext highlighter-rouge">cover</code> mode.  We’ll use this to make certain our
<code class="language-plaintext highlighter-rouge">cover</code> statement is reached.  The final option, <code class="language-plaintext highlighter-rouge">multiclock on</code>, applies
to both tasks.  This option tells
<a href="https://symbiyosys.readthedocs.io/en/latest">SymbiYosys</a>
that we’ll be using the asynchronous or multiple clock capabilities of the
formal solvers.</p>

<p>For those who have been following
<a href="https://symbiyosys.readthedocs.io/en/latest">SymbiYosys</a>
development, this option replaces the <code class="language-plaintext highlighter-rouge">clk2fflogic</code>
<a href="http://www.clifford.at/yosys/">yosys</a>
option.</p>

<figure class="highlight"><pre><code class="language-text" data-lang="text">[options]
prove: mode prove
cover: mode cover
multiclock on</code></pre></figure>

<p>The third section is the <code class="language-plaintext highlighter-rouge">[engines]</code> section.  This particular design doesn’t
really need any particular engine.  We’ll pick
<a href="http://yices.csl.sri.com">yices</a>
therefore, since it is a good general purpose engine.</p>

<figure class="highlight"><pre><code class="language-text" data-lang="text">[engines]
smtbmc yices</code></pre></figure>

<p>Alternatively, we might have just stated <code class="language-plaintext highlighter-rouge">smtbmc</code> without naming the
<a href="http://yices.csl.sri.com">yices</a>
engine, since
<a href="http://yices.csl.sri.com">yices</a> is the default engine anyway.</p>

<p>That leaves two sections left.  The fourth section lists the commands that
<a href="http://www.clifford.at/yosys/">yosys</a>
itself will use to prepare our design for the
<a href="http://yices.csl.sri.com">formal solver</a>.</p>

<figure class="highlight"><pre><code class="language-text" data-lang="text">[script]
read_verilog -formal areset.v
prep -top areset</code></pre></figure>

<p>The final section lists all the files in our design–in this case, just
<code class="language-plaintext highlighter-rouge">areset.v</code>.</p>

<figure class="highlight"><pre><code class="language-text" data-lang="text">[files]
areset.v</code></pre></figure>

<p>We’re now ready to run
<a href="https://symbiyosys.readthedocs.io/en/latest">SymbiYosys</a>!</p>

<figure class="highlight"><pre><code class="language-bash" data-lang="bash"><span class="o">&gt;</span> sby <span class="nt">-f</span> areset.sby</code></pre></figure>

<p>There’s really not much more to it.  That’s all that’s required to
formally verify
a simple
<a href="/examples/areset.v">asynchronous reset</a>
design.</p>

<h2 id="conclusion">Conclusion</h2>

<p>Proving that this <a href="/examples/areset.v">asynchronous reset to synchronous release
module</a>
works may seem trivial, but it does demonstrate a lot of the capabilities of the
open source formal tools.  For example, did you notice that this proof applies
to <em>any</em> clock structure?</p>

<p>There are several other simple designs that can be proven just like this one.
Examples include a clock gate, clock switch, input or output DDR components
or even SERDES implementations.
I discuss each these projects in my Formal Verification course, before
offering them as student exercises.  <a href="https://www.blueletterbible.org/kjv/jas/4/15">If the Lord is
willing</a>,
we’ll continue with these techniques to create and then <a href="/blog/2017/10/19/formal-intro.html">formally
verify</a> an
<a href="https://www.sunburst-design.com/papers/CummingsSNUG2002SJ_FIFO1.pdf">asynchronous FIFO</a>
as a future post.</p>


  </div>


<div class "verse">
<HR align="center;" width="25%">
<P><em>Come now, and let us reason together, saith the LORD: though your sins be as scarlet, they shall be as white as snow; though they be red like crimson, they shall be as wool.  (Is 1:18)</em>


</article>

      </div>
    </div>

    <footer class="site-footer">

  <div class="wrapper">

    <h2 class="footer-heading">The ZipCPU by Gisselquist Technology</h2>
    <div class="footer-col-wrapper">
      <div class="footer-col footer-col-1">
        <ul class="contact-list">
          <!-- <li></li> -->
          <li><a href="mailto:zipcpu@gmail.com">zipcpu@gmail.com</a></li>
        </ul>
      </div>

      <div class="footer-col footer-col-2">
        <ul class="soc-medlist">
          
          <li>
            <a href="https://github.com/ZipCPU"><span class="icon icon--github"><svg viewBox="0 0 16 16"><path fill="#828282" d="M7.999,0.431c-4.285,0-7.76,3.474-7.76,7.761 c0,3.428,2.223,6.337,5.307,7.363c0.388,0.071,0.53-0.168,0.53-0.374c0-0.184-0.007-0.672-0.01-1.32 c-2.159,0.469-2.614-1.04-2.614-1.04c-0.353-0.896-0.862-1.135-0.862-1.135c-0.705-0.481,0.053-0.472,0.053-0.472 c0.779,0.055,1.189,0.8,1.189,0.8c0.692,1.186,1.816,0.843,2.258,0.645c0.071-0.502,0.271-0.843,0.493-1.037 C4.86,11.425,3.049,10.76,3.049,7.786c0-0.847,0.302-1.54,0.799-2.082C3.768,5.507,3.501,4.718,3.924,3.65 c0,0,0.652-0.209,2.134,0.796C6.677,4.273,7.34,4.187,8,4.184c0.659,0.003,1.323,0.089,1.943,0.261 c1.482-1.004,2.132-0.796,2.132-0.796c0.423,1.068,0.157,1.857,0.077,2.054c0.497,0.542,0.798,1.235,0.798,2.082 c0,2.981-1.814,3.637-3.543,3.829c0.279,0.24,0.527,0.713,0.527,1.437c0,1.037-0.01,1.874-0.01,2.129 c0,0.208,0.14,0.449,0.534,0.373c3.081-1.028,5.302-3.935,5.302-7.362C15.76,3.906,12.285,0.431,7.999,0.431z"/></svg>
</span><span class="username">ZipCPU</span></a>

          </li>
          

          
          <li>
            <a href="https://twitter.com/zipcpu"><span class="icon icon--twitter"><svg viewBox="0 0 16 16"><path fill="#828282" d="M15.969,3.058c-0.586,0.26-1.217,0.436-1.878,0.515c0.675-0.405,1.194-1.045,1.438-1.809c-0.632,0.375-1.332,0.647-2.076,0.793c-0.596-0.636-1.446-1.033-2.387-1.033c-1.806,0-3.27,1.464-3.27,3.27 c0,0.256,0.029,0.506,0.085,0.745C5.163,5.404,2.753,4.102,1.14,2.124C0.859,2.607,0.698,3.168,0.698,3.767 c0,1.134,0.577,2.135,1.455,2.722C1.616,6.472,1.112,6.325,0.671,6.08c0,0.014,0,0.027,0,0.041c0,1.584,1.127,2.906,2.623,3.206 C3.02,9.402,2.731,9.442,2.433,9.442c-0.211,0-0.416-0.021-0.615-0.059c0.416,1.299,1.624,2.245,3.055,2.271 c-1.119,0.877-2.529,1.4-4.061,1.4c-0.264,0-0.524-0.015-0.78-0.046c1.447,0.928,3.166,1.469,5.013,1.469 c6.015,0,9.304-4.983,9.304-9.304c0-0.142-0.003-0.283-0.009-0.423C14.976,4.29,15.531,3.714,15.969,3.058z"/></svg>
</span><span class="username">@zipcpu</span></a>

          </li>
          
          
          <li><A href="https://www.patreon.com/ZipCPU"><img src="/img/become_a_patron_button.png"></a></li>
          

        </ul>
      </div>

      <div class="footer-col footer-col-3">
        <p>The ZipCPU blog, featuring how to discussions of FPGA and soft-core CPU design.  This site will be focused on Verilog solutions, using exclusively OpenSource IP products for FPGA design.  Particular focus areas include topics often left out of more mainstream FPGA design courses such as how to debug an FPGA design.
</p>
      </div>
    </div>

  </div>

</footer>


  </body>

</html>
