
// FILE:      library\hardware\uproc\specific\st55xx\cpu5505r.h
// AUTHOR:    D. Heidrich
// COPYRIGHT: (c) 1998 Viona Development.  All Rights Reserved.
// CREATED:   22.05.98
//
// PURPOSE:   Register definitions for the STi5505 chip.
//
// HISTORY:

#ifndef CPU5505R_H
#define CPU5505R_H

// Include common register definitions
#include "cpu55xxr.h"


// MPEG video decoder.

#define ST5505REG_MPEG_VIDEO_SIZEOF	0x80
#define ST5505REG_MPEG_VIDEO_BASE2	0x1000
#define ST5505REG_MPEG_VIDEO_BASE3	0x1080
#define ST5505REG_MPEG_VIDEO_BASE4	0x1100
#define ST5505REG_MPEG_VIDEO_BASE5	0x1180



// MPEG audio decoder.

#define ST5505REG_MPEG_AUDIO_SIZEOF	0x80
#define ST5505REG_MPEG_AUDIO_BASE2	0x1200
#define ST5505REG_MPEG_AUDIO_BASE3	0x1280
#define ST5505REG_MPEG_AUDIO_BASE4	0x1300
#define ST5505REG_MPEG_AUDIO_BASE5	0x1380



// MPEG subpicture decoder.

#define ST5505REG_MPEG_SUB_SIZEOF	0x80
#define ST5505REG_MPEG_SUB_BASE2		0x1400
#define ST5505REG_MPEG_SUB_BASE3		0x1480
#define ST5505REG_MPEG_SUB_BASE4		0x1500
#define ST5505REG_MPEG_SUB_BASE5		0x1580



// Video encoder.

#define ST5505REG_DENC_SIZEOF			0x80
#define ST5505REG_DENC_BASE2			0x1600
#define ST5505REG_DENC_BASE3			0x1680
#define ST5505REG_DENC_BASE4			0x1700
#define ST5505REG_DENC_BASE5			0x1780



// Front end.

#define ST5505REG_FRAM_DMA_BASE		0x20002000
#define ST5505REG_FRAM_DMA_SIZEOF	0x1000



// DMA controller.

#define ST5505REG_DMACTRL_SIZEOF		0x1000

#define ST5505REG_MPEGDMA0_BASE		0x20020000
#define ST5505REG_MPEGDMA1_BASE		0x20021000
#define ST5505REG_MPEGDMA2_BASE		0x20022000

#define ST5505REG_MPEGDMA_BURSTSIZE		0x00
#define ST5505REG_MPEGDMA_HOLDOFF		0x04
#define ST5505REG_MPEGDMA_SUSPEND		0x08
#define ST5505REG_MPEGDMA_DECODERSEL	0x0c

// Teletext

#define ST5505REG_TELETEXT_BASE		0x20024000

// Block Move

#define ST5505REG_BLOCKMOVE_BASE		0x20026000


// Synchronous Serial Channel.

#define ST5505REG_SSC_BASE				0x20009000
#define ST5505REG_SSC_SIZEOF			0x20



// Asynchronous Serial Channel.

#define ST5505REG_ASC_BASE(x)				(0x20003000 + 0x00001000 * x)
#define ST5505REG_ASC0_BASE				ST5505REG_ASC_BASE(0)
#define ST5505REG_ASC1_BASE				ST5505REG_ASC_BASE(1)
#define ST5505REG_ASC2_BASE				ST5505REG_ASC_BASE(2)
#define ST5505REG_ASC3_BASE				ST5505REG_ASC_BASE(3)
#define ST5505REG_ASC_SIZEOF				0x18



// PIO.

#define ST5505REG_PIO0_BASE			0x2000c000
#define ST5505REG_PIO1_BASE			0x2000d000
#define ST5505REG_PIO2_BASE			0x2000e000
#define ST5505REG_PIO3_BASE			0x2000f000
#define ST5505REG_PIO4_BASE			0x20010000
#define ST5505REG_PIO_SIZEOF			0x70



// The IRQ numbers are fixed. The interrupt level controller maps them onto 8 IRQ levels.

#define IRQ_NUM_PORT0			0
#define IRQ_NUM_PORT1			1
#define IRQ_NUM_PORT2			2
#define IRQ_NUM_PORT3			3
#define IRQ_NUM_PORT4			4
#define IRQ_NUM_SSC				5
#define IRQ_NUM_ASC3				6
#define IRQ_NUM_ASC2				7
#define IRQ_NUM_ASC1				8
#define IRQ_NUM_ASC0				9
#define IRQ_NUM_PWM				10
#define IRQ_NUM_TELETEXT		11
#define IRQ_NUM_FRONTDMA		12
#define IRQ_NUM_MPEG_VIDEO		14
#define IRQ_NUM_MPEG_AUDIO		15
#define IRQ_NUM_PPC_DMA			16
#define IRQ_NUM_PPC_MAILBOX	17
#define IRQ_NUM_PIN0				18
#define IRQ_NUM_SECTORPROC		19
#define IRQ_NUM_PIN1				20



// ST20 cache control registers

#define ST5505REG_CACHE_CONTROL_BASE			0x4000
#define ST5505REG_CACHE_CONTROL_SIZEOF			0x600

#define ST5505REG_CACHE_CACHABILITY_CONTROL	0x0
#define ST5505IDX_CACHE_BLOCK7					7
#define ST5505IDX_CACHE_BLOCK6					6
#define ST5505IDX_CACHE_BLOCK5					5
#define ST5505IDX_CACHE_BLOCK4					4
#define ST5505IDX_CACHE_BLOCK3					3
#define ST5505IDX_CACHE_BLOCK2					2
#define ST5505IDX_CACHE_BLOCK1					1
#define ST5505IDX_CACHE_BLOCK0					0

#define ST5505REG_CACHE_SELECTION				0x100
#define ST5505IDX_CACHE_USE_ICACHE				1
#define ST5505IDX_CACHE_USE_DCACHE				0

#define ST5505REG_CACHE_INVALIDATE_DCACHE		0x200
#define ST5505REG_CACHE_INVALIDATE_ICACHE		0x300
#define ST5505IDX_CACHE_INVALIDATE				0

#define ST5505REG_CACHE_FLUSH_DCACHE			0x400
#define ST5505IDX_CACHE_FLUSH						0

#define ST5505REG_CACHE_LOCK_CONFIGURATION	0x500
#define ST5505IDX_CACHE_LOCK						0

#endif
