[
  {
    "title": "System level modeling methodology of NoC design from UML-MARTE to VHDL",
    "url": "https://link.springer.com/article/10.1007/s10617-012-9101-2"
  },
  {
    "title": "A framework for reliability-aware design exploration on MPSoC based systems",
    "url": "https://link.springer.com/article/10.1007/s10617-013-9105-6"
  },
  {
    "title": "SoC based floating point implementation of differential evolution algorithm using FPGA",
    "url": "https://link.springer.com/article/10.1007/s10617-013-9107-4"
  },
  {
    "title": "Probability-based static wear-leveling algorithm for block and hybrid-mapping NAND flash memory",
    "url": "https://link.springer.com/article/10.1007/s10617-013-9108-3"
  },
  {
    "title": "ATLeS-SN",
    "url": "https://link.springer.com/article/10.1007/s10617-013-9109-2"
  },
  {
    "title": "Efficient hierarchical bus-matrix architecture exploration of processor pool-based MPSoC",
    "url": "https://link.springer.com/article/10.1007/s10617-013-9110-9"
  },
  {
    "title": "Visitor-based application analysis methodology for early design space exploration",
    "url": "https://link.springer.com/article/10.1007/s10617-013-9111-8"
  },
  {
    "title": "High-level customization framework for application-specific NoC architectures",
    "url": "https://link.springer.com/article/10.1007/s10617-013-9114-5"
  },
  {
    "title": "An efficient Resource Management to optimize the placement of hardware task on FPGA in the RVC framework",
    "url": "https://link.springer.com/article/10.1007/s10617-013-9115-4"
  }
]