==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2014.4
Copyright (C) 2014 Xilinx Inc. All rights reserved.

==============================================================

@I [HLS-10] Setting target device to ' xc7z020clg484-1 '
@I [SYN-201] Setting up clock 'default' with a period of 5.95ns.
@I [HLS-10] Analyzing design file '/home/trungnguyen/SDSoC/samples/mmult_cascade/_sds/vhls/src/mmult_accel.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'mmult_kernel' into 'mmult_accel' (/home/trungnguyen/SDSoC/samples/mmult_cascade/_sds/vhls/src/mmult_accel.cpp:64).
@I [HLS-10] Checking synthesizability ...
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-3.1' (/home/trungnguyen/SDSoC/samples/mmult_cascade/_sds/vhls/src/mmult_accel.cpp:17) in function 'mmult_accel' for pipelining.
@I [XFORM-501] Unrolling loop 'Loop-3.1.1' (/home/trungnguyen/SDSoC/samples/mmult_cascade/_sds/vhls/src/mmult_accel.cpp:20) in function 'mmult_accel' completely.
@I [XFORM-101] Partitioning array 'a_buf' (/home/trungnguyen/SDSoC/samples/mmult_cascade/_sds/vhls/src/mmult_accel.cpp:44) in dimension 2 with a block factor 4.
@I [XFORM-101] Partitioning array 'b_buf' (/home/trungnguyen/SDSoC/samples/mmult_cascade/_sds/vhls/src/mmult_accel.cpp:45) in dimension 1 with a block factor 4.
@I [XFORM-541] Flattening a loop nest 'Loop-1' (/home/trungnguyen/SDSoC/samples/mmult_cascade/_sds/vhls/src/mmult_accel.cpp:48:7) in function 'mmult_accel'.
@I [XFORM-541] Flattening a loop nest 'Loop-2' (/home/trungnguyen/SDSoC/samples/mmult_cascade/_sds/vhls/src/mmult_accel.cpp:56:7) in function 'mmult_accel'.
@I [XFORM-541] Flattening a loop nest 'Loop-3' (/home/trungnguyen/SDSoC/samples/mmult_cascade/_sds/vhls/src/mmult_accel.cpp:16:8) in function 'mmult_accel'.
@I [HLS-111] Elapsed time: 0.9 seconds; current memory usage: 51.4 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'mmult_accel' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'mmult_accel' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'Loop 2'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'Loop 3'.
@W [SCHED-69] Unable to schedule 'load' operation ('a_buf_0_load_2', /home/trungnguyen/SDSoC/samples/mmult_cascade/_sds/vhls/src/mmult_accel.cpp:23->/home/trungnguyen/SDSoC/samples/mmult_cascade/_sds/vhls/src/mmult_accel.cpp:64) on array 'a_buf[0]' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 153.
@W [SCHED-71] Latency directive discarded for region mmult_accel since it contains subloops.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.18 seconds; current memory usage: 52.8 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'mmult_accel' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 54.4 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'mmult_accel' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'mmult_accel/in_A' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'mmult_accel/in_B' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'mmult_accel/out_C' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on function 'mmult_accel' to 'ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'mmult_accel_fadd_32ns_32ns_32_9_full_dsp': 8 instance(s).
@I [RTGEN-100] Generating core module 'mmult_accel_fmul_32ns_32ns_32_5_max_dsp': 8 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'mmult_accel'.
@I [HLS-111] Elapsed time: 0.19 seconds; current memory usage: 57.2 MB.
@I [RTMG-278] Implementing memory 'mmult_accel_a_buf_0_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'mmult_accel'.
@I [WVHDL-304] Generating RTL VHDL for 'mmult_accel'.
@I [WVLOG-307] Generating RTL Verilog for 'mmult_accel'.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
@I [HLS-112] Total elapsed time: 17.776 seconds; peak memory usage: 57.2 MB.
@I [LIC-101] Checked in feature [HLS]
