// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module read_data_stitching (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        s_axis_txread_data_TVALID,
        memAccessBreakdown2t_1_dout,
        memAccessBreakdown2t_1_empty_n,
        memAccessBreakdown2t_1_read,
        txBufferReadDataStit_1_din,
        txBufferReadDataStit_1_full_n,
        txBufferReadDataStit_1_write,
        s_axis_txread_data_TDATA,
        s_axis_txread_data_TREADY,
        s_axis_txread_data_TKEEP,
        s_axis_txread_data_TLAST
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input   s_axis_txread_data_TVALID;
input  [0:0] memAccessBreakdown2t_1_dout;
input   memAccessBreakdown2t_1_empty_n;
output   memAccessBreakdown2t_1_read;
output  [576:0] txBufferReadDataStit_1_din;
input   txBufferReadDataStit_1_full_n;
output   txBufferReadDataStit_1_write;
input  [511:0] s_axis_txread_data_TDATA;
output   s_axis_txread_data_TREADY;
input  [63:0] s_axis_txread_data_TKEEP;
input  [0:0] s_axis_txread_data_TLAST;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg memAccessBreakdown2t_1_read;
reg[576:0] txBufferReadDataStit_1_din;
reg txBufferReadDataStit_1_write;
reg s_axis_txread_data_TREADY;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire   [2:0] state_load_load_fu_911_p1;
wire   [0:0] grp_nbreadreq_fu_392_p5;
reg    ap_predicate_op10_read_state1;
reg    ap_predicate_op72_read_state1;
reg    ap_predicate_op78_read_state1;
wire   [0:0] tmp_nbreadreq_fu_414_p3;
reg    ap_predicate_op161_read_state1;
reg    ap_predicate_op163_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg   [2:0] state_load_reg_2061;
reg   [2:0] state_load_reg_2061_pp0_iter1_reg;
reg   [0:0] tmp_355_reg_2077;
reg   [0:0] tmp_355_reg_2077_pp0_iter1_reg;
reg    ap_predicate_op359_write_state3;
reg   [0:0] tmp_354_reg_2162;
reg   [0:0] tmp_354_reg_2162_pp0_iter1_reg;
reg    ap_predicate_op385_write_state3;
reg   [0:0] tmp_353_reg_2171;
reg   [0:0] tmp_353_reg_2171_pp0_iter1_reg;
reg   [0:0] tmp_last_V_reg_2175;
reg   [0:0] tmp_last_V_reg_2175_pp0_iter1_reg;
reg    ap_predicate_op391_write_state3;
reg   [0:0] pkgNeedsMerge_load_reg_2065;
reg   [0:0] pkgNeedsMerge_load_reg_2065_pp0_iter1_reg;
reg    ap_predicate_op394_write_state3;
reg   [0:0] tmp_369_reg_2179;
reg   [0:0] tmp_369_reg_2179_pp0_iter1_reg;
reg    ap_predicate_op396_write_state3;
reg   [0:0] tmp_reg_2183;
reg   [0:0] tmp_reg_2183_pp0_iter1_reg;
reg   [0:0] tmp_357_reg_2187;
reg   [0:0] tmp_357_reg_2187_pp0_iter1_reg;
reg   [0:0] tmp_last_V_6_reg_2195;
reg   [0:0] tmp_last_V_6_reg_2195_pp0_iter1_reg;
reg    ap_predicate_op403_write_state3;
reg   [0:0] tmp_368_reg_2191;
reg   [0:0] tmp_368_reg_2191_pp0_iter1_reg;
reg    ap_predicate_op406_write_state3;
reg   [0:0] tmp_370_reg_2199;
reg   [0:0] tmp_370_reg_2199_pp0_iter1_reg;
reg    ap_predicate_op409_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [2:0] state;
reg   [0:0] pkgNeedsMerge;
reg   [7:0] offset_V;
reg   [511:0] prevWord_data_V_10;
reg   [63:0] prevWord_keep_V_14;
reg    s_axis_txread_data_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    memAccessBreakdown2t_1_blk_n;
reg    txBufferReadDataStit_1_blk_n;
reg   [511:0] reg_891;
reg   [511:0] reg_891_pp0_iter1_reg;
wire   [63:0] grp_fu_870_p1;
reg   [63:0] reg_895;
reg   [63:0] reg_895_pp0_iter1_reg;
wire   [0:0] pkgNeedsMerge_load_load_fu_915_p1;
reg   [7:0] offset_V_load_reg_2069;
wire   [0:0] grp_fu_874_p1;
wire   [8:0] zext_ln1354_fu_923_p1;
reg   [8:0] zext_ln1354_reg_2085;
wire   [11:0] zext_ln1354_1_fu_943_p1;
reg   [11:0] zext_ln1354_1_reg_2090;
wire   [0:0] icmp_ln414_fu_985_p2;
reg   [0:0] icmp_ln414_reg_2095;
reg   [0:0] icmp_ln414_reg_2095_pp0_iter1_reg;
wire   [9:0] tmp_360_fu_991_p3;
reg   [9:0] tmp_360_reg_2102;
wire   [511:0] shl_ln414_fu_1017_p2;
reg   [511:0] shl_ln414_reg_2108;
reg   [511:0] shl_ln414_reg_2108_pp0_iter1_reg;
wire   [0:0] icmp_ln414_2_fu_1057_p2;
reg   [0:0] icmp_ln414_2_reg_2114;
reg   [0:0] icmp_ln414_2_reg_2114_pp0_iter1_reg;
wire   [6:0] trunc_ln414_4_fu_1063_p1;
reg   [6:0] trunc_ln414_4_reg_2121;
wire   [63:0] shl_ln414_8_fu_1085_p2;
reg   [63:0] shl_ln414_8_reg_2127;
reg   [63:0] shl_ln414_8_reg_2127_pp0_iter1_reg;
wire   [0:0] tmp_last_V_5_fu_1117_p2;
reg   [0:0] tmp_last_V_5_reg_2133;
reg   [0:0] tmp_last_V_5_reg_2133_pp0_iter1_reg;
wire   [0:0] icmp_ln647_fu_1143_p2;
reg   [0:0] icmp_ln647_reg_2138;
wire   [9:0] trunc_ln647_8_fu_1149_p1;
reg   [9:0] trunc_ln647_8_reg_2145;
wire   [6:0] sub_ln647_10_fu_1229_p2;
reg   [6:0] sub_ln647_10_reg_2152;
reg   [6:0] sub_ln647_10_reg_2152_pp0_iter1_reg;
wire   [63:0] lshr_ln647_17_fu_1239_p2;
reg   [63:0] lshr_ln647_17_reg_2157;
reg   [63:0] lshr_ln647_17_reg_2157_pp0_iter1_reg;
reg   [0:0] tmp_last_V_3_reg_2166;
reg   [0:0] tmp_last_V_3_reg_2166_pp0_iter1_reg;
wire   [0:0] grp_fu_878_p3;
wire   [0:0] tmp_368_read_fu_422_p2;
wire   [9:0] sub_ln647_fu_1327_p2;
reg   [9:0] sub_ln647_reg_2203;
wire   [9:0] sub_ln414_fu_1337_p2;
reg   [9:0] sub_ln414_reg_2208;
wire   [6:0] trunc_ln647_5_fu_1349_p1;
reg   [6:0] trunc_ln647_5_reg_2213;
wire   [6:0] trunc_ln414_1_fu_1353_p1;
reg   [6:0] trunc_ln414_1_reg_2218;
wire   [0:0] icmp_ln391_fu_1370_p2;
reg   [0:0] icmp_ln391_reg_2223;
wire   [6:0] trunc_ln391_fu_1376_p1;
reg   [6:0] trunc_ln391_reg_2229;
wire   [6:0] sub_ln391_fu_1379_p2;
reg   [6:0] sub_ln391_reg_2234;
wire   [9:0] sub_ln647_3_fu_1394_p2;
reg   [9:0] sub_ln647_3_reg_2239;
wire   [9:0] sub_ln414_6_fu_1404_p2;
reg   [9:0] sub_ln414_6_reg_2244;
wire   [6:0] sub_ln647_4_fu_1419_p2;
reg   [6:0] sub_ln647_4_reg_2249;
wire   [6:0] sub_ln414_7_fu_1429_p2;
reg   [6:0] sub_ln414_7_reg_2254;
wire   [511:0] and_ln414_fu_1473_p2;
reg   [511:0] and_ln414_reg_2259;
wire   [63:0] and_ln414_15_fu_1517_p2;
reg   [63:0] and_ln414_15_reg_2265;
wire   [9:0] sub_ln647_7_fu_1558_p2;
reg   [9:0] sub_ln647_7_reg_2271;
wire   [511:0] lshr_ln647_15_fu_1568_p2;
reg   [511:0] lshr_ln647_15_reg_2276;
wire   [9:0] sub_ln414_12_fu_1578_p2;
reg   [9:0] sub_ln414_12_reg_2281;
wire   [6:0] trunc_ln414_6_fu_1584_p1;
reg   [6:0] trunc_ln414_6_reg_2286;
reg    ap_block_pp0_stage0_subdone;
reg   [7:0] ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130;
wire   [7:0] ap_phi_reg_pp0_iter0_this_assign_10_0_i_reg_435;
reg   [1:0] ap_phi_mux_storemerge1402_i_phi_fu_638_p6;
wire   [1:0] ap_phi_reg_pp0_iter0_storemerge1402_i_reg_635;
reg   [7:0] ap_phi_mux_this_assign_0_i_phi_fu_652_p130;
wire   [7:0] ap_phi_reg_pp0_iter0_this_assign_0_i_reg_649;
reg   [1:0] ap_phi_mux_storemerge1403_i_phi_fu_852_p4;
wire   [1:0] ap_phi_reg_pp0_iter0_storemerge1403_i_reg_849;
wire   [2:0] select_ln1367_fu_1245_p3;
wire   [2:0] zext_ln1322_fu_1265_p1;
wire   [2:0] zext_ln1270_fu_1293_p1;
wire   [511:0] p_Result_s_fu_1914_p2;
wire   [63:0] p_Result_29_fu_1973_p2;
wire   [576:0] tmp_8_fu_1718_p4;
reg    ap_block_pp0_stage0_01001;
wire   [576:0] tmp_7_fu_1863_p4;
wire   [576:0] tmp_6_fu_1985_p4;
wire   [576:0] tmp_5_fu_1995_p4;
wire   [576:0] tmp_4_fu_2006_p4;
wire   [576:0] tmp_3_fu_2017_p4;
wire   [576:0] tmp_2_fu_2028_p4;
wire   [576:0] tmp_1_fu_2039_p4;
wire   [576:0] tmp70_fu_2050_p4;
wire   [10:0] Lo_assign_fu_935_p3;
wire   [6:0] trunc_ln1354_1_fu_931_p1;
wire   [9:0] tmp_358_fu_947_p3;
wire   [511:0] zext_ln647_13_fu_955_p1;
wire   [511:0] lshr_ln647_13_fu_959_p2;
wire   [1:0] tmp_359_fu_971_p4;
wire   [22:0] zext_ln414_24_fu_981_p1;
wire   [6:0] trunc_ln1354_fu_927_p1;
wire   [9:0] sub_ln414_8_fu_999_p2;
wire   [9:0] select_ln414_11_fu_1005_p3;
wire   [511:0] p_Result_34_fu_965_p2;
wire   [511:0] zext_ln414_25_fu_1013_p1;
wire   [6:0] trunc_ln1358_fu_1023_p1;
wire   [63:0] zext_ln647_14_fu_1027_p1;
wire   [63:0] lshr_ln647_14_fu_1031_p2;
wire   [1:0] tmp_362_fu_1043_p4;
wire   [25:0] zext_ln414_28_fu_1053_p1;
wire   [6:0] sub_ln414_10_fu_1067_p2;
wire   [6:0] select_ln414_15_fu_1073_p3;
wire   [63:0] p_Result_36_fu_1037_p2;
wire   [63:0] zext_ln414_29_fu_1081_p1;
wire  signed [8:0] bvh_d_index_fu_1091_p2;
wire  signed [31:0] sext_ln555_fu_1097_p1;
wire   [63:0] zext_ln791_fu_1101_p1;
wire   [63:0] shl_ln791_fu_1105_p2;
wire   [63:0] and_ln791_fu_1111_p2;
wire   [11:0] sub_ln1362_fu_1123_p2;
wire   [2:0] tmp_364_fu_1129_p4;
wire  signed [22:0] sext_ln647_fu_1139_p1;
wire   [2:0] tmp_366_fu_1153_p4;
wire  signed [25:0] sext_ln647_1_fu_1163_p1;
wire   [6:0] trunc_ln647_9_fu_1173_p1;
wire   [0:0] icmp_ln647_1_fu_1167_p2;
wire   [6:0] add_ln647_1_fu_1187_p2;
wire   [6:0] sub_ln647_9_fu_1199_p2;
reg   [63:0] tmp_367_fu_1177_p4;
wire   [6:0] sub_ln647_8_fu_1193_p2;
wire   [6:0] select_ln647_3_fu_1205_p3;
wire   [6:0] select_ln647_5_fu_1221_p3;
wire   [63:0] select_ln647_4_fu_1213_p3;
wire   [63:0] zext_ln647_17_fu_1235_p1;
wire   [10:0] shl_ln_fu_1306_p3;
wire   [11:0] zext_ln1377_1_fu_1313_p1;
wire   [11:0] add_ln1377_fu_1317_p2;
wire   [9:0] trunc_ln647_fu_1323_p1;
wire   [9:0] trunc_ln414_fu_1333_p1;
wire   [8:0] zext_ln1377_fu_1303_p1;
wire   [8:0] add_ln1378_fu_1343_p2;
wire   [1:0] tmp_356_fu_1357_p4;
wire   [25:0] zext_ln391_fu_1366_p1;
wire   [11:0] add_ln1354_fu_1385_p2;
wire   [9:0] trunc_ln647_6_fu_1390_p1;
wire   [9:0] trunc_ln414_2_fu_1400_p1;
wire   [8:0] add_ln1355_fu_1410_p2;
wire   [6:0] trunc_ln647_7_fu_1415_p1;
wire   [6:0] trunc_ln414_3_fu_1425_p1;
wire   [9:0] sub_ln414_9_fu_1441_p2;
wire   [9:0] select_ln414_fu_1435_p3;
wire   [9:0] select_ln414_12_fu_1446_p3;
wire   [511:0] zext_ln414_26_fu_1453_p1;
wire   [511:0] zext_ln414_27_fu_1457_p1;
wire   [511:0] shl_ln414_7_fu_1461_p2;
wire   [511:0] lshr_ln414_10_fu_1467_p2;
wire   [6:0] sub_ln414_11_fu_1485_p2;
wire   [6:0] select_ln414_14_fu_1479_p3;
wire   [6:0] select_ln414_16_fu_1490_p3;
wire   [63:0] zext_ln414_30_fu_1497_p1;
wire   [63:0] zext_ln414_31_fu_1501_p1;
wire   [63:0] shl_ln414_9_fu_1505_p2;
wire   [63:0] lshr_ln414_11_fu_1511_p2;
wire   [9:0] add_ln647_fu_1533_p2;
wire   [9:0] grp_fu_886_p2;
reg   [511:0] tmp_365_fu_1523_p4;
wire   [9:0] select_ln647_fu_1538_p3;
wire   [9:0] select_ln647_2_fu_1552_p3;
wire   [511:0] select_ln647_1_fu_1545_p3;
wire   [511:0] zext_ln647_15_fu_1564_p1;
wire   [9:0] trunc_ln414_5_fu_1574_p1;
wire   [511:0] zext_ln647_fu_1596_p1;
wire   [511:0] lshr_ln647_fu_1599_p2;
wire   [511:0] zext_ln414_fu_1611_p1;
wire   [511:0] p_Result_40_fu_1605_p2;
wire   [511:0] lshr_ln414_fu_1614_p2;
wire   [6:0] sub_ln647_2_fu_1626_p2;
wire   [63:0] zext_ln647_10_fu_1631_p1;
wire   [63:0] lshr_ln647_10_fu_1635_p2;
wire   [6:0] sub_ln414_5_fu_1647_p2;
wire   [63:0] zext_ln414_21_fu_1652_p1;
wire   [63:0] p_Result_42_fu_1641_p2;
wire   [63:0] lshr_ln414_7_fu_1656_p2;
wire   [6:0] select_ln391_fu_1668_p3;
wire   [6:0] select_ln391_1_fu_1674_p3;
wire   [63:0] zext_ln391_1_fu_1680_p1;
wire   [63:0] zext_ln391_2_fu_1684_p1;
wire   [63:0] shl_ln391_fu_1688_p2;
wire   [63:0] lshr_ln391_fu_1694_p2;
wire   [63:0] and_ln391_fu_1700_p2;
wire   [63:0] p_Result_43_fu_1662_p2;
wire   [63:0] xor_ln391_fu_1706_p2;
wire   [63:0] p_Result_44_fu_1712_p2;
wire   [511:0] p_Result_41_fu_1620_p2;
wire   [511:0] zext_ln647_11_fu_1729_p1;
wire   [511:0] lshr_ln647_11_fu_1732_p2;
wire   [511:0] zext_ln414_22_fu_1744_p1;
wire   [511:0] p_Result_30_fu_1738_p2;
wire   [511:0] lshr_ln414_8_fu_1747_p2;
wire   [63:0] zext_ln647_12_fu_1759_p1;
wire   [63:0] lshr_ln647_12_fu_1762_p2;
wire   [63:0] zext_ln414_23_fu_1774_p1;
wire   [63:0] p_Result_32_fu_1768_p2;
wire   [63:0] lshr_ln414_9_fu_1777_p2;
reg   [511:0] tmp_361_fu_1789_p4;
wire   [511:0] p_Result_31_fu_1753_p2;
wire   [511:0] xor_ln414_fu_1804_p2;
wire   [511:0] select_ln414_13_fu_1798_p3;
wire   [511:0] and_ln414_13_fu_1809_p2;
wire   [511:0] and_ln414_14_fu_1815_p2;
reg   [63:0] tmp_363_fu_1826_p4;
wire   [63:0] p_Result_33_fu_1783_p2;
wire   [63:0] xor_ln414_6_fu_1841_p2;
wire   [63:0] select_ln414_17_fu_1835_p3;
wire   [63:0] and_ln414_16_fu_1846_p2;
wire   [63:0] and_ln414_17_fu_1852_p2;
wire   [63:0] p_Result_37_fu_1857_p2;
wire   [511:0] p_Result_35_fu_1820_p2;
wire   [511:0] zext_ln647_16_fu_1873_p1;
wire   [511:0] lshr_ln647_16_fu_1876_p2;
wire   [511:0] zext_ln414_32_fu_1887_p1;
wire   [511:0] lshr_ln414_12_fu_1890_p2;
wire   [511:0] xor_ln414_7_fu_1896_p2;
wire   [511:0] p_Result_38_fu_1882_p2;
wire   [511:0] and_ln414_18_fu_1902_p2;
wire   [511:0] and_ln414_19_fu_1908_p2;
wire   [63:0] zext_ln647_18_fu_1926_p1;
wire   [63:0] lshr_ln647_18_fu_1929_p2;
wire   [6:0] sub_ln414_13_fu_1940_p2;
wire   [63:0] zext_ln414_33_fu_1945_p1;
wire   [63:0] lshr_ln414_13_fu_1949_p2;
wire   [63:0] xor_ln414_8_fu_1955_p2;
wire   [63:0] p_Result_39_fu_1935_p2;
wire   [63:0] and_ln414_20_fu_1961_p2;
wire   [63:0] and_ln414_21_fu_1967_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_335;
reg    ap_condition_350;
reg    ap_condition_72;
reg    ap_condition_1731;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 state = 3'd0;
#0 pkgNeedsMerge = 1'd0;
#0 offset_V = 8'd0;
#0 prevWord_data_V_10 = 512'd0;
#0 prevWord_keep_V_14 = 64'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1731)) begin
        if (((tmp_nbreadreq_fu_414_p3 == 1'd1) & (state == 3'd0))) begin
            offset_V <= ap_phi_mux_this_assign_0_i_phi_fu_652_p130;
        end else if ((state == 3'd1)) begin
            offset_V <= ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((state_load_reg_2061_pp0_iter1_reg == 3'd0) & (tmp_357_reg_2187_pp0_iter1_reg == 1'd1) & (tmp_reg_2183_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((state_load_reg_2061_pp0_iter1_reg == 3'd1) & (tmp_353_reg_2171_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        prevWord_data_V_10 <= reg_891_pp0_iter1_reg;
    end else if (((tmp_355_reg_2077_pp0_iter1_reg == 1'd1) & (state_load_reg_2061_pp0_iter1_reg == 3'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        prevWord_data_V_10 <= p_Result_s_fu_1914_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((state_load_reg_2061_pp0_iter1_reg == 3'd0) & (tmp_357_reg_2187_pp0_iter1_reg == 1'd1) & (tmp_reg_2183_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((state_load_reg_2061_pp0_iter1_reg == 3'd1) & (tmp_353_reg_2171_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        prevWord_keep_V_14 <= reg_895_pp0_iter1_reg;
    end else if (((tmp_355_reg_2077_pp0_iter1_reg == 1'd1) & (state_load_reg_2061_pp0_iter1_reg == 3'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        prevWord_keep_V_14 <= p_Result_29_fu_1973_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_nbreadreq_fu_414_p3 == 1'd1) & (tmp_368_read_fu_422_p2 == 1'd1) & (grp_fu_874_p1 == 1'd1) & (grp_nbreadreq_fu_392_p5 == 1'd1) & (state == 3'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        state <= zext_ln1270_fu_1293_p1;
    end else if (((tmp_nbreadreq_fu_414_p3 == 1'd1) & (grp_nbreadreq_fu_392_p5 == 1'd1) & (state == 3'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_874_p1 == 1'd0))) begin
        state <= 3'd1;
    end else if (((grp_fu_874_p1 == 1'd1) & (grp_nbreadreq_fu_392_p5 == 1'd1) & (state == 3'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        state <= zext_ln1322_fu_1265_p1;
    end else if (((grp_fu_874_p1 == 1'd1) & (grp_nbreadreq_fu_392_p5 == 1'd1) & (state == 3'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        state <= select_ln1367_fu_1245_p3;
    end else if ((((grp_fu_874_p1 == 1'd1) & (grp_nbreadreq_fu_392_p5 == 1'd1) & (state == 3'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((state_load_load_fu_911_p1 == 3'd4) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        state <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_355_reg_2077 == 1'd1) & (state_load_reg_2061 == 3'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln414_15_reg_2265 <= and_ln414_15_fu_1517_p2;
        and_ln414_reg_2259 <= and_ln414_fu_1473_p2;
        lshr_ln647_15_reg_2276 <= lshr_ln647_15_fu_1568_p2;
        sub_ln414_12_reg_2281[9 : 3] <= sub_ln414_12_fu_1578_p2[9 : 3];
        sub_ln414_6_reg_2244[9 : 3] <= sub_ln414_6_fu_1404_p2[9 : 3];
        sub_ln414_7_reg_2254 <= sub_ln414_7_fu_1429_p2;
        sub_ln647_3_reg_2239[9 : 3] <= sub_ln647_3_fu_1394_p2[9 : 3];
        sub_ln647_4_reg_2249 <= sub_ln647_4_fu_1419_p2;
        sub_ln647_7_reg_2271[9 : 1] <= sub_ln647_7_fu_1558_p2[9 : 1];
        trunc_ln414_6_reg_2286 <= trunc_ln414_6_fu_1584_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((state_load_reg_2061 == 3'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln391_reg_2223 <= icmp_ln391_fu_1370_p2;
        sub_ln391_reg_2234 <= sub_ln391_fu_1379_p2;
        sub_ln414_reg_2208[9 : 3] <= sub_ln414_fu_1337_p2[9 : 3];
        sub_ln647_reg_2203[9 : 3] <= sub_ln647_fu_1327_p2[9 : 3];
        trunc_ln391_reg_2229 <= trunc_ln391_fu_1376_p1;
        trunc_ln414_1_reg_2218 <= trunc_ln414_1_fu_1353_p1;
        trunc_ln647_5_reg_2213 <= trunc_ln647_5_fu_1349_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_392_p5 == 1'd1) & (state == 3'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln414_2_reg_2114 <= icmp_ln414_2_fu_1057_p2;
        icmp_ln414_reg_2095 <= icmp_ln414_fu_985_p2;
        icmp_ln647_reg_2138 <= icmp_ln647_fu_1143_p2;
        lshr_ln647_17_reg_2157 <= lshr_ln647_17_fu_1239_p2;
        shl_ln414_8_reg_2127 <= shl_ln414_8_fu_1085_p2;
        shl_ln414_reg_2108 <= shl_ln414_fu_1017_p2;
        sub_ln647_10_reg_2152 <= sub_ln647_10_fu_1229_p2;
        tmp_360_reg_2102[9 : 3] <= tmp_360_fu_991_p3[9 : 3];
        tmp_last_V_5_reg_2133 <= tmp_last_V_5_fu_1117_p2;
        trunc_ln414_4_reg_2121 <= trunc_ln414_4_fu_1063_p1;
        trunc_ln647_8_reg_2145[9 : 3] <= trunc_ln647_8_fu_1149_p1[9 : 3];
        zext_ln1354_1_reg_2090[10 : 3] <= zext_ln1354_1_fu_943_p1[10 : 3];
        zext_ln1354_reg_2085[7 : 0] <= zext_ln1354_fu_923_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln414_2_reg_2114_pp0_iter1_reg <= icmp_ln414_2_reg_2114;
        icmp_ln414_reg_2095_pp0_iter1_reg <= icmp_ln414_reg_2095;
        lshr_ln647_17_reg_2157_pp0_iter1_reg <= lshr_ln647_17_reg_2157;
        offset_V_load_reg_2069 <= offset_V;
        pkgNeedsMerge_load_reg_2065 <= pkgNeedsMerge;
        pkgNeedsMerge_load_reg_2065_pp0_iter1_reg <= pkgNeedsMerge_load_reg_2065;
        reg_891_pp0_iter1_reg <= reg_891;
        reg_895_pp0_iter1_reg <= reg_895;
        shl_ln414_8_reg_2127_pp0_iter1_reg <= shl_ln414_8_reg_2127;
        shl_ln414_reg_2108_pp0_iter1_reg <= shl_ln414_reg_2108;
        state_load_reg_2061 <= state;
        state_load_reg_2061_pp0_iter1_reg <= state_load_reg_2061;
        sub_ln647_10_reg_2152_pp0_iter1_reg <= sub_ln647_10_reg_2152;
        tmp_353_reg_2171_pp0_iter1_reg <= tmp_353_reg_2171;
        tmp_354_reg_2162_pp0_iter1_reg <= tmp_354_reg_2162;
        tmp_355_reg_2077_pp0_iter1_reg <= tmp_355_reg_2077;
        tmp_357_reg_2187_pp0_iter1_reg <= tmp_357_reg_2187;
        tmp_368_reg_2191_pp0_iter1_reg <= tmp_368_reg_2191;
        tmp_369_reg_2179_pp0_iter1_reg <= tmp_369_reg_2179;
        tmp_370_reg_2199_pp0_iter1_reg <= tmp_370_reg_2199;
        tmp_last_V_3_reg_2166_pp0_iter1_reg <= tmp_last_V_3_reg_2166;
        tmp_last_V_5_reg_2133_pp0_iter1_reg <= tmp_last_V_5_reg_2133;
        tmp_last_V_6_reg_2195_pp0_iter1_reg <= tmp_last_V_6_reg_2195;
        tmp_last_V_reg_2175_pp0_iter1_reg <= tmp_last_V_reg_2175;
        tmp_reg_2183_pp0_iter1_reg <= tmp_reg_2183;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_nbreadreq_fu_414_p3 == 1'd1) & (grp_nbreadreq_fu_392_p5 == 1'd1) & (state == 3'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pkgNeedsMerge <= memAccessBreakdown2t_1_dout;
        tmp_last_V_6_reg_2195 <= s_axis_txread_data_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_nbreadreq_fu_414_p3 == 1'd1) & (grp_nbreadreq_fu_392_p5 == 1'd1) & (state == 3'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_392_p5 == 1'd1) & (state == 3'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_392_p5 == 1'd1) & (state == 3'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_392_p5 == 1'd1) & (state == 3'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_891 <= s_axis_txread_data_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_nbreadreq_fu_414_p3 == 1'd1) & (grp_nbreadreq_fu_392_p5 == 1'd1) & (state == 3'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_392_p5 == 1'd1) & (state == 3'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_392_p5 == 1'd1) & (state == 3'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_895 <= s_axis_txread_data_TKEEP;
    end
end

always @ (posedge ap_clk) begin
    if (((state == 3'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_353_reg_2171 <= grp_nbreadreq_fu_392_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((state == 3'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_354_reg_2162 <= grp_nbreadreq_fu_392_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((state == 3'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_355_reg_2077 <= grp_nbreadreq_fu_392_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_nbreadreq_fu_414_p3 == 1'd1) & (state == 3'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_357_reg_2187 <= grp_nbreadreq_fu_392_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op161_read_state1 == 1'b1))) begin
        tmp_368_reg_2191 <= memAccessBreakdown2t_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_874_p1 == 1'd1) & (pkgNeedsMerge_load_load_fu_915_p1 == 1'd1) & (grp_nbreadreq_fu_392_p5 == 1'd1) & (state == 3'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_369_reg_2179 <= s_axis_txread_data_TKEEP[32'd63];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_nbreadreq_fu_414_p3 == 1'd1) & (tmp_368_read_fu_422_p2 == 1'd1) & (grp_fu_874_p1 == 1'd1) & (grp_nbreadreq_fu_392_p5 == 1'd1) & (state == 3'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_370_reg_2199 <= s_axis_txread_data_TKEEP[32'd63];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_392_p5 == 1'd1) & (state == 3'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_last_V_3_reg_2166 <= s_axis_txread_data_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_392_p5 == 1'd1) & (state == 3'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_last_V_reg_2175 <= s_axis_txread_data_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if (((state == 3'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_reg_2183 <= tmp_nbreadreq_fu_414_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_335)) begin
        if (((pkgNeedsMerge_load_load_fu_915_p1 == 1'd1) & (grp_fu_878_p3 == 1'd0))) begin
            ap_phi_mux_storemerge1402_i_phi_fu_638_p6 = 2'd2;
        end else if (((grp_fu_878_p3 == 1'd1) & (pkgNeedsMerge_load_load_fu_915_p1 == 1'd1))) begin
            ap_phi_mux_storemerge1402_i_phi_fu_638_p6 = 2'd3;
        end else if ((pkgNeedsMerge_load_load_fu_915_p1 == 1'd0)) begin
            ap_phi_mux_storemerge1402_i_phi_fu_638_p6 = 2'd0;
        end else begin
            ap_phi_mux_storemerge1402_i_phi_fu_638_p6 = ap_phi_reg_pp0_iter0_storemerge1402_i_reg_635;
        end
    end else begin
        ap_phi_mux_storemerge1402_i_phi_fu_638_p6 = ap_phi_reg_pp0_iter0_storemerge1402_i_reg_635;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_350)) begin
        if ((grp_fu_878_p3 == 1'd0)) begin
            ap_phi_mux_storemerge1403_i_phi_fu_852_p4 = 2'd2;
        end else if ((grp_fu_878_p3 == 1'd1)) begin
            ap_phi_mux_storemerge1403_i_phi_fu_852_p4 = 2'd3;
        end else begin
            ap_phi_mux_storemerge1403_i_phi_fu_852_p4 = ap_phi_reg_pp0_iter0_storemerge1403_i_reg_849;
        end
    end else begin
        ap_phi_mux_storemerge1403_i_phi_fu_852_p4 = ap_phi_reg_pp0_iter0_storemerge1403_i_reg_849;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_72)) begin
        if ((grp_fu_870_p1 == 64'd1)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd1;
        end else if ((grp_fu_870_p1 == 64'd3)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd2;
        end else if ((grp_fu_870_p1 == 64'd7)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd3;
        end else if ((grp_fu_870_p1 == 64'd15)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd4;
        end else if ((grp_fu_870_p1 == 64'd31)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd5;
        end else if ((grp_fu_870_p1 == 64'd63)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd6;
        end else if ((grp_fu_870_p1 == 64'd127)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd7;
        end else if ((grp_fu_870_p1 == 64'd255)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd8;
        end else if ((grp_fu_870_p1 == 64'd511)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd9;
        end else if ((grp_fu_870_p1 == 64'd1023)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd10;
        end else if ((grp_fu_870_p1 == 64'd2047)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd11;
        end else if ((grp_fu_870_p1 == 64'd4095)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd12;
        end else if ((grp_fu_870_p1 == 64'd8191)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd13;
        end else if ((grp_fu_870_p1 == 64'd16383)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd14;
        end else if ((grp_fu_870_p1 == 64'd32767)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd15;
        end else if ((grp_fu_870_p1 == 64'd65535)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd16;
        end else if ((grp_fu_870_p1 == 64'd131071)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd17;
        end else if ((grp_fu_870_p1 == 64'd262143)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd18;
        end else if ((grp_fu_870_p1 == 64'd524287)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd19;
        end else if ((grp_fu_870_p1 == 64'd1048575)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd20;
        end else if ((grp_fu_870_p1 == 64'd2097151)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd21;
        end else if ((grp_fu_870_p1 == 64'd4194303)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd22;
        end else if ((grp_fu_870_p1 == 64'd8388607)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd23;
        end else if ((grp_fu_870_p1 == 64'd16777215)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd24;
        end else if ((grp_fu_870_p1 == 64'd33554431)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd25;
        end else if ((grp_fu_870_p1 == 64'd67108863)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd26;
        end else if ((grp_fu_870_p1 == 64'd134217727)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd27;
        end else if ((grp_fu_870_p1 == 64'd268435455)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd28;
        end else if ((grp_fu_870_p1 == 64'd536870911)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd29;
        end else if ((grp_fu_870_p1 == 64'd1073741823)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd30;
        end else if ((grp_fu_870_p1 == 64'd2147483647)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd31;
        end else if ((grp_fu_870_p1 == 64'd4294967295)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd32;
        end else if ((grp_fu_870_p1 == 64'd8589934591)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd33;
        end else if ((grp_fu_870_p1 == 64'd17179869183)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd34;
        end else if ((grp_fu_870_p1 == 64'd34359738367)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd35;
        end else if ((grp_fu_870_p1 == 64'd68719476735)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd36;
        end else if ((grp_fu_870_p1 == 64'd137438953471)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd37;
        end else if ((grp_fu_870_p1 == 64'd274877906943)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd38;
        end else if ((grp_fu_870_p1 == 64'd549755813887)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd39;
        end else if ((grp_fu_870_p1 == 64'd1099511627775)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd40;
        end else if ((grp_fu_870_p1 == 64'd2199023255551)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd41;
        end else if ((grp_fu_870_p1 == 64'd4398046511103)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd42;
        end else if ((grp_fu_870_p1 == 64'd8796093022207)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd43;
        end else if ((grp_fu_870_p1 == 64'd17592186044415)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd44;
        end else if ((grp_fu_870_p1 == 64'd35184372088831)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd45;
        end else if ((grp_fu_870_p1 == 64'd70368744177663)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd46;
        end else if ((grp_fu_870_p1 == 64'd140737488355327)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd47;
        end else if ((grp_fu_870_p1 == 64'd281474976710655)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd48;
        end else if ((grp_fu_870_p1 == 64'd562949953421311)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd49;
        end else if ((grp_fu_870_p1 == 64'd1125899906842623)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd50;
        end else if ((grp_fu_870_p1 == 64'd2251799813685247)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd51;
        end else if ((grp_fu_870_p1 == 64'd4503599627370495)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd52;
        end else if ((grp_fu_870_p1 == 64'd9007199254740991)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd53;
        end else if ((grp_fu_870_p1 == 64'd18014398509481983)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd54;
        end else if ((grp_fu_870_p1 == 64'd36028797018963967)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd55;
        end else if ((grp_fu_870_p1 == 64'd72057594037927935)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd56;
        end else if ((grp_fu_870_p1 == 64'd144115188075855871)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd57;
        end else if ((grp_fu_870_p1 == 64'd288230376151711743)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd58;
        end else if ((grp_fu_870_p1 == 64'd576460752303423487)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd59;
        end else if ((grp_fu_870_p1 == 64'd1152921504606846975)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd60;
        end else if ((grp_fu_870_p1 == 64'd2305843009213693951)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd61;
        end else if ((grp_fu_870_p1 == 64'd4611686018427387903)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd62;
        end else if ((grp_fu_870_p1 == 64'd9223372036854775807)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd63;
        end else if ((grp_fu_870_p1 == 64'd18446744073709551615)) begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = 8'd64;
        end else begin
            ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = ap_phi_reg_pp0_iter0_this_assign_0_i_reg_649;
        end
    end else begin
        ap_phi_mux_this_assign_0_i_phi_fu_652_p130 = ap_phi_reg_pp0_iter0_this_assign_0_i_reg_649;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_392_p5 == 1'd1) & (state == 3'd1))) begin
        if ((grp_fu_870_p1 == 64'd1)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd1;
        end else if ((grp_fu_870_p1 == 64'd3)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd2;
        end else if ((grp_fu_870_p1 == 64'd7)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd3;
        end else if ((grp_fu_870_p1 == 64'd15)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd4;
        end else if ((grp_fu_870_p1 == 64'd31)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd5;
        end else if ((grp_fu_870_p1 == 64'd63)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd6;
        end else if ((grp_fu_870_p1 == 64'd127)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd7;
        end else if ((grp_fu_870_p1 == 64'd255)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd8;
        end else if ((grp_fu_870_p1 == 64'd511)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd9;
        end else if ((grp_fu_870_p1 == 64'd1023)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd10;
        end else if ((grp_fu_870_p1 == 64'd2047)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd11;
        end else if ((grp_fu_870_p1 == 64'd4095)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd12;
        end else if ((grp_fu_870_p1 == 64'd8191)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd13;
        end else if ((grp_fu_870_p1 == 64'd16383)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd14;
        end else if ((grp_fu_870_p1 == 64'd32767)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd15;
        end else if ((grp_fu_870_p1 == 64'd65535)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd16;
        end else if ((grp_fu_870_p1 == 64'd131071)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd17;
        end else if ((grp_fu_870_p1 == 64'd262143)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd18;
        end else if ((grp_fu_870_p1 == 64'd524287)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd19;
        end else if ((grp_fu_870_p1 == 64'd1048575)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd20;
        end else if ((grp_fu_870_p1 == 64'd2097151)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd21;
        end else if ((grp_fu_870_p1 == 64'd4194303)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd22;
        end else if ((grp_fu_870_p1 == 64'd8388607)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd23;
        end else if ((grp_fu_870_p1 == 64'd16777215)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd24;
        end else if ((grp_fu_870_p1 == 64'd33554431)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd25;
        end else if ((grp_fu_870_p1 == 64'd67108863)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd26;
        end else if ((grp_fu_870_p1 == 64'd134217727)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd27;
        end else if ((grp_fu_870_p1 == 64'd268435455)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd28;
        end else if ((grp_fu_870_p1 == 64'd536870911)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd29;
        end else if ((grp_fu_870_p1 == 64'd1073741823)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd30;
        end else if ((grp_fu_870_p1 == 64'd2147483647)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd31;
        end else if ((grp_fu_870_p1 == 64'd4294967295)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd32;
        end else if ((grp_fu_870_p1 == 64'd8589934591)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd33;
        end else if ((grp_fu_870_p1 == 64'd17179869183)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd34;
        end else if ((grp_fu_870_p1 == 64'd34359738367)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd35;
        end else if ((grp_fu_870_p1 == 64'd68719476735)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd36;
        end else if ((grp_fu_870_p1 == 64'd137438953471)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd37;
        end else if ((grp_fu_870_p1 == 64'd274877906943)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd38;
        end else if ((grp_fu_870_p1 == 64'd549755813887)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd39;
        end else if ((grp_fu_870_p1 == 64'd1099511627775)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd40;
        end else if ((grp_fu_870_p1 == 64'd2199023255551)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd41;
        end else if ((grp_fu_870_p1 == 64'd4398046511103)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd42;
        end else if ((grp_fu_870_p1 == 64'd8796093022207)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd43;
        end else if ((grp_fu_870_p1 == 64'd17592186044415)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd44;
        end else if ((grp_fu_870_p1 == 64'd35184372088831)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd45;
        end else if ((grp_fu_870_p1 == 64'd70368744177663)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd46;
        end else if ((grp_fu_870_p1 == 64'd140737488355327)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd47;
        end else if ((grp_fu_870_p1 == 64'd281474976710655)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd48;
        end else if ((grp_fu_870_p1 == 64'd562949953421311)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd49;
        end else if ((grp_fu_870_p1 == 64'd1125899906842623)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd50;
        end else if ((grp_fu_870_p1 == 64'd2251799813685247)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd51;
        end else if ((grp_fu_870_p1 == 64'd4503599627370495)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd52;
        end else if ((grp_fu_870_p1 == 64'd9007199254740991)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd53;
        end else if ((grp_fu_870_p1 == 64'd18014398509481983)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd54;
        end else if ((grp_fu_870_p1 == 64'd36028797018963967)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd55;
        end else if ((grp_fu_870_p1 == 64'd72057594037927935)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd56;
        end else if ((grp_fu_870_p1 == 64'd144115188075855871)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd57;
        end else if ((grp_fu_870_p1 == 64'd288230376151711743)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd58;
        end else if ((grp_fu_870_p1 == 64'd576460752303423487)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd59;
        end else if ((grp_fu_870_p1 == 64'd1152921504606846975)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd60;
        end else if ((grp_fu_870_p1 == 64'd2305843009213693951)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd61;
        end else if ((grp_fu_870_p1 == 64'd4611686018427387903)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd62;
        end else if ((grp_fu_870_p1 == 64'd9223372036854775807)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd63;
        end else if ((grp_fu_870_p1 == 64'd18446744073709551615)) begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = 8'd64;
        end else begin
            ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = ap_phi_reg_pp0_iter0_this_assign_10_0_i_reg_435;
        end
    end else begin
        ap_phi_mux_this_assign_10_0_i_phi_fu_438_p130 = ap_phi_reg_pp0_iter0_this_assign_10_0_i_reg_435;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op161_read_state1 == 1'b1))) begin
        memAccessBreakdown2t_1_blk_n = memAccessBreakdown2t_1_empty_n;
    end else begin
        memAccessBreakdown2t_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op161_read_state1 == 1'b1))) begin
        memAccessBreakdown2t_1_read = 1'b1;
    end else begin
        memAccessBreakdown2t_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op163_read_state1 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op78_read_state1 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op72_read_state1 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op10_read_state1 == 1'b1)))) begin
        s_axis_txread_data_TDATA_blk_n = s_axis_txread_data_TVALID;
    end else begin
        s_axis_txread_data_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op163_read_state1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op78_read_state1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op72_read_state1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op10_read_state1 == 1'b1)))) begin
        s_axis_txread_data_TREADY = 1'b1;
    end else begin
        s_axis_txread_data_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((state_load_reg_2061_pp0_iter1_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op409_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op406_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op403_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op396_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op394_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op391_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op385_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op359_write_state3 == 1'b1)))) begin
        txBufferReadDataStit_1_blk_n = txBufferReadDataStit_1_full_n;
    end else begin
        txBufferReadDataStit_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op409_write_state3 == 1'b1)) begin
            txBufferReadDataStit_1_din = tmp70_fu_2050_p4;
        end else if ((ap_predicate_op406_write_state3 == 1'b1)) begin
            txBufferReadDataStit_1_din = tmp_1_fu_2039_p4;
        end else if ((ap_predicate_op403_write_state3 == 1'b1)) begin
            txBufferReadDataStit_1_din = tmp_2_fu_2028_p4;
        end else if ((ap_predicate_op396_write_state3 == 1'b1)) begin
            txBufferReadDataStit_1_din = tmp_3_fu_2017_p4;
        end else if ((ap_predicate_op394_write_state3 == 1'b1)) begin
            txBufferReadDataStit_1_din = tmp_4_fu_2006_p4;
        end else if ((ap_predicate_op391_write_state3 == 1'b1)) begin
            txBufferReadDataStit_1_din = tmp_5_fu_1995_p4;
        end else if ((ap_predicate_op385_write_state3 == 1'b1)) begin
            txBufferReadDataStit_1_din = tmp_6_fu_1985_p4;
        end else if ((ap_predicate_op359_write_state3 == 1'b1)) begin
            txBufferReadDataStit_1_din = tmp_7_fu_1863_p4;
        end else if ((state_load_reg_2061_pp0_iter1_reg == 3'd4)) begin
            txBufferReadDataStit_1_din = tmp_8_fu_1718_p4;
        end else begin
            txBufferReadDataStit_1_din = 'bx;
        end
    end else begin
        txBufferReadDataStit_1_din = 'bx;
    end
end

always @ (*) begin
    if ((((state_load_reg_2061_pp0_iter1_reg == 3'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op409_write_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op406_write_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op403_write_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op396_write_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op394_write_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op391_write_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op385_write_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op359_write_state3 == 1'b1)))) begin
        txBufferReadDataStit_1_write = 1'b1;
    end else begin
        txBufferReadDataStit_1_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Lo_assign_fu_935_p3 = {{offset_V}, {3'd0}};

assign add_ln1354_fu_1385_p2 = ($signed(zext_ln1354_1_reg_2090) + $signed(12'd4095));

assign add_ln1355_fu_1410_p2 = ($signed(zext_ln1354_reg_2085) + $signed(9'd511));

assign add_ln1377_fu_1317_p2 = ($signed(zext_ln1377_1_fu_1313_p1) + $signed(12'd4095));

assign add_ln1378_fu_1343_p2 = ($signed(zext_ln1377_fu_1303_p1) + $signed(9'd511));

assign add_ln647_1_fu_1187_p2 = ($signed(trunc_ln647_9_fu_1173_p1) + $signed(7'd65));

assign add_ln647_fu_1533_p2 = ($signed(trunc_ln647_8_reg_2145) + $signed(10'd513));

assign and_ln391_fu_1700_p2 = (shl_ln391_fu_1688_p2 & lshr_ln391_fu_1694_p2);

assign and_ln414_13_fu_1809_p2 = (xor_ln414_fu_1804_p2 & p_Result_31_fu_1753_p2);

assign and_ln414_14_fu_1815_p2 = (select_ln414_13_fu_1798_p3 & and_ln414_reg_2259);

assign and_ln414_15_fu_1517_p2 = (shl_ln414_9_fu_1505_p2 & lshr_ln414_11_fu_1511_p2);

assign and_ln414_16_fu_1846_p2 = (xor_ln414_6_fu_1841_p2 & p_Result_33_fu_1783_p2);

assign and_ln414_17_fu_1852_p2 = (select_ln414_17_fu_1835_p3 & and_ln414_15_reg_2265);

assign and_ln414_18_fu_1902_p2 = (xor_ln414_7_fu_1896_p2 & prevWord_data_V_10);

assign and_ln414_19_fu_1908_p2 = (p_Result_38_fu_1882_p2 & lshr_ln414_12_fu_1890_p2);

assign and_ln414_20_fu_1961_p2 = (xor_ln414_8_fu_1955_p2 & prevWord_keep_V_14);

assign and_ln414_21_fu_1967_p2 = (p_Result_39_fu_1935_p2 & lshr_ln414_13_fu_1949_p2);

assign and_ln414_fu_1473_p2 = (shl_ln414_7_fu_1461_p2 & lshr_ln414_10_fu_1467_p2);

assign and_ln791_fu_1111_p2 = (shl_ln791_fu_1105_p2 & s_axis_txread_data_TKEEP);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((memAccessBreakdown2t_1_empty_n == 1'b0) & (ap_predicate_op161_read_state1 == 1'b1)) | ((s_axis_txread_data_TVALID == 1'b0) & (ap_predicate_op163_read_state1 == 1'b1)) | ((s_axis_txread_data_TVALID == 1'b0) & (ap_predicate_op78_read_state1 == 1'b1)) | ((s_axis_txread_data_TVALID == 1'b0) & (ap_predicate_op72_read_state1 == 1'b1)) | ((s_axis_txread_data_TVALID == 1'b0) & (ap_predicate_op10_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((state_load_reg_2061_pp0_iter1_reg == 3'd4) & (txBufferReadDataStit_1_full_n == 1'b0)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op409_write_state3 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op406_write_state3 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op403_write_state3 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op396_write_state3 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op394_write_state3 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op391_write_state3 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op385_write_state3 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op359_write_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((memAccessBreakdown2t_1_empty_n == 1'b0) & (ap_predicate_op161_read_state1 == 1'b1)) | ((s_axis_txread_data_TVALID == 1'b0) & (ap_predicate_op163_read_state1 == 1'b1)) | ((s_axis_txread_data_TVALID == 1'b0) & (ap_predicate_op78_read_state1 == 1'b1)) | ((s_axis_txread_data_TVALID == 1'b0) & (ap_predicate_op72_read_state1 == 1'b1)) | ((s_axis_txread_data_TVALID == 1'b0) & (ap_predicate_op10_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((state_load_reg_2061_pp0_iter1_reg == 3'd4) & (txBufferReadDataStit_1_full_n == 1'b0)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op409_write_state3 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op406_write_state3 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op403_write_state3 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op396_write_state3 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op394_write_state3 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op391_write_state3 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op385_write_state3 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op359_write_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((memAccessBreakdown2t_1_empty_n == 1'b0) & (ap_predicate_op161_read_state1 == 1'b1)) | ((s_axis_txread_data_TVALID == 1'b0) & (ap_predicate_op163_read_state1 == 1'b1)) | ((s_axis_txread_data_TVALID == 1'b0) & (ap_predicate_op78_read_state1 == 1'b1)) | ((s_axis_txread_data_TVALID == 1'b0) & (ap_predicate_op72_read_state1 == 1'b1)) | ((s_axis_txread_data_TVALID == 1'b0) & (ap_predicate_op10_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((state_load_reg_2061_pp0_iter1_reg == 3'd4) & (txBufferReadDataStit_1_full_n == 1'b0)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op409_write_state3 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op406_write_state3 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op403_write_state3 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op396_write_state3 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op394_write_state3 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op391_write_state3 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op385_write_state3 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op359_write_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((memAccessBreakdown2t_1_empty_n == 1'b0) & (ap_predicate_op161_read_state1 == 1'b1)) | ((s_axis_txread_data_TVALID == 1'b0) & (ap_predicate_op163_read_state1 == 1'b1)) | ((s_axis_txread_data_TVALID == 1'b0) & (ap_predicate_op78_read_state1 == 1'b1)) | ((s_axis_txread_data_TVALID == 1'b0) & (ap_predicate_op72_read_state1 == 1'b1)) | ((s_axis_txread_data_TVALID == 1'b0) & (ap_predicate_op10_read_state1 == 1'b1)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (((state_load_reg_2061_pp0_iter1_reg == 3'd4) & (txBufferReadDataStit_1_full_n == 1'b0)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op409_write_state3 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op406_write_state3 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op403_write_state3 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op396_write_state3 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op394_write_state3 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op391_write_state3 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op385_write_state3 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op359_write_state3 == 1'b1)));
end

always @ (*) begin
    ap_condition_1731 = ((grp_nbreadreq_fu_392_p5 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_335 = ((grp_fu_874_p1 == 1'd1) & (grp_nbreadreq_fu_392_p5 == 1'd1) & (state == 3'd1));
end

always @ (*) begin
    ap_condition_350 = ((tmp_nbreadreq_fu_414_p3 == 1'd1) & (tmp_368_read_fu_422_p2 == 1'd1) & (grp_fu_874_p1 == 1'd1) & (grp_nbreadreq_fu_392_p5 == 1'd1) & (state == 3'd0));
end

always @ (*) begin
    ap_condition_72 = ((tmp_nbreadreq_fu_414_p3 == 1'd1) & (grp_nbreadreq_fu_392_p5 == 1'd1) & (state == 3'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_storemerge1402_i_reg_635 = 'bx;

assign ap_phi_reg_pp0_iter0_storemerge1403_i_reg_849 = 'bx;

assign ap_phi_reg_pp0_iter0_this_assign_0_i_reg_649 = 'bx;

assign ap_phi_reg_pp0_iter0_this_assign_10_0_i_reg_435 = 'bx;

always @ (*) begin
    ap_predicate_op10_read_state1 = ((grp_nbreadreq_fu_392_p5 == 1'd1) & (state == 3'd2));
end

always @ (*) begin
    ap_predicate_op161_read_state1 = ((tmp_nbreadreq_fu_414_p3 == 1'd1) & (grp_nbreadreq_fu_392_p5 == 1'd1) & (state == 3'd0));
end

always @ (*) begin
    ap_predicate_op163_read_state1 = ((tmp_nbreadreq_fu_414_p3 == 1'd1) & (grp_nbreadreq_fu_392_p5 == 1'd1) & (state == 3'd0));
end

always @ (*) begin
    ap_predicate_op359_write_state3 = ((tmp_355_reg_2077_pp0_iter1_reg == 1'd1) & (state_load_reg_2061_pp0_iter1_reg == 3'd2));
end

always @ (*) begin
    ap_predicate_op385_write_state3 = ((state_load_reg_2061_pp0_iter1_reg == 3'd3) & (tmp_354_reg_2162_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op391_write_state3 = ((state_load_reg_2061_pp0_iter1_reg == 3'd1) & (tmp_353_reg_2171_pp0_iter1_reg == 1'd1) & (tmp_last_V_reg_2175_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op394_write_state3 = ((state_load_reg_2061_pp0_iter1_reg == 3'd1) & (tmp_last_V_reg_2175_pp0_iter1_reg == 1'd1) & (tmp_353_reg_2171_pp0_iter1_reg == 1'd1) & (pkgNeedsMerge_load_reg_2065_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op396_write_state3 = ((state_load_reg_2061_pp0_iter1_reg == 3'd1) & (tmp_369_reg_2179_pp0_iter1_reg == 1'd1) & (pkgNeedsMerge_load_reg_2065_pp0_iter1_reg == 1'd1) & (tmp_last_V_reg_2175_pp0_iter1_reg == 1'd1) & (tmp_353_reg_2171_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op403_write_state3 = ((state_load_reg_2061_pp0_iter1_reg == 3'd0) & (tmp_357_reg_2187_pp0_iter1_reg == 1'd1) & (tmp_reg_2183_pp0_iter1_reg == 1'd1) & (tmp_last_V_6_reg_2195_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op406_write_state3 = ((state_load_reg_2061_pp0_iter1_reg == 3'd0) & (tmp_last_V_6_reg_2195_pp0_iter1_reg == 1'd1) & (tmp_357_reg_2187_pp0_iter1_reg == 1'd1) & (tmp_reg_2183_pp0_iter1_reg == 1'd1) & (tmp_368_reg_2191_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op409_write_state3 = ((state_load_reg_2061_pp0_iter1_reg == 3'd0) & (tmp_370_reg_2199_pp0_iter1_reg == 1'd1) & (tmp_368_reg_2191_pp0_iter1_reg == 1'd1) & (tmp_last_V_6_reg_2195_pp0_iter1_reg == 1'd1) & (tmp_357_reg_2187_pp0_iter1_reg == 1'd1) & (tmp_reg_2183_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op72_read_state1 = ((grp_nbreadreq_fu_392_p5 == 1'd1) & (state == 3'd3));
end

always @ (*) begin
    ap_predicate_op78_read_state1 = ((grp_nbreadreq_fu_392_p5 == 1'd1) & (state == 3'd1));
end

assign bvh_d_index_fu_1091_p2 = (9'd64 - zext_ln1354_fu_923_p1);

assign grp_fu_870_p1 = s_axis_txread_data_TKEEP;

assign grp_fu_874_p1 = s_axis_txread_data_TLAST;

assign grp_fu_878_p3 = s_axis_txread_data_TKEEP[32'd63];

assign grp_fu_886_p2 = (10'd511 - trunc_ln647_8_reg_2145);

assign grp_nbreadreq_fu_392_p5 = s_axis_txread_data_TVALID;

assign icmp_ln391_fu_1370_p2 = ((zext_ln391_fu_1366_p1 != 26'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_2_fu_1057_p2 = ((zext_ln414_28_fu_1053_p1 != 26'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_fu_985_p2 = ((zext_ln414_24_fu_981_p1 != 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln647_1_fu_1167_p2 = ((sext_ln647_1_fu_1163_p1 != 26'd0) ? 1'b1 : 1'b0);

assign icmp_ln647_fu_1143_p2 = ((sext_ln647_fu_1139_p1 != 23'd0) ? 1'b1 : 1'b0);

assign lshr_ln391_fu_1694_p2 = 64'd18446744073709551615 >> zext_ln391_2_fu_1684_p1;

assign lshr_ln414_10_fu_1467_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln414_27_fu_1457_p1;

assign lshr_ln414_11_fu_1511_p2 = 64'd18446744073709551615 >> zext_ln414_31_fu_1501_p1;

assign lshr_ln414_12_fu_1890_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln414_32_fu_1887_p1;

assign lshr_ln414_13_fu_1949_p2 = 64'd18446744073709551615 >> zext_ln414_33_fu_1945_p1;

assign lshr_ln414_7_fu_1656_p2 = 64'd18446744073709551615 >> zext_ln414_21_fu_1652_p1;

assign lshr_ln414_8_fu_1747_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln414_22_fu_1744_p1;

assign lshr_ln414_9_fu_1777_p2 = 64'd18446744073709551615 >> zext_ln414_23_fu_1774_p1;

assign lshr_ln414_fu_1614_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln414_fu_1611_p1;

assign lshr_ln647_10_fu_1635_p2 = 64'd18446744073709551615 >> zext_ln647_10_fu_1631_p1;

assign lshr_ln647_11_fu_1732_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln647_11_fu_1729_p1;

assign lshr_ln647_12_fu_1762_p2 = 64'd18446744073709551615 >> zext_ln647_12_fu_1759_p1;

assign lshr_ln647_13_fu_959_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln647_13_fu_955_p1;

assign lshr_ln647_14_fu_1031_p2 = 64'd18446744073709551615 >> zext_ln647_14_fu_1027_p1;

assign lshr_ln647_15_fu_1568_p2 = select_ln647_1_fu_1545_p3 >> zext_ln647_15_fu_1564_p1;

assign lshr_ln647_16_fu_1876_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln647_16_fu_1873_p1;

assign lshr_ln647_17_fu_1239_p2 = select_ln647_4_fu_1213_p3 >> zext_ln647_17_fu_1235_p1;

assign lshr_ln647_18_fu_1929_p2 = 64'd18446744073709551615 >> zext_ln647_18_fu_1926_p1;

assign lshr_ln647_fu_1599_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln647_fu_1596_p1;

assign p_Result_29_fu_1973_p2 = (and_ln414_21_fu_1967_p2 | and_ln414_20_fu_1961_p2);

assign p_Result_30_fu_1738_p2 = (prevWord_data_V_10 & lshr_ln647_11_fu_1732_p2);

assign p_Result_31_fu_1753_p2 = (p_Result_30_fu_1738_p2 & lshr_ln414_8_fu_1747_p2);

assign p_Result_32_fu_1768_p2 = (prevWord_keep_V_14 & lshr_ln647_12_fu_1762_p2);

assign p_Result_33_fu_1783_p2 = (p_Result_32_fu_1768_p2 & lshr_ln414_9_fu_1777_p2);

assign p_Result_34_fu_965_p2 = (s_axis_txread_data_TDATA & lshr_ln647_13_fu_959_p2);

assign p_Result_35_fu_1820_p2 = (and_ln414_14_fu_1815_p2 | and_ln414_13_fu_1809_p2);

assign p_Result_36_fu_1037_p2 = (s_axis_txread_data_TKEEP & lshr_ln647_14_fu_1031_p2);

assign p_Result_37_fu_1857_p2 = (and_ln414_17_fu_1852_p2 | and_ln414_16_fu_1846_p2);

assign p_Result_38_fu_1882_p2 = (lshr_ln647_16_fu_1876_p2 & lshr_ln647_15_reg_2276);

assign p_Result_39_fu_1935_p2 = (lshr_ln647_18_fu_1929_p2 & lshr_ln647_17_reg_2157_pp0_iter1_reg);

assign p_Result_40_fu_1605_p2 = (prevWord_data_V_10 & lshr_ln647_fu_1599_p2);

assign p_Result_41_fu_1620_p2 = (p_Result_40_fu_1605_p2 & lshr_ln414_fu_1614_p2);

assign p_Result_42_fu_1641_p2 = (prevWord_keep_V_14 & lshr_ln647_10_fu_1635_p2);

assign p_Result_43_fu_1662_p2 = (p_Result_42_fu_1641_p2 & lshr_ln414_7_fu_1656_p2);

assign p_Result_44_fu_1712_p2 = (xor_ln391_fu_1706_p2 & p_Result_43_fu_1662_p2);

assign p_Result_s_fu_1914_p2 = (and_ln414_19_fu_1908_p2 | and_ln414_18_fu_1902_p2);

assign pkgNeedsMerge_load_load_fu_915_p1 = pkgNeedsMerge;

assign select_ln1367_fu_1245_p3 = ((tmp_last_V_5_fu_1117_p2[0:0] === 1'b1) ? 3'd0 : 3'd4);

assign select_ln391_1_fu_1674_p3 = ((icmp_ln391_reg_2223[0:0] === 1'b1) ? sub_ln391_reg_2234 : 7'd0);

assign select_ln391_fu_1668_p3 = ((icmp_ln391_reg_2223[0:0] === 1'b1) ? 7'd63 : trunc_ln391_reg_2229);

assign select_ln414_11_fu_1005_p3 = ((icmp_ln414_fu_985_p2[0:0] === 1'b1) ? sub_ln414_8_fu_999_p2 : tmp_360_fu_991_p3);

assign select_ln414_12_fu_1446_p3 = ((icmp_ln414_reg_2095[0:0] === 1'b1) ? sub_ln414_9_fu_1441_p2 : 10'd0);

assign select_ln414_13_fu_1798_p3 = ((icmp_ln414_reg_2095_pp0_iter1_reg[0:0] === 1'b1) ? tmp_361_fu_1789_p4 : shl_ln414_reg_2108_pp0_iter1_reg);

assign select_ln414_14_fu_1479_p3 = ((icmp_ln414_2_reg_2114[0:0] === 1'b1) ? 7'd63 : trunc_ln414_4_reg_2121);

assign select_ln414_15_fu_1073_p3 = ((icmp_ln414_2_fu_1057_p2[0:0] === 1'b1) ? sub_ln414_10_fu_1067_p2 : trunc_ln414_4_fu_1063_p1);

assign select_ln414_16_fu_1490_p3 = ((icmp_ln414_2_reg_2114[0:0] === 1'b1) ? sub_ln414_11_fu_1485_p2 : 7'd0);

assign select_ln414_17_fu_1835_p3 = ((icmp_ln414_2_reg_2114_pp0_iter1_reg[0:0] === 1'b1) ? tmp_363_fu_1826_p4 : shl_ln414_8_reg_2127_pp0_iter1_reg);

assign select_ln414_fu_1435_p3 = ((icmp_ln414_reg_2095[0:0] === 1'b1) ? 10'd511 : tmp_360_reg_2102);

assign select_ln647_1_fu_1545_p3 = ((icmp_ln647_reg_2138[0:0] === 1'b1) ? tmp_365_fu_1523_p4 : reg_891);

assign select_ln647_2_fu_1552_p3 = ((icmp_ln647_reg_2138[0:0] === 1'b1) ? grp_fu_886_p2 : trunc_ln647_8_reg_2145);

assign select_ln647_3_fu_1205_p3 = ((icmp_ln647_1_fu_1167_p2[0:0] === 1'b1) ? add_ln647_1_fu_1187_p2 : sub_ln647_9_fu_1199_p2);

assign select_ln647_4_fu_1213_p3 = ((icmp_ln647_1_fu_1167_p2[0:0] === 1'b1) ? tmp_367_fu_1177_p4 : s_axis_txread_data_TKEEP);

assign select_ln647_5_fu_1221_p3 = ((icmp_ln647_1_fu_1167_p2[0:0] === 1'b1) ? sub_ln647_8_fu_1193_p2 : trunc_ln647_9_fu_1173_p1);

assign select_ln647_fu_1538_p3 = ((icmp_ln647_reg_2138[0:0] === 1'b1) ? add_ln647_fu_1533_p2 : grp_fu_886_p2);

assign sext_ln555_fu_1097_p1 = bvh_d_index_fu_1091_p2;

assign sext_ln647_1_fu_1163_p1 = $signed(tmp_366_fu_1153_p4);

assign sext_ln647_fu_1139_p1 = $signed(tmp_364_fu_1129_p4);

assign shl_ln391_fu_1688_p2 = 64'd18446744073709551615 << zext_ln391_1_fu_1680_p1;

assign shl_ln414_7_fu_1461_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 << zext_ln414_26_fu_1453_p1;

assign shl_ln414_8_fu_1085_p2 = p_Result_36_fu_1037_p2 << zext_ln414_29_fu_1081_p1;

assign shl_ln414_9_fu_1505_p2 = 64'd18446744073709551615 << zext_ln414_30_fu_1497_p1;

assign shl_ln414_fu_1017_p2 = p_Result_34_fu_965_p2 << zext_ln414_25_fu_1013_p1;

assign shl_ln791_fu_1105_p2 = 64'd1 << zext_ln791_fu_1101_p1;

assign shl_ln_fu_1306_p3 = {{offset_V_load_reg_2069}, {3'd0}};

assign state_load_load_fu_911_p1 = state;

assign sub_ln1362_fu_1123_p2 = (12'd512 - zext_ln1354_1_fu_943_p1);

assign sub_ln391_fu_1379_p2 = (7'd63 - trunc_ln391_fu_1376_p1);

assign sub_ln414_10_fu_1067_p2 = (7'd63 - trunc_ln414_4_fu_1063_p1);

assign sub_ln414_11_fu_1485_p2 = (7'd63 - trunc_ln414_4_reg_2121);

assign sub_ln414_12_fu_1578_p2 = (10'd511 - trunc_ln414_5_fu_1574_p1);

assign sub_ln414_13_fu_1940_p2 = (7'd63 - trunc_ln414_6_reg_2286);

assign sub_ln414_5_fu_1647_p2 = (7'd63 - trunc_ln414_1_reg_2218);

assign sub_ln414_6_fu_1404_p2 = (10'd511 - trunc_ln414_2_fu_1400_p1);

assign sub_ln414_7_fu_1429_p2 = (7'd63 - trunc_ln414_3_fu_1425_p1);

assign sub_ln414_8_fu_999_p2 = (10'd511 - tmp_360_fu_991_p3);

assign sub_ln414_9_fu_1441_p2 = (10'd511 - tmp_360_reg_2102);

assign sub_ln414_fu_1337_p2 = (10'd511 - trunc_ln414_fu_1333_p1);

assign sub_ln647_10_fu_1229_p2 = (7'd63 - select_ln647_3_fu_1205_p3);

assign sub_ln647_2_fu_1626_p2 = (7'd63 - trunc_ln647_5_reg_2213);

assign sub_ln647_3_fu_1394_p2 = (10'd511 - trunc_ln647_6_fu_1390_p1);

assign sub_ln647_4_fu_1419_p2 = (7'd63 - trunc_ln647_7_fu_1415_p1);

assign sub_ln647_7_fu_1558_p2 = (10'd511 - select_ln647_fu_1538_p3);

assign sub_ln647_8_fu_1193_p2 = (7'd63 - trunc_ln647_9_fu_1173_p1);

assign sub_ln647_9_fu_1199_p2 = (7'd63 - trunc_ln647_9_fu_1173_p1);

assign sub_ln647_fu_1327_p2 = (10'd511 - trunc_ln647_fu_1323_p1);

assign tmp70_fu_2050_p4 = {{{{1'd0}, {reg_895_pp0_iter1_reg}}}, {reg_891_pp0_iter1_reg}};

assign tmp_1_fu_2039_p4 = {{{{1'd1}, {reg_895_pp0_iter1_reg}}}, {reg_891_pp0_iter1_reg}};

assign tmp_2_fu_2028_p4 = {{{{1'd0}, {reg_895_pp0_iter1_reg}}}, {reg_891_pp0_iter1_reg}};

assign tmp_356_fu_1357_p4 = {{offset_V_load_reg_2069[7:6]}};

assign tmp_358_fu_947_p3 = {{trunc_ln1354_1_fu_931_p1}, {3'd0}};

assign tmp_359_fu_971_p4 = {{offset_V[7:6]}};

assign tmp_360_fu_991_p3 = {{trunc_ln1354_fu_927_p1}, {3'd0}};

integer ap_tvar_int_0;

always @ (shl_ln414_reg_2108_pp0_iter1_reg) begin
    for (ap_tvar_int_0 = 512 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 511 - 0) begin
            tmp_361_fu_1789_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_361_fu_1789_p4[ap_tvar_int_0] = shl_ln414_reg_2108_pp0_iter1_reg[511 - ap_tvar_int_0];
        end
    end
end

assign tmp_362_fu_1043_p4 = {{offset_V[7:6]}};

integer ap_tvar_int_1;

always @ (shl_ln414_8_reg_2127_pp0_iter1_reg) begin
    for (ap_tvar_int_1 = 64 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 63 - 0) begin
            tmp_363_fu_1826_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_363_fu_1826_p4[ap_tvar_int_1] = shl_ln414_8_reg_2127_pp0_iter1_reg[63 - ap_tvar_int_1];
        end
    end
end

assign tmp_364_fu_1129_p4 = {{sub_ln1362_fu_1123_p2[11:9]}};

integer ap_tvar_int_2;

always @ (reg_891) begin
    for (ap_tvar_int_2 = 512 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 511 - 0) begin
            tmp_365_fu_1523_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            tmp_365_fu_1523_p4[ap_tvar_int_2] = reg_891[511 - ap_tvar_int_2];
        end
    end
end

assign tmp_366_fu_1153_p4 = {{bvh_d_index_fu_1091_p2[8:6]}};

integer ap_tvar_int_3;

always @ (s_axis_txread_data_TKEEP) begin
    for (ap_tvar_int_3 = 64 - 1; ap_tvar_int_3 >= 0; ap_tvar_int_3 = ap_tvar_int_3 - 1) begin
        if (ap_tvar_int_3 > 63 - 0) begin
            tmp_367_fu_1177_p4[ap_tvar_int_3] = 1'b0;
        end else begin
            tmp_367_fu_1177_p4[ap_tvar_int_3] = s_axis_txread_data_TKEEP[63 - ap_tvar_int_3];
        end
    end
end

assign tmp_368_read_fu_422_p2 = memAccessBreakdown2t_1_dout;

assign tmp_3_fu_2017_p4 = {{{{1'd0}, {reg_895_pp0_iter1_reg}}}, {reg_891_pp0_iter1_reg}};

assign tmp_4_fu_2006_p4 = {{{{1'd1}, {reg_895_pp0_iter1_reg}}}, {reg_891_pp0_iter1_reg}};

assign tmp_5_fu_1995_p4 = {{{{1'd0}, {reg_895_pp0_iter1_reg}}}, {reg_891_pp0_iter1_reg}};

assign tmp_6_fu_1985_p4 = {{{tmp_last_V_3_reg_2166_pp0_iter1_reg}, {reg_895_pp0_iter1_reg}}, {reg_891_pp0_iter1_reg}};

assign tmp_7_fu_1863_p4 = {{{tmp_last_V_5_reg_2133_pp0_iter1_reg}, {p_Result_37_fu_1857_p2}}, {p_Result_35_fu_1820_p2}};

assign tmp_8_fu_1718_p4 = {{{{1'd1}, {p_Result_44_fu_1712_p2}}}, {p_Result_41_fu_1620_p2}};

assign tmp_last_V_5_fu_1117_p2 = ((and_ln791_fu_1111_p2 == 64'd0) ? 1'b1 : 1'b0);

assign tmp_nbreadreq_fu_414_p3 = memAccessBreakdown2t_1_empty_n;

assign trunc_ln1354_1_fu_931_p1 = offset_V[6:0];

assign trunc_ln1354_fu_927_p1 = offset_V[6:0];

assign trunc_ln1358_fu_1023_p1 = offset_V[6:0];

assign trunc_ln391_fu_1376_p1 = offset_V_load_reg_2069[6:0];

assign trunc_ln414_1_fu_1353_p1 = add_ln1378_fu_1343_p2[6:0];

assign trunc_ln414_2_fu_1400_p1 = add_ln1354_fu_1385_p2[9:0];

assign trunc_ln414_3_fu_1425_p1 = add_ln1355_fu_1410_p2[6:0];

assign trunc_ln414_4_fu_1063_p1 = offset_V[6:0];

assign trunc_ln414_5_fu_1574_p1 = add_ln1354_fu_1385_p2[9:0];

assign trunc_ln414_6_fu_1584_p1 = add_ln1355_fu_1410_p2[6:0];

assign trunc_ln414_fu_1333_p1 = add_ln1377_fu_1317_p2[9:0];

assign trunc_ln647_5_fu_1349_p1 = add_ln1378_fu_1343_p2[6:0];

assign trunc_ln647_6_fu_1390_p1 = add_ln1354_fu_1385_p2[9:0];

assign trunc_ln647_7_fu_1415_p1 = add_ln1355_fu_1410_p2[6:0];

assign trunc_ln647_8_fu_1149_p1 = sub_ln1362_fu_1123_p2[9:0];

assign trunc_ln647_9_fu_1173_p1 = bvh_d_index_fu_1091_p2[6:0];

assign trunc_ln647_fu_1323_p1 = add_ln1377_fu_1317_p2[9:0];

assign xor_ln391_fu_1706_p2 = (64'd18446744073709551615 ^ and_ln391_fu_1700_p2);

assign xor_ln414_6_fu_1841_p2 = (64'd18446744073709551615 ^ and_ln414_15_reg_2265);

assign xor_ln414_7_fu_1896_p2 = (lshr_ln414_12_fu_1890_p2 ^ 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095);

assign xor_ln414_8_fu_1955_p2 = (lshr_ln414_13_fu_1949_p2 ^ 64'd18446744073709551615);

assign xor_ln414_fu_1804_p2 = (512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 ^ and_ln414_reg_2259);

assign zext_ln1270_fu_1293_p1 = ap_phi_mux_storemerge1403_i_phi_fu_852_p4;

assign zext_ln1322_fu_1265_p1 = ap_phi_mux_storemerge1402_i_phi_fu_638_p6;

assign zext_ln1354_1_fu_943_p1 = Lo_assign_fu_935_p3;

assign zext_ln1354_fu_923_p1 = offset_V;

assign zext_ln1377_1_fu_1313_p1 = shl_ln_fu_1306_p3;

assign zext_ln1377_fu_1303_p1 = offset_V_load_reg_2069;

assign zext_ln391_1_fu_1680_p1 = select_ln391_fu_1668_p3;

assign zext_ln391_2_fu_1684_p1 = select_ln391_1_fu_1674_p3;

assign zext_ln391_fu_1366_p1 = tmp_356_fu_1357_p4;

assign zext_ln414_21_fu_1652_p1 = sub_ln414_5_fu_1647_p2;

assign zext_ln414_22_fu_1744_p1 = sub_ln414_6_reg_2244;

assign zext_ln414_23_fu_1774_p1 = sub_ln414_7_reg_2254;

assign zext_ln414_24_fu_981_p1 = tmp_359_fu_971_p4;

assign zext_ln414_25_fu_1013_p1 = select_ln414_11_fu_1005_p3;

assign zext_ln414_26_fu_1453_p1 = select_ln414_fu_1435_p3;

assign zext_ln414_27_fu_1457_p1 = select_ln414_12_fu_1446_p3;

assign zext_ln414_28_fu_1053_p1 = tmp_362_fu_1043_p4;

assign zext_ln414_29_fu_1081_p1 = select_ln414_15_fu_1073_p3;

assign zext_ln414_30_fu_1497_p1 = select_ln414_14_fu_1479_p3;

assign zext_ln414_31_fu_1501_p1 = select_ln414_16_fu_1490_p3;

assign zext_ln414_32_fu_1887_p1 = sub_ln414_12_reg_2281;

assign zext_ln414_33_fu_1945_p1 = sub_ln414_13_fu_1940_p2;

assign zext_ln414_fu_1611_p1 = sub_ln414_reg_2208;

assign zext_ln647_10_fu_1631_p1 = sub_ln647_2_fu_1626_p2;

assign zext_ln647_11_fu_1729_p1 = sub_ln647_3_reg_2239;

assign zext_ln647_12_fu_1759_p1 = sub_ln647_4_reg_2249;

assign zext_ln647_13_fu_955_p1 = tmp_358_fu_947_p3;

assign zext_ln647_14_fu_1027_p1 = trunc_ln1358_fu_1023_p1;

assign zext_ln647_15_fu_1564_p1 = select_ln647_2_fu_1552_p3;

assign zext_ln647_16_fu_1873_p1 = sub_ln647_7_reg_2271;

assign zext_ln647_17_fu_1235_p1 = select_ln647_5_fu_1221_p3;

assign zext_ln647_18_fu_1926_p1 = sub_ln647_10_reg_2152_pp0_iter1_reg;

assign zext_ln647_fu_1596_p1 = sub_ln647_reg_2203;

assign zext_ln791_fu_1101_p1 = $unsigned(sext_ln555_fu_1097_p1);

always @ (posedge ap_clk) begin
    zext_ln1354_reg_2085[8] <= 1'b0;
    zext_ln1354_1_reg_2090[2:0] <= 3'b000;
    zext_ln1354_1_reg_2090[11] <= 1'b0;
    tmp_360_reg_2102[2:0] <= 3'b000;
    trunc_ln647_8_reg_2145[2:0] <= 3'b000;
    sub_ln647_reg_2203[2:0] <= 3'b000;
    sub_ln414_reg_2208[2:0] <= 3'b000;
    sub_ln647_3_reg_2239[2:0] <= 3'b000;
    sub_ln414_6_reg_2244[2:0] <= 3'b000;
    sub_ln647_7_reg_2271[0] <= 1'b0;
    sub_ln414_12_reg_2281[2:0] <= 3'b000;
end

endmodule //read_data_stitching
