# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do BB_SYSTEM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl {C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl/CC_COLLISION_DETECTOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:32 on May 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl" C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl/CC_COLLISION_DETECTOR.v 
# -- Compiling module CC_COLLISION_DETECTOR
# 
# Top level modules:
# 	CC_COLLISION_DETECTOR
# End time: 17:32:32 on May 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl {C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl/CC_NESTCHECK.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:32 on May 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl" C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl/CC_NESTCHECK.v 
# -- Compiling module CC_NESTCHECK
# 
# Top level modules:
# 	CC_NESTCHECK
# End time: 17:32:32 on May 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl {C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_REG_GENERAL_NIDOS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:32 on May 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl" C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_REG_GENERAL_NIDOS.v 
# -- Compiling module SC_REG_GENERAL_NIDOS
# 
# Top level modules:
# 	SC_REG_GENERAL_NIDOS
# End time: 17:32:33 on May 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl {C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_REG_GENERAL_PERDIO_VIDAS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:33 on May 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl" C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_REG_GENERAL_PERDIO_VIDAS.v 
# -- Compiling module SC_REG_GENERAL_PERDIO_VIDAS
# 
# Top level modules:
# 	SC_REG_GENERAL_PERDIO_VIDAS
# End time: 17:32:33 on May 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl {C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:33 on May 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl" C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 17:32:33 on May 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl {C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:33 on May 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl" C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 17:32:33 on May 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl {C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:33 on May 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl" C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 17:32:33 on May 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl {C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:34 on May 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl" C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 17:32:34 on May 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl {C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:34 on May 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl" C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 17:32:34 on May 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl {C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_MAIN.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:34 on May 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl" C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_MAIN.v 
# -- Compiling module SC_STATEMACHINE_MAIN
# 
# Top level modules:
# 	SC_STATEMACHINE_MAIN
# End time: 17:32:34 on May 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl {C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:34 on May 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl" C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 17:32:34 on May 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl {C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:34 on May 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl" C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 17:32:34 on May 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl {C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:34 on May 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl" C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 17:32:35 on May 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1 {C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:35 on May 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1" C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 17:32:35 on May 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl {C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:35 on May 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl" C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 17:32:35 on May 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1 {C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:35 on May 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1" C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 17:32:35 on May 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl {C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_REG_GENERAL_NIVEL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:35 on May 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl" C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_REG_GENERAL_NIVEL.v 
# -- Compiling module SC_REG_GENERAL_NIVEL
# 
# Top level modules:
# 	SC_REG_GENERAL_NIVEL
# End time: 17:32:35 on May 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/simulation/modelsim {C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:35 on May 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/simulation/modelsim" C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 17:32:35 on May 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 17:32:36 on May 04,2021
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_REG_GENERAL_NIVEL
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.SC_STATEMACHINE_MAIN
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_RegBACKGTYPE
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.SC_REG_GENERAL_PERDIO_VIDAS
# Loading work.SC_REG_GENERAL_NIDOS
# Loading work.CC_COLLISION_DETECTOR
# Loading work.CC_NESTCHECK
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# ** Warning: (vsim-3017) C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/simulation/modelsim/TB_SYSTEM.vt(55): [TFMPC] - Too few port connections. Expected 18, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/simulation/modelsim/TB_SYSTEM.vt(55): [TFMPC] - Missing connection for port 'BB_SYSTEM_upButton_Out'.
# ** Warning: (vsim-3722) C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/simulation/modelsim/TB_SYSTEM.vt(55): [TFMPC] - Missing connection for port 'BB_SYSTEM_downButton_Out'.
# ** Warning: (vsim-3722) C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/simulation/modelsim/TB_SYSTEM.vt(55): [TFMPC] - Missing connection for port 'BB_SYSTEM_upButton_InLow'.
# ** Warning: (vsim-3722) C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/simulation/modelsim/TB_SYSTEM.vt(55): [TFMPC] - Missing connection for port 'BB_SYSTEM_downButton_InLow'.
# ** Warning: (vsim-3015) C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/BB_SYSTEM.v(443): [PCDPC] - Port size (3) does not match connection size (1) for port 'SC_STATEMACHINE_MAIN_transition_OutBUS'. The port definition is at: C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_MAIN.v(26).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINE_MAIN_u0 File: C:/Users/juans/Desktop/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_MAIN.v
# 
# add wave *
# End time: 17:32:41 on May 04,2021, Elapsed time: 0:00:05
# Errors: 0, Warnings: 6
