<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: kv_fastmul</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_kv_fastmul'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_kv_fastmul')">kv_fastmul</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.50</td>
<td class="s5 cl rt"><a href="mod69.html#Line" > 57.58</a></td>
<td class="s3 cl rt"><a href="mod69.html#Cond" > 39.13</a></td>
<td class="s6 cl rt"><a href="mod69.html#Toggle" > 64.42</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod69.html#Branch" > 60.87</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod69.html#inst_tag_2394"  onclick="showContent('inst_tag_2394')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_fastmul</a></td>
<td class="s5 cl rt"> 55.50</td>
<td class="s5 cl rt"><a href="mod69.html#Line" > 57.58</a></td>
<td class="s3 cl rt"><a href="mod69.html#Cond" > 39.13</a></td>
<td class="s6 cl rt"><a href="mod69.html#Toggle" > 64.42</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod69.html#Branch" > 60.87</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_kv_fastmul'>
<hr>
<a name="inst_tag_2394"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy55.html#tag_urg_inst_2394" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_fastmul</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.50</td>
<td class="s5 cl rt"><a href="mod69.html#Line" > 57.58</a></td>
<td class="s3 cl rt"><a href="mod69.html#Cond" > 39.13</a></td>
<td class="s6 cl rt"><a href="mod69.html#Toggle" > 64.42</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod69.html#Branch" > 60.87</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 20.66</td>
<td class="s2 cl rt"> 25.32</td>
<td class="s3 cl rt"> 39.13</td>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.39</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 73.91</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod371.html#inst_tag_16298" >kv_core</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod394.html#inst_tag_24346" id="tag_urg_inst_24346">a00</a></td>
<td class="s0 cl rt">  8.89</td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod394.html#inst_tag_24347" id="tag_urg_inst_24347">a01</a></td>
<td class="s0 cl rt">  8.89</td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod394.html#inst_tag_24348" id="tag_urg_inst_24348">a02</a></td>
<td class="s0 cl rt">  8.89</td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod394.html#inst_tag_24349" id="tag_urg_inst_24349">a03</a></td>
<td class="s0 cl rt">  8.89</td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod394.html#inst_tag_24350" id="tag_urg_inst_24350">a04</a></td>
<td class="s0 cl rt">  8.89</td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod394.html#inst_tag_24351" id="tag_urg_inst_24351">a05</a></td>
<td class="s0 cl rt">  8.89</td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod394.html#inst_tag_24352" id="tag_urg_inst_24352">a06</a></td>
<td class="s0 cl rt">  8.89</td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod394.html#inst_tag_24353" id="tag_urg_inst_24353">a07</a></td>
<td class="s0 cl rt">  8.89</td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod394.html#inst_tag_24354" id="tag_urg_inst_24354">a08</a></td>
<td class="s0 cl rt">  8.89</td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod394.html#inst_tag_24355" id="tag_urg_inst_24355">a09</a></td>
<td class="s0 cl rt">  8.89</td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod394.html#inst_tag_24356" id="tag_urg_inst_24356">a10</a></td>
<td class="s0 cl rt">  8.89</td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod394.html#inst_tag_24357" id="tag_urg_inst_24357">a11</a></td>
<td class="s0 cl rt">  8.89</td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod394.html#inst_tag_24358" id="tag_urg_inst_24358">a12</a></td>
<td class="s0 cl rt">  8.89</td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod394.html#inst_tag_24359" id="tag_urg_inst_24359">a13</a></td>
<td class="s0 cl rt">  8.89</td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod394.html#inst_tag_24360" id="tag_urg_inst_24360">a14</a></td>
<td class="s0 cl rt">  8.89</td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod394.html#inst_tag_24361" id="tag_urg_inst_24361">a15</a></td>
<td class="s0 cl rt">  8.89</td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2719.html#inst_tag_204989" id="tag_urg_inst_204989">b0</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3139.html#inst_tag_232254" id="tag_urg_inst_232254">b1</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3139.html#inst_tag_232255" id="tag_urg_inst_232255">b2</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3139.html#inst_tag_232256" id="tag_urg_inst_232256">b3</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_kv_fastmul'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod69.html" >kv_fastmul</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>33</td><td>19</td><td>57.58</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>32404</td><td>3</td><td>1</td><td>33.33</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>32411</td><td>10</td><td>6</td><td>60.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>32426</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>32434</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>32448</td><td>8</td><td>5</td><td>62.50</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>32471</td><td>5</td><td>1</td><td>20.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>32754</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
32403                   always @(posedge core_clk) begin
32404      1/1              if (mreq_valid_nx &amp;&amp; ~fmul_stall) begin
32405      <font color = "red">0/1     ==>          mreq_op0 &lt;= mreq_op0_nx;</font>
32406      <font color = "red">0/1     ==>          mreq_op1 &lt;= mreq_op1_nx;</font>
32407                       end
                        MISSING_ELSE
32408                   end
32409                   
32410                   always @(posedge core_clk or negedge core_reset_n) begin
32411      1/1              if (!core_reset_n) begin
32412      1/1                  mreq_high_product &lt;= 1'b0;
32413      1/1                  mreq_wop &lt;= 1'b0;
32414      1/1                  mreq_signed &lt;= 1'b0;
32415      1/1                  mreq_mulhsu_condition &lt;= 1'b0;
32416                       end
32417      1/1              else if (mreq_valid_nx &amp;&amp; ~fmul_stall) begin
32418      <font color = "red">0/1     ==>          mreq_high_product &lt;= fmul_high_product;</font>
32419      <font color = "red">0/1     ==>          mreq_wop &lt;= fmul_func[3];</font>
32420      <font color = "red">0/1     ==>          mreq_signed &lt;= mreq_signed_nx;</font>
32421      <font color = "red">0/1     ==>          mreq_mulhsu_condition &lt;= mreq_mulhsu_condition_nx;</font>
32422                       end
                        MISSING_ELSE
32423                   end
32424                   
32425                   always @(posedge core_clk) begin
32426      1/1              if (mreq_valid_nx &amp;&amp; ~fmul_stall) begin
32427      <font color = "red">0/1     ==>          mreq_op0_neg_reg &lt;= mreq_op0_neg_reg_nx;</font>
32428                       end
                        MISSING_ELSE
32429                   end
32430                   
32431                   assign mreq_op0_neg_reg_nx = ~mreq_op0_nx;
32432                   assign mreq_op0_neg = mreq_op0_neg_reg;
32433                   always @(posedge core_clk or negedge core_reset_n) begin
32434      1/1              if (!core_reset_n) begin
32435      1/1                  mreq_valid &lt;= 1'b0;
32436                       end
32437      1/1              else if (!fmul_stall) begin
32438      1/1                  mreq_valid &lt;= mreq_valid_nx;
32439                       end
                        MISSING_ELSE
32440                   end
32441                   
32442                   assign mreq_valid_nx = fmul_req;
32443                   assign mreq_op0_nx = mreq_mulhsu_condition_nx ? ~fmul_op0 + {{31{1'b0}},1'b1} : fmul_op0;
32444                   assign mreq_op1_nx = fmul_op1;
32445                   assign mreq_signed_nx = (fmul_func == MDUOP_MULH);
32446                   assign mreq_mulhsu_condition_nx = (fmul_func == MDUOP_MULHSU) &amp; fmul_op0_msb;
32447                   always @(posedge core_clk or negedge core_reset_n) begin
32448      1/1              if (!core_reset_n) begin
32449      1/1                  m1_wop &lt;= 1'b0;
32450      1/1                  m1_high_product &lt;= 1'b0;
32451      1/1                  m1_mulhsu_condition &lt;= 1'b0;
32452                       end
32453      1/1              else if (mreq_valid &amp;&amp; ~fmul_stall) begin
32454      <font color = "red">0/1     ==>          m1_wop &lt;= mreq_wop;</font>
32455      <font color = "red">0/1     ==>          m1_high_product &lt;= mreq_high_product;</font>
32456      <font color = "red">0/1     ==>          m1_mulhsu_condition &lt;= mreq_mulhsu_condition;</font>
32457                       end
                        MISSING_ELSE
32458                   end
32459                   
32460                   generate
32461                       reg [63:0] m1_partial_sum_0_reg;
32462                       reg [63:0] m1_partial_sum_1_reg;
32463                       reg [63:1] m1_partial_c_0_reg;
32464                       reg [63:1] m1_partial_c_1_reg;
32465                       wire [63:0] m1_partial_sum_0_reg_nx;
32466                       wire [63:0] m1_partial_sum_1_reg_nx;
32467                       wire [64:1] m1_partial_c_0_reg_nx;
32468                       wire [64:1] m1_partial_c_1_reg_nx;
32469                       assign nds_unused_wire0 = m1_partial_c_0_reg_nx[64] | m1_partial_c_1_reg_nx[64];
32470                       always @(posedge core_clk) begin
32471      1/1                  if (mreq_valid &amp;&amp; ~fmul_stall) begin
32472      <font color = "red">0/1     ==>              m1_partial_sum_0_reg &lt;= m1_partial_sum_0_reg_nx;</font>
32473      <font color = "red">0/1     ==>              m1_partial_sum_1_reg &lt;= m1_partial_sum_1_reg_nx;</font>
32474      <font color = "red">0/1     ==>              m1_partial_c_0_reg &lt;= m1_partial_c_0_reg_nx[63:1];</font>
32475      <font color = "red">0/1     ==>              m1_partial_c_1_reg &lt;= m1_partial_c_1_reg_nx[63:1];</font>
32476                           end
                        MISSING_ELSE
32477                       end
32478                   
32479                       assign m1_partial_sum_0 = m1_partial_sum_0_reg;
32480                       assign m1_partial_sum_1 = m1_partial_sum_1_reg;
32481                       assign m1_partial_sum_2 = 64'b0;
32482                       assign m1_partial_c_0 = {1'b0,m1_partial_c_0_reg};
32483                       assign m1_partial_c_1 = {1'b0,m1_partial_c_1_reg};
32484                       assign m1_partial_c_2 = 64'b0;
32485                       assign m1_extra_pp = 64'b0;
32486                       wire mul_en = mreq_valid;
32487                       wire mdu_signed_ex = mreq_signed;
32488                       wire [31:0] mul_in0 = mreq_op0;
32489                       wire [31:0] mul_in1 = mreq_op1;
32490                       wire [31:0] mul_in0_neg = mreq_op0_neg;
32491                       wire ci0;
32492                       wire ci2;
32493                       wire ci4;
32494                       wire ci6;
32495                       wire ci8;
32496                       wire ci10;
32497                       wire ci12;
32498                       wire ci14;
32499                       wire ci16;
32500                       wire ci18;
32501                       wire ci20;
32502                       wire ci22;
32503                       wire ci24;
32504                       wire ci26;
32505                       wire ci28;
32506                       wire ci30;
32507                       wire [33:0] pp_x0;
32508                       wire [33:0] pp_x2;
32509                       wire [33:0] pp_x4;
32510                       wire [33:0] pp_x6;
32511                       wire [33:0] pp_x8;
32512                       wire [33:0] pp_x10;
32513                       wire [33:0] pp_x12;
32514                       wire [33:0] pp_x14;
32515                       wire [33:0] pp_x16;
32516                       wire [33:0] pp_x18;
32517                       wire [33:0] pp_x20;
32518                       wire [33:0] pp_x22;
32519                       wire [33:0] pp_x24;
32520                       wire [33:0] pp_x26;
32521                       wire [33:0] pp_x28;
32522                       wire [33:0] pp_x30;
32523                       kv_fastmul_recode a00(
32524                           .mul_en(mul_en),
32525                           .partial_y({mul_in1[1:0],1'b0}),
32526                           .mdu_signed_ex(mdu_signed_ex),
32527                           .mul_in0(mul_in0),
32528                           .mul_in0_neg(mul_in0_neg),
32529                           .recode_pp(pp_x0)
32530                       );
32531                       kv_fastmul_recode a01(
32532                           .mul_en(mul_en),
32533                           .partial_y(mul_in1[3:1]),
32534                           .mdu_signed_ex(mdu_signed_ex),
32535                           .mul_in0(mul_in0),
32536                           .mul_in0_neg(mul_in0_neg),
32537                           .recode_pp(pp_x2)
32538                       );
32539                       kv_fastmul_recode a02(
32540                           .mul_en(mul_en),
32541                           .partial_y(mul_in1[5:3]),
32542                           .mdu_signed_ex(mdu_signed_ex),
32543                           .mul_in0(mul_in0),
32544                           .mul_in0_neg(mul_in0_neg),
32545                           .recode_pp(pp_x4)
32546                       );
32547                       kv_fastmul_recode a03(
32548                           .mul_en(mul_en),
32549                           .partial_y(mul_in1[7:5]),
32550                           .mdu_signed_ex(mdu_signed_ex),
32551                           .mul_in0(mul_in0),
32552                           .mul_in0_neg(mul_in0_neg),
32553                           .recode_pp(pp_x6)
32554                       );
32555                       kv_fastmul_recode a04(
32556                           .mul_en(mul_en),
32557                           .partial_y(mul_in1[9:7]),
32558                           .mdu_signed_ex(mdu_signed_ex),
32559                           .mul_in0(mul_in0),
32560                           .mul_in0_neg(mul_in0_neg),
32561                           .recode_pp(pp_x8)
32562                       );
32563                       kv_fastmul_recode a05(
32564                           .mul_en(mul_en),
32565                           .partial_y(mul_in1[11:9]),
32566                           .mdu_signed_ex(mdu_signed_ex),
32567                           .mul_in0(mul_in0),
32568                           .mul_in0_neg(mul_in0_neg),
32569                           .recode_pp(pp_x10)
32570                       );
32571                       kv_fastmul_recode a06(
32572                           .mul_en(mul_en),
32573                           .partial_y(mul_in1[13:11]),
32574                           .mdu_signed_ex(mdu_signed_ex),
32575                           .mul_in0(mul_in0),
32576                           .mul_in0_neg(mul_in0_neg),
32577                           .recode_pp(pp_x12)
32578                       );
32579                       kv_fastmul_recode a07(
32580                           .mul_en(mul_en),
32581                           .partial_y(mul_in1[15:13]),
32582                           .mdu_signed_ex(mdu_signed_ex),
32583                           .mul_in0(mul_in0),
32584                           .mul_in0_neg(mul_in0_neg),
32585                           .recode_pp(pp_x14)
32586                       );
32587                       kv_fastmul_recode a08(
32588                           .mul_en(mul_en),
32589                           .partial_y(mul_in1[17:15]),
32590                           .mdu_signed_ex(mdu_signed_ex),
32591                           .mul_in0(mul_in0),
32592                           .mul_in0_neg(mul_in0_neg),
32593                           .recode_pp(pp_x16)
32594                       );
32595                       kv_fastmul_recode a09(
32596                           .mul_en(mul_en),
32597                           .partial_y(mul_in1[19:17]),
32598                           .mdu_signed_ex(mdu_signed_ex),
32599                           .mul_in0(mul_in0),
32600                           .mul_in0_neg(mul_in0_neg),
32601                           .recode_pp(pp_x18)
32602                       );
32603                       kv_fastmul_recode a10(
32604                           .mul_en(mul_en),
32605                           .partial_y(mul_in1[21:19]),
32606                           .mdu_signed_ex(mdu_signed_ex),
32607                           .mul_in0(mul_in0),
32608                           .mul_in0_neg(mul_in0_neg),
32609                           .recode_pp(pp_x20)
32610                       );
32611                       kv_fastmul_recode a11(
32612                           .mul_en(mul_en),
32613                           .partial_y(mul_in1[23:21]),
32614                           .mdu_signed_ex(mdu_signed_ex),
32615                           .mul_in0(mul_in0),
32616                           .mul_in0_neg(mul_in0_neg),
32617                           .recode_pp(pp_x22)
32618                       );
32619                       kv_fastmul_recode a12(
32620                           .mul_en(mul_en),
32621                           .partial_y(mul_in1[25:23]),
32622                           .mdu_signed_ex(mdu_signed_ex),
32623                           .mul_in0(mul_in0),
32624                           .mul_in0_neg(mul_in0_neg),
32625                           .recode_pp(pp_x24)
32626                       );
32627                       kv_fastmul_recode a13(
32628                           .mul_en(mul_en),
32629                           .partial_y(mul_in1[27:25]),
32630                           .mdu_signed_ex(mdu_signed_ex),
32631                           .mul_in0(mul_in0),
32632                           .mul_in0_neg(mul_in0_neg),
32633                           .recode_pp(pp_x26)
32634                       );
32635                       kv_fastmul_recode a14(
32636                           .mul_en(mul_en),
32637                           .partial_y(mul_in1[29:27]),
32638                           .mdu_signed_ex(mdu_signed_ex),
32639                           .mul_in0(mul_in0),
32640                           .mul_in0_neg(mul_in0_neg),
32641                           .recode_pp(pp_x28)
32642                       );
32643                       kv_fastmul_recode a15(
32644                           .mul_en(mul_en),
32645                           .partial_y(mul_in1[31:29]),
32646                           .mdu_signed_ex(mdu_signed_ex),
32647                           .mul_in0(mul_in0),
32648                           .mul_in0_neg(mul_in0_neg),
32649                           .recode_pp(pp_x30)
32650                       );
32651                       assign ci0 = recode_cin(mul_en, {mul_in1[1:0],1'b0});
32652                       assign ci2 = recode_cin(mul_en, mul_in1[3:1]);
32653                       assign ci4 = recode_cin(mul_en, mul_in1[5:3]);
32654                       assign ci6 = recode_cin(mul_en, mul_in1[7:5]);
32655                       assign ci8 = recode_cin(mul_en, mul_in1[9:7]);
32656                       assign ci10 = recode_cin(mul_en, mul_in1[11:9]);
32657                       assign ci12 = recode_cin(mul_en, mul_in1[13:11]);
32658                       assign ci14 = recode_cin(mul_en, mul_in1[15:13]);
32659                       assign ci16 = recode_cin(mul_en, mul_in1[17:15]);
32660                       assign ci18 = recode_cin(mul_en, mul_in1[19:17]);
32661                       assign ci20 = recode_cin(mul_en, mul_in1[21:19]);
32662                       assign ci22 = recode_cin(mul_en, mul_in1[23:21]);
32663                       assign ci24 = recode_cin(mul_en, mul_in1[25:23]);
32664                       assign ci26 = recode_cin(mul_en, mul_in1[27:25]);
32665                       assign ci28 = recode_cin(mul_en, mul_in1[29:27]);
32666                       assign ci30 = recode_cin(mul_en, mul_in1[31:29]);
32667                       wire [31:0] pp_x32 = {32{~mdu_signed_ex &amp; mul_in1[31] &amp; mul_en}} &amp; mul_in0;
32668                       wire [63:0] pp00 = {30'b0,2'b10,1'b0,ci30,1'b0,ci28,1'b0,ci26,1'b0,ci24,1'b0,ci22,1'b0,ci20,1'b0,ci18,1'b0,ci16,1'b0,ci14,1'b0,ci12,1'b0,ci10,1'b0,ci8,1'b0,ci6,1'b0,ci4,1'b0,ci2,1'b0,ci0};
32669                       wire [63:0] pp01 = {28'b0,2'b01,pp_x0};
32670                       wire [63:0] pp02 = {26'b0,2'b01,pp_x2,2'b00};
32671                       wire [63:0] pp03 = {24'b0,2'b01,pp_x4,4'b00};
32672                       wire [63:0] pp04 = {22'b0,2'b01,pp_x6,6'b00};
32673                       wire [63:0] pp05 = {20'b0,2'b01,pp_x8,8'b00};
32674                       wire [63:0] pp06 = {18'b0,2'b01,pp_x10,10'b00};
32675                       wire [63:0] pp07 = {16'b0,2'b01,pp_x12,12'b00};
32676                       wire [63:0] pp08 = {14'b0,2'b01,pp_x14,14'b00};
32677                       wire [63:0] pp09 = {12'b0,2'b01,pp_x16,16'b00};
32678                       wire [63:0] pp10 = {10'b0,2'b01,pp_x18,18'b00};
32679                       wire [63:0] pp11 = {8'b0,2'b01,pp_x20,20'b00};
32680                       wire [63:0] pp12 = {6'b0,2'b01,pp_x22,22'b00};
32681                       wire [63:0] pp13 = {4'b0,2'b01,pp_x24,24'b00};
32682                       wire [63:0] pp14 = {2'b0,2'b01,pp_x26,26'b00};
32683                       wire [63:0] pp15 = {2'b01,pp_x28,28'b00};
32684                       wire [63:0] pp16 = {pp_x30,30'b00};
32685                       wire [63:0] pp17 = {pp_x32[31:0],32'b00};
32686                       wire [63:0] pp18 = mreq_mulhsu_condition ? {64{1'b1}} : 64'b0;
32687                       wire [63:0] ps00;
32688                       wire [64:1] pc00;
32689                       wire [63:0] ps01;
32690                       wire [64:1] pc01;
32691                       wire [63:0] ps02;
32692                       wire [64:1] pc02;
32693                       wire [63:0] ps10;
32694                       wire [64:1] pc10;
32695                       kv_fastmul_cmp112 #(
32696                           .WIDTH(64)
32697                       ) b0 (
32698                           .in0(pp00),
32699                           .in1(pp01),
32700                           .in2(pp02),
32701                           .in3(pp03),
32702                           .in4(pp04),
32703                           .in5(pp05),
32704                           .in6(pp06),
32705                           .in7(pp07),
32706                           .in8(pp08),
32707                           .in9(pp09),
32708                           .ina(pp10),
32709                           .s(ps00),
32710                           .c(pc00)
32711                       );
32712                       kv_fastmul_cmp42 #(
32713                           .WIDTH(64)
32714                       ) b1 (
32715                           .in0(pp11),
32716                           .in1(pp12),
32717                           .in2(pp13),
32718                           .in3(pp14),
32719                           .s(ps01),
32720                           .c(pc01)
32721                       );
32722                       kv_fastmul_cmp42 #(
32723                           .WIDTH(64)
32724                       ) b2 (
32725                           .in0(pp15),
32726                           .in1(pp16),
32727                           .in2(pp17),
32728                           .in3(pp18),
32729                           .s(ps02),
32730                           .c(pc02)
32731                       );
32732                       kv_fastmul_cmp42 #(
32733                           .WIDTH(64)
32734                       ) b3 (
32735                           .in0(ps01),
32736                           .in1(ps02),
32737                           .in2({pc01[63:1],1'b0}),
32738                           .in3({pc02[63:1],1'b0}),
32739                           .s(ps10),
32740                           .c(pc10)
32741                       );
32742                       assign m1_partial_sum_0_reg_nx = ps00;
32743                       assign m1_partial_sum_1_reg_nx = ps10;
32744                       assign m1_partial_c_0_reg_nx = pc00;
32745                       assign m1_partial_c_1_reg_nx = pc10;
32746                   endgenerate
32747                   assign mwb_sum = m1_partial_sum_0 + {m1_partial_c_0[63:1],1'b0} + m1_partial_sum_1 + {m1_partial_c_1[63:1],1'b0};
32748                   assign nds_unused_wire1 = m1_partial_c_0[64] | m1_partial_c_1[64] | (|m1_partial_c_2) | m1_wop | (|m1_extra_pp) | (|m1_partial_sum_2);
32749                   wire nds_unused_wire = nds_unused_wire0 | nds_unused_wire1 | m1_high_product | (|mwb_inverse_sum);
32750                   function  recode_cin;
32751                   input mul_en;
32752                   input [2:0] partial_y;
32753                   begin
32754      1/1              recode_cin = mul_en &amp; (partial_y == 3'b100 || partial_y == 3'b101 || partial_y == 3'b110);
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod69.html" >kv_fastmul</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>23</td><td>9</td><td>39.13</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>23</td><td>9</td><td>39.13</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       32392
 EXPRESSION (m1_mulhsu_condition ? ((~mwb_sum)) : mwb_sum)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       32400
 EXPRESSION (m1_high_product ? mwb_inverse_sum[63:32] : mwb_inverse_sum[31:0])
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       32404
 EXPRESSION (mreq_valid_nx &amp;&amp; ((~fmul_stall)))
             ------1------    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       32417
 EXPRESSION (mreq_valid_nx &amp;&amp; ((~fmul_stall)))
             ------1------    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       32426
 EXPRESSION (mreq_valid_nx &amp;&amp; ((~fmul_stall)))
             ------1------    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       32443
 EXPRESSION (mreq_mulhsu_condition_nx ? (((~fmul_op0) + {{31 {1'b0}}, 1'b1})) : fmul_op0)
             ------------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       32453
 EXPRESSION (mreq_valid &amp;&amp; ((~fmul_stall)))
             -----1----    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       32471
 EXPRESSION (mreq_valid &amp;&amp; ((~fmul_stall)))
             -----1----    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       32686
 EXPRESSION (mreq_mulhsu_condition ? ({64 {1'b1}}) : 64'b0)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod69.html" >kv_fastmul</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">208</td>
<td class="rt">134</td>
<td class="rt">64.42 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">104</td>
<td class="rt">67</td>
<td class="rt">64.42 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">104</td>
<td class="rt">67</td>
<td class="rt">64.42 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">208</td>
<td class="rt">134</td>
<td class="rt">64.42 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">104</td>
<td class="rt">67</td>
<td class="rt">64.42 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">104</td>
<td class="rt">67</td>
<td class="rt">64.42 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>core_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>core_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fmul_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fmul_func[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fmul_op0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fmul_op1[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fmul_stall</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fmul_result[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod69.html" >kv_fastmul</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">23</td>
<td class="rt">14</td>
<td class="rt">60.87 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">32392</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">32443</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">32686</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">32400</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">32404</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">32411</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">32426</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">32434</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">32448</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">32471</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
32392      assign mwb_inverse_sum = m1_mulhsu_condition ? ~mwb_sum : mwb_sum;
                                                        <font color = "red">-1-</font>  
                                                        <font color = "red">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
32443      assign mreq_op0_nx = mreq_mulhsu_condition_nx ? ~fmul_op0 + {{31{1'b0}},1'b1} : fmul_op0;
                                                         <font color = "red">-1-</font>  
                                                         <font color = "red">==></font>  
                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
32686          wire [63:0] pp18 = mreq_mulhsu_condition ? {64{1'b1}} : 64'b0;
                                                        <font color = "red">-1-</font>  
                                                        <font color = "red">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
32400              assign fmul_result = m1_high_product ? mwb_inverse_sum[63:32] : mwb_inverse_sum[31:0];
                                                        <font color = "red">-1-</font>  
                                                        <font color = "red">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
32404          if (mreq_valid_nx && ~fmul_stall) begin
               <font color = "red">-1-</font>  
32405              mreq_op0 <= mreq_op0_nx;
           <font color = "red">        ==></font>
32406              mreq_op1 <= mreq_op1_nx;
32407          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
32411          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
32412              mreq_high_product <= 1'b0;
           <font color = "green">        ==></font>
32413              mreq_wop <= 1'b0;
32414              mreq_signed <= 1'b0;
32415              mreq_mulhsu_condition <= 1'b0;
32416          end
32417          else if (mreq_valid_nx && ~fmul_stall) begin
                    <font color = "red">-2-</font>  
32418              mreq_high_product <= fmul_high_product;
           <font color = "red">        ==></font>
32419              mreq_wop <= fmul_func[3];
32420              mreq_signed <= mreq_signed_nx;
32421              mreq_mulhsu_condition <= mreq_mulhsu_condition_nx;
32422          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
32426          if (mreq_valid_nx && ~fmul_stall) begin
               <font color = "red">-1-</font>  
32427              mreq_op0_neg_reg <= mreq_op0_neg_reg_nx;
           <font color = "red">        ==></font>
32428          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
32434          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
32435              mreq_valid <= 1'b0;
           <font color = "green">        ==></font>
32436          end
32437          else if (!fmul_stall) begin
                    <font color = "green">-2-</font>  
32438              mreq_valid <= mreq_valid_nx;
           <font color = "green">        ==></font>
32439          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
32448          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
32449              m1_wop <= 1'b0;
           <font color = "green">        ==></font>
32450              m1_high_product <= 1'b0;
32451              m1_mulhsu_condition <= 1'b0;
32452          end
32453          else if (mreq_valid && ~fmul_stall) begin
                    <font color = "red">-2-</font>  
32454              m1_wop <= mreq_wop;
           <font color = "red">        ==></font>
32455              m1_high_product <= mreq_high_product;
32456              m1_mulhsu_condition <= mreq_mulhsu_condition;
32457          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
32471              if (mreq_valid && ~fmul_stall) begin
                   <font color = "red">-1-</font>  
32472                  m1_partial_sum_0_reg <= m1_partial_sum_0_reg_nx;
           <font color = "red">            ==></font>
32473                  m1_partial_sum_1_reg <= m1_partial_sum_1_reg_nx;
32474                  m1_partial_c_0_reg <= m1_partial_c_0_reg_nx[63:1];
32475                  m1_partial_c_1_reg <= m1_partial_c_1_reg_nx[63:1];
32476              end
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_2394">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_kv_fastmul">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
