// Seed: 932312975
module module_0 (
    input wor  id_0,
    input tri  id_1,
    input tri1 id_2
);
  id_4 :
  assert property (@(posedge 1'b0) -1'b0)
  else $unsigned(33);
  ;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output wire id_1,
    output tri1 id_2,
    input uwire id_3,
    output supply1 id_4,
    output wor id_5,
    input wor id_6,
    input wor id_7
);
  id_9 :
  assert property (@(posedge id_6) -1'h0)
  else $clog2(88);
  ;
  wire id_10;
  assign id_4 = 1;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_7
  );
endmodule
