-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
-- Date        : Mon Nov 25 01:41:56 2024
-- Host        : debwing running 64-bit Debian GNU/Linux 12 (bookworm)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ background_blue_sim_netlist.vhdl
-- Design      : background_blue
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
begin
ENOUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => addra(2),
      I1 => addra(0),
      I2 => addra(3),
      I3 => addra(1),
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  port (
    \^douta\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \douta[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DOUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \douta[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  signal \douta[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \douta[3]_INST_0_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \douta[3]_INST_0_i_2\ : label is "soft_lutpair0";
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => DOADO(0),
      I1 => \douta[3]_INST_0_i_1_n_0\,
      I2 => \douta[3]\(0),
      I3 => \douta[3]_INST_0_i_2_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => DOUTA(0),
      O => \^douta\(0)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => DOADO(1),
      I1 => \douta[3]_INST_0_i_1_n_0\,
      I2 => \douta[3]\(1),
      I3 => \douta[3]_INST_0_i_2_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => \douta[1]\(0),
      O => \^douta\(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \douta[3]_0\(0),
      I1 => \douta[3]_INST_0_i_1_n_0\,
      I2 => \douta[3]\(2),
      I3 => \douta[3]_INST_0_i_2_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => \douta[2]\(0),
      O => \^douta\(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \douta[3]_0\(1),
      I1 => \douta[3]_INST_0_i_1_n_0\,
      I2 => \douta[3]\(3),
      I3 => \douta[3]_INST_0_i_2_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => \douta[3]_1\(0),
      O => \^douta\(3)
    );
\douta[3]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sel_pipe_d1(2),
      I1 => sel_pipe_d1(1),
      O => \douta[3]_INST_0_i_1_n_0\
    );
\douta[3]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => sel_pipe_d1(2),
      I1 => sel_pipe_d1(1),
      I2 => sel_pipe_d1(0),
      O => \douta[3]_INST_0_i_2_n_0\
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(3),
      Q => sel_pipe_d1(3),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(3),
      Q => sel_pipe(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFF36FDFDFFFFFFFFFFEFFFF3FEFE0FFFFFFFFFFFFDFFF7FCFDF314B98FFE",
      INIT_01 => X"8FFFFFFFEFE73FFFFEFFFFFFFFFEFFFE7787BFFCF39FBE919CC7FFFEFFFFBFFF",
      INIT_02 => X"F7FCF7FFFFFFCFFFFFFFF7FAF9FE7FFE7DE6CFF87F7EBFFFF9FFFDFFFFDFD7DF",
      INIT_03 => X"FDFE7FDFFFFFFF5FEFBF2197E7FDF13FFFFEFFFFFFFFDFFDFF3FEBFFFE7FFFFF",
      INIT_04 => X"DDFD2F83D07FFEFFD713FFFFFFFFFFFFFFFBFFFFFFFDCFFFFFFFFFDFFFBFFFFF",
      INIT_05 => X"B9FDF7FFB7FFFFFFFFF3FFFFE7F696FFFFFFFFF7FFFFFFBFFFFFFFFF7FFFFF7F",
      INIT_06 => X"FBDFFFFFFFFFFF7A37FFD8FDFFFF09FFFFFBFFFFFFFFFFEDFFF7F7FB7FF17CF7",
      INIT_07 => X"FDFFFE7FFFE7DFBFFFFFFFFFFF7FBFFBF7FFFBF7FE5FF6FFF3F95BFFFEFFF7DF",
      INIT_08 => X"7FFFFFEFFFFFFFFFFBFDFD3FFF7FFFE1FF63F77F8DF1FFAFEFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFEFFFFFFFFFFFFFFB7F5F677F6F195FFFEFFFBF7BFFFFDFBFFFFFF7BFFBF",
      INIT_0A => X"FFFFFFFFFF68FD27FD1FF78A64FDFF7F79FBFFFFFFFFFDF3EFF5DFFFFFCF3FFD",
      INIT_0B => X"A7ECFFFFF275BA67FFFFFDFF9FEFBFE7FFFFF7F9FDFFFFFEFFFFFFDFFFEFFFFF",
      INIT_0C => X"AFFBFDF79DFF7FFFFFFE7FFF7FD89FFFFFFFEFF7EFFFFFFFFFFFEFFFFFFFFFFF",
      INIT_0D => X"E9F1CFFEFFFDF1FFFBFFFF7FFFFFBFFFBFFFFFFFECFFFFFFB7DBE5B86DADFFC5",
      INIT_0E => X"FF3FFBFFF7F7FFFF7FFFFFFDFFFFFFF5FFFDFBB1FA0C0FE0DDFF3FFD9FFBFFEF",
      INIT_0F => X"FFFFFFFFFDFFFFFFFDFFFFB79EF9DF8000FB6F7FFFFFFFFEF7FBEFFFDDFFEFFF",
      INIT_10 => X"BFFBFDFFFFFAFFFF9F06018E5F7F3FFF3BFFF7FFFFFFFDFFFFFFFFFFFFFE7FFF",
      INIT_11 => X"EBBFEBF16008FE8FFFFFFFFFF7FDF6FFBEFFFFFF7BFFF7FFFFBF6FDFFEF7FFFF",
      INIT_12 => X"1FF9BEFFF5FDFFED9FFFFFFEFFFFFFFFFFF79FFEFBFFFFEFFFFFFFFF3FDFFDFF",
      INIT_13 => X"BEDF9FFFFFFEFFFFFFDFFFFFFFF7FFFFFFDBBEDCFEF7FFFE7DFFFCF3F7F87000",
      INIT_14 => X"FFFDFFFFFFFFFFFF7F7FFFFDFF7F3FFFFF7FFFFFDFA6F5FFC680107F9FBFFFEF",
      INIT_15 => X"FFEFFFFE7FFFFFEFF7FFFFCEFFFFFF7FFE3E40000013DD37FBFFFDFFFCFFFFFF",
      INIT_16 => X"CE7FE3DFFFFD9EFFFFF7FF99EBC0004263FF3FCFDFD7FFFFFEDFDE7FFFFFFFFF",
      INIT_17 => X"DFFFFFBBF6EF4B8000000BFFFFFEFFFD7FFE7FFFFFFFFDFFEFFFDDFEFFBF9FFD",
      INIT_18 => X"F3CF00000DB79F7FEFFFFEFFF7FFFFFFFFDFFDFFFFFBEFDFF9FFFBDDFFFFFFFF",
      INIT_19 => X"BCFFFFFEF3FFFFFFFFFFFFB7FFFFF7F7FFFFF7FFFF7FFEFFDBFFFFF7F7FFEFEF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDFF3BFFFFFFFFFDFBFFEF6C0000EF",
      INIT_1B => X"FFFFFFFFFFFFBFFFFFF9DFFFFFFFFFBAFFFFF67EFEDFD80100237BFDEFBFEFBF",
      INIT_1C => X"FFFFFFFF5FBA7FFFBFFFEFBFFFEFD8853F8020001FFFF6FFFFFFF9FFFFDFFFFF",
      INIT_1D => X"BDFEFBFFFFFCFFFFED3F7BC0024011DEFFFFFFFFFF9FFFDFFFFFFFFF7FFFFFFF",
      INIT_1E => X"FFFFFFF7FF80050A01B1DFFFFFAFFFFFFFF9FFFFFFFFFFB9FFF79FFEFFFFFFFF",
      INIT_1F => X"0000010B3FFFFFFEFFFEDFFFFFBFFFFFFFFFE7FDFEE7FFFE3FFAFFCFFFFFFFFF",
      INIT_20 => X"FFFFFFCFEFFFAFFBFE7FFFFFFFFDF7FE7FEFBFFFEF9FCBFEFFFC7FE7F9F7FFF0",
      INIT_21 => X"FFFFFFFFFFFFDFFF9B7FEFFFFFFFFFFFFFBFFDFFBFFFFD99FFFFC00040079FFF",
      INIT_22 => X"FFFEFAFF7FFFFFEFBFFFFFFDFFFFFFFFE7FF3FBFF000000279CEEFFFFFFBFFFF",
      INIT_23 => X"FFEFFFFFFFDE5FFF3FE67FFFE3CFFF900100153EF7FFFFFFB37FFFFFFFFFBFFF",
      INIT_24 => X"7EFFF87EEFFDF8FDFFE3000033FFFFFFFFFFFB37FFFFF7FFF3FFF6FEFFFFFBFF",
      INIT_25 => X"DA6FFFF90000033F97FFFEEFFBBEFFBBFBFFBFFFFDFFFFFFEF9FDFFFFE7FF39D",
      INIT_26 => X"1007F9DFFFEFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFDFDBFFFFFDFEFFFFDFFEEEF",
      INIT_27 => X"FFDFDFFFFFEF7FEBFFFEFFFFFFFFFFFFEDDFFBFCFFEFFFFFFFFFBF9F7FCE0001",
      INIT_28 => X"FDFFFFFFEFFFFFFFFFFFFFF3FFFFF3DFFFFFFFFFFBEEFBFEE00010023FF3EFFF",
      INIT_29 => X"FFFFFFFFFFFBDFFFD7FEF77E7F7BF7FFFF9E3C0160003BFFBF39FFF7FFFFFFFF",
      INIT_2A => X"FE7FFC7FFF2FF6FBFFFEDFFFF34000001AB77FF9FFFF6EEFFBFD3FE7FFFEFFFF",
      INIT_2B => X"FFFFFFFEFFFF3B70000023EEF6FFFF7FFEFFFFFFFFFFFFFCFFF7FFFFFFFEEFFF",
      INIT_2C => X"FE3F0C00000F58A7FFFFFFFFFFFFFFFFF3FFDFFF6FFFEF73FFCFFFFFFFD7EFDF",
      INIT_2D => X"E39BFFFFFFBFFD7FFFDF2DFE7FFFFFFFFEFFFFFEFFFFFFFFFFF7F6FFFFBFBFFC",
      INIT_2E => X"DECFFEFFFFDFFDBFFFFFFFFFFF7FFFFFFFFFFFFFEFDFFFFFFCFFDF9FF1000022",
      INIT_2F => X"FFF77FFFFFFFFFFFFFFF9FFFFFFFFFFBFFFDF3DFBFDFF320001178BBFFFF7FFF",
      INIT_30 => X"FFFFFFFDFFFFFEFBFFFDFFFFFE2BFBFFD332000317770FFFF9FFFE6BF7FFFFFE",
      INIT_31 => X"FEDFE7FBFEFFFFFBFFFEF7F7C5003377F1FFF79FFFFBFFFFFFFFF7FFFFFFFFFF",
      INIT_32 => X"7FFFFFFFDF5FEC6003D3F7FB87EFFB1FFFFFFFFFFFFFF7FFFFFFFFFBFFFFFFFF",
      INIT_33 => X"86F8210D3F3FFFBFFF3FFFFFFFFFDFFDFF7FFFFFFFFFFFFFDFFFE7FFFE7FF7FF",
      INIT_34 => X"9FFFD3FFBFFFFFFF9D9DFFF7FFFFFFFFBFFFF7FEEFFFEFFF7FF3FDEBFFFFFFEF",
      INIT_35 => X"FFFFFFFFFFFEFFFFFFFEFFFF062FF3FFFEFFFFFFFFCFFFFFFF9D3067DBE5F9FF",
      INIT_36 => X"E7FFFFDBFF3F203FFF7FFF7FF9FEFFFF77FCFFFDE3FD3F5FFFFB37DBD7BFFF3F",
      INIT_37 => X"000109FFFFFFFFFFEBEFFBFF3F9BFFFFFCF1F7F79BFDDEEFFFDFFFFFFFFFFFFF",
      INIT_38 => X"FFFDFFFEFFFEFFFFBFE19FFF7FFFFE7AB5FF7FFFFFFFFFBFFFB7FFFF7FFDFFFF",
      INIT_39 => X"FEFFF3FFF9AF9F277FFD07FD7BFFFDFFBFFDFFFBFFBFFFFFDFFFDC00059FBFFF",
      INIT_3A => X"FF6ABF49DFDFDF7FFF5FFFEFFFFFFF9FFFFFFFFFB0000320DBFFFFF7FF7EFFDF",
      INIT_3B => X"FD77FFFBFFFFEFFFFBFDFFFFF7FFB1081406140FFFFDFFFFEF7FEFFDFFEFFFE8",
      INIT_3C => X"FFF3FFBFFFFFFFFFEFECC0012001B1FFEFFFFFFF9FFFFFCF7BF76FFFEBE2BEF9",
      INIT_3D => X"BFFFFF700880126C0B1FFFFFFF7FFFF7FFFDFFFED6BFEF4FF9C67FFFDDFFF9FF",
      INIT_3E => X"00000101FFFFFFF7FFFD7FFFFDFFED7CDEFDDF3F5FEF7FFFFBFF9DFFFFFFFFFF",
      INIT_3F => X"FFFFFFF7FFFFFFFFFFFFECE9FDE7BFFFF7FFFFFFFFFFFFFFFFFFFFFFFFEF4AC3",
      INIT_40 => X"FFF9FF99FFB3CBF969F9BFFFFFFFFFFFFFFF7FFFFFFFFFFE07C280000400137F",
      INIT_41 => X"F7B438BFDF7F57BFFFDFFFFDFF7BFDFFFFFFE00D08100064007BFBFFFFFF3FFF",
      INIT_42 => X"7D7FFFFFFFFFEFFFFFFFFFEFDC380000000240001FFFFFFFF7C7FBFFBFFBFFFB",
      INIT_43 => X"FF5FFFFFFFFDF382000180080000005FF7FFFFFE37BFFF7E1FFF7C67775DCE6F",
      INIT_44 => X"FFC00020008000001421FFFFFFFFFFFBFFFFFFEFFFFB6BDE3FFDC7FFFFFFFFFF",
      INIT_45 => X"08000882C7FFFFFEFFFFFFFFBFF9FBF37FDEF7FB693BEFFFF3FFFF7EF7E7FDFF",
      INIT_46 => X"FFFFFFFFFFFFD8FB77CFB7EDD7532BFBFEFFFFDEFDEFFFFE7FFFFBE020030000",
      INIT_47 => X"FFFF7F2EFFD7FE737EF33FDFFFFFBEFFFFFFE7FFF7F4000000000400000001BF",
      INIT_48 => X"FFFFFFBFE09FFFFFFFFFFF7FF7FFFBDE2D870000400000000007FEE7FEFF5BFF",
      INIT_49 => X"F7FEFD7FFFF3FF7FFF7FE219700000000000260863FFFFFFF5DFFFFFFFEFFFFF",
      INIT_4A => X"BFFFFFFA594000000004004801410C3FDFFFFFFFFFFFFFBFFF47FFF2FFF9FFBF",
      INIT_4B => X"80082C400004000700D2FFFFFFFF7FFFDFFAFFE742FF0FDFAFFFFA7FEEDFBFFF",
      INIT_4C => X"000000204F7FFFFEFFFFFFBFDFEFFFFDE3FFDE3FFFDFFFCFB5FEBE9FFFFFF414",
      INIT_4D => X"FFFFED9FFFFBBFFFEF9FFD3FFF21F3FEFFFF9FFFFFFDBFBFFF40000622080001",
      INIT_4E => X"6BFFFFBEEFBFFFF7C9FFFF97DFFFFFFFFFFFFDC002002281C6000100000000DF",
      INIT_4F => X"F7F5BCBFFFFE4FFFFEFFFFFFFFB400000000080000100000000CFFCFFFDFFFFE",
      INIT_50 => X"FFE5EFFFFEEFFFBE820040020000C060000000001FFEFFFFFBDFFFFBFFFDFFBF",
      INIT_51 => X"FFFF60200000200080040000108641FFFFFFFFBFFEFFFFFFFFEFEF7DFFF7FFFF",
      INIT_52 => X"03804100000200002207FFDFFF6DFFF9FFFBDFFBCEFDDFFF7FFF1DFFDFFFE3E7",
      INIT_53 => X"210408007BFFFFFFDFFFFFFFBDFFFFF7FFFFFBECEFDBFFFDBEFFFFEF61C00000",
      INIT_54 => X"FF7FFFFFFEEFFFFDFFFFFFFEF9FE0FFF9FFFFBFFFFFFFE518000031800008000",
      INIT_55 => X"9BDB8FF7FE7BD7D7733BFF9F5FFF7FF7FFC0080000800000024030B05090113F",
      INIT_56 => X"3BFED61EAFFFFDFFFFFFFFF0000100011000010403000000010FFFFFFFFFFFEC",
      INIT_57 => X"FFCFCFFFFFFF00218040181000000600058000203DFFFFFFEFF7CFFBFFFFFFEF",
      INIT_58 => X"DC000C040100000400000000030203FFFFFFEFFFFBFFFFFFFFBF7FFEF3FBFA7F",
      INIT_59 => X"001000C08006002000B1FFFE7FFFFFFFBFFFEFF7FFDEBF3A39FFFFEDFFFFFFFF",
      INIT_5A => X"0074009CBFFFFFFFFFFFFFCFFFFFFF7F689E3BBFFBBFFFFBFFFFFC4002203030",
      INIT_5B => X"FFEFFF7FBFFC7FFF7FE6FEF1333FFFF7FDBFEFFFFFB040020E00200000180D12",
      INIT_5C => X"FFFFFFEF6BCFF3CCFFFFFFE9BFFFFFF004000000080000001010000600024BFF",
      INIT_5D => X"FF7E1E79FEDFFF7FFDFE860000000980000001080000000000FFFFFF7FF7FFFB",
      INIT_5E => X"FFEFFFFFE402200040000000080000000000004FFFDFF3E3FFFBFFFFFFFC7FD7",
      INIT_5F => X"0700200000000000000801200040FFFFFFFBFFF7FFFFFFCFE5FDFFBFFFEF8FFF",
      INIT_60 => X"00000003800000030BFFBFFFFFFFFFFFFFFCF7EBD0F35CDDFDC77FFFEFBFFEC0",
      INIT_61 => X"0000109FFFEFFFFFFCFFFCA4FFFD277FFD0D2FDAF7EFFEEFFFE801C000410000",
      INIT_62 => X"FDFFFF7FFF0C1FFF6C7FF399D97FBFBFFFDEDFFA000800041402400000000000",
      INIT_63 => X"FBFDF2EFFFFFEFC9FFFFE7FEEFFFE0602020000D0386000000002220408FFFFF",
      INIT_64 => X"EEFFB7FFFAFFFEFFFE400001010000000000000002080000FFFFDFFDFFFFFFCF",
      INIT_65 => X"FFFFFFE00008005C004010000000010000006FFFFFFFFFFFFFFDFFDFDFEFFFFF",
      INIT_66 => X"30040000032000000000000034FFFFFFF7FDFFFFFFFF6DFF5BDFFFF9EFFFFFFF",
      INIT_67 => X"008000200000001FFFFFFFFFFFFFBFEFFAFFF230FEFFFCE7FFFFFFFFFFFA0060",
      INIT_68 => X"1DE3FDFFFFFFFBEFFFBEFFFFFF200A7D2FFFF7FFFFFFFFFFE004000008600020",
      INIT_69 => X"DF6FFFFFFDFFFFB201BBD699FFDFFFDFFFFFFA00099880000008300000020000",
      INIT_6A => X"7CF66007CFEF7FFCFFBF7EFFFFE802300000000000000000000003083FFDFF7F",
      INIT_6B => X"FF3BFFF3FFFFFFFF00008180010000180000000000C0E7FFFFFFEFBF7FFFFFF3",
      INIT_6C => X"FFFFF00000000002034100600000000014FFFFFFF9FFD7EFDF5F3FD9E0903FFF",
      INIT_6D => X"20807210200000000001800FFFFFFFFFFF7CFF7BFBFF1AA401FFFFFFFF7F7FFF",
      INIT_6E => X"000001001800DFF7FFFBFFFEFFFFFDFFC704007FDFFF1FEFFFFFF7FFFFC00000",
      INIT_6F => X"0FEFFFBFF3FF7FFFFFF6F0F000037DFFD7FBFBFFFFFFFFF8600C001200000300",
      INIT_70 => X"FEFFFFFF262000101FFFFFFEBFFFF93FFFFFF00010020000000000800000804B",
      INIT_71 => X"000002CBBFFFBFFFF7FBFFFFF60014004000012000030010600D07BFFBFBFFDF",
      INIT_72 => X"FBFFFDFFDFFDFFE0090000010008104000008800807FFEFFFFFFF75FF9FFF9FE",
      INIT_73 => X"FFF7FC010C080000010000000804001FFFE7FFFFFF73FBBFFDF9F000000A7BF7",
      INIT_74 => X"D0080000001000001001FFFFFDFB7D6FFFFFFFF687410000FFFF5EFEFFFBDFFF",
      INIT_75 => X"080000601FFFFFFDFDF7FFDFFE77ABF000002BFFFBF5F7FF3F7FF9FF7CC110C0",
      INIT_76 => X"FC7FDFFFFEFFFFFFF9790010000FC1DB3E7FF1FFFBC7FFF85001000000000000",
      INIT_77 => X"DFDFFF5FF0000C01FE7F7FAFBF7FF7FFFFFF8400000000000000000000100FFF",
      INIT_78 => X"00000FEF1FFF1FDFFDFFFFFFFB810000200000280000880402FFFFBFFFDFFFF9",
      INIT_79 => X"71FFFFFF7FFFFFFA00004008400081000082400EFFEF7FFFFBDFDFFF7CCF1800",
      INIT_7A => X"D7FFF6D200200000000000A08404FFF37FF7FFFFFFFFF7AFE200000000FF7F91",
      INIT_7B => X"800C0200186000004FFF7FFF7FFFB7FFFFFFFE2200000015E3F737F9BFFF7FFF",
      INIT_7C => X"028003FFFFFF0FBFF6FFFFD9FFF00002000079DD7E1BFAFFFFFFFF3DFFB10004",
      INIT_7D => X"FFFFFF4FFFFDFF132040040406CFD7F4FFBFFDF5FFEFDFFC8100880000000808",
      INIT_7E => X"FDD3C2000020001CFFFD37FFE7FFBFFFFFF97C319001400020000000043FFFFF",
      INIT_7F => X"40006FFDE3F6FFFFDEFFFEFFF7C10000060400180040004FFFF5FFFFFBFFFFFB",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"7FFEFFFFFFFFF7FE100080001080200002A4FFFFFFFFD6FFEFFFFFFE38000022",
      INIT_01 => X"FFFFF9000C030010200081330FBFFFDF7FEFFF3FBFFFFD08804000043BFBDA46",
      INIT_02 => X"00800004000006FFFFFFFE4EFFFCF7FFFF108000180809B3B7EC6FF79FFFFFFF",
      INIT_03 => X"307FFFFFFFEDFFDFFFFFFEB600800F40011164F7F7FDFFFFFFFFFFFFFFF01C41",
      INIT_04 => X"FFF97FFFFEC3C00000200002074FA72FFEFFFF9EFFFFFFFE81C0001000084000",
      INIT_05 => X"F10080000400007C3032FFFDE5F9EBFFBFFFB8080020000000000007FFEFFFFB",
      INIT_06 => X"1807300FFFFF7DDFBFFEBFFFFFF001420000000600007FFFFFFFFFFFFFFEF0E7",
      INIT_07 => X"BFFFFFDF5EFFFFFF00400200000060003FFF77FDFFFF3E7FFE8F219000100200",
      INIT_08 => X"FFFBFC0104600040004003FFFFFFDFFFFFFF7FFFFC56000300A00000230EFDF7",
      INIT_09 => X"00000002600DFFFF7FFFFEFFFDBFFF8FC000000040402210E7EFFF7BFF3FFFF7",
      INIT_0A => X"CFDFF7FFBFFBFFFFDFDEF8000000004100000B9FFFDC39FFFFFFFFFFFF001800",
      INIT_0B => X"DFBFFFEFEF800001800040000281FFFBDDFFFEFFFDFFBFFE3000020000030009",
      INIT_0C => X"4000001000000088DFBFF77F7FFFFFFFFFFFF454002000003201EFFFFFFFF7FF",
      INIT_0D => X"0001017DFFFEFFFFFFFFFFFFFF8040001068000207FDDFEFFFFFFFFFFEFFFDF0",
      INIT_0E => X"AFFF9FFFFFFFFFF8041410000400207FDFFFFFFFCFEEFF7FFFFD000000440000",
      INIT_0F => X"FFBFE2C226800080803FFFFFF4FFFFFFCFFFFDFFDD100000E02000000203FFF9",
      INIT_10 => X"000C1103F5FFFFDF7FFFDFFF1FBFF3900000080E080002015CBFFFF7FFFFCFFF",
      INIT_11 => X"FFF9FFF9FDFFFDFFFAB000C00000000000000D7FFBBF9FD1FDFFFBF2FE210500",
      INIT_12 => X"F7FFFF2F800000006040011000677FFFFFFFE7FFFFFFFBF00000430040117FFF",
      INIT_13 => X"0000168400000001F7BE775FFDFFFFFBFF3FD100003800007FFFFC7DCFDFFFFF",
      INIT_14 => X"0000373FF7FEFEFBFFFFF7FFFD080000000002FFFFF9DFFFFFFBFFFFBBFF4000",
      INIT_15 => X"EFFFFFFF7FFFFFF880000200013FBFFEFBD7FFFFFFFDFFFCF8C0800031000000",
      INIT_16 => X"FF7F5E000010200BFFFFFFB5FE3F9FFFFFFF76B90001030600000000007A1FFD",
      INIT_17 => X"0005E7FDFFF9FFDFBB7BFFFFDF2A7000009E40001800001C18BFFF9EDFCFFDFE",
      INIT_18 => X"FFB72EFFFFFFFDF8DF000261040100C00000ABFFE7FFEFFFFFFFFFF7D700018C",
      INIT_19 => X"FFF4FF8F00C6E3C64010100001EBFE3E9FBFFFE7FDFFFDF1640C1C803F7FDFFF",
      INIT_1A => X"7711E0080100001EF7E31FFFFF7FFFFFE7CF340019890FFFBFF7F7FFFFFBFE7D",
      INIT_1B => X"00003DFF7FFBEDD5FFFFFFFEFB404539A1FFE3FFFD9FEE7FFFFFFFDFFFF1D9A0",
      INIT_1C => X"FDF9FFDFFFF9FFA8042800FFFF77FFFFFDFFFF7FFBEFFFFFFF92C7F5C6000000",
      INIT_1D => X"FFEFC1C0000FFFFEFFDEFFFFFCF7FFFAB77FFBFDFE6FBF6A00000000A7DE7FFB",
      INIT_1E => X"FFFFFFF6F37DFEFFFFDFFFFE7EB5EFEEF7FE85000000127BF9EFBFF77FFEFFFF",
      INIT_1F => X"6FFFFFF7FFCF8FE78FFFD31FD71030005077FFBFBF9EFFFFFFFFFFFF7F002D03",
      INIT_20 => X"FFF67DFA6C6B8FB840005081CF7897FFFFFFEFFFFFFFFFF00E7CFFFFDFFEBFFF",
      INIT_21 => X"97CE040000402BFFEFFFFBFFFFF87FFFFFFFFAEDF3FFFF7BFBFFBCFFEEFF7FFF",
      INIT_22 => X"00FFFFFFAFFF3FFFFFFFFFFFFF7EDFFFFFFEFF1FFFFBFFDCFFF67BFF7FDFA8D9",
      INIT_23 => X"FFFFFFFDFFBFFFFFFFFFFFFFFFFFFFFF3FFFEBF7FF3FFDEBFFDF9F7F20800104",
      INIT_24 => X"FFFFFFF7FF7FFFFFFFFFE7FFFEFFFFEFFFDF3FFFFCD3DA000002001FCFB99BFF",
      INIT_25 => X"7FFFEFFFFFFFFFFFFFFE7FFBF9FFFEFD2DFF0000001FF9D39FFFFFFFFBBFEFFF",
      INIT_26 => X"FF3FEFFBFF97BFFEFF67FEA6F0000001E78FFFFF7E77EFFFFFFF7FFDFFEFBDFF",
      INIT_27 => X"FFEFBBD87F62F7730025FFF9F9FFFFFEBFDFFFFFF7FFFFFFFFFFFFFFFFFFCB7F",
      INIT_28 => X"2FE333064FFFDFDF1F7E3FB9FFFEFEFFFFFBFFFFFFFFFFFFE7FF7FFFFFFFFFF8",
      INIT_29 => X"666FB2F7D3FB0F7FFFFFFFDFBFFFFFFDF7EFAFFFFBDFBFFFFFFCFBFFFBFFAFCC",
      INIT_2A => X"E6BBFFFFFFFF7FFFFE7FDFFFFFFF7FEFFE7FFFFFEFFFBBFBFFFFDFFF5FC8474F",
      INIT_2B => X"FFFFFFFFFEFFFFF367FBFFFFFF7FFFFFCB7FFFFBDDFFE9FC3F7237E727FFFBFF",
      INIT_2C => X"FFFFE7FF7FFFFFFFFFF7FFFFDEF7FDBDFF1EDFE7F39EFE7FDE7DFEFFFFF7FEFF",
      INIT_2D => X"FFBFDFFFFFFFEFFFBEF9EFE1F7EFFBEF3FDFB7FBDE9FEFBFFFFFFFFFFFFFFEFF",
      INIT_2E => X"FFBFEFE7FFFF507EF7BEEFFFFFFFCFFFFFFFEFFFFFEFFE5FFEFF9FFFF87FF7FF",
      INIT_2F => X"FE4FFECAEFBF7FF7FCEFF9FFFF77FFFAF7FFFFEFDFFFFFFFFFCBFFFFFEFFFFFF",
      INIT_30 => X"7DFFFF3FFEFFFFAFFCAD8FFF7FFFEFFEFFFBFF9FFFF7FFFF77FFFBFAFFFEFF5D",
      INIT_31 => X"FFFBFF9FF79FBFFFDFFDCAFFFFBDFEE7FFFF5FFFFAEFFFFFFFF4FBA7DFE4FFFB",
      INIT_32 => X"FF7FFEFFBEFFFDFF7FAFFFFFFEFF7BAFFFFF7FF7BFFFFEFBF78FFDBFFBF7FFDF",
      INIT_33 => X"FFC7FBFFFFEFFFEFEF7F7F9FFFFF619EF3FFFFFDFFFFFBEFFB3CFFDFDFF1FEEF",
      INIT_34 => X"7FFDFFDFFDFDFFFBFFFDEEFFDFFFFFFFFFFF7FB9FFFFFFFFDFFFFFF6FEFFFFFF",
      INIT_35 => X"FBFFD7F7E7FFFFFFFCFFFFFF6E7FFFFFF3FFFE7FEFFFDFDFDFFF77FEF7BFFFFF",
      INIT_36 => X"FEBFFC1FFFFFFFF3FFFFFEE7E7FF3FFFFFFFFFFFFFFF7FFEFFFFFFBFFFFFFFFF",
      INIT_37 => X"FFEFE7FFFFFF7EDFFFFFFFFFFFFFFFFFFEFFFFEFFFFBFFFFF7FFFFBFFFFFFF7F",
      INIT_38 => X"F7FDFBFFFFFFFFFFFFF7FFFFFDFFFFFFFFFFDFFFCFFFFBFEFF7F6DDB3BF9FFCF",
      INIT_39 => X"77FFFFFFFFFFFFFFFFFFEF9FFFFFFFFFFFF9FFFFFFFDF37FFEFBBFFFFFFFFF7F",
      INIT_3A => X"FFDFFFFFFFFFBFFFFF9FFBFF9BFFFFFFFFDFFFFFB7FFFFE7DFFDEBE7FFF7FFEE",
      INIT_3B => X"DFFFFFBDFFFFBFBFE77FFFEFFB99BE8FFFFEFFFFFFFDFFBFFFF7FF7FFFEFFFFF",
      INIT_3C => X"FFFFFFEFFFFEF3FFFEEF7FFFFFFFFFFFFFFFF7F3FFFBFFDFFFFFFFDFFFFFFFFF",
      INIT_3D => X"FF39FFCDFFF7FFFCFBFFFDDFFF5FFEFF9BFFF9FFFFFFFFEFFEF7FFFFEFFFFFFF",
      INIT_3E => X"EFFFBF7FFFFDFBFFFFFFFDFFFFFFE3FF7FFFFFEFFBFFFFFFFFFFEFFFFFFFFFCF",
      INIT_3F => X"FFFFED9FFFFFFFFFFFEEFE7FFFDBFF7FFFFFFEFFFE7FFFFFDFFDEFFFDFF9DF7F",
      INIT_40 => X"FFFFFBFFFFFFFFFDFFFFEFFFFFFFFFFFFBFFFFFFFBFFFAFFFFFFFFFFBDFFFFFF",
      INIT_41 => X"FFFFFFFFF6FF7BF3FFFFFDFCEFFFFEFFFF3FDFFFFFFFF9FFFFFFF7FFFFFFF3FF",
      INIT_42 => X"EFBFFF7FFBFFFE7FFFEFFFFF3DFFBFFFF7FFFFFDFFDFFFFFFFFFFFF9FFFFFFFF",
      INIT_43 => X"EFFFFFFFFFFFFFEFFFFFFDE7FFFFBFFDEFFFFFFFFFFDDF9FFFFFFFFFFFFFFECF",
      INIT_44 => X"FCFFFFFFFFF7FFFFFFFFFF6BF7FFFDFFFBFBFFFFFFFFFFFFFE1D7B1FFFFFFFFB",
      INIT_45 => X"7EFF6FFFCFBF3FEFF9FFFFFBFFFFFFFFBEFFFF00031FF7FFFFFFFBFFFFFFFDEF",
      INIT_46 => X"FFFFFFDF5FFF3FFFFFDFFFFFFFE000007FDFFFFFFFFFFFFF7FFFF7EFFFFDFFFF",
      INIT_47 => X"FDFFBFFEFFFFFFE002000006FFDFFFCFBFFFF7FFFFFB3FFFFFDF77FFF7FFFF7B",
      INIT_48 => X"FFD804000100F6FFFFFEFBFFF7FFFFFF7FFFFFFDFFFFFFFFEFE7FAFFFFFFFDF6",
      INIT_49 => X"069CFFFFFFFFFFFBFFFFFCFFFFFFFDFFFFFFEBEFFFAFFFFBFFFBFDFFBFFFEFFD",
      INIT_4A => X"FFDFFEF9FFFFFFEFFFE7FBFDFFF7FFFFE7F7FEFFFFDFFFFFFFFF7FDD80400020",
      INIT_4B => X"FFFFDFFFFFFFFFFFFFFFE67FDFFFFF3FFFF7FFFFF7FB020E0000014C4FFFFFFF",
      INIT_4C => X"FBFFFFFDFF7FFFFFFFFFFFBFFFFFFF7E100801888200C00577FF7FFFFFFDEFFF",
      INIT_4D => X"BEF7DFFFFFFFFFFFFFFE6005085A0000000200C7776FFFFFFDFFFFFFFFBFFBFF",
      INIT_4E => X"FFFFFFFC0800180040000800E00440BEFF6FFFFFFFFFFFFDFFFFFFFFFFFFFFF3",
      INIT_4F => X"060C049800001000806019DFFFFFFDFFFFFFCFFFEFFB9FFFFFF77FBBFFEFFFFF",
      INIT_50 => X"000008480808CFFFFFFFEFFFFFFFFFFFFFFFFEFE7FFFFFFDFFFFFFF9FDCAC080",
      INIT_51 => X"822FFDFF7FFFF7FFFFFFEFBFFFFFC71AFFFFFDFFFFFDFFF602182C0000210000",
      INIT_52 => X"FD4BFFFFFFFFFFF7FF9FFFFFFFFDFFDFFFFF08700E0200000000032001248010",
      INIT_53 => X"FF3FBEFBFDFF9FFBFF9FFFFF1C0E04000000C3000003000310800037F2DFFFDF",
      INIT_54 => X"E7FDFFFFF9FE0027500010000020080020000788000E00CF70FF821EC3FFBFDF",
      INIT_55 => X"F1002C00008000000040C2010060000006217580C9814CFFFFFFFFFF7FFFBFFB",
      INIT_56 => X"8000000C00003060386030C200010C0A0003FF7FFBF7FFBEFFF79EFFFEDFFFFF",
      INIT_57 => X"01020000000400803000008001FFFFEFFFE7FFFF7FFFFFFDDFDFF48004001A19",
      INIT_58 => X"4006180000182A18FFFEFFFBFFFBFFCBFFFFF7FFFF400060002C000400020000",
      INIT_59 => X"05A00F7FFFEFBFFFFBFDEBFFFFB7FF64000200009C084000000000102040000C",
      INIT_5A => X"FFFF3FFBFFFFDFFFFFFE0004001900100000001C080064000808C01000000000",
      INIT_5B => X"75FFFEBF60018000003100040000800000C0000000000000010E0108A8FFFFFF",
      INIT_5C => X"1CC002030000400000000000080000000000041800010D8FFFFBFFFFF3F7FFFF",
      INIT_5D => X"000600000000000000400000100000000010C7FBFFFFFFFF3FFE3FFFFFFFF603",
      INIT_5E => X"000004000000010600000018057FFE7FFE67FBAFF3FFFFFFFF40200008706000",
      INIT_5F => X"00001821000C0017FFF3FDFEFFBFFFFFFFCE77F0100000004500000000003080",
      INIT_60 => X"0500FFFFFFFFFFDE7FBFFFFFF77B000000010010000000000000700000000400",
      INIT_61 => X"FFFDFFC7FFFFFFFFE6C000600000000000000000001000000020000000022000",
      INIT_62 => X"7FFFFE2820482400000000100000430100000000000000040000011087FFF7FF",
      INIT_63 => X"008000000000001000300000000010C0100003200100607FEEFFFDFFFFFFE7FF",
      INIT_64 => X"0004040100000008000501010006001E0005FF3FFF9FFFFEFEA7FFFFFF800600",
      INIT_65 => X"0020000100300040000876B1FFFFFFFFFFFFF16FFF5FFFF80000000000000000",
      INIT_66 => X"00000001880807FFFFBFBFFF3F77FDEFFFFF8040028000000200060400020800",
      INIT_67 => X"001FFFF8FFFFBFDFFFFFDFFFFC0A024000004020104000004000000000000000",
      INIT_68 => X"FBF3FFBF3FFFE7C0000300200000004020000000000000008200C20240000000",
      INIT_69 => X"FE3B0000180200C00002060000000040200008000400300200000091F7FFFFFC",
      INIT_6A => X"0000000020001000000002000000006000002C4800219FFFFFFFF79DFF7FFFFD",
      INIT_6B => X"0000000000000180000030020E80000001FF7FFFFFF9DFFFFFFFFFFFB0014C00",
      INIT_6C => X"001800020200220000001F9FFFFEFFFFFFFFFDFEFFFFDE001010000000000000",
      INIT_6D => X"000101042019FFFFFFFFFFFEF5DFFFFCFFE38000000000000000000008000000",
      INIT_6E => X"BFFFFFFBF7FBEDB7FFFFFFF93020000020001000000000000000000000001000",
      INIT_6F => X"BFDB76DF7FFF8000000000000000004010000080000020000000800010180040",
      INIT_70 => X"F8C1000000000000000400000000040400000000000019C0040101FFBFFFFFFF",
      INIT_71 => X"8800000C00000000400000000002000005050000C01FFFFBFFFFFFCDFFEFFFFF",
      INIT_72 => X"00000000000000002000014200000817FFFFFFFBF4FC79FFFEFFFFB400000801",
      INIT_73 => X"000000000800000000017FFFFFFFFF7F3EFFF7FFFFFA00000080C08000000000",
      INIT_74 => X"0000020067FFFFFFFEFFEB0EF9FFFFFFE0390802280000000000000440000000",
      INIT_75 => X"FFFFDFFFFFFF6FFFFE7FEE030003800200600400000000000000400058000000",
      INIT_76 => X"BFFFFFFFFEE0000008000000008000000000000000002100000500000020007F",
      INIT_77 => X"000000020000000000000000000218000000000200000040001FFFFFFAF97E3F",
      INIT_78 => X"02008000000004000404000040001000006020217FFFEFFF7FF7FFFFF7E7FFEF",
      INIT_79 => X"90400001002060000000000200002FFFFFFFFF6EFFFEFF7EFCFFF00000000030",
      INIT_7A => X"00000000200008000467FFFFEFFFFAFFFF7F3FFFFF0100000000001000004009",
      INIT_7B => X"8000002FFFEFFFFFFFDFFC8FFFFFFFF108000200000080000400800040000001",
      INIT_7C => X"FFFFFFFFFFFFF9FFFF9F84800000000000000000000004000000000000000041",
      INIT_7D => X"FFFFFF7FFCC00C00000004000080000000000100080000000010080000CFFFFF",
      INIT_7E => X"004000000100000001040000008000800000000000000819FFFFFFFFBFFFFB7F",
      INIT_7F => X"002000200000000010000020000200008081DFFBBFFFFFFFFD7EFE77FFFFFFE0",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 1 downto 0 );
    addra_16_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal addra_16_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_16_sp_1 <= addra_16_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFF3CFCFC0FFDCFFFFFFFDC000000000000000003000000",
      INIT_01 => X"000000000000C0000000003C0C0000300300003000810000003CF0FFFFC3FF0F",
      INIT_02 => X"FD3FCFFFFF3F7FFFFC0000000F00000000033000000300000000000C00000000",
      INIT_03 => X"003C0000000E0003C000F34F000027FEFFFFFFFFFFFFFFFFFFDFCFFFF0FFFFFF",
      INIT_04 => X"000000C00300000000000000300000000000C0000000000000000000000000F0",
      INIT_05 => X"07003CFFFFFCFFFFFFFFFFFFFF33CDFFFFF0FFFFFFFF3FFFFFDBFCFFFFF3C000",
      INIT_06 => X"0030000000000000000000000000000000000003800CCC0000000300000000C0",
      INIT_07 => X"FFFFFFFFF3FFFFFFFFFFCF0F3FFFDBFFFFFFF300000000000000C00000000000",
      INIT_08 => X"00000000000000000000000C00E0000000C000803C0C0003FFFFFFFFFFFFFFFF",
      INIT_09 => X"D3FFFF3FFFFFFFF000003C000000000000000000000000000000000000000C0C",
      INIT_0A => X"000030CC00F00000000C04C03FFF0FFFFFF3FFFFFFFFFFF3FFFFFFFFFFFFFC3F",
      INIT_0B => X"0030000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"503FFFFFFFFFFFFFFFFCFF3FFFFFF3FFFFFFDFFF3FD7FFFFFFFF65CFF0000000",
      INIT_0D => X"000000000C000000000C0000000000000000003300000030000CF00C00000F0C",
      INIT_0E => X"FFF0FFFFFFFFC7FFFF3FFFDFFFFFF3F0CFFC0000000000000000000000000000",
      INIT_0F => X"0000300000C0000070000000003F30000000000300FFFFFFFFFFFFFCFFFFFFFF",
      INIT_10 => X"CE5FFFFFFFFFFF000000000000000000300000000000000000000000003C0000",
      INIT_11 => X"000000000000000E00300FFFFFFFFFFFFF3CFFF3FFCFF0FFFFFFFFFFFFFF2FFF",
      INIT_12 => X"0000030000000000C0000000C30000000000000000000000000000000C000300",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFF3FFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFCFFF00300000",
      INIT_14 => X"0000000000000000000000000000C000000000000000000000000000033000FF",
      INIT_15 => X"FFFFFFFFFFFF3FF0FFFFFECFFFFFFFF3FD000000000000000003000030000030",
      INIT_16 => X"000000C0000000300000000000000C3C00000007FFFFFFFCFFFFFFFFFBFFFFCF",
      INIT_17 => X"FFFBFCFFFFFFC00000000000000000C0000300000CC000000000000000000000",
      INIT_18 => X"0000000000000000CFFFFFFFFF3FFFFFFFFFFFFFFFFCFFF3F3FCFFFFF3FF3FFF",
      INIT_19 => X"00030000000000000000000000000000000000000000000C00000000C0000000",
      INIT_1A => X"FFCFEFFFFFFFFFFD3FBFFFFFFCFBFFFFFFFFFFFFFFCFF7FFFFFFFFF00000C300",
      INIT_1B => X"00000000000000000000000000000000000C0000000C0000000000F070FFFFFF",
      INIT_1C => X"FF3FFFFFFFF3FFFFFFFCFFFFFF3FFFFF300070C00D0000000000000000000000",
      INIT_1D => X"00000000000C000000000C00000030CC3033FFFFFFFFFFCFFFFFFFFFCFFFFFFC",
      INIT_1E => X"FFFFFFFFFFF00FF0000000000000000000000000000000000003000000000000",
      INIT_1F => X"3000030CC0033BFFFCFFCFFFFFFCFFFFFFFFFFFFFDC3FFFFFFCFFF0FF3FFFCFF",
      INIT_20 => X"0000F0000000000000000000000003000000003000000F400000000000000000",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFCFFFFFFFFFFFF0FFFFFFFD4CC0000000",
      INIT_22 => X"00000000000003C0000C0000000000003000000000000001C00003F3FFFF7CFF",
      INIT_23 => X"FFFFFFFFFFFFF33FFFFFFFFFFFFFFFFF373000000003C0000000000002400000",
      INIT_24 => X"30000C000000000000003C000000000FFFCFFCFE6FFFFFFFFFFCCFFCFFFFFFFF",
      INIT_25 => X"FFFFF5FFFC003000002C0000003000000C0C400000000000000000000000000C",
      INIT_26 => X"00000000FFFFFFFFFF0F1FFFFFFFFF3FFFFFFFFFFFFFDFFFCFC3FFFFFFFFFFFF",
      INIT_27 => X"00000000000000000000000000303000000000C00030000000000000F000C030",
      INIT_28 => X"FFFFFFFFFF3FFFFFFFFFFFFFFFCFC3FFFF3FFDFFFFF3FFFFFFFFC00000003C00",
      INIT_29 => X"000000000000000000000000000C0000000C00000000000003FFFFFFFFFCFCFF",
      INIT_2A => X"FFFFF3DFFFFF3FFFFFFFFFFFFFFFFFC00000000C000000000000000000000000",
      INIT_2B => X"00000000000000000000003F0000FFFFFFFFFFFCFFFFFFFFFFFFBFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFC0000C00000000000000000000000000000000000000C0C000000000",
      INIT_2D => X"0000FFFFFFFFFFFFFFFFFFFF3FFDFF7FFFFFFFFFFFFFFCFC3CFFFFFFFFFCFFFF",
      INIT_2E => X"0000000000000003C00000000003000000000000000C00000000000000F00400",
      INIT_2F => X"FFFFFFCFFFFFFFFFFFBFFFFFFCFFFDFFFFFFFFFFFFFFFFFFFFC03F0000000000",
      INIT_30 => X"000000000000000000000000000000000000000F0000003CFFFFFFFFFFF3FFFF",
      INIT_31 => X"FFFFFCFFFF3FFF0FFCFFFFCFFFFFF00030800140000000000000000000000000",
      INIT_32 => X"000C040000000C00004000FFFCFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF",
      INIT_33 => X"FFFFFFFC00F0000000000000000030000000000C00033000000003C000000000",
      INIT_34 => X"FFFFFFFFF7FFFFFFFF0FFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFF9FFCFFFFF73",
      INIT_35 => X"0000000000000000C0000000000300000000000000000000000000CC0000000F",
      INIT_36 => X"FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFCFFFFF3FFFFFFFF00033C00000000",
      INIT_37 => X"0000000000000003000000300000000003000F0003FFFFFFFFF3FFFFFFFDFFFF",
      INIT_38 => X"FF3FFFFFFFFFFFFCFFFFFFFFFFCFC0F0C00000003C0000000300000000000000",
      INIT_39 => X"300000000000030C0FFFFFFFFFFFFFFFFFCFFFCFFFFFF3FFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFF00C0000000000000000003C00000000000000400000000000000000000",
      INIT_3B => X"FFFFFFFFFF3FFFFF27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFF",
      INIT_3C => X"0000000000000030000000014000000000000000000000000030000F0C0F4FFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFEFFDFC00F000000000000",
      INIT_3E => X"300C00000300C00000000003000000000000FFD7FFFFFFFFFF9FFFCFFFDFFFFF",
      INIT_3F => X"FFFFFFFFF7C2FFF0FFFFF4FFFFFCCC8000000000300C000C000F00003C000000",
      INIT_40 => X"000000003C8133FFF3FFFFF2FFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFCC00300000000000000000000F000002000000000400000000D000000000",
      INIT_42 => X"FDFFEFFFFFFFFFFCFFCFFFFFFFDFFFFFFFFFFC3FF3FCFFFFFFFFCEFFFFFFFFFF",
      INIT_43 => X"00000000000000000000000000000000000000100C000300003F433FBFFFFFCF",
      INIT_44 => X"FFFFFFFFFFFFFFFE3FFF71FFFFFFFFCFFFFFFFFFFFFFFF0FC000000000000000",
      INIT_45 => X"0000000000000000000000030C001033FFFFFFFCFFFFFFFFFFFFFFFCFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFF3FCFFFFFFFFFF3CC00C0000C03C000000000C0000000000000000",
      INIT_47 => X"00000C30F3FFFFFCFFCFFFFD3FFFFFFFFFFFFFF7FFFFCFFFFFFFFFFFFFFFFF32",
      INIT_48 => X"FFFC0000C0004318000000000000000000000C00000000000000000010000000",
      INIT_49 => X"FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFF7FFFFFFFF0FFFFFFF",
      INIT_4A => X"00000000000F000F0000000000000030003000000000C0703023FFFFFFFFFFFF",
      INIT_4B => X"FFFFCFFFF3FFFFFFCFFFFFFFFF37FF30FF0FFFFF7FFFFFF03000000000000000",
      INIT_4C => X"00001000000000030000C0CC7FCFCF1FFFFFFFFFFFFFFF3FF4FF3F3FFFFFFFFF",
      INIT_4D => X"FFFBF3FFFFFFFFFFFFFFFFFF400000030000003C0C0000000000000000000000",
      INIT_4E => X"00003FFFFFFFFFFC3FFFFFFFFFFC73FDFFF9FFFFFF5FFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFC000FC03003000000C0000C00000000000000000000000F0030000000000C0",
      INIT_50 => X"FCFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFCF3FBFFFFCC0FFFFFFFFFFFFFFFF",
      INIT_51 => X"03C00000000000000000000000000F0000C00F0000000FBFFFFFFFFE71FFFFFF",
      INIT_52 => X"FFFFF3FFCFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFF7000C000000000000000",
      INIT_53 => X"000000000030000000000F33FFFFFFFFFFF0CBFFFFFFFFFC30FFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFF3FFFF00000C00000000000000000000000000000000000",
      INIT_55 => X"FCFFFFFFFFFDFFFFFFFFFFFFDFFFFFFFFFFFFFFF0F7F7FEFFFFCFFFFFFFFFFFF",
      INIT_56 => X"F00030000000010000000000000000000000000000000300000000000000300F",
      INIT_57 => X"FFFFFFFFFF3FFFFFFFFFFFFFDFFFFF3FFFFFFFFFFFFFFFFFFFFF3FFFCFFFFFFF",
      INIT_58 => X"00000000C039000000F000000000000400C0000000FF7DFFFFFFFFFF3FFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FFFFFFFC033000C0000300050000",
      INIT_5A => X"00C002C0000BB00000FCFFFF3FFFCFFFFFFFFFFFFFFFFFF3FFFEFFFFFFFFFFFF",
      INIT_5B => X"C7FF0DF3FFDFFFFFFDFFFF0003033000000C0EC0000000000000330000003000",
      INIT_5C => X"FFFFFFFF7FFFFFEFFFFFD3FFFFFFEFFFFFFFFFFFFFFDF3C7FFFFFFFFFFFF2FFF",
      INIT_5D => X"0000030000038C16C000000000000000000000030000E0000100000000003FFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFCCFFCFFFFFFFFFFFFFFFF3FFFFFFF0FFFFFFFFFFFFF",
      INIT_5F => X"0000000000000000000C00400CC3C000F00003FFFFF7FFFFFFFFFFFFDFCFFFE7",
      INIT_60 => X"FFFFFFFF3FC3F3FFFFFFFFFFFFFFFFFFFFFFFFFFFC000300000343C300000000",
      INIT_61 => X"000C000000C00003FFFFFFF3FFFFFFFFFF3FFFEFF3FCFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFCC00000C000FC00000000000000000000000000000030",
      INIT_63 => X"FFCFFFFFFB3CFFCFFFF3FFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFBFFFFFFFF",
      INIT_64 => X"000C000030000030000000000000002400000003FC00C0000C000000FFFFFFFF",
      INIT_65 => X"F6FFFFFFFFFFFFFFFFFFCFFFFD3FFFCFFFFCFFFFFFFFC3FFFFFFFFFFFFFFF3C0",
      INIT_66 => X"0000000024300000024C0003C0300300CFFFFFFFFFFFFFFDFFF3F2F3FFFFF3FF",
      INIT_67 => X"FFFC3FFFFFF7BFFFFFFFFFFF0FF3FFFFFFFFFFFFC000D70000003C0030000000",
      INIT_68 => X"030C000000FDFFF3FFFFF0FFFFFFFFFFFFFFFFFFFF3FCBFFFFFFFFFFFFCFFFFF",
      INIT_69 => X"FFCFFFFFFFFFFFFFFFFC00E90F0C000000F000300000000000F03C000000C000",
      INIT_6A => X"FFFFFDFFFFFFFFDFFF7FFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFBFDFFFFFFFF",
      INIT_6B => X"3030000030000000000000000000030000000000C003FC0003CFFFFFF3FFFFF0",
      INIT_6C => X"FFFFFFFFFF3FFFFFFFFFFFFFFFFFFFCFFFFFFFFFF3FF7FFFFFF3FFFFFFFFFC00",
      INIT_6D => X"300C00001000000000C0000003FC3FFFFCFCFFFDFCFCFFFDFFFFFFFFFFFCFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFCFFD7FFFFFFFFFFFFC03000C00B400000000000000",
      INIT_6F => X"000003FFFFFFFFFFCFFBFFFFFFFFFFFFFFFFFD3FFFFCFFFFFFFFFFFFFFFFBFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFDFEC000C30CCCD000000C00000030000000000043000C0000",
      INIT_71 => X"FCF7FFFFFFFFFFFFFFFFF7FFF3FFFFE3FFFFFFFFFFFFFFF3FFFFFFFFF9FCFFFF",
      INIT_72 => X"C00330C000000C000000003000000030304000F00000003FFFFFFFFFFFDFFCFF",
      INIT_73 => X"FFFCFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFF03FF7FFCFF03C0",
      INIT_74 => X"C00030000C0000007000003FFFFFFFFFFFDFFFFFFFCCFFFEFFFEFFFFCFFFFFFF",
      INIT_75 => X"30FFFFFFFF0FFFFFFFFFCFD4FFFF3CFC7FFFF3C0000000270000C00000000000",
      INIT_76 => X"0FFFFDFFFFFF3FFFFCFFCFFFFEFFFFFFF3FFFFFFFFFFFDEFFFF3FFCFFFFFFFFF",
      INIT_77 => X"E6F7FFFFFFFFFFFCCC00000008C000000000000000000C000000000000000000",
      INIT_78 => X"FFFFFF3DFFE3FFFFCFFFFFFFCFFFFF3FFFFFC3FFFC7FFFFFFFFCFFFFFFF0FFFF",
      INIT_79 => X"0003D40003000000C000000D000C000000003C003FFB3FFFFFFFFFFFFFF0FCFF",
      INIT_7A => X"FFFFFFFF3FFFFDFFFFFFFFFFFFFF8FFFFFFFFFFFFFFF03FFCFFFFFFFFFC80000",
      INIT_7B => X"00000C3403C00C0003CFFFFFFFFFCBFFFFFFFFFFFFFFFFFF2FF7F3FFFFFFFF0B",
      INIT_7C => X"FF8FFFFFFFFFFFFFFDFFC3C3FFF7FFFFFFFFC000F0000000C3C0030000000000",
      INIT_7D => X"FFFD3FDBFFFFFDFFFFFFF7FFFCF2FFECFFFFFFFFF3F3F7F3FFFFFFFEFFFFFFFC",
      INIT_7E => X"F3FF7FFFFFFFFFF000C00000000100000303C000000000300303C0180033FFCF",
      INIT_7F => X"FFFCFFFFCFFFFFF3FFFFFFF7FFFFFFFFFFFF73FFFC3F8FFF3FC3C3FFF7FFFFEB",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => DOADO(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => addra_16_sn_1,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => addra(16),
      I1 => addra(14),
      I2 => addra(15),
      O => addra_16_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000430333333333353333433334433333333433333333333334333333333333",
      INIT_01 => X"0333000000000000043000000000300000000000000000003000000030003330",
      INIT_02 => X"3333333433333333343333333334334333333333333333333000003000000000",
      INIT_03 => X"3333333333333333333333733333333333333333333333333433333333333453",
      INIT_04 => X"3533333533333333333333336333333333333333333334334743333333333333",
      INIT_05 => X"0000000000000000000000000003333333333333333333333333333333333333",
      INIT_06 => X"3333333000400000300003540330000003400000000000000000000000000000",
      INIT_07 => X"3333333357436333343333363333333333333553333333333334333343333333",
      INIT_08 => X"3433333333333364333333333333333333333335335333333333333335333333",
      INIT_09 => X"3333333333333383333344333333337343333333333344333333333333433333",
      INIT_0A => X"3300004300000300000000000030400030000003530043333333333333393333",
      INIT_0B => X"3433433433333443364333373330000000000000300004530300045000000000",
      INIT_0C => X"3335334333333333333333333333334333333333343344333333333333333333",
      INIT_0D => X"3333333333333333333333333543333464433333333333333333335333333433",
      INIT_0E => X"3333333343333333333333333433333336433333333333333333333333333333",
      INIT_0F => X"0000000000000000000000000000000000000000000000306003000060000030",
      INIT_10 => X"3343333333333333333333334333333333334633333733000330000000000000",
      INIT_11 => X"3333333433333333333333333343333333333333333533433333333333444334",
      INIT_12 => X"3343333333333334433333333333333354333433333433333343333333333333",
      INIT_13 => X"0000004000003030003333333333333453333333333333335933333343333333",
      INIT_14 => X"3330000000000000000000530050000000330000000000000000000000000000",
      INIT_15 => X"3333333333333544433333344333343433333333333333333333333333333333",
      INIT_16 => X"3433334333333333335333333333333333333333343333333333333334433334",
      INIT_17 => X"3333333334333333333353534333333333333333533333333333333333333333",
      INIT_18 => X"00000000000360000000030000433000303433333333333333344333333333A3",
      INIT_19 => X"3333333333333333333334300000030000000330000000504300303000000000",
      INIT_1A => X"3343333333333333A33333333433333334333334433333333343333333433333",
      INIT_1B => X"3333333333333333333353333334A47333333433333333334433333333333433",
      INIT_1C => X"3333363333333333339333333333333333335333633433343333333333334333",
      INIT_1D => X"3000000090300003000000300000000370530000000000000000000033333333",
      INIT_1E => X"3336333333334333333333333333336333333333333003303300003033430070",
      INIT_1F => X"3333333333333333333333333343333333333333333443333333333343333333",
      INIT_20 => X"333333333363334333333333333333333333333333353334A353333337433333",
      INIT_21 => X"0000000303333333333333333333334433333433333333344333333333335334",
      INIT_22 => X"0363000000000300300000000000000000000000000000000000033000000330",
      INIT_23 => X"4334333433333333333333433338333333333333333333333333333333333333",
      INIT_24 => X"3333333343333333333333333333333333333333333333333334334333333334",
      INIT_25 => X"3335433333333333333333343433336333534333433333333333333333353333",
      INIT_26 => X"0000000003300000003000330003333333333333433333333333333433333333",
      INIT_27 => X"3333333333333333333333000303000000306000300000000000000003000000",
      INIT_28 => X"3334553333433333333333343335333633334333333333333333333333333333",
      INIT_29 => X"3333333333343333333333333333433333383334333333333333333333333334",
      INIT_2A => X"3333333333373333333333333334333333333333334443353334333343333333",
      INIT_2B => X"6300000000000400000030000000000000000030003303333333333333333333",
      INIT_2C => X"4333333333433433333343333333334333333333330033005300005000000000",
      INIT_2D => X"3343333333333333333333355856333333333333333333333333333343333433",
      INIT_2E => X"3433334433336333443543333333333333333333333333333333933333333333",
      INIT_2F => X"3333333334333333333333333443333534333333333333333333334333433333",
      INIT_30 => X"0000000000000000000000000000000000004300000000000000000450000000",
      INIT_31 => X"3333333333333333333443333333333333333333333333333333333333333300",
      INIT_32 => X"33333333333333333333333333334333333333333333A3464333333333334343",
      INIT_33 => X"3333333333333333333336333345433333664433333334333333333333334353",
      INIT_34 => X"0000000000033000333333333353333333333333333333444333343333333353",
      INIT_35 => X"333333333333333333000000000000000003A300000000000000000330000300",
      INIT_36 => X"7333543333333333333333333334333333333338334434333333333334333333",
      INIT_37 => X"3339334333433333333333333333333333333334333333333333333333333333",
      INIT_38 => X"3753433333333333335343443333333333463333333336454333334333333343",
      INIT_39 => X"0009700000000340000000000000000000003333333333433334333333333333",
      INIT_3A => X"3358333333434333333433333333333333333300000000030000000030000000",
      INIT_3B => X"3333336633333344353533333333334333333333353333333333333333353333",
      INIT_3C => X"5533333333333334333334333343333333333333335433333333333333333333",
      INIT_3D => X"3333333333333334443333333537345333443333333333434333334633333334",
      INIT_3E => X"0005500000000000000300033000000000000000000000000000000033333333",
      INIT_3F => X"3333334333333334333333333333333333333333333334333333333333000000",
      INIT_40 => X"3433334333333333333333334355333333353334333333333353333333333634",
      INIT_41 => X"3353333333333333333443333333333333333433333333333333333333333333",
      INIT_42 => X"0000000003333333333333333333433353333333339337533343333553333333",
      INIT_43 => X"3333333733333303003450035300000000000000000000000000000003730030",
      INIT_44 => X"5334333333334333333533333663443433333435333333333333333433333333",
      INIT_45 => X"3333334333333333333333333343333333343333463333333333333333333333",
      INIT_46 => X"3333343333433335733333633333333433333434333333333333333433333333",
      INIT_47 => X"0000000000000000000300000000333753333333333333333333333333333334",
      INIT_48 => X"3333333333333353333333333333333333333373303300000000000000000000",
      INIT_49 => X"3333333344333333333333343344333333333334733434334633333433343333",
      INIT_4A => X"3333333333333453333333353333333333333333333334333333333333333333",
      INIT_4B => X"3333333333333333333333333333333333345333333643335443333333333333",
      INIT_4C => X"0000000000000000000000000000000000000000000003033333333333344333",
      INIT_4D => X"3333333333333333333333433333333333333334333333333333333300000033",
      INIT_4E => X"3333333333333333333333333333333333333334533333333333333333333333",
      INIT_4F => X"3333333333333333333333333334333333333333333333333333333333333333",
      INIT_50 => X"0333333334343336643335333333333333333333333433333533333333433333",
      INIT_51 => X"3333333333333300000003033000000000430000000000000000043000300000",
      INIT_52 => X"3333333333333333343333333335333333333333333333333333333333333333",
      INIT_53 => X"4345334383333333333333333344333333333333333333333633333333354333",
      INIT_54 => X"5333343333336333333333333333333333453333333335333333333333333333",
      INIT_55 => X"0000030300000000003443333333333333333333333333333333333333333333",
      INIT_56 => X"3333333353333333333333333333333330000003000035000000003000000030",
      INIT_57 => X"3354333333333333333344335333333554333333333333333433333333335533",
      INIT_58 => X"3333333333333333333333583354433333333333333333463333463333333344",
      INIT_59 => X"3333333443454333334333335533395343333333433333353333336844433333",
      INIT_5A => X"3600333000000000053000003300000000003333333337333333333333333333",
      INIT_5B => X"4433333333333333333333333333433333333333333333333333333303303000",
      INIT_5C => X"333333333463333333443333333333333333333363334333433443333443333A",
      INIT_5D => X"3344333334844433333333333333333333333333333333333346333333333333",
      INIT_5E => X"3333333333333333333333333333334333333333333344333333333333344333",
      INIT_5F => X"3333333333330030330340305000000303400000000000030033000333333333",
      INIT_60 => X"3333333334333463333333333333334363333333333433333333333333333354",
      INIT_61 => X"3453333433333333333533333333335333333333333333333533333334433474",
      INIT_62 => X"3333333333333343344333554333344436433353334336334533333333333333",
      INIT_63 => X"0003003000333333343533333333333333333333333343343333354333333333",
      INIT_64 => X"3543333333333333334433333333353037A30000003330000000003000000003",
      INIT_65 => X"3333363333333333335444344343333333443333333333333333333333333334",
      INIT_66 => X"3433533333334333333333333333333333333333333333333335433333433333",
      INIT_67 => X"3434333343433335333333333333333333333333333343333333333334433333",
      INIT_68 => X"3034300005500000303330000000333333333333333333333333333333333343",
      INIT_69 => X"3333343333333333333333343333333333333333335333333433344300330003",
      INIT_6A => X"3333333333333B53333333333333333333333343333333333333434333333333",
      INIT_6B => X"3334434333334453334333534333333543333333533333333333333333333333",
      INIT_6C => X"3333333333345335334345333333343333373434333333333333344333343333",
      INIT_6D => X"3333333334530303000000000000300000000003330003333335333333333333",
      INIT_6E => X"4343333353333333333333333336533333333333333333333335333333333343",
      INIT_6F => X"3333333333333333333333333333333333353333333333333353333335333334",
      INIT_70 => X"3333333533433334333333335333334344334343333333433333333333333333",
      INIT_71 => X"3333333333333333333333338333333335333335333333333435733333333335",
      INIT_72 => X"3333333735333333333333333333333333333000000000000030000000000333",
      INIT_73 => X"3333334333333543333433334333344333433333333333333333333333853333",
      INIT_74 => X"3333333333343333333334333333333333333333337333333333333333344333",
      INIT_75 => X"3333443333354333643433333333344333333333333334333343333433333343",
      INIT_76 => X"3300000000003303044303333333333333333333334455333333553333333333",
      INIT_77 => X"3343433333333333353333333333333333334333333333333333333333333030",
      INIT_78 => X"3333343333333333333333333334333333333334433343333443333333333343",
      INIT_79 => X"4333443444443333333333333333343333333333333333333333435433333343",
      INIT_7A => X"3333333333333333333333333333333433436433433333333333335454344333",
      INIT_7B => X"3333333333333333333033000303330033333333433333355333333333333333",
      INIT_7C => X"3333333333333335433333333333333333333334335333333343333663583333",
      INIT_7D => X"3333333333333343333333333333333333333333333333343333333333344333",
      INIT_7E => X"0000000000000000000000000000000000000000000000003333443333333334",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => addra(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F7FFFF20FDFDFFFFFFFFFFEF7FF3FEFE0FFFFFFFFFFFFDFFF5FC7DE314398FFE",
      INIT_01 => X"8FFFFFFFEFE7BFFFFEFFFFFFFFFEFFFE7787BFFCF39EBE1198C7F7FEFFFFFFFF",
      INIT_02 => X"F7F8FFFFFFFFCFFFEFFFF7DAF9FE7FFE7DE6CFF87F7EBFFFF9FFFD7FDFDF97DF",
      INIT_03 => X"FCFE7FCFFFFFFF1EEFBF1197F7FDF13FFFFFFFFF7FDFEFFDFF3FE3FFFE7FFFFF",
      INIT_04 => X"DDBD2FD3C17FFCDFCF13FFFFFFFFFFFFFFFDFFF9FFBDCFFFFFFFFFDFFFFEFFFF",
      INIT_05 => X"B9F9E7FF37BFFFFFFEF1FFFFE7F696FFFFFFFFF7F7FDFFBFFFFFFFFFFFFEFF7F",
      INIT_06 => X"FBDFFFFFFFFFFF383BFFD9FFFFFF09FFFFFBFFFFFFFFFFEDFFF7F7FB7FF0FCD7",
      INIT_07 => X"FDFFFE7FFFEFDFBFFFFFFFFFFF7FBFFBF7FFF3F3FEDFF6FFE3F95BFFFEFFF7CF",
      INIT_08 => X"7FCFFFEFFFFFFFFFFBFDFD3FFF7D7FE1FF63D67FADF1FF9FEFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFEFFFFFFFFFFFFFFB7F5B767F2F115FFFEFFF3E7BFFFFDFBFFFFFF3BFF9F",
      INIT_0A => X"FFFFFFDFFE78FD27FD0FB7AA65FDFF7F7BFBFFFFFFFFFDF3EFF5DFFFFFCF3EFD",
      INIT_0B => X"87E4FFFFF275BA77FFFFFDFFCFAFBFEFFFFFF3DFF9FFFFFEFFFFFFCFFFFFFFFF",
      INIT_0C => X"2FE9FDF7DDFF7FFFFFFEFFFF3FCCD7FFFFFFEFF7DFFFFFFEFFFFCFFFFFFFFFFE",
      INIT_0D => X"E9F5CFFEFFFDF5FFEBFFFF7FCEFFBFFFFF9FFFFFECFFFFFFB7D3E4B86D2CFFC5",
      INIT_0E => X"FF1FFBFFE7F7FFFF7FFFFBFBFFFFFFF5FFFDFBB1FA0C0FA4CDFF3FFC9FFBFFEF",
      INIT_0F => X"FBFFFFFFFDFDFFFFFFFFFF77BEF9BF8000FB6F5FFFFFFFFEF6FBEFFFDDFFEFFF",
      INIT_10 => X"BFFBFDFFFFFAFFFFDF00008E5F773FFF3DFFE7FFFFFFFFFFFFFFFFFFFFFE7FF7",
      INIT_11 => X"FBBFEBF12008FC87FFFFFFFFF7FDFEFFBEFFFFFF7FFFF7FFFFBF6FDFFE93FFFF",
      INIT_12 => X"0FF9BEFFF5FDFFFCDFFDFFFEFFFFFFFFFFF7DFFEFBFFFFE1EFFFEFFF3FDFFDFF",
      INIT_13 => X"BEDF8FFFFFFEFFFFFFDFFFFFFFF7FFBFFFD97EDCFEF7FFFC79FFFCF7F7F82000",
      INIT_14 => X"FFFDFFFFFFFFFFFF7F7FFFFDDF7F3FFFFF5FFFFFCF26F5FFC280007F9F3FFFE7",
      INIT_15 => X"FFEFFFFE7FFFFFEF77FFFFD6FFFFFF7FFE3F400000139D37F9FFBDEFFCFFFFFF",
      INIT_16 => X"C67FE3DFFFFE3EFFFEF7FF9DEDC0004263FF7FCFDFD7FFFFFEDFDE7FFFFFFBFF",
      INIT_17 => X"FFFFFFABF6DF4B8000000B7FFFFEFFFD7FFE7FFFFFFFFDFFEFFBDDFEFFBF9FFD",
      INIT_18 => X"F3CF00000DF79F7FEFFFFEFFF3FFFFFFFFDFFDFFFFFBCFDF79FFFBDDFFBFBEFF",
      INIT_19 => X"5CE5FFFEF3FFFFFFFFFFFFB7FFFBF7E7FFFFFFBFDF3FFEEFDBFFFFF7F7FFEFEF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDFF3BFFFFFFFFFFFFFFEF600000EF",
      INIT_1B => X"FBFFFFFFFFFFBFFFFFF9CFDFFFFBFFB9FFFFF6FEFEDFD000002273DDEFBFEFBF",
      INIT_1C => X"FFFFFFFF1FF65FFEBFFFCFBFFFEFD9841F8020009FFFD7FFFFFFF9FFFFDFFFFF",
      INIT_1D => X"BDFEFBFFFDFCFFFFFD2979C0000117FEFDFFFFFFFF9FF79FFFFFDFFF7FFFFFFF",
      INIT_1E => X"FFFFFFF7FF80000000B1FFFFFFAFFFFFBFFDFFFFFFFFFFB87FF7FFFEFFFFFFFF",
      INIT_1F => X"000401093EFFFFFEFFFEDFFFFBBF7FFFFFFFFDFDF8E7FFFF3FFAFFCFFFFFFFFF",
      INIT_20 => X"FFFFFF8FEFFFAFFFFE7FFFFFFFFDFFFE7FEFBFFFEF9FE9FEFEF87FEFF9F1FFF4",
      INIT_21 => X"FBFFFFFFFFFFCFFFFB7FEFFFFFF9FFFFFFBFFDFFBFFFF799FFFF800000279FFF",
      INIT_22 => X"FFFFF3FF7FFFFFEFBFFFFFFDFFFFFFFFF7FF79BFF000000279CEADFFFFFBFFFF",
      INIT_23 => X"FFEFFFFFF9BE7FFF1FE67FFFE3EFFFA80100141EF3FFFFFFBB7FFFFFFFFFBFFF",
      INIT_24 => X"7EFFF87EEFFDF8FDFFE0000013E7FEFFFFFFFB37FEFFF7FFF3FFF4FEEFFFFBFF",
      INIT_25 => X"DF6FFFF90000023F97FFFE6FFB9E7FBBFBFFBFFFFD7FFFFFEF9FDFFFFE77FF99",
      INIT_26 => X"0007F9DFFFEFFFEFE7FBFFFFFFFFFFFFFFEFFFFFFDFDBFFFFFDFE7EFFDFFEEE5",
      INIT_27 => X"FFDFFFFFFFEF7FEBFFFEFFFEFFFFFFFFE9DFFBFEFFEFFFFFFFFFBF9F7FCE0000",
      INIT_28 => X"FCFFFFFFEFFFF7FFFFFFFFF3FFFF73DFFBFFFFFFFBEEFBFAE00000023FF3CFFF",
      INIT_29 => X"FFFFFFFFFFF9DFFFD7FEF7FE7F7BD7FFEF9E3C01200033FFBF79FFF7FFFFFFFF",
      INIT_2A => X"DEFFFC7FFF2FA6FFFFFEDFFFF30000001A26FFF9FFFF6ECFFFFD3FE7FFFEFFFF",
      INIT_2B => X"FFFFFFFEFFFF3B74000023ECE77FFF7FFFFFFFFFFFFFFFFCFFF7FFBFFFFFEFFF",
      INIT_2C => X"FE3F0C08000F58A7FFFFFFFFFFFFFFFFF3FFEFFF6FFFEF7BFFFFFFFFFFD7EFDF",
      INIT_2D => X"EBDBFFFFFFBFFD7FFFDF2FFE7BFFFFFFFEFFDFFFFFFFFFFFFEF5F6FFFFBFBFFC",
      INIT_2E => X"FEEFFEFFFFFFFDBFFFFFFFFFFF7FFEFFFFFFFFFFE7CFFFFFFFEFC79FF1000012",
      INIT_2F => X"FFF77FFFFFFFFFFFFFEF9FFFFFFFFFFB7FFDF3DFBFDDF30000017CBBFFFFFFFF",
      INIT_30 => X"FFFFFFFDFFFFFFFBFFFBFFFFFE23FBFFCB3A001317778FFFF9FFFE6BF7FFFFFE",
      INIT_31 => X"FDDFF7FB7CFFFFF3BFFCF777C1003377F1FFFD9FFBFFFDFFFFFFF7FFFFFFFFFF",
      INIT_32 => X"7FFFFFFFDF5FCC0003D5F7FB87EFFB3FFFFFFFFFFF7BF7FFFFFFFFFBFFFFFFFF",
      INIT_33 => X"84F8211D1F7F3FBFFF3FFFFFFFFFDDFFFF7FFFFFFFFFFFFFFFFFE7FFFE3FF7DF",
      INIT_34 => X"9FFFD3FFBFFF7EFF9DBDFFFFFFFFFFFFBFFFF7FEEFFFEFFF7FF3F4EBFFFF7FCF",
      INIT_35 => X"FFFFFFFFFFFE7FFBFFFEFDFF06AFF7FFFEFFDDFFFFCFFFF7FF9D3067FBE4F9F3",
      INIT_36 => X"EFFFFFF9FF9F203FFF3FFF7FF9FEBFFF33FCFFFBE3FD3F1FFFFB31D9E7BFFF7F",
      INIT_37 => X"000009FFFFFFFFFEE3EFF3CF3FBBFF3FFCF1E7F793FDFCEFFFDFFFFFFFFFFFFF",
      INIT_38 => X"FFF9FEFEDFFEFFFFBFF59FFF7FFFFE7A95FFFFFFFFFFFFBFFFF7FFFF77FDFFFF",
      INIT_39 => X"FEFFF7FFFBAF1F267FFD537D7FFFEDFFFFFDFFFB7FBFFE9FDFFFDC00059FBFFF",
      INIT_3A => X"FB693F09DF1FCF7FFF5FFBEFFFFFFF9FFFFFFFFFB0000301DBFFFFF7FF7EFFFF",
      INIT_3B => X"FC77FFF9FFFFEFFFFBFDFFFFFFFFB5001400140FFFFDFFFFEF7FEFFBFFF7FFE0",
      INIT_3C => X"FFF7FFBFFFFDFFFFE7ECC001200191FFCFFFFFFF9FFFF7CE7BF70FDFF7E29EE1",
      INIT_3D => X"BFFFFF700880126C0B1FFFFFFF7FFFD7FFFDFFFED6BFEF4FF9D61FFFDDFFF9FF",
      INIT_3E => X"00000101FFFF7FF7FFFDFFFFFDFFED7CCEFCDF3F5FEF7FFFFBFF9DFFFFFFFFFF",
      INIT_3F => X"F3FFFFFBFFFDFFFFFF9FEDE9FDE3B3FFF7FFFEFFFFFFFFFFFFFFFFFFFFEF4EC3",
      INIT_40 => X"FFB9FF99FFB3CBF179F9BFFFFFFFFFFFFFFF7FFFFFFFFFFE07C28000040013FF",
      INIT_41 => X"F7B538BCDB7FDFBFFFDFFFFFFF7BFDFFFFFFE02D08100064007BFB7FFFFF7FFF",
      INIT_42 => X"7D7BFFFFFFFFFFFFFFFFFFEFDC380000000240001FFFFFFFF7DFFBFFFFFBFFFB",
      INIT_43 => X"FF5FFFFFFFFDFF82000180080000005FF7FFFFFEB7BFFF7E1FFF7CE7774DDE66",
      INIT_44 => X"FFC000200080000004217FFFFFFCFFFBFFFFFFEFBFEB239E3FFDC7FFFFFFFFFF",
      INIT_45 => X"08000882D7FFFFFFFFFFFFFFBFFBFAF07FDEF7FBA9BBEFFFF3FFDE7EF7E7FDFF",
      INIT_46 => X"FFDFFFFFFFFFF8FB77DF97EDE75333FBFEFFFFFEFFFFFF7F7FBFFB2020020000",
      INIT_47 => X"FF7F7F2EFFC6FE737E733FDFFFFFFEFFFFFFE7FFFEF0010000000400000001BF",
      INIT_48 => X"FFFF7FBFE0BFFFFFFFFFFF9FF7FFFBDE25070000400000000007FE27FEFF5BFF",
      INIT_49 => X"F7FEDD7FFEFBFF7FFFFFE211400000000000360863FBFFFFF7DFFFFFFFEFFFFE",
      INIT_4A => X"BDFFFFFA594000000004004801210C3FDFFFFDFFFFFFFFBFFE47FFF2FDF9FF3F",
      INIT_4B => X"80082C400004000500D2FFFFFFFF7FFFBFF8FFE742FECFFF8FF3F27FEEDFBFFF",
      INIT_4C => X"000000204F7FFFFEFFFFFFBFDFEFFFFDE3FFD93F7FFFFF4FF5FEBE9FFFFFF414",
      INIT_4D => X"FFFFED9FFFFFBFFFE79FF93FFD21FBFCFFF79FBFFFF9BFBFFF40000612080001",
      INIT_4E => X"6BFFFFBEEFBFFDF7C9FFFF87DFF7FFFFFFFBF9C002002181C6000100000000DF",
      INIT_4F => X"F7D5BC3FFFFE4FFFFEFFFFFFFBB000000000080000100000000CFFCFFFDFFFFE",
      INIT_50 => X"FFE5EFFFFE67FFBE8200400200004060000000001FFCFFFFFBDFFEFBFFF5FFBF",
      INIT_51 => X"FFFF60200000200080040000108621FFFFFFFFBFFEFFFFFF3FCFEF7DFFF7FFFF",
      INIT_52 => X"02004100000200402007FFDFFF6DFFFBFFFBDFFBDEFD9FFF7FFF1DFFDFFFE3E7",
      INIT_53 => X"210410007BFDFFFF9FFFFFFFBDFFFFF7FDFFFFEEEFDBFFFDBEFFFFEF61C00000",
      INIT_54 => X"FE7FF3FFFEEFFFFDFFFFFFF6F9FE2FFFD7FFFBFFFFFFFE518000031800008000",
      INIT_55 => X"9BDB8FF7FE73C797733BFF9F5FFF7FF7FFC0080000800000024030B050A0113F",
      INIT_56 => X"3BBE961EA7FFFDFFFFFFFEF0000100011000010402000100010FFEFFFFFFFFCC",
      INIT_57 => X"FFCFCFFFFFEF00210040181000000600058000203DFFFFFFE7FFFFFBFFFFFFE7",
      INIT_58 => X"D4000C040000000400000000020203FFFFFFEFFFFBFFFFFFFF3F7FFEF3E1FF7F",
      INIT_59 => X"001000C08006003000B5FFFF7FFFFFDFBFFFCFF7FFDEBF3219FFFFCDFFFFFFFF",
      INIT_5A => X"0074009CFFFFFFFFFFFFFFCFFFFFFFFFB09A7BBFFBBDFFFFFFFFFCC002203030",
      INIT_5B => X"FFEFFF7FBFFC7FFE7FEEFFF1330FFFE7FDBBEFFFFFB040020C00000000180D13",
      INIT_5C => X"BFFF7FE76BCFF3CCFFFFF7E9BFFFFFF004000000100000001011000600020BFF",
      INIT_5D => X"FF7E1E79FEDFFF7FFDF6860000000980000001080000000000FFFFFE7FF7FFFB",
      INIT_5E => X"FFEFFFFFE402200040000000080000000000004FFFFFFBE3FFFBBFFFFFFC6FD7",
      INIT_5F => X"1700200000000008000800200040FFFFFFFBFFF7FFFFFFCFC4FDDF37FFEF8FFF",
      INIT_60 => X"00000003800000030BFF7FFFFFFFEFFFFFFC37EBC0F35CDDFDC77FFFEFBFFEC0",
      INIT_61 => X"0000309FFFEFFFFFFCFFFD84FFCD276FFD2D2FD876FFFEEFFFE801C000400000",
      INIT_62 => X"FDFFFF7FFF0C0FFF2C7FF399D87FBFAFFFDEDFFA000800040402400000000000",
      INIT_63 => X"FBFDF2E7FFFFE7C9FFFFEFFEFFFFE0602000000D0284000000002220408FFFFF",
      INIT_64 => X"EEFF36FFFA7FFEFFFE400001010000000000000082080000FFFFDFDDFFFFFFCF",
      INIT_65 => X"FFFFFFE00008005C000010000000010000004FFFFDFFFFFFFFFCFFDFFFEFFFFF",
      INIT_66 => X"30040004022000000000000034FFFFFFF7FDFFFFFFFF6DFF1BDFFFF9CFFFFFFF",
      INIT_67 => X"000000200000021FFFFFFFFFFFFFBBEEFAFFF230FEFFFCE7FFFFFFFFFFFA0060",
      INIT_68 => X"1DC3FDFFFFFFFBEDFFBEEFFFFF200A7D0FFF7FFDFBFFF7FFE004000008600020",
      INIT_69 => X"DE0FFFFFFDFFFF3201BBD691FFDFFFDFFFFFFA00099880000008300000020000",
      INIT_6A => X"7CF66007CFEF5FBCFFBF7EFFFFE802310000000000000000000007083FBDFF7F",
      INIT_6B => X"FF33FFF3FFFFFFFF0000818001000010000000000000E7FFFFFFEFBE7FFDFFFF",
      INIT_6C => X"FFFFF00000000002034000600000000010FFFFDFF9FF97EFDF5F7FD9E2103FFF",
      INIT_6D => X"20803210200000000001800FFFFFFF7FFF7CFF7BFBFF3A0401FFFFFFFF7F7FFF",
      INIT_6E => X"000001001800DFE7FFFBFFFEFFFFFDFFC700006FD7FF1FE7BFFFF3FFFFC00000",
      INIT_6F => X"0FEFFDBFF3FF7FFFFFF0F0F000037DFFD7CBFBFF7BFFFFF8600C001200000300",
      INIT_70 => X"F4FFFFFFC60000021FFFFFFCBFFFF93FFFFFF000100200000000008000008043",
      INIT_71 => X"000002C3BFFFBFFFE7FBFFFFF6001400400001A300020010600D07AFFBFBFFDF",
      INIT_72 => X"FBF7FDFFDFFEFFE0190000010008004000008800807FFF7FFFFFF75FF9FFF9FE",
      INIT_73 => X"FFF7FC090C081080000000000804001FFFE5FFFFFF73FB9FFCF9F00002087BF7",
      INIT_74 => X"D0080000001000001001FFFFFDF37D4FFFEFFF6687410022FFFF1EEE7FFBDFFF",
      INIT_75 => X"080000201FFFFFFDBDF7FFDFFE77ABF000002BFFF3F1F7FFBE7FF9FF7CC110C0",
      INIT_76 => X"FC7FDFFFFEFF7FFFF9790010004F81F32E7FF9FFFB87FFF85001000000000000",
      INIT_77 => X"DFDFFF6F90020A01FE7F7FAFBD67F7FFFFFF8400000000000000000000100FFF",
      INIT_78 => X"20100FEF1FFF17DEFEFFDFFFFB810000200000000000880402FFFFBFFFDFFFFD",
      INIT_79 => X"71CFFFFF7DFFFFFA00004008400001000080400FFFCF7FFFFBCF9FFF7DCE5800",
      INIT_7A => X"F6FFF65200100000000000A00404FFF97FF7FFFF7FFFF78FE200100000FE7F11",
      INIT_7B => X"800C0200182000004FFF7FDFFFCFBBFFFFFFFE2001000014E39737BAAFFF7FFF",
      INIT_7C => X"028003FF7FFF0FBFFEBCFFDBFFE0200200005BDD7F9BFBFFFFFFFFBFFFB10004",
      INIT_7D => X"BFFFFE4FFFBDDD112000040006CFD7F4FFBF7DF7FFEFDFFC8100880000000808",
      INIT_7E => X"FCC3C0000000000CFFFB37F7F7FFBFFFFFF57E218001400020000000041FFFFF",
      INIT_7F => X"00006FFDE3F6FFFFDE7FFEFFF7C10000040400180040004FFFF5FFFE77FFFEFB",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"7FFFFFFFBFCFF7FE100080000080200002B4FBFFFFFFC7FFEFFFFFFF38180020",
      INIT_01 => X"FFFFF9000C030010200081330FBFFFFE7FEFFF3FBFFFFD00004000143BF65A0E",
      INIT_02 => X"00800004000106FFFFFFFE4CFFFFD7FFFF100000100101B3B7EC6FF71FFFFFFF",
      INIT_03 => X"307FFFFFFFEE7FD7FFFFEEB400400EC0011164F3F7FCFFFFF9FFFFFFFFE81C41",
      INIT_04 => X"FFFD7FFF7E834001000000020747A32FFFFFFF9EFFFFFFFF01C0001000084000",
      INIT_05 => X"F10000000400807CB032FFDDE7C9DBFFBFFFB8000020000000000007FFEFFFF3",
      INIT_06 => X"0007300FFFFF6D5FBDFEBFFFFFF001420000000600007FFFFEFFFFFF7FFEF0C7",
      INIT_07 => X"BFFFFFDFDEEFFFFF00400000000060003FFF67FDFFFF3E7FFE8F2D9000200000",
      INIT_08 => X"FFFBFC0104400040004003FFFFFFDFFFE7FF7FFFFC56000200000048230EFCF7",
      INIT_09 => X"00000002600EFFFF7FFFFE7FFDBFFBAFC00000000000A210E7EFFF7FFFFFFFF7",
      INIT_0A => X"CFDFF7FE3FFBFFFFDFDEF8400000004200000B9FFFDC39FFFFFFFF77FF001800",
      INIT_0B => X"DFBFFFFFCF800002800440000201FFFBC5FFFEFFFDEFBFFE3000020000030009",
      INIT_0C => X"0000001080000008DFBFF77F3FFFFFFFFFFFF0540000000032017FFFFAFFF7FF",
      INIT_0D => X"0005017DFFF6FFEFFFDFFFFFFF8000001068000207FDDFEFFFFFFBFFFF7FDDF0",
      INIT_0E => X"2FFF9FFFFFFFFFF8041410000400207FDFFFFFFFCFFE7B7FFCFC900000030000",
      INIT_0F => X"FFFFE2C216800080803FFFFFF4FFFFFFDFF7FDFFDD10000000000000020BFFF9",
      INIT_10 => X"000C1103F3FFFFDF7FFFDFFFDFBFF39000000800000000015CBFFFF7FF9FCFFF",
      INIT_11 => X"FFF1FFF9FDFFFDFFF6300000000000001100057FDDBF9FD9FDFFFBF2FE210700",
      INIT_12 => X"FFFFDF2F800000006040000000677F9FFFFFE7FFFFFFF3F00000410040127FFF",
      INIT_13 => X"0000141400000001F7BE775FFDFFFFFBFFBFD140003800007FFEFD7DCFDFFFFF",
      INIT_14 => X"00003737F7FE7EFBFFFFF7FFFD180000000002FFFFE9DFFFFFFBFFDFF9FF4000",
      INIT_15 => X"E7FFFFDF7FFFFFF880000000013FB9FEFBF3FFFFFFFDFFFCF0C0C00009000000",
      INIT_16 => X"FF7FD6000010200BFFFFEFB5FD3F9FFFFFFF74390000030600010000007A1F79",
      INIT_17 => X"0005FFFDFFF8FFFFB97BFFFFFF487000009240000800001D18BFFF9EDFCFFDFD",
      INIT_18 => X"7FB72EF9FFFFFDF8DF0001610401008080002BFFFFFB7FFCFFFFFFF7D600018C",
      INIT_19 => X"FFF4FF8F00C6E1C64018100001EBFF3E9FBFFFE7FDFFFDF124041C803F7BDFFF",
      INIT_1A => X"7711E0080000001EB7E31FFFFF7FFFDFE78F340011890FFF9FF7F7FFFEFBFE7D",
      INIT_1B => X"000039FF7BFBEDF7FFFFFFFCFB404559A1FFE3FFFD9FCEFFFFFFFFDFFFF1D9C4",
      INIT_1C => X"FDFBFFDFFFFBFFA8042800FFFF73FFFFFDFFFF7FFBEFFFFFFF8047F586000000",
      INIT_1D => X"FFEFC140000FFFFEEFCE7FDFE5F7FDFAB77FFBFDFE6FBE6A00000000B7DE7FFF",
      INIT_1E => X"FFFFFFE6F37DFE6EFFDFFFFC7EB4CFEEF3FE04000000027AF9EFBFE77FFCFFFF",
      INIT_1F => X"5FFFFFF7FFDF8FF78CFED11FD60020004077EFAF3F9EFFEFFFBFFFFF7F002D03",
      INIT_20 => X"FFF77BFAED678FA0400000018F7897FFBFFFF7FFFFFFFFF00E7CFFFFDFFEBFFF",
      INIT_21 => X"968E040000002BFFEFFFFB7FDFF8FFFFFFFFFAEDF7FFFF79FFFFBCFFECFF7FFF",
      INIT_22 => X"00FFFFF78FFF3DFFFFFFFFFFFE7EDFFFFFFEFF9FFFF3FFECFFF67FFF7FDFA2DF",
      INIT_23 => X"FFFFFFFDFFBFFFFFFFFFFFFFFFFFFFFFBFFFE9F7FF7FFDEBFFDF9F7F00800200",
      INIT_24 => X"FFFFFFF7FF7FFFFFFFFFEFFFFEFFFFF7FFDF1FFFFCD3DA000001001FCF39D8FF",
      INIT_25 => X"7FFFEFFFF7FFFFFFFF7FFF7FF9EFFEFF2DFB0001001FF9D39FFFFFFFFBBFEFF7",
      INIT_26 => X"FF3FE7FBFFD7FFFEFF67FEB6F0000001FF8FFFFF7E67EFFFFFFF7FFDFFCFBDFF",
      INIT_27 => X"7FEFBBD87F62E7630025FFF9F9FFFFFE3DDFFFFFF7FFFFFFFFFFFFFFFFFFC97F",
      INIT_28 => X"2FE333024F3FDFDF1F7E3FB9FFFEFEFFFFFFFFFFFFFFFFF3E7FF7FFFFFFFFFFC",
      INIT_29 => X"66EFB8F7D3FA2F7FFFFFDFDFBFFFFFFDF7EF2FFFFBDFFFFFFFFC7BFFFB7F8FC4",
      INIT_2A => X"E4B3FFFFFFFF7FFFFE7FDFFFFFFE7FEFF67FFFFFEDFFBBFBFFFFDFFE5FC8474F",
      INIT_2B => X"FFFFFFFFFEFDFFF377FFFFFFFF7FEFFFCB3FFFFBDDFFE9FC3F7A37EF67FFFBFF",
      INIT_2C => X"FFFFC7FF7FFFFFFFFFF3FFFFDEF7FD9DFF0CDFE7F39EFE7FDE79FEFDFFF7FEFF",
      INIT_2D => X"FFBFCFFFFFFFEDFFBEF9EFE9C7CFFBEF1FDFB7FB9E8FEFBFFFFFFFFFEDFFFCFF",
      INIT_2E => X"FFAFEFF7FFFF507EF7B6E7FFFFFFCFEFFFFFEFFFFFCFFE7FFEFF9FFEFC7FEFFF",
      INIT_2F => X"FE4FFE4AAF9D7FF7FCEFF9FFF977FFFFF7FFFFEFDFFFFFFFFFC3FFFFFCFEFFFF",
      INIT_30 => X"7DFFFF3FFEFFF7B7FCED9FFF7FFFDFFEFFFBFF9FFFF7FFFF33F7FBFAFFFEFF45",
      INIT_31 => X"FDFBFF5FF79FBFFFDFFDEAFFFFBCFEE7FFFF5FFFF8EFF7FFFFF4FBAFDFC4FFFD",
      INIT_32 => X"FF7FFEFFBEFFFCFF7FBFFFFFFEFF798FFFFF7BFE2FFF7EFBF78FFDBFFBF7FFCF",
      INIT_33 => X"FEC7FBFFFFEFFBEFEF7F7FDFFFFF619EF3FFFFFDFFFFFBEFFB3CFFDFDEF1FEE9",
      INIT_34 => X"7FDDFFDFFDF8FFFBFFF9EEFFDFFFFFFFFFFF7FB9FF7FFFFFCFFFFFFEFEFFFBFF",
      INIT_35 => X"FFFFD3F7C7FFEFFFFCFDFFFF6E7FFFDFD3FFFF7FEFFFCFDFDFFF77EEF7BFFFFF",
      INIT_36 => X"FEBFFC3FFFFFFFD7FFFFFFE7E7F73FFFFFFFFFFFFFFF7DFEFFFFFBFFFFFFFFFF",
      INIT_37 => X"FFEFEF7FFFFF7F5FFFFFFFFFFFFFFFFFFEFFFFEFFFFBFFFFFEFFFFBFFFFFBF7E",
      INIT_38 => X"D7FDFBFFFFFFFFFFFFF7FFFFFDFFFFFEFFFFDF7FCFFFFBFEFF7F6DDB3B7BF70F",
      INIT_39 => X"67FFFFFFEFFFFFFFFDFFFF9FFFFFFFFFFFF9EFFFFFBDF377FE7B3FFFFFFFFF7E",
      INIT_3A => X"FFDFFFFFFFFFBFFFFFBF7BFF9BFFFFFFFFDFFFFFBBFFFFF7DFFDFBEFFFF7FFEE",
      INIT_3B => X"DFFFFFBBFFFFBFBFE07FFFEFFB99FCA7FFFEFFF7FFF9FFFDFFF7FFFFFFEFFFFF",
      INIT_3C => X"FFFFFFCFFFFEF3FFFEEF7FFFFFFFFFFEFFFBF7F3FFFBFFDFFFFFFFBFFFFFFFFF",
      INIT_3D => X"FF39FFCDEFF7FFFCFBFFFDDEFF5FFEFF9BFBFBFFFFF9FFAFFEF7FFFFEFFFFFFF",
      INIT_3E => X"EFFFBF3FFFFDFBFFFFFFFDFFFFFFE3FF7FFFFFEFF3FFFFFFFFFFDFFFFFFFFFCF",
      INIT_3F => X"FFFFED9FFFFFFFFFBFEEEE7FFFDBFF3FFFFFFEFFDE7FFFFFDFFDEFFFFFF8DF7F",
      INIT_40 => X"FFFFFBFFFFFFFFFCFFFFEFFBFFFFFDFFFBFFFFFFF9FFFA7FEFFFFFFFBCFFFFFF",
      INIT_41 => X"FFFFFFFFF6FF7BF3FFFFFDFCEFFFFEFFFFB7DF7FFFFFF9FFFFFFF7FFFFFFF3FF",
      INIT_42 => X"EFBFFF7FFBFFCE7FFFEFFFFF3CFFFFFFF7FFFFF9FF5FFFFFFFFFFFF9FFFFFFFF",
      INIT_43 => X"EFF7FFFFFFFFFFEFFFFFFD67FFFFBFFDE7FFFFFFFFFBDFBFFFFFFFFFDFFFFECF",
      INIT_44 => X"FEFFFFFFFFFFFFFDFFFFFFE3F7FFFDF7FFFBFFFFFFFFFFFFFE1D7B1FFFFFFFFB",
      INIT_45 => X"7EFFEFFF4FBB3EEFFBDFFFFBFFFFFFFFBEFFFF00031FF7FFFFFFFBFFFFFFFDEF",
      INIT_46 => X"FFFFFFFF5FFF7FFFFFDFFFFFFFE000007FDFFFFFFFFFFF7E7FFFF7CFFFFDFFFF",
      INIT_47 => X"FCFFBFFEFFFFFBE002000006FFDFFFC7BFFFE7FFFEFB3FFFFFDFF7FFF7FFFF3B",
      INIT_48 => X"FFD804000100F6FFFFFCFBFFF7FFFFFF7FFFFFFDFFFFFFFEEFE7FAFFFFFFFDF6",
      INIT_49 => X"069DFFFFFFFFFBFBFFBFFFFFFFFFFDFFFFFFFB6FFFAFDFFBBFFBFDFFFFFFEFFF",
      INIT_4A => X"FFCFFEF9FFFDFFEFFFE7FBFDFFF7FFBFE5F7FEFFFFDFFFFFFFFFFFDDA0400030",
      INIT_4B => X"FFFFFFFFFFFFFFFDFFFFF67FFFFFFF3FFFF7FFFFF759020A000001484FFFFFFF",
      INIT_4C => X"FBFEFFFDFF7FFFFFFFFFFFBFFFFFBF7E100801880200C00577FF7FFFFFFFEFFF",
      INIT_4D => X"BEF7DFFFFFFFFFFFFFFE6005084A0800000200C7776FFFFFDBFFFFFF7FBFC3FF",
      INIT_4E => X"FFFFFFF40800080040000800E00440BFF76FFFFFFFFFFFFFFFFFFFFFFFFFFCF3",
      INIT_4F => X"060C049800001000806019FBFFFFFDFFFFFFCFFFEFFB9FFFFFF77FB37FCFFFFF",
      INIT_50 => X"000008480808CFFFFFFFEFFFFFFFFFFEFFFFFEFEFFFFDFFDDFFFFFF9FDCAC080",
      INIT_51 => X"820FFDFF7FFFF7FFFFFFEF9FFFFFCF1EFFFFFDDF7FFDDFF602182C0000000000",
      INIT_52 => X"FD5BFFFFFFFFFFF3FE1FBFFFFFFDFFDFFFFF08700E000000000003A001248010",
      INIT_53 => X"FF3FBFFFFDFF9FFBFF9EFFFF1E0E04000000C3000001000310800037F2DFFFDF",
      INIT_54 => X"F7FDFFFFF1FE0027500010000420080020000788000E00CF70FF821EC3FFBFDF",
      INIT_55 => X"F1002C00008000000040C0010060000006217580D981CCFFFFFFFFFFFFCFBFFD",
      INIT_56 => X"00000004000030603860308200010C0A0003FF7FFBF7FFBE7FE79E7FDEDFFF7F",
      INIT_57 => X"00020000000400800000008001FFFFE7FFFFFFFEFEFFFFFDDFFFF4800C001A09",
      INIT_58 => X"400A100000102A18FFFE7FFBFFF3FE4BFFFDF7FFFF400060002D800400020000",
      INIT_59 => X"05A00FFFFFEFBFFFFBFDEFFFFFB7FF64000200009C0840000000001020000000",
      INIT_5A => X"FBFF3FFBFFFFDFFFFFFE0004001900100000001C080064000800C01000000000",
      INIT_5B => X"7FFFFFBF600180000030000400008000008000000000000001060108A8FFFFFF",
      INIT_5C => X"1CC002030000400000000000080000000000041800010D8FFFFBFFBFF3F7FFFF",
      INIT_5D => X"000200010000000000400000100001000010C7FBFFFFFF7FFFDEBF7FFFFFF603",
      INIT_5E => X"0000040000000106000000180D7F3E3FFE63F98FFBFFFFFFFF40200008600000",
      INIT_5F => X"00001821000C0017FFF3FFF6FF9FFFFFFBCE7EF0100000004500000000003080",
      INIT_60 => X"0500FFFFFFDFFFDE7FBFFFFFE773000000010010000000000000700000000400",
      INIT_61 => X"FFFFFFC3FFFFFFFFE2C000600000000000000000001000000000000000022000",
      INIT_62 => X"5FFFFE2820482400000000100000430100000000000000040000011087FFF7FF",
      INIT_63 => X"008000000000001000300000000010C0100003200100607FEEFFFDBFFFFFE7FF",
      INIT_64 => X"0006040200000008000501010006001E0205FE7FFFDFFFFF7E27FFFFFF800600",
      INIT_65 => X"002000010030004000087691FFFFFFFFFFFFF167FF5FFFF80000000000000000",
      INIT_66 => X"00000000880807FFFFDFBFFD3E77FDEFFFFF8040028000000200060400020800",
      INIT_67 => X"001FFFF8FFFF9FFFFBFFDFFFFC0A026000004020104000004000000000000000",
      INIT_68 => X"FBF1FFBF3FFFE7C0000300200000004020000000000000008200C20240000000",
      INIT_69 => X"FE3B0000180200C00002060000000040200008000400300200000291F7FFFFFC",
      INIT_6A => X"000000002000100000000200000000200200244800219FFFFFFFF71DFF7FFFFD",
      INIT_6B => X"0000000000000180000030000E80000001F77FFFFFF9DFFFFFFFFFFFB0014C00",
      INIT_6C => X"001800020200228000001D9FFFFEFFFFFFFFFDFEFFFFDC001010000000000000",
      INIT_6D => X"000101042019FFFFEFDFFFFEF5CFFFFFFFE38000000000000000000008000000",
      INIT_6E => X"BFFFFFFBF7FBEDB6FFFFFFF90020000020001000000000000000000000001000",
      INIT_6F => X"BFDB76DF7FFF8000000000000000004010000080000020000000800010180040",
      INIT_70 => X"F8C1000000000000000400000000040000000000000019C0040101FFBFFFFFFF",
      INIT_71 => X"0800000C00000000400000000002000005050000C01FFFF3FFFFFFCDFFEFFFFF",
      INIT_72 => X"00000000000000002000014200000817FFFFFFFBB4FC79FFFEFFFFB400008801",
      INIT_73 => X"000000000800000000017FFFFFFFFF7F3CFFF7EFFFFA00000880C10000000000",
      INIT_74 => X"0000020067FFFFFFFEFFEF2EF9FFFFFFE039080E080000000000000440000000",
      INIT_75 => X"FFFFDFFFFFFF6DFFFF7FEE030003000200600400000000000000400048000000",
      INIT_76 => X"BE7FFFFFFEE0000008000000008000000000000000002100000500000020007F",
      INIT_77 => X"000000020000000000000000000218000000000200000040001FF9CFFEFF7E7E",
      INIT_78 => X"02008000000004000404000040001000006020217FFFFFFF3FEFFFFFF7EFFFEF",
      INIT_79 => X"90400001002060000000000200002FFFFFFFFF6EFFFEFF7E7CFFF00000000030",
      INIT_7A => X"00000000200008000477FFFFEFFFFAFFEEFFBFFFFF0100000000001000004009",
      INIT_7B => X"8000002FFFEFFFFFFFDFFC8FFFFFFFF108000200000280000400E00040000001",
      INIT_7C => X"FFFFFFF9FFFFF7FFFF9F84800000000000000000000004000000000000000041",
      INIT_7D => X"FFFFFF7FF4C00C00000004000080000000000100080000000010080000CFFFFF",
      INIT_7E => X"004000000104000001040000008000800000000000000819FFFFFFFFBFFFF37F",
      INIT_7F => X"002000200000000010000020000200000081DFF9BFFFFBFFFE7EFE77FFFFFFA0",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"080000DF0202000000000010800C000060000000000002000A03821CEBC67001",
      INIT_01 => X"F00000001018C0000100000000010001887840030C6141EE6538080100004000",
      INIT_02 => X"0004080000003000100008250601800182193007808160000600028020206820",
      INIT_03 => X"03010000000000E11040FE6818020EC0000100008020300200C01C0001800000",
      INIT_04 => X"2242D0E43F00036028EC00000000000000060006004230000000000000C10000",
      INIT_05 => X"46061800C8400000010E0000180D690000000008080200400000000088010080",
      INIT_06 => X"04200000000000C7CC0027020000F600000400000000001200080804800F0310",
      INIT_07 => X"020001800018204001000000008040040800040C01A009001C07A40001000830",
      INIT_08 => X"8030001000000000040202C00082801E009C2980720C00701000000000000000",
      INIT_09 => X"04000100000000000000480A49980F0A6A0001000C1840000204000000C40060",
      INIT_0A => X"20000020019702C802F0487599020080860400000000022C100A20000030C002",
      INIT_0B => X"781B00000D8A4598000002205050401800000C66060000010000007000100000",
      INIT_0C => X"D01602086300800010018000C037680000001008300000010000300000000001",
      INIT_0D => X"160E300100020E0014800080310040004060000013000000482C1B4792D3003A",
      INIT_0E => X"0060040018080000800004060000000A0002044E05F3F0573200C00360040010",
      INIT_0F => X"0600000002000000020000C86102607FFF0492A0000000010D04100022001000",
      INIT_10 => X"400402000005000060FFFF71A088C000C6009800000002000000000000018008",
      INIT_11 => X"1440140EDFF703780000000008020900410000008400080000409020014C0000",
      INIT_12 => X"F00641000A0200136002000100000000000840010400001E10001001C0200200",
      INIT_13 => X"412070000001000000200100000808000026C023000800038600030C0807DFFF",
      INIT_14 => X"0002000000000000808000002080C0000080000030590A003D7FFF8060C00018",
      INIT_15 => X"0010000180000010880000370000008001C1BFFFFFEC62CC0600461003000000",
      INIT_16 => X"39801C200003C10001080066173FFFBD9C00C030202800000120218000000400",
      INIT_17 => X"200000540C30B47FFEFFF4800001000280018000000002009004220100006002",
      INIT_18 => X"0C30FFFFF2486080100001000C00000000200200000430208600042200404100",
      INIT_19 => X"E31204010800000000000048000408180000080020C001102400000C00001010",
      INIT_1A => X"00000000000000000000000000000003000200C400000000020400109FFFFF10",
      INIT_1B => X"04000000000040000006302000040047000009A081202FFFFFDD8C2210401040",
      INIT_1C => X"00000001E00DA001400030400010277BE07FFFFF600029000000060000200000",
      INIT_1D => X"400104000203000012D6863FFFDFEE2102000000006008600000200080000000",
      INIT_1E => X"00000008007FFDFFFF4E20000050000040060000000000478008600100000000",
      INIT_1F => X"FFFFFFF6C1000001000020000440800000001A0207100001C805003000000000",
      INIT_20 => X"00000070100050040080000000030801801040001060220101078018060E000F",
      INIT_21 => X"040000000000100074801001000600000040020040000A660000BFFFFFF86000",
      INIT_22 => X"00010D00C000001040000002000000001000C6400FFFFFFD8631520000040000",
      INIT_23 => X"001000000661A000E01980001C30007FFEFFEBE10C0000004C80000000004000",
      INIT_24 => X"8100078110020602001FFFFFEC180100000004C8010008000C000B0110000400",
      INIT_25 => X"27D00006FFFFFDC0680100900461804404006000028000001060200001880C66",
      INIT_26 => X"FFF806200010001018040000040000000010000002024000002018000200111A",
      INIT_27 => X"00202000001080140001000100000000162004020010000000004060C031FFFF",
      INIT_28 => X"03000000100008000000000C00008C300C000000041104071FFFFFFDC00C3000",
      INIT_29 => X"000000000006200028010881808428001061C3FEBFFFCC0040C6000800000000",
      INIT_2A => X"2080038000D0590D000120000CFFFFFFE5D980020000D1300402C00800010000",
      INIT_2B => X"000000010000C48FFFFFDC131180008001000000000000030008004000011000",
      INIT_2C => X"01C0F3FFFFF0A75800000000000000000C003000B000108C0020000000280020",
      INIT_2D => X"1C640000004002800020D201840000000100200100000000010A090000404003",
      INIT_2E => X"213001000020024000000000008001000000000018300000031038600EFFFFFD",
      INIT_2F => X"0009800000000000001060000000000480020C2040220CFFFFFF87C400008000",
      INIT_30 => X"00000000000001040006000001D804003CCDFFFCE888F0000600019408000001",
      INIT_31 => X"032018048100000C400309083EFFCC880E000A60040402000000080000000000",
      INIT_32 => X"8000000020A033FFFC2C0804781004E000000000008408000000008400000000",
      INIT_33 => X"7B07DEF2E0C0C040008000000000020200800000000000002000180001C00820",
      INIT_34 => X"60002C004000810062620008000000004000090010001000800C0B1400008030",
      INIT_35 => X"00000000000180040001020401900C0001006200003000080063CF98241B060C",
      INIT_36 => X"1800002600E0400000C0000006014000CC0300061C02C0E00084CE26384000C0",
      INIT_37 => X"00010000000000011C100830C06400C0030E18086C0223100020000000000000",
      INIT_38 => X"0004010120010000401C6000800001856A008000000000400048000088020000",
      INIT_39 => X"01000C000650E0D98002FC8284001A0040040004804001E02000000008000000",
      INIT_3A => X"0C96C0F620E0308000A004100000006000000000000000E10000000800810020",
      INIT_3B => X"0388000E000010000402000009000C880006000000020000108010060018001F",
      INIT_3C => X"000C004000020000180000004000200030000000400008318488D0201C1D611E",
      INIT_3D => X"40000000000000000200000000800028000200012D4010B00639E0002200E600",
      INIT_3E => X"00000000000080080002800002001283310320C0E01080000400620000000000",
      INIT_3F => X"0400000C0002002000601316021C4C0008000100000000000000000000000400",
      INIT_40 => X"00460066004C340E960640000000000000008000000000000000000000000080",
      INIT_41 => X"084B47432481A84000200002008402000000002000000080600004800000C000",
      INIT_42 => X"8684000000003000000000000000000000000000000000000838040040040004",
      INIT_43 => X"0020000000060400000000000000002008000001C8400081E00083D888B23199",
      INIT_44 => X"00000010000000001041800000030004000000104014DC61C002380000000000",
      INIT_45 => X"0000000418000001000000006006050F8021080596C410000C00218108180200",
      INIT_46 => X"00000000000025048830681238ACDC040100002102100081006004C000010000",
      INIT_47 => X"008080D10039018C818CC0600000410000001800090C01000000020000000000",
      INIT_48 => X"000080401F600000000000E00C00044008800000000000000000001A0100A400",
      INIT_49 => X"08012280010C00C00080000C3000008000001310000400000A00000000100001",
      INIT_4A => X"42000001000800000400000400700000000002000000004001B8000D020600C0",
      INIT_4B => X"0000000000000001000000000000800060070118BD01F020700C0D8011204000",
      INIT_4C => X"000000002000000100000040201000021C0026C0802000B04A01414000000000",
      INIT_4D => X"0000126000044000186006C402DE0403000860C0000660400000000030000000",
      INIT_4E => X"940001C110400208360000582008000000040600000003000000003000000020",
      INIT_4F => X"082A43C00001B00001000000044400000000100C000000000001003000100001",
      INIT_50 => X"001A1000009800400000000000008000000000000003000006200104000A0040",
      INIT_51 => X"0000000000000000000000000000200000000040010000004030108200080000",
      INIT_52 => X"0500000000000040120000200092000600042004310260008000E20020001C18",
      INIT_53 => X"0000180000020000600000004A00000806000413182400024100000000000000",
      INIT_54 => X"01800C0001180006000000090601F00068000400000000000000080000000000",
      INIT_55 => X"64247008018C38688CC40060A000800800000000003010000000000001300000",
      INIT_56 => X"C44169E148000200000001000000000080000000010001000000010000000033",
      INIT_57 => X"0010300000100000C00000000000020000000000000010001808300400000018",
      INIT_58 => X"08002000030000020000000011000000000010000000000000C080018C1E0580",
      INIT_59 => X"0000000000000110000E00018000002040003008002140CDE600003200000000",
      INIT_5A => X"000001004000000000000030000000C0DF6DC440044200040000018400000000",
      INIT_5B => X"00100080400080018019010ECCF0001802441000000000000200200000010001",
      INIT_5C => X"4000801894300C3300000816400000000000002018000000200100000000C000",
      INIT_5D => X"0081E18601200080020800000000000000000000000000000000000180080004",
      INIT_5E => X"001000000000400000000000000000000000000000200C1C0004400000039028",
      INIT_5F => X"1800000000000008000001000088000000044008000000303B0220C802107000",
      INIT_60 => X"20000000001000002000C000000010000003C8142F0CA3220238800010400000",
      INIT_61 => X"00002400001000000300017B0032D89006F2D027891001100001000000010000",
      INIT_62 => X"0200008000F3F000D3800C662680405000212004101000001000220000000000",
      INIT_63 => X"04020D180000183E000018011000000000600000010200000000000000000001",
      INIT_64 => X"1100C90005800100000002020008000020000000800000000000200200000030",
      INIT_65 => X"0000000020000000006000000000000000002000020000000003002020100000",
      INIT_66 => X"000000060100000000000000020000000802000000009200E420000630000000",
      INIT_67 => X"0080000000000200000000000000461185000DCF010003100000000000000000",
      INIT_68 => X"00200000000004120061100000DFF582D0008802040008000001800000004000",
      INIT_69 => X"21F00000020000CDFE64296E0020002000000000000000000000000000000000",
      INIT_6A => X"83099FF83010A0410040C1000000000180000000000000000000040000420080",
      INIT_6B => X"00CC000C0000000000000000000000080000000000C00000020010438002000C",
      INIT_6C => X"00000000000000040001000000000000060000200600683020A0C0261FEFC000",
      INIT_6D => X"00004820000000002000010000000080008300840400E5FBFE00000000808000",
      INIT_6E => X"0000000000002008000400010000020038FFFF902800E01840080C0000000000",
      INIT_6F => X"001002440C00C000000F8F0FBFFC820028140400840000000000000400000000",
      INIT_70 => X"0F000000F9FFFFFFE00000034000068000000000000000000400040000000020",
      INIT_71 => X"FFFFFD3C400040001804000008000000000000C3000300000002800004040020",
      INIT_72 => X"040802002003000010000080000010000000000000000180000008A006000601",
      INIT_73 => X"00000008000010800000000000000000001A0000008C046003060FFFFFF78408",
      INIT_74 => X"000000000008000020000000020C82B00010009978BFFFFF0000E11180042000",
      INIT_75 => X"1000004000000002C20800200188540FFFFFD4000C0F0800C380060000000000",
      INIT_76 => X"03802000010000000686FFEFFFF07E2CD1800E00047800000000010000000000",
      INIT_77 => X"202000E06FFFFFFE018080504288080000000000100000000000000000000000",
      INIT_78 => X"FFFFF010E000E821030020000040000000000020000000080000004000200006",
      INIT_79 => X"8E3100008200000400000004000080000002000100208000043060008331E7FF",
      INIT_7A => X"2900008000300000000180008000000E80080000800008601DFFFFFFFF0180EE",
      INIT_7B => X"0008010000000000100880208030CC00000001DFFFFFFFEB1C68C84740008000",
      INIT_7C => X"002000008000F04309430026001FFFFFFFFFB62241E40500000000C200000009",
      INIT_7D => X"40000130004223EEFFFFFBFFFA30280B0040820A001000010100000080000004",
      INIT_7E => X"033C3DFFFFFFFFF30006C80818004000000C9218120020003080004000200000",
      INIT_7F => X"FFFF90021C098001218001000820002002000000C0040000000A00018C000104",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"80010000403008000000000018020000001004000000390010000001C7FFFFFF",
      INIT_01 => X"00000000800000200000000000400021803000C0C00002FFFFFFFFFBC40DA5F9",
      INIT_02 => X"0000000000000000000001B30003280000EFFFFFFFFFFE4C58139008E0000000",
      INIT_03 => X"00000000000B80680000114BFFFFFFBFFFEE9B0C080100000600000000080080",
      INIT_04 => X"00068000817CBFFFFFFFFFFDF8B85CD001100061000000018000000000100000",
      INIT_05 => X"0EFFFFFFFFFFFF83CFCD00221A3634004000460C00000000000000000010000C",
      INIT_06 => X"FFF8CFF0000092A0420940000000000000000000080000000100000080010F38",
      INIT_07 => X"60000020A11000000000020000000000000098020000C1800170DE6FFFFFFFFF",
      INIT_08 => X"000400020820000000200000000020001800800003E9FFFFFFFFFFFFDCF10308",
      INIT_09 => X"000000000010000080000180024004703FFFFFFFFFFFDDEF1810008400C00008",
      INIT_0A => X"3020080100040000202107FFFFFFFFFFFFFFF4600021C6000000018800000000",
      INIT_0B => X"20400010307FFFFF7FFFBFF7FDFE00043A0001000200C0000000200000000000",
      INIT_0C => X"FFFFFFEFFFFFFFF720400A80C000000000000400002000000000900005000800",
      INIT_0D => X"FFFEFE820009001000200000000040002010000000022010000004000180220F",
      INIT_0E => X"D000600000000000000020020008000020000000301184800103FFFFFFFFFFFF",
      INIT_0F => X"0040004050000000000000000B0000003000060023EFFFFFFFFFFFFFFDFC0006",
      INIT_10 => X"000000000E00002080002000C0400C6FFFFFFFFFFFFFFFBEA340000800603000",
      INIT_11 => X"000E0006020002000DCFFFFFFFFFFFFFFFFFFA802640602E0200040D00000200",
      INIT_12 => X"080020D0FFFFFFFF9FBFFFFFFF9080600000180000001C000400128000130000",
      INIT_13 => X"FFFFEBFBFFFFFFFE084188A00200000400C00040000000000001038230200000",
      INIT_14 => X"FFFFC8C80801810400000800001000000000008000162000000400204600BFFF",
      INIT_15 => X"18000000800000010000020000004600842C0000000200030F3FFFFFDEFFFFFB",
      INIT_16 => X"01808800000000000000104A03C0600000008BC6FFFFFCF9FFFFFFFFFF85E086",
      INIT_17 => X"00001802000380304684000020D78FFFFF69BFFFFFFFFFE3E740006160300303",
      INIT_18 => X"8048D1060000020720FFFF9EFBFEFFFFFFFFD400180490030000008801800000",
      INIT_19 => X"000B0070FF391E39BFFFEFFFFE1401C36040001802000200C008080000823800",
      INIT_1A => X"88EE1FF7FEFFFFE1681CE00000800020187000000E00000060080800010C0182",
      INIT_1B => X"FFFFC6008404122A0000000308000AE000001C000260318000000020000E267F",
      INIT_1C => X"030600200006000008040000009C00000200008004100000007FB80E79FFFFFF",
      INIT_1D => X"0018008000000001103180201B0802054880040201904195FFFFFFFF58618004",
      INIT_1E => X"000000090C82019100200003814B30110C01FBFFFFFFDD850510401880030000",
      INIT_1F => X"B00000080030701873012EE029FFFFFFBF881070C06100100040000080000000",
      INIT_20 => X"00098605939C705FBFFFFFFE7087680040001800000000000080000020014000",
      INIT_21 => X"6971FFFFFFFFD400100004802007800000000000040000860400430013008000",
      INIT_22 => X"FF0000087000C2000000000001000000000300E0000C00330009800080605F36",
      INIT_23 => X"00000002004000000000000000000000800016080080021400206080FF7FFFFF",
      INIT_24 => X"0000020A0080000000001800010000180020E000032C27FFFFFFFFF030C66700",
      INIT_25 => X"80001000080000000081808406100102D204FFFFFFE0062C6000000004401008",
      INIT_26 => X"0080180C00684001009801790FFFFFFE18700000819810000000800200204000",
      INIT_27 => X"80104427809F189CFFDA000606000001C2200000080000000000000000003280",
      INIT_28 => X"D01CCCFDB0C02020E081C0460001010000040000000000041800800000000007",
      INIT_29 => X"999C4F082C05D08000002020400000020810D00004204000000284000480703B",
      INIT_2A => X"1B4C0000000080000180200000018010098000001200440400002001B037B0B0",
      INIT_2B => X"000000000102000C980400000080100034C0000422001703C08DC818D8000400",
      INIT_2C => X"0000380080000000000C00002109026200F320180C6101802186010200180100",
      INIT_2D => X"00403000000012004106101E38300410E0204804617010400000000012000300",
      INIT_2E => X"005010180000AF81085918000000301000001000001001A00100600107801800",
      INIT_2F => X"013001B55062800803100600068800060800481020000000003C000003010000",
      INIT_30 => X"020000C00100085803527000840030010004006000080000CC080405000100BA",
      INIT_31 => X"020400E00860400020022500004301180000A00007100800000B0458203B0004",
      INIT_32 => X"0080010041000300801000000000867000008409D00081040870024004080030",
      INIT_33 => X"01380400001006101880806000009E610C0000020000041004C30020210E0116",
      INIT_34 => X"C020002002070004000611002000000000008046008000003000000901000400",
      INIT_35 => X"04002C081800100003020000918000202C000180100030202000881108400000",
      INIT_36 => X"014003A02000002C000009181818C00000000000000002010000044000000000",
      INIT_37 => X"00101880000081A0000000000000000801200010000400000900004000004081",
      INIT_38 => X"28020400000000000008000002000001000020803000040100809624C48608B0",
      INIT_39 => X"980000001000000002001060000000000006100000420C880184C00000000081",
      INIT_3A => X"00200000000040000060840044000000002000004C0000182002141800080011",
      INIT_3B => X"20000046000040401E800010046643380001000C000600420008018000100000",
      INIT_3C => X"0000002000010C0001308000000000010004080C000400200000006000000000",
      INIT_3D => X"00C60032100800030400022100A0010064040600000600500308000010000000",
      INIT_3E => X"100040C0000204000040020000001C00800000100C0000000000300000020030",
      INIT_3F => X"000012600000000040111180002400C000000100210000002002100020072080",
      INIT_40 => X"00000400000000030000000C0000020004000004060009801000000043000000",
      INIT_41 => X"0000000008008404000002031000010000C82080000006000000080000000C00",
      INIT_42 => X"104000800400318000100000C30040000800000600A000000000000400000000",
      INIT_43 => X"1008000000000010000000980000400214000000000620600000000020000000",
      INIT_44 => X"0300000000080002000800D0180002080406000000000000000280A000000004",
      INIT_45 => X"01001000B044C110062000040000000041000000080000000000040000000210",
      INIT_46 => X"00000020A000C000002000000000000000000000004000818000083008020000",
      INIT_47 => X"03004001000004000000000000200028400018000104C0000020C800080000C4",
      INIT_48 => X"0000000000000000000304000800000080000002000000011018050000000209",
      INIT_49 => X"00431000000004040040030000000200000014B0005060044004028040001006",
      INIT_4A => X"003011020002001000180402000800401E080100002000000000802030000000",
      INIT_4B => X"000020000000000200001180200000C00008000000A200040000000430000000",
      INIT_4C => X"040100020080000000000040000040800000E000C00000000800800000021000",
      INIT_4D => X"41082000000000000000400280100C0000000000089000002600000080403C00",
      INIT_4E => X"0000000400001000000000080060000108C0000000000002000000000000030C",
      INIT_4F => X"0000000000000800000000240000020000003000100460000008804C80200000",
      INIT_50 => X"0000000000000000000000000000000100000100800020032000000203000000",
      INIT_51 => X"013002008000000000001060000028E500000220800220000000000004210000",
      INIT_52 => X"001000000000000C01E040000002002000008000000200000000008000000000",
      INIT_53 => X"00C0430402006004006300000200020000000000000A00000000000000000000",
      INIT_54 => X"180200000E000000800020000C00000010000140000000100000000000000020",
      INIT_55 => X"0800100001000000000002020020000000070000302080000000000080304006",
      INIT_56 => X"8000000800000000000004400002000000000080040800418018618021200080",
      INIT_57 => X"01000000008000003000000000000018001C2000810000022020000008002010",
      INIT_58 => X"000C08000008040000000004000C009440020800000000800000008800010000",
      INIT_59 => X"024000800010400004021400004800000000000000008000000000000040100C",
      INIT_5A => X"0400C0040000000000000000000000000000000000002804000C000000000000",
      INIT_5B => X"8200014000004000000100000001000000404080000000000008000000000000",
      INIT_5C => X"00000000000000000000000C10000C000000020000000000000400408C040000",
      INIT_5D => X"0004000300080000188000000000010000000804000000800021C08000000000",
      INIT_5E => X"0000000000000000001000000A0081C0019C06700C0000000000000030106000",
      INIT_5F => X"60C0000200040028000C02090060000004318980000000010080000000030000",
      INIT_60 => X"0800000000200021804000001808010000000000000000000000000000400200",
      INIT_61 => X"0002003C00000000040004020000000000000000000000000060000000010000",
      INIT_62 => X"A000004000000000000000200100000000000000000000000000000000000800",
      INIT_63 => X"0040000000000040000000000000000000000000000000001180024000001808",
      INIT_64 => X"00020003000000100018000081000000010801C00040000181D8000000000000",
      INIT_65 => X"0000000010000800001000200000000000000E1800A000000000000000000000",
      INIT_66 => X"000000010018000000604002C188021000000000000080000000000008000000",
      INIT_67 => X"0000000700006020040020000004002008006000080000000000000000000000",
      INIT_68 => X"040E0040C00018080000000000000020C0000000000000000000200000000000",
      INIT_69 => X"01800000000000000000000000000000000010200000000080001E0000000003",
      INIT_6A => X"000000000000000000000000000200400200680000000000000008E200800002",
      INIT_6B => X"0000000000000000002001020000000020088000000620000000000000000080",
      INIT_6C => X"00000000010024E0000002000020000000000201000022000000000C00000000",
      INIT_6D => X"0006000000000000102000010A30000300000000000000000000000000000004",
      INIT_6E => X"0000000408041249000000063000000000000000000000000000000000000000",
      INIT_6F => X"402489208000000000000000010000000000000000000000000000002C000020",
      INIT_70 => X"0200000000000000000000000080001C00010000000102000A00000060000000",
      INIT_71 => X"80000000000180000000000010000000118000000000000C0060001200100000",
      INIT_72 => X"00000000000001008000000000000000000000040B0386000100000800008000",
      INIT_73 => X"00000800000000000000000000000080C3000810000000000840010000000000",
      INIT_74 => X"0000000000000000010014F10600000000000004240002000000000000000000",
      INIT_75 => X"0000200000009200018000008000C00000000000000000000000000010000040",
      INIT_76 => X"4180000000000000000000000000000208000000000000000000000000000000",
      INIT_77 => X"00000000000000000000000000000000020000000000000200000630070681C1",
      INIT_78 => X"000100000000000000000000000000000000000200001000C018000008180000",
      INIT_79 => X"0000000000010000000000040000000000000091000000818100000000000000",
      INIT_7A => X"000000000000000009100000100005001180C000000000000000002800000000",
      INIT_7B => X"0000001000100000002003700000000000000000000200000000600000000002",
      INIT_7C => X"0000000600000E00006000000000000040000000800000000000000000000100",
      INIT_7D => X"0020008008000000000000400000000080000000000000000000100000000000",
      INIT_7E => X"0000000000830000000000000000000000040000000000000000000040000C80",
      INIT_7F => X"0000000000000000080000000000000080000006400004000381018800000040",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000041010150011000000010000000000000000000500000",
      INIT_01 => X"0000000000000000000000000000000004000000004140000000040000140050",
      INIT_02 => X"0180100000404000000000000000000000040000000000000000000000000000",
      INIT_03 => X"0000000000020000100001400000140100000000000000000010100005000000",
      INIT_04 => X"0000000000000000000000000000000000001000000080000000000000000100",
      INIT_05 => X"0404000001010000000000000044110000050000000040000014050100000000",
      INIT_06 => X"0000000000000000000000000000000000000002400000000000000000000010",
      INIT_07 => X"0000000004000000000010504000140000000040000000000001000000000000",
      INIT_08 => X"0000000000000000000000000010000000000040000000000000000000000000",
      INIT_09 => X"1400004000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000010000000400000005000000600000040000000000040000000000000140",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"9000000000000000000100400000040000001000401400000000551000000000",
      INIT_0D => X"0000000004000000000000000000000000000080000000000010000000010000",
      INIT_0E => X"0005000000001400005000100000040510000000000000000000000000000000",
      INIT_0F => X"0000040000000000800000000000000000000000000000000000000100000000",
      INIT_10 => X"1190000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000001000000000000000000410004001005000000000000005000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000010000000",
      INIT_13 => X"0000000000000000000400000400000000000000000100000000100000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000040000000000000000000",
      INIT_15 => X"0000000000004005000001100000000401000000000000000000000004000000",
      INIT_16 => X"0000000000000000000000000000000000000018000000010000000004000010",
      INIT_17 => X"0014010000000000000000000000010000000000000000000000000000000000",
      INIT_18 => X"0000000400000000000000000040000000000000000100050401000004004000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0010100000000001404000000104000000000000001004000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000440000000",
      INIT_1C => X"0040000000080000000100000040000000004000010000000000000000000000",
      INIT_1D => X"0000000000100400000000000000000004000000000000100000000010000001",
      INIT_1E => X"0000000000015000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000001000000400010020000001000000000000011800000010006004000100",
      INIT_20 => X"0000000000000000000000000000000000000000000000400000000000000000",
      INIT_21 => X"0000000000000000000000000000100010000000000005000000014100000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000010000000000014100",
      INIT_23 => X"0000000000000440000000000000000004000000000000000000000001400000",
      INIT_24 => X"0000000000000000000000000000000000000101500000000001100100000000",
      INIT_25 => X"0000050000000000001000000000000011024010000000000000000000000000",
      INIT_26 => X"0000000000000000005050000000004000000000000010001014000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000400000000000000010140000400100000400000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000010100",
      INIT_2A => X"0000041000004000000000000000000000000000000000000000000090000000",
      INIT_2B => X"0000000000000000000000000000000000000001000000000000400000000000",
      INIT_2C => X"0000000000000000000000000000000000400000000000000000100000000000",
      INIT_2D => X"0000000000000000000000004001004000000000000001024100000000010000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000400",
      INIT_2F => X"0000001000000000004000000101010000000000000000000000000000000000",
      INIT_30 => X"0010000000000000000000000014000000000000000000050000000000040000",
      INIT_31 => X"0000010000400050010000100000000040400940000000000000000000000000",
      INIT_32 => X"0000040000000000004000000000040000000000000000000000000000004000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000004000000005000000001000000000000000000000000050010000044",
      INIT_35 => X"0000000005000000000000000000000000000000000000000000000000004000",
      INIT_36 => X"0014000000000000000000000000000500010000040400000000004000000000",
      INIT_37 => X"0010000000000000400000000000000000000000040000000004000000014000",
      INIT_38 => X"0040000000000001000000000014000000000000000000000000000000000000",
      INIT_39 => X"0000000050000000000000000000000000100010000004000000000000000000",
      INIT_3A => X"0000000000000000000000400000000000000000000400000100000000000000",
      INIT_3B => X"0000000000401000540000000000000000000000000000000000140000000000",
      INIT_3C => X"0000000000000000000000018000000000000000000000000000000000005000",
      INIT_3D => X"0000000000000000000000000000000004000000000500100000000000000000",
      INIT_3E => X"0004000000000000000000000000000000000014000000000050001000100000",
      INIT_3F => X"0000000004150005000005000000115000000000040000000000000001000000",
      INIT_40 => X"0000000001410000040000050000000000000100000000001000000000000000",
      INIT_41 => X"0000200040000000000000000000000000050000000004000000001000000000",
      INIT_42 => X"0100100000000001001000000010000000000340040100000000110000000000",
      INIT_43 => X"0000040000000000000000000000000000000014000000400000400040000010",
      INIT_44 => X"0400000000000001400049000000001000000000000000601000000000000000",
      INIT_45 => X"0000000000000000000000004000140000000001000000000000000100000000",
      INIT_46 => X"0000000000040100000000004010000000000000000000000000000000000000",
      INIT_47 => X"0000004000000001001000014000040000000004000010000000000000000049",
      INIT_48 => X"0000000000004054000000000000000000000000000000000000000010000000",
      INIT_49 => X"0000000000400000000000000000000400000000000000040000000050000000",
      INIT_4A => X"0000000000000000000000000000000400000000000000404024000000000000",
      INIT_4B => X"0000100004000000100000000044004500500000400000000000000000000000",
      INIT_4C => X"0000100000000000000000004000105000000000000000400540404000000000",
      INIT_4D => X"0004040000000000000000005000000000000000010000000000000000000000",
      INIT_4E => X"0000400000000001400000000001440100050000005000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000004000000000000",
      INIT_50 => X"0100000000000000000000010000000000001040400001150000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000400000000145000000",
      INIT_52 => X"0000040010000000000000000000000050000000000040000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000052400000000014500000000000000",
      INIT_54 => X"0000000000000000004000000000000000010000000000000000000000000000",
      INIT_55 => X"0000000000010000000000001000000000000000504040100001000000000000",
      INIT_56 => X"0000000000000100000000000000000105000000000000000040000000000000",
      INIT_57 => X"0000000000400000000000001000004000000000000000000000400010000100",
      INIT_58 => X"00000000000F0000000010000000000400000000000042000010000040000000",
      INIT_59 => X"0100000000000000000000000000010000050000000000400001000000190000",
      INIT_5A => X"0010010000044000000000004000100000000000000000040001000000000000",
      INIT_5B => X"1800510400100100010000000000400000003F000000000000000E0000000020",
      INIT_5C => X"0000000040000010000014000400100000000000000204140000000000005000",
      INIT_5D => X"000000000000402E000000000000000000000000000050000500000000000000",
      INIT_5E => X"0000000000000000000001100100000000000000004000000050000000000000",
      INIT_5F => X"0000000000000000000100500000000000000000000400000000000010100028",
      INIT_60 => X"0000000040140400000000000000000000000000010000400000400000000000",
      INIT_61 => X"0000000000000000000000040000000000400010040100000000000000000000",
      INIT_62 => X"0000000000000000000100000000000000000000000000000000000000000000",
      INIT_63 => X"0010000004410010000400000000000000000004000000000040000400000000",
      INIT_64 => X"0001000000000000000000000000001400001000000004000005000000000000",
      INIT_65 => X"0500000000000000000010000140001000010000000014000000000000000400",
      INIT_66 => X"0000000014040000018000000000000000000000000000010004050400000400",
      INIT_67 => X"000140000004400000000000900400000000000000001A000000000040000000",
      INIT_68 => X"0050000000010004000005000000000000000000004014000000000000100000",
      INIT_69 => X"0050000000000000000000290000000000000000000000000000000000000000",
      INIT_6A => X"0000010000000010005000000000000000001000000000000000040100000000",
      INIT_6B => X"0000000000000000000000000400000000000000000000000000000004000005",
      INIT_6C => X"0000000000400000004000000000001000000000040040000004040000000005",
      INIT_6D => X"0000000110000000000000000000000001010001010100010000000000010000",
      INIT_6E => X"0000000000000000000000100140000000000000040000004400000000000000",
      INIT_6F => X"0000140000000000100500000000000000000140000100000000000000004000",
      INIT_70 => X"0000000000000001010000004000100000000000000000000000006000000000",
      INIT_71 => X"0104000000000000000004000400001400000000000000040000000005010000",
      INIT_72 => X"0000140000000000000000000000010000500000000000000000000000100100",
      INIT_73 => X"0001000060000000000000000000000000000100000000000054004001000000",
      INIT_74 => X"1000000000000000400000000000000000100000001100010001000010000000",
      INIT_75 => X"4500000000500000000010150000410140000000000000141000000000000000",
      INIT_76 => X"1000010000004000010010000100000004000000000001100014001000000000",
      INIT_77 => X"1514000000000000040000000514004000400000000001000000000000000000",
      INIT_78 => X"0000005100140000100000001000004000001400018000000001000000050000",
      INIT_79 => X"0000140000000000000000010000000000000000000800000000000000050100",
      INIT_7A => X"0000000040000100000000000000500000000000000058001000000000040000",
      INIT_7B => X"0000000400000000000000000000140000000000000000005004040000000054",
      INIT_7C => X"0050000000000000010014140004000000000000110000000000000000000000",
      INIT_7D => X"0001405400000100000005000105001500000000040404040000000100000001",
      INIT_7E => X"0400400000000000001100000001400000000001000000000000101400040010",
      INIT_7F => X"0001000010000014000000040000001000005400014050004014140005000018",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000200000000000000",
      INIT_02 => X"0802000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000803000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000001803800000100000000000000000000000000000000000002000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000018038",
      INIT_07 => X"0000000000000000000000000000000000000800000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000200000000000000000000",
      INIT_09 => X"0000000000000000000000000000000480000000000000000000000000000000",
      INIT_0A => X"0000000000000010000000000200000000000000000000000000000000000100",
      INIT_0B => X"0000000000000000000000002000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0080000000000000000000000000000000000000000000080000000000000000",
      INIT_0F => X"0000000000020000000000000004000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000060000000000000000000000000000000000000000000000000200000",
      INIT_12 => X"0000000000000000000000000000000000002000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000004000000100010000000000000000000000",
      INIT_14 => X"0000000000000000000000020000000000600000008000000000000000000000",
      INIT_15 => X"00000000000000000000000E0000000000000000000000000000000000000000",
      INIT_16 => X"0000000000006000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000001000000010000000000000000000000000000000000000000400000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0008000004000000000000000000000000000040000000000000000008000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000001000000000000000000000000",
      INIT_1C => X"0000000000400000000000000000000000000000800000000000000000000000",
      INIT_1D => X"0200000000000000000000000020000000000000000000000000000000000000",
      INIT_1E => X"0000000000000200000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000100000000000000000000000800000000000000000000",
      INIT_20 => X"0000000000000000010000000000000000000000000014000000000000000000",
      INIT_21 => X"0000000000002000200000000000000000000000000000000000400000000000",
      INIT_22 => X"0000020000000000000000000000000008000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000100000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000001000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000001000000000",
      INIT_27 => X"0000000000000000000000000000000000000001000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000400000000000000000000000",
      INIT_2A => X"0100000000000000000000000000000000000004000000000000001000000000",
      INIT_2B => X"0000000000000000000000000800000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000010000000001000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000004000000000000000000000000000000000000",
      INIT_31 => X"0000000002000000000000800000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000200000000004000000000000000000000000000000000",
      INIT_33 => X"0000000000000000004000000000200000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000800000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000004000000000000000000000000000000000000000000",
      INIT_38 => X"0002000000000000000200000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000020000000000000000000000000000",
      INIT_3A => X"0001800000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000400000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000200000000000200008000000",
      INIT_3D => X"0000000000000000000000000000000000000000020000000000000000004000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0800000000000000000000000000000000000000000000000000000000000800",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000800000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0080000000000800000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000400000000000000000000000",
      INIT_46 => X"0020000000000200000000000000000000000000000000008000000010000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"000000000000000000000000000000000000000000000000000000C000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000020000000000000",
      INIT_4A => X"0000000000000000000000000030000000000000000000000000000000000000",
      INIT_4B => X"0000000000000002000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000100000000000000002000000000",
      INIT_4D => X"0000000000000000000000000000080000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000200000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000002000000200000",
      INIT_50 => X"00000000010000000000000000000000000000000000000000000000000C0000",
      INIT_51 => X"0000000000000000000000000000400000000000000000008000000000000000",
      INIT_52 => X"0080000000000000040000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000010000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0020000000000000000000000000000000800000000000000000000000000000",
      INIT_58 => X"0000000000000000000000080000000000000000040000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000002000",
      INIT_5B => X"0000000000030000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000001000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000100000000000000000000000",
      INIT_61 => X"0000000000000000000002000000000000000000000000000000000000400000",
      INIT_62 => X"0000000000000000000000000100000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000002000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000080000000000000000",
      INIT_68 => X"0000000000000000000000000000000020000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000002000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000004100000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000010000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000004000000000200000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000004000000000000000000038000000000008",
      INIT_71 => X"0000000000000000000000000000000000000000800000000000001000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000010000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000030000000000000000000000000000000000000000000000000080000000",
      INIT_76 => X"0000000000008000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000001000000000000000000010000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000008000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000001000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000100000000000000000",
      INIT_7B => X"0000000000400000000000000000000000000000000000000000000010000000",
      INIT_7C => X"0000000000000000000000000000000000000000800000000000000000000000",
      INIT_7D => X"0000008000000000000000000100000000000000000020000000000000000000",
      INIT_7E => X"0000020000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000010",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000018000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000100000000000000000000000000000000200000000000000100000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000002000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000030000000000000000000000000000000000000000000000000000",
      INIT_0A => X"00000000C0000000000000000000000000000000000200000000000000000000",
      INIT_0B => X"0000000000000000000000080000000000000000001000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000200000000000000",
      INIT_0F => X"0000000020000000000000000000000000080000000000000000000000000000",
      INIT_10 => X"0000000004000000000000002000000000000000000000400000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000008000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000002000000000000000000000000100000000000000000000000020000004",
      INIT_16 => X"0000000000000000000000000000000000000400000000000000000000000000",
      INIT_17 => X"0000000000040000000000000060000000040000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000040000",
      INIT_1A => X"0000000001000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000001000000000000000000000000000000000000020000200000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000080000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000040000000000",
      INIT_23 => X"0000000000000000000000000000000040000000004000000000000000000000",
      INIT_24 => X"0000010000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0040000000000000000000000000000000000000000000000000000000100200",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000400",
      INIT_28 => X"0000000000000000000000000000000000000000000000080000000000000000",
      INIT_29 => X"0000000000002000000000000000000000000000000000000001000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000800",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000002000000000000000000000",
      INIT_2F => X"0080000000000000000000000000000300000000000000000000000000000000",
      INIT_30 => X"8000000000000000000020000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000010000000000000000000000000000000000000000002",
      INIT_32 => X"0000000000000000004000000100000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0002000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000020000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000004000000000000000000000000000000000000080000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000040",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000002000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000010000000000004000000000000000000000000000000000",
      INIT_3C => X"0000001000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000008000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000004000000000000000000",
      INIT_41 => X"0000000000000008000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000200000000",
      INIT_43 => X"0000000000000000000002000000000008000000000000000000000000000000",
      INIT_44 => X"00000000000000000000000C0000000000000000000000000000004000000000",
      INIT_45 => X"8000800000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000200000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000001000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000400000000000000000000000000000000000000000000000000000010",
      INIT_4B => X"0000000000000000000008000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000800000000000000000000000000100000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000002000000000000000000000100000",
      INIT_50 => X"0000000000000000000010000000000000000001000000000000000000200000",
      INIT_51 => X"0000000000000000000000000000100000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000001000000000000000000000000",
      INIT_58 => X"0000000000000000000180000000012000000000000000000001800000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000002000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0800000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000080000",
      INIT_5D => X"000000000000000000000000000000000000000000000000C000000000000000",
      INIT_5E => X"0000000000000000000000000000400000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000020000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000002000000002000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000080000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000800000000000000000000000000000000000000000000000000008000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000001000000000000000000000000000000000000",
      INIT_6D => X"0002000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000002000000000",
      INIT_72 => X"0000000000000000000000000000000000000000400000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000080088000000000",
      INIT_74 => X"0000000000000000000000000000000000000008000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000001000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000100000200000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000200000000000000000000000000000000000000000",
      INIT_7E => X"0000000000060000000000000000000000000000000000000000000000000000",
      INIT_7F => X"1000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 1 downto 0 );
    addra_16_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  signal addra_16_sn_1 : STD_LOGIC;
begin
  addra_16_sp_1 <= addra_16_sn_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      DOADO(1 downto 0) => DOADO(1 downto 0),
      addra(16 downto 0) => addra(16 downto 0),
      addra_16_sp_1 => addra_16_sn_1,
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3 downto 0),
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 10 to 10 );
  signal ram_douta : STD_LOGIC;
  signal ram_ena_n_0 : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec
     port map (
      addra(3 downto 0) => addra(16 downto 13),
      ena_array(0) => ena_array(10)
    );
\has_mux_a.A\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux
     port map (
      DOADO(1) => \ramloop[1].ram.r_n_0\,
      DOADO(0) => \ramloop[1].ram.r_n_1\,
      DOUTA(0) => ram_douta,
      addra(3 downto 0) => addra(16 downto 13),
      clka => clka,
      \^douta\(3 downto 0) => douta(3 downto 0),
      \douta[1]\(0) => \ramloop[3].ram.r_n_0\,
      \douta[2]\(0) => \ramloop[4].ram.r_n_0\,
      \douta[3]\(3) => \ramloop[2].ram.r_n_0\,
      \douta[3]\(2) => \ramloop[2].ram.r_n_1\,
      \douta[3]\(1) => \ramloop[2].ram.r_n_2\,
      \douta[3]\(0) => \ramloop[2].ram.r_n_3\,
      \douta[3]_0\(1) => \ramloop[5].ram.r_n_0\,
      \douta[3]_0\(0) => \ramloop[5].ram.r_n_1\,
      \douta[3]_1\(0) => \ramloop[6].ram.r_n_0\
    );
ram_ena: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(16),
      O => ram_ena_n_0
    );
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      DOUTA(0) => ram_douta,
      ENA => ram_ena_n_0,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      DOADO(1) => \ramloop[1].ram.r_n_0\,
      DOADO(0) => \ramloop[1].ram.r_n_1\,
      addra(16 downto 0) => addra(16 downto 0),
      addra_16_sp_1 => \ramloop[1].ram.r_n_2\,
      clka => clka
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_3\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      ena_array(0) => ena_array(10)
    );
\ramloop[3].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\
     port map (
      DOUTA(0) => \ramloop[3].ram.r_n_0\,
      ENA => ram_ena_n_0,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[4].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\
     port map (
      DOUTA(0) => \ramloop[4].ram.r_n_0\,
      ENA => ram_ena_n_0,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[5].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => \ramloop[1].ram.r_n_2\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka
    );
\ramloop[6].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\
     port map (
      DOUTA(0) => \ramloop[6].ram.r_n_0\,
      ENA => ram_ena_n_0,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 16 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 17;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 17;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "11";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     7.287885 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "background_blue.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "background_blue.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 90000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 90000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 90000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 90000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(16) <= \<const0>\;
  rdaddrecc(15) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(16) <= \<const0>\;
  s_axi_rdaddrecc(15) <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "background_blue,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 17;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 17;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "11";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     7.287885 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "background_blue.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "background_blue.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 90000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 90000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 4;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 4;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 90000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 90000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 4;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 4;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => B"00000000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(3 downto 0) => B"0000",
      dinb(3 downto 0) => B"0000",
      douta(3 downto 0) => douta(3 downto 0),
      doutb(3 downto 0) => NLW_U0_doutb_UNCONNECTED(3 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(16 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(16 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(16 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(16 downto 0),
      s_axi_rdata(3 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(3 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
