

================================================================
== Vitis HLS Report for 'axil_conv2D0'
================================================================
* Date:           Mon May 16 17:55:07 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        HLS
* Solution:       project1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.602 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   122401|   122401|  1.224 ms|  1.224 ms|  122402|  122402|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                  |                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                     Instance                     |                 Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_axil_conv2D0_Pipeline_loop_k1_loop_k2_fu_129  |axil_conv2D0_Pipeline_loop_k1_loop_k2  |       31|       31|  0.310 us|  0.310 us|   31|   31|       no|
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_orow_loop_ocol  |   122400|   122400|        34|          -|          -|  3600|        no|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    146|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        4|   1|    435|    552|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     52|    -|
|Register         |        -|   -|     74|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        4|   1|    509|    750|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        3|   1|      1|      4|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+
    |                     Instance                     |                 Module                | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+
    |BUS1_s_axi_U                                      |BUS1_s_axi                             |        4|   0|  321|  316|    0|
    |grp_axil_conv2D0_Pipeline_loop_k1_loop_k2_fu_129  |axil_conv2D0_Pipeline_loop_k1_loop_k2  |        0|   1|  114|  236|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+
    |Total                                             |                                       |        4|   1|  435|  552|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln1072_fu_198_p2     |         +|   0|  0|  12|          12|           1|
    |add_ln885_1_fu_281_p2    |         +|   0|  0|  14|           6|           1|
    |add_ln885_fu_222_p2      |         +|   0|  0|  14|           6|           1|
    |ret_fu_275_p2            |         +|   0|  0|  12|          12|          12|
    |lhs_fu_186_p2            |         -|   0|  0|  12|          12|          12|
    |lhs_mid1_fu_248_p2       |         -|   0|  0|  12|          12|          12|
    |icmp_ln1072_1_fu_192_p2  |      icmp|   0|  0|  12|          12|          10|
    |icmp_ln1072_fu_207_p2    |      icmp|   0|  0|  10|           6|           4|
    |icmp_ln1080_fu_315_p2    |      icmp|   0|  0|  12|          13|           1|
    |or_ln1080_fu_341_p2      |        or|   0|  0|   2|           1|           1|
    |img_out_d0               |    select|   0|  0|   8|           1|           8|
    |select_ln1072_fu_262_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln1080_fu_333_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln23_1_fu_254_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln23_fu_213_p3    |    select|   0|  0|   6|           1|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 146|          97|          84|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  25|          5|    1|          5|
    |indvar_flatten7_fu_102  |   9|          2|   12|         24|
    |orow_V_fu_98            |   9|          2|    6|         12|
    |rhs_fu_94               |   9|          2|    6|         12|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  52|         11|   25|         53|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                             | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |acc_V_reg_387                                                  |  21|   0|   21|          0|
    |ap_CS_fsm                                                      |   4|   0|    4|          0|
    |grp_axil_conv2D0_Pipeline_loop_k1_loop_k2_fu_129_ap_start_reg  |   1|   0|    1|          0|
    |indvar_flatten7_fu_102                                         |  12|   0|   12|          0|
    |orow_V_fu_98                                                   |   6|   0|    6|          0|
    |ret_reg_405                                                    |  12|   0|   12|          0|
    |rhs_fu_94                                                      |   6|   0|    6|          0|
    |select_ln1072_reg_400                                          |   6|   0|    6|          0|
    |select_ln23_reg_395                                            |   6|   0|    6|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                          |  74|   0|   74|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_BUS1_AWVALID  |   in|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_AWREADY  |  out|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_AWADDR   |   in|   14|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_WVALID   |   in|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_WREADY   |  out|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_WDATA    |   in|   32|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_WSTRB    |   in|    4|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_ARVALID  |   in|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_ARREADY  |  out|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_ARADDR   |   in|   14|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_RVALID   |  out|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_RREADY   |   in|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_RDATA    |  out|   32|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_RRESP    |  out|    2|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_BVALID   |  out|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_BREADY   |   in|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_BRESP    |  out|    2|       s_axi|          BUS1|        scalar|
|ap_local_block      |  out|    1|  ap_ctrl_hs|  axil_conv2D0|  return value|
|ap_clk              |   in|    1|  ap_ctrl_hs|  axil_conv2D0|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|  axil_conv2D0|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|  axil_conv2D0|  return value|
+--------------------+-----+-----+------------+--------------+--------------+

