library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

ENTITY monit4 IS 
PORT(
CLK : IN STD_LOGIC;
POSX,POSY:IN STD_LOGIC;
HSYNC, VSYNC : OUT STD_LOGIC;
R4,g4 : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
b4:out std_LOGIC_VECTOR(1 downto 0)
);
END monit4;

ARCHITECTURE MAIN OF monit4 IS 
SIGNAL HPOS:INTEGER RANGE 0 TO 800:=0;
SIGNAL VPOS:INTEGER RANGE 0 TO 525:=0;


BEGIN 
PROCESS(CLK)
BEGIN
IF(RISING_EDGE(CLK)) THEN

	if(hpos<240)then
		IF (VPOS<480 )THEN		
		R4<=std_LOGIC_VECTOR(to_signed(vpos/30,R2'length));
		end if;
	elsif(hpos>240 and hpos<500)then
		IF (VPOS<480 )THEN	
		g4<=std_LOGIC_VECTOR(to_signed(vpos/30,g2'length));
		end if;
	elsif(hpos>500 and hpos<640)then
		IF (VPOS<480 )THEN
		b4<=std_LOGIC_VECTOR(to_signed(vpos/30,b2'length));
		end if;
	ELSE
		R4<=(OTHERS=>'0');
		G4<=(OTHERS=>'0');
		B4<=(OTHERS=>'0');
	END IF;
	
		IF (HPOS<800)THEN
			HPOS<=HPOS+1;
			ELSE
			HPOS<=0;
				IF (VPOS<525)THEN
					VPOS<=VPOS+1;
					ELSE	
					VPOS<=0;
				END IF;
		END IF;		

	
	IF (HPOS>659 and HPOS<751)THEN
	HSYNC<='0';
	else 
	HSYNC<='1';
	end if;
	IF (VPOS>490 AND VPOS<493)THEN
		VSYNC<='0';
		ELSE
		VSYNC<='1';
	END IF;
	IF ((HPOS>640 AND HPOS<800)OR(VPOS>480 AND VPOS<525))THEN
	R4<=(OTHERS=>'0');
	G4<=(OTHERS=>'0');
	B4<=(OTHERS=>'0');
	END IF;
END IF;
END PROCESS;
END MAIN;