<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln27_fu_91_p2" SOURCE="fpga/kernel.cpp:27" VARIABLE="icmp_ln27" MODULE="kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_28_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_97_p2" SOURCE="fpga/kernel.cpp:27" VARIABLE="add_ln27" MODULE="kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_28_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln69_fu_257_p2" SOURCE="fpga/kernel.cpp:69" VARIABLE="icmp_ln69" MODULE="kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_71_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_263_p2" SOURCE="fpga/kernel.cpp:69" VARIABLE="add_ln69" MODULE="kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_71_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln71_fu_281_p2" SOURCE="fpga/kernel.cpp:71" VARIABLE="icmp_ln71" MODULE="kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_71_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_fu_287_p3" SOURCE="fpga/kernel.cpp:69" VARIABLE="select_ln69" MODULE="kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_71_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_1_fu_295_p3" SOURCE="fpga/kernel.cpp:69" VARIABLE="select_ln69_1" MODULE="kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_71_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_1_fu_303_p2" SOURCE="fpga/kernel.cpp:69" VARIABLE="add_ln69_1" MODULE="kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_71_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_2_fu_309_p3" SOURCE="fpga/kernel.cpp:69" VARIABLE="select_ln69_2" MODULE="kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_71_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_2_fu_317_p2" SOURCE="fpga/kernel.cpp:69" VARIABLE="add_ln69_2" MODULE="kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_71_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_3_fu_323_p3" SOURCE="fpga/kernel.cpp:69" VARIABLE="select_ln69_3" MODULE="kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_71_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_339_p2" SOURCE="fpga/kernel.cpp:75" VARIABLE="add_ln75" MODULE="kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_71_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_1_fu_369_p2" SOURCE="fpga/kernel.cpp:75" VARIABLE="add_ln75_1" MODULE="kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_71_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_398_p2" SOURCE="fpga/kernel.cpp:77" VARIABLE="add_ln77" MODULE="kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_71_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_1_fu_452_p2" SOURCE="fpga/kernel.cpp:77" VARIABLE="add_ln77_1" MODULE="kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_71_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_2_fu_481_p2" SOURCE="fpga/kernel.cpp:77" VARIABLE="add_ln77_2" MODULE="kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_71_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_3_fu_496_p2" SOURCE="fpga/kernel.cpp:77" VARIABLE="add_ln77_3" MODULE="kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_71_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_4_fu_534_p2" SOURCE="fpga/kernel.cpp:77" VARIABLE="add_ln77_4" MODULE="kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_71_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln80_fu_617_p2" SOURCE="fpga/kernel.cpp:80" VARIABLE="icmp_ln80" MODULE="kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_71_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln80_1_fu_623_p2" SOURCE="fpga/kernel.cpp:80" VARIABLE="icmp_ln80_1" MODULE="kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_71_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln80_fu_646_p2" SOURCE="fpga/kernel.cpp:80" VARIABLE="or_ln80" MODULE="kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_71_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln80_2_fu_650_p2" SOURCE="fpga/kernel.cpp:80" VARIABLE="icmp_ln80_2" MODULE="kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_71_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln80_3_fu_656_p2" SOURCE="fpga/kernel.cpp:80" VARIABLE="icmp_ln80_3" MODULE="kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_71_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln80_1_fu_662_p2" SOURCE="fpga/kernel.cpp:80" VARIABLE="or_ln80_1" MODULE="kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_71_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_2_no_dsp_1_U5" SOURCE="fpga/kernel.cpp:80" VARIABLE="tmp_s" MODULE="kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_71_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_fu_668_p2" SOURCE="fpga/kernel.cpp:80" VARIABLE="and_ln80" MODULE="kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_71_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_1_fu_674_p2" SOURCE="fpga/kernel.cpp:80" VARIABLE="and_ln80_1" MODULE="kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_71_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="e_2_fu_680_p3" SOURCE="fpga/kernel.cpp:80" VARIABLE="e_2" MODULE="kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_71_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_404_p2" SOURCE="fpga/kernel.cpp:71" VARIABLE="add_ln71" MODULE="kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_71_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="f_U" SOURCE="" VARIABLE="f" MODULE="kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln88_fu_171_p2" SOURCE="fpga/kernel.cpp:88" VARIABLE="icmp_ln88" MODULE="kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5" LOOP="VITIS_LOOP_88_4_VITIS_LOOP_90_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_177_p2" SOURCE="fpga/kernel.cpp:88" VARIABLE="add_ln88" MODULE="kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5" LOOP="VITIS_LOOP_88_4_VITIS_LOOP_90_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln90_fu_189_p2" SOURCE="fpga/kernel.cpp:90" VARIABLE="icmp_ln90" MODULE="kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5" LOOP="VITIS_LOOP_88_4_VITIS_LOOP_90_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_fu_195_p3" SOURCE="fpga/kernel.cpp:86" VARIABLE="select_ln86" MODULE="kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5" LOOP="VITIS_LOOP_88_4_VITIS_LOOP_90_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_1_fu_203_p2" SOURCE="fpga/kernel.cpp:88" VARIABLE="add_ln88_1" MODULE="kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5" LOOP="VITIS_LOOP_88_4_VITIS_LOOP_90_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln88_fu_209_p3" SOURCE="fpga/kernel.cpp:88" VARIABLE="select_ln88" MODULE="kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5" LOOP="VITIS_LOOP_88_4_VITIS_LOOP_90_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_244_p2" SOURCE="fpga/kernel.cpp:92" VARIABLE="add_ln92" MODULE="kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5" LOOP="VITIS_LOOP_88_4_VITIS_LOOP_90_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_260_p2" SOURCE="fpga/kernel.cpp:90" VARIABLE="add_ln90" MODULE="kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5" LOOP="VITIS_LOOP_88_4_VITIS_LOOP_90_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln97_fu_236_p2" SOURCE="fpga/kernel.cpp:97" VARIABLE="icmp_ln97" MODULE="kernel_Pipeline_VITIS_LOOP_97_6" LOOP="VITIS_LOOP_97_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_1_fu_242_p2" SOURCE="fpga/kernel.cpp:97" VARIABLE="add_ln97_1" MODULE="kernel_Pipeline_VITIS_LOOP_97_6" LOOP="VITIS_LOOP_97_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_252_p2" SOURCE="fpga/kernel.cpp:99" VARIABLE="add_ln99" MODULE="kernel_Pipeline_VITIS_LOOP_97_6" LOOP="VITIS_LOOP_97_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_1_fu_295_p2" SOURCE="fpga/kernel.cpp:99" VARIABLE="add_ln99_1" MODULE="kernel_Pipeline_VITIS_LOOP_97_6" LOOP="VITIS_LOOP_97_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_320_p2" SOURCE="fpga/kernel.cpp:100" VARIABLE="add_ln100" MODULE="kernel_Pipeline_VITIS_LOOP_97_6" LOOP="VITIS_LOOP_97_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_1_fu_324_p2" SOURCE="fpga/kernel.cpp:100" VARIABLE="add_ln100_1" MODULE="kernel_Pipeline_VITIS_LOOP_97_6" LOOP="VITIS_LOOP_97_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_fu_258_p2" SOURCE="fpga/kernel.cpp:97" VARIABLE="add_ln97" MODULE="kernel_Pipeline_VITIS_LOOP_97_6" LOOP="VITIS_LOOP_97_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln104_fu_184_p2" SOURCE="fpga/kernel.cpp:104" VARIABLE="icmp_ln104" MODULE="kernel_Pipeline_VITIS_LOOP_104_7" LOOP="VITIS_LOOP_104_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_208_p2" SOURCE="fpga/kernel.cpp:106" VARIABLE="add_ln106" MODULE="kernel_Pipeline_VITIS_LOOP_104_7" LOOP="VITIS_LOOP_104_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_1_fu_248_p2" SOURCE="fpga/kernel.cpp:106" VARIABLE="add_ln106_1" MODULE="kernel_Pipeline_VITIS_LOOP_104_7" LOOP="VITIS_LOOP_104_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_fu_286_p2" SOURCE="fpga/kernel.cpp:107" VARIABLE="add_ln107" MODULE="kernel_Pipeline_VITIS_LOOP_104_7" LOOP="VITIS_LOOP_104_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_1_fu_320_p2" SOURCE="fpga/kernel.cpp:107" VARIABLE="add_ln107_1" MODULE="kernel_Pipeline_VITIS_LOOP_104_7" LOOP="VITIS_LOOP_104_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_fu_224_p2" SOURCE="fpga/kernel.cpp:104" VARIABLE="add_ln104" MODULE="kernel_Pipeline_VITIS_LOOP_104_7" LOOP="VITIS_LOOP_104_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="vp_U" SOURCE="fpga/kernel.cpp:56" VARIABLE="vp" MODULE="kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_311_p2" SOURCE="fpga/kernel.cpp:65" VARIABLE="add_ln65" MODULE="kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_1_fu_316_p2" SOURCE="fpga/kernel.cpp:65" VARIABLE="add_ln65_1" MODULE="kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_2_fu_321_p2" SOURCE="fpga/kernel.cpp:65" VARIABLE="add_ln65_2" MODULE="kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln65_1_fu_380_p2" SOURCE="fpga/kernel.cpp:65" VARIABLE="icmp_ln65_1" MODULE="kernel" LOOP="VITIS_LOOP_65_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln65_2_fu_386_p2" SOURCE="fpga/kernel.cpp:65" VARIABLE="icmp_ln65_2" MODULE="kernel" LOOP="VITIS_LOOP_65_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U33" SOURCE="fpga/kernel.cpp:65" VARIABLE="or_ln65" MODULE="kernel" LOOP="VITIS_LOOP_65_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_2_no_dsp_1_U32" SOURCE="fpga/kernel.cpp:65" VARIABLE="tmp_2" MODULE="kernel" LOOP="VITIS_LOOP_65_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln65_1_fu_398_p2" SOURCE="fpga/kernel.cpp:65" VARIABLE="and_ln65_1" MODULE="kernel" LOOP="VITIS_LOOP_65_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln65_fu_404_p2" SOURCE="fpga/kernel.cpp:65" VARIABLE="icmp_ln65" MODULE="kernel" LOOP="VITIS_LOOP_65_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln65_fu_410_p2" SOURCE="fpga/kernel.cpp:65" VARIABLE="and_ln65" MODULE="kernel" LOOP="VITIS_LOOP_65_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="n_2_fu_416_p2" SOURCE="fpga/kernel.cpp:117" VARIABLE="n_2" MODULE="kernel" LOOP="VITIS_LOOP_65_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dmul" ID="" IMPL="maxdsp" LATENCY="4" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U30" SOURCE="fpga/kernel.cpp:111" VARIABLE="w" MODULE="kernel" LOOP="VITIS_LOOP_65_1" BUNDLEDNAME="" DSP="11" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ddiv" ID="" IMPL="fabric" LATENCY="21" OPTYPE="ddiv" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U33" SOURCE="fpga/kernel.cpp:112" VARIABLE="e_3" MODULE="kernel" LOOP="VITIS_LOOP_65_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op adapter" ID="" IMPL="m_axi" LATENCY="0" OPTYPE="adapter" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U33" SOURCE="fpga/kernel.cpp:120" VARIABLE="gmem1_addr_req" MODULE="kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_2_no_dsp_1_U32" SOURCE="fpga/kernel.cpp:121" VARIABLE="tmp_4" MODULE="kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln121_fu_493_p2" SOURCE="fpga/kernel.cpp:121" VARIABLE="and_ln121" MODULE="kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln121_fu_504_p2" SOURCE="fpga/kernel.cpp:121" VARIABLE="shl_ln121" MODULE="kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln121_2_fu_521_p2" SOURCE="fpga/kernel.cpp:121" VARIABLE="shl_ln121_2" MODULE="kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op adapter" ID="" IMPL="m_axi" LATENCY="0" OPTYPE="adapter" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U33" SOURCE="fpga/kernel.cpp:121" VARIABLE="gmem1_addr_1_write_ln121" MODULE="kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="kernel" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem0_m_axi_U" SOURCE="" VARIABLE="" MODULE="kernel" LOOP="" BUNDLEDNAME="gmem0" DSP="0" BRAM="8" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem1_m_axi_U" SOURCE="" VARIABLE="" MODULE="kernel" LOOP="" BUNDLEDNAME="gmem1" DSP="0" BRAM="4" URAM="0"/>
</BindInfo>
