
*** Running vivado
    with args -log motor.rds -m32 -mode batch -messageDb vivado.pb -source motor.tcl


****** Vivado v2013.2
  **** Build 272601 by xbuild on Sat Jun 15 11:18:47 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

INFO: [Common 17-78] Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
INFO: [Device 21-36] Loading parts and site information from F:/Xilinx/Vivado/2013.2/data/parts/arch.xml
Parsing RTL primitives file [F:/Xilinx/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [F:/Xilinx/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
INFO: [Common 17-362] Using Tcl App repository from 'F:/Xilinx/Vivado/2013.2/data/XilinxTclStore'.
INFO: [Common 17-364] Updating Tcl app persistent manifest 'C:/Users/Administrator/AppData/Roaming/Xilinx/Vivado/tclapp/manifest.tcl'
source motor.tcl
# set_param gui.test TreeTableDev
# create_project -in_memory -part xc7z020clg484-1
# set_property board em.avnet.com:zynq:zed:d [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# read_verilog C:/Users/Administrator/Desktop/ZedBoard/Prj/motorIP/motor/motor.srcs/sources_1/new/motor.v
# set_property webtalk.parent_dir C:/Users/Administrator/Desktop/ZedBoard/Prj/motorIP/motor/motor.data/wt [current_project]
# set_property parent.project_dir C:/Users/Administrator/Desktop/ZedBoard/Prj/motorIP/motor [current_project]
# synth_design -top motor -part xc7z020clg484-1
Command: synth_design -top motor -part xc7z020clg484-1

Starting synthesis...

INFO: [Device 21-24] Internal error : compareArch passed invalid architecture name: virtex7
INFO: [Common 17-347] Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
Xilinx IP preload is disabled
starting synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 239.172 ; gain = 64.145
INFO: [Synth 8-638] synthesizing module 'motor' [C:/Users/Administrator/Desktop/ZedBoard/Prj/motorIP/motor/motor.srcs/sources_1/new/motor.v:2]
	Parameter stop bound to: 8'b00000000 
	Parameter up bound to: 8'b00000001 
	Parameter down bound to: 8'b00000010 
	Parameter left bound to: 8'b00000100 
	Parameter right bound to: 8'b00001000 
	Parameter normal bound to: 8'b00000000 
	Parameter fast bound to: 8'b01000000 
INFO: [Synth 8-256] done synthesizing module 'motor' (1#1) [C:/Users/Administrator/Desktop/ZedBoard/Prj/motorIP/motor/motor.srcs/sources_1/new/motor.v:2]
WARNING: [Synth 8-3331] design motor has unconnected port rst
finished synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 261.547 ; gain = 86.520
Start RTL Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 261.547 ; gain = 86.520
---------------------------------------------------------------------------------
Finished Compilation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 261.547 ; gain = 86.520
---------------------------------------------------------------------------------

INFO: [Synth 8-3888] merging register 'dir_r_reg[1:0]' into 'dir_l_reg[1:0]' in module 'motor' [C:/Users/Administrator/Desktop/ZedBoard/Prj/motorIP/motor/motor.srcs/sources_1/new/motor.v:31]
Report RTL Partitions: 
-----+-------------+-----------+---------
     |RTL Partition|Replication|Instances
-----+-------------+-----------+---------
-----+-------------+-----------+---------

---------------------------------------------------------------------------------
Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
Loading clock regions from F:/Xilinx/Vivado/2013.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from F:/Xilinx/Vivado/2013.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from F:/Xilinx/Vivado/2013.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from F:/Xilinx/Vivado/2013.2/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from F:/Xilinx/Vivado/2013.2/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from F:/Xilinx/Vivado/2013.2/data\./parts/xilinx/zynq/IOStandards.xml
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB8 0 RAMB16 0 RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:58 . Memory (MB): peak = 431.738 ; gain = 256.711
---------------------------------------------------------------------------------

No constraint files found.

---------------------------------------------------------------------------------
RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module motor 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     

---------------------------------------------------------------------------------
Finished RTL Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design motor has unconnected port rst
WARNING: [Synth 8-3331] design motor has unconnected port key_state[7]
WARNING: [Synth 8-3331] design motor has unconnected port key_state[5]
WARNING: [Synth 8-3331] design motor has unconnected port key_state[4]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:58 . Memory (MB): peak = 431.773 ; gain = 256.746
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\value_reg[8] )
WARNING: [Synth 8-3332] Sequential element (\dir_l_reg[0] ) is unused and will be removed from module motor.
WARNING: [Synth 8-3332] Sequential element (\value_reg[13] ) is unused and will be removed from module motor.
WARNING: [Synth 8-3332] Sequential element (\value_reg[11] ) is unused and will be removed from module motor.
WARNING: [Synth 8-3332] Sequential element (\value_reg[10] ) is unused and will be removed from module motor.
WARNING: [Synth 8-3332] Sequential element (\value_reg[9] ) is unused and will be removed from module motor.
WARNING: [Synth 8-3332] Sequential element (\value_reg[8] ) is unused and will be removed from module motor.
WARNING: [Synth 8-3332] Sequential element (\value_reg[7] ) is unused and will be removed from module motor.
WARNING: [Synth 8-3332] Sequential element (\value_reg[6] ) is unused and will be removed from module motor.
WARNING: [Synth 8-3332] Sequential element (\value_reg[5] ) is unused and will be removed from module motor.
WARNING: [Synth 8-3332] Sequential element (\value_reg[4] ) is unused and will be removed from module motor.
WARNING: [Synth 8-3332] Sequential element (\value_reg[3] ) is unused and will be removed from module motor.
WARNING: [Synth 8-3332] Sequential element (\value_reg[2] ) is unused and will be removed from module motor.
WARNING: [Synth 8-3332] Sequential element (\value_reg[1] ) is unused and will be removed from module motor.
WARNING: [Synth 8-3332] Sequential element (\value_reg[0] ) is unused and will be removed from module motor.
No constraint files found.
WARNING: [Synth 8-3332] Sequential element (\pwm_right_reg[0] ) is unused and will be removed from module motor.
WARNING: [Synth 8-3332] Sequential element (\pwm_left_reg[0] ) is unused and will be removed from module motor.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:59 . Memory (MB): peak = 440.992 ; gain = 265.965
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:59 . Memory (MB): peak = 440.992 ; gain = 265.965
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Start control sets optimization
Finished control sets optimization. Modified 1 flops. Number of control sets: before: 2 after: 1
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:59 . Memory (MB): peak = 441.016 ; gain = 265.988
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:01:02 . Memory (MB): peak = 441.016 ; gain = 265.988
---------------------------------------------------------------------------------

Report Check Netlist: 
-----+-----------------+------+--------+------+-----------------
     |Item             |Errors|Warnings|Status|Description      
-----+-----------------+------+--------+------+-----------------
1    |multi_driven_nets|     0|       0|Passed|Multi driven nets
-----+-----------------+------+--------+------+-----------------

---------------------------------------------------------------------------------
Start renaming generated instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:01:02 . Memory (MB): peak = 441.016 ; gain = 265.988
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:01:02 . Memory (MB): peak = 441.016 ; gain = 265.988
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Writing Synthesis Report
---------------------------------------------------------------------------------
Report BlackBoxes: 
-----+-------------+---------
     |BlackBox name|Instances
-----+-------------+---------
-----+-------------+---------
Report Cell Usage: 
-----+------+-----
     |Cell  |Count
-----+------+-----
1    |BUFG  |    1
2    |CARRY4|    6
3    |LUT1  |   18
4    |LUT2  |    2
5    |LUT3  |    4
6    |LUT4  |    6
7    |LUT5  |    3
8    |FDRE  |   23
9    |IBUF  |    6
10   |OBUF  |    8
-----+------+-----
Report Instance Areas: 
-----+--------+------+-----
     |Instance|Module|Cells
-----+--------+------+-----
1    |top     |      |   77
-----+--------+------+-----
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:01:02 . Memory (MB): peak = 441.016 ; gain = 265.988
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:01:02 . Memory (MB): peak = 441.016 ; gain = 265.988
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 4a3ff842
12 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:01:22 . Memory (MB): peak = 604.180 ; gain = 383.348
# write_checkpoint motor.dcp
# report_utilization -file motor_utilization_synth.rpt -pb motor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.517 . Memory (MB): peak = 604.180 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Aug 27 20:02:11 2013...
