{
  "Top": "top",
  "RtlTop": "top",
  "RtlPrefix": "",
  "RtlSubPrefix": "top_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcu200",
    "Package": "-fsgd2104",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "X": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<qdma_axis<20, 0, 0, 0>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "X",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "ids": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<qdma_axis<32, 0, 0, 0>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "ids",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out": {
      "index": "2",
      "direction": "out",
      "srcType": "SelTupleOut*",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_r",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "adj_list": {
      "index": "3",
      "direction": "unused",
      "srcType": "node*",
      "srcSize": "256",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "unused"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "adj_list_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "adj_list_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "flushs": {
      "index": "4",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "flushs",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_interface -default_interface=kernel",
      "config_interface -m_axi_conservative_mode=1",
      "config_interface -m_axi_addr64=1",
      "config_interface -m_axi_auto_max_ports=0",
      "config_rtl -register_reset_num=3",
      "config_rtl -kernel_profile=1",
      "config_dataflow -strict_mode=warning",
      "config_debug -enable=1",
      "config_export -deadlock_detection=none",
      "config_export -format=xo",
      "config_export -ipname=top"
    ],
    "DirectiveTcl": ["set_directive_top top -name top"],
    "ProfileOption": "1",
    "ProfileType": "stall",
    "KernelName": "top"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.333",
    "Uncertainty": "0.89991",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.333 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "top",
    "Version": "1.0",
    "DisplayName": "Top",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_top_1_0.zip"
  },
  "Files": {
    "CSource": ["\/home\/myuan\/Desktop\/MCTS\/FPGA-Accelerated-MCTS\/cpp_src\/ucteq.cpp"],
    "Vhdl": [
      "impl\/vhdl\/top_control_s_axi.vhd",
      "impl\/vhdl\/top_fifo_w1_d1_S.vhd",
      "impl\/vhdl\/top_fifo_w1_d1_S_x.vhd",
      "impl\/vhdl\/top_fifo_w3_d1_S.vhd",
      "impl\/vhdl\/top_fifo_w52_d1_S.vhd",
      "impl\/vhdl\/top_fifo_w52_d32_S.vhd",
      "impl\/vhdl\/top_fifo_w64_d1_S.vhd",
      "impl\/vhdl\/top_fifo_w128_d32_S.vhd",
      "impl\/vhdl\/top_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/top_mux_32_20_1_1.vhd",
      "impl\/vhdl\/top_mux_532_32_1_1.vhd",
      "impl\/vhdl\/top_regslice_both.vhd",
      "impl\/vhdl\/top_subT1_lev_stage.vhd",
      "impl\/vhdl\/top_subT1_lev_stage_1.vhd",
      "impl\/vhdl\/top_subT1_lev_stage_1_lev4_numc_V_RAM_1P_URAM_1R1W.vhd",
      "impl\/vhdl\/top_subT1_lev_stage_1_lev4_ucta_V_RAM_1P_URAM_1R1W.vhd",
      "impl\/vhdl\/top_subT1_lev_stage_2.vhd",
      "impl\/vhdl\/top_subT1_lev_stage_2_lev3_numc_V_RAM_1P_URAM_1R1W.vhd",
      "impl\/vhdl\/top_subT1_lev_stage_2_lev3_ucta_V_RAM_1P_URAM_1R1W.vhd",
      "impl\/vhdl\/top_subT1_lev_stage_3.vhd",
      "impl\/vhdl\/top_subT1_lev_stage_4.vhd",
      "impl\/vhdl\/top_subT1_lev_stage_lev5_numc_V_RAM_1P_URAM_1R1W.vhd",
      "impl\/vhdl\/top_subT1_lev_stage_lev5_ucta_V_RAM_1P_URAM_1R1W.vhd",
      "impl\/vhdl\/top_subT1_pipl.vhd",
      "impl\/vhdl\/top_subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupbkb.vhd",
      "impl\/vhdl\/top_subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupcud.vhd",
      "impl\/vhdl\/top_top_Pipeline_Loop_children.vhd",
      "impl\/vhdl\/top_top_Pipeline_VITIS_LOOP_154_1.vhd",
      "impl\/vhdl\/top_top_Pipeline_VITIS_LOOP_199_1.vhd",
      "impl\/vhdl\/top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/top_control_s_axi.v",
      "impl\/verilog\/top_fifo_w1_d1_S.v",
      "impl\/verilog\/top_fifo_w1_d1_S_x.v",
      "impl\/verilog\/top_fifo_w3_d1_S.v",
      "impl\/verilog\/top_fifo_w52_d1_S.v",
      "impl\/verilog\/top_fifo_w52_d32_S.v",
      "impl\/verilog\/top_fifo_w64_d1_S.v",
      "impl\/verilog\/top_fifo_w128_d32_S.v",
      "impl\/verilog\/top_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/top_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/top_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/top_mux_32_20_1_1.v",
      "impl\/verilog\/top_mux_532_32_1_1.v",
      "impl\/verilog\/top_regslice_both.v",
      "impl\/verilog\/top_subT1_lev_stage.v",
      "impl\/verilog\/top_subT1_lev_stage_1.v",
      "impl\/verilog\/top_subT1_lev_stage_1_lev4_numc_V_RAM_1P_URAM_1R1W.dat",
      "impl\/verilog\/top_subT1_lev_stage_1_lev4_numc_V_RAM_1P_URAM_1R1W.v",
      "impl\/verilog\/top_subT1_lev_stage_1_lev4_ucta_V_RAM_1P_URAM_1R1W.dat",
      "impl\/verilog\/top_subT1_lev_stage_1_lev4_ucta_V_RAM_1P_URAM_1R1W.v",
      "impl\/verilog\/top_subT1_lev_stage_2.v",
      "impl\/verilog\/top_subT1_lev_stage_2_lev3_numc_V_RAM_1P_URAM_1R1W.dat",
      "impl\/verilog\/top_subT1_lev_stage_2_lev3_numc_V_RAM_1P_URAM_1R1W.v",
      "impl\/verilog\/top_subT1_lev_stage_2_lev3_ucta_V_RAM_1P_URAM_1R1W.dat",
      "impl\/verilog\/top_subT1_lev_stage_2_lev3_ucta_V_RAM_1P_URAM_1R1W.v",
      "impl\/verilog\/top_subT1_lev_stage_3.v",
      "impl\/verilog\/top_subT1_lev_stage_4.v",
      "impl\/verilog\/top_subT1_lev_stage_lev5_numc_V_RAM_1P_URAM_1R1W.dat",
      "impl\/verilog\/top_subT1_lev_stage_lev5_numc_V_RAM_1P_URAM_1R1W.v",
      "impl\/verilog\/top_subT1_lev_stage_lev5_ucta_V_RAM_1P_URAM_1R1W.dat",
      "impl\/verilog\/top_subT1_lev_stage_lev5_ucta_V_RAM_1P_URAM_1R1W.v",
      "impl\/verilog\/top_subT1_pipl.v",
      "impl\/verilog\/top_subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupbkb.dat",
      "impl\/verilog\/top_subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupbkb.v",
      "impl\/verilog\/top_subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupcud.dat",
      "impl\/verilog\/top_subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupcud.v",
      "impl\/verilog\/top_top_Pipeline_Loop_children.v",
      "impl\/verilog\/top_top_Pipeline_VITIS_LOOP_154_1.v",
      "impl\/verilog\/top_top_Pipeline_VITIS_LOOP_199_1.v",
      "impl\/verilog\/top.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/top_v1_0\/data\/top.mdd",
      "impl\/misc\/drivers\/top_v1_0\/data\/top.tcl",
      "impl\/misc\/drivers\/top_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/top_v1_0\/src\/xtop.c",
      "impl\/misc\/drivers\/top_v1_0\/src\/xtop.h",
      "impl\/misc\/drivers\/top_v1_0\/src\/xtop_hw.h",
      "impl\/misc\/drivers\/top_v1_0\/src\/xtop_linux.c",
      "impl\/misc\/drivers\/top_v1_0\/src\/xtop_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "..\/kernel.xml",
    "Xo": "impl\/export.xo",
    "XoHlsDir": "impl\/misc\/hls_files",
    "DebugXrf": [
      ".debug\/subT1_pipl.xrf",
      ".debug\/subT1_lev_stage.xrf",
      ".debug\/top_Pipeline_VITIS_LOOP_199_1.xrf",
      ".debug\/subT1_lev_stage_1.xrf",
      ".debug\/subT1_lev_stage_4.xrf",
      ".debug\/subT1_lev_stage_2.xrf",
      ".debug\/top.xrf",
      ".debug\/subT1_lev_stage_3.xrf",
      ".debug\/top_Pipeline_VITIS_LOOP_154_1.xrf"
    ],
    "ProtoInst": [".debug\/top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem0",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_4",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "3",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "5",
              "width": "1",
              "name": "CHAN2_INT_EN",
              "access": "RW",
              "description": "Enable Channel 2 (ap_local_deadlock) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "6",
              "width": "26",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "3",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "5",
              "width": "1",
              "name": "CHAN2_INT_ST",
              "access": "RTOW",
              "description": "Channel 2 (ap_local_deadlock) Interrupt Status. 0 = No Channel 2 input interrupt, 1 = Channel 2 input interrup"
            },
            {
              "offset": "6",
              "width": "26",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "adj_list_1",
          "access": "W",
          "description": "Data signal of adj_list",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "adj_list",
              "access": "W",
              "description": "Bit 31 to 0 of adj_list"
            }]
        },
        {
          "offset": "0x14",
          "name": "adj_list_2",
          "access": "W",
          "description": "Data signal of adj_list",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "adj_list",
              "access": "W",
              "description": "Bit 63 to 32 of adj_list"
            }]
        },
        {
          "offset": "0x1c",
          "name": "flushs",
          "access": "W",
          "description": "Data signal of flushs",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "flushs",
              "access": "W",
              "description": "Bit 31 to 0 of flushs"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "adj_list"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "flushs"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem0:X:ids:out_r",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "event_done": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ctrl_chain",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"event_done": "DATA"},
      "ports": ["event_done"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "event_start": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ctrl_chain",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"event_start": "DATA"},
      "ports": ["event_start"]
    },
    "m_axi_gmem0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "256",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem0_",
      "paramPrefix": "C_M_AXI_GMEM0_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_ARADDR",
        "m_axi_gmem0_ARBURST",
        "m_axi_gmem0_ARCACHE",
        "m_axi_gmem0_ARID",
        "m_axi_gmem0_ARLEN",
        "m_axi_gmem0_ARLOCK",
        "m_axi_gmem0_ARPROT",
        "m_axi_gmem0_ARQOS",
        "m_axi_gmem0_ARREADY",
        "m_axi_gmem0_ARREGION",
        "m_axi_gmem0_ARSIZE",
        "m_axi_gmem0_ARUSER",
        "m_axi_gmem0_ARVALID",
        "m_axi_gmem0_AWADDR",
        "m_axi_gmem0_AWBURST",
        "m_axi_gmem0_AWCACHE",
        "m_axi_gmem0_AWID",
        "m_axi_gmem0_AWLEN",
        "m_axi_gmem0_AWLOCK",
        "m_axi_gmem0_AWPROT",
        "m_axi_gmem0_AWQOS",
        "m_axi_gmem0_AWREADY",
        "m_axi_gmem0_AWREGION",
        "m_axi_gmem0_AWSIZE",
        "m_axi_gmem0_AWUSER",
        "m_axi_gmem0_AWVALID",
        "m_axi_gmem0_BID",
        "m_axi_gmem0_BREADY",
        "m_axi_gmem0_BRESP",
        "m_axi_gmem0_BUSER",
        "m_axi_gmem0_BVALID",
        "m_axi_gmem0_RDATA",
        "m_axi_gmem0_RID",
        "m_axi_gmem0_RLAST",
        "m_axi_gmem0_RREADY",
        "m_axi_gmem0_RRESP",
        "m_axi_gmem0_RUSER",
        "m_axi_gmem0_RVALID",
        "m_axi_gmem0_WDATA",
        "m_axi_gmem0_WID",
        "m_axi_gmem0_WLAST",
        "m_axi_gmem0_WREADY",
        "m_axi_gmem0_WSTRB",
        "m_axi_gmem0_WUSER",
        "m_axi_gmem0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "adj_list"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "256",
          "final_bitwidth": "256",
          "argName": "adj_list"
        }
      ]
    },
    "X": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "24",
      "portPrefix": "X_",
      "ports": [
        "X_TDATA",
        "X_TKEEP",
        "X_TLAST",
        "X_TREADY",
        "X_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "X"
        }]
    },
    "ids": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "ids_",
      "ports": [
        "ids_TDATA",
        "ids_TKEEP",
        "ids_TLAST",
        "ids_TREADY",
        "ids_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "ids"
        }]
    },
    "out_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "128",
      "portPrefix": "out_r_",
      "ports": [
        "out_r_TDATA",
        "out_r_TREADY",
        "out_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "out"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_local_block": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "event_done": {
      "dir": "out",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "event_start": {
      "dir": "out",
      "width": "1"
    },
    "stall_start_ext": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stall_done_ext": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stall_start_str": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stall_done_str": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stall_start_int": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stall_done_int": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_WDATA": {
      "dir": "out",
      "width": "256"
    },
    "m_axi_gmem0_WSTRB": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_RDATA": {
      "dir": "in",
      "width": "256"
    },
    "m_axi_gmem0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "X_TDATA": {
      "dir": "in",
      "width": "24"
    },
    "X_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "X_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "X_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "X_TKEEP": {
      "dir": "in",
      "width": "3"
    },
    "ids_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "ids_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "ids_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "ids_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "ids_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "out_r_TDATA": {
      "dir": "out",
      "width": "128"
    },
    "out_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "top",
      "Instances": [
        {
          "ModuleName": "top_Pipeline_Loop_children",
          "InstanceName": "grp_top_Pipeline_Loop_children_fu_295"
        },
        {
          "ModuleName": "top_Pipeline_VITIS_LOOP_154_1",
          "InstanceName": "grp_top_Pipeline_VITIS_LOOP_154_1_fu_303"
        },
        {
          "ModuleName": "subT1_pipl",
          "InstanceName": "grp_subT1_pipl_fu_312",
          "Instances": [
            {
              "ModuleName": "subT1_lev_stage_4",
              "InstanceName": "grp_subT1_lev_stage_4_fu_422"
            },
            {
              "ModuleName": "subT1_lev_stage_3",
              "InstanceName": "grp_subT1_lev_stage_3_fu_436"
            },
            {
              "ModuleName": "subT1_lev_stage_2",
              "InstanceName": "grp_subT1_lev_stage_2_fu_450"
            },
            {
              "ModuleName": "subT1_lev_stage_1",
              "InstanceName": "grp_subT1_lev_stage_1_fu_468"
            },
            {
              "ModuleName": "subT1_lev_stage",
              "InstanceName": "grp_subT1_lev_stage_fu_486"
            }
          ]
        },
        {
          "ModuleName": "top_Pipeline_VITIS_LOOP_199_1",
          "InstanceName": "grp_top_Pipeline_VITIS_LOOP_199_1_fu_351"
        }
      ]
    },
    "Info": {
      "top_Pipeline_Loop_children": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_Pipeline_VITIS_LOOP_154_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "subT1_lev_stage_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "subT1_lev_stage_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "subT1_lev_stage_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "subT1_lev_stage_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "subT1_lev_stage": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "subT1_pipl": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_Pipeline_VITIS_LOOP_199_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "top_Pipeline_Loop_children": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.873"
        },
        "Loops": [{
            "Name": "Loop_children",
            "TripCount": "3",
            "Latency": "3",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "57",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "150",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "top_Pipeline_VITIS_LOOP_154_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.873"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_154_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "2",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "95",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "184",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "subT1_lev_stage_4": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.097"
        },
        "Area": {
          "FF": "163",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "201",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "subT1_lev_stage_3": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.097"
        },
        "Area": {
          "FF": "163",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "201",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "subT1_lev_stage_2": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "6",
          "LatencyWorst": "8",
          "PipelineIIMin": "4",
          "PipelineIIMax": "8",
          "PipelineII": "4 ~ 8",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.352"
        },
        "Area": {
          "FF": "324",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "393",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "URAM": "2",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0"
        }
      },
      "subT1_lev_stage_1": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "6",
          "LatencyWorst": "8",
          "PipelineIIMin": "4",
          "PipelineIIMax": "8",
          "PipelineII": "4 ~ 8",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.351"
        },
        "Area": {
          "FF": "328",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "397",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "URAM": "2",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0"
        }
      },
      "subT1_lev_stage": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "6",
          "LatencyWorst": "8",
          "PipelineIIMin": "4",
          "PipelineIIMax": "8",
          "PipelineII": "4 ~ 8",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.350"
        },
        "Area": {
          "FF": "330",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "399",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "URAM": "2",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0"
        }
      },
      "subT1_pipl": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_304_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepthMin": "2",
            "PipelineDepthMax": "39",
            "PipelineDepth": "2 ~ 39"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "FF": "3206",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "3639",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "URAM": "6",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "~0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0"
        }
      },
      "top_Pipeline_VITIS_LOOP_199_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.147"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_199_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "3",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "396",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "339",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "top": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_95_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": ""
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "FF": "4319",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "5782",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "URAM": "6",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "~0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-01-24 08:16:29 PST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.2"
  }
}
