

================================================================
== Vitis HLS Report for 'pu_comp_Pipeline_VITIS_LOOP_129_1'
================================================================
* Date:           Mon Sep  1 19:26:57 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.322 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_129_1  |        ?|        ?|         7|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       81|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|      143|       78|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|      201|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|      344|      227|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+-----+----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------------------+-------------------------------+---------+----+-----+----+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U50  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+----+-----+
    |Total                              |                               |        0|   3|  143|  78|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln129_fu_108_p2   |         +|   0|  0|  37|          30|           1|
    |add_ln131_fu_118_p2   |         +|   0|  0|  23|          16|          16|
    |icmp_ln129_fu_102_p2  |      icmp|   0|  0|  19|          30|          30|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  81|          77|          49|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_9     |   9|          2|   30|         60|
    |i_fu_42                  |   9|          2|   30|         60|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   62|        124|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |Dbuf_load_reg_164                 |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |i_9_reg_150                       |  30|   0|   30|          0|
    |i_fu_42                           |  30|   0|   30|          0|
    |mul1_reg_169                      |  32|   0|   32|          0|
    |i_9_reg_150                       |  64|  32|   30|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 201|  32|  167|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-----------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+---------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  pu_comp_Pipeline_VITIS_LOOP_129_1|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  pu_comp_Pipeline_VITIS_LOOP_129_1|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  pu_comp_Pipeline_VITIS_LOOP_129_1|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  pu_comp_Pipeline_VITIS_LOOP_129_1|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  pu_comp_Pipeline_VITIS_LOOP_129_1|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  pu_comp_Pipeline_VITIS_LOOP_129_1|  return value|
|K              |   in|   30|     ap_none|                                  K|        scalar|
|mul            |   in|   16|     ap_none|                                mul|        scalar|
|Dbuf_address0  |  out|   16|   ap_memory|                               Dbuf|         array|
|Dbuf_ce0       |  out|    1|   ap_memory|                               Dbuf|         array|
|Dbuf_q0        |   in|   32|   ap_memory|                               Dbuf|         array|
|a_value        |   in|   32|     ap_none|                            a_value|        scalar|
|res_address0   |  out|   16|   ap_memory|                                res|         array|
|res_ce0        |  out|    1|   ap_memory|                                res|         array|
|res_we0        |  out|    1|   ap_memory|                                res|         array|
|res_d0         |  out|   32|   ap_memory|                                res|         array|
+---------------+-----+-----+------------+-----------------------------------+--------------+

