{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1394145261845 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1394145261845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 06 15:34:21 2014 " "Processing started: Thu Mar 06 15:34:21 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1394145261845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1394145261845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off de0_nano_system -c de0_nano_system " "Command: quartus_fit --read_settings_files=off --write_settings_files=off de0_nano_system -c de0_nano_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1394145261845 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1394145262075 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de0_nano_system EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"de0_nano_system\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1394145262385 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1394145262435 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1394145262435 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_sys_altpll.v" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/db/pll_sys_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 6364 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1394145262495 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -54 -1500 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -54 degrees (-1500 ps) for pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_sys_altpll.v" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/db/pll_sys_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 6365 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1394145262495 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[2\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_sys_altpll.v" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/db/pll_sys_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 6366 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1394145262495 ""}  } { { "db/pll_sys_altpll.v" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/db/pll_sys_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 6364 8336 9085 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1394145262495 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1394145262735 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1394145263035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1394145263035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1394145263035 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1394145263035 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "" 0 -1 1394145263055 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1394145263055 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1394145263115 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1394145264895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1394145264895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1394145264895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1394145264895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1394145264895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1394145264895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1394145264895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1394145264895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1394145264895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1394145264895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1394145264895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1394145264895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1394145264895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1394145264895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1394145264895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1394145264895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1394145264895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1394145264895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1394145264895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1394145264895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1394145264895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1394145264895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1394145264895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1394145264895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1394145264895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1394145264895 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1394145264895 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1394145264895 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1394145264895 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1394145264895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1394145264895 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1394145264895 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1394145264895 ""}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1394145265185 ""}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/system_cpu.sdc " "Reading SDC File: 'system/synthesis/submodules/system_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1394145265205 ""}
{ "Info" "ISTA_SDC_FOUND" "de0_nano_system.sdc " "Reading SDC File: 'de0_nano_system.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1394145265305 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "" 0 -1 1394145265315 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst_pll_sys\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst_pll_sys\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1394145265315 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst_pll_sys\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -54.00 -duty_cycle 50.00 -name \{inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst_pll_sys\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -54.00 -duty_cycle 50.00 -name \{inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1394145265315 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst_pll_sys\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{inst_pll_sys\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1394145265315 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1394145265315 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "" 0 -1 1394145265315 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1394145265435 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1394145265445 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1394145265445 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1394145265445 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1394145265445 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1394145265445 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1394145265445 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.000 inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1394145265445 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[2\] " " 100.000 inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1394145265445 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1394145265445 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1394145265905 ""}  } { { "db/pll_sys_altpll.v" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/db/pll_sys_altpll.v" 80 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 6364 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1394145265905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_4) " "Automatically promoted node pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1394145265905 ""}  } { { "db/pll_sys_altpll.v" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/db/pll_sys_altpll.v" 80 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 6364 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1394145265905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_4) " "Automatically promoted node pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1394145265905 ""}  } { { "db/pll_sys_altpll.v" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/db/pll_sys_altpll.v" 80 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 6364 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1394145265905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1394145265905 ""}  } { { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 16103 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1394145265905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:inst_cpu\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node system:inst_cpu\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1394145265905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst_cpu\|system_sdram:sdram\|active_cs_n~1 " "Destination node system:inst_cpu\|system_sdram:sdram\|active_cs_n~1" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/system/synthesis/submodules/system_sdram.v" 210 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { system:inst_cpu|system_sdram:sdram|active_cs_n~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 7642 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1394145265905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst_cpu\|system_sdram:sdram\|active_rnw~3 " "Destination node system:inst_cpu\|system_sdram:sdram\|active_rnw~3" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/system/synthesis/submodules/system_sdram.v" 213 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { system:inst_cpu|system_sdram:sdram|active_rnw~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 7677 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1394145265905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst_cpu\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug\|jtag_break~1 " "Destination node system:inst_cpu\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug\|jtag_break~1" {  } { { "system/synthesis/submodules/system_cpu.v" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/system/synthesis/submodules/system_cpu.v" 587 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|jtag_break~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 8436 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1394145265905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst_cpu\|system_sdram:sdram\|i_refs\[0\] " "Destination node system:inst_cpu\|system_sdram:sdram\|i_refs\[0\]" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/system/synthesis/submodules/system_sdram.v" 354 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { system:inst_cpu|system_sdram:sdram|i_refs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 2103 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1394145265905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst_cpu\|system_sdram:sdram\|i_refs\[2\] " "Destination node system:inst_cpu\|system_sdram:sdram\|i_refs\[2\]" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/system/synthesis/submodules/system_sdram.v" 354 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { system:inst_cpu|system_sdram:sdram|i_refs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 2101 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1394145265905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst_cpu\|system_sdram:sdram\|i_refs\[1\] " "Destination node system:inst_cpu\|system_sdram:sdram\|i_refs\[1\]" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/system/synthesis/submodules/system_sdram.v" 354 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { system:inst_cpu|system_sdram:sdram|i_refs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 2102 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1394145265905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst_cpu\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug\|resetlatch~0 " "Destination node system:inst_cpu\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug\|resetlatch~0" {  } { { "system/synthesis/submodules/system_cpu.v" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/system/synthesis/submodules/system_cpu.v" 570 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|resetlatch~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 10765 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1394145265905 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1394145265905 ""}  } { { "system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 622 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1394145265905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1394145265905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 335 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 16487 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1394145265905 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1394145265905 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 335 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 16234 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1394145265905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1394145265905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1076 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 16368 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1394145265905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1076 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 16369 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1394145265905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1090 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 16488 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1394145265905 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1394145265905 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1090 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 16127 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1394145265905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:inst_cpu\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node system:inst_cpu\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1394145265905 ""}  } { { "system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/system/synthesis/submodules/altera_reset_controller.v" 61 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { system:inst_cpu|altera_reset_controller:rst_controller|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 7652 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1394145265905 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1394145267545 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1394145267555 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1394145267555 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1394145267575 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1394145270325 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1394145270325 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1394145270325 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1394145270325 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1394145270325 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1394145270325 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1394145270325 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1394145270325 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1394145270325 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1394145270325 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1394145270325 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1394145270325 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1394145270325 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1394145270325 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1394145270325 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1394145270325 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1394145270325 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1394145270325 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1394145270325 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1394145270325 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1394145270325 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "" 0 -1 1394145270325 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1394145270325 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1394145270335 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1394145272015 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 EC " "Packed 10 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1394145273625 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1394145273625 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1394145273625 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1394145273625 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "" 0 -1 1394145273625 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1394145273625 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|pll1 clk\[1\] SDRAM_CLK~output " "PLL \"pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"SDRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_sys_altpll.v" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/db/pll_sys_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_sys.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/pll_sys.vhd" 154 0 0 } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 208 0 0 } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 62 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1394145273715 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1394145273855 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1394145275845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1394145277515 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1394145277565 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1394145285025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1394145285025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1394145286955 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "38 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 1 { 0 "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1394145292045 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1394145292045 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1394145297145 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1394145297155 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1394145297155 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1394145297155 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1394145297396 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1394145298136 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1394145298196 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1394145299016 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1394145301326 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1394145302006 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { EPCS_DATA0 } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 81 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCS_DATA0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 327 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302036 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "" 0 -1 1394145302036 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "43 Cyclone IV E " "43 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[0\] 3.3-V LVTTL G2 " "Pin SDRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SDRAM_DQ[0] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[0\]" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 68 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 255 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[1\] 3.3-V LVTTL G1 " "Pin SDRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SDRAM_DQ[1] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[1\]" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 68 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 256 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[2\] 3.3-V LVTTL L8 " "Pin SDRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SDRAM_DQ[2] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[2\]" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 68 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 257 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[3\] 3.3-V LVTTL K5 " "Pin SDRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SDRAM_DQ[3] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[3\]" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 68 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 258 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[4\] 3.3-V LVTTL K2 " "Pin SDRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SDRAM_DQ[4] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[4\]" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 68 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 259 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[5\] 3.3-V LVTTL J2 " "Pin SDRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SDRAM_DQ[5] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[5\]" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 68 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 260 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[6\] 3.3-V LVTTL J1 " "Pin SDRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SDRAM_DQ[6] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[6\]" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 68 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 261 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[7\] 3.3-V LVTTL R7 " "Pin SDRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SDRAM_DQ[7] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[7\]" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 68 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 262 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[8\] 3.3-V LVTTL T4 " "Pin SDRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SDRAM_DQ[8] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[8\]" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 68 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 263 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[9\] 3.3-V LVTTL T2 " "Pin SDRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SDRAM_DQ[9] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[9\]" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 68 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 264 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[10\] 3.3-V LVTTL T3 " "Pin SDRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SDRAM_DQ[10] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[10\]" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 68 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 265 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[11\] 3.3-V LVTTL R3 " "Pin SDRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SDRAM_DQ[11] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[11\]" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 68 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 266 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[12\] 3.3-V LVTTL R5 " "Pin SDRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SDRAM_DQ[12] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[12\]" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 68 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 267 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[13\] 3.3-V LVTTL P3 " "Pin SDRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SDRAM_DQ[13] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[13\]" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 68 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 268 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[14\] 3.3-V LVTTL N3 " "Pin SDRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SDRAM_DQ[14] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[14\]" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 68 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 269 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[15\] 3.3-V LVTTL K1 " "Pin SDRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SDRAM_DQ[15] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[15\]" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 68 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 270 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DQ\[0\] 3.3-V LVTTL T10 " "Pin ENET_DQ\[0\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ENET_DQ[0] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DQ\[0\]" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 105 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 297 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DQ\[1\] 3.3-V LVTTL R11 " "Pin ENET_DQ\[1\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ENET_DQ[1] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DQ\[1\]" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 105 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 298 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DQ\[2\] 3.3-V LVTTL P11 " "Pin ENET_DQ\[2\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ENET_DQ[2] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DQ\[2\]" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 105 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 299 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DQ\[3\] 3.3-V LVTTL R10 " "Pin ENET_DQ\[3\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ENET_DQ[3] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DQ\[3\]" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 105 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 300 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DQ\[4\] 3.3-V LVTTL N12 " "Pin ENET_DQ\[4\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ENET_DQ[4] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DQ\[4\]" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 105 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 301 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DQ\[5\] 3.3-V LVTTL P9 " "Pin ENET_DQ\[5\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ENET_DQ[5] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DQ\[5\]" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 105 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 302 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DQ\[6\] 3.3-V LVTTL N9 " "Pin ENET_DQ\[6\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ENET_DQ[6] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DQ\[6\]" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 105 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 303 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DQ\[7\] 3.3-V LVTTL N11 " "Pin ENET_DQ\[7\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ENET_DQ[7] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DQ\[7\]" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 105 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 304 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DQ\[8\] 3.3-V LVTTL L16 " "Pin ENET_DQ\[8\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ENET_DQ[8] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DQ\[8\]" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 105 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 305 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DQ\[9\] 3.3-V LVTTL K16 " "Pin ENET_DQ\[9\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ENET_DQ[9] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DQ\[9\]" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 105 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 306 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DQ\[10\] 3.3-V LVTTL R16 " "Pin ENET_DQ\[10\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ENET_DQ[10] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DQ\[10\]" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 105 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 307 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DQ\[11\] 3.3-V LVTTL L15 " "Pin ENET_DQ\[11\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ENET_DQ[11] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DQ\[11\]" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 105 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 308 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DQ\[12\] 3.3-V LVTTL P15 " "Pin ENET_DQ\[12\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ENET_DQ[12] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DQ\[12\]" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 105 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 309 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DQ\[13\] 3.3-V LVTTL P16 " "Pin ENET_DQ\[13\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ENET_DQ[13] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DQ\[13\]" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 105 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 310 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DQ\[14\] 3.3-V LVTTL R14 " "Pin ENET_DQ\[14\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ENET_DQ[14] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DQ\[14\]" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 105 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 311 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DQ\[15\] 3.3-V LVTTL N16 " "Pin ENET_DQ\[15\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ENET_DQ[15] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DQ\[15\]" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 105 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 312 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 54 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 313 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_INT 3.3-V LVTTL T12 " "Pin ENET_INT uses I/O standard 3.3-V LVTTL at T12" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ENET_INT } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 110 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_INT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 336 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VS_DREQ 3.3-V LVTTL B3 " "Pin VS_DREQ uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { VS_DREQ } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VS_DREQ" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 118 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VS_DREQ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 340 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SW[2] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 93 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 295 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SW[1] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 93 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 294 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { KEY[1] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 92 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 292 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { KEY[0] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 92 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 291 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SW[0] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 93 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 293 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SW[3] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 93 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 296 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VS_SO 3.3-V LVTTL D5 " "Pin VS_SO uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { VS_SO } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VS_SO" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 121 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VS_SO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 343 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL C3 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { UART_RXD } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 99 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 330 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1 1394145302046 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { EPCS_DATA0 } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "de0_nano_system.vhd" "" { Text "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.vhd" 81 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCS_DATA0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/" { { 0 { 0 ""} 0 327 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1394145302046 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." 0 0 "" 0 -1 1394145302046 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.fit.smsg " "Generated suppressed messages file C:/Users/kigunda/Documents/Ece492/Repository/de0_nano_fpga_100_final/de0_nano_system.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1394145302606 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "644 " "Peak virtual memory: 644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1394145304346 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 06 15:35:04 2014 " "Processing ended: Thu Mar 06 15:35:04 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1394145304346 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1394145304346 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1394145304346 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1394145304346 ""}
