$date
	Wed Sep 23 12:04:53 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module demux_1_8_tb $end
$var wire 16 ! h [15:0] $end
$var wire 16 " g [15:0] $end
$var wire 16 # f [15:0] $end
$var wire 16 $ e [15:0] $end
$var wire 16 % d [15:0] $end
$var wire 16 & c [15:0] $end
$var wire 16 ' b [15:0] $end
$var wire 16 ( a [15:0] $end
$var reg 16 ) i [15:0] $end
$var reg 3 * sel [2:0] $end
$scope module demux_1_8 $end
$var wire 16 + i [15:0] $end
$var wire 3 , sel [2:0] $end
$var reg 16 - a [15:0] $end
$var reg 16 . b [15:0] $end
$var reg 16 / c [15:0] $end
$var reg 16 0 d [15:0] $end
$var reg 16 1 e [15:0] $end
$var reg 16 2 f [15:0] $end
$var reg 16 3 g [15:0] $end
$var reg 16 4 h [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#1
$dumpvars
b0 4
b0 3
b0 2
b0 1
b10 0
b0 /
b0 .
b0 -
b11 ,
b10 +
b11 *
b10 )
b0 (
b0 '
b0 &
b10 %
b0 $
b0 #
b0 "
b0 !
$end
