$comment
	File created using the following command:
		vcd file TEST_RAM.msim.vcd -direction
$end
$date
	Sat Aug 26 22:02:08 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module test_ram_vhd_vec_tst $end
$var wire 1 ! aclr $end
$var wire 1 " address [4] $end
$var wire 1 # address [3] $end
$var wire 1 $ address [2] $end
$var wire 1 % address [1] $end
$var wire 1 & address [0] $end
$var wire 1 ' clock $end
$var wire 1 ( data [7] $end
$var wire 1 ) data [6] $end
$var wire 1 * data [5] $end
$var wire 1 + data [4] $end
$var wire 1 , data [3] $end
$var wire 1 - data [2] $end
$var wire 1 . data [1] $end
$var wire 1 / data [0] $end
$var wire 1 0 q [7] $end
$var wire 1 1 q [6] $end
$var wire 1 2 q [5] $end
$var wire 1 3 q [4] $end
$var wire 1 4 q [3] $end
$var wire 1 5 q [2] $end
$var wire 1 6 q [1] $end
$var wire 1 7 q [0] $end
$var wire 1 8 wren $end

$scope module i1 $end
$var wire 1 9 gnd $end
$var wire 1 : vcc $end
$var wire 1 ; unknown $end
$var wire 1 < devoe $end
$var wire 1 = devclrn $end
$var wire 1 > devpor $end
$var wire 1 ? ww_devoe $end
$var wire 1 @ ww_devclrn $end
$var wire 1 A ww_devpor $end
$var wire 1 B ww_aclr $end
$var wire 1 C ww_address [4] $end
$var wire 1 D ww_address [3] $end
$var wire 1 E ww_address [2] $end
$var wire 1 F ww_address [1] $end
$var wire 1 G ww_address [0] $end
$var wire 1 H ww_clock $end
$var wire 1 I ww_data [7] $end
$var wire 1 J ww_data [6] $end
$var wire 1 K ww_data [5] $end
$var wire 1 L ww_data [4] $end
$var wire 1 M ww_data [3] $end
$var wire 1 N ww_data [2] $end
$var wire 1 O ww_data [1] $end
$var wire 1 P ww_data [0] $end
$var wire 1 Q ww_wren $end
$var wire 1 R ww_q [7] $end
$var wire 1 S ww_q [6] $end
$var wire 1 T ww_q [5] $end
$var wire 1 U ww_q [4] $end
$var wire 1 V ww_q [3] $end
$var wire 1 W ww_q [2] $end
$var wire 1 X ww_q [1] $end
$var wire 1 Y ww_q [0] $end
$var wire 1 Z \altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 [ \altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [4] $end
$var wire 1 \ \altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 ] \altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 ^ \altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 _ \altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 ` \altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [0] $end
$var wire 1 a \altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ [0] $end
$var wire 1 b \altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [4] $end
$var wire 1 c \altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [3] $end
$var wire 1 d \altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [2] $end
$var wire 1 e \altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [1] $end
$var wire 1 f \altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [0] $end
$var wire 1 g \altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ [0] $end
$var wire 1 h \altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ [0] $end
$var wire 1 i \altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [4] $end
$var wire 1 j \altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [3] $end
$var wire 1 k \altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [2] $end
$var wire 1 l \altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [1] $end
$var wire 1 m \altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [0] $end
$var wire 1 n \altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ [0] $end
$var wire 1 o \altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ [0] $end
$var wire 1 p \altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ [4] $end
$var wire 1 q \altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ [3] $end
$var wire 1 r \altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ [2] $end
$var wire 1 s \altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ [1] $end
$var wire 1 t \altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ [0] $end
$var wire 1 u \altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ [0] $end
$var wire 1 v \altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ [0] $end
$var wire 1 w \altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ [4] $end
$var wire 1 x \altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ [3] $end
$var wire 1 y \altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ [2] $end
$var wire 1 z \altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ [1] $end
$var wire 1 { \altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ [0] $end
$var wire 1 | \altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [0] $end
$var wire 1 } \altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ [0] $end
$var wire 1 ~ \altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ [4] $end
$var wire 1 !! \altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ [3] $end
$var wire 1 "! \altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ [2] $end
$var wire 1 #! \altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ [1] $end
$var wire 1 $! \altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ [0] $end
$var wire 1 %! \altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ [0] $end
$var wire 1 &! \altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ [0] $end
$var wire 1 '! \altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [4] $end
$var wire 1 (! \altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [3] $end
$var wire 1 )! \altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [2] $end
$var wire 1 *! \altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [1] $end
$var wire 1 +! \altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [0] $end
$var wire 1 ,! \altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ [0] $end
$var wire 1 -! \altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ [0] $end
$var wire 1 .! \altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ [4] $end
$var wire 1 /! \altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ [3] $end
$var wire 1 0! \altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ [2] $end
$var wire 1 1! \altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ [1] $end
$var wire 1 2! \altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ [0] $end
$var wire 1 3! \altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ [0] $end
$var wire 1 4! \q[0]~output_o\ $end
$var wire 1 5! \q[1]~output_o\ $end
$var wire 1 6! \q[2]~output_o\ $end
$var wire 1 7! \q[3]~output_o\ $end
$var wire 1 8! \q[4]~output_o\ $end
$var wire 1 9! \q[5]~output_o\ $end
$var wire 1 :! \q[6]~output_o\ $end
$var wire 1 ;! \q[7]~output_o\ $end
$var wire 1 <! \wren~input_o\ $end
$var wire 1 =! \clock~input_o\ $end
$var wire 1 >! \aclr~input_o\ $end
$var wire 1 ?! \data[0]~input_o\ $end
$var wire 1 @! \address[0]~input_o\ $end
$var wire 1 A! \address[1]~input_o\ $end
$var wire 1 B! \address[2]~input_o\ $end
$var wire 1 C! \address[3]~input_o\ $end
$var wire 1 D! \address[4]~input_o\ $end
$var wire 1 E! \data[1]~input_o\ $end
$var wire 1 F! \data[2]~input_o\ $end
$var wire 1 G! \data[3]~input_o\ $end
$var wire 1 H! \data[4]~input_o\ $end
$var wire 1 I! \data[5]~input_o\ $end
$var wire 1 J! \data[6]~input_o\ $end
$var wire 1 K! \data[7]~input_o\ $end
$var wire 1 L! \altsyncram_component|auto_generated|q_a\ [7] $end
$var wire 1 M! \altsyncram_component|auto_generated|q_a\ [6] $end
$var wire 1 N! \altsyncram_component|auto_generated|q_a\ [5] $end
$var wire 1 O! \altsyncram_component|auto_generated|q_a\ [4] $end
$var wire 1 P! \altsyncram_component|auto_generated|q_a\ [3] $end
$var wire 1 Q! \altsyncram_component|auto_generated|q_a\ [2] $end
$var wire 1 R! \altsyncram_component|auto_generated|q_a\ [1] $end
$var wire 1 S! \altsyncram_component|auto_generated|q_a\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0'
18
09
1:
x;
1<
1=
1>
1?
1@
1A
1B
0H
1Q
04!
05!
06!
07!
08!
09!
0:!
0;!
1<!
0=!
1>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
1G!
0H!
0I!
1J!
1K!
0"
0#
0$
0%
0&
1(
1)
0*
0+
1,
0-
0.
0/
00
01
02
03
04
05
06
07
0C
0D
0E
0F
0G
1I
1J
0K
0L
1M
0N
0O
0P
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0`
0a
0g
0h
0n
1o
0u
0v
0|
0}
0%!
1&!
0,!
1-!
03!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0[
0\
0]
0^
0_
0b
0c
0d
0e
0f
0i
0j
0k
0l
0m
0p
0q
0r
0s
0t
0w
0x
0y
0z
0{
0~
0!!
0"!
0#!
0$!
0'!
0(!
0)!
0*!
0+!
0.!
0/!
00!
01!
02!
$end
#25000
1'
1H
1=!
#50000
0'
1&
1/
0H
1G
1P
1?!
1@!
0=!
1Z
12!
1+!
1$!
1{
1t
1m
1f
1_
#75000
1'
1H
1=!
#100000
0'
0&
0/
1%
1.
0H
0G
1F
0P
1O
1E!
0?!
1A!
0@!
0=!
1a
0Z
02!
11!
0+!
1*!
0$!
1#!
0{
1z
0t
1s
0m
1l
0f
1e
0_
1^
#125000
1'
1H
1=!
#150000
0'
1&
1/
0H
1G
1P
1?!
1@!
0=!
1Z
12!
1+!
1$!
1{
1t
1m
1f
1_
#175000
1'
1H
1=!
#200000
0'
0&
0/
0%
0.
0!
1$
1-
0H
0G
0F
1E
0P
0O
1N
0B
0>!
1F!
0E!
0?!
1B!
0A!
0@!
0=!
1h
0a
0Z
02!
01!
10!
0+!
0*!
1)!
0$!
0#!
1"!
0{
0z
1y
0t
0s
1r
0m
0l
1k
0f
0e
1d
0_
0^
1]
#225000
1'
1H
1=!
1`
1g
1u
1,!
13!
1S!
1R!
1P!
1M!
1L!
1;!
1:!
17!
15!
14!
1R
1S
1V
1X
1Y
17
16
14
11
10
#250000
0'
1&
1/
0H
1G
1P
1?!
1@!
0=!
1Z
12!
1+!
1$!
1{
1t
1m
1f
1_
#275000
1'
1H
1=!
0`
0g
1n
0S!
0R!
1Q!
16!
05!
04!
1W
0X
0Y
07
06
15
#300000
0'
0&
0/
1%
1.
0H
0G
1F
0P
1O
1E!
0?!
1A!
0@!
0=!
1a
0Z
02!
11!
0+!
1*!
0$!
1#!
0{
1z
0t
1s
0m
1l
0f
1e
0_
1^
#325000
1'
1H
1=!
1`
1S!
14!
1Y
17
#350000
0'
1&
1/
1!
0H
1G
1P
1B
1>!
1?!
1@!
0=!
1Z
12!
1+!
1$!
1{
1t
1m
1f
1_
0`
0n
0u
0,!
03!
0S!
0Q!
0P!
0M!
0L!
0;!
0:!
07!
06!
04!
0R
0S
0V
0W
0Y
07
05
04
01
00
#375000
1'
1H
1=!
#400000
0'
0&
0/
0%
0.
0$
0-
1#
1+
0,
0H
0G
0F
0E
1D
0P
0O
0N
0M
1L
1H!
0G!
0F!
0E!
0?!
1C!
0B!
0A!
0@!
0=!
1v
0o
0h
0a
0Z
02!
01!
00!
1/!
0+!
0*!
0)!
1(!
0$!
0#!
0"!
1!!
0{
0z
0y
1x
0t
0s
0r
1q
0m
0l
0k
1j
0f
0e
0d
1c
0_
0^
0]
1\
#425000
1'
1H
1=!
#450000
0'
1&
1/
0H
1G
1P
1?!
1@!
0=!
1Z
12!
1+!
1$!
1{
1t
1m
1f
1_
#475000
1'
1H
1=!
#500000
0'
0&
0/
1.
0#
0!
08
0H
0G
0D
0P
1O
0B
0Q
0<!
0>!
1E!
0?!
0C!
0@!
0=!
1a
0Z
02!
0/!
0+!
0(!
0$!
0!!
0{
0x
0t
0q
0m
0j
0f
0c
0_
0\
#525000
1'
1H
1=!
1`
1|
1,!
13!
1S!
1O!
1M!
1L!
1;!
1:!
18!
14!
1R
1S
1U
1Y
17
13
11
10
#550000
0'
1&
1/
0H
1G
1P
1?!
1@!
0=!
1Z
12!
1+!
1$!
1{
1t
1m
1f
1_
#575000
1'
1H
1=!
0`
1u
0|
0S!
1P!
0O!
08!
17!
04!
0U
1V
0Y
07
14
03
#600000
0'
0&
0/
0.
1%
1-
0H
0G
1F
0P
0O
1N
1F!
0E!
0?!
1A!
0@!
0=!
1h
0a
0Z
02!
11!
0+!
1*!
0$!
1#!
0{
1z
0t
1s
0m
1l
0f
1e
0_
1^
#625000
1'
1H
1=!
1`
1S!
14!
1Y
17
#650000
0'
1&
1/
0H
1G
1P
1?!
1@!
0=!
1Z
12!
1+!
1$!
1{
1t
1m
1f
1_
#675000
1'
1H
1=!
0`
1g
0S!
1R!
15!
04!
1X
0Y
07
16
#700000
0'
0&
0/
1.
0%
1$
0H
0G
0F
1E
0P
1O
1E!
0?!
1B!
0A!
0@!
0=!
1a
0Z
02!
01!
10!
0+!
0*!
1)!
0$!
0#!
1"!
0{
0z
1y
0t
0s
1r
0m
0l
1k
0f
0e
1d
0_
0^
1]
#725000
1'
1H
1=!
1`
1S!
14!
1Y
17
#750000
0'
1&
1/
0H
1G
1P
1?!
1@!
0=!
1Z
12!
1+!
1$!
1{
1t
1m
1f
1_
#775000
1'
1H
1=!
0`
0g
1n
0S!
0R!
1Q!
16!
05!
04!
1W
0X
0Y
07
06
15
#800000
0'
0&
0/
0.
1%
0-
1,
0H
0G
1F
0P
0O
0N
1M
1G!
0F!
0E!
0?!
1A!
0@!
0=!
1o
0h
0a
0Z
02!
11!
0+!
1*!
0$!
1#!
0{
1z
0t
1s
0m
1l
0f
1e
0_
1^
#825000
1'
1H
1=!
1`
1S!
14!
1Y
17
#850000
0'
1&
1/
0H
1G
1P
1?!
1@!
0=!
1Z
12!
1+!
1$!
1{
1t
1m
1f
1_
#875000
1'
1H
1=!
0`
1g
0S!
1R!
15!
04!
1X
0Y
07
16
#900000
0'
0&
0/
1.
0%
0$
1#
0H
0G
0F
0E
1D
0P
1O
1E!
0?!
1C!
0B!
0A!
0@!
0=!
1a
0Z
02!
01!
00!
1/!
0+!
0*!
0)!
1(!
0$!
0#!
0"!
1!!
0{
0z
0y
1x
0t
0s
0r
1q
0m
0l
0k
1j
0f
0e
0d
1c
0_
0^
0]
1\
#925000
1'
1H
1=!
1`
1S!
14!
1Y
17
#950000
0'
1&
1/
0H
1G
1P
1?!
1@!
0=!
1Z
12!
1+!
1$!
1{
1t
1m
1f
1_
#975000
1'
1H
1=!
0`
0g
0n
0u
1|
0S!
0R!
0Q!
0P!
1O!
18!
07!
06!
05!
04!
1U
0V
0W
0X
0Y
07
06
05
04
13
#999000
0'
0&
0/
0.
0#
0,
0+
0(
0)
0H
0G
0D
0P
0O
0M
0L
0J
0I
0K!
0J!
0H!
0G!
0E!
0?!
0C!
0@!
0=!
0-!
0&!
0v
0o
0a
0Z
02!
0/!
0+!
0(!
0$!
0!!
0{
0x
0t
0q
0m
0j
0f
0c
0_
0\
#1024000
1'
1H
1=!
1`
1S!
14!
1Y
17
#1049000
0'
1&
0H
1G
1@!
0=!
12!
1+!
1$!
1{
1t
1m
1f
1_
#1074000
1'
1H
1=!
0`
1u
0|
0S!
1P!
0O!
08!
17!
04!
0U
1V
0Y
07
14
03
#1099000
0'
0&
1%
0H
0G
1F
1A!
0@!
0=!
02!
11!
0+!
1*!
0$!
1#!
0{
1z
0t
1s
0m
1l
0f
1e
0_
1^
#1124000
1'
1H
1=!
1`
1S!
14!
1Y
17
#1149000
0'
1&
0H
1G
1@!
0=!
12!
1+!
1$!
1{
1t
1m
1f
1_
#1174000
1'
1H
1=!
0`
1g
0S!
1R!
15!
04!
1X
0Y
07
16
#1199000
0'
0&
0%
1$
0H
0G
0F
1E
1B!
0A!
0@!
0=!
02!
01!
10!
0+!
0*!
1)!
0$!
0#!
1"!
0{
0z
1y
0t
0s
1r
0m
0l
1k
0f
0e
1d
0_
0^
1]
#1224000
1'
1H
1=!
1`
1S!
14!
1Y
17
#1249000
0'
1&
0H
1G
1@!
0=!
12!
1+!
1$!
1{
1t
1m
1f
1_
#1274000
1'
1H
1=!
0`
0g
1n
0S!
0R!
1Q!
16!
05!
04!
1W
0X
0Y
07
06
15
#1299000
0'
0&
1%
0H
0G
1F
1A!
0@!
0=!
02!
11!
0+!
1*!
0$!
1#!
0{
1z
0t
1s
0m
1l
0f
1e
0_
1^
#1324000
1'
1H
1=!
1`
1S!
14!
1Y
17
#1349000
0'
1&
0H
1G
1@!
0=!
12!
1+!
1$!
1{
1t
1m
1f
1_
#1374000
1'
1H
1=!
0`
1g
0S!
1R!
15!
04!
1X
0Y
07
16
#1399000
0'
0&
0%
0$
1#
0H
0G
0F
0E
1D
1C!
0B!
0A!
0@!
0=!
02!
01!
00!
1/!
0+!
0*!
0)!
1(!
0$!
0#!
0"!
1!!
0{
0z
0y
1x
0t
0s
0r
1q
0m
0l
0k
1j
0f
0e
0d
1c
0_
0^
0]
1\
#1424000
1'
1H
1=!
1`
1S!
14!
1Y
17
#1449000
0'
1&
0H
1G
1@!
0=!
12!
1+!
1$!
1{
1t
1m
1f
1_
#1474000
1'
1H
1=!
0`
0g
0n
0u
1|
0S!
0R!
0Q!
0P!
1O!
18!
07!
06!
05!
04!
1U
0V
0W
0X
0Y
07
06
05
04
13
#1499000
0'
0&
1%
0H
0G
1F
1A!
0@!
0=!
02!
11!
0+!
1*!
0$!
1#!
0{
1z
0t
1s
0m
1l
0f
1e
0_
1^
#1524000
1'
1H
1=!
1`
1S!
14!
1Y
17
#1549000
0'
1&
0H
1G
1@!
0=!
12!
1+!
1$!
1{
1t
1m
1f
1_
#1574000
1'
1H
1=!
0`
0|
0,!
03!
0S!
0O!
0M!
0L!
0;!
0:!
08!
04!
0R
0S
0U
0Y
07
03
01
00
#1599000
0'
0&
0%
1$
0H
0G
0F
1E
1B!
0A!
0@!
0=!
02!
01!
10!
0+!
0*!
1)!
0$!
0#!
1"!
0{
0z
1y
0t
0s
1r
0m
0l
1k
0f
0e
1d
0_
0^
1]
#1624000
1'
1H
1=!
#1649000
0'
1&
0H
1G
1@!
0=!
12!
1+!
1$!
1{
1t
1m
1f
1_
#1674000
1'
1H
1=!
#1699000
0'
0&
1%
0H
0G
1F
1A!
0@!
0=!
02!
11!
0+!
1*!
0$!
1#!
0{
1z
0t
1s
0m
1l
0f
1e
0_
1^
#1724000
1'
1H
1=!
#1749000
0'
1&
0H
1G
1@!
0=!
12!
1+!
1$!
1{
1t
1m
1f
1_
#1774000
1'
1H
1=!
#1799000
0'
0&
0%
0$
0#
1"
0H
0G
0F
0E
0D
1C
1D!
0C!
0B!
0A!
0@!
0=!
02!
01!
00!
0/!
1.!
0+!
0*!
0)!
0(!
1'!
0$!
0#!
0"!
0!!
1~
0{
0z
0y
0x
1w
0t
0s
0r
0q
1p
0m
0l
0k
0j
1i
0f
0e
0d
0c
1b
0_
0^
0]
0\
1[
#1824000
1'
1H
1=!
#1849000
0'
1&
0H
1G
1@!
0=!
12!
1+!
1$!
1{
1t
1m
1f
1_
#1874000
1'
1H
1=!
#1899000
0'
0&
1%
0H
0G
1F
1A!
0@!
0=!
02!
11!
0+!
1*!
0$!
1#!
0{
1z
0t
1s
0m
1l
0f
1e
0_
1^
#1924000
1'
1H
1=!
#1949000
0'
1&
0H
1G
1@!
0=!
12!
1+!
1$!
1{
1t
1m
1f
1_
#1974000
1'
1H
1=!
#1999000
0'
0&
0%
1$
0H
0G
0F
1E
1B!
0A!
0@!
0=!
02!
01!
10!
0+!
0*!
1)!
0$!
0#!
1"!
0{
0z
1y
0t
0s
1r
0m
0l
1k
0f
0e
1d
0_
0^
1]
#2000000
