digraph "CFG for '_Z7gqsort1P5blockPiS1_S1_' function" {
	label="CFG for '_Z7gqsort1P5blockPiS1_S1_' function";

	Node0x5b12ae0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !5, !invariant.load !6\l  %11 = zext i16 %10 to i32\l  %12 = sext i32 %5 to i64\l  %13 = getelementptr inbounds %struct.block, %struct.block addrspace(1)* %0,\l... i64 %12, i32 0, i32 2\l  %14 = load i32, i32 addrspace(1)* %13, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %15 = getelementptr inbounds %struct.block, %struct.block addrspace(1)* %0,\l... i64 %12, i32 0, i32 0\l  %16 = load i32, i32 addrspace(1)* %15, align 4, !tbaa !13, !amdgpu.noclobber\l... !6\l  %17 = getelementptr inbounds %struct.block, %struct.block addrspace(1)* %0,\l... i64 %12, i32 0, i32 1\l  %18 = load i32, i32 addrspace(1)* %17, align 4, !tbaa !14, !amdgpu.noclobber\l... !6\l  %19 = icmp eq i32 %6, 0\l  br i1 %19, label %20, label %23\l|{<s0>T|<s1>F}}"];
	Node0x5b12ae0:s0 -> Node0x5b15940;
	Node0x5b12ae0:s1 -> Node0x5b159d0;
	Node0x5b15940 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%20:\l20:                                               \l  %21 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %12\l  store i32 0, i32 addrspace(1)* %21, align 4, !tbaa !15\l  %22 = getelementptr inbounds i32, i32 addrspace(1)* %3, i64 %12\l  store i32 0, i32 addrspace(1)* %22, align 4, !tbaa !15\l  br label %23\l}"];
	Node0x5b15940 -> Node0x5b159d0;
	Node0x5b159d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%23:\l23:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %24 = add nsw i32 %16, %6\l  %25 = icmp slt i32 %24, %18\l  br i1 %25, label %33, label %26\l|{<s0>T|<s1>F}}"];
	Node0x5b159d0:s0 -> Node0x5b168a0;
	Node0x5b159d0:s1 -> Node0x5b16930;
	Node0x5b16930 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%26:\l26:                                               \l  %27 = phi i32 [ 0, %23 ], [ %43, %33 ]\l  %28 = phi i32 [ 0, %23 ], [ %45, %33 ]\l  %29 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %12\l  %30 = atomicrmw add i32 addrspace(1)* %29, i32 %27 syncscope(\"agent-one-as\")\l... monotonic, align 4\l  %31 = getelementptr inbounds i32, i32 addrspace(1)* %3, i64 %12\l  %32 = atomicrmw add i32 addrspace(1)* %31, i32 %28 syncscope(\"agent-one-as\")\l... monotonic, align 4\l  ret void\l}"];
	Node0x5b168a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%33:\l33:                                               \l  %34 = phi i32 [ %46, %33 ], [ %24, %23 ]\l  %35 = phi i32 [ %45, %33 ], [ 0, %23 ]\l  %36 = phi i32 [ %43, %33 ], [ 0, %23 ]\l  %37 = sext i32 %34 to i64\l  %38 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %37\l  %39 = load i32, i32 addrspace(1)* %38, align 4, !tbaa !15\l  %40 = icmp slt i32 %39, %14\l  %41 = icmp sgt i32 %39, %14\l  %42 = zext i1 %40 to i32\l  %43 = add nuw nsw i32 %36, %42\l  %44 = zext i1 %41 to i32\l  %45 = add nuw nsw i32 %35, %44\l  %46 = add nsw i32 %34, %11\l  %47 = icmp slt i32 %46, %18\l  br i1 %47, label %33, label %26, !llvm.loop !16\l|{<s0>T|<s1>F}}"];
	Node0x5b168a0:s0 -> Node0x5b168a0;
	Node0x5b168a0:s1 -> Node0x5b16930;
}
