Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date             : Fri Oct 23 13:57:44 2020
| Host             : LAPTOP-G1I2TTIP running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xcku040-ffva1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.615        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.135        |
| Device Static (W)        | 0.479        |
| Effective TJA (C/W)      | 1.4          |
| Max Ambient (C)          | 99.1         |
| Junction Temperature (C) | 25.9         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.002 |        4 |       --- |             --- |
| CLB Logic                |     0.002 |      708 |       --- |             --- |
|   LUT as Logic           |     0.002 |      310 |    242400 |            0.13 |
|   LUT as Distributed RAM |    <0.001 |       48 |    112800 |            0.04 |
|   Register               |    <0.001 |      223 |    484800 |            0.05 |
|   CARRY8                 |    <0.001 |        4 |     30300 |            0.01 |
|   Others                 |     0.000 |       16 |       --- |             --- |
| Signals                  |     0.004 |      718 |       --- |             --- |
| Block RAM                |     0.010 |     14.5 |       600 |            2.42 |
| MMCM                     |     0.114 |        1 |        10 |           10.00 |
| I/O                      |     0.003 |       10 |       520 |            1.92 |
| Static Power             |     0.479 |          |           |                 |
| Total                    |     0.615 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+------------+
| Vccint     |       0.950 |     0.167 |       0.019 |      0.147 | Unspecified | NA         |
| Vccaux     |       1.800 |     0.159 |       0.063 |      0.096 | Unspecified | NA         |
| Vccaux_io  |       1.800 |     0.066 |       0.001 |      0.065 | Unspecified | NA         |
| Vccint_io  |       0.950 |     0.016 |       0.001 |      0.015 | Unspecified | NA         |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vccbram    |       0.950 |     0.011 |       0.000 |      0.011 | Unspecified | NA         |
| MGTAVcc    |       1.000 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| MGTAVtt    |       1.200 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| MGTVccaux  |       1.800 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vccadc     |       1.800 |     0.014 |       0.000 |      0.014 | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+---------------------------------------------------------+-----------------+
| Clock                         | Domain                                                  | Constraint (ns) |
+-------------------------------+---------------------------------------------------------+-----------------+
| clk_out1_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0 |            10.0 |
| sysclk_125_clk_p              | sysclk_125_clk_p                                        |             8.0 |
+-------------------------------+---------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| design_1_wrapper         |     0.135 |
|   design_1_i             |     0.135 |
|     clk_wiz_0            |     0.117 |
|       inst               |     0.117 |
|     multicycle_cpu_sim_0 |     0.018 |
|       inst               |     0.018 |
+--------------------------+-----------+


