/opt/intelFPGA_pro/17.1/ghrd_pr/a10_soc_devkit_ghrd/output_files/pr_base.sof