// Seed: 3850741357
module module_0 (
    output supply1 id_0,
    input wire id_1,
    output wor id_2,
    input wor id_3,
    input tri0 id_4,
    input uwire id_5,
    output wand id_6,
    input tri1 id_7
);
  wire id_9, id_10;
endmodule
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    input wand id_2,
    input wire id_3,
    input wor id_4,
    input tri0 id_5,
    input wand id_6
    , id_33,
    output uwire id_7,
    input tri id_8,
    input wor id_9,
    input supply1 id_10,
    input tri id_11,
    input supply1 id_12
    , id_34, id_35,
    input supply0 id_13,
    input wor id_14
    , id_36,
    output wire id_15,
    input supply1 id_16,
    output tri1 id_17,
    input uwire id_18,
    input tri id_19,
    output tri0 id_20,
    input tri id_21,
    output wire id_22,
    input tri0 id_23,
    output tri1 id_24,
    output wire id_25,
    input wand id_26,
    input tri id_27,
    input tri id_28,
    output wire id_29,
    input uwire id_30,
    input wor id_31
);
  wire id_37;
  module_0(
      id_36, id_35, id_24, id_27, id_14, id_13, id_15, id_28
  );
  always assign id_15 = 1;
  assign id_36 = id_0;
endmodule
