<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Clock I/O and CMT buffers - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../../css/general-2459343d.css">
        <link rel="stylesheet" href="../../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../../toc-7918e1c1.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="clock-io-and-cmt-buffers"><a class="header" href="#clock-io-and-cmt-buffers">Clock I/O and CMT buffers</a></h1>
<h2 id="tile-hclk_io"><a class="header" href="#tile-hclk_io">Tile HCLK_IO</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-hclk_io_int"><a class="header" href="#switchbox-hclk_io_int">Switchbox HCLK_IO_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO switchbox HCLK_IO_INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="virtex5-HCLK_IO-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[0]-CELL[2].HCLK_ROW[0]"><td>CELL[2].HCLK_IO[0]</td><td>CELL[2].HCLK_ROW[0]</td><td><a href="#virtex5-HCLK_IO-bit-MAIN[16][12]">MAIN[16][12]</a></td></tr>

<tr id="virtex5-HCLK_IO-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[1]-CELL[2].HCLK_ROW[1]"><td>CELL[2].HCLK_IO[1]</td><td>CELL[2].HCLK_ROW[1]</td><td><a href="#virtex5-HCLK_IO-bit-MAIN[15][12]">MAIN[15][12]</a></td></tr>

<tr id="virtex5-HCLK_IO-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[2]-CELL[2].HCLK_ROW[2]"><td>CELL[2].HCLK_IO[2]</td><td>CELL[2].HCLK_ROW[2]</td><td><a href="#virtex5-HCLK_IO-bit-MAIN[17][12]">MAIN[17][12]</a></td></tr>

<tr id="virtex5-HCLK_IO-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[3]-CELL[2].HCLK_ROW[3]"><td>CELL[2].HCLK_IO[3]</td><td>CELL[2].HCLK_ROW[3]</td><td><a href="#virtex5-HCLK_IO-bit-MAIN[11][13]">MAIN[11][13]</a></td></tr>

<tr id="virtex5-HCLK_IO-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[4]-CELL[2].HCLK_ROW[4]"><td>CELL[2].HCLK_IO[4]</td><td>CELL[2].HCLK_ROW[4]</td><td><a href="#virtex5-HCLK_IO-bit-MAIN[12][13]">MAIN[12][13]</a></td></tr>

<tr id="virtex5-HCLK_IO-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[5]-CELL[2].HCLK_ROW[5]"><td>CELL[2].HCLK_IO[5]</td><td>CELL[2].HCLK_ROW[5]</td><td><a href="#virtex5-HCLK_IO-bit-MAIN[28][12]">MAIN[28][12]</a></td></tr>

<tr id="virtex5-HCLK_IO-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[6]-CELL[2].HCLK_ROW[6]"><td>CELL[2].HCLK_IO[6]</td><td>CELL[2].HCLK_ROW[6]</td><td><a href="#virtex5-HCLK_IO-bit-MAIN[29][12]">MAIN[29][12]</a></td></tr>

<tr id="virtex5-HCLK_IO-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[7]-CELL[2].HCLK_ROW[7]"><td>CELL[2].HCLK_IO[7]</td><td>CELL[2].HCLK_ROW[7]</td><td><a href="#virtex5-HCLK_IO-bit-MAIN[29][13]">MAIN[29][13]</a></td></tr>

<tr id="virtex5-HCLK_IO-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[8]-CELL[2].HCLK_ROW[8]"><td>CELL[2].HCLK_IO[8]</td><td>CELL[2].HCLK_ROW[8]</td><td><a href="#virtex5-HCLK_IO-bit-MAIN[28][13]">MAIN[28][13]</a></td></tr>

<tr id="virtex5-HCLK_IO-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[9]-CELL[2].HCLK_ROW[9]"><td>CELL[2].HCLK_IO[9]</td><td>CELL[2].HCLK_ROW[9]</td><td><a href="#virtex5-HCLK_IO-bit-MAIN[28][14]">MAIN[28][14]</a></td></tr>

<tr id="virtex5-HCLK_IO-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[0]-CELL[2].RCLK_ROW[0]"><td>CELL[2].RCLK_IO[0]</td><td>CELL[2].RCLK_ROW[0]</td><td><a href="#virtex5-HCLK_IO-bit-MAIN[9][13]">MAIN[9][13]</a></td></tr>

<tr id="virtex5-HCLK_IO-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[1]-CELL[2].RCLK_ROW[1]"><td>CELL[2].RCLK_IO[1]</td><td>CELL[2].RCLK_ROW[1]</td><td><a href="#virtex5-HCLK_IO-bit-MAIN[12][12]">MAIN[12][12]</a></td></tr>

<tr id="virtex5-HCLK_IO-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[2]-CELL[2].RCLK_ROW[2]"><td>CELL[2].RCLK_IO[2]</td><td>CELL[2].RCLK_ROW[2]</td><td><a href="#virtex5-HCLK_IO-bit-MAIN[27][12]">MAIN[27][12]</a></td></tr>

<tr id="virtex5-HCLK_IO-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[3]-CELL[2].RCLK_ROW[3]"><td>CELL[2].RCLK_IO[3]</td><td>CELL[2].RCLK_ROW[3]</td><td><a href="#virtex5-HCLK_IO-bit-MAIN[9][15]">MAIN[9][15]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO switchbox HCLK_IO_INT muxes RCLK_ROW[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[0]-3"><a href="#virtex5-HCLK_IO-bit-MAIN[29][14]">MAIN[29][14]</a></td><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[0]-2"><a href="#virtex5-HCLK_IO-bit-MAIN[28][15]">MAIN[28][15]</a></td><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[0]-1"><a href="#virtex5-HCLK_IO-bit-MAIN[29][15]">MAIN[29][15]</a></td><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[0]-0"><a href="#virtex5-HCLK_IO-bit-MAIN[18][15]">MAIN[18][15]</a></td><td>CELL[2].RCLK_ROW[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[2].VRCLK_N[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[2].VRCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[2].VRCLK_N[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL[2].VRCLK[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[2].VRCLK_S[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL[2].VRCLK_S[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO switchbox HCLK_IO_INT muxes RCLK_ROW[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[1]-3"><a href="#virtex5-HCLK_IO-bit-MAIN[17][15]">MAIN[17][15]</a></td><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[1]-2"><a href="#virtex5-HCLK_IO-bit-MAIN[10][14]">MAIN[10][14]</a></td><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[1]-1"><a href="#virtex5-HCLK_IO-bit-MAIN[11][14]">MAIN[11][14]</a></td><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[1]-0"><a href="#virtex5-HCLK_IO-bit-MAIN[14][14]">MAIN[14][14]</a></td><td>CELL[2].RCLK_ROW[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[2].VRCLK_N[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[2].VRCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[2].VRCLK_N[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL[2].VRCLK[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[2].VRCLK_S[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL[2].VRCLK_S[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO switchbox HCLK_IO_INT muxes RCLK_ROW[2]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[2]-3"><a href="#virtex5-HCLK_IO-bit-MAIN[12][15]">MAIN[12][15]</a></td><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[2]-2"><a href="#virtex5-HCLK_IO-bit-MAIN[26][12]">MAIN[26][12]</a></td><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[2]-1"><a href="#virtex5-HCLK_IO-bit-MAIN[13][15]">MAIN[13][15]</a></td><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[2]-0"><a href="#virtex5-HCLK_IO-bit-MAIN[15][13]">MAIN[15][13]</a></td><td>CELL[2].RCLK_ROW[2]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[2].VRCLK_N[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[2].VRCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[2].VRCLK_N[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL[2].VRCLK[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[2].VRCLK_S[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL[2].VRCLK_S[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO switchbox HCLK_IO_INT muxes RCLK_ROW[3]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[3]-3"><a href="#virtex5-HCLK_IO-bit-MAIN[14][13]">MAIN[14][13]</a></td><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[3]-2"><a href="#virtex5-HCLK_IO-bit-MAIN[20][12]">MAIN[20][12]</a></td><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[3]-1"><a href="#virtex5-HCLK_IO-bit-MAIN[17][13]">MAIN[17][13]</a></td><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[3]-0"><a href="#virtex5-HCLK_IO-bit-MAIN[16][13]">MAIN[16][13]</a></td><td>CELL[2].RCLK_ROW[3]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[2].VRCLK_N[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[2].VRCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[2].VRCLK_N[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL[2].VRCLK[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[2].VRCLK_S[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL[2].VRCLK_S[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO switchbox HCLK_IO_INT muxes IMUX_IDELAYCTRL_REFCLK</caption>
<thead>
<tr><th colspan="10">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-9"><a href="#virtex5-HCLK_IO-bit-MAIN[10][15]">MAIN[10][15]</a></td><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-8"><a href="#virtex5-HCLK_IO-bit-MAIN[11][15]">MAIN[11][15]</a></td><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-7"><a href="#virtex5-HCLK_IO-bit-MAIN[12][14]">MAIN[12][14]</a></td><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-6"><a href="#virtex5-HCLK_IO-bit-MAIN[13][14]">MAIN[13][14]</a></td><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-5"><a href="#virtex5-HCLK_IO-bit-MAIN[13][12]">MAIN[13][12]</a></td><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-4"><a href="#virtex5-HCLK_IO-bit-MAIN[26][14]">MAIN[26][14]</a></td><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-3"><a href="#virtex5-HCLK_IO-bit-MAIN[10][13]">MAIN[10][13]</a></td><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-2"><a href="#virtex5-HCLK_IO-bit-MAIN[26][13]">MAIN[26][13]</a></td><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-1"><a href="#virtex5-HCLK_IO-bit-MAIN[27][13]">MAIN[27][13]</a></td><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-0"><a href="#virtex5-HCLK_IO-bit-MAIN[10][12]">MAIN[10][12]</a></td><td>CELL[2].IMUX_IDELAYCTRL_REFCLK</td></tr>

<tr><th colspan="10"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[2].HCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[2].HCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[7]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[9]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO switchbox HCLK_IO_INT muxes IMUX_BUFR[0]</caption>
<thead>
<tr><th colspan="11">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[0]-10"><a href="#virtex5-HCLK_IO-bit-MAIN[31][14]">MAIN[31][14]</a></td><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[0]-9"><a href="#virtex5-HCLK_IO-bit-MAIN[33][14]">MAIN[33][14]</a></td><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[0]-8"><a href="#virtex5-HCLK_IO-bit-MAIN[31][13]">MAIN[31][13]</a></td><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[0]-7"><a href="#virtex5-HCLK_IO-bit-MAIN[30][12]">MAIN[30][12]</a></td><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[0]-6"><a href="#virtex5-HCLK_IO-bit-MAIN[30][13]">MAIN[30][13]</a></td><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[0]-5"><a href="#virtex5-HCLK_IO-bit-MAIN[32][15]">MAIN[32][15]</a></td><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[0]-4"><a href="#virtex5-HCLK_IO-bit-MAIN[33][15]">MAIN[33][15]</a></td><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[0]-3"><a href="#virtex5-HCLK_IO-bit-MAIN[31][15]">MAIN[31][15]</a></td><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[0]-2"><a href="#virtex5-HCLK_IO-bit-MAIN[30][15]">MAIN[30][15]</a></td><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[0]-1"><a href="#virtex5-HCLK_IO-bit-MAIN[30][14]">MAIN[30][14]</a></td><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[0]-0"><a href="#virtex5-HCLK_IO-bit-MAIN[32][14]">MAIN[32][14]</a></td><td>CELL[2].IMUX_BUFR[0]</td></tr>

<tr><th colspan="11"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[6]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[2].MGT_ROW_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].MGT_ROW_I[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].MGT_ROW_I[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].MGT_ROW_I[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].MGT_ROW_I[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[3].IMUX_IMUX[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[3].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO switchbox HCLK_IO_INT muxes IMUX_BUFR[1]</caption>
<thead>
<tr><th colspan="11">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[1]-10"><a href="#virtex5-HCLK_IO-bit-MAIN[22][13]">MAIN[22][13]</a></td><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[1]-9"><a href="#virtex5-HCLK_IO-bit-MAIN[24][12]">MAIN[24][12]</a></td><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[1]-8"><a href="#virtex5-HCLK_IO-bit-MAIN[23][13]">MAIN[23][13]</a></td><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[1]-7"><a href="#virtex5-HCLK_IO-bit-MAIN[22][12]">MAIN[22][12]</a></td><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[1]-6"><a href="#virtex5-HCLK_IO-bit-MAIN[23][12]">MAIN[23][12]</a></td><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[1]-5"><a href="#virtex5-HCLK_IO-bit-MAIN[11][12]">MAIN[11][12]</a></td><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[1]-4"><a href="#virtex5-HCLK_IO-bit-MAIN[21][12]">MAIN[21][12]</a></td><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[1]-3"><a href="#virtex5-HCLK_IO-bit-MAIN[18][12]">MAIN[18][12]</a></td><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[1]-2"><a href="#virtex5-HCLK_IO-bit-MAIN[13][13]">MAIN[13][13]</a></td><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[1]-1"><a href="#virtex5-HCLK_IO-bit-MAIN[21][13]">MAIN[21][13]</a></td><td id="virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[1]-0"><a href="#virtex5-HCLK_IO-bit-MAIN[20][13]">MAIN[20][13]</a></td><td>CELL[2].IMUX_BUFR[1]</td></tr>

<tr><th colspan="11"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[6]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[2].MGT_ROW_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].MGT_ROW_I[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].MGT_ROW_I[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].MGT_ROW_I[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].MGT_ROW_I[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[3].IMUX_IMUX[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[3].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO wire support CELL[2].IOCLK[0], CELL[2].IOCLK[1], CELL[2].IOCLK[2], CELL[2].IOCLK[3]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-HCLK_IO-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-CELL[2].IOCLK[2]-CELL[2].IOCLK[3]-0"><a href="#virtex5-HCLK_IO-bit-MAIN[15][14]">MAIN[15][14]</a></td></tr>

<tr><td id="virtex5-HCLK_IO-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-CELL[2].IOCLK[2]-CELL[2].IOCLK[3]-1"><a href="#virtex5-HCLK_IO-bit-MAIN[15][15]">MAIN[15][15]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bufr"><a class="header" href="#bels-bufr">Bels BUFR</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO bel BUFR pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BUFR[0]</th><th>BUFR[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL[2].IMUX_BUFR[0]</td><td>CELL[2].IMUX_BUFR[1]</td></tr>

<tr><td>CE</td><td>in</td><td>CELL[1].IMUX_IMUX[6]</td><td>CELL[2].IMUX_IMUX[6]</td></tr>

<tr><td>CLR</td><td>in</td><td>CELL[1].IMUX_IMUX[0]</td><td>CELL[2].IMUX_IMUX[0]</td></tr>

<tr><td>O</td><td>out</td><td>CELL[2].VRCLK[0]</td><td>CELL[2].VRCLK[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO bel BUFR attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BUFR[0]</th><th>BUFR[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="virtex5-HCLK_IO-BUFR[0]-ENABLE"><a href="#virtex5-HCLK_IO-bit-MAIN[31][12]">MAIN[31][12]</a></td><td id="virtex5-HCLK_IO-BUFR[1]-ENABLE"><a href="#virtex5-HCLK_IO-bit-MAIN[9][12]">MAIN[9][12]</a></td></tr>

<tr><td>DIVIDE</td><td><a href="#virtex5-HCLK_IO-BUFR[0]-DIVIDE">[enum: BUFR_DIVIDE]</a></td><td><a href="#virtex5-HCLK_IO-BUFR[1]-DIVIDE">[enum: BUFR_DIVIDE]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO enum BUFR_DIVIDE</caption>
<thead>
<tr id="virtex5-HCLK_IO-BUFR[0]-DIVIDE"><th>BUFR[0].DIVIDE</th><td id="virtex5-HCLK_IO-BUFR[0]-DIVIDE[3]"><a href="#virtex5-HCLK_IO-bit-MAIN[16][15]">MAIN[16][15]</a></td><td id="virtex5-HCLK_IO-BUFR[0]-DIVIDE[2]"><a href="#virtex5-HCLK_IO-bit-MAIN[16][14]">MAIN[16][14]</a></td><td id="virtex5-HCLK_IO-BUFR[0]-DIVIDE[1]"><a href="#virtex5-HCLK_IO-bit-MAIN[17][14]">MAIN[17][14]</a></td><td id="virtex5-HCLK_IO-BUFR[0]-DIVIDE[0]"><a href="#virtex5-HCLK_IO-bit-MAIN[18][14]">MAIN[18][14]</a></td></tr>

<tr id="virtex5-HCLK_IO-BUFR[1]-DIVIDE"><th>BUFR[1].DIVIDE</th><td id="virtex5-HCLK_IO-BUFR[1]-DIVIDE[3]"><a href="#virtex5-HCLK_IO-bit-MAIN[27][14]">MAIN[27][14]</a></td><td id="virtex5-HCLK_IO-BUFR[1]-DIVIDE[2]"><a href="#virtex5-HCLK_IO-bit-MAIN[26][15]">MAIN[26][15]</a></td><td id="virtex5-HCLK_IO-BUFR[1]-DIVIDE[1]"><a href="#virtex5-HCLK_IO-bit-MAIN[8][15]">MAIN[8][15]</a></td><td id="virtex5-HCLK_IO-BUFR[1]-DIVIDE[0]"><a href="#virtex5-HCLK_IO-bit-MAIN[14][15]">MAIN[14][15]</a></td></tr>

</thead>

<tbody>
<tr><td>BYPASS</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_2</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_3</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>_4</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>_5</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_6</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_7</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>_8</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bufio"><a class="header" href="#bels-bufio">Bels BUFIO</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO bel BUFIO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BUFIO[0]</th><th>BUFIO[1]</th><th>BUFIO[2]</th><th>BUFIO[3]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL[2].OUT_CLKPAD</td><td>CELL[3].OUT_CLKPAD</td><td>CELL[0].OUT_CLKPAD</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>O</td><td>out</td><td>CELL[2].IOCLK[0]</td><td>CELL[2].IOCLK[1]</td><td>CELL[2].IOCLK[2]</td><td>CELL[2].IOCLK[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO bel BUFIO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BUFIO[0]</th><th>BUFIO[1]</th><th>BUFIO[2]</th><th>BUFIO[3]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="virtex5-HCLK_IO-BUFIO[0]-ENABLE"><a href="#virtex5-HCLK_IO-bit-MAIN[19][12]">MAIN[19][12]</a></td><td id="virtex5-HCLK_IO-BUFIO[1]-ENABLE"><a href="#virtex5-HCLK_IO-bit-MAIN[19][13]">MAIN[19][13]</a></td><td id="virtex5-HCLK_IO-BUFIO[2]-ENABLE"><a href="#virtex5-HCLK_IO-bit-MAIN[18][13]">MAIN[18][13]</a></td><td id="virtex5-HCLK_IO-BUFIO[3]-ENABLE"><a href="#virtex5-HCLK_IO-bit-MAIN[14][12]">MAIN[14][12]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-idelayctrl"><a class="header" href="#bels-idelayctrl">Bels IDELAYCTRL</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO bel IDELAYCTRL pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IDELAYCTRL</th></tr>

</thead>

<tbody>
<tr><td>REFCLK</td><td>in</td><td>CELL[2].IMUX_IDELAYCTRL_REFCLK</td></tr>

<tr><td>RST</td><td>in</td><td>CELL[0].IMUX_IMUX[0]</td></tr>

<tr><td>RDY</td><td>out</td><td>CELL[1].OUT_BEL[22]</td></tr>

<tr><td>DNPULSEOUT</td><td>out</td><td>CELL[1].OUT_BEL[18]</td></tr>

<tr><td>UPPULSEOUT</td><td>out</td><td>CELL[1].OUT_BEL[17]</td></tr>

<tr><td>OUTN1</td><td>out</td><td>CELL[1].OUT_BEL[23]</td></tr>

<tr><td>OUTN65</td><td>out</td><td>CELL[1].OUT_BEL[16]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO bel IDELAYCTRL attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IDELAYCTRL</th></tr>

</thead>

<tbody>
<tr><td>DLL_ENABLE</td><td id="virtex5-HCLK_IO-IDELAYCTRL-DLL_ENABLE"><a href="#virtex5-HCLK_IO-bit-MAIN[37][14]">MAIN[37][14]</a></td></tr>

<tr><td>DELAY_ENABLE</td><td id="virtex5-HCLK_IO-IDELAYCTRL-DELAY_ENABLE"><a href="#virtex5-HCLK_IO-bit-MAIN[36][12]">MAIN[36][12]</a></td></tr>

<tr><td>VCTL_SEL bit 0</td><td id="virtex5-HCLK_IO-IDELAYCTRL-VCTL_SEL[0]"><a href="#virtex5-HCLK_IO-bit-MAIN[36][13]">MAIN[36][13]</a></td></tr>

<tr><td>VCTL_SEL bit 1</td><td id="virtex5-HCLK_IO-IDELAYCTRL-VCTL_SEL[1]"><a href="#virtex5-HCLK_IO-bit-MAIN[36][14]">MAIN[36][14]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-dci_v4"><a class="header" href="#bels-dci_v4">Bels DCI_V4</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO bel DCI_V4 pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>DCI</th></tr>

</thead>

<tbody>
<tr><td>TSTCLK</td><td>in</td><td>CELL[1].IMUX_BYP_SITE[2]</td></tr>

<tr><td>TSTRST</td><td>in</td><td>CELL[1].IMUX_BYP_SITE[0]</td></tr>

<tr><td>TSTHLP</td><td>in</td><td>CELL[1].IMUX_BYP_SITE[3]</td></tr>

<tr><td>TSTHLN</td><td>in</td><td>CELL[1].IMUX_BYP_SITE[6]</td></tr>

<tr><td>DCISCLK</td><td>out</td><td>CELL[0].OUT_BEL[20]</td></tr>

<tr><td>DCIADDRESS[0]</td><td>out</td><td>CELL[1].OUT_BEL[8]</td></tr>

<tr><td>DCIADDRESS[1]</td><td>out</td><td>CELL[1].OUT_BEL[20]</td></tr>

<tr><td>DCIADDRESS[2]</td><td>out</td><td>CELL[1].OUT_BEL[22]</td></tr>

<tr><td>DCIDATA</td><td>out</td><td>CELL[0].OUT_BEL[22]</td></tr>

<tr><td>DCIIOUPDATE</td><td>out</td><td>CELL[0].OUT_BEL[8]</td></tr>

<tr><td>DCIREFIOUPDATE</td><td>out</td><td>CELL[0].OUT_BEL[15]</td></tr>

<tr><td>DCIDONE</td><td>out</td><td>CELL[0].OUT_BEL[20]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO bel DCI_V4 attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>DCI</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="virtex5-HCLK_IO-DCI-ENABLE"><a href="#virtex5-HCLK_IO-bit-MAIN[46][14]">MAIN[46][14]</a></td></tr>

<tr><td>QUIET</td><td id="virtex5-HCLK_IO-DCI-QUIET"><a href="#virtex5-HCLK_IO-bit-MAIN[48][14]">MAIN[48][14]</a></td></tr>

<tr><td>V5_LVDIV2 bit 0</td><td id="virtex5-HCLK_IO-DCI-V5_LVDIV2[0]"><a href="#virtex5-HCLK_IO-bit-MAIN[52][12]">MAIN[52][12]</a></td></tr>

<tr><td>V5_LVDIV2 bit 1</td><td id="virtex5-HCLK_IO-DCI-V5_LVDIV2[1]"><a href="#virtex5-HCLK_IO-bit-MAIN[53][12]">MAIN[53][12]</a></td></tr>

<tr><td>V5_LVDIV2 bit 2</td><td id="virtex5-HCLK_IO-DCI-V5_LVDIV2[2]"><a href="#virtex5-HCLK_IO-bit-MAIN[53][15]">MAIN[53][15]</a></td></tr>

<tr><td>PMASK_TERM_VCC bit 0</td><td id="virtex5-HCLK_IO-DCI-PMASK_TERM_VCC[0]"><a href="#virtex5-HCLK_IO-bit-MAIN[50][15]">MAIN[50][15]</a></td></tr>

<tr><td>PMASK_TERM_VCC bit 1</td><td id="virtex5-HCLK_IO-DCI-PMASK_TERM_VCC[1]"><a href="#virtex5-HCLK_IO-bit-MAIN[50][14]">MAIN[50][14]</a></td></tr>

<tr><td>PMASK_TERM_VCC bit 2</td><td id="virtex5-HCLK_IO-DCI-PMASK_TERM_VCC[2]"><a href="#virtex5-HCLK_IO-bit-MAIN[51][14]">MAIN[51][14]</a></td></tr>

<tr><td>PMASK_TERM_VCC bit 3</td><td id="virtex5-HCLK_IO-DCI-PMASK_TERM_VCC[3]"><a href="#virtex5-HCLK_IO-bit-MAIN[51][13]">MAIN[51][13]</a></td></tr>

<tr><td>PMASK_TERM_VCC bit 4</td><td id="virtex5-HCLK_IO-DCI-PMASK_TERM_VCC[4]"><a href="#virtex5-HCLK_IO-bit-MAIN[50][13]">MAIN[50][13]</a></td></tr>

<tr><td>PMASK_TERM_SPLIT bit 0</td><td id="virtex5-HCLK_IO-DCI-PMASK_TERM_SPLIT[0]"><a href="#virtex5-HCLK_IO-bit-MAIN[46][13]">MAIN[46][13]</a></td></tr>

<tr><td>PMASK_TERM_SPLIT bit 1</td><td id="virtex5-HCLK_IO-DCI-PMASK_TERM_SPLIT[1]"><a href="#virtex5-HCLK_IO-bit-MAIN[46][12]">MAIN[46][12]</a></td></tr>

<tr><td>PMASK_TERM_SPLIT bit 2</td><td id="virtex5-HCLK_IO-DCI-PMASK_TERM_SPLIT[2]"><a href="#virtex5-HCLK_IO-bit-MAIN[47][12]">MAIN[47][12]</a></td></tr>

<tr><td>PMASK_TERM_SPLIT bit 3</td><td id="virtex5-HCLK_IO-DCI-PMASK_TERM_SPLIT[3]"><a href="#virtex5-HCLK_IO-bit-MAIN[48][15]">MAIN[48][15]</a></td></tr>

<tr><td>PMASK_TERM_SPLIT bit 4</td><td id="virtex5-HCLK_IO-DCI-PMASK_TERM_SPLIT[4]"><a href="#virtex5-HCLK_IO-bit-MAIN[49][15]">MAIN[49][15]</a></td></tr>

<tr><td>NMASK_TERM_SPLIT bit 0</td><td id="virtex5-HCLK_IO-DCI-NMASK_TERM_SPLIT[0]"><a href="#virtex5-HCLK_IO-bit-MAIN[48][13]">MAIN[48][13]</a></td></tr>

<tr><td>NMASK_TERM_SPLIT bit 1</td><td id="virtex5-HCLK_IO-DCI-NMASK_TERM_SPLIT[1]"><a href="#virtex5-HCLK_IO-bit-MAIN[49][13]">MAIN[49][13]</a></td></tr>

<tr><td>NMASK_TERM_SPLIT bit 2</td><td id="virtex5-HCLK_IO-DCI-NMASK_TERM_SPLIT[2]"><a href="#virtex5-HCLK_IO-bit-MAIN[49][12]">MAIN[49][12]</a></td></tr>

<tr><td>NMASK_TERM_SPLIT bit 3</td><td id="virtex5-HCLK_IO-DCI-NMASK_TERM_SPLIT[3]"><a href="#virtex5-HCLK_IO-bit-MAIN[48][12]">MAIN[48][12]</a></td></tr>

<tr><td>NMASK_TERM_SPLIT bit 4</td><td id="virtex5-HCLK_IO-DCI-NMASK_TERM_SPLIT[4]"><a href="#virtex5-HCLK_IO-bit-MAIN[51][15]">MAIN[51][15]</a></td></tr>

<tr><td>NREF bit 0</td><td id="virtex5-HCLK_IO-DCI-NREF[0]"><a href="#virtex5-HCLK_IO-bit-MAIN[52][14]">MAIN[52][14]</a></td></tr>

<tr><td>NREF bit 1</td><td id="virtex5-HCLK_IO-DCI-NREF[1]"><a href="#virtex5-HCLK_IO-bit-MAIN[52][13]">MAIN[52][13]</a></td></tr>

<tr><td>PREF bit 0</td><td id="virtex5-HCLK_IO-DCI-PREF[0]"><a href="#virtex5-HCLK_IO-bit-MAIN[51][12]">MAIN[51][12]</a></td></tr>

<tr><td>PREF bit 1</td><td id="virtex5-HCLK_IO-DCI-PREF[1]"><a href="#virtex5-HCLK_IO-bit-MAIN[50][12]">MAIN[50][12]</a></td></tr>

<tr><td>PREF bit 2</td><td id="virtex5-HCLK_IO-DCI-PREF[2]"><a href="#virtex5-HCLK_IO-bit-MAIN[53][14]">MAIN[53][14]</a></td></tr>

<tr><td>PREF bit 3</td><td id="virtex5-HCLK_IO-DCI-PREF[3]"><a href="#virtex5-HCLK_IO-bit-MAIN[52][15]">MAIN[52][15]</a></td></tr>

<tr><td>TEST_ENABLE bit 0</td><td id="virtex5-HCLK_IO-DCI-TEST_ENABLE[0]"><a href="#virtex5-HCLK_IO-bit-MAIN[49][14]">MAIN[49][14]</a></td></tr>

<tr><td>TEST_ENABLE bit 1</td><td id="virtex5-HCLK_IO-DCI-TEST_ENABLE[1]"><a href="#virtex5-HCLK_IO-bit-MAIN[53][13]">MAIN[53][13]</a></td></tr>

<tr><td>CASCADE_FROM_ABOVE</td><td id="virtex5-HCLK_IO-DCI-CASCADE_FROM_ABOVE"><a href="#virtex5-HCLK_IO-bit-MAIN[47][14]">MAIN[47][14]</a></td></tr>

<tr><td>CASCADE_FROM_BELOW</td><td id="virtex5-HCLK_IO-DCI-CASCADE_FROM_BELOW"><a href="#virtex5-HCLK_IO-bit-MAIN[47][13]">MAIN[47][13]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bank"><a class="header" href="#bels-bank">Bels BANK</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO bel BANK pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BANK</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO bel BANK attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BANK</th></tr>

</thead>

<tbody>
<tr><td>V5_LVDSVIAS bit 0</td><td id="virtex5-HCLK_IO-BANK-V5_LVDSVIAS[0]"><a href="#virtex5-HCLK_IO-bit-MAIN[35][15]">MAIN[35][15]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 1</td><td id="virtex5-HCLK_IO-BANK-V5_LVDSVIAS[1]"><a href="#virtex5-HCLK_IO-bit-MAIN[34][15]">MAIN[34][15]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 2</td><td id="virtex5-HCLK_IO-BANK-V5_LVDSVIAS[2]"><a href="#virtex5-HCLK_IO-bit-MAIN[34][14]">MAIN[34][14]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 3</td><td id="virtex5-HCLK_IO-BANK-V5_LVDSVIAS[3]"><a href="#virtex5-HCLK_IO-bit-MAIN[35][14]">MAIN[35][14]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 4</td><td id="virtex5-HCLK_IO-BANK-V5_LVDSVIAS[4]"><a href="#virtex5-HCLK_IO-bit-MAIN[35][13]">MAIN[35][13]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 5</td><td id="virtex5-HCLK_IO-BANK-V5_LVDSVIAS[5]"><a href="#virtex5-HCLK_IO-bit-MAIN[34][13]">MAIN[34][13]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 6</td><td id="virtex5-HCLK_IO-BANK-V5_LVDSVIAS[6]"><a href="#virtex5-HCLK_IO-bit-MAIN[34][12]">MAIN[34][12]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 7</td><td id="virtex5-HCLK_IO-BANK-V5_LVDSVIAS[7]"><a href="#virtex5-HCLK_IO-bit-MAIN[35][12]">MAIN[35][12]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 8</td><td id="virtex5-HCLK_IO-BANK-V5_LVDSVIAS[8]"><a href="#virtex5-HCLK_IO-bit-MAIN[32][13]">MAIN[32][13]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 9</td><td id="virtex5-HCLK_IO-BANK-V5_LVDSVIAS[9]"><a href="#virtex5-HCLK_IO-bit-MAIN[33][13]">MAIN[33][13]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 10</td><td id="virtex5-HCLK_IO-BANK-V5_LVDSVIAS[10]"><a href="#virtex5-HCLK_IO-bit-MAIN[33][12]">MAIN[33][12]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 11</td><td id="virtex5-HCLK_IO-BANK-V5_LVDSVIAS[11]"><a href="#virtex5-HCLK_IO-bit-MAIN[32][12]">MAIN[32][12]</a></td></tr>

<tr><td>INTERNAL_VREF</td><td><a href="#virtex5-HCLK_IO-BANK-INTERNAL_VREF">[enum: INTERNAL_VREF]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO enum INTERNAL_VREF</caption>
<thead>
<tr id="virtex5-HCLK_IO-BANK-INTERNAL_VREF"><th>BANK.INTERNAL_VREF</th><td id="virtex5-HCLK_IO-BANK-INTERNAL_VREF[4]"><a href="#virtex5-HCLK_IO-bit-MAIN[39][15]">MAIN[39][15]</a></td><td id="virtex5-HCLK_IO-BANK-INTERNAL_VREF[3]"><a href="#virtex5-HCLK_IO-bit-MAIN[38][15]">MAIN[38][15]</a></td><td id="virtex5-HCLK_IO-BANK-INTERNAL_VREF[2]"><a href="#virtex5-HCLK_IO-bit-MAIN[38][13]">MAIN[38][13]</a></td><td id="virtex5-HCLK_IO-BANK-INTERNAL_VREF[1]"><a href="#virtex5-HCLK_IO-bit-MAIN[38][12]">MAIN[38][12]</a></td><td id="virtex5-HCLK_IO-BANK-INTERNAL_VREF[0]"><a href="#virtex5-HCLK_IO-bit-MAIN[39][12]">MAIN[39][12]</a></td></tr>

</thead>

<tbody>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_750</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_900</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>_1080</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_1250</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL[0].IMUX_IMUX[0]</td><td>IDELAYCTRL.RST</td></tr>

<tr><td>CELL[0].OUT_BEL[8]</td><td>DCI.DCIIOUPDATE</td></tr>

<tr><td>CELL[0].OUT_BEL[15]</td><td>DCI.DCIREFIOUPDATE</td></tr>

<tr><td>CELL[0].OUT_BEL[20]</td><td>DCI.DCISCLK, DCI.DCIDONE</td></tr>

<tr><td>CELL[0].OUT_BEL[22]</td><td>DCI.DCIDATA</td></tr>

<tr><td>CELL[0].OUT_CLKPAD</td><td>BUFIO[2].I</td></tr>

<tr><td>CELL[1].IMUX_BYP_SITE[0]</td><td>DCI.TSTRST</td></tr>

<tr><td>CELL[1].IMUX_BYP_SITE[2]</td><td>DCI.TSTCLK</td></tr>

<tr><td>CELL[1].IMUX_BYP_SITE[3]</td><td>DCI.TSTHLP</td></tr>

<tr><td>CELL[1].IMUX_BYP_SITE[6]</td><td>DCI.TSTHLN</td></tr>

<tr><td>CELL[1].IMUX_IMUX[0]</td><td>BUFR[0].CLR</td></tr>

<tr><td>CELL[1].IMUX_IMUX[6]</td><td>BUFR[0].CE</td></tr>

<tr><td>CELL[1].OUT_BEL[8]</td><td>DCI.DCIADDRESS[0]</td></tr>

<tr><td>CELL[1].OUT_BEL[16]</td><td>IDELAYCTRL.OUTN65</td></tr>

<tr><td>CELL[1].OUT_BEL[17]</td><td>IDELAYCTRL.UPPULSEOUT</td></tr>

<tr><td>CELL[1].OUT_BEL[18]</td><td>IDELAYCTRL.DNPULSEOUT</td></tr>

<tr><td>CELL[1].OUT_BEL[20]</td><td>DCI.DCIADDRESS[1]</td></tr>

<tr><td>CELL[1].OUT_BEL[22]</td><td>IDELAYCTRL.RDY, DCI.DCIADDRESS[2]</td></tr>

<tr><td>CELL[1].OUT_BEL[23]</td><td>IDELAYCTRL.OUTN1</td></tr>

<tr><td>CELL[1].OUT_CLKPAD</td><td>BUFIO[3].I</td></tr>

<tr><td>CELL[2].IMUX_IMUX[0]</td><td>BUFR[1].CLR</td></tr>

<tr><td>CELL[2].IMUX_IMUX[6]</td><td>BUFR[1].CE</td></tr>

<tr><td>CELL[2].OUT_CLKPAD</td><td>BUFIO[0].I</td></tr>

<tr><td>CELL[2].IMUX_IDELAYCTRL_REFCLK</td><td>IDELAYCTRL.REFCLK</td></tr>

<tr><td>CELL[2].IMUX_BUFR[0]</td><td>BUFR[0].I</td></tr>

<tr><td>CELL[2].IMUX_BUFR[1]</td><td>BUFR[1].I</td></tr>

<tr><td>CELL[2].IOCLK[0]</td><td>BUFIO[0].O</td></tr>

<tr><td>CELL[2].IOCLK[1]</td><td>BUFIO[1].O</td></tr>

<tr><td>CELL[2].IOCLK[2]</td><td>BUFIO[2].O</td></tr>

<tr><td>CELL[2].IOCLK[3]</td><td>BUFIO[3].O</td></tr>

<tr><td>CELL[2].VRCLK[0]</td><td>BUFR[0].O</td></tr>

<tr><td>CELL[2].VRCLK[1]</td><td>BUFR[1].O</td></tr>

<tr><td>CELL[3].OUT_CLKPAD</td><td>BUFIO[1].I</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="54">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
<th>F40</th>
<th>F41</th>
<th>F42</th>
<th>F43</th>
<th>F44</th>
<th>F45</th>
<th>F46</th>
<th>F47</th>
<th>F48</th>
<th>F49</th>
<th>F50</th>
<th>F51</th>
<th>F52</th>
<th>F53</th>
</tr>

</thead>

<tbody>
<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO-bit-MAIN[8][15]" title="MAIN[8][15]">
<a href="#virtex5-HCLK_IO-BUFR[1]-DIVIDE[1]">BUFR[1]:  DIVIDE bit 1</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[9][15]" title="MAIN[9][15]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[3]-CELL[2].RCLK_ROW[3]">HCLK_IO_INT: buffer CELL[2].RCLK_IO[3] ← CELL[2].RCLK_ROW[3]</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[10][15]" title="MAIN[10][15]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-9">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 9</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[11][15]" title="MAIN[11][15]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-8">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 8</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[12][15]" title="MAIN[12][15]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[2]-3">HCLK_IO_INT: mux CELL[2].RCLK_ROW[2] bit 3</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[13][15]" title="MAIN[13][15]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[2]-1">HCLK_IO_INT: mux CELL[2].RCLK_ROW[2] bit 1</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[14][15]" title="MAIN[14][15]">
<a href="#virtex5-HCLK_IO-BUFR[1]-DIVIDE[0]">BUFR[1]:  DIVIDE bit 0</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[15][15]" title="MAIN[15][15]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-CELL[2].IOCLK[2]-CELL[2].IOCLK[3]-1">HCLK_IO_INT: wire support (CELL[2].IOCLK[0], CELL[2].IOCLK[1], CELL[2].IOCLK[2], CELL[2].IOCLK[3]) bit 1</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[16][15]" title="MAIN[16][15]">
<a href="#virtex5-HCLK_IO-BUFR[0]-DIVIDE[3]">BUFR[0]:  DIVIDE bit 3</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[17][15]" title="MAIN[17][15]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[1]-3">HCLK_IO_INT: mux CELL[2].RCLK_ROW[1] bit 3</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[18][15]" title="MAIN[18][15]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[0]-0">HCLK_IO_INT: mux CELL[2].RCLK_ROW[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO-bit-MAIN[26][15]" title="MAIN[26][15]">
<a href="#virtex5-HCLK_IO-BUFR[1]-DIVIDE[2]">BUFR[1]:  DIVIDE bit 2</a>
</td>
<td>-</td>
<td id="virtex5-HCLK_IO-bit-MAIN[28][15]" title="MAIN[28][15]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[0]-2">HCLK_IO_INT: mux CELL[2].RCLK_ROW[0] bit 2</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[29][15]" title="MAIN[29][15]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[0]-1">HCLK_IO_INT: mux CELL[2].RCLK_ROW[0] bit 1</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[30][15]" title="MAIN[30][15]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[0]-2">HCLK_IO_INT: mux CELL[2].IMUX_BUFR[0] bit 2</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[31][15]" title="MAIN[31][15]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[0]-3">HCLK_IO_INT: mux CELL[2].IMUX_BUFR[0] bit 3</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[32][15]" title="MAIN[32][15]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[0]-5">HCLK_IO_INT: mux CELL[2].IMUX_BUFR[0] bit 5</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[33][15]" title="MAIN[33][15]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[0]-4">HCLK_IO_INT: mux CELL[2].IMUX_BUFR[0] bit 4</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[34][15]" title="MAIN[34][15]">
<a href="#virtex5-HCLK_IO-BANK-V5_LVDSVIAS[1]">BANK:  V5_LVDSVIAS bit 1</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[35][15]" title="MAIN[35][15]">
<a href="#virtex5-HCLK_IO-BANK-V5_LVDSVIAS[0]">BANK:  V5_LVDSVIAS bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO-bit-MAIN[38][15]" title="MAIN[38][15]">
<a href="#virtex5-HCLK_IO-BANK-INTERNAL_VREF[3]">BANK:  INTERNAL_VREF bit 3</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[39][15]" title="MAIN[39][15]">
<a href="#virtex5-HCLK_IO-BANK-INTERNAL_VREF[4]">BANK:  INTERNAL_VREF bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO-bit-MAIN[48][15]" title="MAIN[48][15]">
<a href="#virtex5-HCLK_IO-DCI-PMASK_TERM_SPLIT[3]">DCI:  PMASK_TERM_SPLIT bit 3</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[49][15]" title="MAIN[49][15]">
<a href="#virtex5-HCLK_IO-DCI-PMASK_TERM_SPLIT[4]">DCI:  PMASK_TERM_SPLIT bit 4</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[50][15]" title="MAIN[50][15]">
<a href="#virtex5-HCLK_IO-DCI-PMASK_TERM_VCC[0]">DCI:  PMASK_TERM_VCC bit 0</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[51][15]" title="MAIN[51][15]">
<a href="#virtex5-HCLK_IO-DCI-NMASK_TERM_SPLIT[4]">DCI:  NMASK_TERM_SPLIT bit 4</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[52][15]" title="MAIN[52][15]">
<a href="#virtex5-HCLK_IO-DCI-PREF[3]">DCI:  PREF bit 3</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[53][15]" title="MAIN[53][15]">
<a href="#virtex5-HCLK_IO-DCI-V5_LVDIV2[2]">DCI:  V5_LVDIV2 bit 2</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO-bit-MAIN[10][14]" title="MAIN[10][14]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[1]-2">HCLK_IO_INT: mux CELL[2].RCLK_ROW[1] bit 2</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[11][14]" title="MAIN[11][14]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[1]-1">HCLK_IO_INT: mux CELL[2].RCLK_ROW[1] bit 1</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[12][14]" title="MAIN[12][14]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-7">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 7</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[13][14]" title="MAIN[13][14]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-6">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 6</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[14][14]" title="MAIN[14][14]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[1]-0">HCLK_IO_INT: mux CELL[2].RCLK_ROW[1] bit 0</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[15][14]" title="MAIN[15][14]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-CELL[2].IOCLK[2]-CELL[2].IOCLK[3]-0">HCLK_IO_INT: wire support (CELL[2].IOCLK[0], CELL[2].IOCLK[1], CELL[2].IOCLK[2], CELL[2].IOCLK[3]) bit 0</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[16][14]" title="MAIN[16][14]">
<a href="#virtex5-HCLK_IO-BUFR[0]-DIVIDE[2]">BUFR[0]:  DIVIDE bit 2</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[17][14]" title="MAIN[17][14]">
<a href="#virtex5-HCLK_IO-BUFR[0]-DIVIDE[1]">BUFR[0]:  DIVIDE bit 1</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[18][14]" title="MAIN[18][14]">
<a href="#virtex5-HCLK_IO-BUFR[0]-DIVIDE[0]">BUFR[0]:  DIVIDE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO-bit-MAIN[26][14]" title="MAIN[26][14]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-4">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 4</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[27][14]" title="MAIN[27][14]">
<a href="#virtex5-HCLK_IO-BUFR[1]-DIVIDE[3]">BUFR[1]:  DIVIDE bit 3</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[28][14]" title="MAIN[28][14]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[9]-CELL[2].HCLK_ROW[9]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[9] ← CELL[2].HCLK_ROW[9]</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[29][14]" title="MAIN[29][14]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[0]-3">HCLK_IO_INT: mux CELL[2].RCLK_ROW[0] bit 3</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[30][14]" title="MAIN[30][14]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[0]-1">HCLK_IO_INT: mux CELL[2].IMUX_BUFR[0] bit 1</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[31][14]" title="MAIN[31][14]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[0]-10">HCLK_IO_INT: mux CELL[2].IMUX_BUFR[0] bit 10</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[32][14]" title="MAIN[32][14]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[0]-0">HCLK_IO_INT: mux CELL[2].IMUX_BUFR[0] bit 0</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[33][14]" title="MAIN[33][14]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[0]-9">HCLK_IO_INT: mux CELL[2].IMUX_BUFR[0] bit 9</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[34][14]" title="MAIN[34][14]">
<a href="#virtex5-HCLK_IO-BANK-V5_LVDSVIAS[2]">BANK:  V5_LVDSVIAS bit 2</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[35][14]" title="MAIN[35][14]">
<a href="#virtex5-HCLK_IO-BANK-V5_LVDSVIAS[3]">BANK:  V5_LVDSVIAS bit 3</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[36][14]" title="MAIN[36][14]">
<a href="#virtex5-HCLK_IO-IDELAYCTRL-VCTL_SEL[1]">IDELAYCTRL:  VCTL_SEL bit 1</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[37][14]" title="MAIN[37][14]">
<a href="#virtex5-HCLK_IO-IDELAYCTRL-DLL_ENABLE">IDELAYCTRL:  DLL_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO-bit-MAIN[46][14]" title="MAIN[46][14]">
<a href="#virtex5-HCLK_IO-DCI-ENABLE">DCI:  ENABLE</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[47][14]" title="MAIN[47][14]">
<a href="#virtex5-HCLK_IO-DCI-CASCADE_FROM_ABOVE">DCI:  CASCADE_FROM_ABOVE</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[48][14]" title="MAIN[48][14]">
<a href="#virtex5-HCLK_IO-DCI-QUIET">DCI:  QUIET</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[49][14]" title="MAIN[49][14]">
<a href="#virtex5-HCLK_IO-DCI-TEST_ENABLE[0]">DCI:  TEST_ENABLE bit 0</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[50][14]" title="MAIN[50][14]">
<a href="#virtex5-HCLK_IO-DCI-PMASK_TERM_VCC[1]">DCI:  PMASK_TERM_VCC bit 1</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[51][14]" title="MAIN[51][14]">
<a href="#virtex5-HCLK_IO-DCI-PMASK_TERM_VCC[2]">DCI:  PMASK_TERM_VCC bit 2</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[52][14]" title="MAIN[52][14]">
<a href="#virtex5-HCLK_IO-DCI-NREF[0]">DCI:  NREF bit 0</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[53][14]" title="MAIN[53][14]">
<a href="#virtex5-HCLK_IO-DCI-PREF[2]">DCI:  PREF bit 2</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO-bit-MAIN[9][13]" title="MAIN[9][13]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[0]-CELL[2].RCLK_ROW[0]">HCLK_IO_INT: buffer CELL[2].RCLK_IO[0] ← CELL[2].RCLK_ROW[0]</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[10][13]" title="MAIN[10][13]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-3">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 3</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[11][13]" title="MAIN[11][13]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[3]-CELL[2].HCLK_ROW[3]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[3] ← CELL[2].HCLK_ROW[3]</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[12][13]" title="MAIN[12][13]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[4]-CELL[2].HCLK_ROW[4]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[4] ← CELL[2].HCLK_ROW[4]</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[13][13]" title="MAIN[13][13]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[1]-2">HCLK_IO_INT: mux CELL[2].IMUX_BUFR[1] bit 2</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[14][13]" title="MAIN[14][13]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[3]-3">HCLK_IO_INT: mux CELL[2].RCLK_ROW[3] bit 3</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[15][13]" title="MAIN[15][13]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[2]-0">HCLK_IO_INT: mux CELL[2].RCLK_ROW[2] bit 0</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[16][13]" title="MAIN[16][13]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[3]-0">HCLK_IO_INT: mux CELL[2].RCLK_ROW[3] bit 0</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[17][13]" title="MAIN[17][13]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[3]-1">HCLK_IO_INT: mux CELL[2].RCLK_ROW[3] bit 1</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[18][13]" title="MAIN[18][13]">
<a href="#virtex5-HCLK_IO-BUFIO[2]-ENABLE">BUFIO[2]:  ENABLE</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[19][13]" title="MAIN[19][13]">
<a href="#virtex5-HCLK_IO-BUFIO[1]-ENABLE">BUFIO[1]:  ENABLE</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[20][13]" title="MAIN[20][13]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[1]-0">HCLK_IO_INT: mux CELL[2].IMUX_BUFR[1] bit 0</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[21][13]" title="MAIN[21][13]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[1]-1">HCLK_IO_INT: mux CELL[2].IMUX_BUFR[1] bit 1</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[22][13]" title="MAIN[22][13]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[1]-10">HCLK_IO_INT: mux CELL[2].IMUX_BUFR[1] bit 10</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[23][13]" title="MAIN[23][13]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[1]-8">HCLK_IO_INT: mux CELL[2].IMUX_BUFR[1] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO-bit-MAIN[26][13]" title="MAIN[26][13]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-2">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 2</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[27][13]" title="MAIN[27][13]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-1">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 1</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[28][13]" title="MAIN[28][13]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[8]-CELL[2].HCLK_ROW[8]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[8] ← CELL[2].HCLK_ROW[8]</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[29][13]" title="MAIN[29][13]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[7]-CELL[2].HCLK_ROW[7]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[7] ← CELL[2].HCLK_ROW[7]</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[30][13]" title="MAIN[30][13]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[0]-6">HCLK_IO_INT: mux CELL[2].IMUX_BUFR[0] bit 6</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[31][13]" title="MAIN[31][13]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[0]-8">HCLK_IO_INT: mux CELL[2].IMUX_BUFR[0] bit 8</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[32][13]" title="MAIN[32][13]">
<a href="#virtex5-HCLK_IO-BANK-V5_LVDSVIAS[8]">BANK:  V5_LVDSVIAS bit 8</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[33][13]" title="MAIN[33][13]">
<a href="#virtex5-HCLK_IO-BANK-V5_LVDSVIAS[9]">BANK:  V5_LVDSVIAS bit 9</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[34][13]" title="MAIN[34][13]">
<a href="#virtex5-HCLK_IO-BANK-V5_LVDSVIAS[5]">BANK:  V5_LVDSVIAS bit 5</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[35][13]" title="MAIN[35][13]">
<a href="#virtex5-HCLK_IO-BANK-V5_LVDSVIAS[4]">BANK:  V5_LVDSVIAS bit 4</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[36][13]" title="MAIN[36][13]">
<a href="#virtex5-HCLK_IO-IDELAYCTRL-VCTL_SEL[0]">IDELAYCTRL:  VCTL_SEL bit 0</a>
</td>
<td>-</td>
<td id="virtex5-HCLK_IO-bit-MAIN[38][13]" title="MAIN[38][13]">
<a href="#virtex5-HCLK_IO-BANK-INTERNAL_VREF[2]">BANK:  INTERNAL_VREF bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO-bit-MAIN[46][13]" title="MAIN[46][13]">
<a href="#virtex5-HCLK_IO-DCI-PMASK_TERM_SPLIT[0]">DCI:  PMASK_TERM_SPLIT bit 0</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[47][13]" title="MAIN[47][13]">
<a href="#virtex5-HCLK_IO-DCI-CASCADE_FROM_BELOW">DCI:  CASCADE_FROM_BELOW</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[48][13]" title="MAIN[48][13]">
<a href="#virtex5-HCLK_IO-DCI-NMASK_TERM_SPLIT[0]">DCI:  NMASK_TERM_SPLIT bit 0</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[49][13]" title="MAIN[49][13]">
<a href="#virtex5-HCLK_IO-DCI-NMASK_TERM_SPLIT[1]">DCI:  NMASK_TERM_SPLIT bit 1</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[50][13]" title="MAIN[50][13]">
<a href="#virtex5-HCLK_IO-DCI-PMASK_TERM_VCC[4]">DCI:  PMASK_TERM_VCC bit 4</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[51][13]" title="MAIN[51][13]">
<a href="#virtex5-HCLK_IO-DCI-PMASK_TERM_VCC[3]">DCI:  PMASK_TERM_VCC bit 3</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[52][13]" title="MAIN[52][13]">
<a href="#virtex5-HCLK_IO-DCI-NREF[1]">DCI:  NREF bit 1</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[53][13]" title="MAIN[53][13]">
<a href="#virtex5-HCLK_IO-DCI-TEST_ENABLE[1]">DCI:  TEST_ENABLE bit 1</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO-bit-MAIN[9][12]" title="MAIN[9][12]">
<a href="#virtex5-HCLK_IO-BUFR[1]-ENABLE">BUFR[1]:  ENABLE</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[10][12]" title="MAIN[10][12]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-0">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 0</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[11][12]" title="MAIN[11][12]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[1]-5">HCLK_IO_INT: mux CELL[2].IMUX_BUFR[1] bit 5</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[12][12]" title="MAIN[12][12]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[1]-CELL[2].RCLK_ROW[1]">HCLK_IO_INT: buffer CELL[2].RCLK_IO[1] ← CELL[2].RCLK_ROW[1]</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[13][12]" title="MAIN[13][12]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-5">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 5</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[14][12]" title="MAIN[14][12]">
<a href="#virtex5-HCLK_IO-BUFIO[3]-ENABLE">BUFIO[3]:  ENABLE</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[15][12]" title="MAIN[15][12]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[1]-CELL[2].HCLK_ROW[1]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[1] ← CELL[2].HCLK_ROW[1]</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[16][12]" title="MAIN[16][12]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[0]-CELL[2].HCLK_ROW[0]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[0] ← CELL[2].HCLK_ROW[0]</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[17][12]" title="MAIN[17][12]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[2]-CELL[2].HCLK_ROW[2]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[2] ← CELL[2].HCLK_ROW[2]</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[18][12]" title="MAIN[18][12]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[1]-3">HCLK_IO_INT: mux CELL[2].IMUX_BUFR[1] bit 3</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[19][12]" title="MAIN[19][12]">
<a href="#virtex5-HCLK_IO-BUFIO[0]-ENABLE">BUFIO[0]:  ENABLE</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[20][12]" title="MAIN[20][12]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[3]-2">HCLK_IO_INT: mux CELL[2].RCLK_ROW[3] bit 2</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[21][12]" title="MAIN[21][12]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[1]-4">HCLK_IO_INT: mux CELL[2].IMUX_BUFR[1] bit 4</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[22][12]" title="MAIN[22][12]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[1]-7">HCLK_IO_INT: mux CELL[2].IMUX_BUFR[1] bit 7</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[23][12]" title="MAIN[23][12]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[1]-6">HCLK_IO_INT: mux CELL[2].IMUX_BUFR[1] bit 6</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[24][12]" title="MAIN[24][12]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[1]-9">HCLK_IO_INT: mux CELL[2].IMUX_BUFR[1] bit 9</a>
</td>
<td>-</td>
<td id="virtex5-HCLK_IO-bit-MAIN[26][12]" title="MAIN[26][12]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[2]-2">HCLK_IO_INT: mux CELL[2].RCLK_ROW[2] bit 2</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[27][12]" title="MAIN[27][12]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[2]-CELL[2].RCLK_ROW[2]">HCLK_IO_INT: buffer CELL[2].RCLK_IO[2] ← CELL[2].RCLK_ROW[2]</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[28][12]" title="MAIN[28][12]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[5]-CELL[2].HCLK_ROW[5]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[5] ← CELL[2].HCLK_ROW[5]</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[29][12]" title="MAIN[29][12]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[6]-CELL[2].HCLK_ROW[6]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[6] ← CELL[2].HCLK_ROW[6]</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[30][12]" title="MAIN[30][12]">
<a href="#virtex5-HCLK_IO-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[0]-7">HCLK_IO_INT: mux CELL[2].IMUX_BUFR[0] bit 7</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[31][12]" title="MAIN[31][12]">
<a href="#virtex5-HCLK_IO-BUFR[0]-ENABLE">BUFR[0]:  ENABLE</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[32][12]" title="MAIN[32][12]">
<a href="#virtex5-HCLK_IO-BANK-V5_LVDSVIAS[11]">BANK:  V5_LVDSVIAS bit 11</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[33][12]" title="MAIN[33][12]">
<a href="#virtex5-HCLK_IO-BANK-V5_LVDSVIAS[10]">BANK:  V5_LVDSVIAS bit 10</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[34][12]" title="MAIN[34][12]">
<a href="#virtex5-HCLK_IO-BANK-V5_LVDSVIAS[6]">BANK:  V5_LVDSVIAS bit 6</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[35][12]" title="MAIN[35][12]">
<a href="#virtex5-HCLK_IO-BANK-V5_LVDSVIAS[7]">BANK:  V5_LVDSVIAS bit 7</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[36][12]" title="MAIN[36][12]">
<a href="#virtex5-HCLK_IO-IDELAYCTRL-DELAY_ENABLE">IDELAYCTRL:  DELAY_ENABLE</a>
</td>
<td>-</td>
<td id="virtex5-HCLK_IO-bit-MAIN[38][12]" title="MAIN[38][12]">
<a href="#virtex5-HCLK_IO-BANK-INTERNAL_VREF[1]">BANK:  INTERNAL_VREF bit 1</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[39][12]" title="MAIN[39][12]">
<a href="#virtex5-HCLK_IO-BANK-INTERNAL_VREF[0]">BANK:  INTERNAL_VREF bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO-bit-MAIN[46][12]" title="MAIN[46][12]">
<a href="#virtex5-HCLK_IO-DCI-PMASK_TERM_SPLIT[1]">DCI:  PMASK_TERM_SPLIT bit 1</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[47][12]" title="MAIN[47][12]">
<a href="#virtex5-HCLK_IO-DCI-PMASK_TERM_SPLIT[2]">DCI:  PMASK_TERM_SPLIT bit 2</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[48][12]" title="MAIN[48][12]">
<a href="#virtex5-HCLK_IO-DCI-NMASK_TERM_SPLIT[3]">DCI:  NMASK_TERM_SPLIT bit 3</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[49][12]" title="MAIN[49][12]">
<a href="#virtex5-HCLK_IO-DCI-NMASK_TERM_SPLIT[2]">DCI:  NMASK_TERM_SPLIT bit 2</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[50][12]" title="MAIN[50][12]">
<a href="#virtex5-HCLK_IO-DCI-PREF[1]">DCI:  PREF bit 1</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[51][12]" title="MAIN[51][12]">
<a href="#virtex5-HCLK_IO-DCI-PREF[0]">DCI:  PREF bit 0</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[52][12]" title="MAIN[52][12]">
<a href="#virtex5-HCLK_IO-DCI-V5_LVDIV2[0]">DCI:  V5_LVDIV2 bit 0</a>
</td>
<td id="virtex5-HCLK_IO-bit-MAIN[53][12]" title="MAIN[53][12]">
<a href="#virtex5-HCLK_IO-DCI-V5_LVDIV2[1]">DCI:  V5_LVDIV2 bit 1</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-hclk_io_center"><a class="header" href="#tile-hclk_io_center">Tile HCLK_IO_CENTER</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-hclk_io_int-1"><a class="header" href="#switchbox-hclk_io_int-1">Switchbox HCLK_IO_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CENTER switchbox HCLK_IO_INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="virtex5-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[0]-CELL[2].HCLK_ROW[0]"><td>CELL[2].HCLK_IO[0]</td><td>CELL[2].HCLK_ROW[0]</td><td><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[16][12]">MAIN[16][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[1]-CELL[2].HCLK_ROW[1]"><td>CELL[2].HCLK_IO[1]</td><td>CELL[2].HCLK_ROW[1]</td><td><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[15][12]">MAIN[15][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[2]-CELL[2].HCLK_ROW[2]"><td>CELL[2].HCLK_IO[2]</td><td>CELL[2].HCLK_ROW[2]</td><td><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[17][12]">MAIN[17][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[3]-CELL[2].HCLK_ROW[3]"><td>CELL[2].HCLK_IO[3]</td><td>CELL[2].HCLK_ROW[3]</td><td><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[11][13]">MAIN[11][13]</a></td></tr>

<tr id="virtex5-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[4]-CELL[2].HCLK_ROW[4]"><td>CELL[2].HCLK_IO[4]</td><td>CELL[2].HCLK_ROW[4]</td><td><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[12][13]">MAIN[12][13]</a></td></tr>

<tr id="virtex5-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[5]-CELL[2].HCLK_ROW[5]"><td>CELL[2].HCLK_IO[5]</td><td>CELL[2].HCLK_ROW[5]</td><td><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[28][12]">MAIN[28][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[6]-CELL[2].HCLK_ROW[6]"><td>CELL[2].HCLK_IO[6]</td><td>CELL[2].HCLK_ROW[6]</td><td><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[29][12]">MAIN[29][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[7]-CELL[2].HCLK_ROW[7]"><td>CELL[2].HCLK_IO[7]</td><td>CELL[2].HCLK_ROW[7]</td><td><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[29][13]">MAIN[29][13]</a></td></tr>

<tr id="virtex5-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[8]-CELL[2].HCLK_ROW[8]"><td>CELL[2].HCLK_IO[8]</td><td>CELL[2].HCLK_ROW[8]</td><td><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[28][13]">MAIN[28][13]</a></td></tr>

<tr id="virtex5-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[9]-CELL[2].HCLK_ROW[9]"><td>CELL[2].HCLK_IO[9]</td><td>CELL[2].HCLK_ROW[9]</td><td><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[28][14]">MAIN[28][14]</a></td></tr>

<tr id="virtex5-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[0]-CELL[2].RCLK_ROW[0]"><td>CELL[2].RCLK_IO[0]</td><td>CELL[2].RCLK_ROW[0]</td><td><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[9][13]">MAIN[9][13]</a></td></tr>

<tr id="virtex5-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[1]-CELL[2].RCLK_ROW[1]"><td>CELL[2].RCLK_IO[1]</td><td>CELL[2].RCLK_ROW[1]</td><td><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[12][12]">MAIN[12][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[2]-CELL[2].RCLK_ROW[2]"><td>CELL[2].RCLK_IO[2]</td><td>CELL[2].RCLK_ROW[2]</td><td><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[27][12]">MAIN[27][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[3]-CELL[2].RCLK_ROW[3]"><td>CELL[2].RCLK_IO[3]</td><td>CELL[2].RCLK_ROW[3]</td><td><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[9][15]">MAIN[9][15]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CENTER switchbox HCLK_IO_INT muxes IMUX_IDELAYCTRL_REFCLK</caption>
<thead>
<tr><th colspan="10">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-HCLK_IO_CENTER-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-9"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[10][15]">MAIN[10][15]</a></td><td id="virtex5-HCLK_IO_CENTER-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-8"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[11][15]">MAIN[11][15]</a></td><td id="virtex5-HCLK_IO_CENTER-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-7"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[12][14]">MAIN[12][14]</a></td><td id="virtex5-HCLK_IO_CENTER-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-6"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[13][14]">MAIN[13][14]</a></td><td id="virtex5-HCLK_IO_CENTER-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-5"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[13][12]">MAIN[13][12]</a></td><td id="virtex5-HCLK_IO_CENTER-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-4"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[26][14]">MAIN[26][14]</a></td><td id="virtex5-HCLK_IO_CENTER-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-3"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[10][13]">MAIN[10][13]</a></td><td id="virtex5-HCLK_IO_CENTER-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-2"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[26][13]">MAIN[26][13]</a></td><td id="virtex5-HCLK_IO_CENTER-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-1"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[27][13]">MAIN[27][13]</a></td><td id="virtex5-HCLK_IO_CENTER-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-0"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[10][12]">MAIN[10][12]</a></td><td>CELL[2].IMUX_IDELAYCTRL_REFCLK</td></tr>

<tr><th colspan="10"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[2].HCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[2].HCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[7]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[9]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CENTER wire support CELL[2].RCLK_ROW[0]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-HCLK_IO_CENTER-HCLK_IO_INT-support-CELL[2].RCLK_ROW[0]-0"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[18][15]">MAIN[18][15]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CENTER wire support CELL[2].RCLK_ROW[1]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-HCLK_IO_CENTER-HCLK_IO_INT-support-CELL[2].RCLK_ROW[1]-0"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[14][14]">MAIN[14][14]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CENTER wire support CELL[2].RCLK_ROW[2]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-HCLK_IO_CENTER-HCLK_IO_INT-support-CELL[2].RCLK_ROW[2]-0"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[15][13]">MAIN[15][13]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CENTER wire support CELL[2].RCLK_ROW[3]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-HCLK_IO_CENTER-HCLK_IO_INT-support-CELL[2].RCLK_ROW[3]-0"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[16][13]">MAIN[16][13]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CENTER wire support CELL[2].IOCLK[0], CELL[2].IOCLK[1], CELL[2].IOCLK[2], CELL[2].IOCLK[3]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-HCLK_IO_CENTER-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-CELL[2].IOCLK[2]-CELL[2].IOCLK[3]-0"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[15][14]">MAIN[15][14]</a></td></tr>

<tr><td id="virtex5-HCLK_IO_CENTER-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-CELL[2].IOCLK[2]-CELL[2].IOCLK[3]-1"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[15][15]">MAIN[15][15]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bufio-1"><a class="header" href="#bels-bufio-1">Bels BUFIO</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CENTER bel BUFIO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BUFIO[0]</th><th>BUFIO[1]</th><th>BUFIO[2]</th><th>BUFIO[3]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL[2].OUT_CLKPAD</td><td>CELL[3].OUT_CLKPAD</td><td>CELL[0].OUT_CLKPAD</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>O</td><td>out</td><td>CELL[2].IOCLK[0]</td><td>CELL[2].IOCLK[1]</td><td>CELL[2].IOCLK[2]</td><td>CELL[2].IOCLK[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CENTER bel BUFIO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BUFIO[0]</th><th>BUFIO[1]</th><th>BUFIO[2]</th><th>BUFIO[3]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="virtex5-HCLK_IO_CENTER-BUFIO[0]-ENABLE"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[19][12]">MAIN[19][12]</a></td><td id="virtex5-HCLK_IO_CENTER-BUFIO[1]-ENABLE"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[19][13]">MAIN[19][13]</a></td><td id="virtex5-HCLK_IO_CENTER-BUFIO[2]-ENABLE"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[18][13]">MAIN[18][13]</a></td><td id="virtex5-HCLK_IO_CENTER-BUFIO[3]-ENABLE"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[14][12]">MAIN[14][12]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-idelayctrl-1"><a class="header" href="#bels-idelayctrl-1">Bels IDELAYCTRL</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CENTER bel IDELAYCTRL pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IDELAYCTRL</th></tr>

</thead>

<tbody>
<tr><td>REFCLK</td><td>in</td><td>CELL[2].IMUX_IDELAYCTRL_REFCLK</td></tr>

<tr><td>RST</td><td>in</td><td>CELL[0].IMUX_IMUX[0]</td></tr>

<tr><td>RDY</td><td>out</td><td>CELL[1].OUT_BEL[22]</td></tr>

<tr><td>DNPULSEOUT</td><td>out</td><td>CELL[1].OUT_BEL[18]</td></tr>

<tr><td>UPPULSEOUT</td><td>out</td><td>CELL[1].OUT_BEL[17]</td></tr>

<tr><td>OUTN1</td><td>out</td><td>CELL[1].OUT_BEL[23]</td></tr>

<tr><td>OUTN65</td><td>out</td><td>CELL[1].OUT_BEL[16]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CENTER bel IDELAYCTRL attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IDELAYCTRL</th></tr>

</thead>

<tbody>
<tr><td>DLL_ENABLE</td><td id="virtex5-HCLK_IO_CENTER-IDELAYCTRL-DLL_ENABLE"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[37][14]">MAIN[37][14]</a></td></tr>

<tr><td>DELAY_ENABLE</td><td id="virtex5-HCLK_IO_CENTER-IDELAYCTRL-DELAY_ENABLE"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[36][12]">MAIN[36][12]</a></td></tr>

<tr><td>VCTL_SEL bit 0</td><td id="virtex5-HCLK_IO_CENTER-IDELAYCTRL-VCTL_SEL[0]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[36][13]">MAIN[36][13]</a></td></tr>

<tr><td>VCTL_SEL bit 1</td><td id="virtex5-HCLK_IO_CENTER-IDELAYCTRL-VCTL_SEL[1]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[36][14]">MAIN[36][14]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-dci_v4-1"><a class="header" href="#bels-dci_v4-1">Bels DCI_V4</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CENTER bel DCI_V4 pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>DCI</th></tr>

</thead>

<tbody>
<tr><td>TSTCLK</td><td>in</td><td>CELL[1].IMUX_BYP_SITE[2]</td></tr>

<tr><td>TSTRST</td><td>in</td><td>CELL[1].IMUX_BYP_SITE[0]</td></tr>

<tr><td>TSTHLP</td><td>in</td><td>CELL[1].IMUX_BYP_SITE[3]</td></tr>

<tr><td>TSTHLN</td><td>in</td><td>CELL[1].IMUX_BYP_SITE[6]</td></tr>

<tr><td>DCISCLK</td><td>out</td><td>CELL[0].OUT_BEL[20]</td></tr>

<tr><td>DCIADDRESS[0]</td><td>out</td><td>CELL[1].OUT_BEL[8]</td></tr>

<tr><td>DCIADDRESS[1]</td><td>out</td><td>CELL[1].OUT_BEL[20]</td></tr>

<tr><td>DCIADDRESS[2]</td><td>out</td><td>CELL[1].OUT_BEL[22]</td></tr>

<tr><td>DCIDATA</td><td>out</td><td>CELL[0].OUT_BEL[22]</td></tr>

<tr><td>DCIIOUPDATE</td><td>out</td><td>CELL[0].OUT_BEL[8]</td></tr>

<tr><td>DCIREFIOUPDATE</td><td>out</td><td>CELL[0].OUT_BEL[15]</td></tr>

<tr><td>DCIDONE</td><td>out</td><td>CELL[0].OUT_BEL[20]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CENTER bel DCI_V4 attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>DCI</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="virtex5-HCLK_IO_CENTER-DCI-ENABLE"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[46][14]">MAIN[46][14]</a></td></tr>

<tr><td>QUIET</td><td id="virtex5-HCLK_IO_CENTER-DCI-QUIET"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[48][14]">MAIN[48][14]</a></td></tr>

<tr><td>V5_LVDIV2 bit 0</td><td id="virtex5-HCLK_IO_CENTER-DCI-V5_LVDIV2[0]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[52][12]">MAIN[52][12]</a></td></tr>

<tr><td>V5_LVDIV2 bit 1</td><td id="virtex5-HCLK_IO_CENTER-DCI-V5_LVDIV2[1]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[53][12]">MAIN[53][12]</a></td></tr>

<tr><td>V5_LVDIV2 bit 2</td><td id="virtex5-HCLK_IO_CENTER-DCI-V5_LVDIV2[2]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[53][15]">MAIN[53][15]</a></td></tr>

<tr><td>PMASK_TERM_VCC bit 0</td><td id="virtex5-HCLK_IO_CENTER-DCI-PMASK_TERM_VCC[0]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[50][15]">MAIN[50][15]</a></td></tr>

<tr><td>PMASK_TERM_VCC bit 1</td><td id="virtex5-HCLK_IO_CENTER-DCI-PMASK_TERM_VCC[1]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[50][14]">MAIN[50][14]</a></td></tr>

<tr><td>PMASK_TERM_VCC bit 2</td><td id="virtex5-HCLK_IO_CENTER-DCI-PMASK_TERM_VCC[2]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[51][14]">MAIN[51][14]</a></td></tr>

<tr><td>PMASK_TERM_VCC bit 3</td><td id="virtex5-HCLK_IO_CENTER-DCI-PMASK_TERM_VCC[3]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[51][13]">MAIN[51][13]</a></td></tr>

<tr><td>PMASK_TERM_VCC bit 4</td><td id="virtex5-HCLK_IO_CENTER-DCI-PMASK_TERM_VCC[4]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[50][13]">MAIN[50][13]</a></td></tr>

<tr><td>PMASK_TERM_SPLIT bit 0</td><td id="virtex5-HCLK_IO_CENTER-DCI-PMASK_TERM_SPLIT[0]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[46][13]">MAIN[46][13]</a></td></tr>

<tr><td>PMASK_TERM_SPLIT bit 1</td><td id="virtex5-HCLK_IO_CENTER-DCI-PMASK_TERM_SPLIT[1]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[46][12]">MAIN[46][12]</a></td></tr>

<tr><td>PMASK_TERM_SPLIT bit 2</td><td id="virtex5-HCLK_IO_CENTER-DCI-PMASK_TERM_SPLIT[2]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[47][12]">MAIN[47][12]</a></td></tr>

<tr><td>PMASK_TERM_SPLIT bit 3</td><td id="virtex5-HCLK_IO_CENTER-DCI-PMASK_TERM_SPLIT[3]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[48][15]">MAIN[48][15]</a></td></tr>

<tr><td>PMASK_TERM_SPLIT bit 4</td><td id="virtex5-HCLK_IO_CENTER-DCI-PMASK_TERM_SPLIT[4]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[49][15]">MAIN[49][15]</a></td></tr>

<tr><td>NMASK_TERM_SPLIT bit 0</td><td id="virtex5-HCLK_IO_CENTER-DCI-NMASK_TERM_SPLIT[0]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[48][13]">MAIN[48][13]</a></td></tr>

<tr><td>NMASK_TERM_SPLIT bit 1</td><td id="virtex5-HCLK_IO_CENTER-DCI-NMASK_TERM_SPLIT[1]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[49][13]">MAIN[49][13]</a></td></tr>

<tr><td>NMASK_TERM_SPLIT bit 2</td><td id="virtex5-HCLK_IO_CENTER-DCI-NMASK_TERM_SPLIT[2]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[49][12]">MAIN[49][12]</a></td></tr>

<tr><td>NMASK_TERM_SPLIT bit 3</td><td id="virtex5-HCLK_IO_CENTER-DCI-NMASK_TERM_SPLIT[3]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[48][12]">MAIN[48][12]</a></td></tr>

<tr><td>NMASK_TERM_SPLIT bit 4</td><td id="virtex5-HCLK_IO_CENTER-DCI-NMASK_TERM_SPLIT[4]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[51][15]">MAIN[51][15]</a></td></tr>

<tr><td>NREF bit 0</td><td id="virtex5-HCLK_IO_CENTER-DCI-NREF[0]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[52][14]">MAIN[52][14]</a></td></tr>

<tr><td>NREF bit 1</td><td id="virtex5-HCLK_IO_CENTER-DCI-NREF[1]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[52][13]">MAIN[52][13]</a></td></tr>

<tr><td>PREF bit 0</td><td id="virtex5-HCLK_IO_CENTER-DCI-PREF[0]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[51][12]">MAIN[51][12]</a></td></tr>

<tr><td>PREF bit 1</td><td id="virtex5-HCLK_IO_CENTER-DCI-PREF[1]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[50][12]">MAIN[50][12]</a></td></tr>

<tr><td>PREF bit 2</td><td id="virtex5-HCLK_IO_CENTER-DCI-PREF[2]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[53][14]">MAIN[53][14]</a></td></tr>

<tr><td>PREF bit 3</td><td id="virtex5-HCLK_IO_CENTER-DCI-PREF[3]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[52][15]">MAIN[52][15]</a></td></tr>

<tr><td>TEST_ENABLE bit 0</td><td id="virtex5-HCLK_IO_CENTER-DCI-TEST_ENABLE[0]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[49][14]">MAIN[49][14]</a></td></tr>

<tr><td>TEST_ENABLE bit 1</td><td id="virtex5-HCLK_IO_CENTER-DCI-TEST_ENABLE[1]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[53][13]">MAIN[53][13]</a></td></tr>

<tr><td>CASCADE_FROM_ABOVE</td><td id="virtex5-HCLK_IO_CENTER-DCI-CASCADE_FROM_ABOVE"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[47][14]">MAIN[47][14]</a></td></tr>

<tr><td>CASCADE_FROM_BELOW</td><td id="virtex5-HCLK_IO_CENTER-DCI-CASCADE_FROM_BELOW"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[47][13]">MAIN[47][13]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bank-1"><a class="header" href="#bels-bank-1">Bels BANK</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CENTER bel BANK pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BANK</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CENTER bel BANK attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BANK</th></tr>

</thead>

<tbody>
<tr><td>V5_LVDSVIAS bit 0</td><td id="virtex5-HCLK_IO_CENTER-BANK-V5_LVDSVIAS[0]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[35][15]">MAIN[35][15]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 1</td><td id="virtex5-HCLK_IO_CENTER-BANK-V5_LVDSVIAS[1]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[34][15]">MAIN[34][15]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 2</td><td id="virtex5-HCLK_IO_CENTER-BANK-V5_LVDSVIAS[2]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[34][14]">MAIN[34][14]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 3</td><td id="virtex5-HCLK_IO_CENTER-BANK-V5_LVDSVIAS[3]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[35][14]">MAIN[35][14]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 4</td><td id="virtex5-HCLK_IO_CENTER-BANK-V5_LVDSVIAS[4]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[35][13]">MAIN[35][13]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 5</td><td id="virtex5-HCLK_IO_CENTER-BANK-V5_LVDSVIAS[5]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[34][13]">MAIN[34][13]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 6</td><td id="virtex5-HCLK_IO_CENTER-BANK-V5_LVDSVIAS[6]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[34][12]">MAIN[34][12]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 7</td><td id="virtex5-HCLK_IO_CENTER-BANK-V5_LVDSVIAS[7]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[35][12]">MAIN[35][12]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 8</td><td id="virtex5-HCLK_IO_CENTER-BANK-V5_LVDSVIAS[8]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[32][13]">MAIN[32][13]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 9</td><td id="virtex5-HCLK_IO_CENTER-BANK-V5_LVDSVIAS[9]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[33][13]">MAIN[33][13]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 10</td><td id="virtex5-HCLK_IO_CENTER-BANK-V5_LVDSVIAS[10]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[33][12]">MAIN[33][12]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 11</td><td id="virtex5-HCLK_IO_CENTER-BANK-V5_LVDSVIAS[11]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[32][12]">MAIN[32][12]</a></td></tr>

<tr><td>INTERNAL_VREF</td><td><a href="#virtex5-HCLK_IO_CENTER-BANK-INTERNAL_VREF">[enum: INTERNAL_VREF]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CENTER enum INTERNAL_VREF</caption>
<thead>
<tr id="virtex5-HCLK_IO_CENTER-BANK-INTERNAL_VREF"><th>BANK.INTERNAL_VREF</th><td id="virtex5-HCLK_IO_CENTER-BANK-INTERNAL_VREF[4]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[39][15]">MAIN[39][15]</a></td><td id="virtex5-HCLK_IO_CENTER-BANK-INTERNAL_VREF[3]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[38][15]">MAIN[38][15]</a></td><td id="virtex5-HCLK_IO_CENTER-BANK-INTERNAL_VREF[2]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[38][13]">MAIN[38][13]</a></td><td id="virtex5-HCLK_IO_CENTER-BANK-INTERNAL_VREF[1]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[38][12]">MAIN[38][12]</a></td><td id="virtex5-HCLK_IO_CENTER-BANK-INTERNAL_VREF[0]"><a href="#virtex5-HCLK_IO_CENTER-bit-MAIN[39][12]">MAIN[39][12]</a></td></tr>

</thead>

<tbody>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_750</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_900</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>_1080</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_1250</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-1"><a class="header" href="#bel-wires-1">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CENTER bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL[0].IMUX_IMUX[0]</td><td>IDELAYCTRL.RST</td></tr>

<tr><td>CELL[0].OUT_BEL[8]</td><td>DCI.DCIIOUPDATE</td></tr>

<tr><td>CELL[0].OUT_BEL[15]</td><td>DCI.DCIREFIOUPDATE</td></tr>

<tr><td>CELL[0].OUT_BEL[20]</td><td>DCI.DCISCLK, DCI.DCIDONE</td></tr>

<tr><td>CELL[0].OUT_BEL[22]</td><td>DCI.DCIDATA</td></tr>

<tr><td>CELL[0].OUT_CLKPAD</td><td>BUFIO[2].I</td></tr>

<tr><td>CELL[1].IMUX_BYP_SITE[0]</td><td>DCI.TSTRST</td></tr>

<tr><td>CELL[1].IMUX_BYP_SITE[2]</td><td>DCI.TSTCLK</td></tr>

<tr><td>CELL[1].IMUX_BYP_SITE[3]</td><td>DCI.TSTHLP</td></tr>

<tr><td>CELL[1].IMUX_BYP_SITE[6]</td><td>DCI.TSTHLN</td></tr>

<tr><td>CELL[1].OUT_BEL[8]</td><td>DCI.DCIADDRESS[0]</td></tr>

<tr><td>CELL[1].OUT_BEL[16]</td><td>IDELAYCTRL.OUTN65</td></tr>

<tr><td>CELL[1].OUT_BEL[17]</td><td>IDELAYCTRL.UPPULSEOUT</td></tr>

<tr><td>CELL[1].OUT_BEL[18]</td><td>IDELAYCTRL.DNPULSEOUT</td></tr>

<tr><td>CELL[1].OUT_BEL[20]</td><td>DCI.DCIADDRESS[1]</td></tr>

<tr><td>CELL[1].OUT_BEL[22]</td><td>IDELAYCTRL.RDY, DCI.DCIADDRESS[2]</td></tr>

<tr><td>CELL[1].OUT_BEL[23]</td><td>IDELAYCTRL.OUTN1</td></tr>

<tr><td>CELL[1].OUT_CLKPAD</td><td>BUFIO[3].I</td></tr>

<tr><td>CELL[2].OUT_CLKPAD</td><td>BUFIO[0].I</td></tr>

<tr><td>CELL[2].IMUX_IDELAYCTRL_REFCLK</td><td>IDELAYCTRL.REFCLK</td></tr>

<tr><td>CELL[2].IOCLK[0]</td><td>BUFIO[0].O</td></tr>

<tr><td>CELL[2].IOCLK[1]</td><td>BUFIO[1].O</td></tr>

<tr><td>CELL[2].IOCLK[2]</td><td>BUFIO[2].O</td></tr>

<tr><td>CELL[2].IOCLK[3]</td><td>BUFIO[3].O</td></tr>

<tr><td>CELL[3].OUT_CLKPAD</td><td>BUFIO[1].I</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-1"><a class="header" href="#bitstream-1">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CENTER rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="54">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
<th>F40</th>
<th>F41</th>
<th>F42</th>
<th>F43</th>
<th>F44</th>
<th>F45</th>
<th>F46</th>
<th>F47</th>
<th>F48</th>
<th>F49</th>
<th>F50</th>
<th>F51</th>
<th>F52</th>
<th>F53</th>
</tr>

</thead>

<tbody>
<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[9][15]" title="MAIN[9][15]">
<a href="#virtex5-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[3]-CELL[2].RCLK_ROW[3]">HCLK_IO_INT: buffer CELL[2].RCLK_IO[3] ← CELL[2].RCLK_ROW[3]</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[10][15]" title="MAIN[10][15]">
<a href="#virtex5-HCLK_IO_CENTER-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-9">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 9</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[11][15]" title="MAIN[11][15]">
<a href="#virtex5-HCLK_IO_CENTER-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-8">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[15][15]" title="MAIN[15][15]">
<a href="#virtex5-HCLK_IO_CENTER-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-CELL[2].IOCLK[2]-CELL[2].IOCLK[3]-1">HCLK_IO_INT: wire support (CELL[2].IOCLK[0], CELL[2].IOCLK[1], CELL[2].IOCLK[2], CELL[2].IOCLK[3]) bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[18][15]" title="MAIN[18][15]">
<a href="#virtex5-HCLK_IO_CENTER-HCLK_IO_INT-support-CELL[2].RCLK_ROW[0]-0">HCLK_IO_INT: wire support (CELL[2].RCLK_ROW[0]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[34][15]" title="MAIN[34][15]">
<a href="#virtex5-HCLK_IO_CENTER-BANK-V5_LVDSVIAS[1]">BANK:  V5_LVDSVIAS bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[35][15]" title="MAIN[35][15]">
<a href="#virtex5-HCLK_IO_CENTER-BANK-V5_LVDSVIAS[0]">BANK:  V5_LVDSVIAS bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[38][15]" title="MAIN[38][15]">
<a href="#virtex5-HCLK_IO_CENTER-BANK-INTERNAL_VREF[3]">BANK:  INTERNAL_VREF bit 3</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[39][15]" title="MAIN[39][15]">
<a href="#virtex5-HCLK_IO_CENTER-BANK-INTERNAL_VREF[4]">BANK:  INTERNAL_VREF bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[48][15]" title="MAIN[48][15]">
<a href="#virtex5-HCLK_IO_CENTER-DCI-PMASK_TERM_SPLIT[3]">DCI:  PMASK_TERM_SPLIT bit 3</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[49][15]" title="MAIN[49][15]">
<a href="#virtex5-HCLK_IO_CENTER-DCI-PMASK_TERM_SPLIT[4]">DCI:  PMASK_TERM_SPLIT bit 4</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[50][15]" title="MAIN[50][15]">
<a href="#virtex5-HCLK_IO_CENTER-DCI-PMASK_TERM_VCC[0]">DCI:  PMASK_TERM_VCC bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[51][15]" title="MAIN[51][15]">
<a href="#virtex5-HCLK_IO_CENTER-DCI-NMASK_TERM_SPLIT[4]">DCI:  NMASK_TERM_SPLIT bit 4</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[52][15]" title="MAIN[52][15]">
<a href="#virtex5-HCLK_IO_CENTER-DCI-PREF[3]">DCI:  PREF bit 3</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[53][15]" title="MAIN[53][15]">
<a href="#virtex5-HCLK_IO_CENTER-DCI-V5_LVDIV2[2]">DCI:  V5_LVDIV2 bit 2</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[12][14]" title="MAIN[12][14]">
<a href="#virtex5-HCLK_IO_CENTER-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-7">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 7</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[13][14]" title="MAIN[13][14]">
<a href="#virtex5-HCLK_IO_CENTER-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-6">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 6</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[14][14]" title="MAIN[14][14]">
<a href="#virtex5-HCLK_IO_CENTER-HCLK_IO_INT-support-CELL[2].RCLK_ROW[1]-0">HCLK_IO_INT: wire support (CELL[2].RCLK_ROW[1]) bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[15][14]" title="MAIN[15][14]">
<a href="#virtex5-HCLK_IO_CENTER-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-CELL[2].IOCLK[2]-CELL[2].IOCLK[3]-0">HCLK_IO_INT: wire support (CELL[2].IOCLK[0], CELL[2].IOCLK[1], CELL[2].IOCLK[2], CELL[2].IOCLK[3]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[26][14]" title="MAIN[26][14]">
<a href="#virtex5-HCLK_IO_CENTER-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-4">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 4</a>
</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[28][14]" title="MAIN[28][14]">
<a href="#virtex5-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[9]-CELL[2].HCLK_ROW[9]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[9] ← CELL[2].HCLK_ROW[9]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[34][14]" title="MAIN[34][14]">
<a href="#virtex5-HCLK_IO_CENTER-BANK-V5_LVDSVIAS[2]">BANK:  V5_LVDSVIAS bit 2</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[35][14]" title="MAIN[35][14]">
<a href="#virtex5-HCLK_IO_CENTER-BANK-V5_LVDSVIAS[3]">BANK:  V5_LVDSVIAS bit 3</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[36][14]" title="MAIN[36][14]">
<a href="#virtex5-HCLK_IO_CENTER-IDELAYCTRL-VCTL_SEL[1]">IDELAYCTRL:  VCTL_SEL bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[37][14]" title="MAIN[37][14]">
<a href="#virtex5-HCLK_IO_CENTER-IDELAYCTRL-DLL_ENABLE">IDELAYCTRL:  DLL_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[46][14]" title="MAIN[46][14]">
<a href="#virtex5-HCLK_IO_CENTER-DCI-ENABLE">DCI:  ENABLE</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[47][14]" title="MAIN[47][14]">
<a href="#virtex5-HCLK_IO_CENTER-DCI-CASCADE_FROM_ABOVE">DCI:  CASCADE_FROM_ABOVE</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[48][14]" title="MAIN[48][14]">
<a href="#virtex5-HCLK_IO_CENTER-DCI-QUIET">DCI:  QUIET</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[49][14]" title="MAIN[49][14]">
<a href="#virtex5-HCLK_IO_CENTER-DCI-TEST_ENABLE[0]">DCI:  TEST_ENABLE bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[50][14]" title="MAIN[50][14]">
<a href="#virtex5-HCLK_IO_CENTER-DCI-PMASK_TERM_VCC[1]">DCI:  PMASK_TERM_VCC bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[51][14]" title="MAIN[51][14]">
<a href="#virtex5-HCLK_IO_CENTER-DCI-PMASK_TERM_VCC[2]">DCI:  PMASK_TERM_VCC bit 2</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[52][14]" title="MAIN[52][14]">
<a href="#virtex5-HCLK_IO_CENTER-DCI-NREF[0]">DCI:  NREF bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[53][14]" title="MAIN[53][14]">
<a href="#virtex5-HCLK_IO_CENTER-DCI-PREF[2]">DCI:  PREF bit 2</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[9][13]" title="MAIN[9][13]">
<a href="#virtex5-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[0]-CELL[2].RCLK_ROW[0]">HCLK_IO_INT: buffer CELL[2].RCLK_IO[0] ← CELL[2].RCLK_ROW[0]</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[10][13]" title="MAIN[10][13]">
<a href="#virtex5-HCLK_IO_CENTER-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-3">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 3</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[11][13]" title="MAIN[11][13]">
<a href="#virtex5-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[3]-CELL[2].HCLK_ROW[3]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[3] ← CELL[2].HCLK_ROW[3]</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[12][13]" title="MAIN[12][13]">
<a href="#virtex5-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[4]-CELL[2].HCLK_ROW[4]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[4] ← CELL[2].HCLK_ROW[4]</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[15][13]" title="MAIN[15][13]">
<a href="#virtex5-HCLK_IO_CENTER-HCLK_IO_INT-support-CELL[2].RCLK_ROW[2]-0">HCLK_IO_INT: wire support (CELL[2].RCLK_ROW[2]) bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[16][13]" title="MAIN[16][13]">
<a href="#virtex5-HCLK_IO_CENTER-HCLK_IO_INT-support-CELL[2].RCLK_ROW[3]-0">HCLK_IO_INT: wire support (CELL[2].RCLK_ROW[3]) bit 0</a>
</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[18][13]" title="MAIN[18][13]">
<a href="#virtex5-HCLK_IO_CENTER-BUFIO[2]-ENABLE">BUFIO[2]:  ENABLE</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[19][13]" title="MAIN[19][13]">
<a href="#virtex5-HCLK_IO_CENTER-BUFIO[1]-ENABLE">BUFIO[1]:  ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[26][13]" title="MAIN[26][13]">
<a href="#virtex5-HCLK_IO_CENTER-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-2">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 2</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[27][13]" title="MAIN[27][13]">
<a href="#virtex5-HCLK_IO_CENTER-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-1">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[28][13]" title="MAIN[28][13]">
<a href="#virtex5-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[8]-CELL[2].HCLK_ROW[8]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[8] ← CELL[2].HCLK_ROW[8]</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[29][13]" title="MAIN[29][13]">
<a href="#virtex5-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[7]-CELL[2].HCLK_ROW[7]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[7] ← CELL[2].HCLK_ROW[7]</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[32][13]" title="MAIN[32][13]">
<a href="#virtex5-HCLK_IO_CENTER-BANK-V5_LVDSVIAS[8]">BANK:  V5_LVDSVIAS bit 8</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[33][13]" title="MAIN[33][13]">
<a href="#virtex5-HCLK_IO_CENTER-BANK-V5_LVDSVIAS[9]">BANK:  V5_LVDSVIAS bit 9</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[34][13]" title="MAIN[34][13]">
<a href="#virtex5-HCLK_IO_CENTER-BANK-V5_LVDSVIAS[5]">BANK:  V5_LVDSVIAS bit 5</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[35][13]" title="MAIN[35][13]">
<a href="#virtex5-HCLK_IO_CENTER-BANK-V5_LVDSVIAS[4]">BANK:  V5_LVDSVIAS bit 4</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[36][13]" title="MAIN[36][13]">
<a href="#virtex5-HCLK_IO_CENTER-IDELAYCTRL-VCTL_SEL[0]">IDELAYCTRL:  VCTL_SEL bit 0</a>
</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[38][13]" title="MAIN[38][13]">
<a href="#virtex5-HCLK_IO_CENTER-BANK-INTERNAL_VREF[2]">BANK:  INTERNAL_VREF bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[46][13]" title="MAIN[46][13]">
<a href="#virtex5-HCLK_IO_CENTER-DCI-PMASK_TERM_SPLIT[0]">DCI:  PMASK_TERM_SPLIT bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[47][13]" title="MAIN[47][13]">
<a href="#virtex5-HCLK_IO_CENTER-DCI-CASCADE_FROM_BELOW">DCI:  CASCADE_FROM_BELOW</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[48][13]" title="MAIN[48][13]">
<a href="#virtex5-HCLK_IO_CENTER-DCI-NMASK_TERM_SPLIT[0]">DCI:  NMASK_TERM_SPLIT bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[49][13]" title="MAIN[49][13]">
<a href="#virtex5-HCLK_IO_CENTER-DCI-NMASK_TERM_SPLIT[1]">DCI:  NMASK_TERM_SPLIT bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[50][13]" title="MAIN[50][13]">
<a href="#virtex5-HCLK_IO_CENTER-DCI-PMASK_TERM_VCC[4]">DCI:  PMASK_TERM_VCC bit 4</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[51][13]" title="MAIN[51][13]">
<a href="#virtex5-HCLK_IO_CENTER-DCI-PMASK_TERM_VCC[3]">DCI:  PMASK_TERM_VCC bit 3</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[52][13]" title="MAIN[52][13]">
<a href="#virtex5-HCLK_IO_CENTER-DCI-NREF[1]">DCI:  NREF bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[53][13]" title="MAIN[53][13]">
<a href="#virtex5-HCLK_IO_CENTER-DCI-TEST_ENABLE[1]">DCI:  TEST_ENABLE bit 1</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[10][12]" title="MAIN[10][12]">
<a href="#virtex5-HCLK_IO_CENTER-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-0">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 0</a>
</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[12][12]" title="MAIN[12][12]">
<a href="#virtex5-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[1]-CELL[2].RCLK_ROW[1]">HCLK_IO_INT: buffer CELL[2].RCLK_IO[1] ← CELL[2].RCLK_ROW[1]</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[13][12]" title="MAIN[13][12]">
<a href="#virtex5-HCLK_IO_CENTER-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-5">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 5</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[14][12]" title="MAIN[14][12]">
<a href="#virtex5-HCLK_IO_CENTER-BUFIO[3]-ENABLE">BUFIO[3]:  ENABLE</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[15][12]" title="MAIN[15][12]">
<a href="#virtex5-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[1]-CELL[2].HCLK_ROW[1]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[1] ← CELL[2].HCLK_ROW[1]</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[16][12]" title="MAIN[16][12]">
<a href="#virtex5-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[0]-CELL[2].HCLK_ROW[0]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[0] ← CELL[2].HCLK_ROW[0]</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[17][12]" title="MAIN[17][12]">
<a href="#virtex5-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[2]-CELL[2].HCLK_ROW[2]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[2] ← CELL[2].HCLK_ROW[2]</a>
</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[19][12]" title="MAIN[19][12]">
<a href="#virtex5-HCLK_IO_CENTER-BUFIO[0]-ENABLE">BUFIO[0]:  ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[27][12]" title="MAIN[27][12]">
<a href="#virtex5-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[2]-CELL[2].RCLK_ROW[2]">HCLK_IO_INT: buffer CELL[2].RCLK_IO[2] ← CELL[2].RCLK_ROW[2]</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[28][12]" title="MAIN[28][12]">
<a href="#virtex5-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[5]-CELL[2].HCLK_ROW[5]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[5] ← CELL[2].HCLK_ROW[5]</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[29][12]" title="MAIN[29][12]">
<a href="#virtex5-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[6]-CELL[2].HCLK_ROW[6]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[6] ← CELL[2].HCLK_ROW[6]</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[32][12]" title="MAIN[32][12]">
<a href="#virtex5-HCLK_IO_CENTER-BANK-V5_LVDSVIAS[11]">BANK:  V5_LVDSVIAS bit 11</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[33][12]" title="MAIN[33][12]">
<a href="#virtex5-HCLK_IO_CENTER-BANK-V5_LVDSVIAS[10]">BANK:  V5_LVDSVIAS bit 10</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[34][12]" title="MAIN[34][12]">
<a href="#virtex5-HCLK_IO_CENTER-BANK-V5_LVDSVIAS[6]">BANK:  V5_LVDSVIAS bit 6</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[35][12]" title="MAIN[35][12]">
<a href="#virtex5-HCLK_IO_CENTER-BANK-V5_LVDSVIAS[7]">BANK:  V5_LVDSVIAS bit 7</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[36][12]" title="MAIN[36][12]">
<a href="#virtex5-HCLK_IO_CENTER-IDELAYCTRL-DELAY_ENABLE">IDELAYCTRL:  DELAY_ENABLE</a>
</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[38][12]" title="MAIN[38][12]">
<a href="#virtex5-HCLK_IO_CENTER-BANK-INTERNAL_VREF[1]">BANK:  INTERNAL_VREF bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[39][12]" title="MAIN[39][12]">
<a href="#virtex5-HCLK_IO_CENTER-BANK-INTERNAL_VREF[0]">BANK:  INTERNAL_VREF bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[46][12]" title="MAIN[46][12]">
<a href="#virtex5-HCLK_IO_CENTER-DCI-PMASK_TERM_SPLIT[1]">DCI:  PMASK_TERM_SPLIT bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[47][12]" title="MAIN[47][12]">
<a href="#virtex5-HCLK_IO_CENTER-DCI-PMASK_TERM_SPLIT[2]">DCI:  PMASK_TERM_SPLIT bit 2</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[48][12]" title="MAIN[48][12]">
<a href="#virtex5-HCLK_IO_CENTER-DCI-NMASK_TERM_SPLIT[3]">DCI:  NMASK_TERM_SPLIT bit 3</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[49][12]" title="MAIN[49][12]">
<a href="#virtex5-HCLK_IO_CENTER-DCI-NMASK_TERM_SPLIT[2]">DCI:  NMASK_TERM_SPLIT bit 2</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[50][12]" title="MAIN[50][12]">
<a href="#virtex5-HCLK_IO_CENTER-DCI-PREF[1]">DCI:  PREF bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[51][12]" title="MAIN[51][12]">
<a href="#virtex5-HCLK_IO_CENTER-DCI-PREF[0]">DCI:  PREF bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[52][12]" title="MAIN[52][12]">
<a href="#virtex5-HCLK_IO_CENTER-DCI-V5_LVDIV2[0]">DCI:  V5_LVDIV2 bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CENTER-bit-MAIN[53][12]" title="MAIN[53][12]">
<a href="#virtex5-HCLK_IO_CENTER-DCI-V5_LVDIV2[1]">DCI:  V5_LVDIV2 bit 1</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-hclk_io_cfg_s"><a class="header" href="#tile-hclk_io_cfg_s">Tile HCLK_IO_CFG_S</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-hclk_io_int-2"><a class="header" href="#switchbox-hclk_io_int-2">Switchbox HCLK_IO_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CFG_S switchbox HCLK_IO_INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[0]-CELL[2].HCLK_ROW[0]"><td>CELL[2].HCLK_IO[0]</td><td>CELL[2].HCLK_ROW[0]</td><td><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[16][12]">MAIN[16][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[1]-CELL[2].HCLK_ROW[1]"><td>CELL[2].HCLK_IO[1]</td><td>CELL[2].HCLK_ROW[1]</td><td><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[15][12]">MAIN[15][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[2]-CELL[2].HCLK_ROW[2]"><td>CELL[2].HCLK_IO[2]</td><td>CELL[2].HCLK_ROW[2]</td><td><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[17][12]">MAIN[17][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[3]-CELL[2].HCLK_ROW[3]"><td>CELL[2].HCLK_IO[3]</td><td>CELL[2].HCLK_ROW[3]</td><td><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[11][13]">MAIN[11][13]</a></td></tr>

<tr id="virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[4]-CELL[2].HCLK_ROW[4]"><td>CELL[2].HCLK_IO[4]</td><td>CELL[2].HCLK_ROW[4]</td><td><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[12][13]">MAIN[12][13]</a></td></tr>

<tr id="virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[5]-CELL[2].HCLK_ROW[5]"><td>CELL[2].HCLK_IO[5]</td><td>CELL[2].HCLK_ROW[5]</td><td><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[28][12]">MAIN[28][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[6]-CELL[2].HCLK_ROW[6]"><td>CELL[2].HCLK_IO[6]</td><td>CELL[2].HCLK_ROW[6]</td><td><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[29][12]">MAIN[29][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[7]-CELL[2].HCLK_ROW[7]"><td>CELL[2].HCLK_IO[7]</td><td>CELL[2].HCLK_ROW[7]</td><td><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[29][13]">MAIN[29][13]</a></td></tr>

<tr id="virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[8]-CELL[2].HCLK_ROW[8]"><td>CELL[2].HCLK_IO[8]</td><td>CELL[2].HCLK_ROW[8]</td><td><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[28][13]">MAIN[28][13]</a></td></tr>

<tr id="virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[9]-CELL[2].HCLK_ROW[9]"><td>CELL[2].HCLK_IO[9]</td><td>CELL[2].HCLK_ROW[9]</td><td><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[28][14]">MAIN[28][14]</a></td></tr>

<tr id="virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[0]-CELL[2].RCLK_ROW[0]"><td>CELL[2].RCLK_IO[0]</td><td>CELL[2].RCLK_ROW[0]</td><td><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[9][13]">MAIN[9][13]</a></td></tr>

<tr id="virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[1]-CELL[2].RCLK_ROW[1]"><td>CELL[2].RCLK_IO[1]</td><td>CELL[2].RCLK_ROW[1]</td><td><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[12][12]">MAIN[12][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[2]-CELL[2].RCLK_ROW[2]"><td>CELL[2].RCLK_IO[2]</td><td>CELL[2].RCLK_ROW[2]</td><td><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[27][12]">MAIN[27][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[3]-CELL[2].RCLK_ROW[3]"><td>CELL[2].RCLK_IO[3]</td><td>CELL[2].RCLK_ROW[3]</td><td><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[9][15]">MAIN[9][15]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CFG_S switchbox HCLK_IO_INT muxes IMUX_IDELAYCTRL_REFCLK</caption>
<thead>
<tr><th colspan="10">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-9"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[10][15]">MAIN[10][15]</a></td><td id="virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-8"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[11][15]">MAIN[11][15]</a></td><td id="virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-7"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[12][14]">MAIN[12][14]</a></td><td id="virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-6"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[13][14]">MAIN[13][14]</a></td><td id="virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-5"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[13][12]">MAIN[13][12]</a></td><td id="virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-4"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[26][14]">MAIN[26][14]</a></td><td id="virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-3"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[10][13]">MAIN[10][13]</a></td><td id="virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-2"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[26][13]">MAIN[26][13]</a></td><td id="virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-1"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[27][13]">MAIN[27][13]</a></td><td id="virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-0"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[10][12]">MAIN[10][12]</a></td><td>CELL[2].IMUX_IDELAYCTRL_REFCLK</td></tr>

<tr><th colspan="10"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[2].HCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[2].HCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[7]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[9]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CFG_S wire support CELL[2].RCLK_ROW[0]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-support-CELL[2].RCLK_ROW[0]-0"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[18][15]">MAIN[18][15]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CFG_S wire support CELL[2].RCLK_ROW[1]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-support-CELL[2].RCLK_ROW[1]-0"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[14][14]">MAIN[14][14]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CFG_S wire support CELL[2].RCLK_ROW[2]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-support-CELL[2].RCLK_ROW[2]-0"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[15][13]">MAIN[15][13]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CFG_S wire support CELL[2].RCLK_ROW[3]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-support-CELL[2].RCLK_ROW[3]-0"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[16][13]">MAIN[16][13]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CFG_S wire support CELL[2].IOCLK[0], CELL[2].IOCLK[1], CELL[2].IOCLK[2], CELL[2].IOCLK[3]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-CELL[2].IOCLK[2]-CELL[2].IOCLK[3]-0"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[15][14]">MAIN[15][14]</a></td></tr>

<tr><td id="virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-CELL[2].IOCLK[2]-CELL[2].IOCLK[3]-1"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[15][15]">MAIN[15][15]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bufio-2"><a class="header" href="#bels-bufio-2">Bels BUFIO</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CFG_S bel BUFIO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BUFIO[2]</th><th>BUFIO[3]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL[0].OUT_CLKPAD</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>O</td><td>out</td><td>CELL[2].IOCLK[2]</td><td>CELL[2].IOCLK[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CFG_S bel BUFIO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BUFIO[2]</th><th>BUFIO[3]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="virtex5-HCLK_IO_CFG_S-BUFIO[2]-ENABLE"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[18][13]">MAIN[18][13]</a></td><td id="virtex5-HCLK_IO_CFG_S-BUFIO[3]-ENABLE"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[14][12]">MAIN[14][12]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-idelayctrl-2"><a class="header" href="#bels-idelayctrl-2">Bels IDELAYCTRL</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CFG_S bel IDELAYCTRL pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IDELAYCTRL</th></tr>

</thead>

<tbody>
<tr><td>REFCLK</td><td>in</td><td>CELL[2].IMUX_IDELAYCTRL_REFCLK</td></tr>

<tr><td>RST</td><td>in</td><td>CELL[0].IMUX_IMUX[0]</td></tr>

<tr><td>RDY</td><td>out</td><td>CELL[1].OUT_BEL[22]</td></tr>

<tr><td>DNPULSEOUT</td><td>out</td><td>CELL[1].OUT_BEL[18]</td></tr>

<tr><td>UPPULSEOUT</td><td>out</td><td>CELL[1].OUT_BEL[17]</td></tr>

<tr><td>OUTN1</td><td>out</td><td>CELL[1].OUT_BEL[23]</td></tr>

<tr><td>OUTN65</td><td>out</td><td>CELL[1].OUT_BEL[16]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CFG_S bel IDELAYCTRL attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IDELAYCTRL</th></tr>

</thead>

<tbody>
<tr><td>DLL_ENABLE</td><td id="virtex5-HCLK_IO_CFG_S-IDELAYCTRL-DLL_ENABLE"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[37][14]">MAIN[37][14]</a></td></tr>

<tr><td>DELAY_ENABLE</td><td id="virtex5-HCLK_IO_CFG_S-IDELAYCTRL-DELAY_ENABLE"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[36][12]">MAIN[36][12]</a></td></tr>

<tr><td>VCTL_SEL bit 0</td><td id="virtex5-HCLK_IO_CFG_S-IDELAYCTRL-VCTL_SEL[0]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[36][13]">MAIN[36][13]</a></td></tr>

<tr><td>VCTL_SEL bit 1</td><td id="virtex5-HCLK_IO_CFG_S-IDELAYCTRL-VCTL_SEL[1]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[36][14]">MAIN[36][14]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-dci_v4-2"><a class="header" href="#bels-dci_v4-2">Bels DCI_V4</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CFG_S bel DCI_V4 pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>DCI</th></tr>

</thead>

<tbody>
<tr><td>TSTCLK</td><td>in</td><td>CELL[1].IMUX_BYP_SITE[2]</td></tr>

<tr><td>TSTRST</td><td>in</td><td>CELL[1].IMUX_BYP_SITE[0]</td></tr>

<tr><td>TSTHLP</td><td>in</td><td>CELL[1].IMUX_BYP_SITE[3]</td></tr>

<tr><td>TSTHLN</td><td>in</td><td>CELL[1].IMUX_BYP_SITE[6]</td></tr>

<tr><td>DCISCLK</td><td>out</td><td>CELL[0].OUT_BEL[20]</td></tr>

<tr><td>DCIADDRESS[0]</td><td>out</td><td>CELL[1].OUT_BEL[8]</td></tr>

<tr><td>DCIADDRESS[1]</td><td>out</td><td>CELL[1].OUT_BEL[20]</td></tr>

<tr><td>DCIADDRESS[2]</td><td>out</td><td>CELL[1].OUT_BEL[22]</td></tr>

<tr><td>DCIDATA</td><td>out</td><td>CELL[0].OUT_BEL[22]</td></tr>

<tr><td>DCIIOUPDATE</td><td>out</td><td>CELL[0].OUT_BEL[8]</td></tr>

<tr><td>DCIREFIOUPDATE</td><td>out</td><td>CELL[0].OUT_BEL[15]</td></tr>

<tr><td>DCIDONE</td><td>out</td><td>CELL[0].OUT_BEL[20]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CFG_S bel DCI_V4 attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>DCI</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="virtex5-HCLK_IO_CFG_S-DCI-ENABLE"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[46][14]">MAIN[46][14]</a></td></tr>

<tr><td>QUIET</td><td id="virtex5-HCLK_IO_CFG_S-DCI-QUIET"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[48][14]">MAIN[48][14]</a></td></tr>

<tr><td>V5_LVDIV2 bit 0</td><td id="virtex5-HCLK_IO_CFG_S-DCI-V5_LVDIV2[0]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[52][12]">MAIN[52][12]</a></td></tr>

<tr><td>V5_LVDIV2 bit 1</td><td id="virtex5-HCLK_IO_CFG_S-DCI-V5_LVDIV2[1]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[53][12]">MAIN[53][12]</a></td></tr>

<tr><td>V5_LVDIV2 bit 2</td><td id="virtex5-HCLK_IO_CFG_S-DCI-V5_LVDIV2[2]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[53][15]">MAIN[53][15]</a></td></tr>

<tr><td>PMASK_TERM_VCC bit 0</td><td id="virtex5-HCLK_IO_CFG_S-DCI-PMASK_TERM_VCC[0]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[50][15]">MAIN[50][15]</a></td></tr>

<tr><td>PMASK_TERM_VCC bit 1</td><td id="virtex5-HCLK_IO_CFG_S-DCI-PMASK_TERM_VCC[1]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[50][14]">MAIN[50][14]</a></td></tr>

<tr><td>PMASK_TERM_VCC bit 2</td><td id="virtex5-HCLK_IO_CFG_S-DCI-PMASK_TERM_VCC[2]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[51][14]">MAIN[51][14]</a></td></tr>

<tr><td>PMASK_TERM_VCC bit 3</td><td id="virtex5-HCLK_IO_CFG_S-DCI-PMASK_TERM_VCC[3]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[51][13]">MAIN[51][13]</a></td></tr>

<tr><td>PMASK_TERM_VCC bit 4</td><td id="virtex5-HCLK_IO_CFG_S-DCI-PMASK_TERM_VCC[4]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[50][13]">MAIN[50][13]</a></td></tr>

<tr><td>PMASK_TERM_SPLIT bit 0</td><td id="virtex5-HCLK_IO_CFG_S-DCI-PMASK_TERM_SPLIT[0]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[46][13]">MAIN[46][13]</a></td></tr>

<tr><td>PMASK_TERM_SPLIT bit 1</td><td id="virtex5-HCLK_IO_CFG_S-DCI-PMASK_TERM_SPLIT[1]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[46][12]">MAIN[46][12]</a></td></tr>

<tr><td>PMASK_TERM_SPLIT bit 2</td><td id="virtex5-HCLK_IO_CFG_S-DCI-PMASK_TERM_SPLIT[2]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[47][12]">MAIN[47][12]</a></td></tr>

<tr><td>PMASK_TERM_SPLIT bit 3</td><td id="virtex5-HCLK_IO_CFG_S-DCI-PMASK_TERM_SPLIT[3]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[48][15]">MAIN[48][15]</a></td></tr>

<tr><td>PMASK_TERM_SPLIT bit 4</td><td id="virtex5-HCLK_IO_CFG_S-DCI-PMASK_TERM_SPLIT[4]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[49][15]">MAIN[49][15]</a></td></tr>

<tr><td>NMASK_TERM_SPLIT bit 0</td><td id="virtex5-HCLK_IO_CFG_S-DCI-NMASK_TERM_SPLIT[0]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[48][13]">MAIN[48][13]</a></td></tr>

<tr><td>NMASK_TERM_SPLIT bit 1</td><td id="virtex5-HCLK_IO_CFG_S-DCI-NMASK_TERM_SPLIT[1]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[49][13]">MAIN[49][13]</a></td></tr>

<tr><td>NMASK_TERM_SPLIT bit 2</td><td id="virtex5-HCLK_IO_CFG_S-DCI-NMASK_TERM_SPLIT[2]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[49][12]">MAIN[49][12]</a></td></tr>

<tr><td>NMASK_TERM_SPLIT bit 3</td><td id="virtex5-HCLK_IO_CFG_S-DCI-NMASK_TERM_SPLIT[3]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[48][12]">MAIN[48][12]</a></td></tr>

<tr><td>NMASK_TERM_SPLIT bit 4</td><td id="virtex5-HCLK_IO_CFG_S-DCI-NMASK_TERM_SPLIT[4]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[51][15]">MAIN[51][15]</a></td></tr>

<tr><td>NREF bit 0</td><td id="virtex5-HCLK_IO_CFG_S-DCI-NREF[0]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[52][14]">MAIN[52][14]</a></td></tr>

<tr><td>NREF bit 1</td><td id="virtex5-HCLK_IO_CFG_S-DCI-NREF[1]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[52][13]">MAIN[52][13]</a></td></tr>

<tr><td>PREF bit 0</td><td id="virtex5-HCLK_IO_CFG_S-DCI-PREF[0]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[51][12]">MAIN[51][12]</a></td></tr>

<tr><td>PREF bit 1</td><td id="virtex5-HCLK_IO_CFG_S-DCI-PREF[1]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[50][12]">MAIN[50][12]</a></td></tr>

<tr><td>PREF bit 2</td><td id="virtex5-HCLK_IO_CFG_S-DCI-PREF[2]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[53][14]">MAIN[53][14]</a></td></tr>

<tr><td>PREF bit 3</td><td id="virtex5-HCLK_IO_CFG_S-DCI-PREF[3]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[52][15]">MAIN[52][15]</a></td></tr>

<tr><td>TEST_ENABLE bit 0</td><td id="virtex5-HCLK_IO_CFG_S-DCI-TEST_ENABLE[0]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[49][14]">MAIN[49][14]</a></td></tr>

<tr><td>TEST_ENABLE bit 1</td><td id="virtex5-HCLK_IO_CFG_S-DCI-TEST_ENABLE[1]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[53][13]">MAIN[53][13]</a></td></tr>

<tr><td>CASCADE_FROM_ABOVE</td><td id="virtex5-HCLK_IO_CFG_S-DCI-CASCADE_FROM_ABOVE"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[47][14]">MAIN[47][14]</a></td></tr>

<tr><td>CASCADE_FROM_BELOW</td><td id="virtex5-HCLK_IO_CFG_S-DCI-CASCADE_FROM_BELOW"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[47][13]">MAIN[47][13]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bank-2"><a class="header" href="#bels-bank-2">Bels BANK</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CFG_S bel BANK pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BANK</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CFG_S bel BANK attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BANK</th></tr>

</thead>

<tbody>
<tr><td>V5_LVDSVIAS bit 0</td><td id="virtex5-HCLK_IO_CFG_S-BANK-V5_LVDSVIAS[0]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[35][15]">MAIN[35][15]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 1</td><td id="virtex5-HCLK_IO_CFG_S-BANK-V5_LVDSVIAS[1]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[34][15]">MAIN[34][15]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 2</td><td id="virtex5-HCLK_IO_CFG_S-BANK-V5_LVDSVIAS[2]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[34][14]">MAIN[34][14]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 3</td><td id="virtex5-HCLK_IO_CFG_S-BANK-V5_LVDSVIAS[3]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[35][14]">MAIN[35][14]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 4</td><td id="virtex5-HCLK_IO_CFG_S-BANK-V5_LVDSVIAS[4]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[35][13]">MAIN[35][13]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 5</td><td id="virtex5-HCLK_IO_CFG_S-BANK-V5_LVDSVIAS[5]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[34][13]">MAIN[34][13]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 6</td><td id="virtex5-HCLK_IO_CFG_S-BANK-V5_LVDSVIAS[6]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[34][12]">MAIN[34][12]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 7</td><td id="virtex5-HCLK_IO_CFG_S-BANK-V5_LVDSVIAS[7]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[35][12]">MAIN[35][12]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 8</td><td id="virtex5-HCLK_IO_CFG_S-BANK-V5_LVDSVIAS[8]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[32][13]">MAIN[32][13]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 9</td><td id="virtex5-HCLK_IO_CFG_S-BANK-V5_LVDSVIAS[9]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[33][13]">MAIN[33][13]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 10</td><td id="virtex5-HCLK_IO_CFG_S-BANK-V5_LVDSVIAS[10]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[33][12]">MAIN[33][12]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 11</td><td id="virtex5-HCLK_IO_CFG_S-BANK-V5_LVDSVIAS[11]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[32][12]">MAIN[32][12]</a></td></tr>

<tr><td>INTERNAL_VREF</td><td><a href="#virtex5-HCLK_IO_CFG_S-BANK-INTERNAL_VREF">[enum: INTERNAL_VREF]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CFG_S enum INTERNAL_VREF</caption>
<thead>
<tr id="virtex5-HCLK_IO_CFG_S-BANK-INTERNAL_VREF"><th>BANK.INTERNAL_VREF</th><td id="virtex5-HCLK_IO_CFG_S-BANK-INTERNAL_VREF[4]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[39][15]">MAIN[39][15]</a></td><td id="virtex5-HCLK_IO_CFG_S-BANK-INTERNAL_VREF[3]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[38][15]">MAIN[38][15]</a></td><td id="virtex5-HCLK_IO_CFG_S-BANK-INTERNAL_VREF[2]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[38][13]">MAIN[38][13]</a></td><td id="virtex5-HCLK_IO_CFG_S-BANK-INTERNAL_VREF[1]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[38][12]">MAIN[38][12]</a></td><td id="virtex5-HCLK_IO_CFG_S-BANK-INTERNAL_VREF[0]"><a href="#virtex5-HCLK_IO_CFG_S-bit-MAIN[39][12]">MAIN[39][12]</a></td></tr>

</thead>

<tbody>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_750</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_900</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>_1080</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_1250</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-2"><a class="header" href="#bel-wires-2">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CFG_S bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL[0].IMUX_IMUX[0]</td><td>IDELAYCTRL.RST</td></tr>

<tr><td>CELL[0].OUT_BEL[8]</td><td>DCI.DCIIOUPDATE</td></tr>

<tr><td>CELL[0].OUT_BEL[15]</td><td>DCI.DCIREFIOUPDATE</td></tr>

<tr><td>CELL[0].OUT_BEL[20]</td><td>DCI.DCISCLK, DCI.DCIDONE</td></tr>

<tr><td>CELL[0].OUT_BEL[22]</td><td>DCI.DCIDATA</td></tr>

<tr><td>CELL[0].OUT_CLKPAD</td><td>BUFIO[2].I</td></tr>

<tr><td>CELL[1].IMUX_BYP_SITE[0]</td><td>DCI.TSTRST</td></tr>

<tr><td>CELL[1].IMUX_BYP_SITE[2]</td><td>DCI.TSTCLK</td></tr>

<tr><td>CELL[1].IMUX_BYP_SITE[3]</td><td>DCI.TSTHLP</td></tr>

<tr><td>CELL[1].IMUX_BYP_SITE[6]</td><td>DCI.TSTHLN</td></tr>

<tr><td>CELL[1].OUT_BEL[8]</td><td>DCI.DCIADDRESS[0]</td></tr>

<tr><td>CELL[1].OUT_BEL[16]</td><td>IDELAYCTRL.OUTN65</td></tr>

<tr><td>CELL[1].OUT_BEL[17]</td><td>IDELAYCTRL.UPPULSEOUT</td></tr>

<tr><td>CELL[1].OUT_BEL[18]</td><td>IDELAYCTRL.DNPULSEOUT</td></tr>

<tr><td>CELL[1].OUT_BEL[20]</td><td>DCI.DCIADDRESS[1]</td></tr>

<tr><td>CELL[1].OUT_BEL[22]</td><td>IDELAYCTRL.RDY, DCI.DCIADDRESS[2]</td></tr>

<tr><td>CELL[1].OUT_BEL[23]</td><td>IDELAYCTRL.OUTN1</td></tr>

<tr><td>CELL[1].OUT_CLKPAD</td><td>BUFIO[3].I</td></tr>

<tr><td>CELL[2].IMUX_IDELAYCTRL_REFCLK</td><td>IDELAYCTRL.REFCLK</td></tr>

<tr><td>CELL[2].IOCLK[2]</td><td>BUFIO[2].O</td></tr>

<tr><td>CELL[2].IOCLK[3]</td><td>BUFIO[3].O</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-2"><a class="header" href="#bitstream-2">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CFG_S rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="54">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
<th>F40</th>
<th>F41</th>
<th>F42</th>
<th>F43</th>
<th>F44</th>
<th>F45</th>
<th>F46</th>
<th>F47</th>
<th>F48</th>
<th>F49</th>
<th>F50</th>
<th>F51</th>
<th>F52</th>
<th>F53</th>
</tr>

</thead>

<tbody>
<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[9][15]" title="MAIN[9][15]">
<a href="#virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[3]-CELL[2].RCLK_ROW[3]">HCLK_IO_INT: buffer CELL[2].RCLK_IO[3] ← CELL[2].RCLK_ROW[3]</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[10][15]" title="MAIN[10][15]">
<a href="#virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-9">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 9</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[11][15]" title="MAIN[11][15]">
<a href="#virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-8">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[15][15]" title="MAIN[15][15]">
<a href="#virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-CELL[2].IOCLK[2]-CELL[2].IOCLK[3]-1">HCLK_IO_INT: wire support (CELL[2].IOCLK[0], CELL[2].IOCLK[1], CELL[2].IOCLK[2], CELL[2].IOCLK[3]) bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[18][15]" title="MAIN[18][15]">
<a href="#virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-support-CELL[2].RCLK_ROW[0]-0">HCLK_IO_INT: wire support (CELL[2].RCLK_ROW[0]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[34][15]" title="MAIN[34][15]">
<a href="#virtex5-HCLK_IO_CFG_S-BANK-V5_LVDSVIAS[1]">BANK:  V5_LVDSVIAS bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[35][15]" title="MAIN[35][15]">
<a href="#virtex5-HCLK_IO_CFG_S-BANK-V5_LVDSVIAS[0]">BANK:  V5_LVDSVIAS bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[38][15]" title="MAIN[38][15]">
<a href="#virtex5-HCLK_IO_CFG_S-BANK-INTERNAL_VREF[3]">BANK:  INTERNAL_VREF bit 3</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[39][15]" title="MAIN[39][15]">
<a href="#virtex5-HCLK_IO_CFG_S-BANK-INTERNAL_VREF[4]">BANK:  INTERNAL_VREF bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[48][15]" title="MAIN[48][15]">
<a href="#virtex5-HCLK_IO_CFG_S-DCI-PMASK_TERM_SPLIT[3]">DCI:  PMASK_TERM_SPLIT bit 3</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[49][15]" title="MAIN[49][15]">
<a href="#virtex5-HCLK_IO_CFG_S-DCI-PMASK_TERM_SPLIT[4]">DCI:  PMASK_TERM_SPLIT bit 4</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[50][15]" title="MAIN[50][15]">
<a href="#virtex5-HCLK_IO_CFG_S-DCI-PMASK_TERM_VCC[0]">DCI:  PMASK_TERM_VCC bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[51][15]" title="MAIN[51][15]">
<a href="#virtex5-HCLK_IO_CFG_S-DCI-NMASK_TERM_SPLIT[4]">DCI:  NMASK_TERM_SPLIT bit 4</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[52][15]" title="MAIN[52][15]">
<a href="#virtex5-HCLK_IO_CFG_S-DCI-PREF[3]">DCI:  PREF bit 3</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[53][15]" title="MAIN[53][15]">
<a href="#virtex5-HCLK_IO_CFG_S-DCI-V5_LVDIV2[2]">DCI:  V5_LVDIV2 bit 2</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[12][14]" title="MAIN[12][14]">
<a href="#virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-7">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 7</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[13][14]" title="MAIN[13][14]">
<a href="#virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-6">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 6</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[14][14]" title="MAIN[14][14]">
<a href="#virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-support-CELL[2].RCLK_ROW[1]-0">HCLK_IO_INT: wire support (CELL[2].RCLK_ROW[1]) bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[15][14]" title="MAIN[15][14]">
<a href="#virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-CELL[2].IOCLK[2]-CELL[2].IOCLK[3]-0">HCLK_IO_INT: wire support (CELL[2].IOCLK[0], CELL[2].IOCLK[1], CELL[2].IOCLK[2], CELL[2].IOCLK[3]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[26][14]" title="MAIN[26][14]">
<a href="#virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-4">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 4</a>
</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[28][14]" title="MAIN[28][14]">
<a href="#virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[9]-CELL[2].HCLK_ROW[9]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[9] ← CELL[2].HCLK_ROW[9]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[34][14]" title="MAIN[34][14]">
<a href="#virtex5-HCLK_IO_CFG_S-BANK-V5_LVDSVIAS[2]">BANK:  V5_LVDSVIAS bit 2</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[35][14]" title="MAIN[35][14]">
<a href="#virtex5-HCLK_IO_CFG_S-BANK-V5_LVDSVIAS[3]">BANK:  V5_LVDSVIAS bit 3</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[36][14]" title="MAIN[36][14]">
<a href="#virtex5-HCLK_IO_CFG_S-IDELAYCTRL-VCTL_SEL[1]">IDELAYCTRL:  VCTL_SEL bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[37][14]" title="MAIN[37][14]">
<a href="#virtex5-HCLK_IO_CFG_S-IDELAYCTRL-DLL_ENABLE">IDELAYCTRL:  DLL_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[46][14]" title="MAIN[46][14]">
<a href="#virtex5-HCLK_IO_CFG_S-DCI-ENABLE">DCI:  ENABLE</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[47][14]" title="MAIN[47][14]">
<a href="#virtex5-HCLK_IO_CFG_S-DCI-CASCADE_FROM_ABOVE">DCI:  CASCADE_FROM_ABOVE</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[48][14]" title="MAIN[48][14]">
<a href="#virtex5-HCLK_IO_CFG_S-DCI-QUIET">DCI:  QUIET</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[49][14]" title="MAIN[49][14]">
<a href="#virtex5-HCLK_IO_CFG_S-DCI-TEST_ENABLE[0]">DCI:  TEST_ENABLE bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[50][14]" title="MAIN[50][14]">
<a href="#virtex5-HCLK_IO_CFG_S-DCI-PMASK_TERM_VCC[1]">DCI:  PMASK_TERM_VCC bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[51][14]" title="MAIN[51][14]">
<a href="#virtex5-HCLK_IO_CFG_S-DCI-PMASK_TERM_VCC[2]">DCI:  PMASK_TERM_VCC bit 2</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[52][14]" title="MAIN[52][14]">
<a href="#virtex5-HCLK_IO_CFG_S-DCI-NREF[0]">DCI:  NREF bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[53][14]" title="MAIN[53][14]">
<a href="#virtex5-HCLK_IO_CFG_S-DCI-PREF[2]">DCI:  PREF bit 2</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[9][13]" title="MAIN[9][13]">
<a href="#virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[0]-CELL[2].RCLK_ROW[0]">HCLK_IO_INT: buffer CELL[2].RCLK_IO[0] ← CELL[2].RCLK_ROW[0]</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[10][13]" title="MAIN[10][13]">
<a href="#virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-3">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 3</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[11][13]" title="MAIN[11][13]">
<a href="#virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[3]-CELL[2].HCLK_ROW[3]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[3] ← CELL[2].HCLK_ROW[3]</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[12][13]" title="MAIN[12][13]">
<a href="#virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[4]-CELL[2].HCLK_ROW[4]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[4] ← CELL[2].HCLK_ROW[4]</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[15][13]" title="MAIN[15][13]">
<a href="#virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-support-CELL[2].RCLK_ROW[2]-0">HCLK_IO_INT: wire support (CELL[2].RCLK_ROW[2]) bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[16][13]" title="MAIN[16][13]">
<a href="#virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-support-CELL[2].RCLK_ROW[3]-0">HCLK_IO_INT: wire support (CELL[2].RCLK_ROW[3]) bit 0</a>
</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[18][13]" title="MAIN[18][13]">
<a href="#virtex5-HCLK_IO_CFG_S-BUFIO[2]-ENABLE">BUFIO[2]:  ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[26][13]" title="MAIN[26][13]">
<a href="#virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-2">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 2</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[27][13]" title="MAIN[27][13]">
<a href="#virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-1">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[28][13]" title="MAIN[28][13]">
<a href="#virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[8]-CELL[2].HCLK_ROW[8]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[8] ← CELL[2].HCLK_ROW[8]</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[29][13]" title="MAIN[29][13]">
<a href="#virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[7]-CELL[2].HCLK_ROW[7]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[7] ← CELL[2].HCLK_ROW[7]</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[32][13]" title="MAIN[32][13]">
<a href="#virtex5-HCLK_IO_CFG_S-BANK-V5_LVDSVIAS[8]">BANK:  V5_LVDSVIAS bit 8</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[33][13]" title="MAIN[33][13]">
<a href="#virtex5-HCLK_IO_CFG_S-BANK-V5_LVDSVIAS[9]">BANK:  V5_LVDSVIAS bit 9</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[34][13]" title="MAIN[34][13]">
<a href="#virtex5-HCLK_IO_CFG_S-BANK-V5_LVDSVIAS[5]">BANK:  V5_LVDSVIAS bit 5</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[35][13]" title="MAIN[35][13]">
<a href="#virtex5-HCLK_IO_CFG_S-BANK-V5_LVDSVIAS[4]">BANK:  V5_LVDSVIAS bit 4</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[36][13]" title="MAIN[36][13]">
<a href="#virtex5-HCLK_IO_CFG_S-IDELAYCTRL-VCTL_SEL[0]">IDELAYCTRL:  VCTL_SEL bit 0</a>
</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[38][13]" title="MAIN[38][13]">
<a href="#virtex5-HCLK_IO_CFG_S-BANK-INTERNAL_VREF[2]">BANK:  INTERNAL_VREF bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[46][13]" title="MAIN[46][13]">
<a href="#virtex5-HCLK_IO_CFG_S-DCI-PMASK_TERM_SPLIT[0]">DCI:  PMASK_TERM_SPLIT bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[47][13]" title="MAIN[47][13]">
<a href="#virtex5-HCLK_IO_CFG_S-DCI-CASCADE_FROM_BELOW">DCI:  CASCADE_FROM_BELOW</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[48][13]" title="MAIN[48][13]">
<a href="#virtex5-HCLK_IO_CFG_S-DCI-NMASK_TERM_SPLIT[0]">DCI:  NMASK_TERM_SPLIT bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[49][13]" title="MAIN[49][13]">
<a href="#virtex5-HCLK_IO_CFG_S-DCI-NMASK_TERM_SPLIT[1]">DCI:  NMASK_TERM_SPLIT bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[50][13]" title="MAIN[50][13]">
<a href="#virtex5-HCLK_IO_CFG_S-DCI-PMASK_TERM_VCC[4]">DCI:  PMASK_TERM_VCC bit 4</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[51][13]" title="MAIN[51][13]">
<a href="#virtex5-HCLK_IO_CFG_S-DCI-PMASK_TERM_VCC[3]">DCI:  PMASK_TERM_VCC bit 3</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[52][13]" title="MAIN[52][13]">
<a href="#virtex5-HCLK_IO_CFG_S-DCI-NREF[1]">DCI:  NREF bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[53][13]" title="MAIN[53][13]">
<a href="#virtex5-HCLK_IO_CFG_S-DCI-TEST_ENABLE[1]">DCI:  TEST_ENABLE bit 1</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[10][12]" title="MAIN[10][12]">
<a href="#virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-0">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 0</a>
</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[12][12]" title="MAIN[12][12]">
<a href="#virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[1]-CELL[2].RCLK_ROW[1]">HCLK_IO_INT: buffer CELL[2].RCLK_IO[1] ← CELL[2].RCLK_ROW[1]</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[13][12]" title="MAIN[13][12]">
<a href="#virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-5">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 5</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[14][12]" title="MAIN[14][12]">
<a href="#virtex5-HCLK_IO_CFG_S-BUFIO[3]-ENABLE">BUFIO[3]:  ENABLE</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[15][12]" title="MAIN[15][12]">
<a href="#virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[1]-CELL[2].HCLK_ROW[1]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[1] ← CELL[2].HCLK_ROW[1]</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[16][12]" title="MAIN[16][12]">
<a href="#virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[0]-CELL[2].HCLK_ROW[0]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[0] ← CELL[2].HCLK_ROW[0]</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[17][12]" title="MAIN[17][12]">
<a href="#virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[2]-CELL[2].HCLK_ROW[2]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[2] ← CELL[2].HCLK_ROW[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[27][12]" title="MAIN[27][12]">
<a href="#virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[2]-CELL[2].RCLK_ROW[2]">HCLK_IO_INT: buffer CELL[2].RCLK_IO[2] ← CELL[2].RCLK_ROW[2]</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[28][12]" title="MAIN[28][12]">
<a href="#virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[5]-CELL[2].HCLK_ROW[5]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[5] ← CELL[2].HCLK_ROW[5]</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[29][12]" title="MAIN[29][12]">
<a href="#virtex5-HCLK_IO_CFG_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[6]-CELL[2].HCLK_ROW[6]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[6] ← CELL[2].HCLK_ROW[6]</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[32][12]" title="MAIN[32][12]">
<a href="#virtex5-HCLK_IO_CFG_S-BANK-V5_LVDSVIAS[11]">BANK:  V5_LVDSVIAS bit 11</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[33][12]" title="MAIN[33][12]">
<a href="#virtex5-HCLK_IO_CFG_S-BANK-V5_LVDSVIAS[10]">BANK:  V5_LVDSVIAS bit 10</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[34][12]" title="MAIN[34][12]">
<a href="#virtex5-HCLK_IO_CFG_S-BANK-V5_LVDSVIAS[6]">BANK:  V5_LVDSVIAS bit 6</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[35][12]" title="MAIN[35][12]">
<a href="#virtex5-HCLK_IO_CFG_S-BANK-V5_LVDSVIAS[7]">BANK:  V5_LVDSVIAS bit 7</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[36][12]" title="MAIN[36][12]">
<a href="#virtex5-HCLK_IO_CFG_S-IDELAYCTRL-DELAY_ENABLE">IDELAYCTRL:  DELAY_ENABLE</a>
</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[38][12]" title="MAIN[38][12]">
<a href="#virtex5-HCLK_IO_CFG_S-BANK-INTERNAL_VREF[1]">BANK:  INTERNAL_VREF bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[39][12]" title="MAIN[39][12]">
<a href="#virtex5-HCLK_IO_CFG_S-BANK-INTERNAL_VREF[0]">BANK:  INTERNAL_VREF bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[46][12]" title="MAIN[46][12]">
<a href="#virtex5-HCLK_IO_CFG_S-DCI-PMASK_TERM_SPLIT[1]">DCI:  PMASK_TERM_SPLIT bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[47][12]" title="MAIN[47][12]">
<a href="#virtex5-HCLK_IO_CFG_S-DCI-PMASK_TERM_SPLIT[2]">DCI:  PMASK_TERM_SPLIT bit 2</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[48][12]" title="MAIN[48][12]">
<a href="#virtex5-HCLK_IO_CFG_S-DCI-NMASK_TERM_SPLIT[3]">DCI:  NMASK_TERM_SPLIT bit 3</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[49][12]" title="MAIN[49][12]">
<a href="#virtex5-HCLK_IO_CFG_S-DCI-NMASK_TERM_SPLIT[2]">DCI:  NMASK_TERM_SPLIT bit 2</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[50][12]" title="MAIN[50][12]">
<a href="#virtex5-HCLK_IO_CFG_S-DCI-PREF[1]">DCI:  PREF bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[51][12]" title="MAIN[51][12]">
<a href="#virtex5-HCLK_IO_CFG_S-DCI-PREF[0]">DCI:  PREF bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[52][12]" title="MAIN[52][12]">
<a href="#virtex5-HCLK_IO_CFG_S-DCI-V5_LVDIV2[0]">DCI:  V5_LVDIV2 bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CFG_S-bit-MAIN[53][12]" title="MAIN[53][12]">
<a href="#virtex5-HCLK_IO_CFG_S-DCI-V5_LVDIV2[1]">DCI:  V5_LVDIV2 bit 1</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-hclk_io_cfg_n"><a class="header" href="#tile-hclk_io_cfg_n">Tile HCLK_IO_CFG_N</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-hclk_io_int-3"><a class="header" href="#switchbox-hclk_io_int-3">Switchbox HCLK_IO_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CFG_N switchbox HCLK_IO_INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[0]-CELL[2].HCLK_ROW[0]"><td>CELL[2].HCLK_IO[0]</td><td>CELL[2].HCLK_ROW[0]</td><td><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[16][12]">MAIN[16][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[1]-CELL[2].HCLK_ROW[1]"><td>CELL[2].HCLK_IO[1]</td><td>CELL[2].HCLK_ROW[1]</td><td><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[15][12]">MAIN[15][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[2]-CELL[2].HCLK_ROW[2]"><td>CELL[2].HCLK_IO[2]</td><td>CELL[2].HCLK_ROW[2]</td><td><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[17][12]">MAIN[17][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[3]-CELL[2].HCLK_ROW[3]"><td>CELL[2].HCLK_IO[3]</td><td>CELL[2].HCLK_ROW[3]</td><td><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[11][13]">MAIN[11][13]</a></td></tr>

<tr id="virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[4]-CELL[2].HCLK_ROW[4]"><td>CELL[2].HCLK_IO[4]</td><td>CELL[2].HCLK_ROW[4]</td><td><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[12][13]">MAIN[12][13]</a></td></tr>

<tr id="virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[5]-CELL[2].HCLK_ROW[5]"><td>CELL[2].HCLK_IO[5]</td><td>CELL[2].HCLK_ROW[5]</td><td><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[28][12]">MAIN[28][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[6]-CELL[2].HCLK_ROW[6]"><td>CELL[2].HCLK_IO[6]</td><td>CELL[2].HCLK_ROW[6]</td><td><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[29][12]">MAIN[29][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[7]-CELL[2].HCLK_ROW[7]"><td>CELL[2].HCLK_IO[7]</td><td>CELL[2].HCLK_ROW[7]</td><td><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[29][13]">MAIN[29][13]</a></td></tr>

<tr id="virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[8]-CELL[2].HCLK_ROW[8]"><td>CELL[2].HCLK_IO[8]</td><td>CELL[2].HCLK_ROW[8]</td><td><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[28][13]">MAIN[28][13]</a></td></tr>

<tr id="virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[9]-CELL[2].HCLK_ROW[9]"><td>CELL[2].HCLK_IO[9]</td><td>CELL[2].HCLK_ROW[9]</td><td><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[28][14]">MAIN[28][14]</a></td></tr>

<tr id="virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[0]-CELL[2].RCLK_ROW[0]"><td>CELL[2].RCLK_IO[0]</td><td>CELL[2].RCLK_ROW[0]</td><td><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[9][13]">MAIN[9][13]</a></td></tr>

<tr id="virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[1]-CELL[2].RCLK_ROW[1]"><td>CELL[2].RCLK_IO[1]</td><td>CELL[2].RCLK_ROW[1]</td><td><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[12][12]">MAIN[12][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[2]-CELL[2].RCLK_ROW[2]"><td>CELL[2].RCLK_IO[2]</td><td>CELL[2].RCLK_ROW[2]</td><td><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[27][12]">MAIN[27][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[3]-CELL[2].RCLK_ROW[3]"><td>CELL[2].RCLK_IO[3]</td><td>CELL[2].RCLK_ROW[3]</td><td><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[9][15]">MAIN[9][15]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CFG_N switchbox HCLK_IO_INT muxes IMUX_IDELAYCTRL_REFCLK</caption>
<thead>
<tr><th colspan="10">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-9"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[10][15]">MAIN[10][15]</a></td><td id="virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-8"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[11][15]">MAIN[11][15]</a></td><td id="virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-7"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[12][14]">MAIN[12][14]</a></td><td id="virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-6"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[13][14]">MAIN[13][14]</a></td><td id="virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-5"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[13][12]">MAIN[13][12]</a></td><td id="virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-4"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[26][14]">MAIN[26][14]</a></td><td id="virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-3"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[10][13]">MAIN[10][13]</a></td><td id="virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-2"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[26][13]">MAIN[26][13]</a></td><td id="virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-1"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[27][13]">MAIN[27][13]</a></td><td id="virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-0"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[10][12]">MAIN[10][12]</a></td><td>CELL[2].IMUX_IDELAYCTRL_REFCLK</td></tr>

<tr><th colspan="10"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[2].HCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[2].HCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[7]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[9]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CFG_N wire support CELL[2].RCLK_ROW[0]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-support-CELL[2].RCLK_ROW[0]-0"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[18][15]">MAIN[18][15]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CFG_N wire support CELL[2].RCLK_ROW[1]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-support-CELL[2].RCLK_ROW[1]-0"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[14][14]">MAIN[14][14]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CFG_N wire support CELL[2].RCLK_ROW[2]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-support-CELL[2].RCLK_ROW[2]-0"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[15][13]">MAIN[15][13]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CFG_N wire support CELL[2].RCLK_ROW[3]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-support-CELL[2].RCLK_ROW[3]-0"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[16][13]">MAIN[16][13]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CFG_N wire support CELL[2].IOCLK[0], CELL[2].IOCLK[1], CELL[2].IOCLK[2], CELL[2].IOCLK[3]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-CELL[2].IOCLK[2]-CELL[2].IOCLK[3]-0"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[15][14]">MAIN[15][14]</a></td></tr>

<tr><td id="virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-CELL[2].IOCLK[2]-CELL[2].IOCLK[3]-1"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[15][15]">MAIN[15][15]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-hclk_cmt_drp"><a class="header" href="#bels-hclk_cmt_drp">Bels HCLK_CMT_DRP</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CFG_N bel HCLK_CMT_DRP pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>HCLK_CMT_DRP</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CFG_N bel HCLK_CMT_DRP attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>HCLK_CMT_DRP</th></tr>

</thead>

<tbody>
<tr><td>DRP_MASK</td><td id="virtex5-HCLK_IO_CFG_N-HCLK_CMT_DRP-DRP_MASK"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[27][15]">MAIN[27][15]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bufio-3"><a class="header" href="#bels-bufio-3">Bels BUFIO</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CFG_N bel BUFIO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BUFIO[0]</th><th>BUFIO[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL[2].OUT_CLKPAD</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>O</td><td>out</td><td>CELL[2].IOCLK[0]</td><td>CELL[2].IOCLK[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CFG_N bel BUFIO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BUFIO[0]</th><th>BUFIO[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="virtex5-HCLK_IO_CFG_N-BUFIO[0]-ENABLE"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[19][12]">MAIN[19][12]</a></td><td id="virtex5-HCLK_IO_CFG_N-BUFIO[1]-ENABLE"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[19][13]">MAIN[19][13]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-idelayctrl-3"><a class="header" href="#bels-idelayctrl-3">Bels IDELAYCTRL</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CFG_N bel IDELAYCTRL pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IDELAYCTRL</th></tr>

</thead>

<tbody>
<tr><td>REFCLK</td><td>in</td><td>CELL[2].IMUX_IDELAYCTRL_REFCLK</td></tr>

<tr><td>RST</td><td>in</td><td>CELL[3].IMUX_IMUX[6]</td></tr>

<tr><td>RDY</td><td>out</td><td>CELL[2].OUT_BEL[22]</td></tr>

<tr><td>DNPULSEOUT</td><td>out</td><td>CELL[2].OUT_BEL[23]</td></tr>

<tr><td>UPPULSEOUT</td><td>out</td><td>CELL[2].OUT_BEL[15]</td></tr>

<tr><td>OUTN1</td><td>out</td><td>CELL[2].OUT_BEL[20]</td></tr>

<tr><td>OUTN65</td><td>out</td><td>CELL[2].OUT_BEL[8]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CFG_N bel IDELAYCTRL attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IDELAYCTRL</th></tr>

</thead>

<tbody>
<tr><td>DLL_ENABLE</td><td id="virtex5-HCLK_IO_CFG_N-IDELAYCTRL-DLL_ENABLE"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[37][14]">MAIN[37][14]</a></td></tr>

<tr><td>DELAY_ENABLE</td><td id="virtex5-HCLK_IO_CFG_N-IDELAYCTRL-DELAY_ENABLE"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[36][12]">MAIN[36][12]</a></td></tr>

<tr><td>VCTL_SEL bit 0</td><td id="virtex5-HCLK_IO_CFG_N-IDELAYCTRL-VCTL_SEL[0]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[36][13]">MAIN[36][13]</a></td></tr>

<tr><td>VCTL_SEL bit 1</td><td id="virtex5-HCLK_IO_CFG_N-IDELAYCTRL-VCTL_SEL[1]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[36][14]">MAIN[36][14]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-dci_v4-3"><a class="header" href="#bels-dci_v4-3">Bels DCI_V4</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CFG_N bel DCI_V4 pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>DCI</th></tr>

</thead>

<tbody>
<tr><td>TSTCLK</td><td>in</td><td>CELL[2].IMUX_BYP_SITE[2]</td></tr>

<tr><td>TSTRST</td><td>in</td><td>CELL[2].IMUX_BYP_SITE[0]</td></tr>

<tr><td>TSTHLP</td><td>in</td><td>CELL[2].IMUX_BYP_SITE[3]</td></tr>

<tr><td>TSTHLN</td><td>in</td><td>CELL[2].IMUX_BYP_SITE[6]</td></tr>

<tr><td>DCISCLK</td><td>out</td><td>CELL[2].OUT_BEL[20]</td></tr>

<tr><td>DCIADDRESS[0]</td><td>out</td><td>CELL[2].OUT_BEL[8]</td></tr>

<tr><td>DCIADDRESS[1]</td><td>out</td><td>CELL[2].OUT_BEL[20]</td></tr>

<tr><td>DCIADDRESS[2]</td><td>out</td><td>CELL[2].OUT_BEL[22]</td></tr>

<tr><td>DCIDATA</td><td>out</td><td>CELL[2].OUT_BEL[22]</td></tr>

<tr><td>DCIIOUPDATE</td><td>out</td><td>CELL[2].OUT_BEL[8]</td></tr>

<tr><td>DCIREFIOUPDATE</td><td>out</td><td>CELL[2].OUT_BEL[15]</td></tr>

<tr><td>DCIDONE</td><td>out</td><td>CELL[2].OUT_BEL[20]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CFG_N bel DCI_V4 attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>DCI</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="virtex5-HCLK_IO_CFG_N-DCI-ENABLE"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[46][14]">MAIN[46][14]</a></td></tr>

<tr><td>QUIET</td><td id="virtex5-HCLK_IO_CFG_N-DCI-QUIET"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[48][14]">MAIN[48][14]</a></td></tr>

<tr><td>V5_LVDIV2 bit 0</td><td id="virtex5-HCLK_IO_CFG_N-DCI-V5_LVDIV2[0]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[52][12]">MAIN[52][12]</a></td></tr>

<tr><td>V5_LVDIV2 bit 1</td><td id="virtex5-HCLK_IO_CFG_N-DCI-V5_LVDIV2[1]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[53][12]">MAIN[53][12]</a></td></tr>

<tr><td>V5_LVDIV2 bit 2</td><td id="virtex5-HCLK_IO_CFG_N-DCI-V5_LVDIV2[2]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[53][15]">MAIN[53][15]</a></td></tr>

<tr><td>PMASK_TERM_VCC bit 0</td><td id="virtex5-HCLK_IO_CFG_N-DCI-PMASK_TERM_VCC[0]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[50][15]">MAIN[50][15]</a></td></tr>

<tr><td>PMASK_TERM_VCC bit 1</td><td id="virtex5-HCLK_IO_CFG_N-DCI-PMASK_TERM_VCC[1]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[50][14]">MAIN[50][14]</a></td></tr>

<tr><td>PMASK_TERM_VCC bit 2</td><td id="virtex5-HCLK_IO_CFG_N-DCI-PMASK_TERM_VCC[2]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[51][14]">MAIN[51][14]</a></td></tr>

<tr><td>PMASK_TERM_VCC bit 3</td><td id="virtex5-HCLK_IO_CFG_N-DCI-PMASK_TERM_VCC[3]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[51][13]">MAIN[51][13]</a></td></tr>

<tr><td>PMASK_TERM_VCC bit 4</td><td id="virtex5-HCLK_IO_CFG_N-DCI-PMASK_TERM_VCC[4]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[50][13]">MAIN[50][13]</a></td></tr>

<tr><td>PMASK_TERM_SPLIT bit 0</td><td id="virtex5-HCLK_IO_CFG_N-DCI-PMASK_TERM_SPLIT[0]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[46][13]">MAIN[46][13]</a></td></tr>

<tr><td>PMASK_TERM_SPLIT bit 1</td><td id="virtex5-HCLK_IO_CFG_N-DCI-PMASK_TERM_SPLIT[1]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[46][12]">MAIN[46][12]</a></td></tr>

<tr><td>PMASK_TERM_SPLIT bit 2</td><td id="virtex5-HCLK_IO_CFG_N-DCI-PMASK_TERM_SPLIT[2]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[47][12]">MAIN[47][12]</a></td></tr>

<tr><td>PMASK_TERM_SPLIT bit 3</td><td id="virtex5-HCLK_IO_CFG_N-DCI-PMASK_TERM_SPLIT[3]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[48][15]">MAIN[48][15]</a></td></tr>

<tr><td>PMASK_TERM_SPLIT bit 4</td><td id="virtex5-HCLK_IO_CFG_N-DCI-PMASK_TERM_SPLIT[4]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[49][15]">MAIN[49][15]</a></td></tr>

<tr><td>NMASK_TERM_SPLIT bit 0</td><td id="virtex5-HCLK_IO_CFG_N-DCI-NMASK_TERM_SPLIT[0]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[48][13]">MAIN[48][13]</a></td></tr>

<tr><td>NMASK_TERM_SPLIT bit 1</td><td id="virtex5-HCLK_IO_CFG_N-DCI-NMASK_TERM_SPLIT[1]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[49][13]">MAIN[49][13]</a></td></tr>

<tr><td>NMASK_TERM_SPLIT bit 2</td><td id="virtex5-HCLK_IO_CFG_N-DCI-NMASK_TERM_SPLIT[2]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[49][12]">MAIN[49][12]</a></td></tr>

<tr><td>NMASK_TERM_SPLIT bit 3</td><td id="virtex5-HCLK_IO_CFG_N-DCI-NMASK_TERM_SPLIT[3]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[48][12]">MAIN[48][12]</a></td></tr>

<tr><td>NMASK_TERM_SPLIT bit 4</td><td id="virtex5-HCLK_IO_CFG_N-DCI-NMASK_TERM_SPLIT[4]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[51][15]">MAIN[51][15]</a></td></tr>

<tr><td>NREF bit 0</td><td id="virtex5-HCLK_IO_CFG_N-DCI-NREF[0]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[52][14]">MAIN[52][14]</a></td></tr>

<tr><td>NREF bit 1</td><td id="virtex5-HCLK_IO_CFG_N-DCI-NREF[1]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[52][13]">MAIN[52][13]</a></td></tr>

<tr><td>PREF bit 0</td><td id="virtex5-HCLK_IO_CFG_N-DCI-PREF[0]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[51][12]">MAIN[51][12]</a></td></tr>

<tr><td>PREF bit 1</td><td id="virtex5-HCLK_IO_CFG_N-DCI-PREF[1]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[50][12]">MAIN[50][12]</a></td></tr>

<tr><td>PREF bit 2</td><td id="virtex5-HCLK_IO_CFG_N-DCI-PREF[2]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[53][14]">MAIN[53][14]</a></td></tr>

<tr><td>PREF bit 3</td><td id="virtex5-HCLK_IO_CFG_N-DCI-PREF[3]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[52][15]">MAIN[52][15]</a></td></tr>

<tr><td>TEST_ENABLE bit 0</td><td id="virtex5-HCLK_IO_CFG_N-DCI-TEST_ENABLE[0]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[49][14]">MAIN[49][14]</a></td></tr>

<tr><td>TEST_ENABLE bit 1</td><td id="virtex5-HCLK_IO_CFG_N-DCI-TEST_ENABLE[1]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[53][13]">MAIN[53][13]</a></td></tr>

<tr><td>CASCADE_FROM_ABOVE</td><td id="virtex5-HCLK_IO_CFG_N-DCI-CASCADE_FROM_ABOVE"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[47][14]">MAIN[47][14]</a></td></tr>

<tr><td>CASCADE_FROM_BELOW</td><td id="virtex5-HCLK_IO_CFG_N-DCI-CASCADE_FROM_BELOW"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[47][13]">MAIN[47][13]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bank-3"><a class="header" href="#bels-bank-3">Bels BANK</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CFG_N bel BANK pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BANK</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CFG_N bel BANK attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BANK</th></tr>

</thead>

<tbody>
<tr><td>V5_LVDSVIAS bit 0</td><td id="virtex5-HCLK_IO_CFG_N-BANK-V5_LVDSVIAS[0]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[35][15]">MAIN[35][15]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 1</td><td id="virtex5-HCLK_IO_CFG_N-BANK-V5_LVDSVIAS[1]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[34][15]">MAIN[34][15]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 2</td><td id="virtex5-HCLK_IO_CFG_N-BANK-V5_LVDSVIAS[2]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[34][14]">MAIN[34][14]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 3</td><td id="virtex5-HCLK_IO_CFG_N-BANK-V5_LVDSVIAS[3]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[35][14]">MAIN[35][14]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 4</td><td id="virtex5-HCLK_IO_CFG_N-BANK-V5_LVDSVIAS[4]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[35][13]">MAIN[35][13]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 5</td><td id="virtex5-HCLK_IO_CFG_N-BANK-V5_LVDSVIAS[5]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[34][13]">MAIN[34][13]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 6</td><td id="virtex5-HCLK_IO_CFG_N-BANK-V5_LVDSVIAS[6]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[34][12]">MAIN[34][12]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 7</td><td id="virtex5-HCLK_IO_CFG_N-BANK-V5_LVDSVIAS[7]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[35][12]">MAIN[35][12]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 8</td><td id="virtex5-HCLK_IO_CFG_N-BANK-V5_LVDSVIAS[8]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[32][13]">MAIN[32][13]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 9</td><td id="virtex5-HCLK_IO_CFG_N-BANK-V5_LVDSVIAS[9]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[33][13]">MAIN[33][13]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 10</td><td id="virtex5-HCLK_IO_CFG_N-BANK-V5_LVDSVIAS[10]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[33][12]">MAIN[33][12]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 11</td><td id="virtex5-HCLK_IO_CFG_N-BANK-V5_LVDSVIAS[11]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[32][12]">MAIN[32][12]</a></td></tr>

<tr><td>INTERNAL_VREF</td><td><a href="#virtex5-HCLK_IO_CFG_N-BANK-INTERNAL_VREF">[enum: INTERNAL_VREF]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CFG_N enum INTERNAL_VREF</caption>
<thead>
<tr id="virtex5-HCLK_IO_CFG_N-BANK-INTERNAL_VREF"><th>BANK.INTERNAL_VREF</th><td id="virtex5-HCLK_IO_CFG_N-BANK-INTERNAL_VREF[4]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[39][15]">MAIN[39][15]</a></td><td id="virtex5-HCLK_IO_CFG_N-BANK-INTERNAL_VREF[3]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[38][15]">MAIN[38][15]</a></td><td id="virtex5-HCLK_IO_CFG_N-BANK-INTERNAL_VREF[2]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[38][13]">MAIN[38][13]</a></td><td id="virtex5-HCLK_IO_CFG_N-BANK-INTERNAL_VREF[1]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[38][12]">MAIN[38][12]</a></td><td id="virtex5-HCLK_IO_CFG_N-BANK-INTERNAL_VREF[0]"><a href="#virtex5-HCLK_IO_CFG_N-bit-MAIN[39][12]">MAIN[39][12]</a></td></tr>

</thead>

<tbody>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_750</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_900</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>_1080</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_1250</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-3"><a class="header" href="#bel-wires-3">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CFG_N bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL[2].IMUX_BYP_SITE[0]</td><td>DCI.TSTRST</td></tr>

<tr><td>CELL[2].IMUX_BYP_SITE[2]</td><td>DCI.TSTCLK</td></tr>

<tr><td>CELL[2].IMUX_BYP_SITE[3]</td><td>DCI.TSTHLP</td></tr>

<tr><td>CELL[2].IMUX_BYP_SITE[6]</td><td>DCI.TSTHLN</td></tr>

<tr><td>CELL[2].OUT_BEL[8]</td><td>IDELAYCTRL.OUTN65, DCI.DCIADDRESS[0], DCI.DCIIOUPDATE</td></tr>

<tr><td>CELL[2].OUT_BEL[15]</td><td>IDELAYCTRL.UPPULSEOUT, DCI.DCIREFIOUPDATE</td></tr>

<tr><td>CELL[2].OUT_BEL[20]</td><td>IDELAYCTRL.OUTN1, DCI.DCISCLK, DCI.DCIADDRESS[1], DCI.DCIDONE</td></tr>

<tr><td>CELL[2].OUT_BEL[22]</td><td>IDELAYCTRL.RDY, DCI.DCIADDRESS[2], DCI.DCIDATA</td></tr>

<tr><td>CELL[2].OUT_BEL[23]</td><td>IDELAYCTRL.DNPULSEOUT</td></tr>

<tr><td>CELL[2].OUT_CLKPAD</td><td>BUFIO[0].I</td></tr>

<tr><td>CELL[2].IMUX_IDELAYCTRL_REFCLK</td><td>IDELAYCTRL.REFCLK</td></tr>

<tr><td>CELL[2].IOCLK[0]</td><td>BUFIO[0].O</td></tr>

<tr><td>CELL[2].IOCLK[1]</td><td>BUFIO[1].O</td></tr>

<tr><td>CELL[3].IMUX_IMUX[6]</td><td>IDELAYCTRL.RST</td></tr>

<tr><td>CELL[3].OUT_CLKPAD</td><td>BUFIO[1].I</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-3"><a class="header" href="#bitstream-3">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CFG_N rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="54">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
<th>F40</th>
<th>F41</th>
<th>F42</th>
<th>F43</th>
<th>F44</th>
<th>F45</th>
<th>F46</th>
<th>F47</th>
<th>F48</th>
<th>F49</th>
<th>F50</th>
<th>F51</th>
<th>F52</th>
<th>F53</th>
</tr>

</thead>

<tbody>
<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[9][15]" title="MAIN[9][15]">
<a href="#virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[3]-CELL[2].RCLK_ROW[3]">HCLK_IO_INT: buffer CELL[2].RCLK_IO[3] ← CELL[2].RCLK_ROW[3]</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[10][15]" title="MAIN[10][15]">
<a href="#virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-9">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 9</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[11][15]" title="MAIN[11][15]">
<a href="#virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-8">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[15][15]" title="MAIN[15][15]">
<a href="#virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-CELL[2].IOCLK[2]-CELL[2].IOCLK[3]-1">HCLK_IO_INT: wire support (CELL[2].IOCLK[0], CELL[2].IOCLK[1], CELL[2].IOCLK[2], CELL[2].IOCLK[3]) bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[18][15]" title="MAIN[18][15]">
<a href="#virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-support-CELL[2].RCLK_ROW[0]-0">HCLK_IO_INT: wire support (CELL[2].RCLK_ROW[0]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[27][15]" title="MAIN[27][15]">
<a href="#virtex5-HCLK_IO_CFG_N-HCLK_CMT_DRP-DRP_MASK">HCLK_CMT_DRP:  DRP_MASK</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[34][15]" title="MAIN[34][15]">
<a href="#virtex5-HCLK_IO_CFG_N-BANK-V5_LVDSVIAS[1]">BANK:  V5_LVDSVIAS bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[35][15]" title="MAIN[35][15]">
<a href="#virtex5-HCLK_IO_CFG_N-BANK-V5_LVDSVIAS[0]">BANK:  V5_LVDSVIAS bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[38][15]" title="MAIN[38][15]">
<a href="#virtex5-HCLK_IO_CFG_N-BANK-INTERNAL_VREF[3]">BANK:  INTERNAL_VREF bit 3</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[39][15]" title="MAIN[39][15]">
<a href="#virtex5-HCLK_IO_CFG_N-BANK-INTERNAL_VREF[4]">BANK:  INTERNAL_VREF bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[48][15]" title="MAIN[48][15]">
<a href="#virtex5-HCLK_IO_CFG_N-DCI-PMASK_TERM_SPLIT[3]">DCI:  PMASK_TERM_SPLIT bit 3</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[49][15]" title="MAIN[49][15]">
<a href="#virtex5-HCLK_IO_CFG_N-DCI-PMASK_TERM_SPLIT[4]">DCI:  PMASK_TERM_SPLIT bit 4</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[50][15]" title="MAIN[50][15]">
<a href="#virtex5-HCLK_IO_CFG_N-DCI-PMASK_TERM_VCC[0]">DCI:  PMASK_TERM_VCC bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[51][15]" title="MAIN[51][15]">
<a href="#virtex5-HCLK_IO_CFG_N-DCI-NMASK_TERM_SPLIT[4]">DCI:  NMASK_TERM_SPLIT bit 4</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[52][15]" title="MAIN[52][15]">
<a href="#virtex5-HCLK_IO_CFG_N-DCI-PREF[3]">DCI:  PREF bit 3</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[53][15]" title="MAIN[53][15]">
<a href="#virtex5-HCLK_IO_CFG_N-DCI-V5_LVDIV2[2]">DCI:  V5_LVDIV2 bit 2</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[12][14]" title="MAIN[12][14]">
<a href="#virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-7">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 7</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[13][14]" title="MAIN[13][14]">
<a href="#virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-6">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 6</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[14][14]" title="MAIN[14][14]">
<a href="#virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-support-CELL[2].RCLK_ROW[1]-0">HCLK_IO_INT: wire support (CELL[2].RCLK_ROW[1]) bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[15][14]" title="MAIN[15][14]">
<a href="#virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-CELL[2].IOCLK[2]-CELL[2].IOCLK[3]-0">HCLK_IO_INT: wire support (CELL[2].IOCLK[0], CELL[2].IOCLK[1], CELL[2].IOCLK[2], CELL[2].IOCLK[3]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[26][14]" title="MAIN[26][14]">
<a href="#virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-4">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 4</a>
</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[28][14]" title="MAIN[28][14]">
<a href="#virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[9]-CELL[2].HCLK_ROW[9]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[9] ← CELL[2].HCLK_ROW[9]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[34][14]" title="MAIN[34][14]">
<a href="#virtex5-HCLK_IO_CFG_N-BANK-V5_LVDSVIAS[2]">BANK:  V5_LVDSVIAS bit 2</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[35][14]" title="MAIN[35][14]">
<a href="#virtex5-HCLK_IO_CFG_N-BANK-V5_LVDSVIAS[3]">BANK:  V5_LVDSVIAS bit 3</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[36][14]" title="MAIN[36][14]">
<a href="#virtex5-HCLK_IO_CFG_N-IDELAYCTRL-VCTL_SEL[1]">IDELAYCTRL:  VCTL_SEL bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[37][14]" title="MAIN[37][14]">
<a href="#virtex5-HCLK_IO_CFG_N-IDELAYCTRL-DLL_ENABLE">IDELAYCTRL:  DLL_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[46][14]" title="MAIN[46][14]">
<a href="#virtex5-HCLK_IO_CFG_N-DCI-ENABLE">DCI:  ENABLE</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[47][14]" title="MAIN[47][14]">
<a href="#virtex5-HCLK_IO_CFG_N-DCI-CASCADE_FROM_ABOVE">DCI:  CASCADE_FROM_ABOVE</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[48][14]" title="MAIN[48][14]">
<a href="#virtex5-HCLK_IO_CFG_N-DCI-QUIET">DCI:  QUIET</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[49][14]" title="MAIN[49][14]">
<a href="#virtex5-HCLK_IO_CFG_N-DCI-TEST_ENABLE[0]">DCI:  TEST_ENABLE bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[50][14]" title="MAIN[50][14]">
<a href="#virtex5-HCLK_IO_CFG_N-DCI-PMASK_TERM_VCC[1]">DCI:  PMASK_TERM_VCC bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[51][14]" title="MAIN[51][14]">
<a href="#virtex5-HCLK_IO_CFG_N-DCI-PMASK_TERM_VCC[2]">DCI:  PMASK_TERM_VCC bit 2</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[52][14]" title="MAIN[52][14]">
<a href="#virtex5-HCLK_IO_CFG_N-DCI-NREF[0]">DCI:  NREF bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[53][14]" title="MAIN[53][14]">
<a href="#virtex5-HCLK_IO_CFG_N-DCI-PREF[2]">DCI:  PREF bit 2</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[9][13]" title="MAIN[9][13]">
<a href="#virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[0]-CELL[2].RCLK_ROW[0]">HCLK_IO_INT: buffer CELL[2].RCLK_IO[0] ← CELL[2].RCLK_ROW[0]</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[10][13]" title="MAIN[10][13]">
<a href="#virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-3">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 3</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[11][13]" title="MAIN[11][13]">
<a href="#virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[3]-CELL[2].HCLK_ROW[3]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[3] ← CELL[2].HCLK_ROW[3]</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[12][13]" title="MAIN[12][13]">
<a href="#virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[4]-CELL[2].HCLK_ROW[4]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[4] ← CELL[2].HCLK_ROW[4]</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[15][13]" title="MAIN[15][13]">
<a href="#virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-support-CELL[2].RCLK_ROW[2]-0">HCLK_IO_INT: wire support (CELL[2].RCLK_ROW[2]) bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[16][13]" title="MAIN[16][13]">
<a href="#virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-support-CELL[2].RCLK_ROW[3]-0">HCLK_IO_INT: wire support (CELL[2].RCLK_ROW[3]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[19][13]" title="MAIN[19][13]">
<a href="#virtex5-HCLK_IO_CFG_N-BUFIO[1]-ENABLE">BUFIO[1]:  ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[26][13]" title="MAIN[26][13]">
<a href="#virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-2">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 2</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[27][13]" title="MAIN[27][13]">
<a href="#virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-1">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[28][13]" title="MAIN[28][13]">
<a href="#virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[8]-CELL[2].HCLK_ROW[8]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[8] ← CELL[2].HCLK_ROW[8]</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[29][13]" title="MAIN[29][13]">
<a href="#virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[7]-CELL[2].HCLK_ROW[7]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[7] ← CELL[2].HCLK_ROW[7]</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[32][13]" title="MAIN[32][13]">
<a href="#virtex5-HCLK_IO_CFG_N-BANK-V5_LVDSVIAS[8]">BANK:  V5_LVDSVIAS bit 8</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[33][13]" title="MAIN[33][13]">
<a href="#virtex5-HCLK_IO_CFG_N-BANK-V5_LVDSVIAS[9]">BANK:  V5_LVDSVIAS bit 9</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[34][13]" title="MAIN[34][13]">
<a href="#virtex5-HCLK_IO_CFG_N-BANK-V5_LVDSVIAS[5]">BANK:  V5_LVDSVIAS bit 5</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[35][13]" title="MAIN[35][13]">
<a href="#virtex5-HCLK_IO_CFG_N-BANK-V5_LVDSVIAS[4]">BANK:  V5_LVDSVIAS bit 4</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[36][13]" title="MAIN[36][13]">
<a href="#virtex5-HCLK_IO_CFG_N-IDELAYCTRL-VCTL_SEL[0]">IDELAYCTRL:  VCTL_SEL bit 0</a>
</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[38][13]" title="MAIN[38][13]">
<a href="#virtex5-HCLK_IO_CFG_N-BANK-INTERNAL_VREF[2]">BANK:  INTERNAL_VREF bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[46][13]" title="MAIN[46][13]">
<a href="#virtex5-HCLK_IO_CFG_N-DCI-PMASK_TERM_SPLIT[0]">DCI:  PMASK_TERM_SPLIT bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[47][13]" title="MAIN[47][13]">
<a href="#virtex5-HCLK_IO_CFG_N-DCI-CASCADE_FROM_BELOW">DCI:  CASCADE_FROM_BELOW</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[48][13]" title="MAIN[48][13]">
<a href="#virtex5-HCLK_IO_CFG_N-DCI-NMASK_TERM_SPLIT[0]">DCI:  NMASK_TERM_SPLIT bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[49][13]" title="MAIN[49][13]">
<a href="#virtex5-HCLK_IO_CFG_N-DCI-NMASK_TERM_SPLIT[1]">DCI:  NMASK_TERM_SPLIT bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[50][13]" title="MAIN[50][13]">
<a href="#virtex5-HCLK_IO_CFG_N-DCI-PMASK_TERM_VCC[4]">DCI:  PMASK_TERM_VCC bit 4</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[51][13]" title="MAIN[51][13]">
<a href="#virtex5-HCLK_IO_CFG_N-DCI-PMASK_TERM_VCC[3]">DCI:  PMASK_TERM_VCC bit 3</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[52][13]" title="MAIN[52][13]">
<a href="#virtex5-HCLK_IO_CFG_N-DCI-NREF[1]">DCI:  NREF bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[53][13]" title="MAIN[53][13]">
<a href="#virtex5-HCLK_IO_CFG_N-DCI-TEST_ENABLE[1]">DCI:  TEST_ENABLE bit 1</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[10][12]" title="MAIN[10][12]">
<a href="#virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-0">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 0</a>
</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[12][12]" title="MAIN[12][12]">
<a href="#virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[1]-CELL[2].RCLK_ROW[1]">HCLK_IO_INT: buffer CELL[2].RCLK_IO[1] ← CELL[2].RCLK_ROW[1]</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[13][12]" title="MAIN[13][12]">
<a href="#virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-5">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 5</a>
</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[15][12]" title="MAIN[15][12]">
<a href="#virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[1]-CELL[2].HCLK_ROW[1]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[1] ← CELL[2].HCLK_ROW[1]</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[16][12]" title="MAIN[16][12]">
<a href="#virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[0]-CELL[2].HCLK_ROW[0]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[0] ← CELL[2].HCLK_ROW[0]</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[17][12]" title="MAIN[17][12]">
<a href="#virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[2]-CELL[2].HCLK_ROW[2]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[2] ← CELL[2].HCLK_ROW[2]</a>
</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[19][12]" title="MAIN[19][12]">
<a href="#virtex5-HCLK_IO_CFG_N-BUFIO[0]-ENABLE">BUFIO[0]:  ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[27][12]" title="MAIN[27][12]">
<a href="#virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[2]-CELL[2].RCLK_ROW[2]">HCLK_IO_INT: buffer CELL[2].RCLK_IO[2] ← CELL[2].RCLK_ROW[2]</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[28][12]" title="MAIN[28][12]">
<a href="#virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[5]-CELL[2].HCLK_ROW[5]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[5] ← CELL[2].HCLK_ROW[5]</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[29][12]" title="MAIN[29][12]">
<a href="#virtex5-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[6]-CELL[2].HCLK_ROW[6]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[6] ← CELL[2].HCLK_ROW[6]</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[32][12]" title="MAIN[32][12]">
<a href="#virtex5-HCLK_IO_CFG_N-BANK-V5_LVDSVIAS[11]">BANK:  V5_LVDSVIAS bit 11</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[33][12]" title="MAIN[33][12]">
<a href="#virtex5-HCLK_IO_CFG_N-BANK-V5_LVDSVIAS[10]">BANK:  V5_LVDSVIAS bit 10</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[34][12]" title="MAIN[34][12]">
<a href="#virtex5-HCLK_IO_CFG_N-BANK-V5_LVDSVIAS[6]">BANK:  V5_LVDSVIAS bit 6</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[35][12]" title="MAIN[35][12]">
<a href="#virtex5-HCLK_IO_CFG_N-BANK-V5_LVDSVIAS[7]">BANK:  V5_LVDSVIAS bit 7</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[36][12]" title="MAIN[36][12]">
<a href="#virtex5-HCLK_IO_CFG_N-IDELAYCTRL-DELAY_ENABLE">IDELAYCTRL:  DELAY_ENABLE</a>
</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[38][12]" title="MAIN[38][12]">
<a href="#virtex5-HCLK_IO_CFG_N-BANK-INTERNAL_VREF[1]">BANK:  INTERNAL_VREF bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[39][12]" title="MAIN[39][12]">
<a href="#virtex5-HCLK_IO_CFG_N-BANK-INTERNAL_VREF[0]">BANK:  INTERNAL_VREF bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[46][12]" title="MAIN[46][12]">
<a href="#virtex5-HCLK_IO_CFG_N-DCI-PMASK_TERM_SPLIT[1]">DCI:  PMASK_TERM_SPLIT bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[47][12]" title="MAIN[47][12]">
<a href="#virtex5-HCLK_IO_CFG_N-DCI-PMASK_TERM_SPLIT[2]">DCI:  PMASK_TERM_SPLIT bit 2</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[48][12]" title="MAIN[48][12]">
<a href="#virtex5-HCLK_IO_CFG_N-DCI-NMASK_TERM_SPLIT[3]">DCI:  NMASK_TERM_SPLIT bit 3</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[49][12]" title="MAIN[49][12]">
<a href="#virtex5-HCLK_IO_CFG_N-DCI-NMASK_TERM_SPLIT[2]">DCI:  NMASK_TERM_SPLIT bit 2</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[50][12]" title="MAIN[50][12]">
<a href="#virtex5-HCLK_IO_CFG_N-DCI-PREF[1]">DCI:  PREF bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[51][12]" title="MAIN[51][12]">
<a href="#virtex5-HCLK_IO_CFG_N-DCI-PREF[0]">DCI:  PREF bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[52][12]" title="MAIN[52][12]">
<a href="#virtex5-HCLK_IO_CFG_N-DCI-V5_LVDIV2[0]">DCI:  V5_LVDIV2 bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CFG_N-bit-MAIN[53][12]" title="MAIN[53][12]">
<a href="#virtex5-HCLK_IO_CFG_N-DCI-V5_LVDIV2[1]">DCI:  V5_LVDIV2 bit 1</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-hclk_io_cmt_s"><a class="header" href="#tile-hclk_io_cmt_s">Tile HCLK_IO_CMT_S</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-hclk_io_int-4"><a class="header" href="#switchbox-hclk_io_int-4">Switchbox HCLK_IO_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CMT_S switchbox HCLK_IO_INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[0]-CELL[2].HCLK_ROW[0]"><td>CELL[2].HCLK_IO[0]</td><td>CELL[2].HCLK_ROW[0]</td><td><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[16][12]">MAIN[16][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[1]-CELL[2].HCLK_ROW[1]"><td>CELL[2].HCLK_IO[1]</td><td>CELL[2].HCLK_ROW[1]</td><td><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[15][12]">MAIN[15][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[2]-CELL[2].HCLK_ROW[2]"><td>CELL[2].HCLK_IO[2]</td><td>CELL[2].HCLK_ROW[2]</td><td><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[17][12]">MAIN[17][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[3]-CELL[2].HCLK_ROW[3]"><td>CELL[2].HCLK_IO[3]</td><td>CELL[2].HCLK_ROW[3]</td><td><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[11][13]">MAIN[11][13]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[4]-CELL[2].HCLK_ROW[4]"><td>CELL[2].HCLK_IO[4]</td><td>CELL[2].HCLK_ROW[4]</td><td><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[12][13]">MAIN[12][13]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[5]-CELL[2].HCLK_ROW[5]"><td>CELL[2].HCLK_IO[5]</td><td>CELL[2].HCLK_ROW[5]</td><td><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[28][12]">MAIN[28][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[6]-CELL[2].HCLK_ROW[6]"><td>CELL[2].HCLK_IO[6]</td><td>CELL[2].HCLK_ROW[6]</td><td><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[29][12]">MAIN[29][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[7]-CELL[2].HCLK_ROW[7]"><td>CELL[2].HCLK_IO[7]</td><td>CELL[2].HCLK_ROW[7]</td><td><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[29][13]">MAIN[29][13]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[8]-CELL[2].HCLK_ROW[8]"><td>CELL[2].HCLK_IO[8]</td><td>CELL[2].HCLK_ROW[8]</td><td><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[28][13]">MAIN[28][13]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[9]-CELL[2].HCLK_ROW[9]"><td>CELL[2].HCLK_IO[9]</td><td>CELL[2].HCLK_ROW[9]</td><td><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[28][14]">MAIN[28][14]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[0]-CELL[2].RCLK_ROW[0]"><td>CELL[2].RCLK_IO[0]</td><td>CELL[2].RCLK_ROW[0]</td><td><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[9][13]">MAIN[9][13]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[1]-CELL[2].RCLK_ROW[1]"><td>CELL[2].RCLK_IO[1]</td><td>CELL[2].RCLK_ROW[1]</td><td><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[12][12]">MAIN[12][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[2]-CELL[2].RCLK_ROW[2]"><td>CELL[2].RCLK_IO[2]</td><td>CELL[2].RCLK_ROW[2]</td><td><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[27][12]">MAIN[27][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[3]-CELL[2].RCLK_ROW[3]"><td>CELL[2].RCLK_IO[3]</td><td>CELL[2].RCLK_ROW[3]</td><td><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[9][15]">MAIN[9][15]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[0]-CELL[2].HCLK_ROW[0]"><td>CELL[2].HCLK_CMT[0]</td><td>CELL[2].HCLK_ROW[0]</td><td><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[42][14]">MAIN[42][14]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[1]-CELL[2].HCLK_ROW[1]"><td>CELL[2].HCLK_CMT[1]</td><td>CELL[2].HCLK_ROW[1]</td><td><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[42][15]">MAIN[42][15]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[2]-CELL[2].HCLK_ROW[2]"><td>CELL[2].HCLK_CMT[2]</td><td>CELL[2].HCLK_ROW[2]</td><td><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[41][12]">MAIN[41][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[3]-CELL[2].HCLK_ROW[3]"><td>CELL[2].HCLK_CMT[3]</td><td>CELL[2].HCLK_ROW[3]</td><td><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[41][13]">MAIN[41][13]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[4]-CELL[2].HCLK_ROW[4]"><td>CELL[2].HCLK_CMT[4]</td><td>CELL[2].HCLK_ROW[4]</td><td><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[41][14]">MAIN[41][14]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[5]-CELL[2].HCLK_ROW[5]"><td>CELL[2].HCLK_CMT[5]</td><td>CELL[2].HCLK_ROW[5]</td><td><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[41][15]">MAIN[41][15]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[6]-CELL[2].HCLK_ROW[6]"><td>CELL[2].HCLK_CMT[6]</td><td>CELL[2].HCLK_ROW[6]</td><td><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[40][12]">MAIN[40][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[7]-CELL[2].HCLK_ROW[7]"><td>CELL[2].HCLK_CMT[7]</td><td>CELL[2].HCLK_ROW[7]</td><td><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[40][13]">MAIN[40][13]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[8]-CELL[2].HCLK_ROW[8]"><td>CELL[2].HCLK_CMT[8]</td><td>CELL[2].HCLK_ROW[8]</td><td><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[40][14]">MAIN[40][14]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[9]-CELL[2].HCLK_ROW[9]"><td>CELL[2].HCLK_CMT[9]</td><td>CELL[2].HCLK_ROW[9]</td><td><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[40][15]">MAIN[40][15]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[0]-CELL[2].GIOB[0]"><td>CELL[2].GIOB_CMT[0]</td><td>CELL[2].GIOB[0]</td><td><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[44][12]">MAIN[44][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[1]-CELL[2].GIOB[1]"><td>CELL[2].GIOB_CMT[1]</td><td>CELL[2].GIOB[1]</td><td><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[44][13]">MAIN[44][13]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[2]-CELL[2].GIOB[2]"><td>CELL[2].GIOB_CMT[2]</td><td>CELL[2].GIOB[2]</td><td><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[44][14]">MAIN[44][14]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[3]-CELL[2].GIOB[3]"><td>CELL[2].GIOB_CMT[3]</td><td>CELL[2].GIOB[3]</td><td><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[44][15]">MAIN[44][15]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[4]-CELL[2].GIOB[4]"><td>CELL[2].GIOB_CMT[4]</td><td>CELL[2].GIOB[4]</td><td><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[43][12]">MAIN[43][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[5]-CELL[2].GIOB[5]"><td>CELL[2].GIOB_CMT[5]</td><td>CELL[2].GIOB[5]</td><td><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[43][13]">MAIN[43][13]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[6]-CELL[2].GIOB[6]"><td>CELL[2].GIOB_CMT[6]</td><td>CELL[2].GIOB[6]</td><td><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[43][14]">MAIN[43][14]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[7]-CELL[2].GIOB[7]"><td>CELL[2].GIOB_CMT[7]</td><td>CELL[2].GIOB[7]</td><td><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[43][15]">MAIN[43][15]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[8]-CELL[2].GIOB[8]"><td>CELL[2].GIOB_CMT[8]</td><td>CELL[2].GIOB[8]</td><td><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[42][12]">MAIN[42][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[9]-CELL[2].GIOB[9]"><td>CELL[2].GIOB_CMT[9]</td><td>CELL[2].GIOB[9]</td><td><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[42][13]">MAIN[42][13]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CMT_S switchbox HCLK_IO_INT muxes IMUX_IDELAYCTRL_REFCLK</caption>
<thead>
<tr><th colspan="10">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-9"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[10][15]">MAIN[10][15]</a></td><td id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-8"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[11][15]">MAIN[11][15]</a></td><td id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-7"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[12][14]">MAIN[12][14]</a></td><td id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-6"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[13][14]">MAIN[13][14]</a></td><td id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-5"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[13][12]">MAIN[13][12]</a></td><td id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-4"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[26][14]">MAIN[26][14]</a></td><td id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-3"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[10][13]">MAIN[10][13]</a></td><td id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-2"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[26][13]">MAIN[26][13]</a></td><td id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-1"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[27][13]">MAIN[27][13]</a></td><td id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-0"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[10][12]">MAIN[10][12]</a></td><td>CELL[2].IMUX_IDELAYCTRL_REFCLK</td></tr>

<tr><th colspan="10"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[2].HCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[2].HCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[7]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[9]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CMT_S wire support CELL[2].RCLK_ROW[0]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-support-CELL[2].RCLK_ROW[0]-0"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[18][15]">MAIN[18][15]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CMT_S wire support CELL[2].RCLK_ROW[1]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-support-CELL[2].RCLK_ROW[1]-0"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[14][14]">MAIN[14][14]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CMT_S wire support CELL[2].RCLK_ROW[2]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-support-CELL[2].RCLK_ROW[2]-0"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[15][13]">MAIN[15][13]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CMT_S wire support CELL[2].RCLK_ROW[3]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-support-CELL[2].RCLK_ROW[3]-0"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[16][13]">MAIN[16][13]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CMT_S wire support CELL[2].IOCLK[0], CELL[2].IOCLK[1], CELL[2].IOCLK[2], CELL[2].IOCLK[3]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-CELL[2].IOCLK[2]-CELL[2].IOCLK[3]-0"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[15][14]">MAIN[15][14]</a></td></tr>

<tr><td id="virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-CELL[2].IOCLK[2]-CELL[2].IOCLK[3]-1"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[15][15]">MAIN[15][15]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-hclk_cmt_drp-1"><a class="header" href="#bels-hclk_cmt_drp-1">Bels HCLK_CMT_DRP</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CMT_S bel HCLK_CMT_DRP pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>HCLK_CMT_DRP</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CMT_S bel HCLK_CMT_DRP attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>HCLK_CMT_DRP</th></tr>

</thead>

<tbody>
<tr><td>DRP_MASK</td><td id="virtex5-HCLK_IO_CMT_S-HCLK_CMT_DRP-DRP_MASK"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[27][15]">MAIN[27][15]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bufio-4"><a class="header" href="#bels-bufio-4">Bels BUFIO</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CMT_S bel BUFIO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BUFIO[2]</th><th>BUFIO[3]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL[0].OUT_CLKPAD</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>O</td><td>out</td><td>CELL[2].IOCLK[2]</td><td>CELL[2].IOCLK[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CMT_S bel BUFIO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BUFIO[2]</th><th>BUFIO[3]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="virtex5-HCLK_IO_CMT_S-BUFIO[2]-ENABLE"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[18][13]">MAIN[18][13]</a></td><td id="virtex5-HCLK_IO_CMT_S-BUFIO[3]-ENABLE"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[14][12]">MAIN[14][12]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-idelayctrl-4"><a class="header" href="#bels-idelayctrl-4">Bels IDELAYCTRL</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CMT_S bel IDELAYCTRL pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IDELAYCTRL</th></tr>

</thead>

<tbody>
<tr><td>REFCLK</td><td>in</td><td>CELL[2].IMUX_IDELAYCTRL_REFCLK</td></tr>

<tr><td>RST</td><td>in</td><td>CELL[0].IMUX_IMUX[0]</td></tr>

<tr><td>RDY</td><td>out</td><td>CELL[1].OUT_BEL[22]</td></tr>

<tr><td>DNPULSEOUT</td><td>out</td><td>CELL[1].OUT_BEL[18]</td></tr>

<tr><td>UPPULSEOUT</td><td>out</td><td>CELL[1].OUT_BEL[17]</td></tr>

<tr><td>OUTN1</td><td>out</td><td>CELL[1].OUT_BEL[23]</td></tr>

<tr><td>OUTN65</td><td>out</td><td>CELL[1].OUT_BEL[16]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CMT_S bel IDELAYCTRL attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IDELAYCTRL</th></tr>

</thead>

<tbody>
<tr><td>DLL_ENABLE</td><td id="virtex5-HCLK_IO_CMT_S-IDELAYCTRL-DLL_ENABLE"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[37][14]">MAIN[37][14]</a></td></tr>

<tr><td>DELAY_ENABLE</td><td id="virtex5-HCLK_IO_CMT_S-IDELAYCTRL-DELAY_ENABLE"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[36][12]">MAIN[36][12]</a></td></tr>

<tr><td>VCTL_SEL bit 0</td><td id="virtex5-HCLK_IO_CMT_S-IDELAYCTRL-VCTL_SEL[0]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[36][13]">MAIN[36][13]</a></td></tr>

<tr><td>VCTL_SEL bit 1</td><td id="virtex5-HCLK_IO_CMT_S-IDELAYCTRL-VCTL_SEL[1]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[36][14]">MAIN[36][14]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-dci_v4-4"><a class="header" href="#bels-dci_v4-4">Bels DCI_V4</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CMT_S bel DCI_V4 pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>DCI</th></tr>

</thead>

<tbody>
<tr><td>TSTCLK</td><td>in</td><td>CELL[1].IMUX_BYP_SITE[2]</td></tr>

<tr><td>TSTRST</td><td>in</td><td>CELL[1].IMUX_BYP_SITE[0]</td></tr>

<tr><td>TSTHLP</td><td>in</td><td>CELL[1].IMUX_BYP_SITE[3]</td></tr>

<tr><td>TSTHLN</td><td>in</td><td>CELL[1].IMUX_BYP_SITE[6]</td></tr>

<tr><td>DCISCLK</td><td>out</td><td>CELL[0].OUT_BEL[20]</td></tr>

<tr><td>DCIADDRESS[0]</td><td>out</td><td>CELL[1].OUT_BEL[8]</td></tr>

<tr><td>DCIADDRESS[1]</td><td>out</td><td>CELL[1].OUT_BEL[20]</td></tr>

<tr><td>DCIADDRESS[2]</td><td>out</td><td>CELL[1].OUT_BEL[22]</td></tr>

<tr><td>DCIDATA</td><td>out</td><td>CELL[0].OUT_BEL[22]</td></tr>

<tr><td>DCIIOUPDATE</td><td>out</td><td>CELL[0].OUT_BEL[8]</td></tr>

<tr><td>DCIREFIOUPDATE</td><td>out</td><td>CELL[0].OUT_BEL[15]</td></tr>

<tr><td>DCIDONE</td><td>out</td><td>CELL[0].OUT_BEL[20]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CMT_S bel DCI_V4 attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>DCI</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="virtex5-HCLK_IO_CMT_S-DCI-ENABLE"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[46][14]">MAIN[46][14]</a></td></tr>

<tr><td>QUIET</td><td id="virtex5-HCLK_IO_CMT_S-DCI-QUIET"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[48][14]">MAIN[48][14]</a></td></tr>

<tr><td>V5_LVDIV2 bit 0</td><td id="virtex5-HCLK_IO_CMT_S-DCI-V5_LVDIV2[0]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[52][12]">MAIN[52][12]</a></td></tr>

<tr><td>V5_LVDIV2 bit 1</td><td id="virtex5-HCLK_IO_CMT_S-DCI-V5_LVDIV2[1]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[53][12]">MAIN[53][12]</a></td></tr>

<tr><td>V5_LVDIV2 bit 2</td><td id="virtex5-HCLK_IO_CMT_S-DCI-V5_LVDIV2[2]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[53][15]">MAIN[53][15]</a></td></tr>

<tr><td>PMASK_TERM_VCC bit 0</td><td id="virtex5-HCLK_IO_CMT_S-DCI-PMASK_TERM_VCC[0]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[50][15]">MAIN[50][15]</a></td></tr>

<tr><td>PMASK_TERM_VCC bit 1</td><td id="virtex5-HCLK_IO_CMT_S-DCI-PMASK_TERM_VCC[1]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[50][14]">MAIN[50][14]</a></td></tr>

<tr><td>PMASK_TERM_VCC bit 2</td><td id="virtex5-HCLK_IO_CMT_S-DCI-PMASK_TERM_VCC[2]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[51][14]">MAIN[51][14]</a></td></tr>

<tr><td>PMASK_TERM_VCC bit 3</td><td id="virtex5-HCLK_IO_CMT_S-DCI-PMASK_TERM_VCC[3]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[51][13]">MAIN[51][13]</a></td></tr>

<tr><td>PMASK_TERM_VCC bit 4</td><td id="virtex5-HCLK_IO_CMT_S-DCI-PMASK_TERM_VCC[4]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[50][13]">MAIN[50][13]</a></td></tr>

<tr><td>PMASK_TERM_SPLIT bit 0</td><td id="virtex5-HCLK_IO_CMT_S-DCI-PMASK_TERM_SPLIT[0]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[46][13]">MAIN[46][13]</a></td></tr>

<tr><td>PMASK_TERM_SPLIT bit 1</td><td id="virtex5-HCLK_IO_CMT_S-DCI-PMASK_TERM_SPLIT[1]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[46][12]">MAIN[46][12]</a></td></tr>

<tr><td>PMASK_TERM_SPLIT bit 2</td><td id="virtex5-HCLK_IO_CMT_S-DCI-PMASK_TERM_SPLIT[2]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[47][12]">MAIN[47][12]</a></td></tr>

<tr><td>PMASK_TERM_SPLIT bit 3</td><td id="virtex5-HCLK_IO_CMT_S-DCI-PMASK_TERM_SPLIT[3]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[48][15]">MAIN[48][15]</a></td></tr>

<tr><td>PMASK_TERM_SPLIT bit 4</td><td id="virtex5-HCLK_IO_CMT_S-DCI-PMASK_TERM_SPLIT[4]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[49][15]">MAIN[49][15]</a></td></tr>

<tr><td>NMASK_TERM_SPLIT bit 0</td><td id="virtex5-HCLK_IO_CMT_S-DCI-NMASK_TERM_SPLIT[0]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[48][13]">MAIN[48][13]</a></td></tr>

<tr><td>NMASK_TERM_SPLIT bit 1</td><td id="virtex5-HCLK_IO_CMT_S-DCI-NMASK_TERM_SPLIT[1]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[49][13]">MAIN[49][13]</a></td></tr>

<tr><td>NMASK_TERM_SPLIT bit 2</td><td id="virtex5-HCLK_IO_CMT_S-DCI-NMASK_TERM_SPLIT[2]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[49][12]">MAIN[49][12]</a></td></tr>

<tr><td>NMASK_TERM_SPLIT bit 3</td><td id="virtex5-HCLK_IO_CMT_S-DCI-NMASK_TERM_SPLIT[3]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[48][12]">MAIN[48][12]</a></td></tr>

<tr><td>NMASK_TERM_SPLIT bit 4</td><td id="virtex5-HCLK_IO_CMT_S-DCI-NMASK_TERM_SPLIT[4]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[51][15]">MAIN[51][15]</a></td></tr>

<tr><td>NREF bit 0</td><td id="virtex5-HCLK_IO_CMT_S-DCI-NREF[0]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[52][14]">MAIN[52][14]</a></td></tr>

<tr><td>NREF bit 1</td><td id="virtex5-HCLK_IO_CMT_S-DCI-NREF[1]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[52][13]">MAIN[52][13]</a></td></tr>

<tr><td>PREF bit 0</td><td id="virtex5-HCLK_IO_CMT_S-DCI-PREF[0]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[51][12]">MAIN[51][12]</a></td></tr>

<tr><td>PREF bit 1</td><td id="virtex5-HCLK_IO_CMT_S-DCI-PREF[1]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[50][12]">MAIN[50][12]</a></td></tr>

<tr><td>PREF bit 2</td><td id="virtex5-HCLK_IO_CMT_S-DCI-PREF[2]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[53][14]">MAIN[53][14]</a></td></tr>

<tr><td>PREF bit 3</td><td id="virtex5-HCLK_IO_CMT_S-DCI-PREF[3]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[52][15]">MAIN[52][15]</a></td></tr>

<tr><td>TEST_ENABLE bit 0</td><td id="virtex5-HCLK_IO_CMT_S-DCI-TEST_ENABLE[0]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[49][14]">MAIN[49][14]</a></td></tr>

<tr><td>TEST_ENABLE bit 1</td><td id="virtex5-HCLK_IO_CMT_S-DCI-TEST_ENABLE[1]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[53][13]">MAIN[53][13]</a></td></tr>

<tr><td>CASCADE_FROM_ABOVE</td><td id="virtex5-HCLK_IO_CMT_S-DCI-CASCADE_FROM_ABOVE"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[47][14]">MAIN[47][14]</a></td></tr>

<tr><td>CASCADE_FROM_BELOW</td><td id="virtex5-HCLK_IO_CMT_S-DCI-CASCADE_FROM_BELOW"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[47][13]">MAIN[47][13]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bank-4"><a class="header" href="#bels-bank-4">Bels BANK</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CMT_S bel BANK pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BANK</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CMT_S bel BANK attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BANK</th></tr>

</thead>

<tbody>
<tr><td>V5_LVDSVIAS bit 0</td><td id="virtex5-HCLK_IO_CMT_S-BANK-V5_LVDSVIAS[0]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[35][15]">MAIN[35][15]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 1</td><td id="virtex5-HCLK_IO_CMT_S-BANK-V5_LVDSVIAS[1]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[34][15]">MAIN[34][15]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 2</td><td id="virtex5-HCLK_IO_CMT_S-BANK-V5_LVDSVIAS[2]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[34][14]">MAIN[34][14]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 3</td><td id="virtex5-HCLK_IO_CMT_S-BANK-V5_LVDSVIAS[3]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[35][14]">MAIN[35][14]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 4</td><td id="virtex5-HCLK_IO_CMT_S-BANK-V5_LVDSVIAS[4]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[35][13]">MAIN[35][13]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 5</td><td id="virtex5-HCLK_IO_CMT_S-BANK-V5_LVDSVIAS[5]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[34][13]">MAIN[34][13]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 6</td><td id="virtex5-HCLK_IO_CMT_S-BANK-V5_LVDSVIAS[6]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[34][12]">MAIN[34][12]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 7</td><td id="virtex5-HCLK_IO_CMT_S-BANK-V5_LVDSVIAS[7]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[35][12]">MAIN[35][12]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 8</td><td id="virtex5-HCLK_IO_CMT_S-BANK-V5_LVDSVIAS[8]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[32][13]">MAIN[32][13]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 9</td><td id="virtex5-HCLK_IO_CMT_S-BANK-V5_LVDSVIAS[9]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[33][13]">MAIN[33][13]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 10</td><td id="virtex5-HCLK_IO_CMT_S-BANK-V5_LVDSVIAS[10]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[33][12]">MAIN[33][12]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 11</td><td id="virtex5-HCLK_IO_CMT_S-BANK-V5_LVDSVIAS[11]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[32][12]">MAIN[32][12]</a></td></tr>

<tr><td>INTERNAL_VREF</td><td><a href="#virtex5-HCLK_IO_CMT_S-BANK-INTERNAL_VREF">[enum: INTERNAL_VREF]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CMT_S enum INTERNAL_VREF</caption>
<thead>
<tr id="virtex5-HCLK_IO_CMT_S-BANK-INTERNAL_VREF"><th>BANK.INTERNAL_VREF</th><td id="virtex5-HCLK_IO_CMT_S-BANK-INTERNAL_VREF[4]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[39][15]">MAIN[39][15]</a></td><td id="virtex5-HCLK_IO_CMT_S-BANK-INTERNAL_VREF[3]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[38][15]">MAIN[38][15]</a></td><td id="virtex5-HCLK_IO_CMT_S-BANK-INTERNAL_VREF[2]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[38][13]">MAIN[38][13]</a></td><td id="virtex5-HCLK_IO_CMT_S-BANK-INTERNAL_VREF[1]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[38][12]">MAIN[38][12]</a></td><td id="virtex5-HCLK_IO_CMT_S-BANK-INTERNAL_VREF[0]"><a href="#virtex5-HCLK_IO_CMT_S-bit-MAIN[39][12]">MAIN[39][12]</a></td></tr>

</thead>

<tbody>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_750</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_900</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>_1080</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_1250</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-4"><a class="header" href="#bel-wires-4">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CMT_S bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL[0].IMUX_IMUX[0]</td><td>IDELAYCTRL.RST</td></tr>

<tr><td>CELL[0].OUT_BEL[8]</td><td>DCI.DCIIOUPDATE</td></tr>

<tr><td>CELL[0].OUT_BEL[15]</td><td>DCI.DCIREFIOUPDATE</td></tr>

<tr><td>CELL[0].OUT_BEL[20]</td><td>DCI.DCISCLK, DCI.DCIDONE</td></tr>

<tr><td>CELL[0].OUT_BEL[22]</td><td>DCI.DCIDATA</td></tr>

<tr><td>CELL[0].OUT_CLKPAD</td><td>BUFIO[2].I</td></tr>

<tr><td>CELL[1].IMUX_BYP_SITE[0]</td><td>DCI.TSTRST</td></tr>

<tr><td>CELL[1].IMUX_BYP_SITE[2]</td><td>DCI.TSTCLK</td></tr>

<tr><td>CELL[1].IMUX_BYP_SITE[3]</td><td>DCI.TSTHLP</td></tr>

<tr><td>CELL[1].IMUX_BYP_SITE[6]</td><td>DCI.TSTHLN</td></tr>

<tr><td>CELL[1].OUT_BEL[8]</td><td>DCI.DCIADDRESS[0]</td></tr>

<tr><td>CELL[1].OUT_BEL[16]</td><td>IDELAYCTRL.OUTN65</td></tr>

<tr><td>CELL[1].OUT_BEL[17]</td><td>IDELAYCTRL.UPPULSEOUT</td></tr>

<tr><td>CELL[1].OUT_BEL[18]</td><td>IDELAYCTRL.DNPULSEOUT</td></tr>

<tr><td>CELL[1].OUT_BEL[20]</td><td>DCI.DCIADDRESS[1]</td></tr>

<tr><td>CELL[1].OUT_BEL[22]</td><td>IDELAYCTRL.RDY, DCI.DCIADDRESS[2]</td></tr>

<tr><td>CELL[1].OUT_BEL[23]</td><td>IDELAYCTRL.OUTN1</td></tr>

<tr><td>CELL[1].OUT_CLKPAD</td><td>BUFIO[3].I</td></tr>

<tr><td>CELL[2].IMUX_IDELAYCTRL_REFCLK</td><td>IDELAYCTRL.REFCLK</td></tr>

<tr><td>CELL[2].IOCLK[2]</td><td>BUFIO[2].O</td></tr>

<tr><td>CELL[2].IOCLK[3]</td><td>BUFIO[3].O</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-4"><a class="header" href="#bitstream-4">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CMT_S rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="54">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
<th>F40</th>
<th>F41</th>
<th>F42</th>
<th>F43</th>
<th>F44</th>
<th>F45</th>
<th>F46</th>
<th>F47</th>
<th>F48</th>
<th>F49</th>
<th>F50</th>
<th>F51</th>
<th>F52</th>
<th>F53</th>
</tr>

</thead>

<tbody>
<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[9][15]" title="MAIN[9][15]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[3]-CELL[2].RCLK_ROW[3]">HCLK_IO_INT: buffer CELL[2].RCLK_IO[3] ← CELL[2].RCLK_ROW[3]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[10][15]" title="MAIN[10][15]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-9">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 9</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[11][15]" title="MAIN[11][15]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-8">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[15][15]" title="MAIN[15][15]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-CELL[2].IOCLK[2]-CELL[2].IOCLK[3]-1">HCLK_IO_INT: wire support (CELL[2].IOCLK[0], CELL[2].IOCLK[1], CELL[2].IOCLK[2], CELL[2].IOCLK[3]) bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[18][15]" title="MAIN[18][15]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-support-CELL[2].RCLK_ROW[0]-0">HCLK_IO_INT: wire support (CELL[2].RCLK_ROW[0]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[27][15]" title="MAIN[27][15]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_CMT_DRP-DRP_MASK">HCLK_CMT_DRP:  DRP_MASK</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[34][15]" title="MAIN[34][15]">
<a href="#virtex5-HCLK_IO_CMT_S-BANK-V5_LVDSVIAS[1]">BANK:  V5_LVDSVIAS bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[35][15]" title="MAIN[35][15]">
<a href="#virtex5-HCLK_IO_CMT_S-BANK-V5_LVDSVIAS[0]">BANK:  V5_LVDSVIAS bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[38][15]" title="MAIN[38][15]">
<a href="#virtex5-HCLK_IO_CMT_S-BANK-INTERNAL_VREF[3]">BANK:  INTERNAL_VREF bit 3</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[39][15]" title="MAIN[39][15]">
<a href="#virtex5-HCLK_IO_CMT_S-BANK-INTERNAL_VREF[4]">BANK:  INTERNAL_VREF bit 4</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[40][15]" title="MAIN[40][15]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[9]-CELL[2].HCLK_ROW[9]">HCLK_IO_INT: buffer CELL[2].HCLK_CMT[9] ← CELL[2].HCLK_ROW[9]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[41][15]" title="MAIN[41][15]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[5]-CELL[2].HCLK_ROW[5]">HCLK_IO_INT: buffer CELL[2].HCLK_CMT[5] ← CELL[2].HCLK_ROW[5]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[42][15]" title="MAIN[42][15]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[1]-CELL[2].HCLK_ROW[1]">HCLK_IO_INT: buffer CELL[2].HCLK_CMT[1] ← CELL[2].HCLK_ROW[1]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[43][15]" title="MAIN[43][15]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[7]-CELL[2].GIOB[7]">HCLK_IO_INT: buffer CELL[2].GIOB_CMT[7] ← CELL[2].GIOB[7]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[44][15]" title="MAIN[44][15]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[3]-CELL[2].GIOB[3]">HCLK_IO_INT: buffer CELL[2].GIOB_CMT[3] ← CELL[2].GIOB[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[48][15]" title="MAIN[48][15]">
<a href="#virtex5-HCLK_IO_CMT_S-DCI-PMASK_TERM_SPLIT[3]">DCI:  PMASK_TERM_SPLIT bit 3</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[49][15]" title="MAIN[49][15]">
<a href="#virtex5-HCLK_IO_CMT_S-DCI-PMASK_TERM_SPLIT[4]">DCI:  PMASK_TERM_SPLIT bit 4</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[50][15]" title="MAIN[50][15]">
<a href="#virtex5-HCLK_IO_CMT_S-DCI-PMASK_TERM_VCC[0]">DCI:  PMASK_TERM_VCC bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[51][15]" title="MAIN[51][15]">
<a href="#virtex5-HCLK_IO_CMT_S-DCI-NMASK_TERM_SPLIT[4]">DCI:  NMASK_TERM_SPLIT bit 4</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[52][15]" title="MAIN[52][15]">
<a href="#virtex5-HCLK_IO_CMT_S-DCI-PREF[3]">DCI:  PREF bit 3</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[53][15]" title="MAIN[53][15]">
<a href="#virtex5-HCLK_IO_CMT_S-DCI-V5_LVDIV2[2]">DCI:  V5_LVDIV2 bit 2</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[12][14]" title="MAIN[12][14]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-7">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 7</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[13][14]" title="MAIN[13][14]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-6">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 6</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[14][14]" title="MAIN[14][14]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-support-CELL[2].RCLK_ROW[1]-0">HCLK_IO_INT: wire support (CELL[2].RCLK_ROW[1]) bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[15][14]" title="MAIN[15][14]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-CELL[2].IOCLK[2]-CELL[2].IOCLK[3]-0">HCLK_IO_INT: wire support (CELL[2].IOCLK[0], CELL[2].IOCLK[1], CELL[2].IOCLK[2], CELL[2].IOCLK[3]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[26][14]" title="MAIN[26][14]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-4">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 4</a>
</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[28][14]" title="MAIN[28][14]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[9]-CELL[2].HCLK_ROW[9]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[9] ← CELL[2].HCLK_ROW[9]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[34][14]" title="MAIN[34][14]">
<a href="#virtex5-HCLK_IO_CMT_S-BANK-V5_LVDSVIAS[2]">BANK:  V5_LVDSVIAS bit 2</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[35][14]" title="MAIN[35][14]">
<a href="#virtex5-HCLK_IO_CMT_S-BANK-V5_LVDSVIAS[3]">BANK:  V5_LVDSVIAS bit 3</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[36][14]" title="MAIN[36][14]">
<a href="#virtex5-HCLK_IO_CMT_S-IDELAYCTRL-VCTL_SEL[1]">IDELAYCTRL:  VCTL_SEL bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[37][14]" title="MAIN[37][14]">
<a href="#virtex5-HCLK_IO_CMT_S-IDELAYCTRL-DLL_ENABLE">IDELAYCTRL:  DLL_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[40][14]" title="MAIN[40][14]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[8]-CELL[2].HCLK_ROW[8]">HCLK_IO_INT: buffer CELL[2].HCLK_CMT[8] ← CELL[2].HCLK_ROW[8]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[41][14]" title="MAIN[41][14]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[4]-CELL[2].HCLK_ROW[4]">HCLK_IO_INT: buffer CELL[2].HCLK_CMT[4] ← CELL[2].HCLK_ROW[4]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[42][14]" title="MAIN[42][14]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[0]-CELL[2].HCLK_ROW[0]">HCLK_IO_INT: buffer CELL[2].HCLK_CMT[0] ← CELL[2].HCLK_ROW[0]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[43][14]" title="MAIN[43][14]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[6]-CELL[2].GIOB[6]">HCLK_IO_INT: buffer CELL[2].GIOB_CMT[6] ← CELL[2].GIOB[6]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[44][14]" title="MAIN[44][14]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[2]-CELL[2].GIOB[2]">HCLK_IO_INT: buffer CELL[2].GIOB_CMT[2] ← CELL[2].GIOB[2]</a>
</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[46][14]" title="MAIN[46][14]">
<a href="#virtex5-HCLK_IO_CMT_S-DCI-ENABLE">DCI:  ENABLE</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[47][14]" title="MAIN[47][14]">
<a href="#virtex5-HCLK_IO_CMT_S-DCI-CASCADE_FROM_ABOVE">DCI:  CASCADE_FROM_ABOVE</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[48][14]" title="MAIN[48][14]">
<a href="#virtex5-HCLK_IO_CMT_S-DCI-QUIET">DCI:  QUIET</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[49][14]" title="MAIN[49][14]">
<a href="#virtex5-HCLK_IO_CMT_S-DCI-TEST_ENABLE[0]">DCI:  TEST_ENABLE bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[50][14]" title="MAIN[50][14]">
<a href="#virtex5-HCLK_IO_CMT_S-DCI-PMASK_TERM_VCC[1]">DCI:  PMASK_TERM_VCC bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[51][14]" title="MAIN[51][14]">
<a href="#virtex5-HCLK_IO_CMT_S-DCI-PMASK_TERM_VCC[2]">DCI:  PMASK_TERM_VCC bit 2</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[52][14]" title="MAIN[52][14]">
<a href="#virtex5-HCLK_IO_CMT_S-DCI-NREF[0]">DCI:  NREF bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[53][14]" title="MAIN[53][14]">
<a href="#virtex5-HCLK_IO_CMT_S-DCI-PREF[2]">DCI:  PREF bit 2</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[9][13]" title="MAIN[9][13]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[0]-CELL[2].RCLK_ROW[0]">HCLK_IO_INT: buffer CELL[2].RCLK_IO[0] ← CELL[2].RCLK_ROW[0]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[10][13]" title="MAIN[10][13]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-3">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 3</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[11][13]" title="MAIN[11][13]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[3]-CELL[2].HCLK_ROW[3]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[3] ← CELL[2].HCLK_ROW[3]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[12][13]" title="MAIN[12][13]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[4]-CELL[2].HCLK_ROW[4]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[4] ← CELL[2].HCLK_ROW[4]</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[15][13]" title="MAIN[15][13]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-support-CELL[2].RCLK_ROW[2]-0">HCLK_IO_INT: wire support (CELL[2].RCLK_ROW[2]) bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[16][13]" title="MAIN[16][13]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-support-CELL[2].RCLK_ROW[3]-0">HCLK_IO_INT: wire support (CELL[2].RCLK_ROW[3]) bit 0</a>
</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[18][13]" title="MAIN[18][13]">
<a href="#virtex5-HCLK_IO_CMT_S-BUFIO[2]-ENABLE">BUFIO[2]:  ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[26][13]" title="MAIN[26][13]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-2">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 2</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[27][13]" title="MAIN[27][13]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-1">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[28][13]" title="MAIN[28][13]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[8]-CELL[2].HCLK_ROW[8]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[8] ← CELL[2].HCLK_ROW[8]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[29][13]" title="MAIN[29][13]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[7]-CELL[2].HCLK_ROW[7]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[7] ← CELL[2].HCLK_ROW[7]</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[32][13]" title="MAIN[32][13]">
<a href="#virtex5-HCLK_IO_CMT_S-BANK-V5_LVDSVIAS[8]">BANK:  V5_LVDSVIAS bit 8</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[33][13]" title="MAIN[33][13]">
<a href="#virtex5-HCLK_IO_CMT_S-BANK-V5_LVDSVIAS[9]">BANK:  V5_LVDSVIAS bit 9</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[34][13]" title="MAIN[34][13]">
<a href="#virtex5-HCLK_IO_CMT_S-BANK-V5_LVDSVIAS[5]">BANK:  V5_LVDSVIAS bit 5</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[35][13]" title="MAIN[35][13]">
<a href="#virtex5-HCLK_IO_CMT_S-BANK-V5_LVDSVIAS[4]">BANK:  V5_LVDSVIAS bit 4</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[36][13]" title="MAIN[36][13]">
<a href="#virtex5-HCLK_IO_CMT_S-IDELAYCTRL-VCTL_SEL[0]">IDELAYCTRL:  VCTL_SEL bit 0</a>
</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[38][13]" title="MAIN[38][13]">
<a href="#virtex5-HCLK_IO_CMT_S-BANK-INTERNAL_VREF[2]">BANK:  INTERNAL_VREF bit 2</a>
</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[40][13]" title="MAIN[40][13]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[7]-CELL[2].HCLK_ROW[7]">HCLK_IO_INT: buffer CELL[2].HCLK_CMT[7] ← CELL[2].HCLK_ROW[7]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[41][13]" title="MAIN[41][13]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[3]-CELL[2].HCLK_ROW[3]">HCLK_IO_INT: buffer CELL[2].HCLK_CMT[3] ← CELL[2].HCLK_ROW[3]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[42][13]" title="MAIN[42][13]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[9]-CELL[2].GIOB[9]">HCLK_IO_INT: buffer CELL[2].GIOB_CMT[9] ← CELL[2].GIOB[9]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[43][13]" title="MAIN[43][13]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[5]-CELL[2].GIOB[5]">HCLK_IO_INT: buffer CELL[2].GIOB_CMT[5] ← CELL[2].GIOB[5]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[44][13]" title="MAIN[44][13]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[1]-CELL[2].GIOB[1]">HCLK_IO_INT: buffer CELL[2].GIOB_CMT[1] ← CELL[2].GIOB[1]</a>
</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[46][13]" title="MAIN[46][13]">
<a href="#virtex5-HCLK_IO_CMT_S-DCI-PMASK_TERM_SPLIT[0]">DCI:  PMASK_TERM_SPLIT bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[47][13]" title="MAIN[47][13]">
<a href="#virtex5-HCLK_IO_CMT_S-DCI-CASCADE_FROM_BELOW">DCI:  CASCADE_FROM_BELOW</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[48][13]" title="MAIN[48][13]">
<a href="#virtex5-HCLK_IO_CMT_S-DCI-NMASK_TERM_SPLIT[0]">DCI:  NMASK_TERM_SPLIT bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[49][13]" title="MAIN[49][13]">
<a href="#virtex5-HCLK_IO_CMT_S-DCI-NMASK_TERM_SPLIT[1]">DCI:  NMASK_TERM_SPLIT bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[50][13]" title="MAIN[50][13]">
<a href="#virtex5-HCLK_IO_CMT_S-DCI-PMASK_TERM_VCC[4]">DCI:  PMASK_TERM_VCC bit 4</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[51][13]" title="MAIN[51][13]">
<a href="#virtex5-HCLK_IO_CMT_S-DCI-PMASK_TERM_VCC[3]">DCI:  PMASK_TERM_VCC bit 3</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[52][13]" title="MAIN[52][13]">
<a href="#virtex5-HCLK_IO_CMT_S-DCI-NREF[1]">DCI:  NREF bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[53][13]" title="MAIN[53][13]">
<a href="#virtex5-HCLK_IO_CMT_S-DCI-TEST_ENABLE[1]">DCI:  TEST_ENABLE bit 1</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[10][12]" title="MAIN[10][12]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-0">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 0</a>
</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[12][12]" title="MAIN[12][12]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[1]-CELL[2].RCLK_ROW[1]">HCLK_IO_INT: buffer CELL[2].RCLK_IO[1] ← CELL[2].RCLK_ROW[1]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[13][12]" title="MAIN[13][12]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-5">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 5</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[14][12]" title="MAIN[14][12]">
<a href="#virtex5-HCLK_IO_CMT_S-BUFIO[3]-ENABLE">BUFIO[3]:  ENABLE</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[15][12]" title="MAIN[15][12]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[1]-CELL[2].HCLK_ROW[1]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[1] ← CELL[2].HCLK_ROW[1]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[16][12]" title="MAIN[16][12]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[0]-CELL[2].HCLK_ROW[0]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[0] ← CELL[2].HCLK_ROW[0]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[17][12]" title="MAIN[17][12]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[2]-CELL[2].HCLK_ROW[2]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[2] ← CELL[2].HCLK_ROW[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[27][12]" title="MAIN[27][12]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[2]-CELL[2].RCLK_ROW[2]">HCLK_IO_INT: buffer CELL[2].RCLK_IO[2] ← CELL[2].RCLK_ROW[2]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[28][12]" title="MAIN[28][12]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[5]-CELL[2].HCLK_ROW[5]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[5] ← CELL[2].HCLK_ROW[5]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[29][12]" title="MAIN[29][12]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[6]-CELL[2].HCLK_ROW[6]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[6] ← CELL[2].HCLK_ROW[6]</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[32][12]" title="MAIN[32][12]">
<a href="#virtex5-HCLK_IO_CMT_S-BANK-V5_LVDSVIAS[11]">BANK:  V5_LVDSVIAS bit 11</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[33][12]" title="MAIN[33][12]">
<a href="#virtex5-HCLK_IO_CMT_S-BANK-V5_LVDSVIAS[10]">BANK:  V5_LVDSVIAS bit 10</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[34][12]" title="MAIN[34][12]">
<a href="#virtex5-HCLK_IO_CMT_S-BANK-V5_LVDSVIAS[6]">BANK:  V5_LVDSVIAS bit 6</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[35][12]" title="MAIN[35][12]">
<a href="#virtex5-HCLK_IO_CMT_S-BANK-V5_LVDSVIAS[7]">BANK:  V5_LVDSVIAS bit 7</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[36][12]" title="MAIN[36][12]">
<a href="#virtex5-HCLK_IO_CMT_S-IDELAYCTRL-DELAY_ENABLE">IDELAYCTRL:  DELAY_ENABLE</a>
</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[38][12]" title="MAIN[38][12]">
<a href="#virtex5-HCLK_IO_CMT_S-BANK-INTERNAL_VREF[1]">BANK:  INTERNAL_VREF bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[39][12]" title="MAIN[39][12]">
<a href="#virtex5-HCLK_IO_CMT_S-BANK-INTERNAL_VREF[0]">BANK:  INTERNAL_VREF bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[40][12]" title="MAIN[40][12]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[6]-CELL[2].HCLK_ROW[6]">HCLK_IO_INT: buffer CELL[2].HCLK_CMT[6] ← CELL[2].HCLK_ROW[6]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[41][12]" title="MAIN[41][12]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[2]-CELL[2].HCLK_ROW[2]">HCLK_IO_INT: buffer CELL[2].HCLK_CMT[2] ← CELL[2].HCLK_ROW[2]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[42][12]" title="MAIN[42][12]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[8]-CELL[2].GIOB[8]">HCLK_IO_INT: buffer CELL[2].GIOB_CMT[8] ← CELL[2].GIOB[8]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[43][12]" title="MAIN[43][12]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[4]-CELL[2].GIOB[4]">HCLK_IO_INT: buffer CELL[2].GIOB_CMT[4] ← CELL[2].GIOB[4]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[44][12]" title="MAIN[44][12]">
<a href="#virtex5-HCLK_IO_CMT_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[0]-CELL[2].GIOB[0]">HCLK_IO_INT: buffer CELL[2].GIOB_CMT[0] ← CELL[2].GIOB[0]</a>
</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[46][12]" title="MAIN[46][12]">
<a href="#virtex5-HCLK_IO_CMT_S-DCI-PMASK_TERM_SPLIT[1]">DCI:  PMASK_TERM_SPLIT bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[47][12]" title="MAIN[47][12]">
<a href="#virtex5-HCLK_IO_CMT_S-DCI-PMASK_TERM_SPLIT[2]">DCI:  PMASK_TERM_SPLIT bit 2</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[48][12]" title="MAIN[48][12]">
<a href="#virtex5-HCLK_IO_CMT_S-DCI-NMASK_TERM_SPLIT[3]">DCI:  NMASK_TERM_SPLIT bit 3</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[49][12]" title="MAIN[49][12]">
<a href="#virtex5-HCLK_IO_CMT_S-DCI-NMASK_TERM_SPLIT[2]">DCI:  NMASK_TERM_SPLIT bit 2</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[50][12]" title="MAIN[50][12]">
<a href="#virtex5-HCLK_IO_CMT_S-DCI-PREF[1]">DCI:  PREF bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[51][12]" title="MAIN[51][12]">
<a href="#virtex5-HCLK_IO_CMT_S-DCI-PREF[0]">DCI:  PREF bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[52][12]" title="MAIN[52][12]">
<a href="#virtex5-HCLK_IO_CMT_S-DCI-V5_LVDIV2[0]">DCI:  V5_LVDIV2 bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CMT_S-bit-MAIN[53][12]" title="MAIN[53][12]">
<a href="#virtex5-HCLK_IO_CMT_S-DCI-V5_LVDIV2[1]">DCI:  V5_LVDIV2 bit 1</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-hclk_io_cmt_n"><a class="header" href="#tile-hclk_io_cmt_n">Tile HCLK_IO_CMT_N</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-hclk_io_int-5"><a class="header" href="#switchbox-hclk_io_int-5">Switchbox HCLK_IO_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CMT_N switchbox HCLK_IO_INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[0]-CELL[2].HCLK_ROW[0]"><td>CELL[2].HCLK_IO[0]</td><td>CELL[2].HCLK_ROW[0]</td><td><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[16][12]">MAIN[16][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[1]-CELL[2].HCLK_ROW[1]"><td>CELL[2].HCLK_IO[1]</td><td>CELL[2].HCLK_ROW[1]</td><td><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[15][12]">MAIN[15][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[2]-CELL[2].HCLK_ROW[2]"><td>CELL[2].HCLK_IO[2]</td><td>CELL[2].HCLK_ROW[2]</td><td><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[17][12]">MAIN[17][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[3]-CELL[2].HCLK_ROW[3]"><td>CELL[2].HCLK_IO[3]</td><td>CELL[2].HCLK_ROW[3]</td><td><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[11][13]">MAIN[11][13]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[4]-CELL[2].HCLK_ROW[4]"><td>CELL[2].HCLK_IO[4]</td><td>CELL[2].HCLK_ROW[4]</td><td><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[12][13]">MAIN[12][13]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[5]-CELL[2].HCLK_ROW[5]"><td>CELL[2].HCLK_IO[5]</td><td>CELL[2].HCLK_ROW[5]</td><td><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[28][12]">MAIN[28][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[6]-CELL[2].HCLK_ROW[6]"><td>CELL[2].HCLK_IO[6]</td><td>CELL[2].HCLK_ROW[6]</td><td><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[29][12]">MAIN[29][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[7]-CELL[2].HCLK_ROW[7]"><td>CELL[2].HCLK_IO[7]</td><td>CELL[2].HCLK_ROW[7]</td><td><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[29][13]">MAIN[29][13]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[8]-CELL[2].HCLK_ROW[8]"><td>CELL[2].HCLK_IO[8]</td><td>CELL[2].HCLK_ROW[8]</td><td><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[28][13]">MAIN[28][13]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[9]-CELL[2].HCLK_ROW[9]"><td>CELL[2].HCLK_IO[9]</td><td>CELL[2].HCLK_ROW[9]</td><td><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[28][14]">MAIN[28][14]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[0]-CELL[2].RCLK_ROW[0]"><td>CELL[2].RCLK_IO[0]</td><td>CELL[2].RCLK_ROW[0]</td><td><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[9][13]">MAIN[9][13]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[1]-CELL[2].RCLK_ROW[1]"><td>CELL[2].RCLK_IO[1]</td><td>CELL[2].RCLK_ROW[1]</td><td><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[12][12]">MAIN[12][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[2]-CELL[2].RCLK_ROW[2]"><td>CELL[2].RCLK_IO[2]</td><td>CELL[2].RCLK_ROW[2]</td><td><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[27][12]">MAIN[27][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[3]-CELL[2].RCLK_ROW[3]"><td>CELL[2].RCLK_IO[3]</td><td>CELL[2].RCLK_ROW[3]</td><td><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[9][15]">MAIN[9][15]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[0]-CELL[2].HCLK_ROW[0]"><td>CELL[2].HCLK_CMT[0]</td><td>CELL[2].HCLK_ROW[0]</td><td><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[42][14]">MAIN[42][14]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[1]-CELL[2].HCLK_ROW[1]"><td>CELL[2].HCLK_CMT[1]</td><td>CELL[2].HCLK_ROW[1]</td><td><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[42][15]">MAIN[42][15]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[2]-CELL[2].HCLK_ROW[2]"><td>CELL[2].HCLK_CMT[2]</td><td>CELL[2].HCLK_ROW[2]</td><td><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[41][12]">MAIN[41][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[3]-CELL[2].HCLK_ROW[3]"><td>CELL[2].HCLK_CMT[3]</td><td>CELL[2].HCLK_ROW[3]</td><td><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[41][13]">MAIN[41][13]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[4]-CELL[2].HCLK_ROW[4]"><td>CELL[2].HCLK_CMT[4]</td><td>CELL[2].HCLK_ROW[4]</td><td><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[41][14]">MAIN[41][14]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[5]-CELL[2].HCLK_ROW[5]"><td>CELL[2].HCLK_CMT[5]</td><td>CELL[2].HCLK_ROW[5]</td><td><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[41][15]">MAIN[41][15]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[6]-CELL[2].HCLK_ROW[6]"><td>CELL[2].HCLK_CMT[6]</td><td>CELL[2].HCLK_ROW[6]</td><td><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[40][12]">MAIN[40][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[7]-CELL[2].HCLK_ROW[7]"><td>CELL[2].HCLK_CMT[7]</td><td>CELL[2].HCLK_ROW[7]</td><td><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[40][13]">MAIN[40][13]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[8]-CELL[2].HCLK_ROW[8]"><td>CELL[2].HCLK_CMT[8]</td><td>CELL[2].HCLK_ROW[8]</td><td><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[40][14]">MAIN[40][14]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[9]-CELL[2].HCLK_ROW[9]"><td>CELL[2].HCLK_CMT[9]</td><td>CELL[2].HCLK_ROW[9]</td><td><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[40][15]">MAIN[40][15]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[0]-CELL[2].GIOB[0]"><td>CELL[2].GIOB_CMT[0]</td><td>CELL[2].GIOB[0]</td><td><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[44][12]">MAIN[44][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[1]-CELL[2].GIOB[1]"><td>CELL[2].GIOB_CMT[1]</td><td>CELL[2].GIOB[1]</td><td><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[44][13]">MAIN[44][13]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[2]-CELL[2].GIOB[2]"><td>CELL[2].GIOB_CMT[2]</td><td>CELL[2].GIOB[2]</td><td><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[44][14]">MAIN[44][14]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[3]-CELL[2].GIOB[3]"><td>CELL[2].GIOB_CMT[3]</td><td>CELL[2].GIOB[3]</td><td><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[44][15]">MAIN[44][15]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[4]-CELL[2].GIOB[4]"><td>CELL[2].GIOB_CMT[4]</td><td>CELL[2].GIOB[4]</td><td><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[43][12]">MAIN[43][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[5]-CELL[2].GIOB[5]"><td>CELL[2].GIOB_CMT[5]</td><td>CELL[2].GIOB[5]</td><td><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[43][13]">MAIN[43][13]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[6]-CELL[2].GIOB[6]"><td>CELL[2].GIOB_CMT[6]</td><td>CELL[2].GIOB[6]</td><td><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[43][14]">MAIN[43][14]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[7]-CELL[2].GIOB[7]"><td>CELL[2].GIOB_CMT[7]</td><td>CELL[2].GIOB[7]</td><td><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[43][15]">MAIN[43][15]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[8]-CELL[2].GIOB[8]"><td>CELL[2].GIOB_CMT[8]</td><td>CELL[2].GIOB[8]</td><td><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[42][12]">MAIN[42][12]</a></td></tr>

<tr id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[9]-CELL[2].GIOB[9]"><td>CELL[2].GIOB_CMT[9]</td><td>CELL[2].GIOB[9]</td><td><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[42][13]">MAIN[42][13]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CMT_N switchbox HCLK_IO_INT muxes IMUX_IDELAYCTRL_REFCLK</caption>
<thead>
<tr><th colspan="10">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-9"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[10][15]">MAIN[10][15]</a></td><td id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-8"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[11][15]">MAIN[11][15]</a></td><td id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-7"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[12][14]">MAIN[12][14]</a></td><td id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-6"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[13][14]">MAIN[13][14]</a></td><td id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-5"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[13][12]">MAIN[13][12]</a></td><td id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-4"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[26][14]">MAIN[26][14]</a></td><td id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-3"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[10][13]">MAIN[10][13]</a></td><td id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-2"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[26][13]">MAIN[26][13]</a></td><td id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-1"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[27][13]">MAIN[27][13]</a></td><td id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-0"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[10][12]">MAIN[10][12]</a></td><td>CELL[2].IMUX_IDELAYCTRL_REFCLK</td></tr>

<tr><th colspan="10"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[2].HCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[2].HCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[7]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[9]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CMT_N wire support CELL[2].RCLK_ROW[0]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-support-CELL[2].RCLK_ROW[0]-0"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[18][15]">MAIN[18][15]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CMT_N wire support CELL[2].RCLK_ROW[1]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-support-CELL[2].RCLK_ROW[1]-0"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[14][14]">MAIN[14][14]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CMT_N wire support CELL[2].RCLK_ROW[2]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-support-CELL[2].RCLK_ROW[2]-0"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[15][13]">MAIN[15][13]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CMT_N wire support CELL[2].RCLK_ROW[3]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-support-CELL[2].RCLK_ROW[3]-0"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[16][13]">MAIN[16][13]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CMT_N wire support CELL[2].IOCLK[0], CELL[2].IOCLK[1], CELL[2].IOCLK[2], CELL[2].IOCLK[3]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-CELL[2].IOCLK[2]-CELL[2].IOCLK[3]-0"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[15][14]">MAIN[15][14]</a></td></tr>

<tr><td id="virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-CELL[2].IOCLK[2]-CELL[2].IOCLK[3]-1"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[15][15]">MAIN[15][15]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-hclk_cmt_drp-2"><a class="header" href="#bels-hclk_cmt_drp-2">Bels HCLK_CMT_DRP</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CMT_N bel HCLK_CMT_DRP pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>HCLK_CMT_DRP</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CMT_N bel HCLK_CMT_DRP attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>HCLK_CMT_DRP</th></tr>

</thead>

<tbody>
<tr><td>DRP_MASK</td><td id="virtex5-HCLK_IO_CMT_N-HCLK_CMT_DRP-DRP_MASK"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[27][15]">MAIN[27][15]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bufio-5"><a class="header" href="#bels-bufio-5">Bels BUFIO</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CMT_N bel BUFIO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BUFIO[0]</th><th>BUFIO[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL[2].OUT_CLKPAD</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>O</td><td>out</td><td>CELL[2].IOCLK[0]</td><td>CELL[2].IOCLK[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CMT_N bel BUFIO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BUFIO[0]</th><th>BUFIO[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="virtex5-HCLK_IO_CMT_N-BUFIO[0]-ENABLE"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[19][12]">MAIN[19][12]</a></td><td id="virtex5-HCLK_IO_CMT_N-BUFIO[1]-ENABLE"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[19][13]">MAIN[19][13]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-idelayctrl-5"><a class="header" href="#bels-idelayctrl-5">Bels IDELAYCTRL</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CMT_N bel IDELAYCTRL pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IDELAYCTRL</th></tr>

</thead>

<tbody>
<tr><td>REFCLK</td><td>in</td><td>CELL[2].IMUX_IDELAYCTRL_REFCLK</td></tr>

<tr><td>RST</td><td>in</td><td>CELL[3].IMUX_IMUX[6]</td></tr>

<tr><td>RDY</td><td>out</td><td>CELL[2].OUT_BEL[22]</td></tr>

<tr><td>DNPULSEOUT</td><td>out</td><td>CELL[2].OUT_BEL[23]</td></tr>

<tr><td>UPPULSEOUT</td><td>out</td><td>CELL[2].OUT_BEL[15]</td></tr>

<tr><td>OUTN1</td><td>out</td><td>CELL[2].OUT_BEL[20]</td></tr>

<tr><td>OUTN65</td><td>out</td><td>CELL[2].OUT_BEL[8]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CMT_N bel IDELAYCTRL attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IDELAYCTRL</th></tr>

</thead>

<tbody>
<tr><td>DLL_ENABLE</td><td id="virtex5-HCLK_IO_CMT_N-IDELAYCTRL-DLL_ENABLE"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[37][14]">MAIN[37][14]</a></td></tr>

<tr><td>DELAY_ENABLE</td><td id="virtex5-HCLK_IO_CMT_N-IDELAYCTRL-DELAY_ENABLE"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[36][12]">MAIN[36][12]</a></td></tr>

<tr><td>VCTL_SEL bit 0</td><td id="virtex5-HCLK_IO_CMT_N-IDELAYCTRL-VCTL_SEL[0]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[36][13]">MAIN[36][13]</a></td></tr>

<tr><td>VCTL_SEL bit 1</td><td id="virtex5-HCLK_IO_CMT_N-IDELAYCTRL-VCTL_SEL[1]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[36][14]">MAIN[36][14]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-dci_v4-5"><a class="header" href="#bels-dci_v4-5">Bels DCI_V4</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CMT_N bel DCI_V4 pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>DCI</th></tr>

</thead>

<tbody>
<tr><td>TSTCLK</td><td>in</td><td>CELL[2].IMUX_BYP_SITE[2]</td></tr>

<tr><td>TSTRST</td><td>in</td><td>CELL[2].IMUX_BYP_SITE[0]</td></tr>

<tr><td>TSTHLP</td><td>in</td><td>CELL[2].IMUX_BYP_SITE[3]</td></tr>

<tr><td>TSTHLN</td><td>in</td><td>CELL[2].IMUX_BYP_SITE[6]</td></tr>

<tr><td>DCISCLK</td><td>out</td><td>CELL[2].OUT_BEL[20]</td></tr>

<tr><td>DCIADDRESS[0]</td><td>out</td><td>CELL[2].OUT_BEL[8]</td></tr>

<tr><td>DCIADDRESS[1]</td><td>out</td><td>CELL[2].OUT_BEL[20]</td></tr>

<tr><td>DCIADDRESS[2]</td><td>out</td><td>CELL[2].OUT_BEL[22]</td></tr>

<tr><td>DCIDATA</td><td>out</td><td>CELL[2].OUT_BEL[22]</td></tr>

<tr><td>DCIIOUPDATE</td><td>out</td><td>CELL[2].OUT_BEL[8]</td></tr>

<tr><td>DCIREFIOUPDATE</td><td>out</td><td>CELL[2].OUT_BEL[15]</td></tr>

<tr><td>DCIDONE</td><td>out</td><td>CELL[2].OUT_BEL[20]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CMT_N bel DCI_V4 attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>DCI</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="virtex5-HCLK_IO_CMT_N-DCI-ENABLE"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[46][14]">MAIN[46][14]</a></td></tr>

<tr><td>QUIET</td><td id="virtex5-HCLK_IO_CMT_N-DCI-QUIET"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[48][14]">MAIN[48][14]</a></td></tr>

<tr><td>V5_LVDIV2 bit 0</td><td id="virtex5-HCLK_IO_CMT_N-DCI-V5_LVDIV2[0]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[52][12]">MAIN[52][12]</a></td></tr>

<tr><td>V5_LVDIV2 bit 1</td><td id="virtex5-HCLK_IO_CMT_N-DCI-V5_LVDIV2[1]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[53][12]">MAIN[53][12]</a></td></tr>

<tr><td>V5_LVDIV2 bit 2</td><td id="virtex5-HCLK_IO_CMT_N-DCI-V5_LVDIV2[2]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[53][15]">MAIN[53][15]</a></td></tr>

<tr><td>PMASK_TERM_VCC bit 0</td><td id="virtex5-HCLK_IO_CMT_N-DCI-PMASK_TERM_VCC[0]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[50][15]">MAIN[50][15]</a></td></tr>

<tr><td>PMASK_TERM_VCC bit 1</td><td id="virtex5-HCLK_IO_CMT_N-DCI-PMASK_TERM_VCC[1]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[50][14]">MAIN[50][14]</a></td></tr>

<tr><td>PMASK_TERM_VCC bit 2</td><td id="virtex5-HCLK_IO_CMT_N-DCI-PMASK_TERM_VCC[2]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[51][14]">MAIN[51][14]</a></td></tr>

<tr><td>PMASK_TERM_VCC bit 3</td><td id="virtex5-HCLK_IO_CMT_N-DCI-PMASK_TERM_VCC[3]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[51][13]">MAIN[51][13]</a></td></tr>

<tr><td>PMASK_TERM_VCC bit 4</td><td id="virtex5-HCLK_IO_CMT_N-DCI-PMASK_TERM_VCC[4]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[50][13]">MAIN[50][13]</a></td></tr>

<tr><td>PMASK_TERM_SPLIT bit 0</td><td id="virtex5-HCLK_IO_CMT_N-DCI-PMASK_TERM_SPLIT[0]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[46][13]">MAIN[46][13]</a></td></tr>

<tr><td>PMASK_TERM_SPLIT bit 1</td><td id="virtex5-HCLK_IO_CMT_N-DCI-PMASK_TERM_SPLIT[1]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[46][12]">MAIN[46][12]</a></td></tr>

<tr><td>PMASK_TERM_SPLIT bit 2</td><td id="virtex5-HCLK_IO_CMT_N-DCI-PMASK_TERM_SPLIT[2]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[47][12]">MAIN[47][12]</a></td></tr>

<tr><td>PMASK_TERM_SPLIT bit 3</td><td id="virtex5-HCLK_IO_CMT_N-DCI-PMASK_TERM_SPLIT[3]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[48][15]">MAIN[48][15]</a></td></tr>

<tr><td>PMASK_TERM_SPLIT bit 4</td><td id="virtex5-HCLK_IO_CMT_N-DCI-PMASK_TERM_SPLIT[4]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[49][15]">MAIN[49][15]</a></td></tr>

<tr><td>NMASK_TERM_SPLIT bit 0</td><td id="virtex5-HCLK_IO_CMT_N-DCI-NMASK_TERM_SPLIT[0]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[48][13]">MAIN[48][13]</a></td></tr>

<tr><td>NMASK_TERM_SPLIT bit 1</td><td id="virtex5-HCLK_IO_CMT_N-DCI-NMASK_TERM_SPLIT[1]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[49][13]">MAIN[49][13]</a></td></tr>

<tr><td>NMASK_TERM_SPLIT bit 2</td><td id="virtex5-HCLK_IO_CMT_N-DCI-NMASK_TERM_SPLIT[2]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[49][12]">MAIN[49][12]</a></td></tr>

<tr><td>NMASK_TERM_SPLIT bit 3</td><td id="virtex5-HCLK_IO_CMT_N-DCI-NMASK_TERM_SPLIT[3]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[48][12]">MAIN[48][12]</a></td></tr>

<tr><td>NMASK_TERM_SPLIT bit 4</td><td id="virtex5-HCLK_IO_CMT_N-DCI-NMASK_TERM_SPLIT[4]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[51][15]">MAIN[51][15]</a></td></tr>

<tr><td>NREF bit 0</td><td id="virtex5-HCLK_IO_CMT_N-DCI-NREF[0]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[52][14]">MAIN[52][14]</a></td></tr>

<tr><td>NREF bit 1</td><td id="virtex5-HCLK_IO_CMT_N-DCI-NREF[1]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[52][13]">MAIN[52][13]</a></td></tr>

<tr><td>PREF bit 0</td><td id="virtex5-HCLK_IO_CMT_N-DCI-PREF[0]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[51][12]">MAIN[51][12]</a></td></tr>

<tr><td>PREF bit 1</td><td id="virtex5-HCLK_IO_CMT_N-DCI-PREF[1]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[50][12]">MAIN[50][12]</a></td></tr>

<tr><td>PREF bit 2</td><td id="virtex5-HCLK_IO_CMT_N-DCI-PREF[2]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[53][14]">MAIN[53][14]</a></td></tr>

<tr><td>PREF bit 3</td><td id="virtex5-HCLK_IO_CMT_N-DCI-PREF[3]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[52][15]">MAIN[52][15]</a></td></tr>

<tr><td>TEST_ENABLE bit 0</td><td id="virtex5-HCLK_IO_CMT_N-DCI-TEST_ENABLE[0]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[49][14]">MAIN[49][14]</a></td></tr>

<tr><td>TEST_ENABLE bit 1</td><td id="virtex5-HCLK_IO_CMT_N-DCI-TEST_ENABLE[1]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[53][13]">MAIN[53][13]</a></td></tr>

<tr><td>CASCADE_FROM_ABOVE</td><td id="virtex5-HCLK_IO_CMT_N-DCI-CASCADE_FROM_ABOVE"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[47][14]">MAIN[47][14]</a></td></tr>

<tr><td>CASCADE_FROM_BELOW</td><td id="virtex5-HCLK_IO_CMT_N-DCI-CASCADE_FROM_BELOW"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[47][13]">MAIN[47][13]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bank-5"><a class="header" href="#bels-bank-5">Bels BANK</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CMT_N bel BANK pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BANK</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CMT_N bel BANK attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BANK</th></tr>

</thead>

<tbody>
<tr><td>V5_LVDSVIAS bit 0</td><td id="virtex5-HCLK_IO_CMT_N-BANK-V5_LVDSVIAS[0]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[35][15]">MAIN[35][15]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 1</td><td id="virtex5-HCLK_IO_CMT_N-BANK-V5_LVDSVIAS[1]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[34][15]">MAIN[34][15]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 2</td><td id="virtex5-HCLK_IO_CMT_N-BANK-V5_LVDSVIAS[2]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[34][14]">MAIN[34][14]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 3</td><td id="virtex5-HCLK_IO_CMT_N-BANK-V5_LVDSVIAS[3]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[35][14]">MAIN[35][14]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 4</td><td id="virtex5-HCLK_IO_CMT_N-BANK-V5_LVDSVIAS[4]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[35][13]">MAIN[35][13]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 5</td><td id="virtex5-HCLK_IO_CMT_N-BANK-V5_LVDSVIAS[5]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[34][13]">MAIN[34][13]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 6</td><td id="virtex5-HCLK_IO_CMT_N-BANK-V5_LVDSVIAS[6]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[34][12]">MAIN[34][12]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 7</td><td id="virtex5-HCLK_IO_CMT_N-BANK-V5_LVDSVIAS[7]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[35][12]">MAIN[35][12]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 8</td><td id="virtex5-HCLK_IO_CMT_N-BANK-V5_LVDSVIAS[8]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[32][13]">MAIN[32][13]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 9</td><td id="virtex5-HCLK_IO_CMT_N-BANK-V5_LVDSVIAS[9]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[33][13]">MAIN[33][13]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 10</td><td id="virtex5-HCLK_IO_CMT_N-BANK-V5_LVDSVIAS[10]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[33][12]">MAIN[33][12]</a></td></tr>

<tr><td>V5_LVDSVIAS bit 11</td><td id="virtex5-HCLK_IO_CMT_N-BANK-V5_LVDSVIAS[11]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[32][12]">MAIN[32][12]</a></td></tr>

<tr><td>INTERNAL_VREF</td><td><a href="#virtex5-HCLK_IO_CMT_N-BANK-INTERNAL_VREF">[enum: INTERNAL_VREF]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CMT_N enum INTERNAL_VREF</caption>
<thead>
<tr id="virtex5-HCLK_IO_CMT_N-BANK-INTERNAL_VREF"><th>BANK.INTERNAL_VREF</th><td id="virtex5-HCLK_IO_CMT_N-BANK-INTERNAL_VREF[4]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[39][15]">MAIN[39][15]</a></td><td id="virtex5-HCLK_IO_CMT_N-BANK-INTERNAL_VREF[3]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[38][15]">MAIN[38][15]</a></td><td id="virtex5-HCLK_IO_CMT_N-BANK-INTERNAL_VREF[2]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[38][13]">MAIN[38][13]</a></td><td id="virtex5-HCLK_IO_CMT_N-BANK-INTERNAL_VREF[1]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[38][12]">MAIN[38][12]</a></td><td id="virtex5-HCLK_IO_CMT_N-BANK-INTERNAL_VREF[0]"><a href="#virtex5-HCLK_IO_CMT_N-bit-MAIN[39][12]">MAIN[39][12]</a></td></tr>

</thead>

<tbody>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_750</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_900</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>_1080</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_1250</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-5"><a class="header" href="#bel-wires-5">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CMT_N bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL[2].IMUX_BYP_SITE[0]</td><td>DCI.TSTRST</td></tr>

<tr><td>CELL[2].IMUX_BYP_SITE[2]</td><td>DCI.TSTCLK</td></tr>

<tr><td>CELL[2].IMUX_BYP_SITE[3]</td><td>DCI.TSTHLP</td></tr>

<tr><td>CELL[2].IMUX_BYP_SITE[6]</td><td>DCI.TSTHLN</td></tr>

<tr><td>CELL[2].OUT_BEL[8]</td><td>IDELAYCTRL.OUTN65, DCI.DCIADDRESS[0], DCI.DCIIOUPDATE</td></tr>

<tr><td>CELL[2].OUT_BEL[15]</td><td>IDELAYCTRL.UPPULSEOUT, DCI.DCIREFIOUPDATE</td></tr>

<tr><td>CELL[2].OUT_BEL[20]</td><td>IDELAYCTRL.OUTN1, DCI.DCISCLK, DCI.DCIADDRESS[1], DCI.DCIDONE</td></tr>

<tr><td>CELL[2].OUT_BEL[22]</td><td>IDELAYCTRL.RDY, DCI.DCIADDRESS[2], DCI.DCIDATA</td></tr>

<tr><td>CELL[2].OUT_BEL[23]</td><td>IDELAYCTRL.DNPULSEOUT</td></tr>

<tr><td>CELL[2].OUT_CLKPAD</td><td>BUFIO[0].I</td></tr>

<tr><td>CELL[2].IMUX_IDELAYCTRL_REFCLK</td><td>IDELAYCTRL.REFCLK</td></tr>

<tr><td>CELL[2].IOCLK[0]</td><td>BUFIO[0].O</td></tr>

<tr><td>CELL[2].IOCLK[1]</td><td>BUFIO[1].O</td></tr>

<tr><td>CELL[3].IMUX_IMUX[6]</td><td>IDELAYCTRL.RST</td></tr>

<tr><td>CELL[3].OUT_CLKPAD</td><td>BUFIO[1].I</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-5"><a class="header" href="#bitstream-5">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IO_CMT_N rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="54">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
<th>F40</th>
<th>F41</th>
<th>F42</th>
<th>F43</th>
<th>F44</th>
<th>F45</th>
<th>F46</th>
<th>F47</th>
<th>F48</th>
<th>F49</th>
<th>F50</th>
<th>F51</th>
<th>F52</th>
<th>F53</th>
</tr>

</thead>

<tbody>
<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[9][15]" title="MAIN[9][15]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[3]-CELL[2].RCLK_ROW[3]">HCLK_IO_INT: buffer CELL[2].RCLK_IO[3] ← CELL[2].RCLK_ROW[3]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[10][15]" title="MAIN[10][15]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-9">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 9</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[11][15]" title="MAIN[11][15]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-8">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[15][15]" title="MAIN[15][15]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-CELL[2].IOCLK[2]-CELL[2].IOCLK[3]-1">HCLK_IO_INT: wire support (CELL[2].IOCLK[0], CELL[2].IOCLK[1], CELL[2].IOCLK[2], CELL[2].IOCLK[3]) bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[18][15]" title="MAIN[18][15]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-support-CELL[2].RCLK_ROW[0]-0">HCLK_IO_INT: wire support (CELL[2].RCLK_ROW[0]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[27][15]" title="MAIN[27][15]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_CMT_DRP-DRP_MASK">HCLK_CMT_DRP:  DRP_MASK</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[34][15]" title="MAIN[34][15]">
<a href="#virtex5-HCLK_IO_CMT_N-BANK-V5_LVDSVIAS[1]">BANK:  V5_LVDSVIAS bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[35][15]" title="MAIN[35][15]">
<a href="#virtex5-HCLK_IO_CMT_N-BANK-V5_LVDSVIAS[0]">BANK:  V5_LVDSVIAS bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[38][15]" title="MAIN[38][15]">
<a href="#virtex5-HCLK_IO_CMT_N-BANK-INTERNAL_VREF[3]">BANK:  INTERNAL_VREF bit 3</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[39][15]" title="MAIN[39][15]">
<a href="#virtex5-HCLK_IO_CMT_N-BANK-INTERNAL_VREF[4]">BANK:  INTERNAL_VREF bit 4</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[40][15]" title="MAIN[40][15]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[9]-CELL[2].HCLK_ROW[9]">HCLK_IO_INT: buffer CELL[2].HCLK_CMT[9] ← CELL[2].HCLK_ROW[9]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[41][15]" title="MAIN[41][15]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[5]-CELL[2].HCLK_ROW[5]">HCLK_IO_INT: buffer CELL[2].HCLK_CMT[5] ← CELL[2].HCLK_ROW[5]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[42][15]" title="MAIN[42][15]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[1]-CELL[2].HCLK_ROW[1]">HCLK_IO_INT: buffer CELL[2].HCLK_CMT[1] ← CELL[2].HCLK_ROW[1]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[43][15]" title="MAIN[43][15]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[7]-CELL[2].GIOB[7]">HCLK_IO_INT: buffer CELL[2].GIOB_CMT[7] ← CELL[2].GIOB[7]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[44][15]" title="MAIN[44][15]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[3]-CELL[2].GIOB[3]">HCLK_IO_INT: buffer CELL[2].GIOB_CMT[3] ← CELL[2].GIOB[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[48][15]" title="MAIN[48][15]">
<a href="#virtex5-HCLK_IO_CMT_N-DCI-PMASK_TERM_SPLIT[3]">DCI:  PMASK_TERM_SPLIT bit 3</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[49][15]" title="MAIN[49][15]">
<a href="#virtex5-HCLK_IO_CMT_N-DCI-PMASK_TERM_SPLIT[4]">DCI:  PMASK_TERM_SPLIT bit 4</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[50][15]" title="MAIN[50][15]">
<a href="#virtex5-HCLK_IO_CMT_N-DCI-PMASK_TERM_VCC[0]">DCI:  PMASK_TERM_VCC bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[51][15]" title="MAIN[51][15]">
<a href="#virtex5-HCLK_IO_CMT_N-DCI-NMASK_TERM_SPLIT[4]">DCI:  NMASK_TERM_SPLIT bit 4</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[52][15]" title="MAIN[52][15]">
<a href="#virtex5-HCLK_IO_CMT_N-DCI-PREF[3]">DCI:  PREF bit 3</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[53][15]" title="MAIN[53][15]">
<a href="#virtex5-HCLK_IO_CMT_N-DCI-V5_LVDIV2[2]">DCI:  V5_LVDIV2 bit 2</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[12][14]" title="MAIN[12][14]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-7">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 7</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[13][14]" title="MAIN[13][14]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-6">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 6</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[14][14]" title="MAIN[14][14]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-support-CELL[2].RCLK_ROW[1]-0">HCLK_IO_INT: wire support (CELL[2].RCLK_ROW[1]) bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[15][14]" title="MAIN[15][14]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-CELL[2].IOCLK[2]-CELL[2].IOCLK[3]-0">HCLK_IO_INT: wire support (CELL[2].IOCLK[0], CELL[2].IOCLK[1], CELL[2].IOCLK[2], CELL[2].IOCLK[3]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[26][14]" title="MAIN[26][14]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-4">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 4</a>
</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[28][14]" title="MAIN[28][14]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[9]-CELL[2].HCLK_ROW[9]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[9] ← CELL[2].HCLK_ROW[9]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[34][14]" title="MAIN[34][14]">
<a href="#virtex5-HCLK_IO_CMT_N-BANK-V5_LVDSVIAS[2]">BANK:  V5_LVDSVIAS bit 2</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[35][14]" title="MAIN[35][14]">
<a href="#virtex5-HCLK_IO_CMT_N-BANK-V5_LVDSVIAS[3]">BANK:  V5_LVDSVIAS bit 3</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[36][14]" title="MAIN[36][14]">
<a href="#virtex5-HCLK_IO_CMT_N-IDELAYCTRL-VCTL_SEL[1]">IDELAYCTRL:  VCTL_SEL bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[37][14]" title="MAIN[37][14]">
<a href="#virtex5-HCLK_IO_CMT_N-IDELAYCTRL-DLL_ENABLE">IDELAYCTRL:  DLL_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[40][14]" title="MAIN[40][14]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[8]-CELL[2].HCLK_ROW[8]">HCLK_IO_INT: buffer CELL[2].HCLK_CMT[8] ← CELL[2].HCLK_ROW[8]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[41][14]" title="MAIN[41][14]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[4]-CELL[2].HCLK_ROW[4]">HCLK_IO_INT: buffer CELL[2].HCLK_CMT[4] ← CELL[2].HCLK_ROW[4]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[42][14]" title="MAIN[42][14]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[0]-CELL[2].HCLK_ROW[0]">HCLK_IO_INT: buffer CELL[2].HCLK_CMT[0] ← CELL[2].HCLK_ROW[0]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[43][14]" title="MAIN[43][14]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[6]-CELL[2].GIOB[6]">HCLK_IO_INT: buffer CELL[2].GIOB_CMT[6] ← CELL[2].GIOB[6]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[44][14]" title="MAIN[44][14]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[2]-CELL[2].GIOB[2]">HCLK_IO_INT: buffer CELL[2].GIOB_CMT[2] ← CELL[2].GIOB[2]</a>
</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[46][14]" title="MAIN[46][14]">
<a href="#virtex5-HCLK_IO_CMT_N-DCI-ENABLE">DCI:  ENABLE</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[47][14]" title="MAIN[47][14]">
<a href="#virtex5-HCLK_IO_CMT_N-DCI-CASCADE_FROM_ABOVE">DCI:  CASCADE_FROM_ABOVE</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[48][14]" title="MAIN[48][14]">
<a href="#virtex5-HCLK_IO_CMT_N-DCI-QUIET">DCI:  QUIET</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[49][14]" title="MAIN[49][14]">
<a href="#virtex5-HCLK_IO_CMT_N-DCI-TEST_ENABLE[0]">DCI:  TEST_ENABLE bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[50][14]" title="MAIN[50][14]">
<a href="#virtex5-HCLK_IO_CMT_N-DCI-PMASK_TERM_VCC[1]">DCI:  PMASK_TERM_VCC bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[51][14]" title="MAIN[51][14]">
<a href="#virtex5-HCLK_IO_CMT_N-DCI-PMASK_TERM_VCC[2]">DCI:  PMASK_TERM_VCC bit 2</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[52][14]" title="MAIN[52][14]">
<a href="#virtex5-HCLK_IO_CMT_N-DCI-NREF[0]">DCI:  NREF bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[53][14]" title="MAIN[53][14]">
<a href="#virtex5-HCLK_IO_CMT_N-DCI-PREF[2]">DCI:  PREF bit 2</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[9][13]" title="MAIN[9][13]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[0]-CELL[2].RCLK_ROW[0]">HCLK_IO_INT: buffer CELL[2].RCLK_IO[0] ← CELL[2].RCLK_ROW[0]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[10][13]" title="MAIN[10][13]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-3">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 3</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[11][13]" title="MAIN[11][13]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[3]-CELL[2].HCLK_ROW[3]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[3] ← CELL[2].HCLK_ROW[3]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[12][13]" title="MAIN[12][13]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[4]-CELL[2].HCLK_ROW[4]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[4] ← CELL[2].HCLK_ROW[4]</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[15][13]" title="MAIN[15][13]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-support-CELL[2].RCLK_ROW[2]-0">HCLK_IO_INT: wire support (CELL[2].RCLK_ROW[2]) bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[16][13]" title="MAIN[16][13]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-support-CELL[2].RCLK_ROW[3]-0">HCLK_IO_INT: wire support (CELL[2].RCLK_ROW[3]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[19][13]" title="MAIN[19][13]">
<a href="#virtex5-HCLK_IO_CMT_N-BUFIO[1]-ENABLE">BUFIO[1]:  ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[26][13]" title="MAIN[26][13]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-2">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 2</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[27][13]" title="MAIN[27][13]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-1">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[28][13]" title="MAIN[28][13]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[8]-CELL[2].HCLK_ROW[8]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[8] ← CELL[2].HCLK_ROW[8]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[29][13]" title="MAIN[29][13]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[7]-CELL[2].HCLK_ROW[7]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[7] ← CELL[2].HCLK_ROW[7]</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[32][13]" title="MAIN[32][13]">
<a href="#virtex5-HCLK_IO_CMT_N-BANK-V5_LVDSVIAS[8]">BANK:  V5_LVDSVIAS bit 8</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[33][13]" title="MAIN[33][13]">
<a href="#virtex5-HCLK_IO_CMT_N-BANK-V5_LVDSVIAS[9]">BANK:  V5_LVDSVIAS bit 9</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[34][13]" title="MAIN[34][13]">
<a href="#virtex5-HCLK_IO_CMT_N-BANK-V5_LVDSVIAS[5]">BANK:  V5_LVDSVIAS bit 5</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[35][13]" title="MAIN[35][13]">
<a href="#virtex5-HCLK_IO_CMT_N-BANK-V5_LVDSVIAS[4]">BANK:  V5_LVDSVIAS bit 4</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[36][13]" title="MAIN[36][13]">
<a href="#virtex5-HCLK_IO_CMT_N-IDELAYCTRL-VCTL_SEL[0]">IDELAYCTRL:  VCTL_SEL bit 0</a>
</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[38][13]" title="MAIN[38][13]">
<a href="#virtex5-HCLK_IO_CMT_N-BANK-INTERNAL_VREF[2]">BANK:  INTERNAL_VREF bit 2</a>
</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[40][13]" title="MAIN[40][13]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[7]-CELL[2].HCLK_ROW[7]">HCLK_IO_INT: buffer CELL[2].HCLK_CMT[7] ← CELL[2].HCLK_ROW[7]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[41][13]" title="MAIN[41][13]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[3]-CELL[2].HCLK_ROW[3]">HCLK_IO_INT: buffer CELL[2].HCLK_CMT[3] ← CELL[2].HCLK_ROW[3]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[42][13]" title="MAIN[42][13]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[9]-CELL[2].GIOB[9]">HCLK_IO_INT: buffer CELL[2].GIOB_CMT[9] ← CELL[2].GIOB[9]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[43][13]" title="MAIN[43][13]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[5]-CELL[2].GIOB[5]">HCLK_IO_INT: buffer CELL[2].GIOB_CMT[5] ← CELL[2].GIOB[5]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[44][13]" title="MAIN[44][13]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[1]-CELL[2].GIOB[1]">HCLK_IO_INT: buffer CELL[2].GIOB_CMT[1] ← CELL[2].GIOB[1]</a>
</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[46][13]" title="MAIN[46][13]">
<a href="#virtex5-HCLK_IO_CMT_N-DCI-PMASK_TERM_SPLIT[0]">DCI:  PMASK_TERM_SPLIT bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[47][13]" title="MAIN[47][13]">
<a href="#virtex5-HCLK_IO_CMT_N-DCI-CASCADE_FROM_BELOW">DCI:  CASCADE_FROM_BELOW</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[48][13]" title="MAIN[48][13]">
<a href="#virtex5-HCLK_IO_CMT_N-DCI-NMASK_TERM_SPLIT[0]">DCI:  NMASK_TERM_SPLIT bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[49][13]" title="MAIN[49][13]">
<a href="#virtex5-HCLK_IO_CMT_N-DCI-NMASK_TERM_SPLIT[1]">DCI:  NMASK_TERM_SPLIT bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[50][13]" title="MAIN[50][13]">
<a href="#virtex5-HCLK_IO_CMT_N-DCI-PMASK_TERM_VCC[4]">DCI:  PMASK_TERM_VCC bit 4</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[51][13]" title="MAIN[51][13]">
<a href="#virtex5-HCLK_IO_CMT_N-DCI-PMASK_TERM_VCC[3]">DCI:  PMASK_TERM_VCC bit 3</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[52][13]" title="MAIN[52][13]">
<a href="#virtex5-HCLK_IO_CMT_N-DCI-NREF[1]">DCI:  NREF bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[53][13]" title="MAIN[53][13]">
<a href="#virtex5-HCLK_IO_CMT_N-DCI-TEST_ENABLE[1]">DCI:  TEST_ENABLE bit 1</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[10][12]" title="MAIN[10][12]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-0">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 0</a>
</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[12][12]" title="MAIN[12][12]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[1]-CELL[2].RCLK_ROW[1]">HCLK_IO_INT: buffer CELL[2].RCLK_IO[1] ← CELL[2].RCLK_ROW[1]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[13][12]" title="MAIN[13][12]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-5">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 5</a>
</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[15][12]" title="MAIN[15][12]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[1]-CELL[2].HCLK_ROW[1]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[1] ← CELL[2].HCLK_ROW[1]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[16][12]" title="MAIN[16][12]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[0]-CELL[2].HCLK_ROW[0]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[0] ← CELL[2].HCLK_ROW[0]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[17][12]" title="MAIN[17][12]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[2]-CELL[2].HCLK_ROW[2]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[2] ← CELL[2].HCLK_ROW[2]</a>
</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[19][12]" title="MAIN[19][12]">
<a href="#virtex5-HCLK_IO_CMT_N-BUFIO[0]-ENABLE">BUFIO[0]:  ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[27][12]" title="MAIN[27][12]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[2]-CELL[2].RCLK_ROW[2]">HCLK_IO_INT: buffer CELL[2].RCLK_IO[2] ← CELL[2].RCLK_ROW[2]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[28][12]" title="MAIN[28][12]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[5]-CELL[2].HCLK_ROW[5]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[5] ← CELL[2].HCLK_ROW[5]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[29][12]" title="MAIN[29][12]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[6]-CELL[2].HCLK_ROW[6]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[6] ← CELL[2].HCLK_ROW[6]</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[32][12]" title="MAIN[32][12]">
<a href="#virtex5-HCLK_IO_CMT_N-BANK-V5_LVDSVIAS[11]">BANK:  V5_LVDSVIAS bit 11</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[33][12]" title="MAIN[33][12]">
<a href="#virtex5-HCLK_IO_CMT_N-BANK-V5_LVDSVIAS[10]">BANK:  V5_LVDSVIAS bit 10</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[34][12]" title="MAIN[34][12]">
<a href="#virtex5-HCLK_IO_CMT_N-BANK-V5_LVDSVIAS[6]">BANK:  V5_LVDSVIAS bit 6</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[35][12]" title="MAIN[35][12]">
<a href="#virtex5-HCLK_IO_CMT_N-BANK-V5_LVDSVIAS[7]">BANK:  V5_LVDSVIAS bit 7</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[36][12]" title="MAIN[36][12]">
<a href="#virtex5-HCLK_IO_CMT_N-IDELAYCTRL-DELAY_ENABLE">IDELAYCTRL:  DELAY_ENABLE</a>
</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[38][12]" title="MAIN[38][12]">
<a href="#virtex5-HCLK_IO_CMT_N-BANK-INTERNAL_VREF[1]">BANK:  INTERNAL_VREF bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[39][12]" title="MAIN[39][12]">
<a href="#virtex5-HCLK_IO_CMT_N-BANK-INTERNAL_VREF[0]">BANK:  INTERNAL_VREF bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[40][12]" title="MAIN[40][12]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[6]-CELL[2].HCLK_ROW[6]">HCLK_IO_INT: buffer CELL[2].HCLK_CMT[6] ← CELL[2].HCLK_ROW[6]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[41][12]" title="MAIN[41][12]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[2]-CELL[2].HCLK_ROW[2]">HCLK_IO_INT: buffer CELL[2].HCLK_CMT[2] ← CELL[2].HCLK_ROW[2]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[42][12]" title="MAIN[42][12]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[8]-CELL[2].GIOB[8]">HCLK_IO_INT: buffer CELL[2].GIOB_CMT[8] ← CELL[2].GIOB[8]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[43][12]" title="MAIN[43][12]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[4]-CELL[2].GIOB[4]">HCLK_IO_INT: buffer CELL[2].GIOB_CMT[4] ← CELL[2].GIOB[4]</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[44][12]" title="MAIN[44][12]">
<a href="#virtex5-HCLK_IO_CMT_N-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[0]-CELL[2].GIOB[0]">HCLK_IO_INT: buffer CELL[2].GIOB_CMT[0] ← CELL[2].GIOB[0]</a>
</td>
<td>-</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[46][12]" title="MAIN[46][12]">
<a href="#virtex5-HCLK_IO_CMT_N-DCI-PMASK_TERM_SPLIT[1]">DCI:  PMASK_TERM_SPLIT bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[47][12]" title="MAIN[47][12]">
<a href="#virtex5-HCLK_IO_CMT_N-DCI-PMASK_TERM_SPLIT[2]">DCI:  PMASK_TERM_SPLIT bit 2</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[48][12]" title="MAIN[48][12]">
<a href="#virtex5-HCLK_IO_CMT_N-DCI-NMASK_TERM_SPLIT[3]">DCI:  NMASK_TERM_SPLIT bit 3</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[49][12]" title="MAIN[49][12]">
<a href="#virtex5-HCLK_IO_CMT_N-DCI-NMASK_TERM_SPLIT[2]">DCI:  NMASK_TERM_SPLIT bit 2</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[50][12]" title="MAIN[50][12]">
<a href="#virtex5-HCLK_IO_CMT_N-DCI-PREF[1]">DCI:  PREF bit 1</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[51][12]" title="MAIN[51][12]">
<a href="#virtex5-HCLK_IO_CMT_N-DCI-PREF[0]">DCI:  PREF bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[52][12]" title="MAIN[52][12]">
<a href="#virtex5-HCLK_IO_CMT_N-DCI-V5_LVDIV2[0]">DCI:  V5_LVDIV2 bit 0</a>
</td>
<td id="virtex5-HCLK_IO_CMT_N-bit-MAIN[53][12]" title="MAIN[53][12]">
<a href="#virtex5-HCLK_IO_CMT_N-DCI-V5_LVDIV2[1]">DCI:  V5_LVDIV2 bit 1</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-hclk_cmt"><a class="header" href="#tile-hclk_cmt">Tile HCLK_CMT</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-hclk_io_int-6"><a class="header" href="#switchbox-hclk_io_int-6">Switchbox HCLK_IO_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_CMT switchbox HCLK_IO_INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="virtex5-HCLK_CMT-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[0]-CELL[2].HCLK_ROW[0]"><td>CELL[2].HCLK_CMT[0]</td><td>CELL[2].HCLK_ROW[0]</td><td><a href="#virtex5-HCLK_CMT-bit-MAIN[42][14]">MAIN[42][14]</a></td></tr>

<tr id="virtex5-HCLK_CMT-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[1]-CELL[2].HCLK_ROW[1]"><td>CELL[2].HCLK_CMT[1]</td><td>CELL[2].HCLK_ROW[1]</td><td><a href="#virtex5-HCLK_CMT-bit-MAIN[42][15]">MAIN[42][15]</a></td></tr>

<tr id="virtex5-HCLK_CMT-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[2]-CELL[2].HCLK_ROW[2]"><td>CELL[2].HCLK_CMT[2]</td><td>CELL[2].HCLK_ROW[2]</td><td><a href="#virtex5-HCLK_CMT-bit-MAIN[41][12]">MAIN[41][12]</a></td></tr>

<tr id="virtex5-HCLK_CMT-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[3]-CELL[2].HCLK_ROW[3]"><td>CELL[2].HCLK_CMT[3]</td><td>CELL[2].HCLK_ROW[3]</td><td><a href="#virtex5-HCLK_CMT-bit-MAIN[41][13]">MAIN[41][13]</a></td></tr>

<tr id="virtex5-HCLK_CMT-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[4]-CELL[2].HCLK_ROW[4]"><td>CELL[2].HCLK_CMT[4]</td><td>CELL[2].HCLK_ROW[4]</td><td><a href="#virtex5-HCLK_CMT-bit-MAIN[41][14]">MAIN[41][14]</a></td></tr>

<tr id="virtex5-HCLK_CMT-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[5]-CELL[2].HCLK_ROW[5]"><td>CELL[2].HCLK_CMT[5]</td><td>CELL[2].HCLK_ROW[5]</td><td><a href="#virtex5-HCLK_CMT-bit-MAIN[41][15]">MAIN[41][15]</a></td></tr>

<tr id="virtex5-HCLK_CMT-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[6]-CELL[2].HCLK_ROW[6]"><td>CELL[2].HCLK_CMT[6]</td><td>CELL[2].HCLK_ROW[6]</td><td><a href="#virtex5-HCLK_CMT-bit-MAIN[40][12]">MAIN[40][12]</a></td></tr>

<tr id="virtex5-HCLK_CMT-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[7]-CELL[2].HCLK_ROW[7]"><td>CELL[2].HCLK_CMT[7]</td><td>CELL[2].HCLK_ROW[7]</td><td><a href="#virtex5-HCLK_CMT-bit-MAIN[40][13]">MAIN[40][13]</a></td></tr>

<tr id="virtex5-HCLK_CMT-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[8]-CELL[2].HCLK_ROW[8]"><td>CELL[2].HCLK_CMT[8]</td><td>CELL[2].HCLK_ROW[8]</td><td><a href="#virtex5-HCLK_CMT-bit-MAIN[40][14]">MAIN[40][14]</a></td></tr>

<tr id="virtex5-HCLK_CMT-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[9]-CELL[2].HCLK_ROW[9]"><td>CELL[2].HCLK_CMT[9]</td><td>CELL[2].HCLK_ROW[9]</td><td><a href="#virtex5-HCLK_CMT-bit-MAIN[40][15]">MAIN[40][15]</a></td></tr>

<tr id="virtex5-HCLK_CMT-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[0]-CELL[2].GIOB[0]"><td>CELL[2].GIOB_CMT[0]</td><td>CELL[2].GIOB[0]</td><td><a href="#virtex5-HCLK_CMT-bit-MAIN[44][12]">MAIN[44][12]</a></td></tr>

<tr id="virtex5-HCLK_CMT-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[1]-CELL[2].GIOB[1]"><td>CELL[2].GIOB_CMT[1]</td><td>CELL[2].GIOB[1]</td><td><a href="#virtex5-HCLK_CMT-bit-MAIN[44][13]">MAIN[44][13]</a></td></tr>

<tr id="virtex5-HCLK_CMT-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[2]-CELL[2].GIOB[2]"><td>CELL[2].GIOB_CMT[2]</td><td>CELL[2].GIOB[2]</td><td><a href="#virtex5-HCLK_CMT-bit-MAIN[44][14]">MAIN[44][14]</a></td></tr>

<tr id="virtex5-HCLK_CMT-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[3]-CELL[2].GIOB[3]"><td>CELL[2].GIOB_CMT[3]</td><td>CELL[2].GIOB[3]</td><td><a href="#virtex5-HCLK_CMT-bit-MAIN[44][15]">MAIN[44][15]</a></td></tr>

<tr id="virtex5-HCLK_CMT-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[4]-CELL[2].GIOB[4]"><td>CELL[2].GIOB_CMT[4]</td><td>CELL[2].GIOB[4]</td><td><a href="#virtex5-HCLK_CMT-bit-MAIN[43][12]">MAIN[43][12]</a></td></tr>

<tr id="virtex5-HCLK_CMT-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[5]-CELL[2].GIOB[5]"><td>CELL[2].GIOB_CMT[5]</td><td>CELL[2].GIOB[5]</td><td><a href="#virtex5-HCLK_CMT-bit-MAIN[43][13]">MAIN[43][13]</a></td></tr>

<tr id="virtex5-HCLK_CMT-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[6]-CELL[2].GIOB[6]"><td>CELL[2].GIOB_CMT[6]</td><td>CELL[2].GIOB[6]</td><td><a href="#virtex5-HCLK_CMT-bit-MAIN[43][14]">MAIN[43][14]</a></td></tr>

<tr id="virtex5-HCLK_CMT-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[7]-CELL[2].GIOB[7]"><td>CELL[2].GIOB_CMT[7]</td><td>CELL[2].GIOB[7]</td><td><a href="#virtex5-HCLK_CMT-bit-MAIN[43][15]">MAIN[43][15]</a></td></tr>

<tr id="virtex5-HCLK_CMT-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[8]-CELL[2].GIOB[8]"><td>CELL[2].GIOB_CMT[8]</td><td>CELL[2].GIOB[8]</td><td><a href="#virtex5-HCLK_CMT-bit-MAIN[42][12]">MAIN[42][12]</a></td></tr>

<tr id="virtex5-HCLK_CMT-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[9]-CELL[2].GIOB[9]"><td>CELL[2].GIOB_CMT[9]</td><td>CELL[2].GIOB[9]</td><td><a href="#virtex5-HCLK_CMT-bit-MAIN[42][13]">MAIN[42][13]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-hclk_cmt_drp-3"><a class="header" href="#bels-hclk_cmt_drp-3">Bels HCLK_CMT_DRP</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_CMT bel HCLK_CMT_DRP pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>HCLK_CMT_DRP</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_CMT bel HCLK_CMT_DRP attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>HCLK_CMT_DRP</th></tr>

</thead>

<tbody>
<tr><td>DRP_MASK</td><td id="virtex5-HCLK_CMT-HCLK_CMT_DRP-DRP_MASK"><a href="#virtex5-HCLK_CMT-bit-MAIN[27][15]">MAIN[27][15]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-6"><a class="header" href="#bitstream-6">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_CMT rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="54">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
<th>F40</th>
<th>F41</th>
<th>F42</th>
<th>F43</th>
<th>F44</th>
<th>F45</th>
<th>F46</th>
<th>F47</th>
<th>F48</th>
<th>F49</th>
<th>F50</th>
<th>F51</th>
<th>F52</th>
<th>F53</th>
</tr>

</thead>

<tbody>
<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_CMT-bit-MAIN[27][15]" title="MAIN[27][15]">
<a href="#virtex5-HCLK_CMT-HCLK_CMT_DRP-DRP_MASK">HCLK_CMT_DRP:  DRP_MASK</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_CMT-bit-MAIN[40][15]" title="MAIN[40][15]">
<a href="#virtex5-HCLK_CMT-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[9]-CELL[2].HCLK_ROW[9]">HCLK_IO_INT: buffer CELL[2].HCLK_CMT[9] ← CELL[2].HCLK_ROW[9]</a>
</td>
<td id="virtex5-HCLK_CMT-bit-MAIN[41][15]" title="MAIN[41][15]">
<a href="#virtex5-HCLK_CMT-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[5]-CELL[2].HCLK_ROW[5]">HCLK_IO_INT: buffer CELL[2].HCLK_CMT[5] ← CELL[2].HCLK_ROW[5]</a>
</td>
<td id="virtex5-HCLK_CMT-bit-MAIN[42][15]" title="MAIN[42][15]">
<a href="#virtex5-HCLK_CMT-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[1]-CELL[2].HCLK_ROW[1]">HCLK_IO_INT: buffer CELL[2].HCLK_CMT[1] ← CELL[2].HCLK_ROW[1]</a>
</td>
<td id="virtex5-HCLK_CMT-bit-MAIN[43][15]" title="MAIN[43][15]">
<a href="#virtex5-HCLK_CMT-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[7]-CELL[2].GIOB[7]">HCLK_IO_INT: buffer CELL[2].GIOB_CMT[7] ← CELL[2].GIOB[7]</a>
</td>
<td id="virtex5-HCLK_CMT-bit-MAIN[44][15]" title="MAIN[44][15]">
<a href="#virtex5-HCLK_CMT-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[3]-CELL[2].GIOB[3]">HCLK_IO_INT: buffer CELL[2].GIOB_CMT[3] ← CELL[2].GIOB[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_CMT-bit-MAIN[40][14]" title="MAIN[40][14]">
<a href="#virtex5-HCLK_CMT-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[8]-CELL[2].HCLK_ROW[8]">HCLK_IO_INT: buffer CELL[2].HCLK_CMT[8] ← CELL[2].HCLK_ROW[8]</a>
</td>
<td id="virtex5-HCLK_CMT-bit-MAIN[41][14]" title="MAIN[41][14]">
<a href="#virtex5-HCLK_CMT-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[4]-CELL[2].HCLK_ROW[4]">HCLK_IO_INT: buffer CELL[2].HCLK_CMT[4] ← CELL[2].HCLK_ROW[4]</a>
</td>
<td id="virtex5-HCLK_CMT-bit-MAIN[42][14]" title="MAIN[42][14]">
<a href="#virtex5-HCLK_CMT-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[0]-CELL[2].HCLK_ROW[0]">HCLK_IO_INT: buffer CELL[2].HCLK_CMT[0] ← CELL[2].HCLK_ROW[0]</a>
</td>
<td id="virtex5-HCLK_CMT-bit-MAIN[43][14]" title="MAIN[43][14]">
<a href="#virtex5-HCLK_CMT-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[6]-CELL[2].GIOB[6]">HCLK_IO_INT: buffer CELL[2].GIOB_CMT[6] ← CELL[2].GIOB[6]</a>
</td>
<td id="virtex5-HCLK_CMT-bit-MAIN[44][14]" title="MAIN[44][14]">
<a href="#virtex5-HCLK_CMT-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[2]-CELL[2].GIOB[2]">HCLK_IO_INT: buffer CELL[2].GIOB_CMT[2] ← CELL[2].GIOB[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_CMT-bit-MAIN[40][13]" title="MAIN[40][13]">
<a href="#virtex5-HCLK_CMT-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[7]-CELL[2].HCLK_ROW[7]">HCLK_IO_INT: buffer CELL[2].HCLK_CMT[7] ← CELL[2].HCLK_ROW[7]</a>
</td>
<td id="virtex5-HCLK_CMT-bit-MAIN[41][13]" title="MAIN[41][13]">
<a href="#virtex5-HCLK_CMT-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[3]-CELL[2].HCLK_ROW[3]">HCLK_IO_INT: buffer CELL[2].HCLK_CMT[3] ← CELL[2].HCLK_ROW[3]</a>
</td>
<td id="virtex5-HCLK_CMT-bit-MAIN[42][13]" title="MAIN[42][13]">
<a href="#virtex5-HCLK_CMT-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[9]-CELL[2].GIOB[9]">HCLK_IO_INT: buffer CELL[2].GIOB_CMT[9] ← CELL[2].GIOB[9]</a>
</td>
<td id="virtex5-HCLK_CMT-bit-MAIN[43][13]" title="MAIN[43][13]">
<a href="#virtex5-HCLK_CMT-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[5]-CELL[2].GIOB[5]">HCLK_IO_INT: buffer CELL[2].GIOB_CMT[5] ← CELL[2].GIOB[5]</a>
</td>
<td id="virtex5-HCLK_CMT-bit-MAIN[44][13]" title="MAIN[44][13]">
<a href="#virtex5-HCLK_CMT-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[1]-CELL[2].GIOB[1]">HCLK_IO_INT: buffer CELL[2].GIOB_CMT[1] ← CELL[2].GIOB[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-HCLK_CMT-bit-MAIN[40][12]" title="MAIN[40][12]">
<a href="#virtex5-HCLK_CMT-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[6]-CELL[2].HCLK_ROW[6]">HCLK_IO_INT: buffer CELL[2].HCLK_CMT[6] ← CELL[2].HCLK_ROW[6]</a>
</td>
<td id="virtex5-HCLK_CMT-bit-MAIN[41][12]" title="MAIN[41][12]">
<a href="#virtex5-HCLK_CMT-HCLK_IO_INT-progbuf-CELL[2].HCLK_CMT[2]-CELL[2].HCLK_ROW[2]">HCLK_IO_INT: buffer CELL[2].HCLK_CMT[2] ← CELL[2].HCLK_ROW[2]</a>
</td>
<td id="virtex5-HCLK_CMT-bit-MAIN[42][12]" title="MAIN[42][12]">
<a href="#virtex5-HCLK_CMT-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[8]-CELL[2].GIOB[8]">HCLK_IO_INT: buffer CELL[2].GIOB_CMT[8] ← CELL[2].GIOB[8]</a>
</td>
<td id="virtex5-HCLK_CMT-bit-MAIN[43][12]" title="MAIN[43][12]">
<a href="#virtex5-HCLK_CMT-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[4]-CELL[2].GIOB[4]">HCLK_IO_INT: buffer CELL[2].GIOB_CMT[4] ← CELL[2].GIOB[4]</a>
</td>
<td id="virtex5-HCLK_CMT-bit-MAIN[44][12]" title="MAIN[44][12]">
<a href="#virtex5-HCLK_CMT-HCLK_IO_INT-progbuf-CELL[2].GIOB_CMT[0]-CELL[2].GIOB[0]">HCLK_IO_INT: buffer CELL[2].GIOB_CMT[0] ← CELL[2].GIOB[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../../virtex5/clock/hclk.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../../virtex5/clock/hclk-mgt.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../../virtex5/clock/hclk.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../../virtex5/clock/hclk-mgt.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../../clipboard-1626706a.min.js"></script>
        <script src="../../highlight-abc7f01d.js"></script>
        <script src="../../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
