
---------- Begin Simulation Statistics ----------
final_tick                                88836977500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  69769                       # Simulator instruction rate (inst/s)
host_mem_usage                                 686840                       # Number of bytes of host memory used
host_op_rate                                    69906                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1433.30                       # Real time elapsed on the host
host_tick_rate                               61980679                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.088837                       # Number of seconds simulated
sim_ticks                                 88836977500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.693138                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095470                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101920                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727860                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             809                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              518                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477995                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65352                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.776740                       # CPI: cycles per instruction
system.cpu.discardedOps                        190889                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610604                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402794                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001567                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        44438380                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.562829                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        177673955                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       133235575                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       210001                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        436950                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1515                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1054009                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          620                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2109107                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            620                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  88836977500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              81900                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       140345                       # Transaction distribution
system.membus.trans_dist::CleanEvict            69648                       # Transaction distribution
system.membus.trans_dist::ReadExReq            145057                       # Transaction distribution
system.membus.trans_dist::ReadExResp           145056                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         81900                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       663906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 663906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     23507264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23507264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            226957                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  226957    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              226957                       # Request fanout histogram
system.membus.respLayer1.occupancy         1225996500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1044841500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  88836977500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            671651                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1095298                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          117                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          169206                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           383448                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          383447                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           695                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       670956                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1507                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3162698                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3164205                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        51968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    128598784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              128650752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          210613                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8982080                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1265712                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001688                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.041046                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1263576     99.83%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2136      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1265712                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2009623500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1581606496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1042500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  88836977500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   35                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               828103                       # number of demand (read+write) hits
system.l2.demand_hits::total                   828138                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  35                       # number of overall hits
system.l2.overall_hits::.cpu.data              828103                       # number of overall hits
system.l2.overall_hits::total                  828138                       # number of overall hits
system.l2.demand_misses::.cpu.inst                660                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             226301                       # number of demand (read+write) misses
system.l2.demand_misses::total                 226961                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               660                       # number of overall misses
system.l2.overall_misses::.cpu.data            226301                       # number of overall misses
system.l2.overall_misses::total                226961                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51500500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  19376032500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19427533000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51500500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  19376032500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19427533000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              695                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1054404                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1055099                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             695                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1054404                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1055099                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.949640                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.214625                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.215109                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.949640                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.214625                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.215109                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78031.060606                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85620.622534                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85598.552174                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78031.060606                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85620.622534                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85598.552174                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              140345                       # number of writebacks
system.l2.writebacks::total                    140345                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           660                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        226297                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            226957                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          660                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       226297                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           226957                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44900500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  17112828500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17157729000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44900500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  17112828500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17157729000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.949640                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.214621                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.215105                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.949640                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.214621                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.215105                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68031.060606                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75621.101915                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75599.029772                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68031.060606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75621.101915                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75599.029772                       # average overall mshr miss latency
system.l2.replacements                         210613                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       954953                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           954953                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       954953                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       954953                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          111                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              111                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          111                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          111                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            238391                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                238391                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          145057                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              145057                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  12770200000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12770200000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        383448                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            383448                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.378296                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.378296                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 88035.737676                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88035.737676                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       145057                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         145057                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11319640000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11319640000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.378296                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.378296                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78035.806614                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78035.806614                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             35                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 35                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          660                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              660                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51500500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51500500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          695                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            695                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.949640                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.949640                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78031.060606                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78031.060606                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          660                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          660                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44900500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44900500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.949640                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.949640                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68031.060606                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68031.060606                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        589712                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            589712                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        81244                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           81244                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6605832500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6605832500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       670956                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        670956                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.121087                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.121087                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81308.558170                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81308.558170                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        81240                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        81240                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5793188500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5793188500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.121081                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.121081                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71309.558099                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71309.558099                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  88836977500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16047.732611                       # Cycle average of tags in use
system.l2.tags.total_refs                     2107587                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    226997                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.284647                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.548982                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        51.368628                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15985.815001                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000644                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003135                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.975697                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979476                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          166                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2558                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2426                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  17087733                       # Number of tag accesses
system.l2.tags.data_accesses                 17087733                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  88836977500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       14483008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14525248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8982080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8982080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             660                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          226297                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              226957                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       140345                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             140345                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            475478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         163029049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             163504527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       475478                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           475478                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      101107447                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            101107447                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      101107447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           475478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        163029049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            264611974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    140345.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       660.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    226138.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007841668500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8356                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8356                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              605010                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             132181                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      226957                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     140345                       # Number of write requests accepted
system.mem_ctrls.readBursts                    226957                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   140345                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    159                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8857                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3544184500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1133990000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7796647000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15627.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34377.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   143640                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   84373                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                226957                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               140345                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  164486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       139101                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    168.907715                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   102.607086                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.791325                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        96688     69.51%     69.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19343     13.91%     83.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3451      2.48%     85.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1709      1.23%     87.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9955      7.16%     94.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          603      0.43%     94.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          492      0.35%     95.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          465      0.33%     95.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6395      4.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       139101                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8356                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.141695                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.064001                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     48.423654                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8259     98.84%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           23      0.28%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           62      0.74%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            5      0.06%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8356                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8356                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.793562                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.763049                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.024353                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5142     61.54%     61.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               64      0.77%     62.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2895     34.65%     96.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              246      2.94%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.07%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8356                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14515072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8980928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14525248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8982080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       163.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       101.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    163.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    101.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   88836896000                       # Total gap between requests
system.mem_ctrls.avgGap                     241863.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     14472832                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8980928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 475477.680451251275                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 162914502.578613728285                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 101094479.491943553090                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          660                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       226297                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       140345                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17864500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   7778782500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2099525412500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27067.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34374.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14959745.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            493088400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            262067520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           804470940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          363045780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7012427760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      24543755970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13444973280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        46923829650                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        528.201555                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  34689275250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2966340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  51181362250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            500171280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            265820775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           814866780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          369461160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7012427760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      24841554750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      13194195360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        46998497865                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        529.042063                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  34041683250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2966340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  51828954250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     88836977500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  88836977500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9663378                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9663378                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9663378                       # number of overall hits
system.cpu.icache.overall_hits::total         9663378                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          695                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            695                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          695                       # number of overall misses
system.cpu.icache.overall_misses::total           695                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53626000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53626000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53626000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53626000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9664073                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9664073                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9664073                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9664073                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77159.712230                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77159.712230                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77159.712230                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77159.712230                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          117                       # number of writebacks
system.cpu.icache.writebacks::total               117                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          695                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          695                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          695                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          695                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52931000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52931000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52931000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52931000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76159.712230                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76159.712230                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76159.712230                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76159.712230                       # average overall mshr miss latency
system.cpu.icache.replacements                    117                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9663378                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9663378                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          695                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           695                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53626000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53626000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9664073                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9664073                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77159.712230                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77159.712230                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          695                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          695                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52931000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52931000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76159.712230                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76159.712230                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  88836977500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           464.994308                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9664073                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               695                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13905.141007                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   464.994308                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.454096                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.454096                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          578                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          472                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.564453                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19328841                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19328841                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  88836977500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  88836977500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  88836977500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     50962994                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50962994                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50963400                       # number of overall hits
system.cpu.dcache.overall_hits::total        50963400                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1111556                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1111556                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1119555                       # number of overall misses
system.cpu.dcache.overall_misses::total       1119555                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  32041864493                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32041864493                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  32041864493                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32041864493                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52074550                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52074550                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52082955                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52082955                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021345                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021345                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021496                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021496                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 28826.136059                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28826.136059                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28620.178993                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28620.178993                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       198515                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4422                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.892583                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       954953                       # number of writebacks
system.cpu.dcache.writebacks::total            954953                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        65146                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        65146                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        65146                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        65146                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1046410                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1046410                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1054404                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1054404                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  29291471996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29291471996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  29921371988                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  29921371988                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020094                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020094                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020245                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020245                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 27992.347164                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27992.347164                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28377.521318                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28377.521318                       # average overall mshr miss latency
system.cpu.dcache.replacements                1053891                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40457745                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40457745                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       666704                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        666704                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  14087409498                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  14087409498                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41124449                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41124449                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016212                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016212                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 21129.930971                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21129.930971                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3624                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3624                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       663080                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       663080                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  13338603498                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13338603498                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016124                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016124                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20116.130027                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20116.130027                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10505249                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10505249                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       444852                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       444852                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  17954454995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17954454995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040625                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040625                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 40360.513148                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40360.513148                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        61522                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        61522                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       383330                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       383330                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  15952868498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15952868498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.035007                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035007                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41616.540573                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41616.540573                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          406                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           406                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7999                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7999                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8405                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8405                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.951695                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.951695                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7994                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7994                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    629899992                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    629899992                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.951101                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.951101                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 78796.596447                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78796.596447                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  88836977500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           505.756542                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52017879                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1054403                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.333963                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   505.756542                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987806                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987806                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          172                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          201                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          139                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53137434                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53137434                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  88836977500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  88836977500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
