/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  reg [2:0] celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [31:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [18:0] celloutsig_0_24z;
  wire [8:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [13:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [17:0] celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [26:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [18:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [11:0] celloutsig_1_8z;
  reg [8:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = celloutsig_1_2z[16] ? celloutsig_1_6z[1] : celloutsig_1_1z;
  assign celloutsig_0_23z = celloutsig_0_11z ? celloutsig_0_5z[3] : celloutsig_0_12z[9];
  assign celloutsig_1_5z = ~(celloutsig_1_1z & celloutsig_1_4z);
  assign celloutsig_0_8z = ~celloutsig_0_0z;
  assign celloutsig_0_17z = ~celloutsig_0_14z[5];
  assign celloutsig_1_1z = ~in_data[156];
  assign celloutsig_0_0z = ~((in_data[52] | in_data[55]) & in_data[32]);
  assign celloutsig_1_14z = ~((celloutsig_1_13z[4] | celloutsig_1_8z[5]) & celloutsig_1_11z);
  assign celloutsig_0_11z = ~((celloutsig_0_0z | celloutsig_0_6z) & celloutsig_0_5z[1]);
  assign celloutsig_0_15z = ~((celloutsig_0_9z | celloutsig_0_12z[5]) & celloutsig_0_13z[0]);
  assign celloutsig_0_19z = ~((celloutsig_0_8z | celloutsig_0_18z[10]) & celloutsig_0_18z[5]);
  assign celloutsig_1_15z = { celloutsig_1_10z[6:2], celloutsig_1_3z, celloutsig_1_3z } == celloutsig_1_12z[17:11];
  assign celloutsig_0_7z = celloutsig_0_4z[12:5] == in_data[38:31];
  assign celloutsig_0_9z = { celloutsig_0_4z[11:0], celloutsig_0_3z, celloutsig_0_6z } == { in_data[80:76], celloutsig_0_3z, celloutsig_0_5z[3], celloutsig_0_5z[3], celloutsig_0_5z[1], celloutsig_0_5z[1], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_4z = { celloutsig_1_2z[10], celloutsig_1_2z[18:14], celloutsig_1_3z } && { celloutsig_1_2z[16:11], celloutsig_1_2z[1] };
  assign celloutsig_0_3z = { in_data[34:24], celloutsig_0_2z } && { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_11z = { in_data[148:141], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_5z } && { celloutsig_1_2z[13:11], celloutsig_1_8z };
  assign celloutsig_0_1z = in_data[26:13] && { in_data[17:8], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_22z = { celloutsig_0_13z[0], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_14z[7:3], celloutsig_0_14z[6:4] } && { celloutsig_0_12z[9:2], celloutsig_0_13z, celloutsig_0_9z };
  assign celloutsig_0_2z = in_data[25:22] && { in_data[70], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_29z = { celloutsig_0_4z[10:3], celloutsig_0_3z, celloutsig_0_15z } && { celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_5z[3], celloutsig_0_5z[3], celloutsig_0_5z[1], celloutsig_0_5z[1], celloutsig_0_23z, celloutsig_0_20z };
  assign celloutsig_1_3z = celloutsig_1_0z[6:0] && in_data[122:116];
  assign celloutsig_0_6z = { celloutsig_0_5z[3], celloutsig_0_5z[1], celloutsig_0_5z[3], celloutsig_0_5z[3], celloutsig_0_5z[1], celloutsig_0_5z[1], celloutsig_0_5z[3], celloutsig_0_5z[3], celloutsig_0_5z[1], celloutsig_0_5z[1], celloutsig_0_5z[3], celloutsig_0_5z[3], celloutsig_0_5z[1], celloutsig_0_5z[1] } < { celloutsig_0_4z[7:1], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z[3], celloutsig_0_5z[3], celloutsig_0_5z[1], celloutsig_0_5z[1] };
  assign celloutsig_0_16z = { celloutsig_0_0z, celloutsig_0_10z } < { celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_15z };
  assign celloutsig_1_6z = { celloutsig_1_2z[17:15], celloutsig_1_5z } % { 1'h1, celloutsig_1_2z[17:15] };
  assign celloutsig_1_13z = { celloutsig_1_8z[10:6], celloutsig_1_3z } % { 1'h1, celloutsig_1_12z[10:6] };
  assign celloutsig_0_10z = { in_data[40:39], celloutsig_0_7z } % { 1'h1, celloutsig_0_4z[6], in_data[0] };
  assign celloutsig_0_12z = { celloutsig_0_10z[1:0], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_2z } % { 1'h1, in_data[86:81], celloutsig_0_5z[3], celloutsig_0_5z[3], celloutsig_0_5z[1], celloutsig_0_5z[1] };
  assign celloutsig_0_18z = { celloutsig_0_1z, celloutsig_0_14z[7:3], celloutsig_0_14z[6:4], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_5z[3], celloutsig_0_5z[3], celloutsig_0_5z[1], celloutsig_0_5z[1], celloutsig_0_1z } % { 1'h1, celloutsig_0_12z[7:0], celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_0_24z = { celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_6z } % { 1'h1, celloutsig_0_4z[11:7], celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_23z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z[3], celloutsig_0_5z[3], celloutsig_0_5z[1], celloutsig_0_5z[1], celloutsig_0_17z, celloutsig_0_8z };
  assign celloutsig_1_0z = ~ in_data[126:116];
  assign celloutsig_0_4z = { in_data[88:76], celloutsig_0_3z } >>> { in_data[33:21], celloutsig_0_0z };
  assign celloutsig_1_18z = { celloutsig_1_2z[15:10], celloutsig_1_2z[18:11], celloutsig_1_2z[1], celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_13z } >>> { celloutsig_1_2z[11:10], celloutsig_1_2z[18:13], celloutsig_1_12z, celloutsig_1_1z };
  assign celloutsig_1_19z = celloutsig_1_13z[4:0] >>> celloutsig_1_0z[8:4];
  assign celloutsig_1_8z = { celloutsig_1_0z, celloutsig_1_1z } - { celloutsig_1_2z[11:10], celloutsig_1_2z[18:11], celloutsig_1_2z[1], celloutsig_1_7z };
  assign celloutsig_1_10z = { celloutsig_1_2z[11:10], celloutsig_1_2z[18:15], celloutsig_1_5z } - celloutsig_1_9z[7:1];
  assign celloutsig_1_12z = { celloutsig_1_2z[18:10], celloutsig_1_2z[18:14], celloutsig_1_6z } - { celloutsig_1_6z[3], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_5z };
  assign celloutsig_0_20z = { celloutsig_0_10z[2:1], celloutsig_0_7z } - { celloutsig_0_10z[0], celloutsig_0_16z, celloutsig_0_19z };
  assign celloutsig_0_28z = celloutsig_0_24z[13:5] - celloutsig_0_24z[17:9];
  always_latch
    if (!clkin_data[96]) celloutsig_1_9z = 9'h000;
    else if (!clkin_data[32]) celloutsig_1_9z = celloutsig_1_0z[9:1];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_13z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_13z = in_data[41:39];
  assign { celloutsig_0_5z[3], celloutsig_0_5z[1] } = ~ { celloutsig_0_3z, celloutsig_0_2z };
  assign { celloutsig_0_14z[6:4], celloutsig_0_14z[7], celloutsig_0_14z[3] } = ~ { celloutsig_0_10z, celloutsig_0_5z[1], celloutsig_0_2z };
  assign { celloutsig_1_2z[10], celloutsig_1_2z[18:11], celloutsig_1_2z[1:0] } = ~ celloutsig_1_0z;
  assign celloutsig_0_14z[2:0] = celloutsig_0_14z[6:4];
  assign { celloutsig_0_5z[2], celloutsig_0_5z[0] } = { celloutsig_0_5z[3], celloutsig_0_5z[1] };
  assign celloutsig_1_2z[9:2] = celloutsig_1_2z[18:11];
  assign { out_data[154:128], out_data[100:96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
