
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= min_ff_n40C_1v95 Corner ===================================

Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002292    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000023    0.000011    1.000011 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007793    0.055710    0.373516    1.373527 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.055710    0.000089    1.373616 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.200368    0.219242    1.592858 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.201614    0.012958    1.605815 v i_sram.sram0/DI[15] (CF_SRAM_1024x32)
                                              1.605815   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.597046    1.428482   library hold time
                                              1.428482   data required time
---------------------------------------------------------------------------------------------
                                              1.428482   data required time
                                             -1.605815   data arrival time
---------------------------------------------------------------------------------------------
                                              0.177333   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002832    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000033    0.000017    1.000017 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007554    0.054835    0.372480    1.372497 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.054835    0.000079    1.372576 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.207307    0.221782    1.594357 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.208408    0.012565    1.606922 v i_sram.sram0/DI[14] (CF_SRAM_1024x32)
                                              1.606922   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.595252    1.426688   library hold time
                                              1.426688   data required time
---------------------------------------------------------------------------------------------
                                              1.426688   data required time
                                             -1.606922   data arrival time
---------------------------------------------------------------------------------------------
                                              0.180234   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002292    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000023    0.000011    1.000011 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007793    0.055710    0.373516    1.373527 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.055710    0.000089    1.373616 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.200368    0.219242    1.592858 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.201256    0.011199    1.604057 v i_sram.sram1/DI[15] (CF_SRAM_1024x32)
                                              1.604057   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.597174    1.421646   library hold time
                                              1.421646   data required time
---------------------------------------------------------------------------------------------
                                              1.421646   data required time
                                             -1.604057   data arrival time
---------------------------------------------------------------------------------------------
                                              0.182411   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002832    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000033    0.000017    1.000017 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007554    0.054835    0.372480    1.372497 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.054835    0.000079    1.372576 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.207307    0.221782    1.594357 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.208061    0.010665    1.605022 v i_sram.sram1/DI[14] (CF_SRAM_1024x32)
                                              1.605022   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.595376    1.419848   library hold time
                                              1.419848   data required time
---------------------------------------------------------------------------------------------
                                              1.419848   data required time
                                             -1.605022   data arrival time
---------------------------------------------------------------------------------------------
                                              0.185174   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002850    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000037    0.000018    1.000018 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007281    0.053848    0.371298    1.371316 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.053848    0.000064    1.371380 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.213403    0.234617    1.605997 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.217068    0.022132    1.628129 v i_sram.sram4/DI[10] (CF_SRAM_1024x32)
                                              1.628129   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.592880    1.440145   library hold time
                                              1.440145   data required time
---------------------------------------------------------------------------------------------
                                              1.440145   data required time
                                             -1.628129   data arrival time
---------------------------------------------------------------------------------------------
                                              0.187984   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002809    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000037    0.000019    1.000019 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007320    0.053988    0.371466    1.371485 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.053988    0.000067    1.371551 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.212981    0.236304    1.607855 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.216382    0.021380    1.629235 v i_sram.sram4/DI[11] (CF_SRAM_1024x32)
                                              1.629235   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.593061    1.440326   library hold time
                                              1.440326   data required time
---------------------------------------------------------------------------------------------
                                              1.440326   data required time
                                             -1.629235   data arrival time
---------------------------------------------------------------------------------------------
                                              0.188909   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002228    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000021    0.000011    1.000011 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007095    0.053170    0.370500    1.370510 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.053170    0.000026    1.370536 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.220769    0.226806    1.597343 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.222432    0.015750    1.613092 v i_sram.sram0/DI[4] (CF_SRAM_1024x32)
                                              1.613092   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.591547    1.422983   library hold time
                                              1.422983   data required time
---------------------------------------------------------------------------------------------
                                              1.422983   data required time
                                             -1.613092   data arrival time
---------------------------------------------------------------------------------------------
                                              0.190109   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002820    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000038    0.000019    1.000019 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007212    0.053601    0.370997    1.371017 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.053601    0.000063    1.371079 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.215839    0.226572    1.597651 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.217832    0.016906    1.614557 v i_sram.sram0/DI[8] (CF_SRAM_1024x32)
                                              1.614557   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.592762    1.424198   library hold time
                                              1.424198   data required time
---------------------------------------------------------------------------------------------
                                              1.424198   data required time
                                             -1.614557   data arrival time
---------------------------------------------------------------------------------------------
                                              0.190359   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002850    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000037    0.000018    1.000018 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007281    0.053848    0.371298    1.371316 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.053848    0.000064    1.371380 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.213403    0.234617    1.605997 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.216908    0.021684    1.627681 v i_sram.sram5/DI[10] (CF_SRAM_1024x32)
                                              1.627681   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.592955    1.434450   library hold time
                                              1.434450   data required time
---------------------------------------------------------------------------------------------
                                              1.434450   data required time
                                             -1.627681   data arrival time
---------------------------------------------------------------------------------------------
                                              0.193231   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002809    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000037    0.000019    1.000019 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007320    0.053988    0.371466    1.371485 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.053988    0.000067    1.371551 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.212981    0.236304    1.607855 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.216184    0.020797    1.628653 v i_sram.sram5/DI[11] (CF_SRAM_1024x32)
                                              1.628653   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.593146    1.434641   library hold time
                                              1.434641   data required time
---------------------------------------------------------------------------------------------
                                              1.434641   data required time
                                             -1.628653   data arrival time
---------------------------------------------------------------------------------------------
                                              0.194011   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002451    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000025    0.000013    1.000013 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007206    0.053579    0.370967    1.370979 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.053579    0.000063    1.371042 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.212783    0.215115    1.586157 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.221706    0.032391    1.618548 v i_sram.sram0/DI[21] (CF_SRAM_1024x32)
                                              1.618548   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.591739    1.423175   library hold time
                                              1.423175   data required time
---------------------------------------------------------------------------------------------
                                              1.423175   data required time
                                             -1.618548   data arrival time
---------------------------------------------------------------------------------------------
                                              0.195373   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002461    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000025    0.000013    1.000013 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007203    0.053569    0.370954    1.370966 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.053569    0.000063    1.371029 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.210706    0.214001    1.585030 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.220641    0.033916    1.618947 v i_sram.sram0/DI[25] (CF_SRAM_1024x32)
                                              1.618947   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.592021    1.423457   library hold time
                                              1.423457   data required time
---------------------------------------------------------------------------------------------
                                              1.423457   data required time
                                             -1.618947   data arrival time
---------------------------------------------------------------------------------------------
                                              0.195490   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002820    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000038    0.000019    1.000019 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007212    0.053601    0.370997    1.371017 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.053601    0.000063    1.371079 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.215839    0.226572    1.597651 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.217415    0.015308    1.612960 v i_sram.sram1/DI[8] (CF_SRAM_1024x32)
                                              1.612960   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.592905    1.417378   library hold time
                                              1.417378   data required time
---------------------------------------------------------------------------------------------
                                              1.417378   data required time
                                             -1.612960   data arrival time
---------------------------------------------------------------------------------------------
                                              0.195582   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002228    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000021    0.000011    1.000011 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007095    0.053170    0.370500    1.370510 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.053170    0.000026    1.370536 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.220769    0.226806    1.597343 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.222331    0.015345    1.612688 v i_sram.sram1/DI[4] (CF_SRAM_1024x32)
                                              1.612688   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.591607    1.416079   library hold time
                                              1.416079   data required time
---------------------------------------------------------------------------------------------
                                              1.416079   data required time
                                             -1.612688   data arrival time
---------------------------------------------------------------------------------------------
                                              0.196609   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002359    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000024    0.000012    1.000012 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007217    0.053620    0.371017    1.371029 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.053620    0.000063    1.371092 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.220865    0.242224    1.613316 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.224320    0.022241    1.635557 v i_sram.sram4/DI[9] (CF_SRAM_1024x32)
                                              1.635557   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.590965    1.438229   library hold time
                                              1.438229   data required time
---------------------------------------------------------------------------------------------
                                              1.438229   data required time
                                             -1.635557   data arrival time
---------------------------------------------------------------------------------------------
                                              0.197327   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002199    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000021    0.000011    1.000010 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007061    0.053052    0.370354    1.370365 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.053052    0.000026    1.370390 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.209613    0.212531    1.582921 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.223021    0.037815    1.620736 v i_sram.sram0/DI[28] (CF_SRAM_1024x32)
                                              1.620736   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.591392    1.422828   library hold time
                                              1.422828   data required time
---------------------------------------------------------------------------------------------
                                              1.422828   data required time
                                             -1.620736   data arrival time
---------------------------------------------------------------------------------------------
                                              0.197908   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002850    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000037    0.000018    1.000018 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007281    0.053848    0.371298    1.371316 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.053848    0.000064    1.371380 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.213403    0.234617    1.605997 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.215422    0.016868    1.622865 v i_sram.sram0/DI[10] (CF_SRAM_1024x32)
                                              1.622865   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.593399    1.424835   library hold time
                                              1.424835   data required time
---------------------------------------------------------------------------------------------
                                              1.424835   data required time
                                             -1.622865   data arrival time
---------------------------------------------------------------------------------------------
                                              0.198030   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002626    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000031    0.000016    1.000015 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007561    0.054861    0.372514    1.372530 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.054861    0.000076    1.372606 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.221238    0.240556    1.613162 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.225060    0.023484    1.636646 v i_sram.sram4/DI[2] (CF_SRAM_1024x32)
                                              1.636646   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.590769    1.438034   library hold time
                                              1.438034   data required time
---------------------------------------------------------------------------------------------
                                              1.438034   data required time
                                             -1.636646   data arrival time
---------------------------------------------------------------------------------------------
                                              0.198612   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002809    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000037    0.000019    1.000019 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007320    0.053988    0.371466    1.371485 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.053988    0.000067    1.371551 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.212981    0.236304    1.607855 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.214755    0.015874    1.623730 v i_sram.sram0/DI[11] (CF_SRAM_1024x32)
                                              1.623730   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.593575    1.425011   library hold time
                                              1.425011   data required time
---------------------------------------------------------------------------------------------
                                              1.425011   data required time
                                             -1.623730   data arrival time
---------------------------------------------------------------------------------------------
                                              0.198718   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002461    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000025    0.000013    1.000013 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007203    0.053569    0.370954    1.370966 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.053569    0.000063    1.371029 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.210706    0.214001    1.585030 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.219261    0.031804    1.616835 v i_sram.sram1/DI[25] (CF_SRAM_1024x32)
                                              1.616835   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.592418    1.416890   library hold time
                                              1.416890   data required time
---------------------------------------------------------------------------------------------
                                              1.416890   data required time
                                             -1.616835   data arrival time
---------------------------------------------------------------------------------------------
                                              0.199945   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001966    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000015    0.000007    1.000007 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007367    0.054158    0.371665    1.371672 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.054158    0.000069    1.371741 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.219337    0.226107    1.597848 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.224198    0.024931    1.622780 v i_sram.sram0/DI[16] (CF_SRAM_1024x32)
                                              1.622780   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.591081    1.422517   library hold time
                                              1.422517   data required time
---------------------------------------------------------------------------------------------
                                              1.422517   data required time
                                             -1.622780   data arrival time
---------------------------------------------------------------------------------------------
                                              0.200263   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002451    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000025    0.000013    1.000013 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007206    0.053579    0.370967    1.370979 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.053579    0.000063    1.371042 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.212783    0.215115    1.586157 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.220696    0.030690    1.616847 v i_sram.sram1/DI[21] (CF_SRAM_1024x32)
                                              1.616847   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.592039    1.416511   library hold time
                                              1.416511   data required time
---------------------------------------------------------------------------------------------
                                              1.416511   data required time
                                             -1.616847   data arrival time
---------------------------------------------------------------------------------------------
                                              0.200336   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002458    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000025    0.000013    1.000013 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007203    0.053569    0.370954    1.370966 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053569    0.000063    1.371029 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.216021    0.222323    1.593352 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.223466    0.029734    1.623087 v i_sram.sram0/DI[19] (CF_SRAM_1024x32)
                                              1.623087   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.591274    1.422710   library hold time
                                              1.422710   data required time
---------------------------------------------------------------------------------------------
                                              1.422710   data required time
                                             -1.623087   data arrival time
---------------------------------------------------------------------------------------------
                                              0.200376   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002850    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000037    0.000018    1.000018 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007281    0.053848    0.371298    1.371316 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.053848    0.000064    1.371380 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.213403    0.234617    1.605997 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.214611    0.013321    1.619319 v i_sram.sram1/DI[10] (CF_SRAM_1024x32)
                                              1.619319   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.593646    1.418118   library hold time
                                              1.418118   data required time
---------------------------------------------------------------------------------------------
                                              1.418118   data required time
                                             -1.619319   data arrival time
---------------------------------------------------------------------------------------------
                                              0.201200   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001969    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000015    0.000007    1.000007 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007361    0.054135    0.371637    1.371644 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.054135    0.000069    1.371713 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.212650    0.218257    1.589971 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.222877    0.034119    1.624090 v i_sram.sram0/DI[24] (CF_SRAM_1024x32)
                                              1.624090   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.591430    1.422866   library hold time
                                              1.422866   data required time
---------------------------------------------------------------------------------------------
                                              1.422866   data required time
                                             -1.624090   data arrival time
---------------------------------------------------------------------------------------------
                                              0.201224   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002359    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000024    0.000012    1.000012 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007217    0.053620    0.371017    1.371029 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.053620    0.000063    1.371092 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.220865    0.242224    1.613316 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.223775    0.020565    1.633881 v i_sram.sram5/DI[9] (CF_SRAM_1024x32)
                                              1.633881   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.591141    1.432636   library hold time
                                              1.432636   data required time
---------------------------------------------------------------------------------------------
                                              1.432636   data required time
                                             -1.633881   data arrival time
---------------------------------------------------------------------------------------------
                                              0.201245   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002809    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000037    0.000019    1.000019 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007320    0.053988    0.371466    1.371485 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.053988    0.000067    1.371551 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.212981    0.236304    1.607855 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.214039    0.012504    1.620359 v i_sram.sram1/DI[11] (CF_SRAM_1024x32)
                                              1.620359   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.593797    1.418270   library hold time
                                              1.418270   data required time
---------------------------------------------------------------------------------------------
                                              1.418270   data required time
                                             -1.620359   data arrival time
---------------------------------------------------------------------------------------------
                                              0.202090   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002292    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000023    0.000011    1.000011 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007793    0.055710    0.373516    1.373527 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.055710    0.000089    1.373616 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.200368    0.219242    1.592858 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.201648    0.013105    1.605963 v i_sram.sram3/DI[15] (CF_SRAM_1024x32)
                                              1.605963   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.597123    1.403152   library hold time
                                              1.403152   data required time
---------------------------------------------------------------------------------------------
                                              1.403152   data required time
                                             -1.605963   data arrival time
---------------------------------------------------------------------------------------------
                                              0.202811   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002199    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000021    0.000011    1.000010 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007061    0.053052    0.370354    1.370365 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.053052    0.000026    1.370390 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.209613    0.212531    1.582921 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.221790    0.036215    1.619136 v i_sram.sram1/DI[28] (CF_SRAM_1024x32)
                                              1.619136   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.591750    1.416222   library hold time
                                              1.416222   data required time
---------------------------------------------------------------------------------------------
                                              1.416222   data required time
                                             -1.619136   data arrival time
---------------------------------------------------------------------------------------------
                                              0.202914   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002472    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000025    0.000013    1.000013 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007224    0.053643    0.371045    1.371058 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.053643    0.000063    1.371120 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.213181    0.216257    1.587378 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.225803    0.038060    1.625438 v i_sram.sram0/DI[29] (CF_SRAM_1024x32)
                                              1.625438   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.590657    1.422093   library hold time
                                              1.422093   data required time
---------------------------------------------------------------------------------------------
                                              1.422093   data required time
                                             -1.625438   data arrival time
---------------------------------------------------------------------------------------------
                                              0.203345   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002292    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000023    0.000011    1.000011 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007793    0.055710    0.373516    1.373527 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.055710    0.000089    1.373616 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.200368    0.219242    1.592858 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.201092    0.010241    1.603099 v i_sram.sram2/DI[15] (CF_SRAM_1024x32)
                                              1.603099   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.597234    1.399655   library hold time
                                              1.399655   data required time
---------------------------------------------------------------------------------------------
                                              1.399655   data required time
                                             -1.603099   data arrival time
---------------------------------------------------------------------------------------------
                                              0.203445   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002359    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000024    0.000012    1.000012 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007217    0.053620    0.371017    1.371029 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.053620    0.000063    1.371092 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.220865    0.242224    1.613316 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.222271    0.014792    1.628108 v i_sram.sram0/DI[9] (CF_SRAM_1024x32)
                                              1.628108   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.591590    1.423026   library hold time
                                              1.423026   data required time
---------------------------------------------------------------------------------------------
                                              1.423026   data required time
                                             -1.628108   data arrival time
---------------------------------------------------------------------------------------------
                                              0.205082   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001966    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000015    0.000007    1.000007 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007367    0.054158    0.371665    1.371672 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.054158    0.000069    1.371741 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.219337    0.226107    1.597848 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.223442    0.023213    1.621061 v i_sram.sram1/DI[16] (CF_SRAM_1024x32)
                                              1.621061   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.591313    1.415786   library hold time
                                              1.415786   data required time
---------------------------------------------------------------------------------------------
                                              1.415786   data required time
                                             -1.621061   data arrival time
---------------------------------------------------------------------------------------------
                                              0.205275   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002458    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000025    0.000013    1.000013 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007203    0.053569    0.370954    1.370966 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053569    0.000063    1.371029 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.216021    0.222323    1.593352 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.222540    0.028068    1.621421 v i_sram.sram1/DI[19] (CF_SRAM_1024x32)
                                              1.621421   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.591552    1.416024   library hold time
                                              1.416024   data required time
---------------------------------------------------------------------------------------------
                                              1.416024   data required time
                                             -1.621421   data arrival time
---------------------------------------------------------------------------------------------
                                              0.205396   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002608    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000028    0.000014    1.000014 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007231    0.053670    0.371078    1.371092 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.053670    0.000063    1.371156 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.225912    0.249182    1.620338 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.229451    0.022514    1.642852 v i_sram.sram4/DI[13] (CF_SRAM_1024x32)
                                              1.642852   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.589609    1.436874   library hold time
                                              1.436874   data required time
---------------------------------------------------------------------------------------------
                                              1.436874   data required time
                                             -1.642852   data arrival time
---------------------------------------------------------------------------------------------
                                              0.205978   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002542    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000029    0.000015    1.000015 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007598    0.054992    0.372671    1.372686 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.054992    0.000077    1.372762 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.226274    0.246009    1.618771 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.230440    0.024034    1.642805 v i_sram.sram4/DI[12] (CF_SRAM_1024x32)
                                              1.642805   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.589348    1.436613   library hold time
                                              1.436613   data required time
---------------------------------------------------------------------------------------------
                                              1.436613   data required time
                                             -1.642805   data arrival time
---------------------------------------------------------------------------------------------
                                              0.206192   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001969    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000015    0.000007    1.000007 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007361    0.054135    0.371637    1.371644 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.054135    0.000069    1.371713 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.212650    0.218257    1.589971 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.221800    0.032489    1.622459 v i_sram.sram1/DI[24] (CF_SRAM_1024x32)
                                              1.622459   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.591747    1.416219   library hold time
                                              1.416219   data required time
---------------------------------------------------------------------------------------------
                                              1.416219   data required time
                                             -1.622459   data arrival time
---------------------------------------------------------------------------------------------
                                              0.206240   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001948    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000015    0.000007    1.000007 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007126    0.053280    0.370632    1.370639 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.053280    0.000028    1.370667 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.223778    0.238130    1.608798 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.226282    0.019591    1.628389 v i_sram.sram0/DI[1] (CF_SRAM_1024x32)
                                              1.628389   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.590531    1.421966   library hold time
                                              1.421966   data required time
---------------------------------------------------------------------------------------------
                                              1.421966   data required time
                                             -1.628389   data arrival time
---------------------------------------------------------------------------------------------
                                              0.206422   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002458    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000026    0.000013    1.000013 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007233    0.053677    0.371086    1.371099 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.053677    0.000063    1.371162 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.222271    0.244037    1.615199 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.223609    0.014387    1.629587 v i_sram.sram0/DI[5] (CF_SRAM_1024x32)
                                              1.629587   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.591237    1.422673   library hold time
                                              1.422673   data required time
---------------------------------------------------------------------------------------------
                                              1.422673   data required time
                                             -1.629587   data arrival time
---------------------------------------------------------------------------------------------
                                              0.206914   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002832    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000033    0.000017    1.000017 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007554    0.054835    0.372480    1.372497 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.054835    0.000079    1.372576 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.207307    0.221782    1.594357 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.208761    0.014143    1.608500 v i_sram.sram3/DI[14] (CF_SRAM_1024x32)
                                              1.608500   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.595245    1.401273   library hold time
                                              1.401273   data required time
---------------------------------------------------------------------------------------------
                                              1.401273   data required time
                                             -1.608500   data arrival time
---------------------------------------------------------------------------------------------
                                              0.207227   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002466    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000028    0.000014    1.000014 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007487    0.054593    0.372190    1.372204 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.054593    0.000076    1.372279 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.219274    0.223399    1.595679 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.228660    0.033492    1.629170 v i_sram.sram0/DI[20] (CF_SRAM_1024x32)
                                              1.629170   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.589903    1.421338   library hold time
                                              1.421338   data required time
---------------------------------------------------------------------------------------------
                                              1.421338   data required time
                                             -1.629170   data arrival time
---------------------------------------------------------------------------------------------
                                              0.207832   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002832    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000033    0.000017    1.000017 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007554    0.054835    0.372480    1.372497 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.054835    0.000079    1.372576 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.207307    0.221782    1.594357 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.208172    0.011324    1.605681 v i_sram.sram2/DI[14] (CF_SRAM_1024x32)
                                              1.605681   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.595364    1.397784   library hold time
                                              1.397784   data required time
---------------------------------------------------------------------------------------------
                                              1.397784   data required time
                                             -1.605681   data arrival time
---------------------------------------------------------------------------------------------
                                              0.207897   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002472    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000025    0.000013    1.000013 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007224    0.053643    0.371045    1.371058 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.053643    0.000063    1.371120 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.213181    0.216257    1.587378 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.224642    0.036456    1.623834 v i_sram.sram1/DI[29] (CF_SRAM_1024x32)
                                              1.623834   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.590997    1.415469   library hold time
                                              1.415469   data required time
---------------------------------------------------------------------------------------------
                                              1.415469   data required time
                                             -1.623834   data arrival time
---------------------------------------------------------------------------------------------
                                              0.208365   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002451    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000025    0.000013    1.000013 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007206    0.053579    0.370967    1.370979 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.053579    0.000063    1.371042 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.212783    0.215115    1.586157 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.216310    0.022006    1.608163 v i_sram.sram3/DI[21] (CF_SRAM_1024x32)
                                              1.608163   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.593250    1.399279   library hold time
                                              1.399279   data required time
---------------------------------------------------------------------------------------------
                                              1.399279   data required time
                                             -1.608163   data arrival time
---------------------------------------------------------------------------------------------
                                              0.208884   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002359    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000024    0.000012    1.000012 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007217    0.053620    0.371017    1.371029 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.053620    0.000063    1.371092 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.220865    0.242224    1.613316 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.221916    0.012953    1.626269 v i_sram.sram1/DI[9] (CF_SRAM_1024x32)
                                              1.626269   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.591717    1.416189   library hold time
                                              1.416189   data required time
---------------------------------------------------------------------------------------------
                                              1.416189   data required time
                                             -1.626269   data arrival time
---------------------------------------------------------------------------------------------
                                              0.210080   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002282    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000022    0.000011    1.000011 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007586    0.054951    0.372615    1.372626 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.054951    0.000081    1.372707 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.222157    0.245339    1.618046 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.228297    0.029301    1.647347 v i_sram.sram4/DI[7] (CF_SRAM_1024x32)
                                              1.647347   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.589914    1.437179   library hold time
                                              1.437179   data required time
---------------------------------------------------------------------------------------------
                                              1.437179   data required time
                                             -1.647347   data arrival time
---------------------------------------------------------------------------------------------
                                              0.210168   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002542    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000029    0.000015    1.000015 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007598    0.054992    0.372671    1.372686 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.054992    0.000077    1.372762 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.226274    0.246009    1.618771 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.230010    0.022848    1.641619 v i_sram.sram5/DI[12] (CF_SRAM_1024x32)
                                              1.641619   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.589494    1.430989   library hold time
                                              1.430989   data required time
---------------------------------------------------------------------------------------------
                                              1.430989   data required time
                                             -1.641619   data arrival time
---------------------------------------------------------------------------------------------
                                              0.210630   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002608    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000028    0.000014    1.000014 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007231    0.053670    0.371078    1.371092 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.053670    0.000063    1.371156 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.225912    0.249182    1.620338 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.229144    0.021585    1.641923 v i_sram.sram5/DI[13] (CF_SRAM_1024x32)
                                              1.641923   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.589723    1.431218   library hold time
                                              1.431218   data required time
---------------------------------------------------------------------------------------------
                                              1.431218   data required time
                                             -1.641923   data arrival time
---------------------------------------------------------------------------------------------
                                              0.210705   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002626    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000031    0.000016    1.000015 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007561    0.054861    0.372514    1.372530 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.054861    0.000076    1.372606 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.221238    0.240556    1.613162 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.223977    0.020139    1.633301 v i_sram.sram0/DI[2] (CF_SRAM_1024x32)
                                              1.633301   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.591139    1.422575   library hold time
                                              1.422575   data required time
---------------------------------------------------------------------------------------------
                                              1.422575   data required time
                                             -1.633301   data arrival time
---------------------------------------------------------------------------------------------
                                              0.210726   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002458    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000026    0.000013    1.000013 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007233    0.053677    0.371086    1.371099 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.053677    0.000063    1.371162 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.222271    0.244037    1.615199 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.229997    0.032715    1.647914 v i_sram.sram4/DI[5] (CF_SRAM_1024x32)
                                              1.647914   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.589465    1.436730   library hold time
                                              1.436730   data required time
---------------------------------------------------------------------------------------------
                                              1.436730   data required time
                                             -1.647914   data arrival time
---------------------------------------------------------------------------------------------
                                              0.211185   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002282    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000022    0.000011    1.000011 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007586    0.054951    0.372615    1.372626 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.054951    0.000081    1.372707 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.222157    0.245339    1.618046 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.223837    0.015960    1.634005 v i_sram.sram0/DI[7] (CF_SRAM_1024x32)
                                              1.634005   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.591176    1.422612   library hold time
                                              1.422612   data required time
---------------------------------------------------------------------------------------------
                                              1.422612   data required time
                                             -1.634005   data arrival time
---------------------------------------------------------------------------------------------
                                              0.211393   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002199    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000021    0.000011    1.000010 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007061    0.053052    0.370354    1.370365 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.053052    0.000026    1.370390 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.209613    0.212531    1.582921 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.216314    0.028013    1.610934 v i_sram.sram3/DI[28] (CF_SRAM_1024x32)
                                              1.610934   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.593249    1.399278   library hold time
                                              1.399278   data required time
---------------------------------------------------------------------------------------------
                                              1.399278   data required time
                                             -1.610934   data arrival time
---------------------------------------------------------------------------------------------
                                              0.211656   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002458    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000026    0.000013    1.000013 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007233    0.053677    0.371086    1.371099 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.053677    0.000063    1.371162 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.222271    0.244037    1.615199 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.223251    0.012437    1.627636 v i_sram.sram1/DI[5] (CF_SRAM_1024x32)
                                              1.627636   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.591364    1.415836   library hold time
                                              1.415836   data required time
---------------------------------------------------------------------------------------------
                                              1.415836   data required time
                                             -1.627636   data arrival time
---------------------------------------------------------------------------------------------
                                              0.211800   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002949    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000040    0.000020    1.000020 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007672    0.055264    0.373000    1.373019 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.055264    0.000078    1.373097 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.221128    0.222701    1.595798 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.232580    0.036988    1.632786 v i_sram.sram0/DI[26] (CF_SRAM_1024x32)
                                              1.632786   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.588867    1.420303   library hold time
                                              1.420303   data required time
---------------------------------------------------------------------------------------------
                                              1.420303   data required time
                                             -1.632786   data arrival time
---------------------------------------------------------------------------------------------
                                              0.212483   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002466    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000028    0.000014    1.000014 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007487    0.054593    0.372190    1.372204 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.054593    0.000076    1.372279 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.219274    0.223399    1.595679 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.227556    0.031707    1.627385 v i_sram.sram1/DI[20] (CF_SRAM_1024x32)
                                              1.627385   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.590227    1.414699   library hold time
                                              1.414699   data required time
---------------------------------------------------------------------------------------------
                                              1.414699   data required time
                                             -1.627385   data arrival time
---------------------------------------------------------------------------------------------
                                              0.212686   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001948    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000015    0.000007    1.000007 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007126    0.053280    0.370632    1.370639 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.053280    0.000028    1.370667 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.223778    0.238130    1.608798 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.232329    0.034431    1.643229 v i_sram.sram5/DI[1] (CF_SRAM_1024x32)
                                              1.643229   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.588881    1.430377   library hold time
                                              1.430377   data required time
---------------------------------------------------------------------------------------------
                                              1.430377   data required time
                                             -1.643229   data arrival time
---------------------------------------------------------------------------------------------
                                              0.212852   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002461    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000025    0.000013    1.000013 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007203    0.053569    0.370954    1.370966 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.053569    0.000063    1.371029 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.210706    0.214001    1.585030 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.216623    0.027257    1.612287 v i_sram.sram3/DI[25] (CF_SRAM_1024x32)
                                              1.612287   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.593168    1.399197   library hold time
                                              1.399197   data required time
---------------------------------------------------------------------------------------------
                                              1.399197   data required time
                                             -1.612287   data arrival time
---------------------------------------------------------------------------------------------
                                              0.213091   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002282    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000022    0.000011    1.000011 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007586    0.054951    0.372615    1.372626 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.054951    0.000081    1.372707 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.222157    0.245339    1.618046 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.227595    0.027653    1.645699 v i_sram.sram5/DI[7] (CF_SRAM_1024x32)
                                              1.645699   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.590132    1.431627   library hold time
                                              1.431627   data required time
---------------------------------------------------------------------------------------------
                                              1.431627   data required time
                                             -1.645699   data arrival time
---------------------------------------------------------------------------------------------
                                              0.214071   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002609    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000031    0.000015    1.000015 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007423    0.054359    0.371909    1.371924 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.054359    0.000075    1.371999 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.226615    0.243337    1.615335 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.229233    0.019986    1.635322 v i_sram.sram0/DI[0] (CF_SRAM_1024x32)
                                              1.635322   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.589751    1.421187   library hold time
                                              1.421187   data required time
---------------------------------------------------------------------------------------------
                                              1.421187   data required time
                                             -1.635322   data arrival time
---------------------------------------------------------------------------------------------
                                              0.214134   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002752    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000035    0.000018    1.000018 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007212    0.053601    0.370996    1.371014 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.053601    0.000063    1.371077 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.229883    0.247727    1.618804 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.231481    0.015960    1.634764 v i_sram.sram0/DI[3] (CF_SRAM_1024x32)
                                              1.634764   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.589157    1.420593   library hold time
                                              1.420593   data required time
---------------------------------------------------------------------------------------------
                                              1.420593   data required time
                                             -1.634764   data arrival time
---------------------------------------------------------------------------------------------
                                              0.214171   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002458    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000026    0.000013    1.000013 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007233    0.053677    0.371086    1.371099 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.053677    0.000063    1.371162 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.222271    0.244037    1.615199 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.229181    0.031007    1.646206 v i_sram.sram5/DI[5] (CF_SRAM_1024x32)
                                              1.646206   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.589713    1.431208   library hold time
                                              1.431208   data required time
---------------------------------------------------------------------------------------------
                                              1.431208   data required time
                                             -1.646206   data arrival time
---------------------------------------------------------------------------------------------
                                              0.214998   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002626    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000031    0.000016    1.000015 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007561    0.054861    0.372514    1.372530 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.054861    0.000076    1.372606 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.221238    0.240556    1.613162 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.229226    0.033162    1.646325 v i_sram.sram5/DI[2] (CF_SRAM_1024x32)
                                              1.646325   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.589701    1.431196   library hold time
                                              1.431196   data required time
---------------------------------------------------------------------------------------------
                                              1.431196   data required time
                                             -1.646325   data arrival time
---------------------------------------------------------------------------------------------
                                              0.215128   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002542    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000029    0.000015    1.000015 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007598    0.054992    0.372671    1.372686 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.054992    0.000077    1.372762 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.226274    0.246009    1.618771 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.228515    0.018056    1.636827 v i_sram.sram0/DI[12] (CF_SRAM_1024x32)
                                              1.636827   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.589941    1.421377   library hold time
                                              1.421377   data required time
---------------------------------------------------------------------------------------------
                                              1.421377   data required time
                                             -1.636827   data arrival time
---------------------------------------------------------------------------------------------
                                              0.215450   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002472    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000025    0.000013    1.000013 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007224    0.053643    0.371045    1.371058 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.053643    0.000063    1.371120 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.213181    0.216257    1.587378 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.218707    0.026724    1.614102 v i_sram.sram3/DI[29] (CF_SRAM_1024x32)
                                              1.614102   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.592617    1.398646   library hold time
                                              1.398646   data required time
---------------------------------------------------------------------------------------------
                                              1.398646   data required time
                                             -1.614102   data arrival time
---------------------------------------------------------------------------------------------
                                              0.215456   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001948    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000015    0.000007    1.000007 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007126    0.053280    0.370632    1.370639 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.053280    0.000028    1.370667 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.223778    0.238130    1.608798 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.226913    0.021698    1.630495 v i_sram.sram1/DI[1] (CF_SRAM_1024x32)
                                              1.630495   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.590396    1.414869   library hold time
                                              1.414869   data required time
---------------------------------------------------------------------------------------------
                                              1.414869   data required time
                                             -1.630495   data arrival time
---------------------------------------------------------------------------------------------
                                              0.215627   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002608    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000028    0.000014    1.000014 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007231    0.053670    0.371078    1.371092 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.053670    0.000063    1.371156 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.225912    0.249182    1.620338 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.227864    0.017114    1.637452 v i_sram.sram0/DI[13] (CF_SRAM_1024x32)
                                              1.637452   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.590113    1.421548   library hold time
                                              1.421548   data required time
---------------------------------------------------------------------------------------------
                                              1.421548   data required time
                                             -1.637452   data arrival time
---------------------------------------------------------------------------------------------
                                              0.215903   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002282    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000022    0.000011    1.000011 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007586    0.054951    0.372615    1.372626 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.054951    0.000081    1.372707 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.222157    0.245339    1.618046 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.223459    0.014176    1.632222 v i_sram.sram1/DI[7] (CF_SRAM_1024x32)
                                              1.632222   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.591309    1.415781   library hold time
                                              1.415781   data required time
---------------------------------------------------------------------------------------------
                                              1.415781   data required time
                                             -1.632222   data arrival time
---------------------------------------------------------------------------------------------
                                              0.216441   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002443    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000025    0.000013    1.000013 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.053590    0.370979    1.370992 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.053590    0.000063    1.371055 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.227055    0.223484    1.594539 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.240446    0.040251    1.634790 v i_sram.sram0/DI[27] (CF_SRAM_1024x32)
                                              1.634790   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.586789    1.418225   library hold time
                                              1.418225   data required time
---------------------------------------------------------------------------------------------
                                              1.418225   data required time
                                             -1.634790   data arrival time
---------------------------------------------------------------------------------------------
                                              0.216565   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002461    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000025    0.000013    1.000013 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007203    0.053569    0.370954    1.370966 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.053569    0.000063    1.371029 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.210706    0.214001    1.585030 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.216764    0.027522    1.612552 v i_sram.sram2/DI[25] (CF_SRAM_1024x32)
                                              1.612552   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.593094    1.395515   library hold time
                                              1.395515   data required time
---------------------------------------------------------------------------------------------
                                              1.395515   data required time
                                             -1.612552   data arrival time
---------------------------------------------------------------------------------------------
                                              0.217037   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002949    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000040    0.000020    1.000020 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007672    0.055264    0.373000    1.373019 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.055264    0.000078    1.373097 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.221128    0.222701    1.595798 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.231310    0.035115    1.630913 v i_sram.sram1/DI[26] (CF_SRAM_1024x32)
                                              1.630913   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.589235    1.413707   library hold time
                                              1.413707   data required time
---------------------------------------------------------------------------------------------
                                              1.413707   data required time
                                             -1.630913   data arrival time
---------------------------------------------------------------------------------------------
                                              0.217206   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002458    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000025    0.000013    1.000013 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007203    0.053569    0.370954    1.370966 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053569    0.000063    1.371029 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.216021    0.222323    1.593352 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.219773    0.022240    1.615593 v i_sram.sram3/DI[19] (CF_SRAM_1024x32)
                                              1.615593   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.592336    1.398364   library hold time
                                              1.398364   data required time
---------------------------------------------------------------------------------------------
                                              1.398364   data required time
                                             -1.615593   data arrival time
---------------------------------------------------------------------------------------------
                                              0.217229   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002451    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000025    0.000013    1.000013 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007206    0.053579    0.370967    1.370979 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.053579    0.000063    1.371042 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.212783    0.215115    1.586157 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.218426    0.026636    1.612793 v i_sram.sram2/DI[21] (CF_SRAM_1024x32)
                                              1.612793   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.592655    1.395076   library hold time
                                              1.395076   data required time
---------------------------------------------------------------------------------------------
                                              1.395076   data required time
                                             -1.612793   data arrival time
---------------------------------------------------------------------------------------------
                                              0.217717   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002820    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000038    0.000019    1.000019 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007212    0.053601    0.370997    1.371017 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.053601    0.000063    1.371079 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.215839    0.226572    1.597651 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.218457    0.018971    1.616622 v i_sram.sram3/DI[8] (CF_SRAM_1024x32)
                                              1.616622   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.592683    1.398712   library hold time
                                              1.398712   data required time
---------------------------------------------------------------------------------------------
                                              1.398712   data required time
                                             -1.616622   data arrival time
---------------------------------------------------------------------------------------------
                                              0.217910   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002820    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000038    0.000019    1.000019 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007212    0.053601    0.370997    1.371017 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.053601    0.000063    1.371079 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.215839    0.226572    1.597651 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.217513    0.015703    1.613354 v i_sram.sram2/DI[8] (CF_SRAM_1024x32)
                                              1.613354   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.592896    1.395317   library hold time
                                              1.395317   data required time
---------------------------------------------------------------------------------------------
                                              1.395317   data required time
                                             -1.613354   data arrival time
---------------------------------------------------------------------------------------------
                                              0.218037   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002831    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000037    0.000018    1.000018 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007273    0.053819    0.371263    1.371281 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.053819    0.000064    1.371345 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.222103    0.212391    1.583735 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.254410    0.064847    1.648582 v i_sram.sram4/DI[6] (CF_SRAM_1024x32)
                                              1.648582   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.583017    1.430282   library hold time
                                              1.430282   data required time
---------------------------------------------------------------------------------------------
                                              1.430282   data required time
                                             -1.648582   data arrival time
---------------------------------------------------------------------------------------------
                                              0.218300   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002626    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000031    0.000016    1.000015 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007561    0.054861    0.372514    1.372530 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.054861    0.000076    1.372606 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.221238    0.240556    1.613162 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.224207    0.020899    1.634061 v i_sram.sram1/DI[2] (CF_SRAM_1024x32)
                                              1.634061   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.591111    1.415584   library hold time
                                              1.415584   data required time
---------------------------------------------------------------------------------------------
                                              1.415584   data required time
                                             -1.634061   data arrival time
---------------------------------------------------------------------------------------------
                                              0.218477   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001948    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000015    0.000007    1.000007 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007126    0.053280    0.370632    1.370639 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.053280    0.000028    1.370667 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.223778    0.238130    1.608798 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.238378    0.044475    1.653273 v i_sram.sram4/DI[1] (CF_SRAM_1024x32)
                                              1.653273   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.587251    1.434516   library hold time
                                              1.434516   data required time
---------------------------------------------------------------------------------------------
                                              1.434516   data required time
                                             -1.653273   data arrival time
---------------------------------------------------------------------------------------------
                                              0.218757   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002609    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000031    0.000015    1.000015 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007423    0.054359    0.371909    1.371924 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.054359    0.000075    1.371999 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.226615    0.243337    1.615335 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.237226    0.038391    1.653727 v i_sram.sram4/DI[0] (CF_SRAM_1024x32)
                                              1.653727   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.587556    1.434821   library hold time
                                              1.434821   data required time
---------------------------------------------------------------------------------------------
                                              1.434821   data required time
                                             -1.653727   data arrival time
---------------------------------------------------------------------------------------------
                                              0.218906   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002542    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000029    0.000015    1.000015 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007598    0.054992    0.372671    1.372686 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.054992    0.000077    1.372762 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.226274    0.246009    1.618771 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.227770    0.014995    1.633766 v i_sram.sram1/DI[12] (CF_SRAM_1024x32)
                                              1.633766   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.590170    1.414643   library hold time
                                              1.414643   data required time
---------------------------------------------------------------------------------------------
                                              1.414643   data required time
                                             -1.633766   data arrival time
---------------------------------------------------------------------------------------------
                                              0.219123   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002831    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000037    0.000018    1.000018 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007273    0.053819    0.371263    1.371281 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.053819    0.000064    1.371345 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.222103    0.212391    1.583735 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.244005    0.052900    1.636636 v i_sram.sram0/DI[6] (CF_SRAM_1024x32)
                                              1.636636   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.585849    1.417285   library hold time
                                              1.417285   data required time
---------------------------------------------------------------------------------------------
                                              1.417285   data required time
                                             -1.636636   data arrival time
---------------------------------------------------------------------------------------------
                                              0.219350   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002608    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000028    0.000014    1.000014 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007231    0.053670    0.371078    1.371092 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.053670    0.000063    1.371156 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.225912    0.249182    1.620338 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.227153    0.013918    1.634256 v i_sram.sram1/DI[13] (CF_SRAM_1024x32)
                                              1.634256   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.590333    1.414806   library hold time
                                              1.414806   data required time
---------------------------------------------------------------------------------------------
                                              1.414806   data required time
                                             -1.634256   data arrival time
---------------------------------------------------------------------------------------------
                                              0.219450   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002199    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000021    0.000011    1.000010 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007061    0.053052    0.370354    1.370365 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.053052    0.000026    1.370390 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.209613    0.212531    1.582921 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.218946    0.032228    1.615149 v i_sram.sram2/DI[28] (CF_SRAM_1024x32)
                                              1.615149   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.592518    1.394939   library hold time
                                              1.394939   data required time
---------------------------------------------------------------------------------------------
                                              1.394939   data required time
                                             -1.615149   data arrival time
---------------------------------------------------------------------------------------------
                                              0.220211   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002752    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000035    0.000018    1.000018 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007212    0.053601    0.370996    1.371014 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.053601    0.000063    1.371077 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.229883    0.247727    1.618804 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.238962    0.035918    1.654721 v i_sram.sram4/DI[3] (CF_SRAM_1024x32)
                                              1.654721   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.587097    1.434362   library hold time
                                              1.434362   data required time
---------------------------------------------------------------------------------------------
                                              1.434362   data required time
                                             -1.654721   data arrival time
---------------------------------------------------------------------------------------------
                                              0.220360   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001969    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000015    0.000007    1.000007 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007361    0.054135    0.371637    1.371644 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.054135    0.000069    1.371713 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.212650    0.218257    1.589971 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.219819    0.029143    1.619114 v i_sram.sram3/DI[24] (CF_SRAM_1024x32)
                                              1.619114   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.592324    1.398352   library hold time
                                              1.398352   data required time
---------------------------------------------------------------------------------------------
                                              1.398352   data required time
                                             -1.619114   data arrival time
---------------------------------------------------------------------------------------------
                                              0.220762   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002609    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000031    0.000015    1.000015 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007423    0.054359    0.371909    1.371924 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.054359    0.000075    1.371999 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.226615    0.243337    1.615335 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.235521    0.035293    1.650628 v i_sram.sram5/DI[0] (CF_SRAM_1024x32)
                                              1.650628   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.588038    1.429534   library hold time
                                              1.429534   data required time
---------------------------------------------------------------------------------------------
                                              1.429534   data required time
                                             -1.650628   data arrival time
---------------------------------------------------------------------------------------------
                                              0.221095   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002443    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000025    0.000013    1.000013 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.053590    0.370979    1.370992 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.053590    0.000063    1.371055 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.227055    0.223484    1.594539 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.239023    0.038291    1.632830 v i_sram.sram1/DI[27] (CF_SRAM_1024x32)
                                              1.632830   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.587198    1.411670   library hold time
                                              1.411670   data required time
---------------------------------------------------------------------------------------------
                                              1.411670   data required time
                                             -1.632830   data arrival time
---------------------------------------------------------------------------------------------
                                              0.221160   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002831    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000037    0.000018    1.000018 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007273    0.053819    0.371263    1.371281 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.053819    0.000064    1.371345 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.222103    0.212391    1.583735 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.252880    0.063168    1.646904 v i_sram.sram5/DI[6] (CF_SRAM_1024x32)
                                              1.646904   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.583453    1.424948   library hold time
                                              1.424948   data required time
---------------------------------------------------------------------------------------------
                                              1.424948   data required time
                                             -1.646904   data arrival time
---------------------------------------------------------------------------------------------
                                              0.221955   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002466    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000028    0.000014    1.000014 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007487    0.054593    0.372190    1.372204 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.054593    0.000076    1.372279 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.219274    0.223399    1.595679 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.223573    0.023940    1.619619 v i_sram.sram3/DI[20] (CF_SRAM_1024x32)
                                              1.619619   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.591332    1.397361   library hold time
                                              1.397361   data required time
---------------------------------------------------------------------------------------------
                                              1.397361   data required time
                                             -1.619619   data arrival time
---------------------------------------------------------------------------------------------
                                              0.222258   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001966    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000015    0.000007    1.000007 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007367    0.054158    0.371665    1.371672 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.054158    0.000069    1.371741 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.219337    0.226107    1.597848 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.223022    0.022188    1.620036 v i_sram.sram3/DI[16] (CF_SRAM_1024x32)
                                              1.620036   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.591478    1.397506   library hold time
                                              1.397506   data required time
---------------------------------------------------------------------------------------------
                                              1.397506   data required time
                                             -1.620036   data arrival time
---------------------------------------------------------------------------------------------
                                              0.222530   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.256712    0.086217    1.629326 v i_sram.sram0/BEN[15] (CF_SRAM_1024x32)
                                              1.629326   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.575220    1.406656   library hold time
                                              1.406656   data required time
---------------------------------------------------------------------------------------------
                                              1.406656   data required time
                                             -1.629326   data arrival time
---------------------------------------------------------------------------------------------
                                              0.222670   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001969    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000015    0.000007    1.000007 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007361    0.054135    0.371637    1.371644 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.054135    0.000069    1.371713 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.212650    0.218257    1.589971 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.219021    0.027711    1.617681 v i_sram.sram2/DI[24] (CF_SRAM_1024x32)
                                              1.617681   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.592498    1.394919   library hold time
                                              1.394919   data required time
---------------------------------------------------------------------------------------------
                                              1.394919   data required time
                                             -1.617681   data arrival time
---------------------------------------------------------------------------------------------
                                              0.222763   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002752    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000035    0.000018    1.000018 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007212    0.053601    0.370996    1.371014 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.053601    0.000063    1.371077 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.229883    0.247727    1.618804 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.231872    0.017656    1.636460 v i_sram.sram1/DI[3] (CF_SRAM_1024x32)
                                              1.636460   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.589087    1.413559   library hold time
                                              1.413559   data required time
---------------------------------------------------------------------------------------------
                                              1.413559   data required time
                                             -1.636460   data arrival time
---------------------------------------------------------------------------------------------
                                              0.222901   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002458    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000025    0.000013    1.000013 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007203    0.053569    0.370954    1.370966 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053569    0.000063    1.371029 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.216021    0.222323    1.593352 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.220643    0.024253    1.617606 v i_sram.sram2/DI[19] (CF_SRAM_1024x32)
                                              1.617606   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.592070    1.394490   library hold time
                                              1.394490   data required time
---------------------------------------------------------------------------------------------
                                              1.394490   data required time
                                             -1.617606   data arrival time
---------------------------------------------------------------------------------------------
                                              0.223115   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002228    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000021    0.000011    1.000011 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007095    0.053170    0.370500    1.370510 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.053170    0.000026    1.370536 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.220769    0.226806    1.597343 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.224920    0.023026    1.620368 v i_sram.sram3/DI[4] (CF_SRAM_1024x32)
                                              1.620368   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.590976    1.397005   library hold time
                                              1.397005   data required time
---------------------------------------------------------------------------------------------
                                              1.397005   data required time
                                             -1.620368   data arrival time
---------------------------------------------------------------------------------------------
                                              0.223363   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002809    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000037    0.000019    1.000019 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007320    0.053988    0.371466    1.371485 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.053988    0.000067    1.371551 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.212981    0.236304    1.607855 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.214675    0.015543    1.623399 v i_sram.sram3/DI[11] (CF_SRAM_1024x32)
                                              1.623399   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.593682    1.399711   library hold time
                                              1.399711   data required time
---------------------------------------------------------------------------------------------
                                              1.399711   data required time
                                             -1.623399   data arrival time
---------------------------------------------------------------------------------------------
                                              0.223688   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001966    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000015    0.000007    1.000007 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007367    0.054158    0.371665    1.371672 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.054158    0.000069    1.371741 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.219337    0.226107    1.597848 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.222182    0.019930    1.617778 v i_sram.sram2/DI[16] (CF_SRAM_1024x32)
                                              1.617778   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.591663    1.394084   library hold time
                                              1.394084   data required time
---------------------------------------------------------------------------------------------
                                              1.394084   data required time
                                             -1.617778   data arrival time
---------------------------------------------------------------------------------------------
                                              0.223695   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002752    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000035    0.000018    1.000018 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007212    0.053601    0.370996    1.371014 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.053601    0.000063    1.371077 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.229883    0.247727    1.618804 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.237999    0.034028    1.652832 v i_sram.sram5/DI[3] (CF_SRAM_1024x32)
                                              1.652832   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.587384    1.428879   library hold time
                                              1.428879   data required time
---------------------------------------------------------------------------------------------
                                              1.428879   data required time
                                             -1.652832   data arrival time
---------------------------------------------------------------------------------------------
                                              0.223953   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002831    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000037    0.000018    1.000018 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007273    0.053819    0.371263    1.371281 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.053819    0.000064    1.371345 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.222103    0.212391    1.583735 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.242542    0.051101    1.634836 v i_sram.sram1/DI[6] (CF_SRAM_1024x32)
                                              1.634836   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.586268    1.410741   library hold time
                                              1.410741   data required time
---------------------------------------------------------------------------------------------
                                              1.410741   data required time
                                             -1.634836   data arrival time
---------------------------------------------------------------------------------------------
                                              0.224096   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002850    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000037    0.000018    1.000018 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007281    0.053848    0.371298    1.371316 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.053848    0.000064    1.371380 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.213403    0.234617    1.605997 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.215716    0.017944    1.623941 v i_sram.sram3/DI[10] (CF_SRAM_1024x32)
                                              1.623941   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.593408    1.399436   library hold time
                                              1.399436   data required time
---------------------------------------------------------------------------------------------
                                              1.399436   data required time
                                             -1.623941   data arrival time
---------------------------------------------------------------------------------------------
                                              0.224505   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002228    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000021    0.000011    1.000011 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007095    0.053170    0.370500    1.370510 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.053170    0.000026    1.370536 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.220769    0.226806    1.597343 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.224178    0.021199    1.618541 v i_sram.sram2/DI[4] (CF_SRAM_1024x32)
                                              1.618541   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.591136    1.393557   library hold time
                                              1.393557   data required time
---------------------------------------------------------------------------------------------
                                              1.393557   data required time
                                             -1.618541   data arrival time
---------------------------------------------------------------------------------------------
                                              0.224985   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002809    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000037    0.000019    1.000019 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007320    0.053988    0.371466    1.371485 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.053988    0.000067    1.371551 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.212981    0.236304    1.607855 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.214201    0.013360    1.621216 v i_sram.sram2/DI[11] (CF_SRAM_1024x32)
                                              1.621216   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.593771    1.396192   library hold time
                                              1.396192   data required time
---------------------------------------------------------------------------------------------
                                              1.396192   data required time
                                             -1.621216   data arrival time
---------------------------------------------------------------------------------------------
                                              0.225024   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002472    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000025    0.000013    1.000013 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007224    0.053643    0.371045    1.371058 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.053643    0.000063    1.371120 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.213181    0.216257    1.587378 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.221989    0.032497    1.619875 v i_sram.sram2/DI[29] (CF_SRAM_1024x32)
                                              1.619875   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.591714    1.394135   library hold time
                                              1.394135   data required time
---------------------------------------------------------------------------------------------
                                              1.394135   data required time
                                             -1.619875   data arrival time
---------------------------------------------------------------------------------------------
                                              0.225740   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002850    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000037    0.000018    1.000018 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007281    0.053848    0.371298    1.371316 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.053848    0.000064    1.371380 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.213403    0.234617    1.605997 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.215133    0.015720    1.621717 v i_sram.sram2/DI[10] (CF_SRAM_1024x32)
                                              1.621717   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.593525    1.395946   library hold time
                                              1.395946   data required time
---------------------------------------------------------------------------------------------
                                              1.395946   data required time
                                             -1.621717   data arrival time
---------------------------------------------------------------------------------------------
                                              0.225772   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002609    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000031    0.000015    1.000015 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007423    0.054359    0.371909    1.371924 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.054359    0.000075    1.371999 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.226615    0.243337    1.615335 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.230833    0.024869    1.640205 v i_sram.sram1/DI[0] (CF_SRAM_1024x32)
                                              1.640205   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.589361    1.413833   library hold time
                                              1.413833   data required time
---------------------------------------------------------------------------------------------
                                              1.413833   data required time
                                             -1.640205   data arrival time
---------------------------------------------------------------------------------------------
                                              0.226371   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001948    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000015    0.000007    1.000007 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007126    0.053280    0.370632    1.370639 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.053280    0.000028    1.370667 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.223778    0.238130    1.608798 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.234478    0.038289    1.647087 v i_sram.sram7/DI[1] (CF_SRAM_1024x32)
                                              1.647087   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.588562    1.420136   library hold time
                                              1.420136   data required time
---------------------------------------------------------------------------------------------
                                              1.420136   data required time
                                             -1.647087   data arrival time
---------------------------------------------------------------------------------------------
                                              0.226951   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261609    0.090273    1.633382 v i_sram.sram0/BEN[14] (CF_SRAM_1024x32)
                                              1.633382   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.574081    1.405517   library hold time
                                              1.405517   data required time
---------------------------------------------------------------------------------------------
                                              1.405517   data required time
                                             -1.633382   data arrival time
---------------------------------------------------------------------------------------------
                                              0.227865   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002458    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000026    0.000013    1.000013 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007233    0.053677    0.371086    1.371099 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.053677    0.000063    1.371162 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.222271    0.244037    1.615199 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.230589    0.033902    1.649102 v i_sram.sram7/DI[5] (CF_SRAM_1024x32)
                                              1.649102   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.589589    1.421163   library hold time
                                              1.421163   data required time
---------------------------------------------------------------------------------------------
                                              1.421163   data required time
                                             -1.649102   data arrival time
---------------------------------------------------------------------------------------------
                                              0.227939   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002949    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000040    0.000020    1.000020 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007672    0.055264    0.373000    1.373019 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.055264    0.000078    1.373097 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.221128    0.222701    1.595798 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.227487    0.028711    1.624509 v i_sram.sram3/DI[26] (CF_SRAM_1024x32)
                                              1.624509   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.590298    1.396327   library hold time
                                              1.396327   data required time
---------------------------------------------------------------------------------------------
                                              1.396327   data required time
                                             -1.624509   data arrival time
---------------------------------------------------------------------------------------------
                                              0.228182   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001948    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000015    0.000007    1.000007 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007126    0.053280    0.370632    1.370639 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.053280    0.000028    1.370667 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.223778    0.238130    1.608798 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.233514    0.036607    1.645405 v i_sram.sram6/DI[1] (CF_SRAM_1024x32)
                                              1.645405   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.588831    1.416463   library hold time
                                              1.416463   data required time
---------------------------------------------------------------------------------------------
                                              1.416463   data required time
                                             -1.645405   data arrival time
---------------------------------------------------------------------------------------------
                                              0.228942   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002466    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000028    0.000014    1.000014 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007487    0.054593    0.372190    1.372204 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.054593    0.000076    1.372279 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.219274    0.223399    1.595679 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.224877    0.026848    1.622527 v i_sram.sram2/DI[20] (CF_SRAM_1024x32)
                                              1.622527   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.590951    1.393372   library hold time
                                              1.393372   data required time
---------------------------------------------------------------------------------------------
                                              1.393372   data required time
                                             -1.622527   data arrival time
---------------------------------------------------------------------------------------------
                                              0.229155   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002626    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000031    0.000016    1.000015 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007561    0.054861    0.372514    1.372530 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.054861    0.000076    1.372606 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.221238    0.240556    1.613162 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.231428    0.037268    1.650430 v i_sram.sram7/DI[2] (CF_SRAM_1024x32)
                                              1.650430   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.589367    1.420941   library hold time
                                              1.420941   data required time
---------------------------------------------------------------------------------------------
                                              1.420941   data required time
                                             -1.650430   data arrival time
---------------------------------------------------------------------------------------------
                                              0.229489   slack (MET)


Startpoint: wbs_adr_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.007123    0.000000    0.000000    1.000000 v wbs_adr_i[13] (in)
                                                         wbs_adr_i[13] (net)
                      0.000060    0.000030    1.000030 v input5/A (sky130_fd_sc_hd__buf_8)
     7    0.148782    0.081299    0.117358    1.117388 v input5/X (sky130_fd_sc_hd__buf_8)
                                                         net5 (net)
                      0.081859    0.005517    1.122905 v _388_/B (sky130_fd_sc_hd__nand3_4)
     7    0.099383    0.213907    0.207722    1.330627 ^ _388_/Y (sky130_fd_sc_hd__nand3_4)
                                                         _008_ (net)
                      0.214742    0.010902    1.341529 ^ _389_/A (sky130_fd_sc_hd__inv_16)
    33    0.313675    0.132401    0.091460    1.432989 v _389_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[3] (net)
                      0.145653    0.031935    1.464925 v i_sram.sram3/EN (CF_SRAM_1024x32)
                                              1.464925   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.429202    1.235231   library hold time
                                              1.235231   data required time
---------------------------------------------------------------------------------------------
                                              1.235231   data required time
                                             -1.464925   data arrival time
---------------------------------------------------------------------------------------------
                                              0.229694   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002443    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000025    0.000013    1.000013 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.053590    0.370979    1.370992 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.053590    0.000063    1.371055 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.227055    0.223484    1.594539 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.233732    0.029850    1.624389 v i_sram.sram3/DI[27] (CF_SRAM_1024x32)
                                              1.624389   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.588649    1.394677   library hold time
                                              1.394677   data required time
---------------------------------------------------------------------------------------------
                                              1.394677   data required time
                                             -1.624389   data arrival time
---------------------------------------------------------------------------------------------
                                              0.229712   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002638    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000032    0.000016    1.000016 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007273    0.053819    0.371261    1.371277 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.053819    0.000064    1.371341 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.231227    0.240470    1.611811 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.240474    0.036258    1.648068 v i_sram.sram0/DI[22] (CF_SRAM_1024x32)
                                              1.648068   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.586782    1.418218   library hold time
                                              1.418218   data required time
---------------------------------------------------------------------------------------------
                                              1.418218   data required time
                                             -1.648068   data arrival time
---------------------------------------------------------------------------------------------
                                              0.229850   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002458    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000026    0.000013    1.000013 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007233    0.053677    0.371086    1.371099 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.053677    0.000063    1.371162 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.222271    0.244037    1.615199 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.229725    0.032155    1.647354 v i_sram.sram6/DI[5] (CF_SRAM_1024x32)
                                              1.647354   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.589832    1.417464   library hold time
                                              1.417464   data required time
---------------------------------------------------------------------------------------------
                                              1.417464   data required time
                                             -1.647354   data arrival time
---------------------------------------------------------------------------------------------
                                              0.229890   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002282    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000022    0.000011    1.000011 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007586    0.054951    0.372615    1.372626 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.054951    0.000081    1.372707 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.222157    0.245339    1.618046 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.230261    0.033487    1.651533 v i_sram.sram7/DI[7] (CF_SRAM_1024x32)
                                              1.651533   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.589676    1.421250   library hold time
                                              1.421250   data required time
---------------------------------------------------------------------------------------------
                                              1.421250   data required time
                                             -1.651533   data arrival time
---------------------------------------------------------------------------------------------
                                              0.230283   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002638    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000032    0.000016    1.000016 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007273    0.053819    0.371261    1.371277 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.053819    0.000064    1.371341 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.231227    0.240470    1.611811 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.249592    0.050353    1.662163 v i_sram.sram4/DI[22] (CF_SRAM_1024x32)
                                              1.662163   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.584289    1.431554   library hold time
                                              1.431554   data required time
---------------------------------------------------------------------------------------------
                                              1.431554   data required time
                                             -1.662163   data arrival time
---------------------------------------------------------------------------------------------
                                              0.230609   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.264426    0.092578    1.635687 v i_sram.sram0/BEN[13] (CF_SRAM_1024x32)
                                              1.635687   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.573427    1.404863   library hold time
                                              1.404863   data required time
---------------------------------------------------------------------------------------------
                                              1.404863   data required time
                                             -1.635687   data arrival time
---------------------------------------------------------------------------------------------
                                              0.230824   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002626    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000031    0.000016    1.000015 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007561    0.054861    0.372514    1.372530 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.054861    0.000076    1.372606 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.221238    0.240556    1.613162 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.230511    0.035613    1.648775 v i_sram.sram6/DI[2] (CF_SRAM_1024x32)
                                              1.648775   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.589625    1.417257   library hold time
                                              1.417257   data required time
---------------------------------------------------------------------------------------------
                                              1.417257   data required time
                                             -1.648775   data arrival time
---------------------------------------------------------------------------------------------
                                              0.231519   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002282    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000022    0.000011    1.000011 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007586    0.054951    0.372615    1.372626 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.054951    0.000081    1.372707 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.222157    0.245339    1.618046 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.229432    0.031786    1.649832 v i_sram.sram6/DI[7] (CF_SRAM_1024x32)
                                              1.649832   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.589909    1.417542   library hold time
                                              1.417542   data required time
---------------------------------------------------------------------------------------------
                                              1.417542   data required time
                                             -1.649832   data arrival time
---------------------------------------------------------------------------------------------
                                              0.232290   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002287    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000023    0.000012    1.000012 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007743    0.055526    0.373298    1.373309 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.055526    0.000088    1.373398 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.230344    0.240129    1.613526 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.248954    0.050548    1.664074 v i_sram.sram4/DI[23] (CF_SRAM_1024x32)
                                              1.664074   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.584458    1.431723   library hold time
                                              1.431723   data required time
---------------------------------------------------------------------------------------------
                                              1.431723   data required time
                                             -1.664074   data arrival time
---------------------------------------------------------------------------------------------
                                              0.232351   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002287    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000023    0.000012    1.000012 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007743    0.055526    0.373298    1.373309 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.055526    0.000088    1.373398 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.230344    0.240129    1.613526 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.240425    0.037672    1.651199 v i_sram.sram0/DI[23] (CF_SRAM_1024x32)
                                              1.651199   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.586795    1.418231   library hold time
                                              1.418231   data required time
---------------------------------------------------------------------------------------------
                                              1.418231   data required time
                                             -1.651199   data arrival time
---------------------------------------------------------------------------------------------
                                              0.232968   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.273513    0.099754    1.635949 v i_sram.sram0/BEN[7] (CF_SRAM_1024x32)
                                              1.635949   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.571315    1.402751   library hold time
                                              1.402751   data required time
---------------------------------------------------------------------------------------------
                                              1.402751   data required time
                                             -1.635949   data arrival time
---------------------------------------------------------------------------------------------
                                              0.233198   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002359    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000024    0.000012    1.000012 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007217    0.053620    0.371017    1.371029 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.053620    0.000063    1.371092 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.220865    0.242224    1.613316 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.222976    0.017782    1.631098 v i_sram.sram3/DI[9] (CF_SRAM_1024x32)
                                              1.631098   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.591490    1.397518   library hold time
                                              1.397518   data required time
---------------------------------------------------------------------------------------------
                                              1.397518   data required time
                                             -1.631098   data arrival time
---------------------------------------------------------------------------------------------
                                              0.233579   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002949    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000040    0.000020    1.000020 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007672    0.055264    0.373000    1.373019 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.055264    0.000078    1.373097 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.221128    0.222701    1.595798 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.228433    0.030434    1.626232 v i_sram.sram2/DI[26] (CF_SRAM_1024x32)
                                              1.626232   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.590012    1.392433   library hold time
                                              1.392433   data required time
---------------------------------------------------------------------------------------------
                                              1.392433   data required time
                                             -1.626232   data arrival time
---------------------------------------------------------------------------------------------
                                              0.233799   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.267623    0.095172    1.638281 v i_sram.sram0/BEN[12] (CF_SRAM_1024x32)
                                              1.638281   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.572684    1.404120   library hold time
                                              1.404120   data required time
---------------------------------------------------------------------------------------------
                                              1.404120   data required time
                                             -1.638281   data arrival time
---------------------------------------------------------------------------------------------
                                              0.234161   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002638    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000032    0.000016    1.000016 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007273    0.053819    0.371261    1.371277 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.053819    0.000064    1.371341 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.231227    0.240470    1.611811 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.248325    0.048620    1.660431 v i_sram.sram5/DI[22] (CF_SRAM_1024x32)
                                              1.660431   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.584656    1.426152   library hold time
                                              1.426152   data required time
---------------------------------------------------------------------------------------------
                                              1.426152   data required time
                                             -1.660431   data arrival time
---------------------------------------------------------------------------------------------
                                              0.234279   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002638    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000032    0.000016    1.000016 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007273    0.053819    0.371261    1.371277 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.053819    0.000064    1.371341 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.231227    0.240470    1.611811 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.239596    0.034614    1.646424 v i_sram.sram1/DI[22] (CF_SRAM_1024x32)
                                              1.646424   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.587046    1.411519   library hold time
                                              1.411519   data required time
---------------------------------------------------------------------------------------------
                                              1.411519   data required time
                                             -1.646424   data arrival time
---------------------------------------------------------------------------------------------
                                              0.234906   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.284144    0.108244    1.651353 v i_sram.sram4/BEN[15] (CF_SRAM_1024x32)
                                              1.651353   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.568760    1.416025   library hold time
                                              1.416025   data required time
---------------------------------------------------------------------------------------------
                                              1.416025   data required time
                                             -1.651353   data arrival time
---------------------------------------------------------------------------------------------
                                              0.235328   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002359    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000024    0.000012    1.000012 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007217    0.053620    0.371017    1.371029 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.053620    0.000063    1.371092 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.220865    0.242224    1.613316 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.222583    0.016197    1.629513 v i_sram.sram2/DI[9] (CF_SRAM_1024x32)
                                              1.629513   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.591557    1.393978   library hold time
                                              1.393978   data required time
---------------------------------------------------------------------------------------------
                                              1.393978   data required time
                                             -1.629513   data arrival time
---------------------------------------------------------------------------------------------
                                              0.235535   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.284393    0.108437    1.651546 v i_sram.sram4/BEN[14] (CF_SRAM_1024x32)
                                              1.651546   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.568702    1.415967   library hold time
                                              1.415967   data required time
---------------------------------------------------------------------------------------------
                                              1.415967   data required time
                                             -1.651546   data arrival time
---------------------------------------------------------------------------------------------
                                              0.235579   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.284605    0.108602    1.651711 v i_sram.sram4/BEN[13] (CF_SRAM_1024x32)
                                              1.651711   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.568653    1.415918   library hold time
                                              1.415918   data required time
---------------------------------------------------------------------------------------------
                                              1.415918   data required time
                                             -1.651711   data arrival time
---------------------------------------------------------------------------------------------
                                              0.235793   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002287    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000023    0.000012    1.000012 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007743    0.055526    0.373298    1.373309 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.055526    0.000088    1.373398 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.230344    0.240129    1.613526 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.247780    0.048961    1.662487 v i_sram.sram5/DI[23] (CF_SRAM_1024x32)
                                              1.662487   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.584800    1.426295   library hold time
                                              1.426295   data required time
---------------------------------------------------------------------------------------------
                                              1.426295   data required time
                                             -1.662487   data arrival time
---------------------------------------------------------------------------------------------
                                              0.236192   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.285011    0.108917    1.652025 v i_sram.sram4/BEN[12] (CF_SRAM_1024x32)
                                              1.652025   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.568558    1.415823   library hold time
                                              1.415823   data required time
---------------------------------------------------------------------------------------------
                                              1.415823   data required time
                                             -1.652025   data arrival time
---------------------------------------------------------------------------------------------
                                              0.236202   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.285761    0.109497    1.652606 v i_sram.sram4/BEN[11] (CF_SRAM_1024x32)
                                              1.652606   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.568384    1.415649   library hold time
                                              1.415649   data required time
---------------------------------------------------------------------------------------------
                                              1.415649   data required time
                                             -1.652606   data arrival time
---------------------------------------------------------------------------------------------
                                              0.236957   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002608    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000028    0.000014    1.000014 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007231    0.053670    0.371078    1.371092 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.053670    0.000063    1.371156 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.225912    0.249182    1.620338 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.227021    0.013222    1.633560 v i_sram.sram3/DI[13] (CF_SRAM_1024x32)
                                              1.633560   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.590421    1.396450   library hold time
                                              1.396450   data required time
---------------------------------------------------------------------------------------------
                                              1.396450   data required time
                                             -1.633560   data arrival time
---------------------------------------------------------------------------------------------
                                              0.237110   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002609    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000031    0.000015    1.000015 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007423    0.054359    0.371909    1.371924 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.054359    0.000075    1.371999 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.226615    0.243337    1.615335 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.238757    0.040986    1.656321 v i_sram.sram7/DI[0] (CF_SRAM_1024x32)
                                              1.656321   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.587432    1.419005   library hold time
                                              1.419005   data required time
---------------------------------------------------------------------------------------------
                                              1.419005   data required time
                                             -1.656321   data arrival time
---------------------------------------------------------------------------------------------
                                              0.237316   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002443    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000025    0.000013    1.000013 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.053590    0.370979    1.370992 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.053590    0.000063    1.371055 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.227055    0.223484    1.594539 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.235794    0.033415    1.627954 v i_sram.sram2/DI[27] (CF_SRAM_1024x32)
                                              1.627954   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.588068    1.390488   library hold time
                                              1.390488   data required time
---------------------------------------------------------------------------------------------
                                              1.390488   data required time
                                             -1.627954   data arrival time
---------------------------------------------------------------------------------------------
                                              0.237466   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.277945    0.103137    1.639332 v i_sram.sram0/BEN[6] (CF_SRAM_1024x32)
                                              1.639332   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.570285    1.401721   library hold time
                                              1.401721   data required time
---------------------------------------------------------------------------------------------
                                              1.401721   data required time
                                             -1.639332   data arrival time
---------------------------------------------------------------------------------------------
                                              0.237611   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.286419    0.110006    1.653114 v i_sram.sram4/BEN[10] (CF_SRAM_1024x32)
                                              1.653114   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.568231    1.415496   library hold time
                                              1.415496   data required time
---------------------------------------------------------------------------------------------
                                              1.415496   data required time
                                             -1.653114   data arrival time
---------------------------------------------------------------------------------------------
                                              0.237619   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002831    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000037    0.000018    1.000018 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007273    0.053819    0.371263    1.371281 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.053819    0.000064    1.371345 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.222103    0.212391    1.583735 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.257328    0.067987    1.651723 v i_sram.sram7/DI[6] (CF_SRAM_1024x32)
                                              1.651723   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.582526    1.414100   library hold time
                                              1.414100   data required time
---------------------------------------------------------------------------------------------
                                              1.414100   data required time
                                             -1.651723   data arrival time
---------------------------------------------------------------------------------------------
                                              0.237622   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.286822    0.110317    1.653426 v i_sram.sram4/BEN[9] (CF_SRAM_1024x32)
                                              1.653426   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.568137    1.415402   library hold time
                                              1.415402   data required time
---------------------------------------------------------------------------------------------
                                              1.415402   data required time
                                             -1.653426   data arrival time
---------------------------------------------------------------------------------------------
                                              0.238023   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002287    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000023    0.000012    1.000012 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007743    0.055526    0.373298    1.373309 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.055526    0.000088    1.373398 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.230344    0.240129    1.613526 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.239526    0.036064    1.649591 v i_sram.sram1/DI[23] (CF_SRAM_1024x32)
                                              1.649591   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.587065    1.411537   library hold time
                                              1.411537   data required time
---------------------------------------------------------------------------------------------
                                              1.411537   data required time
                                             -1.649591   data arrival time
---------------------------------------------------------------------------------------------
                                              0.238053   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.286966    0.110427    1.653536 v i_sram.sram4/BEN[8] (CF_SRAM_1024x32)
                                              1.653536   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.568104    1.415369   library hold time
                                              1.415369   data required time
---------------------------------------------------------------------------------------------
                                              1.415369   data required time
                                             -1.653536   data arrival time
---------------------------------------------------------------------------------------------
                                              0.238167   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.271542    0.098306    1.641415 v i_sram.sram0/BEN[11] (CF_SRAM_1024x32)
                                              1.641415   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.571773    1.403209   library hold time
                                              1.403209   data required time
---------------------------------------------------------------------------------------------
                                              1.403209   data required time
                                             -1.641415   data arrival time
---------------------------------------------------------------------------------------------
                                              0.238206   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002608    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000028    0.000014    1.000014 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007231    0.053670    0.371078    1.371092 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.053670    0.000063    1.371156 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.225912    0.249182    1.620338 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.226627    0.010807    1.631145 v i_sram.sram2/DI[13] (CF_SRAM_1024x32)
                                              1.631145   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.590489    1.392910   library hold time
                                              1.392910   data required time
---------------------------------------------------------------------------------------------
                                              1.392910   data required time
                                             -1.631145   data arrival time
---------------------------------------------------------------------------------------------
                                              0.238235   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002282    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000022    0.000011    1.000011 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007586    0.054951    0.372615    1.372626 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.054951    0.000081    1.372707 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.222157    0.245339    1.618046 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.224266    0.017739    1.635785 v i_sram.sram3/DI[7] (CF_SRAM_1024x32)
                                              1.635785   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.591149    1.397178   library hold time
                                              1.397178   data required time
---------------------------------------------------------------------------------------------
                                              1.397178   data required time
                                             -1.635785   data arrival time
---------------------------------------------------------------------------------------------
                                              0.238608   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002542    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000029    0.000015    1.000015 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007598    0.054992    0.372671    1.372686 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.054992    0.000077    1.372762 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.226274    0.246009    1.618771 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.228118    0.016510    1.635281 v i_sram.sram3/DI[12] (CF_SRAM_1024x32)
                                              1.635281   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.590132    1.396160   library hold time
                                              1.396160   data required time
---------------------------------------------------------------------------------------------
                                              1.396160   data required time
                                             -1.635281   data arrival time
---------------------------------------------------------------------------------------------
                                              0.239121   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.272486    0.099068    1.642177 v i_sram.sram0/BEN[10] (CF_SRAM_1024x32)
                                              1.642177   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.571554    1.402990   library hold time
                                              1.402990   data required time
---------------------------------------------------------------------------------------------
                                              1.402990   data required time
                                             -1.642177   data arrival time
---------------------------------------------------------------------------------------------
                                              0.239187   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002609    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000031    0.000015    1.000015 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007423    0.054359    0.371909    1.371924 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.054359    0.000075    1.371999 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.226615    0.243337    1.615335 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.237702    0.039216    1.654551 v i_sram.sram6/DI[0] (CF_SRAM_1024x32)
                                              1.654551   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.587725    1.415357   library hold time
                                              1.415357   data required time
---------------------------------------------------------------------------------------------
                                              1.415357   data required time
                                             -1.654551   data arrival time
---------------------------------------------------------------------------------------------
                                              0.239194   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002831    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000037    0.000018    1.000018 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007273    0.053819    0.371263    1.371281 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.053819    0.000064    1.371345 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.222103    0.212391    1.583735 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.255746    0.066295    1.650030 v i_sram.sram6/DI[6] (CF_SRAM_1024x32)
                                              1.650030   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.582959    1.410591   library hold time
                                              1.410591   data required time
---------------------------------------------------------------------------------------------
                                              1.410591   data required time
                                             -1.650030   data arrival time
---------------------------------------------------------------------------------------------
                                              0.239439   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002752    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000035    0.000018    1.000018 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007212    0.053601    0.370996    1.371014 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.053601    0.000063    1.371077 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.229883    0.247727    1.618804 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.240758    0.039208    1.658012 v i_sram.sram7/DI[3] (CF_SRAM_1024x32)
                                              1.658012   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.586903    1.418477   library hold time
                                              1.418477   data required time
---------------------------------------------------------------------------------------------
                                              1.418477   data required time
                                             -1.658012   data arrival time
---------------------------------------------------------------------------------------------
                                              0.239535   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.272885    0.099389    1.642498 v i_sram.sram0/BEN[9] (CF_SRAM_1024x32)
                                              1.642498   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.571461    1.402897   library hold time
                                              1.402897   data required time
---------------------------------------------------------------------------------------------
                                              1.402897   data required time
                                             -1.642498   data arrival time
---------------------------------------------------------------------------------------------
                                              0.239602   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002542    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000029    0.000015    1.000015 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007598    0.054992    0.372671    1.372686 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.054992    0.000077    1.372762 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.226274    0.246009    1.618771 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.227498    0.013663    1.632434 v i_sram.sram2/DI[12] (CF_SRAM_1024x32)
                                              1.632434   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.590259    1.392680   library hold time
                                              1.392680   data required time
---------------------------------------------------------------------------------------------
                                              1.392680   data required time
                                             -1.632434   data arrival time
---------------------------------------------------------------------------------------------
                                              0.239754   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.273272    0.099699    1.642808 v i_sram.sram0/BEN[8] (CF_SRAM_1024x32)
                                              1.642808   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.571371    1.402807   library hold time
                                              1.402807   data required time
---------------------------------------------------------------------------------------------
                                              1.402807   data required time
                                             -1.642808   data arrival time
---------------------------------------------------------------------------------------------
                                              0.240001   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002282    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000022    0.000011    1.000011 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007586    0.054951    0.372615    1.372626 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.054951    0.000081    1.372707 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.222157    0.245339    1.618046 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.223845    0.015996    1.634042 v i_sram.sram2/DI[7] (CF_SRAM_1024x32)
                                              1.634042   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.591224    1.393645   library hold time
                                              1.393645   data required time
---------------------------------------------------------------------------------------------
                                              1.393645   data required time
                                             -1.634042   data arrival time
---------------------------------------------------------------------------------------------
                                              0.240397   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002638    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000032    0.000016    1.000016 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007273    0.053819    0.371261    1.371277 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.053819    0.000064    1.371341 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.231227    0.240470    1.611811 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.246462    0.045967    1.657778 v i_sram.sram7/DI[22] (CF_SRAM_1024x32)
                                              1.657778   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.585396    1.416970   library hold time
                                              1.416970   data required time
---------------------------------------------------------------------------------------------
                                              1.416970   data required time
                                             -1.657778   data arrival time
---------------------------------------------------------------------------------------------
                                              0.240808   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.281463    0.105801    1.641996 v i_sram.sram0/BEN[5] (CF_SRAM_1024x32)
                                              1.641996   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.569467    1.400903   library hold time
                                              1.400903   data required time
---------------------------------------------------------------------------------------------
                                              1.400903   data required time
                                             -1.641996   data arrival time
---------------------------------------------------------------------------------------------
                                              0.241093   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002458    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000026    0.000013    1.000013 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007233    0.053677    0.371086    1.371099 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.053677    0.000063    1.371162 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.222271    0.244037    1.615199 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.225868    0.022780    1.637979 v i_sram.sram3/DI[5] (CF_SRAM_1024x32)
                                              1.637979   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.590726    1.396755   library hold time
                                              1.396755   data required time
---------------------------------------------------------------------------------------------
                                              1.396755   data required time
                                             -1.637979   data arrival time
---------------------------------------------------------------------------------------------
                                              0.241224   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002752    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000035    0.000018    1.000018 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007212    0.053601    0.370996    1.371014 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.053601    0.000063    1.371077 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.229883    0.247727    1.618804 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.239710    0.037321    1.656125 v i_sram.sram6/DI[3] (CF_SRAM_1024x32)
                                              1.656125   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.587195    1.414827   library hold time
                                              1.414827   data required time
---------------------------------------------------------------------------------------------
                                              1.414827   data required time
                                             -1.656125   data arrival time
---------------------------------------------------------------------------------------------
                                              0.241298   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002638    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000032    0.000016    1.000016 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007273    0.053819    0.371261    1.371277 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.053819    0.000064    1.371341 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.231227    0.240470    1.611811 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.234989    0.024064    1.635875 v i_sram.sram3/DI[22] (CF_SRAM_1024x32)
                                              1.635875   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.588317    1.394345   library hold time
                                              1.394345   data required time
---------------------------------------------------------------------------------------------
                                              1.394345   data required time
                                             -1.635875   data arrival time
---------------------------------------------------------------------------------------------
                                              0.241530   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002638    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000032    0.000016    1.000016 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007273    0.053819    0.371261    1.371277 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.053819    0.000064    1.371341 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.231227    0.240470    1.611811 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.245321    0.044272    1.656083 v i_sram.sram6/DI[22] (CF_SRAM_1024x32)
                                              1.656083   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.585713    1.413345   library hold time
                                              1.413345   data required time
---------------------------------------------------------------------------------------------
                                              1.413345   data required time
                                             -1.656083   data arrival time
---------------------------------------------------------------------------------------------
                                              0.242738   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002458    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000026    0.000013    1.000013 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007233    0.053677    0.371086    1.371099 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.053677    0.000063    1.371162 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.222271    0.244037    1.615199 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.225250    0.020863    1.636062 v i_sram.sram2/DI[5] (CF_SRAM_1024x32)
                                              1.636062   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.590853    1.393274   library hold time
                                              1.393274   data required time
---------------------------------------------------------------------------------------------
                                              1.393274   data required time
                                             -1.636062   data arrival time
---------------------------------------------------------------------------------------------
                                              0.242789   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002287    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000023    0.000012    1.000012 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007743    0.055526    0.373298    1.373309 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.055526    0.000088    1.373398 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.230344    0.240129    1.613526 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.246175    0.046713    1.660240 v i_sram.sram7/DI[23] (CF_SRAM_1024x32)
                                              1.660240   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.585472    1.417046   library hold time
                                              1.417046   data required time
---------------------------------------------------------------------------------------------
                                              1.417046   data required time
                                             -1.660240   data arrival time
---------------------------------------------------------------------------------------------
                                              0.243194   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002287    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000023    0.000012    1.000012 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007743    0.055526    0.373298    1.373309 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.055526    0.000088    1.373398 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.230344    0.240129    1.613526 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.234310    0.024607    1.638134 v i_sram.sram3/DI[23] (CF_SRAM_1024x32)
                                              1.638134   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.588496    1.394525   library hold time
                                              1.394525   data required time
---------------------------------------------------------------------------------------------
                                              1.394525   data required time
                                             -1.638134   data arrival time
---------------------------------------------------------------------------------------------
                                              0.243609   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002636    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000030    0.000015    1.000015 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007592    0.054970    0.372646    1.372661 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.054970    0.000076    1.372737 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.198912    0.172416    1.545153 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.293846    0.102887    1.648041 v i_sram.sram0/DI[17] (CF_SRAM_1024x32)
                                              1.648041   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.572684    1.404120   library hold time
                                              1.404120   data required time
---------------------------------------------------------------------------------------------
                                              1.404120   data required time
                                             -1.648041   data arrival time
---------------------------------------------------------------------------------------------
                                              0.243920   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001948    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000015    0.000007    1.000007 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007126    0.053280    0.370632    1.370639 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.053280    0.000028    1.370667 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.223778    0.238130    1.608798 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.230551    0.030878    1.639676 v i_sram.sram3/DI[1] (CF_SRAM_1024x32)
                                              1.639676   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.589489    1.395517   library hold time
                                              1.395517   data required time
---------------------------------------------------------------------------------------------
                                              1.395517   data required time
                                             -1.639676   data arrival time
---------------------------------------------------------------------------------------------
                                              0.244158   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.284583    0.108149    1.644344 v i_sram.sram0/BEN[4] (CF_SRAM_1024x32)
                                              1.644344   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.568742    1.400178   library hold time
                                              1.400178   data required time
---------------------------------------------------------------------------------------------
                                              1.400178   data required time
                                             -1.644344   data arrival time
---------------------------------------------------------------------------------------------
                                              0.244166   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002638    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000032    0.000016    1.000016 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007273    0.053819    0.371261    1.371277 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.053819    0.000064    1.371341 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.195114    0.166110    1.537451 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.300295    0.109669    1.647120 v i_sram.sram0/DI[18] (CF_SRAM_1024x32)
                                              1.647120   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.571013    1.402449   library hold time
                                              1.402449   data required time
---------------------------------------------------------------------------------------------
                                              1.402449   data required time
                                             -1.647120   data arrival time
---------------------------------------------------------------------------------------------
                                              0.244671   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002287    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000023    0.000012    1.000012 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007743    0.055526    0.373298    1.373309 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.055526    0.000088    1.373398 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.230344    0.240129    1.613526 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.245092    0.045140    1.658666 v i_sram.sram6/DI[23] (CF_SRAM_1024x32)
                                              1.658666   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.585773    1.413405   library hold time
                                              1.413405   data required time
---------------------------------------------------------------------------------------------
                                              1.413405   data required time
                                             -1.658666   data arrival time
---------------------------------------------------------------------------------------------
                                              0.245261   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002809    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000037    0.000019    1.000019 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007320    0.053988    0.371466    1.371485 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.053988    0.000067    1.371551 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.212981    0.236304    1.607855 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.238147    0.056614    1.664470 v i_sram.sram7/DI[11] (CF_SRAM_1024x32)
                                              1.664470   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.587593    1.419166   library hold time
                                              1.419166   data required time
---------------------------------------------------------------------------------------------
                                              1.419166   data required time
                                             -1.664470   data arrival time
---------------------------------------------------------------------------------------------
                                              0.245303   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001948    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000015    0.000007    1.000007 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007126    0.053280    0.370632    1.370639 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.053280    0.000028    1.370667 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.223778    0.238130    1.608798 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.229605    0.028801    1.637598 v i_sram.sram2/DI[1] (CF_SRAM_1024x32)
                                              1.637598   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.589702    1.392123   library hold time
                                              1.392123   data required time
---------------------------------------------------------------------------------------------
                                              1.392123   data required time
                                             -1.637598   data arrival time
---------------------------------------------------------------------------------------------
                                              0.245475   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002626    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000031    0.000016    1.000015 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007561    0.054861    0.372514    1.372530 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.054861    0.000076    1.372606 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.221238    0.240556    1.613162 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.227626    0.029834    1.642996 v i_sram.sram3/DI[2] (CF_SRAM_1024x32)
                                              1.642996   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.590261    1.396290   library hold time
                                              1.396290   data required time
---------------------------------------------------------------------------------------------
                                              1.396290   data required time
                                             -1.642996   data arrival time
---------------------------------------------------------------------------------------------
                                              0.246706   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.287507    0.110329    1.646524 v i_sram.sram0/BEN[3] (CF_SRAM_1024x32)
                                              1.646524   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.568062    1.399498   library hold time
                                              1.399498   data required time
---------------------------------------------------------------------------------------------
                                              1.399498   data required time
                                             -1.646524   data arrival time
---------------------------------------------------------------------------------------------
                                              0.247026   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002809    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000037    0.000019    1.000019 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007320    0.053988    0.371466    1.371485 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.053988    0.000067    1.371551 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.212981    0.236304    1.607855 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.237208    0.055506    1.663361 v i_sram.sram6/DI[11] (CF_SRAM_1024x32)
                                              1.663361   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.587855    1.415488   library hold time
                                              1.415488   data required time
---------------------------------------------------------------------------------------------
                                              1.415488   data required time
                                             -1.663361   data arrival time
---------------------------------------------------------------------------------------------
                                              0.247874   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002626    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000031    0.000016    1.000015 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007561    0.054861    0.372514    1.372530 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.054861    0.000076    1.372606 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.221238    0.240556    1.613162 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.226709    0.027741    1.640903 v i_sram.sram2/DI[2] (CF_SRAM_1024x32)
                                              1.640903   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.590467    1.392888   library hold time
                                              1.392888   data required time
---------------------------------------------------------------------------------------------
                                              1.392888   data required time
                                             -1.640903   data arrival time
---------------------------------------------------------------------------------------------
                                              0.248015   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002636    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000030    0.000015    1.000015 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007592    0.054970    0.372646    1.372661 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.054970    0.000076    1.372737 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.198912    0.172416    1.545153 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.291323    0.101020    1.646173 v i_sram.sram1/DI[17] (CF_SRAM_1024x32)
                                              1.646173   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.573384    1.397856   library hold time
                                              1.397856   data required time
---------------------------------------------------------------------------------------------
                                              1.397856   data required time
                                             -1.646173   data arrival time
---------------------------------------------------------------------------------------------
                                              0.248317   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002831    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000037    0.000018    1.000018 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007273    0.053819    0.371263    1.371281 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.053819    0.000064    1.371345 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.222103    0.212391    1.583735 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.246577    0.055982    1.639717 v i_sram.sram3/DI[6] (CF_SRAM_1024x32)
                                              1.639717   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.585256    1.391284   library hold time
                                              1.391284   data required time
---------------------------------------------------------------------------------------------
                                              1.391284   data required time
                                             -1.639717   data arrival time
---------------------------------------------------------------------------------------------
                                              0.248433   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002850    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000037    0.000018    1.000018 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007281    0.053848    0.371298    1.371316 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.053848    0.000064    1.371380 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.213403    0.234617    1.605997 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.242450    0.060705    1.666702 v i_sram.sram7/DI[10] (CF_SRAM_1024x32)
                                              1.666702   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.586456    1.418030   library hold time
                                              1.418030   data required time
---------------------------------------------------------------------------------------------
                                              1.418030   data required time
                                             -1.666702   data arrival time
---------------------------------------------------------------------------------------------
                                              0.248672   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002638    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000032    0.000016    1.000016 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007273    0.053819    0.371261    1.371277 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.053819    0.000064    1.371341 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.195114    0.166110    1.537451 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.297934    0.107958    1.645409 v i_sram.sram1/DI[18] (CF_SRAM_1024x32)
                                              1.645409   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.571637    1.396110   library hold time
                                              1.396110   data required time
---------------------------------------------------------------------------------------------
                                              1.396110   data required time
                                             -1.645409   data arrival time
---------------------------------------------------------------------------------------------
                                              0.249299   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002831    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000037    0.000018    1.000018 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007273    0.053819    0.371263    1.371281 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.053819    0.000064    1.371345 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.222103    0.212391    1.583735 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.245118    0.054245    1.637980 v i_sram.sram2/DI[6] (CF_SRAM_1024x32)
                                              1.637980   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.585605    1.388026   library hold time
                                              1.388026   data required time
---------------------------------------------------------------------------------------------
                                              1.388026   data required time
                                             -1.637980   data arrival time
---------------------------------------------------------------------------------------------
                                              0.249955   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002359    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000024    0.000012    1.000012 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007217    0.053620    0.371017    1.371029 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.053620    0.000063    1.371092 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.220865    0.242224    1.613316 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.243447    0.054925    1.668240 v i_sram.sram7/DI[9] (CF_SRAM_1024x32)
                                              1.668240   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.586193    1.417767   library hold time
                                              1.417767   data required time
---------------------------------------------------------------------------------------------
                                              1.417767   data required time
                                             -1.668240   data arrival time
---------------------------------------------------------------------------------------------
                                              0.250474   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002638    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000032    0.000016    1.000016 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007273    0.053819    0.371261    1.371277 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.053819    0.000064    1.371341 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.195114    0.166110    1.537451 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.281284    0.095755    1.633205 v i_sram.sram3/DI[18] (CF_SRAM_1024x32)
                                              1.633205   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.576088    1.382117   library hold time
                                              1.382117   data required time
---------------------------------------------------------------------------------------------
                                              1.382117   data required time
                                             -1.633205   data arrival time
---------------------------------------------------------------------------------------------
                                              0.251088   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002752    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000035    0.000018    1.000018 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007212    0.053601    0.370996    1.371014 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.053601    0.000063    1.371077 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.229883    0.247727    1.618804 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.234792    0.026816    1.645620 v i_sram.sram3/DI[3] (CF_SRAM_1024x32)
                                              1.645620   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.588369    1.394397   library hold time
                                              1.394397   data required time
---------------------------------------------------------------------------------------------
                                              1.394397   data required time
                                             -1.645620   data arrival time
---------------------------------------------------------------------------------------------
                                              0.251222   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.291822    0.113546    1.649741 v i_sram.sram0/BEN[2] (CF_SRAM_1024x32)
                                              1.649741   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.567060    1.398496   library hold time
                                              1.398496   data required time
---------------------------------------------------------------------------------------------
                                              1.398496   data required time
                                             -1.649741   data arrival time
---------------------------------------------------------------------------------------------
                                              0.251245   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002850    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000037    0.000018    1.000018 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007281    0.053848    0.371298    1.371316 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.053848    0.000064    1.371380 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.213403    0.234617    1.605997 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.241483    0.059626    1.665623 v i_sram.sram6/DI[10] (CF_SRAM_1024x32)
                                              1.665623   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.586726    1.414359   library hold time
                                              1.414359   data required time
---------------------------------------------------------------------------------------------
                                              1.414359   data required time
                                             -1.665623   data arrival time
---------------------------------------------------------------------------------------------
                                              0.251265   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002609    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000031    0.000015    1.000015 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007423    0.054359    0.371909    1.371924 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.054359    0.000075    1.371999 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.226615    0.243337    1.615335 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.233284    0.030775    1.646110 v i_sram.sram3/DI[0] (CF_SRAM_1024x32)
                                              1.646110   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.588767    1.394796   library hold time
                                              1.394796   data required time
---------------------------------------------------------------------------------------------
                                              1.394796   data required time
                                             -1.646110   data arrival time
---------------------------------------------------------------------------------------------
                                              0.251314   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002292    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000023    0.000011    1.000011 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007793    0.055710    0.373516    1.373527 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.055710    0.000089    1.373616 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.200368    0.219242    1.592858 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.264035    0.086441    1.679299 v i_sram.sram4/DI[15] (CF_SRAM_1024x32)
                                              1.679299   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.580474    1.427739   library hold time
                                              1.427739   data required time
---------------------------------------------------------------------------------------------
                                              1.427739   data required time
                                             -1.679299   data arrival time
---------------------------------------------------------------------------------------------
                                              0.251560   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002638    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000032    0.000016    1.000016 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007273    0.053819    0.371261    1.371277 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.053819    0.000064    1.371341 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.231227    0.240470    1.611811 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.237594    0.030521    1.642332 v i_sram.sram2/DI[22] (CF_SRAM_1024x32)
                                              1.642332   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.587592    1.390013   library hold time
                                              1.390013   data required time
---------------------------------------------------------------------------------------------
                                              1.390013   data required time
                                             -1.642332   data arrival time
---------------------------------------------------------------------------------------------
                                              0.252319   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002359    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000024    0.000012    1.000012 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007217    0.053620    0.371017    1.371029 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.053620    0.000063    1.371092 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.220865    0.242224    1.613316 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.242131    0.053264    1.666580 v i_sram.sram6/DI[9] (CF_SRAM_1024x32)
                                              1.666580   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.586555    1.414187   library hold time
                                              1.414187   data required time
---------------------------------------------------------------------------------------------
                                              1.414187   data required time
                                             -1.666580   data arrival time
---------------------------------------------------------------------------------------------
                                              0.252393   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002752    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000035    0.000018    1.000018 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007212    0.053601    0.370996    1.371014 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.053601    0.000063    1.371077 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.229883    0.247727    1.618804 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.233985    0.024659    1.643463 v i_sram.sram2/DI[3] (CF_SRAM_1024x32)
                                              1.643463   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.588546    1.390966   library hold time
                                              1.390966   data required time
---------------------------------------------------------------------------------------------
                                              1.390966   data required time
                                             -1.643463   data arrival time
---------------------------------------------------------------------------------------------
                                              0.252496   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.311287    0.127758    1.663953 v i_sram.sram4/BEN[7] (CF_SRAM_1024x32)
                                              1.663953   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.563641    1.410906   library hold time
                                              1.410906   data required time
---------------------------------------------------------------------------------------------
                                              1.410906   data required time
                                             -1.663953   data arrival time
---------------------------------------------------------------------------------------------
                                              0.253047   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002609    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000031    0.000015    1.000015 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007423    0.054359    0.371909    1.371924 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.054359    0.000075    1.371999 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.226615    0.243337    1.615335 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.232571    0.029187    1.644522 v i_sram.sram2/DI[0] (CF_SRAM_1024x32)
                                              1.644522   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.588919    1.391340   library hold time
                                              1.391340   data required time
---------------------------------------------------------------------------------------------
                                              1.391340   data required time
                                             -1.644522   data arrival time
---------------------------------------------------------------------------------------------
                                              0.253182   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002608    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000028    0.000014    1.000014 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007231    0.053670    0.371078    1.371092 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.053670    0.000063    1.371156 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.225912    0.249182    1.620338 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.244928    0.051258    1.671596 v i_sram.sram7/DI[13] (CF_SRAM_1024x32)
                                              1.671596   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.585802    1.417375   library hold time
                                              1.417375   data required time
---------------------------------------------------------------------------------------------
                                              1.417375   data required time
                                             -1.671596   data arrival time
---------------------------------------------------------------------------------------------
                                              0.254220   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.312750    0.128810    1.665005 v i_sram.sram4/BEN[6] (CF_SRAM_1024x32)
                                              1.665005   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.563455    1.410720   library hold time
                                              1.410720   data required time
---------------------------------------------------------------------------------------------
                                              1.410720   data required time
                                             -1.665005   data arrival time
---------------------------------------------------------------------------------------------
                                              0.254285   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.295701    0.116413    1.652609 v i_sram.sram0/BEN[1] (CF_SRAM_1024x32)
                                              1.652609   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.566158    1.397594   library hold time
                                              1.397594   data required time
---------------------------------------------------------------------------------------------
                                              1.397594   data required time
                                             -1.652609   data arrival time
---------------------------------------------------------------------------------------------
                                              0.255014   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002292    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000023    0.000011    1.000011 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007793    0.055710    0.373516    1.373527 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.055710    0.000089    1.373616 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.200368    0.219242    1.592858 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.262259    0.084934    1.677792 v i_sram.sram5/DI[15] (CF_SRAM_1024x32)
                                              1.677792   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.580976    1.422471   library hold time
                                              1.422471   data required time
---------------------------------------------------------------------------------------------
                                              1.422471   data required time
                                             -1.677792   data arrival time
---------------------------------------------------------------------------------------------
                                              0.255321   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.314049    0.129741    1.665936 v i_sram.sram4/BEN[5] (CF_SRAM_1024x32)
                                              1.665936   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.563290    1.410555   library hold time
                                              1.410555   data required time
---------------------------------------------------------------------------------------------
                                              1.410555   data required time
                                             -1.665936   data arrival time
---------------------------------------------------------------------------------------------
                                              0.255381   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002287    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000023    0.000012    1.000012 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007743    0.055526    0.373298    1.373309 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.055526    0.000088    1.373398 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.230344    0.240129    1.613526 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.237460    0.032057    1.645583 v i_sram.sram2/DI[23] (CF_SRAM_1024x32)
                                              1.645583   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.587628    1.390048   library hold time
                                              1.390048   data required time
---------------------------------------------------------------------------------------------
                                              1.390048   data required time
                                             -1.645583   data arrival time
---------------------------------------------------------------------------------------------
                                              0.255535   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.315131    0.130516    1.666711 v i_sram.sram4/BEN[4] (CF_SRAM_1024x32)
                                              1.666711   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.563153    1.410418   library hold time
                                              1.410418   data required time
---------------------------------------------------------------------------------------------
                                              1.410418   data required time
                                             -1.666711   data arrival time
---------------------------------------------------------------------------------------------
                                              0.256293   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002608    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000028    0.000014    1.000014 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007231    0.053670    0.371078    1.371092 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.053670    0.000063    1.371156 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.225912    0.249182    1.620338 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.244024    0.049992    1.670329 v i_sram.sram6/DI[13] (CF_SRAM_1024x32)
                                              1.670329   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.586055    1.413687   library hold time
                                              1.413687   data required time
---------------------------------------------------------------------------------------------
                                              1.413687   data required time
                                             -1.670329   data arrival time
---------------------------------------------------------------------------------------------
                                              0.256642   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.316231    0.131302    1.667498 v i_sram.sram4/BEN[3] (CF_SRAM_1024x32)
                                              1.667498   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.563013    1.410278   library hold time
                                              1.410278   data required time
---------------------------------------------------------------------------------------------
                                              1.410278   data required time
                                             -1.667498   data arrival time
---------------------------------------------------------------------------------------------
                                              0.257219   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.298328    0.118345    1.654540 v i_sram.sram0/BEN[0] (CF_SRAM_1024x32)
                                              1.654540   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.565547    1.396984   library hold time
                                              1.396984   data required time
---------------------------------------------------------------------------------------------
                                              1.396984   data required time
                                             -1.654540   data arrival time
---------------------------------------------------------------------------------------------
                                              0.257556   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.316874    0.131762    1.667957 v i_sram.sram4/BEN[2] (CF_SRAM_1024x32)
                                              1.667957   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.562932    1.410196   library hold time
                                              1.410196   data required time
---------------------------------------------------------------------------------------------
                                              1.410196   data required time
                                             -1.667957   data arrival time
---------------------------------------------------------------------------------------------
                                              0.257760   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.317303    0.132068    1.668263 v i_sram.sram4/BEN[1] (CF_SRAM_1024x32)
                                              1.668263   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.562877    1.410142   library hold time
                                              1.410142   data required time
---------------------------------------------------------------------------------------------
                                              1.410142   data required time
                                             -1.668263   data arrival time
---------------------------------------------------------------------------------------------
                                              0.258121   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.317658    0.132321    1.668517 v i_sram.sram4/BEN[0] (CF_SRAM_1024x32)
                                              1.668517   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.562832    1.410097   library hold time
                                              1.410097   data required time
---------------------------------------------------------------------------------------------
                                              1.410097   data required time
                                             -1.668517   data arrival time
---------------------------------------------------------------------------------------------
                                              0.258420   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002820    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000038    0.000019    1.000019 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007212    0.053601    0.370997    1.371017 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.053601    0.000063    1.371079 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.215839    0.226572    1.597651 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.275094    0.086105    1.683756 v i_sram.sram4/DI[8] (CF_SRAM_1024x32)
                                              1.683756   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.577553    1.424818   library hold time
                                              1.424818   data required time
---------------------------------------------------------------------------------------------
                                              1.424818   data required time
                                             -1.683756   data arrival time
---------------------------------------------------------------------------------------------
                                              0.258938   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002292    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000023    0.000011    1.000011 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007793    0.055710    0.373516    1.373527 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.055710    0.000089    1.373616 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.200368    0.219242    1.592858 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.259435    0.082519    1.675377 v i_sram.sram7/DI[15] (CF_SRAM_1024x32)
                                              1.675377   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.581970    1.413544   library hold time
                                              1.413544   data required time
---------------------------------------------------------------------------------------------
                                              1.413544   data required time
                                             -1.675377   data arrival time
---------------------------------------------------------------------------------------------
                                              0.261834   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002636    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000030    0.000015    1.000015 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007592    0.054970    0.372646    1.372661 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.054970    0.000076    1.372737 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.198912    0.172416    1.545153 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.283280    0.095023    1.640177 v i_sram.sram2/DI[17] (CF_SRAM_1024x32)
                                              1.640177   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.575525    1.377946   library hold time
                                              1.377946   data required time
---------------------------------------------------------------------------------------------
                                              1.377946   data required time
                                             -1.640177   data arrival time
---------------------------------------------------------------------------------------------
                                              0.262231   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002820    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000038    0.000019    1.000019 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007212    0.053601    0.370997    1.371017 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.053601    0.000063    1.371079 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.215839    0.226572    1.597651 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.273267    0.084492    1.682143 v i_sram.sram5/DI[8] (CF_SRAM_1024x32)
                                              1.682143   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.578068    1.419563   library hold time
                                              1.419563   data required time
---------------------------------------------------------------------------------------------
                                              1.419563   data required time
                                             -1.682143   data arrival time
---------------------------------------------------------------------------------------------
                                              0.262580   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002832    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000033    0.000017    1.000017 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007554    0.054835    0.372480    1.372497 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.054835    0.000079    1.372576 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.207307    0.221782    1.594357 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.277584    0.092566    1.686923 v i_sram.sram4/DI[14] (CF_SRAM_1024x32)
                                              1.686923   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.576896    1.424160   library hold time
                                              1.424160   data required time
---------------------------------------------------------------------------------------------
                                              1.424160   data required time
                                             -1.686923   data arrival time
---------------------------------------------------------------------------------------------
                                              0.262763   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.278661    0.030135    1.664558 v i_sram.sram0/BEN[16] (CF_SRAM_1024x32)
                                              1.664558   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.570118    1.401554   library hold time
                                              1.401554   data required time
---------------------------------------------------------------------------------------------
                                              1.401554   data required time
                                             -1.664558   data arrival time
---------------------------------------------------------------------------------------------
                                              0.263004   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002636    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000030    0.000015    1.000015 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007592    0.054970    0.372646    1.372661 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.054970    0.000076    1.372737 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.198912    0.172416    1.545153 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.288543    0.098956    1.644109 v i_sram.sram3/DI[17] (CF_SRAM_1024x32)
                                              1.644109   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.574171    1.380200   library hold time
                                              1.380200   data required time
---------------------------------------------------------------------------------------------
                                              1.380200   data required time
                                             -1.644109   data arrival time
---------------------------------------------------------------------------------------------
                                              0.263909   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.279100    0.031234    1.665658 v i_sram.sram0/BEN[17] (CF_SRAM_1024x32)
                                              1.665658   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.570016    1.401452   library hold time
                                              1.401452   data required time
---------------------------------------------------------------------------------------------
                                              1.401452   data required time
                                             -1.665658   data arrival time
---------------------------------------------------------------------------------------------
                                              0.264205   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002292    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000023    0.000011    1.000011 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007793    0.055710    0.373516    1.373527 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.055710    0.000089    1.373616 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.200368    0.219242    1.592858 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.258055    0.081330    1.674188 v i_sram.sram6/DI[15] (CF_SRAM_1024x32)
                                              1.674188   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.582349    1.409981   library hold time
                                              1.409981   data required time
---------------------------------------------------------------------------------------------
                                              1.409981   data required time
                                             -1.674188   data arrival time
---------------------------------------------------------------------------------------------
                                              0.264207   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002638    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000032    0.000016    1.000016 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007273    0.053819    0.371261    1.371277 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.053819    0.000064    1.371341 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.195114    0.166110    1.537451 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.291093    0.102970    1.640421 v i_sram.sram2/DI[18] (CF_SRAM_1024x32)
                                              1.640421   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.573461    1.375882   library hold time
                                              1.375882   data required time
---------------------------------------------------------------------------------------------
                                              1.375882   data required time
                                             -1.640421   data arrival time
---------------------------------------------------------------------------------------------
                                              0.264539   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.279491    0.032175    1.666599 v i_sram.sram0/BEN[18] (CF_SRAM_1024x32)
                                              1.666599   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.569925    1.401361   library hold time
                                              1.401361   data required time
---------------------------------------------------------------------------------------------
                                              1.401361   data required time
                                             -1.666599   data arrival time
---------------------------------------------------------------------------------------------
                                              0.265237   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002542    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000029    0.000015    1.000015 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007598    0.054992    0.372671    1.372686 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.054992    0.000077    1.372762 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.226274    0.246009    1.618771 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.254388    0.061684    1.680455 v i_sram.sram7/DI[12] (CF_SRAM_1024x32)
                                              1.680455   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.583303    1.414877   library hold time
                                              1.414877   data required time
---------------------------------------------------------------------------------------------
                                              1.414877   data required time
                                             -1.680455   data arrival time
---------------------------------------------------------------------------------------------
                                              0.265579   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.279872    0.033062    1.667486 v i_sram.sram0/BEN[19] (CF_SRAM_1024x32)
                                              1.667486   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.569837    1.401273   library hold time
                                              1.401273   data required time
---------------------------------------------------------------------------------------------
                                              1.401273   data required time
                                             -1.667486   data arrival time
---------------------------------------------------------------------------------------------
                                              0.266213   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.282828    0.037564    1.666953 v i_sram.sram0/BEN[24] (CF_SRAM_1024x32)
                                              1.666953   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.569150    1.400586   library hold time
                                              1.400586   data required time
---------------------------------------------------------------------------------------------
                                              1.400586   data required time
                                             -1.666953   data arrival time
---------------------------------------------------------------------------------------------
                                              0.266367   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002832    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000033    0.000017    1.000017 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007554    0.054835    0.372480    1.372497 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.054835    0.000079    1.372576 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.207307    0.221782    1.594357 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.275770    0.091051    1.685409 v i_sram.sram5/DI[14] (CF_SRAM_1024x32)
                                              1.685409   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.577407    1.418902   library hold time
                                              1.418902   data required time
---------------------------------------------------------------------------------------------
                                              1.418902   data required time
                                             -1.685409   data arrival time
---------------------------------------------------------------------------------------------
                                              0.266506   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.280141    0.033674    1.668098 v i_sram.sram0/BEN[20] (CF_SRAM_1024x32)
                                              1.668098   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.569774    1.401210   library hold time
                                              1.401210   data required time
---------------------------------------------------------------------------------------------
                                              1.401210   data required time
                                             -1.668098   data arrival time
---------------------------------------------------------------------------------------------
                                              0.266888   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.280363    0.034168    1.668591 v i_sram.sram0/BEN[21] (CF_SRAM_1024x32)
                                              1.668591   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.569723    1.401159   library hold time
                                              1.401159   data required time
---------------------------------------------------------------------------------------------
                                              1.401159   data required time
                                             -1.668591   data arrival time
---------------------------------------------------------------------------------------------
                                              0.267433   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.283380    0.038646    1.668035 v i_sram.sram0/BEN[25] (CF_SRAM_1024x32)
                                              1.668035   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.569021    1.400457   library hold time
                                              1.400457   data required time
---------------------------------------------------------------------------------------------
                                              1.400457   data required time
                                             -1.668035   data arrival time
---------------------------------------------------------------------------------------------
                                              0.267578   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.280511    0.034495    1.668918 v i_sram.sram0/BEN[22] (CF_SRAM_1024x32)
                                              1.668918   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.569688    1.401124   library hold time
                                              1.401124   data required time
---------------------------------------------------------------------------------------------
                                              1.401124   data required time
                                             -1.668918   data arrival time
---------------------------------------------------------------------------------------------
                                              0.267794   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.277972    0.028303    1.662726 v i_sram.sram1/BEN[16] (CF_SRAM_1024x32)
                                              1.662726   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.570311    1.394784   library hold time
                                              1.394784   data required time
---------------------------------------------------------------------------------------------
                                              1.394784   data required time
                                             -1.662726   data arrival time
---------------------------------------------------------------------------------------------
                                              0.267943   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002542    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000029    0.000015    1.000015 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007598    0.054992    0.372671    1.372686 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.054992    0.000077    1.372762 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.226274    0.246009    1.618771 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.253296    0.060419    1.679190 v i_sram.sram6/DI[12] (CF_SRAM_1024x32)
                                              1.679190   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.583606    1.411238   library hold time
                                              1.411238   data required time
---------------------------------------------------------------------------------------------
                                              1.411238   data required time
                                             -1.679190   data arrival time
---------------------------------------------------------------------------------------------
                                              0.267952   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.280586    0.034657    1.669080 v i_sram.sram0/BEN[23] (CF_SRAM_1024x32)
                                              1.669080   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.569671    1.401107   library hold time
                                              1.401107   data required time
---------------------------------------------------------------------------------------------
                                              1.401107   data required time
                                             -1.669080   data arrival time
---------------------------------------------------------------------------------------------
                                              0.267973   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.283929    0.039690    1.669079 v i_sram.sram0/BEN[26] (CF_SRAM_1024x32)
                                              1.669079   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.568894    1.400330   library hold time
                                              1.400330   data required time
---------------------------------------------------------------------------------------------
                                              1.400330   data required time
                                             -1.669079   data arrival time
---------------------------------------------------------------------------------------------
                                              0.268749   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.281174    0.034082    1.663471 v i_sram.sram1/BEN[24] (CF_SRAM_1024x32)
                                              1.663471   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.569567    1.394039   library hold time
                                              1.394039   data required time
---------------------------------------------------------------------------------------------
                                              1.394039   data required time
                                             -1.663471   data arrival time
---------------------------------------------------------------------------------------------
                                              0.269432   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.284449    0.040651    1.670040 v i_sram.sram0/BEN[27] (CF_SRAM_1024x32)
                                              1.670040   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.568773    1.400209   library hold time
                                              1.400209   data required time
---------------------------------------------------------------------------------------------
                                              1.400209   data required time
                                             -1.670040   data arrival time
---------------------------------------------------------------------------------------------
                                              0.269830   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.284815    0.041313    1.670702 v i_sram.sram0/BEN[28] (CF_SRAM_1024x32)
                                              1.670702   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.568688    1.400124   library hold time
                                              1.400124   data required time
---------------------------------------------------------------------------------------------
                                              1.400124   data required time
                                             -1.670702   data arrival time
---------------------------------------------------------------------------------------------
                                              0.270578   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.279050    0.031111    1.665534 v i_sram.sram1/BEN[17] (CF_SRAM_1024x32)
                                              1.665534   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.570060    1.394533   library hold time
                                              1.394533   data required time
---------------------------------------------------------------------------------------------
                                              1.394533   data required time
                                             -1.665534   data arrival time
---------------------------------------------------------------------------------------------
                                              0.271002   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.285049    0.041731    1.671120 v i_sram.sram0/BEN[29] (CF_SRAM_1024x32)
                                              1.671120   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.568634    1.400070   library hold time
                                              1.400070   data required time
---------------------------------------------------------------------------------------------
                                              1.400070   data required time
                                             -1.671120   data arrival time
---------------------------------------------------------------------------------------------
                                              0.271051   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.285252    0.042091    1.671480 v i_sram.sram0/BEN[30] (CF_SRAM_1024x32)
                                              1.671480   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.568586    1.400022   library hold time
                                              1.400022   data required time
---------------------------------------------------------------------------------------------
                                              1.400022   data required time
                                             -1.671480   data arrival time
---------------------------------------------------------------------------------------------
                                              0.271457   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.285314    0.042199    1.671588 v i_sram.sram0/BEN[31] (CF_SRAM_1024x32)
                                              1.671588   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.568572    1.400008   library hold time
                                              1.400008   data required time
---------------------------------------------------------------------------------------------
                                              1.400008   data required time
                                             -1.671588   data arrival time
---------------------------------------------------------------------------------------------
                                              0.271580   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002832    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000033    0.000017    1.000017 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007554    0.054835    0.372480    1.372497 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.054835    0.000079    1.372576 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.207307    0.221782    1.594357 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.272476    0.088299    1.682657 v i_sram.sram7/DI[14] (CF_SRAM_1024x32)
                                              1.682657   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.578525    1.410099   library hold time
                                              1.410099   data required time
---------------------------------------------------------------------------------------------
                                              1.410099   data required time
                                             -1.682657   data arrival time
---------------------------------------------------------------------------------------------
                                              0.272558   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.282913    0.037732    1.667121 v i_sram.sram1/BEN[25] (CF_SRAM_1024x32)
                                              1.667121   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.569163    1.393635   library hold time
                                              1.393635   data required time
---------------------------------------------------------------------------------------------
                                              1.393635   data required time
                                             -1.667121   data arrival time
---------------------------------------------------------------------------------------------
                                              0.273485   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.280160    0.033717    1.668141 v i_sram.sram1/BEN[18] (CF_SRAM_1024x32)
                                              1.668141   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.569803    1.394275   library hold time
                                              1.394275   data required time
---------------------------------------------------------------------------------------------
                                              1.394275   data required time
                                             -1.668141   data arrival time
---------------------------------------------------------------------------------------------
                                              0.273866   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002461    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000025    0.000013    1.000013 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007203    0.053569    0.370954    1.370966 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.053569    0.000063    1.371029 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.210706    0.214001    1.585030 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.298964    0.107748    1.692778 v i_sram.sram4/DI[25] (CF_SRAM_1024x32)
                                              1.692778   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.571248    1.418513   library hold time
                                              1.418513   data required time
---------------------------------------------------------------------------------------------
                                              1.418513   data required time
                                             -1.692778   data arrival time
---------------------------------------------------------------------------------------------
                                              0.274265   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002461    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000025    0.000013    1.000013 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007203    0.053569    0.370954    1.370966 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.053569    0.000063    1.371029 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.210706    0.214001    1.585030 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.284984    0.096367    1.681398 v i_sram.sram7/DI[25] (CF_SRAM_1024x32)
                                              1.681398   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.575221    1.406795   library hold time
                                              1.406795   data required time
---------------------------------------------------------------------------------------------
                                              1.406795   data required time
                                             -1.681398   data arrival time
---------------------------------------------------------------------------------------------
                                              0.274602   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002451    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000025    0.000013    1.000013 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007206    0.053579    0.370967    1.370979 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.053579    0.000063    1.371042 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.212783    0.215115    1.586157 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.300572    0.107151    1.693307 v i_sram.sram4/DI[21] (CF_SRAM_1024x32)
                                              1.693307   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.570885    1.418150   library hold time
                                              1.418150   data required time
---------------------------------------------------------------------------------------------
                                              1.418150   data required time
                                             -1.693307   data arrival time
---------------------------------------------------------------------------------------------
                                              0.275157   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002832    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000033    0.000017    1.000017 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007554    0.054835    0.372480    1.372497 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.054835    0.000079    1.372576 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.207307    0.221782    1.594357 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.271479    0.087457    1.681814 v i_sram.sram6/DI[14] (CF_SRAM_1024x32)
                                              1.681814   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.578803    1.406435   library hold time
                                              1.406435   data required time
---------------------------------------------------------------------------------------------
                                              1.406435   data required time
                                             -1.681814   data arrival time
---------------------------------------------------------------------------------------------
                                              0.275379   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.284259    0.040302    1.669691 v i_sram.sram1/BEN[26] (CF_SRAM_1024x32)
                                              1.669691   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.568850    1.393322   library hold time
                                              1.393322   data required time
---------------------------------------------------------------------------------------------
                                              1.393322   data required time
                                             -1.669691   data arrival time
---------------------------------------------------------------------------------------------
                                              0.276369   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002472    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000025    0.000013    1.000013 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007224    0.053643    0.371045    1.371058 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.053643    0.000063    1.371120 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.213181    0.216257    1.587378 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.299886    0.107270    1.694648 v i_sram.sram4/DI[29] (CF_SRAM_1024x32)
                                              1.694648   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.571005    1.418270   library hold time
                                              1.418270   data required time
---------------------------------------------------------------------------------------------
                                              1.418270   data required time
                                             -1.694648   data arrival time
---------------------------------------------------------------------------------------------
                                              0.276378   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.281286    0.036146    1.670569 v i_sram.sram1/BEN[19] (CF_SRAM_1024x32)
                                              1.670569   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.569541    1.394013   library hold time
                                              1.394013   data required time
---------------------------------------------------------------------------------------------
                                              1.394013   data required time
                                             -1.670569   data arrival time
---------------------------------------------------------------------------------------------
                                              0.276556   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002472    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000025    0.000013    1.000013 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007224    0.053643    0.371045    1.371058 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.053643    0.000063    1.371120 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.213181    0.216257    1.587378 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.286254    0.096083    1.683461 v i_sram.sram7/DI[29] (CF_SRAM_1024x32)
                                              1.683461   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.574886    1.406460   library hold time
                                              1.406460   data required time
---------------------------------------------------------------------------------------------
                                              1.406460   data required time
                                             -1.683461   data arrival time
---------------------------------------------------------------------------------------------
                                              0.277002   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002458    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000025    0.000013    1.000013 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007203    0.053569    0.370954    1.370966 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053569    0.000063    1.371029 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.216021    0.222323    1.593352 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.297487    0.102993    1.696345 v i_sram.sram4/DI[19] (CF_SRAM_1024x32)
                                              1.696345   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.571638    1.418903   library hold time
                                              1.418903   data required time
---------------------------------------------------------------------------------------------
                                              1.418903   data required time
                                             -1.696345   data arrival time
---------------------------------------------------------------------------------------------
                                              0.277442   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002461    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000025    0.000013    1.000013 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007203    0.053569    0.370954    1.370966 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.053569    0.000063    1.371029 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.210706    0.214001    1.585030 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.297112    0.106261    1.691291 v i_sram.sram5/DI[25] (CF_SRAM_1024x32)
                                              1.691291   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.571770    1.413265   library hold time
                                              1.413265   data required time
---------------------------------------------------------------------------------------------
                                              1.413265   data required time
                                             -1.691291   data arrival time
---------------------------------------------------------------------------------------------
                                              0.278026   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001966    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000015    0.000007    1.000007 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007367    0.054158    0.371665    1.371672 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.054158    0.000069    1.371741 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.219337    0.226107    1.597848 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.295729    0.099946    1.697794 v i_sram.sram4/DI[16] (CF_SRAM_1024x32)
                                              1.697794   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.572103    1.419368   library hold time
                                              1.419368   data required time
---------------------------------------------------------------------------------------------
                                              1.419368   data required time
                                             -1.697794   data arrival time
---------------------------------------------------------------------------------------------
                                              0.278426   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002228    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000021    0.000011    1.000011 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007095    0.053170    0.370500    1.370510 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.053170    0.000026    1.370536 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.220769    0.226806    1.597343 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.298382    0.100094    1.697436 v i_sram.sram4/DI[4] (CF_SRAM_1024x32)
                                              1.697436   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.571402    1.418667   library hold time
                                              1.418667   data required time
---------------------------------------------------------------------------------------------
                                              1.418667   data required time
                                             -1.697436   data arrival time
---------------------------------------------------------------------------------------------
                                              0.278770   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002451    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000025    0.000013    1.000013 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007206    0.053579    0.370967    1.370979 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.053579    0.000063    1.371042 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.212783    0.215115    1.586157 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.298691    0.105640    1.691797 v i_sram.sram5/DI[21] (CF_SRAM_1024x32)
                                              1.691797   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.571353    1.412848   library hold time
                                              1.412848   data required time
---------------------------------------------------------------------------------------------
                                              1.412848   data required time
                                             -1.691797   data arrival time
---------------------------------------------------------------------------------------------
                                              0.278949   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.282407    0.038398    1.672822 v i_sram.sram1/BEN[20] (CF_SRAM_1024x32)
                                              1.672822   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.569280    1.393753   library hold time
                                              1.393753   data required time
---------------------------------------------------------------------------------------------
                                              1.393753   data required time
                                             -1.672822   data arrival time
---------------------------------------------------------------------------------------------
                                              0.279069   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002820    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000038    0.000019    1.000019 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007212    0.053601    0.370997    1.371017 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.053601    0.000063    1.371079 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.215839    0.226572    1.597651 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.279377    0.089847    1.687498 v i_sram.sram7/DI[8] (CF_SRAM_1024x32)
                                              1.687498   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.576702    1.408276   library hold time
                                              1.408276   data required time
---------------------------------------------------------------------------------------------
                                              1.408276   data required time
                                             -1.687498   data arrival time
---------------------------------------------------------------------------------------------
                                              0.279222   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.285858    0.043142    1.672531 v i_sram.sram1/BEN[27] (CF_SRAM_1024x32)
                                              1.672531   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.568478    1.392951   library hold time
                                              1.392951   data required time
---------------------------------------------------------------------------------------------
                                              1.392951   data required time
                                             -1.672531   data arrival time
---------------------------------------------------------------------------------------------
                                              0.279581   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002472    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000025    0.000013    1.000013 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007224    0.053643    0.371045    1.371058 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.053643    0.000063    1.371120 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.213181    0.216257    1.587378 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.298054    0.105787    1.693165 v i_sram.sram5/DI[29] (CF_SRAM_1024x32)
                                              1.693165   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.571521    1.413016   library hold time
                                              1.413016   data required time
---------------------------------------------------------------------------------------------
                                              1.413016   data required time
                                             -1.693165   data arrival time
---------------------------------------------------------------------------------------------
                                              0.280148   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002820    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000038    0.000019    1.000019 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007212    0.053601    0.370997    1.371017 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.053601    0.000063    1.371079 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.215839    0.226572    1.597651 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.277615    0.088314    1.685966 v i_sram.sram6/DI[8] (CF_SRAM_1024x32)
                                              1.685966   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.577182    1.404814   library hold time
                                              1.404814   data required time
---------------------------------------------------------------------------------------------
                                              1.404814   data required time
                                             -1.685966   data arrival time
---------------------------------------------------------------------------------------------
                                              0.281151   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002458    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000025    0.000013    1.000013 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007203    0.053569    0.370954    1.370966 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053569    0.000063    1.371029 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.216021    0.222323    1.593352 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.295651    0.101492    1.694844 v i_sram.sram5/DI[19] (CF_SRAM_1024x32)
                                              1.694844   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.572156    1.413651   library hold time
                                              1.413651   data required time
---------------------------------------------------------------------------------------------
                                              1.413651   data required time
                                             -1.694844   data arrival time
---------------------------------------------------------------------------------------------
                                              0.281193   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.283505    0.040476    1.674900 v i_sram.sram1/BEN[21] (CF_SRAM_1024x32)
                                              1.674900   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.569025    1.393497   library hold time
                                              1.393497   data required time
---------------------------------------------------------------------------------------------
                                              1.393497   data required time
                                             -1.674900   data arrival time
---------------------------------------------------------------------------------------------
                                              0.281403   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001969    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000015    0.000007    1.000007 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007361    0.054135    0.371637    1.371644 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.054135    0.000069    1.371713 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.212650    0.218257    1.589971 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.303147    0.109361    1.699332 v i_sram.sram4/DI[24] (CF_SRAM_1024x32)
                                              1.699332   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.570482    1.417747   library hold time
                                              1.417747   data required time
---------------------------------------------------------------------------------------------
                                              1.417747   data required time
                                             -1.699332   data arrival time
---------------------------------------------------------------------------------------------
                                              0.281585   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.287179    0.045348    1.674737 v i_sram.sram1/BEN[28] (CF_SRAM_1024x32)
                                              1.674737   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.568171    1.392644   library hold time
                                              1.392644   data required time
---------------------------------------------------------------------------------------------
                                              1.392644   data required time
                                             -1.674737   data arrival time
---------------------------------------------------------------------------------------------
                                              0.282093   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002228    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000021    0.000011    1.000011 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007095    0.053170    0.370500    1.370510 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.053170    0.000026    1.370536 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.220769    0.226806    1.597343 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.296292    0.098369    1.695712 v i_sram.sram5/DI[4] (CF_SRAM_1024x32)
                                              1.695712   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.571986    1.413482   library hold time
                                              1.413482   data required time
---------------------------------------------------------------------------------------------
                                              1.413482   data required time
                                             -1.695712   data arrival time
---------------------------------------------------------------------------------------------
                                              0.282230   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001966    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000015    0.000007    1.000007 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007367    0.054158    0.371665    1.371672 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.054158    0.000069    1.371741 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.219337    0.226107    1.597848 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.293971    0.098482    1.696330 v i_sram.sram5/DI[16] (CF_SRAM_1024x32)
                                              1.696330   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.572599    1.414095   library hold time
                                              1.414095   data required time
---------------------------------------------------------------------------------------------
                                              1.414095   data required time
                                             -1.696330   data arrival time
---------------------------------------------------------------------------------------------
                                              0.282235   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001969    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000015    0.000007    1.000007 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007361    0.054135    0.371637    1.371644 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.054135    0.000069    1.371713 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.212650    0.218257    1.589971 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.289837    0.098600    1.688571 v i_sram.sram7/DI[24] (CF_SRAM_1024x32)
                                              1.688571   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.573939    1.405513   library hold time
                                              1.405513   data required time
---------------------------------------------------------------------------------------------
                                              1.405513   data required time
                                             -1.688571   data arrival time
---------------------------------------------------------------------------------------------
                                              0.283057   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002466    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000028    0.000014    1.000014 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007487    0.054593    0.372190    1.372204 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.054593    0.000076    1.372279 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.219274    0.223399    1.595679 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.303029    0.105682    1.701361 v i_sram.sram4/DI[20] (CF_SRAM_1024x32)
                                              1.701361   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.570501    1.417765   library hold time
                                              1.417765   data required time
---------------------------------------------------------------------------------------------
                                              1.417765   data required time
                                             -1.701361   data arrival time
---------------------------------------------------------------------------------------------
                                              0.283596   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.284634    0.042503    1.676927 v i_sram.sram1/BEN[22] (CF_SRAM_1024x32)
                                              1.676927   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.568763    1.393235   library hold time
                                              1.393235   data required time
---------------------------------------------------------------------------------------------
                                              1.393235   data required time
                                             -1.676927   data arrival time
---------------------------------------------------------------------------------------------
                                              0.283692   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.288281    0.047109    1.676498 v i_sram.sram1/BEN[29] (CF_SRAM_1024x32)
                                              1.676498   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.567915    1.392388   library hold time
                                              1.392388   data required time
---------------------------------------------------------------------------------------------
                                              1.392388   data required time
                                             -1.676498   data arrival time
---------------------------------------------------------------------------------------------
                                              0.284111   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002199    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000021    0.000011    1.000010 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007061    0.053052    0.370354    1.370365 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.053052    0.000026    1.370390 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.209613    0.212531    1.582921 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.297428    0.104796    1.687717 v i_sram.sram7/DI[28] (CF_SRAM_1024x32)
                                              1.687717   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.571934    1.403508   library hold time
                                              1.403508   data required time
---------------------------------------------------------------------------------------------
                                              1.403508   data required time
                                             -1.687717   data arrival time
---------------------------------------------------------------------------------------------
                                              0.284209   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002199    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000021    0.000011    1.000010 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007061    0.053052    0.370354    1.370365 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.053052    0.000026    1.370390 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.209613    0.212531    1.582921 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.314394    0.118017    1.700938 v i_sram.sram4/DI[28] (CF_SRAM_1024x32)
                                              1.700938   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.568722    1.415987   library hold time
                                              1.415987   data required time
---------------------------------------------------------------------------------------------
                                              1.415987   data required time
                                             -1.700938   data arrival time
---------------------------------------------------------------------------------------------
                                              0.284951   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001969    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000015    0.000007    1.000007 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007361    0.054135    0.371637    1.371644 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.054135    0.000069    1.371713 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.212650    0.218257    1.589971 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.301304    0.107889    1.697859 v i_sram.sram5/DI[24] (CF_SRAM_1024x32)
                                              1.697859   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.570803    1.412298   library hold time
                                              1.412298   data required time
---------------------------------------------------------------------------------------------
                                              1.412298   data required time
                                             -1.697859   data arrival time
---------------------------------------------------------------------------------------------
                                              0.285561   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.285716    0.044360    1.678784 v i_sram.sram1/BEN[23] (CF_SRAM_1024x32)
                                              1.678784   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.568511    1.392984   library hold time
                                              1.392984   data required time
---------------------------------------------------------------------------------------------
                                              1.392984   data required time
                                             -1.678784   data arrival time
---------------------------------------------------------------------------------------------
                                              0.285800   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002451    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000025    0.000013    1.000013 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007206    0.053579    0.370967    1.370979 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.053579    0.000063    1.371042 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.212783    0.215115    1.586157 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.296123    0.103570    1.689726 v i_sram.sram7/DI[21] (CF_SRAM_1024x32)
                                              1.689726   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.572279    1.403853   library hold time
                                              1.403853   data required time
---------------------------------------------------------------------------------------------
                                              1.403853   data required time
                                             -1.689726   data arrival time
---------------------------------------------------------------------------------------------
                                              0.285874   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.289656    0.049217    1.678606 v i_sram.sram1/BEN[30] (CF_SRAM_1024x32)
                                              1.678606   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.567596    1.392068   library hold time
                                              1.392068   data required time
---------------------------------------------------------------------------------------------
                                              1.392068   data required time
                                             -1.678606   data arrival time
---------------------------------------------------------------------------------------------
                                              0.286538   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002461    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000025    0.000013    1.000013 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007203    0.053569    0.370954    1.370966 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.053569    0.000063    1.371029 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.210706    0.214001    1.585030 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.292728    0.102717    1.687747 v i_sram.sram6/DI[25] (CF_SRAM_1024x32)
                                              1.687747   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.573191    1.400823   library hold time
                                              1.400823   data required time
---------------------------------------------------------------------------------------------
                                              1.400823   data required time
                                             -1.687747   data arrival time
---------------------------------------------------------------------------------------------
                                              0.286924   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002451    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000025    0.000013    1.000013 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007206    0.053579    0.370967    1.370979 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.053579    0.000063    1.371042 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.212783    0.215115    1.586157 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.293517    0.101456    1.687612 v i_sram.sram6/DI[21] (CF_SRAM_1024x32)
                                              1.687612   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.572982    1.400614   library hold time
                                              1.400614   data required time
---------------------------------------------------------------------------------------------
                                              1.400614   data required time
                                             -1.687612   data arrival time
---------------------------------------------------------------------------------------------
                                              0.286998   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002466    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000028    0.000014    1.000014 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007487    0.054593    0.372190    1.372204 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.054593    0.000076    1.372279 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.219274    0.223399    1.595679 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.301212    0.104197    1.699876 v i_sram.sram5/DI[20] (CF_SRAM_1024x32)
                                              1.699876   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.570817    1.412313   library hold time
                                              1.412313   data required time
---------------------------------------------------------------------------------------------
                                              1.412313   data required time
                                             -1.699876   data arrival time
---------------------------------------------------------------------------------------------
                                              0.287563   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002458    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000025    0.000013    1.000013 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007203    0.053569    0.370954    1.370966 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053569    0.000063    1.371029 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.216021    0.222323    1.593352 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.293111    0.099405    1.692758 v i_sram.sram7/DI[19] (CF_SRAM_1024x32)
                                              1.692758   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.573075    1.404648   library hold time
                                              1.404648   data required time
---------------------------------------------------------------------------------------------
                                              1.404648   data required time
                                             -1.692758   data arrival time
---------------------------------------------------------------------------------------------
                                              0.288109   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002199    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000021    0.000011    1.000010 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007061    0.053052    0.370354    1.370365 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.053052    0.000026    1.370390 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.209613    0.212531    1.582921 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.312160    0.116299    1.699220 v i_sram.sram5/DI[28] (CF_SRAM_1024x32)
                                              1.699220   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.569104    1.410599   library hold time
                                              1.410599   data required time
---------------------------------------------------------------------------------------------
                                              1.410599   data required time
                                             -1.699220   data arrival time
---------------------------------------------------------------------------------------------
                                              0.288621   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.291023    0.051229    1.680618 v i_sram.sram1/BEN[31] (CF_SRAM_1024x32)
                                              1.680618   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.567278    1.391750   library hold time
                                              1.391750   data required time
---------------------------------------------------------------------------------------------
                                              1.391750   data required time
                                             -1.680618   data arrival time
---------------------------------------------------------------------------------------------
                                              0.288868   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002472    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000025    0.000013    1.000013 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007224    0.053643    0.371045    1.371058 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.053643    0.000063    1.371120 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.213181    0.216257    1.587378 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.293714    0.102249    1.689627 v i_sram.sram6/DI[29] (CF_SRAM_1024x32)
                                              1.689627   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.572930    1.400562   library hold time
                                              1.400562   data required time
---------------------------------------------------------------------------------------------
                                              1.400562   data required time
                                             -1.689627   data arrival time
---------------------------------------------------------------------------------------------
                                              0.289065   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002458    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000025    0.000013    1.000013 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007203    0.053569    0.370954    1.370966 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053569    0.000063    1.371029 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.216021    0.222323    1.593352 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.290507    0.097252    1.690605 v i_sram.sram6/DI[19] (CF_SRAM_1024x32)
                                              1.690605   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.573777    1.401410   library hold time
                                              1.401410   data required time
---------------------------------------------------------------------------------------------
                                              1.401410   data required time
                                             -1.690605   data arrival time
---------------------------------------------------------------------------------------------
                                              0.289195   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001966    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000015    0.000007    1.000007 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007367    0.054158    0.371665    1.371672 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.054158    0.000069    1.371741 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.219337    0.226107    1.597848 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.291515    0.096426    1.694274 v i_sram.sram7/DI[16] (CF_SRAM_1024x32)
                                              1.694274   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.573496    1.405070   library hold time
                                              1.405070   data required time
---------------------------------------------------------------------------------------------
                                              1.405070   data required time
                                             -1.694274   data arrival time
---------------------------------------------------------------------------------------------
                                              0.289205   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002613    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000032    0.000016    1.000016 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007273    0.053819    0.371261    1.371277 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.053819    0.000064    1.371341 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.193073    0.155085    1.526425 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.381658    0.168708    1.695133 v i_sram.sram4/DI[30] (CF_SRAM_1024x32)
                                              1.695133   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.558195    1.405460   library hold time
                                              1.405460   data required time
---------------------------------------------------------------------------------------------
                                              1.405460   data required time
                                             -1.695133   data arrival time
---------------------------------------------------------------------------------------------
                                              0.289673   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001966    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000015    0.000007    1.000007 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007367    0.054158    0.371665    1.371672 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.054158    0.000069    1.371741 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.219337    0.226107    1.597848 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.289605    0.094818    1.692667 v i_sram.sram6/DI[16] (CF_SRAM_1024x32)
                                              1.692667   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.574015    1.401648   library hold time
                                              1.401648   data required time
---------------------------------------------------------------------------------------------
                                              1.401648   data required time
                                             -1.692667   data arrival time
---------------------------------------------------------------------------------------------
                                              0.291019   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002949    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000040    0.000020    1.000020 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007672    0.055264    0.373000    1.373019 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.055264    0.000078    1.373097 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.221128    0.222701    1.595798 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.312225    0.112005    1.707803 v i_sram.sram4/DI[26] (CF_SRAM_1024x32)
                                              1.707803   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.569061    1.416326   library hold time
                                              1.416326   data required time
---------------------------------------------------------------------------------------------
                                              1.416326   data required time
                                             -1.707803   data arrival time
---------------------------------------------------------------------------------------------
                                              0.291477   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002613    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000032    0.000016    1.000016 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007273    0.053819    0.371261    1.371277 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.053819    0.000064    1.371341 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.193073    0.155085    1.526425 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.365521    0.157764    1.684190 v i_sram.sram7/DI[30] (CF_SRAM_1024x32)
                                              1.684190   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.561001    1.392575   library hold time
                                              1.392575   data required time
---------------------------------------------------------------------------------------------
                                              1.392575   data required time
                                             -1.684190   data arrival time
---------------------------------------------------------------------------------------------
                                              0.291615   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002613    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000032    0.000016    1.000016 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007273    0.053819    0.371261    1.371277 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.053819    0.000064    1.371341 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.193073    0.155085    1.526425 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.365933    0.158045    1.684470 v i_sram.sram0/DI[30] (CF_SRAM_1024x32)
                                              1.684470   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.560740    1.392176   library hold time
                                              1.392176   data required time
---------------------------------------------------------------------------------------------
                                              1.392176   data required time
                                             -1.684470   data arrival time
---------------------------------------------------------------------------------------------
                                              0.292294   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002949    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000040    0.000020    1.000020 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007672    0.055264    0.373000    1.373019 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.055264    0.000078    1.373097 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.221128    0.222701    1.595798 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.298512    0.100804    1.696602 v i_sram.sram7/DI[26] (CF_SRAM_1024x32)
                                              1.696602   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.571648    1.403222   library hold time
                                              1.403222   data required time
---------------------------------------------------------------------------------------------
                                              1.403222   data required time
                                             -1.696602   data arrival time
---------------------------------------------------------------------------------------------
                                              0.293380   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002613    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000032    0.000016    1.000016 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007273    0.053819    0.371261    1.371277 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.053819    0.000064    1.371341 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.193073    0.155085    1.526425 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.379417    0.167192    1.693617 v i_sram.sram5/DI[30] (CF_SRAM_1024x32)
                                              1.693617   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.558578    1.400073   library hold time
                                              1.400073   data required time
---------------------------------------------------------------------------------------------
                                              1.400073   data required time
                                             -1.693617   data arrival time
---------------------------------------------------------------------------------------------
                                              0.293544   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001969    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000015    0.000007    1.000007 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007361    0.054135    0.371637    1.371644 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.054135    0.000069    1.371713 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.212650    0.218257    1.589971 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.296940    0.104381    1.694352 v i_sram.sram6/DI[24] (CF_SRAM_1024x32)
                                              1.694352   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.572078    1.399710   library hold time
                                              1.399710   data required time
---------------------------------------------------------------------------------------------
                                              1.399710   data required time
                                             -1.694352   data arrival time
---------------------------------------------------------------------------------------------
                                              0.294642   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002466    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000028    0.000014    1.000014 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007487    0.054593    0.372190    1.372204 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.054593    0.000076    1.372279 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.219274    0.223399    1.595679 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.298704    0.102137    1.697816 v i_sram.sram7/DI[20] (CF_SRAM_1024x32)
                                              1.697816   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.571597    1.403171   library hold time
                                              1.403171   data required time
---------------------------------------------------------------------------------------------
                                              1.403171   data required time
                                             -1.697816   data arrival time
---------------------------------------------------------------------------------------------
                                              0.294645   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002949    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000040    0.000020    1.000020 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007672    0.055264    0.373000    1.373019 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.055264    0.000078    1.373097 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.221128    0.222701    1.595798 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.310396    0.110531    1.706329 v i_sram.sram5/DI[26] (CF_SRAM_1024x32)
                                              1.706329   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.569380    1.410875   library hold time
                                              1.410875   data required time
---------------------------------------------------------------------------------------------
                                              1.410875   data required time
                                             -1.706329   data arrival time
---------------------------------------------------------------------------------------------
                                              0.295453   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002466    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000028    0.000014    1.000014 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007487    0.054593    0.372190    1.372204 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.054593    0.000076    1.372279 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.219274    0.223399    1.595679 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.296190    0.100060    1.695739 v i_sram.sram6/DI[20] (CF_SRAM_1024x32)
                                              1.695739   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.572276    1.399908   library hold time
                                              1.399908   data required time
---------------------------------------------------------------------------------------------
                                              1.399908   data required time
                                             -1.695739   data arrival time
---------------------------------------------------------------------------------------------
                                              0.295830   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002443    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000025    0.000013    1.000013 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.053590    0.370979    1.370992 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.053590    0.000063    1.371055 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.227055    0.223484    1.594539 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.322687    0.116280    1.710819 v i_sram.sram4/DI[27] (CF_SRAM_1024x32)
                                              1.710819   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.567424    1.414689   library hold time
                                              1.414689   data required time
---------------------------------------------------------------------------------------------
                                              1.414689   data required time
                                             -1.710819   data arrival time
---------------------------------------------------------------------------------------------
                                              0.296130   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002199    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000021    0.000011    1.000010 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007061    0.053052    0.370354    1.370365 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.053052    0.000026    1.370390 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.209613    0.212531    1.582921 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.306714    0.112075    1.694996 v i_sram.sram6/DI[28] (CF_SRAM_1024x32)
                                              1.694996   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.570219    1.397851   library hold time
                                              1.397851   data required time
---------------------------------------------------------------------------------------------
                                              1.397851   data required time
                                             -1.694996   data arrival time
---------------------------------------------------------------------------------------------
                                              0.297145   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002613    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000032    0.000016    1.000016 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007273    0.053819    0.371261    1.371277 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.053819    0.000064    1.371341 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.193073    0.155085    1.526425 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.363627    0.156475    1.682900 v i_sram.sram1/DI[30] (CF_SRAM_1024x32)
                                              1.682900   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.561134    1.385606   library hold time
                                              1.385606   data required time
---------------------------------------------------------------------------------------------
                                              1.385606   data required time
                                             -1.682900   data arrival time
---------------------------------------------------------------------------------------------
                                              0.297294   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002443    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000025    0.000013    1.000013 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.053590    0.370979    1.370992 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.053590    0.000063    1.371055 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.227055    0.223484    1.594539 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.308214    0.104530    1.699069 v i_sram.sram7/DI[27] (CF_SRAM_1024x32)
                                              1.699069   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.569970    1.401543   library hold time
                                              1.401543   data required time
---------------------------------------------------------------------------------------------
                                              1.401543   data required time
                                             -1.699069   data arrival time
---------------------------------------------------------------------------------------------
                                              0.297526   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002228    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000021    0.000011    1.000011 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007095    0.053170    0.370500    1.370510 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.053170    0.000026    1.370536 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.220769    0.226806    1.597343 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.302728    0.103652    1.700995 v i_sram.sram7/DI[4] (CF_SRAM_1024x32)
                                              1.700995   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.570828    1.402402   library hold time
                                              1.402402   data required time
---------------------------------------------------------------------------------------------
                                              1.402402   data required time
                                             -1.700995   data arrival time
---------------------------------------------------------------------------------------------
                                              0.298593   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002443    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000025    0.000013    1.000013 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.053590    0.370979    1.370992 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.053590    0.000063    1.371055 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.227055    0.223484    1.594539 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.320751    0.114728    1.709267 v i_sram.sram5/DI[27] (CF_SRAM_1024x32)
                                              1.709267   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.567759    1.409255   library hold time
                                              1.409255   data required time
---------------------------------------------------------------------------------------------
                                              1.409255   data required time
                                             -1.709267   data arrival time
---------------------------------------------------------------------------------------------
                                              0.300012   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002228    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000021    0.000011    1.000011 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007095    0.053170    0.370500    1.370510 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.053170    0.000026    1.370536 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.220769    0.226806    1.597343 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.300644    0.101950    1.699293 v i_sram.sram6/DI[4] (CF_SRAM_1024x32)
                                              1.699293   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.571169    1.398801   library hold time
                                              1.398801   data required time
---------------------------------------------------------------------------------------------
                                              1.398801   data required time
                                             -1.699293   data arrival time
---------------------------------------------------------------------------------------------
                                              0.300492   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002613    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000032    0.000016    1.000016 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007273    0.053819    0.371261    1.371277 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.053819    0.000064    1.371341 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.193073    0.155085    1.526425 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.346506    0.144785    1.671210 v i_sram.sram3/DI[30] (CF_SRAM_1024x32)
                                              1.671210   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.563867    1.369895   library hold time
                                              1.369895   data required time
---------------------------------------------------------------------------------------------
                                              1.369895   data required time
                                             -1.671210   data arrival time
---------------------------------------------------------------------------------------------
                                              0.301315   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002613    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000032    0.000016    1.000016 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007273    0.053819    0.371261    1.371277 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.053819    0.000064    1.371341 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.193073    0.155085    1.526425 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.374052    0.163557    1.689983 v i_sram.sram6/DI[30] (CF_SRAM_1024x32)
                                              1.689983   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.559681    1.387313   library hold time
                                              1.387313   data required time
---------------------------------------------------------------------------------------------
                                              1.387313   data required time
                                             -1.689983   data arrival time
---------------------------------------------------------------------------------------------
                                              0.302670   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002949    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000040    0.000020    1.000020 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007672    0.055264    0.373000    1.373019 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.055264    0.000078    1.373097 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.221128    0.222701    1.595798 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.306045    0.106999    1.702797 v i_sram.sram6/DI[26] (CF_SRAM_1024x32)
                                              1.702797   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.570324    1.397956   library hold time
                                              1.397956   data required time
---------------------------------------------------------------------------------------------
                                              1.397956   data required time
                                             -1.702797   data arrival time
---------------------------------------------------------------------------------------------
                                              0.304841   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002443    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000025    0.000013    1.000013 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.053590    0.370979    1.370992 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.053590    0.000063    1.371055 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.227055    0.223484    1.594539 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.316100    0.110976    1.705516 v i_sram.sram6/DI[27] (CF_SRAM_1024x32)
                                              1.705516   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.568750    1.396382   library hold time
                                              1.396382   data required time
---------------------------------------------------------------------------------------------
                                              1.396382   data required time
                                             -1.705516   data arrival time
---------------------------------------------------------------------------------------------
                                              0.309133   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002265    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000023    0.000012    1.000012 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007612    0.055049    0.372730    1.372741 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.055049    0.000085    1.372827 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.182917    0.152611    1.525438 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.392721    0.173692    1.699130 v i_sram.sram0/DI[31] (CF_SRAM_1024x32)
                                              1.699130   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.556548    1.387984   library hold time
                                              1.387984   data required time
---------------------------------------------------------------------------------------------
                                              1.387984   data required time
                                             -1.699130   data arrival time
---------------------------------------------------------------------------------------------
                                              0.311146   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002265    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000023    0.000012    1.000012 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007612    0.055049    0.372730    1.372741 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.055049    0.000085    1.372827 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.182917    0.152611    1.525438 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.393701    0.174338    1.699776 v i_sram.sram7/DI[31] (CF_SRAM_1024x32)
                                              1.699776   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.556591    1.388165   library hold time
                                              1.388165   data required time
---------------------------------------------------------------------------------------------
                                              1.388165   data required time
                                             -1.699776   data arrival time
---------------------------------------------------------------------------------------------
                                              0.311611   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002613    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000032    0.000016    1.000016 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007273    0.053819    0.371261    1.371277 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.053819    0.000064    1.371341 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.193073    0.155085    1.526425 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.357979    0.152626    1.679051 v i_sram.sram2/DI[30] (CF_SRAM_1024x32)
                                              1.679051   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.562035    1.364455   library hold time
                                              1.364455   data required time
---------------------------------------------------------------------------------------------
                                              1.364455   data required time
                                             -1.679051   data arrival time
---------------------------------------------------------------------------------------------
                                              0.314596   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002265    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000023    0.000012    1.000012 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007612    0.055049    0.372730    1.372741 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.055049    0.000085    1.372827 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.182917    0.152611    1.525438 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.390391    0.172147    1.697585 v i_sram.sram1/DI[31] (CF_SRAM_1024x32)
                                              1.697585   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.556945    1.381418   library hold time
                                              1.381418   data required time
---------------------------------------------------------------------------------------------
                                              1.381418   data required time
                                             -1.697585   data arrival time
---------------------------------------------------------------------------------------------
                                              0.316167   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002265    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000023    0.000012    1.000012 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007612    0.055049    0.372730    1.372741 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.055049    0.000085    1.372827 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.182917    0.152611    1.525438 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.371209    0.159517    1.684955 v i_sram.sram3/DI[31] (CF_SRAM_1024x32)
                                              1.684955   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.560001    1.366029   library hold time
                                              1.366029   data required time
---------------------------------------------------------------------------------------------
                                              1.366029   data required time
                                             -1.684955   data arrival time
---------------------------------------------------------------------------------------------
                                              0.318926   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002638    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000032    0.000016    1.000016 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007273    0.053819    0.371261    1.371277 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.053819    0.000064    1.371341 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.195114    0.166110    1.537451 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.408953    0.184352    1.721803 v i_sram.sram4/DI[18] (CF_SRAM_1024x32)
                                              1.721803   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.553923    1.401188   library hold time
                                              1.401188   data required time
---------------------------------------------------------------------------------------------
                                              1.401188   data required time
                                             -1.721803   data arrival time
---------------------------------------------------------------------------------------------
                                              0.320614   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.324623    0.090932    1.725356 v i_sram.sram5/BEN[17] (CF_SRAM_1024x32)
                                              1.725356   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.561980    1.403475   library hold time
                                              1.403475   data required time
---------------------------------------------------------------------------------------------
                                              1.403475   data required time
                                             -1.725356   data arrival time
---------------------------------------------------------------------------------------------
                                              0.321881   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002265    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000023    0.000012    1.000012 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007612    0.055049    0.372730    1.372741 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.055049    0.000085    1.372827 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.182917    0.152611    1.525438 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.402347    0.180019    1.705456 v i_sram.sram6/DI[31] (CF_SRAM_1024x32)
                                              1.705456   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.555252    1.382885   library hold time
                                              1.382885   data required time
---------------------------------------------------------------------------------------------
                                              1.382885   data required time
                                             -1.705456   data arrival time
---------------------------------------------------------------------------------------------
                                              0.322572   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.325690    0.091995    1.726418 v i_sram.sram5/BEN[18] (CF_SRAM_1024x32)
                                              1.726418   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.561844    1.403340   library hold time
                                              1.403340   data required time
---------------------------------------------------------------------------------------------
                                              1.403340   data required time
                                             -1.726418   data arrival time
---------------------------------------------------------------------------------------------
                                              0.323079   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.326437    0.092735    1.727159 v i_sram.sram5/BEN[19] (CF_SRAM_1024x32)
                                              1.727159   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.561749    1.403245   library hold time
                                              1.403245   data required time
---------------------------------------------------------------------------------------------
                                              1.403245   data required time
                                             -1.727159   data arrival time
---------------------------------------------------------------------------------------------
                                              0.323914   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.332173    0.097117    1.726506 v i_sram.sram5/BEN[25] (CF_SRAM_1024x32)
                                              1.726506   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.561021    1.402516   library hold time
                                              1.402516   data required time
---------------------------------------------------------------------------------------------
                                              1.402516   data required time
                                             -1.726506   data arrival time
---------------------------------------------------------------------------------------------
                                              0.323990   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002638    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000032    0.000016    1.000016 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007273    0.053819    0.371261    1.371277 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.053819    0.000064    1.371341 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.195114    0.166110    1.537451 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.406665    0.182832    1.720283 v i_sram.sram5/DI[18] (CF_SRAM_1024x32)
                                              1.720283   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.554314    1.395809   library hold time
                                              1.395809   data required time
---------------------------------------------------------------------------------------------
                                              1.395809   data required time
                                             -1.720283   data arrival time
---------------------------------------------------------------------------------------------
                                              0.324474   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.326997    0.093288    1.727712 v i_sram.sram5/BEN[20] (CF_SRAM_1024x32)
                                              1.727712   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.561678    1.403174   library hold time
                                              1.403174   data required time
---------------------------------------------------------------------------------------------
                                              1.403174   data required time
                                             -1.727712   data arrival time
---------------------------------------------------------------------------------------------
                                              0.324538   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002636    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000030    0.000015    1.000015 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007592    0.054970    0.372646    1.372661 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.054970    0.000076    1.372737 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.198912    0.172416    1.545153 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.406179    0.181121    1.726274 v i_sram.sram4/DI[17] (CF_SRAM_1024x32)
                                              1.726274   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.554358    1.401622   library hold time
                                              1.401622   data required time
---------------------------------------------------------------------------------------------
                                              1.401622   data required time
                                             -1.726274   data arrival time
---------------------------------------------------------------------------------------------
                                              0.324652   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.327609    0.093891    1.728315 v i_sram.sram5/BEN[21] (CF_SRAM_1024x32)
                                              1.728315   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.561601    1.403096   library hold time
                                              1.403096   data required time
---------------------------------------------------------------------------------------------
                                              1.403096   data required time
                                             -1.728315   data arrival time
---------------------------------------------------------------------------------------------
                                              0.325219   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.333393    0.098296    1.727685 v i_sram.sram5/BEN[26] (CF_SRAM_1024x32)
                                              1.727685   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.560866    1.402361   library hold time
                                              1.402361   data required time
---------------------------------------------------------------------------------------------
                                              1.402361   data required time
                                             -1.727685   data arrival time
---------------------------------------------------------------------------------------------
                                              0.325324   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.328015    0.094291    1.728715 v i_sram.sram5/BEN[22] (CF_SRAM_1024x32)
                                              1.728715   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.561549    1.403044   library hold time
                                              1.403044   data required time
---------------------------------------------------------------------------------------------
                                              1.403044   data required time
                                             -1.728715   data arrival time
---------------------------------------------------------------------------------------------
                                              0.325671   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.328166    0.094439    1.728863 v i_sram.sram5/BEN[23] (CF_SRAM_1024x32)
                                              1.728863   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.561530    1.403025   library hold time
                                              1.403025   data required time
---------------------------------------------------------------------------------------------
                                              1.403025   data required time
                                             -1.728863   data arrival time
---------------------------------------------------------------------------------------------
                                              0.325838   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.334469    0.099331    1.728720 v i_sram.sram5/BEN[27] (CF_SRAM_1024x32)
                                              1.728720   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.560729    1.402225   library hold time
                                              1.402225   data required time
---------------------------------------------------------------------------------------------
                                              1.402225   data required time
                                             -1.728720   data arrival time
---------------------------------------------------------------------------------------------
                                              0.326496   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.335091    0.099928    1.729317 v i_sram.sram5/BEN[28] (CF_SRAM_1024x32)
                                              1.729317   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.560650    1.402146   library hold time
                                              1.402146   data required time
---------------------------------------------------------------------------------------------
                                              1.402146   data required time
                                             -1.729317   data arrival time
---------------------------------------------------------------------------------------------
                                              0.327171   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.335557    0.100374    1.729763 v i_sram.sram5/BEN[29] (CF_SRAM_1024x32)
                                              1.729763   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.560591    1.402086   library hold time
                                              1.402086   data required time
---------------------------------------------------------------------------------------------
                                              1.402086   data required time
                                             -1.729763   data arrival time
---------------------------------------------------------------------------------------------
                                              0.327677   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.335868    0.100671    1.730060 v i_sram.sram5/BEN[30] (CF_SRAM_1024x32)
                                              1.730060   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.560552    1.402047   library hold time
                                              1.402047   data required time
---------------------------------------------------------------------------------------------
                                              1.402047   data required time
                                             -1.730060   data arrival time
---------------------------------------------------------------------------------------------
                                              0.328013   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.336042    0.100837    1.730226 v i_sram.sram5/BEN[31] (CF_SRAM_1024x32)
                                              1.730226   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.560530    1.402025   library hold time
                                              1.402025   data required time
---------------------------------------------------------------------------------------------
                                              1.402025   data required time
                                             -1.730226   data arrival time
---------------------------------------------------------------------------------------------
                                              0.328201   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002636    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000030    0.000015    1.000015 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007592    0.054970    0.372646    1.372661 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.054970    0.000076    1.372737 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.198912    0.172416    1.545153 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.403766    0.179515    1.724668 v i_sram.sram5/DI[17] (CF_SRAM_1024x32)
                                              1.724668   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.554768    1.396263   library hold time
                                              1.396263   data required time
---------------------------------------------------------------------------------------------
                                              1.396263   data required time
                                             -1.724668   data arrival time
---------------------------------------------------------------------------------------------
                                              0.328405   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002638    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000032    0.000016    1.000016 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007273    0.053819    0.371261    1.371277 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.053819    0.000064    1.371341 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.195114    0.166110    1.537451 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.403525    0.180745    1.718196 v i_sram.sram7/DI[18] (CF_SRAM_1024x32)
                                              1.718196   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.555053    1.386627   library hold time
                                              1.386627   data required time
---------------------------------------------------------------------------------------------
                                              1.386627   data required time
                                             -1.718196   data arrival time
---------------------------------------------------------------------------------------------
                                              0.331569   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002638    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000032    0.000016    1.000016 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007273    0.053819    0.371261    1.371277 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.053819    0.000064    1.371341 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.195114    0.166110    1.537451 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.401038    0.179090    1.716540 v i_sram.sram6/DI[18] (CF_SRAM_1024x32)
                                              1.716540   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.555457    1.383089   library hold time
                                              1.383089   data required time
---------------------------------------------------------------------------------------------
                                              1.383089   data required time
                                             -1.716540   data arrival time
---------------------------------------------------------------------------------------------
                                              0.333451   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002265    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000023    0.000012    1.000012 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007612    0.055049    0.372730    1.372741 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.055049    0.000085    1.372827 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.182917    0.152611    1.525438 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.384743    0.168448    1.693886 v i_sram.sram2/DI[31] (CF_SRAM_1024x32)
                                              1.693886   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.557846    1.360267   library hold time
                                              1.360267   data required time
---------------------------------------------------------------------------------------------
                                              1.360267   data required time
                                             -1.693886   data arrival time
---------------------------------------------------------------------------------------------
                                              0.333619   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002265    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000023    0.000012    1.000012 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007612    0.055049    0.372730    1.372741 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.055049    0.000085    1.372827 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.182917    0.152611    1.525438 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.434889    0.201299    1.726737 v i_sram.sram5/DI[31] (CF_SRAM_1024x32)
                                              1.726737   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.549897    1.391392   library hold time
                                              1.391392   data required time
---------------------------------------------------------------------------------------------
                                              1.391392   data required time
                                             -1.726737   data arrival time
---------------------------------------------------------------------------------------------
                                              0.335345   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002636    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000030    0.000015    1.000015 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007592    0.054970    0.372646    1.372661 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.054970    0.000076    1.372737 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.198912    0.172416    1.545153 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.402032    0.178359    1.723513 v i_sram.sram7/DI[17] (CF_SRAM_1024x32)
                                              1.723513   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.555287    1.386861   library hold time
                                              1.386861   data required time
---------------------------------------------------------------------------------------------
                                              1.386861   data required time
                                             -1.723513   data arrival time
---------------------------------------------------------------------------------------------
                                              0.336652   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002636    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000030    0.000015    1.000015 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007592    0.054970    0.372646    1.372661 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.054970    0.000076    1.372737 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.198912    0.172416    1.545153 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.398201    0.175803    1.720956 v i_sram.sram6/DI[17] (CF_SRAM_1024x32)
                                              1.720956   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.555901    1.383534   library hold time
                                              1.383534   data required time
---------------------------------------------------------------------------------------------
                                              1.383534   data required time
                                             -1.720956   data arrival time
---------------------------------------------------------------------------------------------
                                              0.337422   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002265    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000023    0.000012    1.000012 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007612    0.055049    0.372730    1.372741 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.055049    0.000085    1.372827 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.182917    0.152611    1.525438 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.447427    0.209456    1.734893 v i_sram.sram4/DI[31] (CF_SRAM_1024x32)
                                              1.734893   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.547902    1.395167   library hold time
                                              1.395167   data required time
---------------------------------------------------------------------------------------------
                                              1.395167   data required time
                                             -1.734893   data arrival time
---------------------------------------------------------------------------------------------
                                              0.339726   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _674_ (removal check against rising-edge clock wb_clk_i)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002081    0.000000    0.000000    1.000000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000016    0.000008    1.000008 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002130    0.036485    0.346224    1.346232 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.036485    0.000008    1.346240 v input1/A (sky130_fd_sc_hd__buf_1)
     1    0.009638    0.042607    0.080437    1.426677 v input1/X (sky130_fd_sc_hd__buf_1)
                                                         net1 (net)
                      0.042609    0.000320    1.426997 v _377_/A (sky130_fd_sc_hd__inv_2)
     1    0.015631    0.057316    0.062747    1.489745 ^ _377_/Y (sky130_fd_sc_hd__inv_2)
                                                         _000_ (net)
                      0.057329    0.000716    1.490460 ^ _674_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                              1.490460   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.528227    0.084180    0.578235 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.250000    0.828235   clock uncertainty
                                  0.000000    0.828235   clock reconvergence pessimism
                                  0.268610    1.096844   library removal time
                                              1.096844   data required time
---------------------------------------------------------------------------------------------
                                              1.096844   data required time
                                             -1.490460   data arrival time
---------------------------------------------------------------------------------------------
                                              0.393616   slack (MET)


Startpoint: wbs_adr_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.007123    0.000000    0.000000    1.000000 v wbs_adr_i[13] (in)
                                                         wbs_adr_i[13] (net)
                      0.000060    0.000030    1.000030 v input5/A (sky130_fd_sc_hd__buf_8)
     7    0.148782    0.081299    0.117358    1.117388 v input5/X (sky130_fd_sc_hd__buf_8)
                                                         net5 (net)
                      0.082879    0.009041    1.126429 v _390_/B (sky130_fd_sc_hd__nand2b_4)
    36    0.226860    0.488984    0.356151    1.482580 ^ _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.501113    0.061184    1.543764 ^ _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.199816    0.185272    0.145407    1.689171 v _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      0.185446    0.004353    1.693523 v i_sram.sram6/EN (CF_SRAM_1024x32)
                                              1.693523   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.430467    1.258099   library hold time
                                              1.258099   data required time
---------------------------------------------------------------------------------------------
                                              1.258099   data required time
                                             -1.693523   data arrival time
---------------------------------------------------------------------------------------------
                                              0.435424   slack (MET)


Startpoint: wbs_adr_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002708    0.000000    0.000000    1.000000 ^ wbs_adr_i[14] (in)
                                                         wbs_adr_i[14] (net)
                      0.000022    0.000011    1.000011 ^ input6/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.060588    0.141588    0.151760    1.151771 ^ input6/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net6 (net)
                      0.142934    0.011084    1.162855 ^ _386_/A_N (sky130_fd_sc_hd__and3b_2)
     2    0.031284    0.069379    0.183913    1.346768 v _386_/X (sky130_fd_sc_hd__and3b_2)
                                                         _006_ (net)
                      0.069397    0.001071    1.347839 v _393_/B (sky130_fd_sc_hd__nand2_8)
    33    0.231726    0.287355    0.222575    1.570414 ^ _393_/Y (sky130_fd_sc_hd__nand2_8)
                                                         _011_ (net)
                      0.292458    0.030764    1.601178 ^ _394_/A (sky130_fd_sc_hd__inv_12)
    31    0.209055    0.120528    0.092220    1.693398 v _394_/Y (sky130_fd_sc_hd__inv_12)
                                                         i_sram.sram_cs[1] (net)
                      0.125589    0.019386    1.712784 v i_sram.sram1/EN (CF_SRAM_1024x32)
                                              1.712784   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.433216    1.257689   library hold time
                                              1.257689   data required time
---------------------------------------------------------------------------------------------
                                              1.257689   data required time
                                             -1.712784   data arrival time
---------------------------------------------------------------------------------------------
                                              0.455095   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.246203    0.023361    1.860375 v i_sram.sram1/BEN[7] (CF_SRAM_1024x32)
                                              1.860375   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.577695    1.402167   library hold time
                                              1.402167   data required time
---------------------------------------------------------------------------------------------
                                              1.402167   data required time
                                             -1.860375   data arrival time
---------------------------------------------------------------------------------------------
                                              0.458208   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.247432    0.026934    1.863947 v i_sram.sram1/BEN[6] (CF_SRAM_1024x32)
                                              1.863947   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.577409    1.401881   library hold time
                                              1.401881   data required time
---------------------------------------------------------------------------------------------
                                              1.401881   data required time
                                             -1.863947   data arrival time
---------------------------------------------------------------------------------------------
                                              0.462066   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.249009    0.030754    1.867767 v i_sram.sram1/BEN[5] (CF_SRAM_1024x32)
                                              1.867767   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.577043    1.401515   library hold time
                                              1.401515   data required time
---------------------------------------------------------------------------------------------
                                              1.401515   data required time
                                             -1.867767   data arrival time
---------------------------------------------------------------------------------------------
                                              0.466252   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.256882    0.051836    1.878402 v i_sram.sram1/BEN[15] (CF_SRAM_1024x32)
                                              1.878402   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.575213    1.399685   library hold time
                                              1.399685   data required time
---------------------------------------------------------------------------------------------
                                              1.399685   data required time
                                             -1.878402   data arrival time
---------------------------------------------------------------------------------------------
                                              0.478717   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.257405    0.052476    1.879042 v i_sram.sram1/BEN[14] (CF_SRAM_1024x32)
                                              1.879042   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.575091    1.399564   library hold time
                                              1.399564   data required time
---------------------------------------------------------------------------------------------
                                              1.399564   data required time
                                             -1.879042   data arrival time
---------------------------------------------------------------------------------------------
                                              0.479478   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.257780    0.052932    1.879498 v i_sram.sram1/BEN[13] (CF_SRAM_1024x32)
                                              1.879498   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.575004    1.399476   library hold time
                                              1.399476   data required time
---------------------------------------------------------------------------------------------
                                              1.399476   data required time
                                             -1.879498   data arrival time
---------------------------------------------------------------------------------------------
                                              0.480022   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002829    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000037    0.000018    1.000018 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.053843    0.000064    1.371374 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.260225    0.246095    1.617469 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.265584    0.028856    1.646325 v i_sram.sram0/AD[6] (CF_SRAM_1024x32)
                                              1.646325   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.328122    1.159557   library hold time
                                              1.159557   data required time
---------------------------------------------------------------------------------------------
                                              1.159557   data required time
                                             -1.646325   data arrival time
---------------------------------------------------------------------------------------------
                                              0.486767   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002839    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000037    0.000018    1.000018 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.053843    0.000064    1.371374 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.244330    0.255140    1.626514 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.247013    0.021032    1.647546 v i_sram.sram0/AD[3] (CF_SRAM_1024x32)
                                              1.647546   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.328077    1.159513   library hold time
                                              1.159513   data required time
---------------------------------------------------------------------------------------------
                                              1.159513   data required time
                                             -1.647546   data arrival time
---------------------------------------------------------------------------------------------
                                              0.488033   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002877    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000038    0.000019    1.000019 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007352    0.054102    0.371607    1.371626 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.054102    0.000065    1.371690 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.252719    0.257654    1.629344 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.255082    0.020336    1.649680 v i_sram.sram0/AD[0] (CF_SRAM_1024x32)
                                              1.649680   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.328096    1.159532   library hold time
                                              1.159532   data required time
---------------------------------------------------------------------------------------------
                                              1.159532   data required time
                                             -1.649680   data arrival time
---------------------------------------------------------------------------------------------
                                              0.490148   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002829    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000037    0.000018    1.000018 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.053843    0.000064    1.371374 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.260225    0.246095    1.617469 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.264189    0.025488    1.642956 v i_sram.sram1/AD[6] (CF_SRAM_1024x32)
                                              1.642956   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.328158    1.152631   library hold time
                                              1.152631   data required time
---------------------------------------------------------------------------------------------
                                              1.152631   data required time
                                             -1.642956   data arrival time
---------------------------------------------------------------------------------------------
                                              0.490326   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002839    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000037    0.000018    1.000018 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.053843    0.000064    1.371374 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.244330    0.255140    1.626514 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.254779    0.039651    1.666165 v i_sram.sram4/AD[3] (CF_SRAM_1024x32)
                                              1.666165   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.327992    1.175257   library hold time
                                              1.175257   data required time
---------------------------------------------------------------------------------------------
                                              1.175257   data required time
                                             -1.666165   data arrival time
---------------------------------------------------------------------------------------------
                                              0.490908   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002444    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065809    0.094948    0.138195    1.138205 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.097194    0.011591    1.149796 v _379_/A (sky130_fd_sc_hd__and3_4)
    11    0.159624    0.149196    0.206342    1.356138 v _379_/X (sky130_fd_sc_hd__and3_4)
                                                         _001_ (net)
                      0.163025    0.034642    1.390780 v _382_/A (sky130_fd_sc_hd__nand2_8)
    33    0.221457    0.277061    0.241484    1.632264 ^ _382_/Y (sky130_fd_sc_hd__nand2_8)
                                                         _004_ (net)
                      0.280048    0.023688    1.655952 ^ _383_/A (sky130_fd_sc_hd__inv_12)
    24    0.206455    0.118512    0.089921    1.745874 v _383_/Y (sky130_fd_sc_hd__inv_12)
                                                         i_sram.sram_cs[5] (net)
                      0.125677    0.022806    1.768679 v i_sram.sram5/EN (CF_SRAM_1024x32)
                                              1.768679   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.434521    1.276016   library hold time
                                              1.276016   data required time
---------------------------------------------------------------------------------------------
                                              1.276016   data required time
                                             -1.768679   data arrival time
---------------------------------------------------------------------------------------------
                                              0.492663   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002839    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000037    0.000018    1.000018 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.053843    0.000064    1.371374 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.244330    0.255140    1.626514 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.246610    0.019522    1.646036 v i_sram.sram1/AD[3] (CF_SRAM_1024x32)
                                              1.646036   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.328116    1.152588   library hold time
                                              1.152588   data required time
---------------------------------------------------------------------------------------------
                                              1.152588   data required time
                                             -1.646036   data arrival time
---------------------------------------------------------------------------------------------
                                              0.493448   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002839    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000037    0.000018    1.000018 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.053843    0.000064    1.371374 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.244330    0.255140    1.626514 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.253728    0.037684    1.664198 v i_sram.sram5/AD[3] (CF_SRAM_1024x32)
                                              1.664198   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.328029    1.169525   library hold time
                                              1.169525   data required time
---------------------------------------------------------------------------------------------
                                              1.169525   data required time
                                             -1.664198   data arrival time
---------------------------------------------------------------------------------------------
                                              0.494674   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002877    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000038    0.000019    1.000019 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007352    0.054102    0.371607    1.371626 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.054102    0.000065    1.371690 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.252719    0.257654    1.629344 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.264514    0.042723    1.672067 v i_sram.sram4/AD[0] (CF_SRAM_1024x32)
                                              1.672067   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.328016    1.175281   library hold time
                                              1.175281   data required time
---------------------------------------------------------------------------------------------
                                              1.175281   data required time
                                             -1.672067   data arrival time
---------------------------------------------------------------------------------------------
                                              0.496786   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002327    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000024    0.000012    1.000012 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007655    0.055206    0.372916    1.372927 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.055206    0.000087    1.373014 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.268360    0.266363    1.639377 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.275311    0.034234    1.673611 v i_sram.sram4/AD[8] (CF_SRAM_1024x32)
                                              1.673611   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.328042    1.175307   library hold time
                                              1.175307   data required time
---------------------------------------------------------------------------------------------
                                              1.175307   data required time
                                             -1.673611   data arrival time
---------------------------------------------------------------------------------------------
                                              0.498305   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002877    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000038    0.000019    1.000019 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007352    0.054102    0.371607    1.371626 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.054102    0.000065    1.371690 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.252719    0.257654    1.629344 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.263493    0.040916    1.670260 v i_sram.sram5/AD[0] (CF_SRAM_1024x32)
                                              1.670260   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.328053    1.169548   library hold time
                                              1.169548   data required time
---------------------------------------------------------------------------------------------
                                              1.169548   data required time
                                             -1.670260   data arrival time
---------------------------------------------------------------------------------------------
                                              0.500712   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002408    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000025    0.000012    1.000012 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007233    0.053677    0.371085    1.371098 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.053677    0.000063    1.371161 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.226780    0.183113    1.554274 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.318595    0.107113    1.661387 v i_sram.sram0/AD[4] (CF_SRAM_1024x32)
                                              1.661387   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.328344    1.159780   library hold time
                                              1.159780   data required time
---------------------------------------------------------------------------------------------
                                              1.159780   data required time
                                             -1.661387   data arrival time
---------------------------------------------------------------------------------------------
                                              0.501607   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002327    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000024    0.000012    1.000012 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007655    0.055206    0.372916    1.372927 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.055206    0.000087    1.373014 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.268360    0.266363    1.639377 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.274426    0.032188    1.671565 v i_sram.sram5/AD[8] (CF_SRAM_1024x32)
                                              1.671565   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.328079    1.169574   library hold time
                                              1.169574   data required time
---------------------------------------------------------------------------------------------
                                              1.169574   data required time
                                             -1.671565   data arrival time
---------------------------------------------------------------------------------------------
                                              0.501991   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002877    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000038    0.000019    1.000019 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007352    0.054102    0.371607    1.371626 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.054102    0.000065    1.371690 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.252719    0.257654    1.629344 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.256694    0.025760    1.655105 v i_sram.sram1/AD[0] (CF_SRAM_1024x32)
                                              1.655105   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.328140    1.152612   library hold time
                                              1.152612   data required time
---------------------------------------------------------------------------------------------
                                              1.152612   data required time
                                             -1.655105   data arrival time
---------------------------------------------------------------------------------------------
                                              0.502492   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002408    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000025    0.000012    1.000012 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007233    0.053677    0.371085    1.371098 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.053677    0.000063    1.371161 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.226780    0.183113    1.554274 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.313839    0.103455    1.657730 v i_sram.sram1/AD[4] (CF_SRAM_1024x32)
                                              1.657730   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.328348    1.152821   library hold time
                                              1.152821   data required time
---------------------------------------------------------------------------------------------
                                              1.152821   data required time
                                             -1.657730   data arrival time
---------------------------------------------------------------------------------------------
                                              0.504909   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000037    0.000018    1.000018 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.053843    0.000064    1.371374 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.273162    0.269599    1.640973 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.276362    0.024375    1.665348 v i_sram.sram0/AD[1] (CF_SRAM_1024x32)
                                              1.665348   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.328148    1.159583   library hold time
                                              1.159583   data required time
---------------------------------------------------------------------------------------------
                                              1.159583   data required time
                                             -1.665348   data arrival time
---------------------------------------------------------------------------------------------
                                              0.505765   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002613    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000029    0.000015    1.000015 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007613    0.055048    0.372735    1.372750 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.055048    0.000080    1.372829 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.266066    0.269785    1.642614 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.276198    0.040873    1.683488 v i_sram.sram4/AD[5] (CF_SRAM_1024x32)
                                              1.683488   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.328044    1.175309   library hold time
                                              1.175309   data required time
---------------------------------------------------------------------------------------------
                                              1.175309   data required time
                                             -1.683488   data arrival time
---------------------------------------------------------------------------------------------
                                              0.508179   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002327    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000024    0.000012    1.000012 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007655    0.055206    0.372916    1.372927 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.055206    0.000087    1.373014 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.268360    0.266363    1.639377 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.273033    0.028637    1.668014 v i_sram.sram0/AD[8] (CF_SRAM_1024x32)
                                              1.668014   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.328139    1.159575   library hold time
                                              1.159575   data required time
---------------------------------------------------------------------------------------------
                                              1.159575   data required time
                                             -1.668014   data arrival time
---------------------------------------------------------------------------------------------
                                              0.508439   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002890    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000037    0.000018    1.000018 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007283    0.053856    0.371307    1.371326 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.053856    0.000064    1.371390 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.274586    0.271896    1.643286 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.277929    0.024865    1.668151 v i_sram.sram0/AD[2] (CF_SRAM_1024x32)
                                              1.668151   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.328151    1.159587   library hold time
                                              1.159587   data required time
---------------------------------------------------------------------------------------------
                                              1.159587   data required time
                                             -1.668151   data arrival time
---------------------------------------------------------------------------------------------
                                              0.508564   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002613    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000029    0.000015    1.000015 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007613    0.055048    0.372735    1.372750 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.055048    0.000080    1.372829 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.266066    0.269785    1.642614 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.270019    0.026299    1.668914 v i_sram.sram0/AD[5] (CF_SRAM_1024x32)
                                              1.668914   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.328132    1.159568   library hold time
                                              1.159568   data required time
---------------------------------------------------------------------------------------------
                                              1.159568   data required time
                                             -1.668914   data arrival time
---------------------------------------------------------------------------------------------
                                              0.509345   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002839    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000037    0.000018    1.000018 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.053843    0.000064    1.371374 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.244330    0.255140    1.626514 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.257098    0.043694    1.670208 v i_sram.sram7/AD[3] (CF_SRAM_1024x32)
                                              1.670208   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.328341    1.159915   library hold time
                                              1.159915   data required time
---------------------------------------------------------------------------------------------
                                              1.159915   data required time
                                             -1.670208   data arrival time
---------------------------------------------------------------------------------------------
                                              0.510292   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002613    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000029    0.000015    1.000015 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007613    0.055048    0.372735    1.372750 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.055048    0.000080    1.372829 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.266066    0.269785    1.642614 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.274866    0.038216    1.680830 v i_sram.sram5/AD[5] (CF_SRAM_1024x32)
                                              1.680830   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.328080    1.169576   library hold time
                                              1.169576   data required time
---------------------------------------------------------------------------------------------
                                              1.169576   data required time
                                             -1.680830   data arrival time
---------------------------------------------------------------------------------------------
                                              0.511255   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002829    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000037    0.000018    1.000018 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.053843    0.000064    1.371374 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.260225    0.246095    1.617469 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.265286    0.028179    1.645648 v i_sram.sram3/AD[6] (CF_SRAM_1024x32)
                                              1.645648   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.328246    1.134274   library hold time
                                              1.134274   data required time
---------------------------------------------------------------------------------------------
                                              1.134274   data required time
                                             -1.645648   data arrival time
---------------------------------------------------------------------------------------------
                                              0.511373   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002327    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000024    0.000012    1.000012 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007655    0.055206    0.372916    1.372927 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.055206    0.000087    1.373014 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.268360    0.266363    1.639377 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.271818    0.025052    1.664429 v i_sram.sram1/AD[8] (CF_SRAM_1024x32)
                                              1.664429   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.328177    1.152649   library hold time
                                              1.152649   data required time
---------------------------------------------------------------------------------------------
                                              1.152649   data required time
                                             -1.664429   data arrival time
---------------------------------------------------------------------------------------------
                                              0.511780   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002829    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000037    0.000018    1.000018 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.053843    0.000064    1.371374 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.260225    0.246095    1.617469 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.264038    0.025085    1.642554 v i_sram.sram2/AD[6] (CF_SRAM_1024x32)
                                              1.642554   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.328202    1.130623   library hold time
                                              1.130623   data required time
---------------------------------------------------------------------------------------------
                                              1.130623   data required time
                                             -1.642554   data arrival time
---------------------------------------------------------------------------------------------
                                              0.511931   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002839    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000037    0.000018    1.000018 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.053843    0.000064    1.371374 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.244330    0.255140    1.626514 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.255848    0.041560    1.668074 v i_sram.sram6/AD[3] (CF_SRAM_1024x32)
                                              1.668074   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.328356    1.155989   library hold time
                                              1.155989   data required time
---------------------------------------------------------------------------------------------
                                              1.155989   data required time
                                             -1.668074   data arrival time
---------------------------------------------------------------------------------------------
                                              0.512086   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000037    0.000018    1.000018 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.053843    0.000064    1.371374 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.273162    0.269599    1.640973 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.286104    0.046519    1.687492 v i_sram.sram4/AD[1] (CF_SRAM_1024x32)
                                              1.687492   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.328068    1.175333   library hold time
                                              1.175333   data required time
---------------------------------------------------------------------------------------------
                                              1.175333   data required time
                                             -1.687492   data arrival time
---------------------------------------------------------------------------------------------
                                              0.512159   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002890    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000037    0.000018    1.000018 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007283    0.053856    0.371307    1.371326 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.053856    0.000064    1.371390 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.274586    0.271896    1.643286 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.286254    0.044426    1.687711 v i_sram.sram4/AD[2] (CF_SRAM_1024x32)
                                              1.687711   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.328068    1.175333   library hold time
                                              1.175333   data required time
---------------------------------------------------------------------------------------------
                                              1.175333   data required time
                                             -1.687711   data arrival time
---------------------------------------------------------------------------------------------
                                              0.512378   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002613    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000029    0.000015    1.000015 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007613    0.055048    0.372735    1.372750 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.055048    0.000080    1.372829 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.266066    0.269785    1.642614 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.269003    0.022940    1.665554 v i_sram.sram1/AD[5] (CF_SRAM_1024x32)
                                              1.665554   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.328170    1.152642   library hold time
                                              1.152642   data required time
---------------------------------------------------------------------------------------------
                                              1.152642   data required time
                                             -1.665554   data arrival time
---------------------------------------------------------------------------------------------
                                              0.512912   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000037    0.000018    1.000018 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.053843    0.000064    1.371374 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.273162    0.269599    1.640973 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.277121    0.026850    1.667823 v i_sram.sram1/AD[1] (CF_SRAM_1024x32)
                                              1.667823   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.328189    1.152662   library hold time
                                              1.152662   data required time
---------------------------------------------------------------------------------------------
                                              1.152662   data required time
                                             -1.667823   data arrival time
---------------------------------------------------------------------------------------------
                                              0.515161   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000037    0.000018    1.000018 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.053843    0.000064    1.371374 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.273162    0.269599    1.640973 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.284566    0.043796    1.684769 v i_sram.sram5/AD[1] (CF_SRAM_1024x32)
                                              1.684769   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.328104    1.169599   library hold time
                                              1.169599   data required time
---------------------------------------------------------------------------------------------
                                              1.169599   data required time
                                             -1.684769   data arrival time
---------------------------------------------------------------------------------------------
                                              0.515170   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002890    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000037    0.000018    1.000018 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007283    0.053856    0.371307    1.371326 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.053856    0.000064    1.371390 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.274586    0.271896    1.643286 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.277891    0.024738    1.668024 v i_sram.sram1/AD[2] (CF_SRAM_1024x32)
                                              1.668024   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.328191    1.152664   library hold time
                                              1.152664   data required time
---------------------------------------------------------------------------------------------
                                              1.152664   data required time
                                             -1.668024   data arrival time
---------------------------------------------------------------------------------------------
                                              0.515360   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002890    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000037    0.000018    1.000018 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007283    0.053856    0.371307    1.371326 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.053856    0.000064    1.371390 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.274586    0.271896    1.643286 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.284800    0.041699    1.684985 v i_sram.sram5/AD[2] (CF_SRAM_1024x32)
                                              1.684985   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.328104    1.169600   library hold time
                                              1.169600   data required time
---------------------------------------------------------------------------------------------
                                              1.169600   data required time
                                             -1.684985   data arrival time
---------------------------------------------------------------------------------------------
                                              0.515385   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001960    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000015    0.000007    1.000007 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007129    0.053293    0.370648    1.370655 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.053293    0.000028    1.370684 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.286260    0.283520    1.654203 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.294356    0.038189    1.692393 v i_sram.sram4/AD[9] (CF_SRAM_1024x32)
                                              1.692393   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.328088    1.175353   library hold time
                                              1.175353   data required time
---------------------------------------------------------------------------------------------
                                              1.175353   data required time
                                             -1.692393   data arrival time
---------------------------------------------------------------------------------------------
                                              0.517040   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.265451    0.056025    1.893038 v i_sram.sram2/BEN[5] (CF_SRAM_1024x32)
                                              1.893038   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.573238    1.375659   library hold time
                                              1.375659   data required time
---------------------------------------------------------------------------------------------
                                              1.375659   data required time
                                             -1.893038   data arrival time
---------------------------------------------------------------------------------------------
                                              0.517380   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002859    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000037    0.000018    1.000018 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007287    0.053871    0.371325    1.371343 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.053871    0.000064    1.371407 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.280413    0.278033    1.649441 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.291241    0.043371    1.692812 v i_sram.sram4/AD[7] (CF_SRAM_1024x32)
                                              1.692812   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.328080    1.175345   library hold time
                                              1.175345   data required time
---------------------------------------------------------------------------------------------
                                              1.175345   data required time
                                             -1.692812   data arrival time
---------------------------------------------------------------------------------------------
                                              0.517467   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.265557    0.056153    1.893167 v i_sram.sram2/BEN[4] (CF_SRAM_1024x32)
                                              1.893167   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.573213    1.375634   library hold time
                                              1.375634   data required time
---------------------------------------------------------------------------------------------
                                              1.375634   data required time
                                             -1.893167   data arrival time
---------------------------------------------------------------------------------------------
                                              0.517533   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.265792    0.056438    1.893452 v i_sram.sram2/BEN[6] (CF_SRAM_1024x32)
                                              1.893452   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.573159    1.375579   library hold time
                                              1.375579   data required time
---------------------------------------------------------------------------------------------
                                              1.375579   data required time
                                             -1.893452   data arrival time
---------------------------------------------------------------------------------------------
                                              0.517872   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002877    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000038    0.000019    1.000019 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007352    0.054102    0.371607    1.371626 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.054102    0.000065    1.371690 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.252719    0.257654    1.629344 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.268045    0.048485    1.677829 v i_sram.sram7/AD[0] (CF_SRAM_1024x32)
                                              1.677829   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.328368    1.159942   library hold time
                                              1.159942   data required time
---------------------------------------------------------------------------------------------
                                              1.159942   data required time
                                             -1.677829   data arrival time
---------------------------------------------------------------------------------------------
                                              0.517887   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.265919    0.056591    1.893605 v i_sram.sram2/BEN[7] (CF_SRAM_1024x32)
                                              1.893605   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.573129    1.375550   library hold time
                                              1.375550   data required time
---------------------------------------------------------------------------------------------
                                              1.375550   data required time
                                             -1.893605   data arrival time
---------------------------------------------------------------------------------------------
                                              0.518054   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.266037    0.056734    1.893747 v i_sram.sram2/BEN[3] (CF_SRAM_1024x32)
                                              1.893747   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.573102    1.375523   library hold time
                                              1.375523   data required time
---------------------------------------------------------------------------------------------
                                              1.375523   data required time
                                             -1.893747   data arrival time
---------------------------------------------------------------------------------------------
                                              0.518225   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.266469    0.057254    1.894267 v i_sram.sram2/BEN[2] (CF_SRAM_1024x32)
                                              1.894267   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.573001    1.375422   library hold time
                                              1.375422   data required time
---------------------------------------------------------------------------------------------
                                              1.375422   data required time
                                             -1.894267   data arrival time
---------------------------------------------------------------------------------------------
                                              0.518845   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.266706    0.057539    1.894552 v i_sram.sram2/BEN[1] (CF_SRAM_1024x32)
                                              1.894552   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.572946    1.375367   library hold time
                                              1.375367   data required time
---------------------------------------------------------------------------------------------
                                              1.375367   data required time
                                             -1.894552   data arrival time
---------------------------------------------------------------------------------------------
                                              0.519185   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.266835    0.057693    1.894706 v i_sram.sram2/BEN[0] (CF_SRAM_1024x32)
                                              1.894706   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.572916    1.375337   library hold time
                                              1.375337   data required time
---------------------------------------------------------------------------------------------
                                              1.375337   data required time
                                             -1.894706   data arrival time
---------------------------------------------------------------------------------------------
                                              0.519369   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002877    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000038    0.000019    1.000019 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007352    0.054102    0.371607    1.371626 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.054102    0.000065    1.371690 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.252719    0.257654    1.629344 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.266527    0.046090    1.675434 v i_sram.sram6/AD[0] (CF_SRAM_1024x32)
                                              1.675434   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.328382    1.156014   library hold time
                                              1.156014   data required time
---------------------------------------------------------------------------------------------
                                              1.156014   data required time
                                             -1.675434   data arrival time
---------------------------------------------------------------------------------------------
                                              0.519420   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _674_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002444    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065809    0.094948    0.138195    1.138205 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.097027    0.011165    1.149370 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041876    0.084538    0.190213    1.339584 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.084866    0.004101    1.343685 v _674_/D (sky130_fd_sc_hd__dfrtp_1)
                                              1.343685   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.528227    0.084180    0.578235 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.250000    0.828235   clock uncertainty
                                  0.000000    0.828235   clock reconvergence pessimism
                                 -0.004204    0.824031   library hold time
                                              0.824031   data required time
---------------------------------------------------------------------------------------------
                                              0.824031   data required time
                                             -1.343685   data arrival time
---------------------------------------------------------------------------------------------
                                              0.519654   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002839    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000037    0.000018    1.000018 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.053843    0.000064    1.371374 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.244330    0.255140    1.626514 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.249128    0.027477    1.653991 v i_sram.sram3/AD[3] (CF_SRAM_1024x32)
                                              1.653991   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.328207    1.134235   library hold time
                                              1.134235   data required time
---------------------------------------------------------------------------------------------
                                              1.134235   data required time
                                             -1.653991   data arrival time
---------------------------------------------------------------------------------------------
                                              0.519756   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002859    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000037    0.000018    1.000018 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007287    0.053871    0.371325    1.371343 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.053871    0.000064    1.371407 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.280413    0.278033    1.649441 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.289710    0.040325    1.689765 v i_sram.sram5/AD[7] (CF_SRAM_1024x32)
                                              1.689765   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.328116    1.169611   library hold time
                                              1.169611   data required time
---------------------------------------------------------------------------------------------
                                              1.169611   data required time
                                             -1.689765   data arrival time
---------------------------------------------------------------------------------------------
                                              0.520154   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002859    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000037    0.000018    1.000018 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007287    0.053871    0.371325    1.371343 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.053871    0.000064    1.371407 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.280413    0.278033    1.649441 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.285716    0.030984    1.680425 v i_sram.sram0/AD[7] (CF_SRAM_1024x32)
                                              1.680425   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.328170    1.159606   library hold time
                                              1.159606   data required time
---------------------------------------------------------------------------------------------
                                              1.159606   data required time
                                             -1.680425   data arrival time
---------------------------------------------------------------------------------------------
                                              0.520819   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002839    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000037    0.000018    1.000018 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.053843    0.000064    1.371374 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.244330    0.255140    1.626514 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.248469    0.025663    1.652177 v i_sram.sram2/AD[3] (CF_SRAM_1024x32)
                                              1.652177   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.328165    1.130586   library hold time
                                              1.130586   data required time
---------------------------------------------------------------------------------------------
                                              1.130586   data required time
                                             -1.652177   data arrival time
---------------------------------------------------------------------------------------------
                                              0.521591   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.272622    0.069663    1.896229 v i_sram.sram2/BEN[15] (CF_SRAM_1024x32)
                                              1.896229   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.571571    1.373992   library hold time
                                              1.373992   data required time
---------------------------------------------------------------------------------------------
                                              1.373992   data required time
                                             -1.896229   data arrival time
---------------------------------------------------------------------------------------------
                                              0.522237   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001960    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000015    0.000007    1.000007 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007129    0.053293    0.370648    1.370655 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.053293    0.000028    1.370684 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.286260    0.283520    1.654203 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.294135    0.037690    1.691894 v i_sram.sram5/AD[9] (CF_SRAM_1024x32)
                                              1.691894   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.328127    1.169622   library hold time
                                              1.169622   data required time
---------------------------------------------------------------------------------------------
                                              1.169622   data required time
                                             -1.691894   data arrival time
---------------------------------------------------------------------------------------------
                                              0.522272   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.272571    0.064355    1.901369 v i_sram.sram3/BEN[5] (CF_SRAM_1024x32)
                                              1.901369   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.571620    1.377648   library hold time
                                              1.377648   data required time
---------------------------------------------------------------------------------------------
                                              1.377648   data required time
                                             -1.901369   data arrival time
---------------------------------------------------------------------------------------------
                                              0.523720   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.273850    0.070960    1.897526 v i_sram.sram2/BEN[14] (CF_SRAM_1024x32)
                                              1.897526   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.571286    1.373707   library hold time
                                              1.373707   data required time
---------------------------------------------------------------------------------------------
                                              1.373707   data required time
                                             -1.897526   data arrival time
---------------------------------------------------------------------------------------------
                                              0.523819   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002859    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000037    0.000018    1.000018 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007287    0.053871    0.371325    1.371343 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.053871    0.000064    1.371407 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.280413    0.278033    1.649441 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.284429    0.027247    1.676688 v i_sram.sram1/AD[7] (CF_SRAM_1024x32)
                                              1.676688   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.328207    1.152679   library hold time
                                              1.152679   data required time
---------------------------------------------------------------------------------------------
                                              1.152679   data required time
                                             -1.676688   data arrival time
---------------------------------------------------------------------------------------------
                                              0.524008   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.272840    0.064659    1.901673 v i_sram.sram3/BEN[6] (CF_SRAM_1024x32)
                                              1.901673   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.571557    1.377586   library hold time
                                              1.377586   data required time
---------------------------------------------------------------------------------------------
                                              1.377586   data required time
                                             -1.901673   data arrival time
---------------------------------------------------------------------------------------------
                                              0.524087   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.272939    0.064771    1.901784 v i_sram.sram3/BEN[7] (CF_SRAM_1024x32)
                                              1.901784   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.571534    1.377563   library hold time
                                              1.377563   data required time
---------------------------------------------------------------------------------------------
                                              1.377563   data required time
                                             -1.901784   data arrival time
---------------------------------------------------------------------------------------------
                                              0.524221   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.273164    0.065025    1.902039 v i_sram.sram3/BEN[4] (CF_SRAM_1024x32)
                                              1.902039   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.571482    1.377510   library hold time
                                              1.377510   data required time
---------------------------------------------------------------------------------------------
                                              1.377510   data required time
                                             -1.902039   data arrival time
---------------------------------------------------------------------------------------------
                                              0.524528   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.273686    0.065611    1.902624 v i_sram.sram3/BEN[3] (CF_SRAM_1024x32)
                                              1.902624   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.571361    1.377389   library hold time
                                              1.377389   data required time
---------------------------------------------------------------------------------------------
                                              1.377389   data required time
                                             -1.902624   data arrival time
---------------------------------------------------------------------------------------------
                                              0.525235   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.275311    0.072489    1.899055 v i_sram.sram2/BEN[13] (CF_SRAM_1024x32)
                                              1.899055   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.570946    1.373367   library hold time
                                              1.373367   data required time
---------------------------------------------------------------------------------------------
                                              1.373367   data required time
                                             -1.899055   data arrival time
---------------------------------------------------------------------------------------------
                                              0.525688   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.274140    0.066119    1.903133 v i_sram.sram3/BEN[2] (CF_SRAM_1024x32)
                                              1.903133   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.571255    1.377284   library hold time
                                              1.377284   data required time
---------------------------------------------------------------------------------------------
                                              1.377284   data required time
                                             -1.903133   data arrival time
---------------------------------------------------------------------------------------------
                                              0.525849   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.274451    0.066465    1.903479 v i_sram.sram3/BEN[1] (CF_SRAM_1024x32)
                                              1.903479   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.571183    1.377211   library hold time
                                              1.377211   data required time
---------------------------------------------------------------------------------------------
                                              1.377211   data required time
                                             -1.903479   data arrival time
---------------------------------------------------------------------------------------------
                                              0.526267   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001960    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000015    0.000007    1.000007 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007129    0.053293    0.370648    1.370655 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.053293    0.000028    1.370684 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.286260    0.283520    1.654203 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.291787    0.031888    1.686091 v i_sram.sram0/AD[9] (CF_SRAM_1024x32)
                                              1.686091   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.328185    1.159621   library hold time
                                              1.159621   data required time
---------------------------------------------------------------------------------------------
                                              1.159621   data required time
                                             -1.686091   data arrival time
---------------------------------------------------------------------------------------------
                                              0.526471   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.274602    0.066633    1.903647 v i_sram.sram3/BEN[0] (CF_SRAM_1024x32)
                                              1.903647   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.571148    1.377176   library hold time
                                              1.377176   data required time
---------------------------------------------------------------------------------------------
                                              1.377176   data required time
                                             -1.903647   data arrival time
---------------------------------------------------------------------------------------------
                                              0.526471   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.276019    0.073224    1.899790 v i_sram.sram2/BEN[12] (CF_SRAM_1024x32)
                                              1.899790   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.570782    1.373203   library hold time
                                              1.373203   data required time
---------------------------------------------------------------------------------------------
                                              1.373203   data required time
                                             -1.899790   data arrival time
---------------------------------------------------------------------------------------------
                                              0.526588   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002408    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000025    0.000012    1.000012 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007233    0.053677    0.371085    1.371098 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.053677    0.000063    1.371161 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.226780    0.183113    1.554274 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.318945    0.107381    1.661655 v i_sram.sram3/AD[4] (CF_SRAM_1024x32)
                                              1.661655   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.328471    1.134500   library hold time
                                              1.134500   data required time
---------------------------------------------------------------------------------------------
                                              1.134500   data required time
                                             -1.661655   data arrival time
---------------------------------------------------------------------------------------------
                                              0.527155   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.276706    0.073934    1.900500 v i_sram.sram2/BEN[11] (CF_SRAM_1024x32)
                                              1.900500   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.570622    1.373043   library hold time
                                              1.373043   data required time
---------------------------------------------------------------------------------------------
                                              1.373043   data required time
                                             -1.900500   data arrival time
---------------------------------------------------------------------------------------------
                                              0.527457   slack (MET)


Startpoint: wbs_adr_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.007790    0.000000    0.000000    1.000000 ^ wbs_adr_i[13] (in)
                                                         wbs_adr_i[13] (net)
                      0.000066    0.000033    1.000033 ^ input5/A (sky130_fd_sc_hd__buf_8)
     7    0.151289    0.185034    0.162064    1.162097 ^ input5/X (sky130_fd_sc_hd__buf_8)
                                                         net5 (net)
                      0.185748    0.009321    1.171418 ^ _384_/B (sky130_fd_sc_hd__or3_4)
    33    0.270917    0.582204    0.452063    1.623481 ^ _384_/X (sky130_fd_sc_hd__or3_4)
                                                         _005_ (net)
                      0.585014    0.033823    1.657303 ^ _385_/A (sky130_fd_sc_hd__inv_16)
    33    0.312784    0.199225    0.106544    1.763847 v _385_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[4] (net)
                      0.216752    0.045929    1.809776 v i_sram.sram4/EN (CF_SRAM_1024x32)
                                              1.809776   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.435019    1.282284   library hold time
                                              1.282284   data required time
---------------------------------------------------------------------------------------------
                                              1.282284   data required time
                                             -1.809776   data arrival time
---------------------------------------------------------------------------------------------
                                              0.527492   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001960    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000015    0.000007    1.000007 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007129    0.053293    0.370648    1.370655 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.053293    0.000028    1.370684 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.286260    0.283520    1.654203 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.289947    0.026399    1.680602 v i_sram.sram1/AD[9] (CF_SRAM_1024x32)
                                              1.680602   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.328220    1.152693   library hold time
                                              1.152693   data required time
---------------------------------------------------------------------------------------------
                                              1.152693   data required time
                                             -1.680602   data arrival time
---------------------------------------------------------------------------------------------
                                              0.527909   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.279995    0.077288    1.903854 v i_sram.sram3/BEN[15] (CF_SRAM_1024x32)
                                              1.903854   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.569894    1.375923   library hold time
                                              1.375923   data required time
---------------------------------------------------------------------------------------------
                                              1.375923   data required time
                                             -1.903854   data arrival time
---------------------------------------------------------------------------------------------
                                              0.527932   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002408    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000025    0.000012    1.000012 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007233    0.053677    0.371085    1.371098 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.053677    0.000063    1.371161 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.226780    0.183113    1.554274 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.315323    0.104600    1.658874 v i_sram.sram2/AD[4] (CF_SRAM_1024x32)
                                              1.658874   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.328404    1.130825   library hold time
                                              1.130825   data required time
---------------------------------------------------------------------------------------------
                                              1.130825   data required time
                                             -1.658874   data arrival time
---------------------------------------------------------------------------------------------
                                              0.528049   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.277179    0.074420    1.900986 v i_sram.sram2/BEN[10] (CF_SRAM_1024x32)
                                              1.900986   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.570512    1.372933   library hold time
                                              1.372933   data required time
---------------------------------------------------------------------------------------------
                                              1.372933   data required time
                                             -1.900986   data arrival time
---------------------------------------------------------------------------------------------
                                              0.528053   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002613    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000029    0.000015    1.000015 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007613    0.055048    0.372735    1.372750 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.055048    0.000080    1.372829 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.266066    0.269785    1.642614 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.278945    0.045888    1.688503 v i_sram.sram7/AD[5] (CF_SRAM_1024x32)
                                              1.688503   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.328394    1.159968   library hold time
                                              1.159968   data required time
---------------------------------------------------------------------------------------------
                                              1.159968   data required time
                                             -1.688503   data arrival time
---------------------------------------------------------------------------------------------
                                              0.528535   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.277636    0.074889    1.901455 v i_sram.sram2/BEN[9] (CF_SRAM_1024x32)
                                              1.901455   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.570406    1.372827   library hold time
                                              1.372827   data required time
---------------------------------------------------------------------------------------------
                                              1.372827   data required time
                                             -1.901455   data arrival time
---------------------------------------------------------------------------------------------
                                              0.528628   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.277823    0.075080    1.901647 v i_sram.sram2/BEN[8] (CF_SRAM_1024x32)
                                              1.901647   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.570363    1.372783   library hold time
                                              1.372783   data required time
---------------------------------------------------------------------------------------------
                                              1.372783   data required time
                                             -1.901647   data arrival time
---------------------------------------------------------------------------------------------
                                              0.528863   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.281007    0.078306    1.904873 v i_sram.sram3/BEN[14] (CF_SRAM_1024x32)
                                              1.904873   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.569659    1.375688   library hold time
                                              1.375688   data required time
---------------------------------------------------------------------------------------------
                                              1.375688   data required time
                                             -1.904873   data arrival time
---------------------------------------------------------------------------------------------
                                              0.529185   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002613    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000029    0.000015    1.000015 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007613    0.055048    0.372735    1.372750 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.055048    0.000080    1.372829 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.266066    0.269785    1.642614 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.277508    0.043334    1.685948 v i_sram.sram6/AD[5] (CF_SRAM_1024x32)
                                              1.685948   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.328409    1.156041   library hold time
                                              1.156041   data required time
---------------------------------------------------------------------------------------------
                                              1.156041   data required time
                                             -1.685948   data arrival time
---------------------------------------------------------------------------------------------
                                              0.529907   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002877    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000038    0.000019    1.000019 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007352    0.054102    0.371607    1.371626 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.054102    0.000065    1.371690 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.252719    0.257654    1.629344 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.260525    0.035147    1.664491 v i_sram.sram3/AD[0] (CF_SRAM_1024x32)
                                              1.664491   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.328234    1.134263   library hold time
                                              1.134263   data required time
---------------------------------------------------------------------------------------------
                                              1.134263   data required time
                                             -1.664491   data arrival time
---------------------------------------------------------------------------------------------
                                              0.530229   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.282017    0.079316    1.905882 v i_sram.sram3/BEN[13] (CF_SRAM_1024x32)
                                              1.905882   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.569424    1.375453   library hold time
                                              1.375453   data required time
---------------------------------------------------------------------------------------------
                                              1.375453   data required time
                                             -1.905882   data arrival time
---------------------------------------------------------------------------------------------
                                              0.530429   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002276    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000020    0.000010    1.000010 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002137    0.036519    0.346272    1.346282 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.036519    0.000008    1.346290 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038914    0.062150    0.129900    1.476190 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.062174    0.001135    1.477326 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.603532    0.298736    0.187920    1.665245 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.301951    0.026735    1.691980 ^ i_sram.sram0/R_WB (CF_SRAM_1024x32)
                                              1.691980   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.329903    1.161339   library hold time
                                              1.161339   data required time
---------------------------------------------------------------------------------------------
                                              1.161339   data required time
                                             -1.691980   data arrival time
---------------------------------------------------------------------------------------------
                                              0.530642   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002877    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000038    0.000019    1.000019 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007352    0.054102    0.371607    1.371626 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.054102    0.000065    1.371690 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.252719    0.257654    1.629344 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.259158    0.032139    1.661483 v i_sram.sram2/AD[0] (CF_SRAM_1024x32)
                                              1.661483   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.328191    1.130611   library hold time
                                              1.130611   data required time
---------------------------------------------------------------------------------------------
                                              1.130611   data required time
                                             -1.661483   data arrival time
---------------------------------------------------------------------------------------------
                                              0.530871   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.282845    0.080139    1.906705 v i_sram.sram3/BEN[12] (CF_SRAM_1024x32)
                                              1.906705   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.569232    1.375261   library hold time
                                              1.375261   data required time
---------------------------------------------------------------------------------------------
                                              1.375261   data required time
                                             -1.906705   data arrival time
---------------------------------------------------------------------------------------------
                                              0.531445   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.283501    0.080789    1.907355 v i_sram.sram3/BEN[11] (CF_SRAM_1024x32)
                                              1.907355   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.569079    1.375108   library hold time
                                              1.375108   data required time
---------------------------------------------------------------------------------------------
                                              1.375108   data required time
                                             -1.907355   data arrival time
---------------------------------------------------------------------------------------------
                                              0.532247   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.283985    0.081267    1.907833 v i_sram.sram3/BEN[10] (CF_SRAM_1024x32)
                                              1.907833   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.568967    1.374995   library hold time
                                              1.374995   data required time
---------------------------------------------------------------------------------------------
                                              1.374995   data required time
                                             -1.907833   data arrival time
---------------------------------------------------------------------------------------------
                                              0.532837   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.284310    0.081586    1.908152 v i_sram.sram3/BEN[9] (CF_SRAM_1024x32)
                                              1.908152   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.568892    1.374920   library hold time
                                              1.374920   data required time
---------------------------------------------------------------------------------------------
                                              1.374920   data required time
                                             -1.908152   data arrival time
---------------------------------------------------------------------------------------------
                                              0.533232   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.284473    0.081747    1.908313 v i_sram.sram3/BEN[8] (CF_SRAM_1024x32)
                                              1.908313   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.568853    1.374882   library hold time
                                              1.374882   data required time
---------------------------------------------------------------------------------------------
                                              1.374882   data required time
                                             -1.908313   data arrival time
---------------------------------------------------------------------------------------------
                                              0.533431   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002890    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000037    0.000018    1.000018 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007283    0.053856    0.371307    1.371326 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.053856    0.000064    1.371390 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.274586    0.271896    1.643286 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.289710    0.050340    1.693626 v i_sram.sram7/AD[2] (CF_SRAM_1024x32)
                                              1.693626   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.328420    1.159994   library hold time
                                              1.159994   data required time
---------------------------------------------------------------------------------------------
                                              1.159994   data required time
                                             -1.693626   data arrival time
---------------------------------------------------------------------------------------------
                                              0.533632   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000037    0.000018    1.000018 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.053843    0.000064    1.371374 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.273162    0.269599    1.640973 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.289993    0.052810    1.693783 v i_sram.sram7/AD[1] (CF_SRAM_1024x32)
                                              1.693783   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.328421    1.159994   library hold time
                                              1.159994   data required time
---------------------------------------------------------------------------------------------
                                              1.159994   data required time
                                             -1.693783   data arrival time
---------------------------------------------------------------------------------------------
                                              0.533788   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001960    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000015    0.000007    1.000007 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007129    0.053293    0.370648    1.370655 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.053293    0.000028    1.370684 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.286260    0.283520    1.654203 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.294994    0.039596    1.693799 v i_sram.sram7/AD[9] (CF_SRAM_1024x32)
                                              1.693799   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.328433    1.160007   library hold time
                                              1.160007   data required time
---------------------------------------------------------------------------------------------
                                              1.160007   data required time
                                             -1.693799   data arrival time
---------------------------------------------------------------------------------------------
                                              0.533793   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000037    0.000018    1.000018 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.053843    0.000064    1.371374 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.273162    0.269599    1.640973 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.288142    0.049907    1.690881 v i_sram.sram6/AD[1] (CF_SRAM_1024x32)
                                              1.690881   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.328434    1.156067   library hold time
                                              1.156067   data required time
---------------------------------------------------------------------------------------------
                                              1.156067   data required time
                                             -1.690881   data arrival time
---------------------------------------------------------------------------------------------
                                              0.534814   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002890    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000037    0.000018    1.000018 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007283    0.053856    0.371307    1.371326 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.053856    0.000064    1.371390 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.274586    0.271896    1.643286 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.288084    0.047643    1.690929 v i_sram.sram6/AD[2] (CF_SRAM_1024x32)
                                              1.690929   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.328434    1.156066   library hold time
                                              1.156066   data required time
---------------------------------------------------------------------------------------------
                                              1.156066   data required time
                                             -1.690929   data arrival time
---------------------------------------------------------------------------------------------
                                              0.534863   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001960    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000015    0.000007    1.000007 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007129    0.053293    0.370648    1.370655 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.053293    0.000028    1.370684 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.286260    0.283520    1.654203 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.293799    0.036916    1.691119 v i_sram.sram6/AD[9] (CF_SRAM_1024x32)
                                              1.691119   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.328448    1.156080   library hold time
                                              1.156080   data required time
---------------------------------------------------------------------------------------------
                                              1.156080   data required time
                                             -1.691119   data arrival time
---------------------------------------------------------------------------------------------
                                              0.535039   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002613    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000029    0.000015    1.000015 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007613    0.055048    0.372735    1.372750 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.055048    0.000080    1.372829 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.266066    0.269785    1.642614 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.270930    0.028943    1.671558 v i_sram.sram3/AD[5] (CF_SRAM_1024x32)
                                              1.671558   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.328259    1.134288   library hold time
                                              1.134288   data required time
---------------------------------------------------------------------------------------------
                                              1.134288   data required time
                                             -1.671558   data arrival time
---------------------------------------------------------------------------------------------
                                              0.537270   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002859    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000037    0.000018    1.000018 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007287    0.053871    0.371325    1.371343 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.053871    0.000064    1.371407 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.280413    0.278033    1.649441 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.293701    0.047873    1.697313 v i_sram.sram7/AD[7] (CF_SRAM_1024x32)
                                              1.697313   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.328430    1.160003   library hold time
                                              1.160003   data required time
---------------------------------------------------------------------------------------------
                                              1.160003   data required time
                                             -1.697313   data arrival time
---------------------------------------------------------------------------------------------
                                              0.537310   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002613    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000029    0.000015    1.000015 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007613    0.055048    0.372735    1.372750 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.055048    0.000080    1.372829 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.266066    0.269785    1.642614 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.269863    0.025815    1.668430 v i_sram.sram2/AD[5] (CF_SRAM_1024x32)
                                              1.668430   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.328216    1.130637   library hold time
                                              1.130637   data required time
---------------------------------------------------------------------------------------------
                                              1.130637   data required time
                                             -1.668430   data arrival time
---------------------------------------------------------------------------------------------
                                              0.537792   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002859    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000037    0.000018    1.000018 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007287    0.053871    0.371325    1.371343 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.053871    0.000064    1.371407 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.280413    0.278033    1.649441 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.292068    0.044932    1.694372 v i_sram.sram6/AD[7] (CF_SRAM_1024x32)
                                              1.694372   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.328444    1.156076   library hold time
                                              1.156076   data required time
---------------------------------------------------------------------------------------------
                                              1.156076   data required time
                                             -1.694372   data arrival time
---------------------------------------------------------------------------------------------
                                              0.538297   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002327    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000024    0.000012    1.000012 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007655    0.055206    0.372916    1.372927 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.055206    0.000087    1.373014 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.268360    0.266363    1.639377 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.273650    0.030268    1.669646 v i_sram.sram2/AD[8] (CF_SRAM_1024x32)
                                              1.669646   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.328226    1.130646   library hold time
                                              1.130646   data required time
---------------------------------------------------------------------------------------------
                                              1.130646   data required time
                                             -1.669646   data arrival time
---------------------------------------------------------------------------------------------
                                              0.538999   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002327    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000024    0.000012    1.000012 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007655    0.055206    0.372916    1.372927 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.055206    0.000087    1.373014 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.268360    0.266363    1.639377 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.275459    0.034564    1.673942 v i_sram.sram3/AD[8] (CF_SRAM_1024x32)
                                              1.673942   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.328270    1.134299   library hold time
                                              1.134299   data required time
---------------------------------------------------------------------------------------------
                                              1.134299   data required time
                                             -1.673942   data arrival time
---------------------------------------------------------------------------------------------
                                              0.539643   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002276    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000020    0.000010    1.000010 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002137    0.036519    0.346272    1.346282 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.036519    0.000008    1.346290 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038914    0.062150    0.129900    1.476190 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.062174    0.001135    1.477326 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.603532    0.298736    0.187920    1.665245 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.313748    0.051909    1.717154 ^ i_sram.sram4/R_WB (CF_SRAM_1024x32)
                                              1.717154   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.329788    1.177052   library hold time
                                              1.177052   data required time
---------------------------------------------------------------------------------------------
                                              1.177052   data required time
                                             -1.717154   data arrival time
---------------------------------------------------------------------------------------------
                                              0.540102   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000037    0.000018    1.000018 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.053843    0.000064    1.371374 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.273162    0.269599    1.640973 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.280560    0.035756    1.676729 v i_sram.sram3/AD[1] (CF_SRAM_1024x32)
                                              1.676729   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.328282    1.134311   library hold time
                                              1.134311   data required time
---------------------------------------------------------------------------------------------
                                              1.134311   data required time
                                             -1.676729   data arrival time
---------------------------------------------------------------------------------------------
                                              0.542418   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000037    0.000018    1.000018 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.053843    0.000064    1.371374 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.273162    0.269599    1.640973 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.279337    0.032894    1.673867 v i_sram.sram2/AD[1] (CF_SRAM_1024x32)
                                              1.673867   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.328239    1.130660   library hold time
                                              1.130660   data required time
---------------------------------------------------------------------------------------------
                                              1.130660   data required time
                                             -1.673867   data arrival time
---------------------------------------------------------------------------------------------
                                              0.543207   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002890    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000037    0.000018    1.000018 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007283    0.053856    0.371307    1.371326 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.053856    0.000064    1.371390 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.274586    0.271896    1.643286 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.281431    0.034563    1.677849 v i_sram.sram3/AD[2] (CF_SRAM_1024x32)
                                              1.677849   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.328285    1.134313   library hold time
                                              1.134313   data required time
---------------------------------------------------------------------------------------------
                                              1.134313   data required time
                                             -1.677849   data arrival time
---------------------------------------------------------------------------------------------
                                              0.543536   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002859    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000037    0.000018    1.000018 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007287    0.053871    0.371325    1.371343 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.053871    0.000064    1.371407 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.280413    0.278033    1.649441 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.283749    0.025017    1.674457 v i_sram.sram2/AD[7] (CF_SRAM_1024x32)
                                              1.674457   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.328250    1.130671   library hold time
                                              1.130671   data required time
---------------------------------------------------------------------------------------------
                                              1.130671   data required time
                                             -1.674457   data arrival time
---------------------------------------------------------------------------------------------
                                              0.543786   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002859    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000037    0.000018    1.000018 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007287    0.053871    0.371325    1.371343 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.053871    0.000064    1.371407 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.280413    0.278033    1.649441 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.284966    0.028871    1.678311 v i_sram.sram3/AD[7] (CF_SRAM_1024x32)
                                              1.678311   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.328293    1.134322   library hold time
                                              1.134322   data required time
---------------------------------------------------------------------------------------------
                                              1.134322   data required time
                                             -1.678311   data arrival time
---------------------------------------------------------------------------------------------
                                              0.543990   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002890    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000037    0.000018    1.000018 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007283    0.053856    0.371307    1.371326 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.053856    0.000064    1.371390 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.274586    0.271896    1.643286 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.280188    0.031502    1.674787 v i_sram.sram2/AD[2] (CF_SRAM_1024x32)
                                              1.674787   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.328241    1.130662   library hold time
                                              1.130662   data required time
---------------------------------------------------------------------------------------------
                                              1.130662   data required time
                                             -1.674787   data arrival time
---------------------------------------------------------------------------------------------
                                              0.544125   slack (MET)


Startpoint: wbs_adr_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.007790    0.000000    0.000000    1.000000 ^ wbs_adr_i[13] (in)
                                                         wbs_adr_i[13] (net)
                      0.000066    0.000033    1.000033 ^ input5/A (sky130_fd_sc_hd__buf_8)
     7    0.151289    0.185034    0.162064    1.162097 ^ input5/X (sky130_fd_sc_hd__buf_8)
                                                         net5 (net)
                      0.185241    0.005122    1.167219 ^ _395_/B (sky130_fd_sc_hd__or3_4)
    33    0.286402    0.613738    0.486676    1.653895 ^ _395_/X (sky130_fd_sc_hd__or3_4)
                                                         _012_ (net)
                      0.616742    0.035323    1.689219 ^ _396_/A (sky130_fd_sc_hd__inv_16)
    33    0.253555    0.178753    0.088616    1.777835 v _396_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[0] (net)
                      0.188357    0.032644    1.810479 v i_sram.sram0/EN (CF_SRAM_1024x32)
                                              1.810479   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.530146    0.087381    0.581436 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831436   clock uncertainty
                                  0.000000    0.831436   clock reconvergence pessimism
                                  0.433720    1.265156   library hold time
                                              1.265156   data required time
---------------------------------------------------------------------------------------------
                                              1.265156   data required time
                                             -1.810479   data arrival time
---------------------------------------------------------------------------------------------
                                              0.545323   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001960    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000015    0.000007    1.000007 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007129    0.053293    0.370648    1.370655 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.053293    0.000028    1.370684 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.286260    0.283520    1.654203 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.291381    0.030768    1.684971 v i_sram.sram3/AD[9] (CF_SRAM_1024x32)
                                              1.684971   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.328309    1.134337   library hold time
                                              1.134337   data required time
---------------------------------------------------------------------------------------------
                                              1.134337   data required time
                                             -1.684971   data arrival time
---------------------------------------------------------------------------------------------
                                              0.550634   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001960    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000015    0.000007    1.000007 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007129    0.053293    0.370648    1.370655 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.053293    0.000028    1.370684 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.286260    0.283520    1.654203 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.290329    0.027639    1.681842 v i_sram.sram2/AD[9] (CF_SRAM_1024x32)
                                              1.681842   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.328266    1.130687   library hold time
                                              1.130687   data required time
---------------------------------------------------------------------------------------------
                                              1.130687   data required time
                                             -1.681842   data arrival time
---------------------------------------------------------------------------------------------
                                              0.551156   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002327    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000024    0.000012    1.000012 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007655    0.055206    0.372916    1.372927 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.055206    0.000087    1.373014 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.268360    0.266363    1.639377 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.306010    0.077710    1.717088 v i_sram.sram7/AD[8] (CF_SRAM_1024x32)
                                              1.717088   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.328490    1.160064   library hold time
                                              1.160064   data required time
---------------------------------------------------------------------------------------------
                                              1.160064   data required time
                                             -1.717088   data arrival time
---------------------------------------------------------------------------------------------
                                              0.557024   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002327    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000024    0.000012    1.000012 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007655    0.055206    0.372916    1.372927 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.055206    0.000087    1.373014 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.268360    0.266363    1.639377 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.303956    0.075430    1.714807 v i_sram.sram6/AD[8] (CF_SRAM_1024x32)
                                              1.714807   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.328493    1.156125   library hold time
                                              1.156125   data required time
---------------------------------------------------------------------------------------------
                                              1.156125   data required time
                                             -1.714807   data arrival time
---------------------------------------------------------------------------------------------
                                              0.558682   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002829    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000037    0.000018    1.000018 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.053843    0.000064    1.371374 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.260225    0.246095    1.617469 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.353076    0.119518    1.736987 v i_sram.sram4/AD[6] (CF_SRAM_1024x32)
                                              1.736987   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.328500    1.175764   library hold time
                                              1.175764   data required time
---------------------------------------------------------------------------------------------
                                              1.175764   data required time
                                             -1.736987   data arrival time
---------------------------------------------------------------------------------------------
                                              0.561223   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002829    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000037    0.000018    1.000018 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.053843    0.000064    1.371374 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.260225    0.246095    1.617469 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.349510    0.116572    1.734041 v i_sram.sram5/AD[6] (CF_SRAM_1024x32)
                                              1.734041   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.328512    1.170008   library hold time
                                              1.170008   data required time
---------------------------------------------------------------------------------------------
                                              1.170008   data required time
                                             -1.734041   data arrival time
---------------------------------------------------------------------------------------------
                                              0.564034   slack (MET)


Startpoint: wbs_adr_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.007123    0.000000    0.000000    1.000000 v wbs_adr_i[13] (in)
                                                         wbs_adr_i[13] (net)
                      0.000060    0.000030    1.000030 v input5/A (sky130_fd_sc_hd__buf_8)
     7    0.148782    0.081299    0.117358    1.117388 v input5/X (sky130_fd_sc_hd__buf_8)
                                                         net5 (net)
                      0.082641    0.008356    1.125744 v _423_/B (sky130_fd_sc_hd__and3_4)
     2    0.034376    0.046982    0.157067    1.282811 v _423_/X (sky130_fd_sc_hd__and3_4)
                                                         i_sram.sram_cs[7] (net)
                      0.047632    0.004354    1.287165 v hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.062493    0.217493    0.539362    1.826527 v hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.217538    0.003003    1.829530 v i_sram.sram7/EN (CF_SRAM_1024x32)
                                              1.829530   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.430695    1.262269   library hold time
                                              1.262269   data required time
---------------------------------------------------------------------------------------------
                                              1.262269   data required time
                                             -1.829530   data arrival time
---------------------------------------------------------------------------------------------
                                              0.567261   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002408    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000025    0.000012    1.000012 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007233    0.053677    0.371085    1.371098 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.053677    0.000063    1.371161 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.226780    0.183113    1.554274 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.434234    0.189955    1.744229 v i_sram.sram4/AD[4] (CF_SRAM_1024x32)
                                              1.744229   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.329108    1.176373   library hold time
                                              1.176373   data required time
---------------------------------------------------------------------------------------------
                                              1.176373   data required time
                                             -1.744229   data arrival time
---------------------------------------------------------------------------------------------
                                              0.567856   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002408    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000025    0.000012    1.000012 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007233    0.053677    0.371085    1.371098 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.053677    0.000063    1.371161 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.226780    0.183113    1.554274 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.431082    0.187816    1.742090 v i_sram.sram5/AD[4] (CF_SRAM_1024x32)
                                              1.742090   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.329124    1.170619   library hold time
                                              1.170619   data required time
---------------------------------------------------------------------------------------------
                                              1.170619   data required time
                                             -1.742090   data arrival time
---------------------------------------------------------------------------------------------
                                              0.571471   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002276    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000020    0.000010    1.000010 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002137    0.036519    0.346272    1.346282 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.036519    0.000008    1.346290 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038914    0.062150    0.129900    1.476190 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.062174    0.001135    1.477326 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.603532    0.298736    0.187920    1.665245 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.337846    0.082077    1.747322 ^ i_sram.sram5/R_WB (CF_SRAM_1024x32)
                                              1.747322   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.329803    1.171298   library hold time
                                              1.171298   data required time
---------------------------------------------------------------------------------------------
                                              1.171298   data required time
                                             -1.747322   data arrival time
---------------------------------------------------------------------------------------------
                                              0.576024   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002829    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000037    0.000018    1.000018 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.053843    0.000064    1.371374 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.260225    0.246095    1.617469 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.358854    0.124248    1.741717 v i_sram.sram7/AD[6] (CF_SRAM_1024x32)
                                              1.741717   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.328886    1.160460   library hold time
                                              1.160460   data required time
---------------------------------------------------------------------------------------------
                                              1.160460   data required time
                                             -1.741717   data arrival time
---------------------------------------------------------------------------------------------
                                              0.581257   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002829    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000037    0.000018    1.000018 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.053843    0.000064    1.371374 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.260225    0.246095    1.617469 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.355337    0.121375    1.738844 v i_sram.sram6/AD[6] (CF_SRAM_1024x32)
                                              1.738844   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.328878    1.156510   library hold time
                                              1.156510   data required time
---------------------------------------------------------------------------------------------
                                              1.156510   data required time
                                             -1.738844   data arrival time
---------------------------------------------------------------------------------------------
                                              0.582334   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002276    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000020    0.000010    1.000010 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002137    0.036519    0.346272    1.346282 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.036519    0.000008    1.346290 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038914    0.062150    0.129900    1.476190 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.062174    0.001135    1.477326 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.603532    0.298736    0.187920    1.665245 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.328625    0.071537    1.736783 ^ i_sram.sram1/R_WB (CF_SRAM_1024x32)
                                              1.736783   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.329916    1.154388   library hold time
                                              1.154388   data required time
---------------------------------------------------------------------------------------------
                                              1.154388   data required time
                                             -1.736783   data arrival time
---------------------------------------------------------------------------------------------
                                              0.582394   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002408    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000025    0.000012    1.000012 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007233    0.053677    0.371085    1.371098 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.053677    0.000063    1.371161 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.226780    0.183113    1.554274 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.440892    0.194461    1.748735 v i_sram.sram7/AD[4] (CF_SRAM_1024x32)
                                              1.748735   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.329501    1.161075   library hold time
                                              1.161075   data required time
---------------------------------------------------------------------------------------------
                                              1.161075   data required time
                                             -1.748735   data arrival time
---------------------------------------------------------------------------------------------
                                              0.587660   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002408    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000025    0.000012    1.000012 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007233    0.053677    0.371085    1.371098 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.053677    0.000063    1.371161 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.226780    0.183113    1.554274 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.437817    0.192382    1.746656 v i_sram.sram6/AD[4] (CF_SRAM_1024x32)
                                              1.746656   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.329497    1.157129   library hold time
                                              1.157129   data required time
---------------------------------------------------------------------------------------------
                                              1.157129   data required time
                                             -1.746656   data arrival time
---------------------------------------------------------------------------------------------
                                              0.589527   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002276    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000020    0.000010    1.000010 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002137    0.036519    0.346272    1.346282 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.036519    0.000008    1.346290 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038914    0.062150    0.129900    1.476190 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.062174    0.001135    1.477326 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.603532    0.298736    0.187920    1.665245 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.343701    0.088435    1.753681 ^ i_sram.sram7/R_WB (CF_SRAM_1024x32)
                                              1.753681   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.330101    1.161675   library hold time
                                              1.161675   data required time
---------------------------------------------------------------------------------------------
                                              1.161675   data required time
                                             -1.753681   data arrival time
---------------------------------------------------------------------------------------------
                                              0.592006   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002276    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000020    0.000010    1.000010 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002137    0.036519    0.346272    1.346282 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.036519    0.000008    1.346290 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038914    0.062150    0.129900    1.476190 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.062174    0.001135    1.477326 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.603532    0.298736    0.187920    1.665245 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.341745    0.086336    1.751581 ^ i_sram.sram6/R_WB (CF_SRAM_1024x32)
                                              1.751581   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.330121    1.157753   library hold time
                                              1.157753   data required time
---------------------------------------------------------------------------------------------
                                              1.157753   data required time
                                             -1.751581   data arrival time
---------------------------------------------------------------------------------------------
                                              0.593828   slack (MET)


Startpoint: wbs_adr_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002708    0.000000    0.000000    1.000000 ^ wbs_adr_i[14] (in)
                                                         wbs_adr_i[14] (net)
                      0.000022    0.000011    1.000011 ^ input6/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.060588    0.141588    0.151760    1.151771 ^ input6/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net6 (net)
                      0.142845    0.010722    1.162493 ^ _387_/A_N (sky130_fd_sc_hd__nand2b_1)
     2    0.014306    0.116937    0.138366    1.300858 ^ _387_/Y (sky130_fd_sc_hd__nand2b_1)
                                                         _007_ (net)
                      0.116942    0.000581    1.301440 ^ _391_/A (sky130_fd_sc_hd__or2_4)
    33    0.212719    0.477963    0.388303    1.689743 ^ _391_/X (sky130_fd_sc_hd__or2_4)
                                                         _010_ (net)
                      0.478521    0.013784    1.703527 ^ _392_/A (sky130_fd_sc_hd__inv_16)
    31    0.240201    0.151745    0.076426    1.779953 v _392_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[2] (net)
                      0.184158    0.053783    1.833736 v i_sram.sram2/EN (CF_SRAM_1024x32)
                                              1.833736   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.429014    1.231435   library hold time
                                              1.231435   data required time
---------------------------------------------------------------------------------------------
                                              1.231435   data required time
                                             -1.833736   data arrival time
---------------------------------------------------------------------------------------------
                                              0.602301   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002276    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000020    0.000010    1.000010 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002137    0.036519    0.346272    1.346282 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.036519    0.000008    1.346290 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038914    0.062150    0.129900    1.476190 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.062174    0.001135    1.477326 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.603532    0.298736    0.187920    1.665245 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.335691    0.079677    1.744923 ^ i_sram.sram3/R_WB (CF_SRAM_1024x32)
                                              1.744923   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.329995    1.136024   library hold time
                                              1.136024   data required time
---------------------------------------------------------------------------------------------
                                              1.136024   data required time
                                             -1.744923   data arrival time
---------------------------------------------------------------------------------------------
                                              0.608899   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002276    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000020    0.000010    1.000010 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002137    0.036519    0.346272    1.346282 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.036519    0.000008    1.346290 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038914    0.062150    0.129900    1.476190 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.062174    0.001135    1.477326 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.603532    0.298736    0.187920    1.665245 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.333233    0.076896    1.742141 ^ i_sram.sram2/R_WB (CF_SRAM_1024x32)
                                              1.742141   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.329958    1.132379   library hold time
                                              1.132379   data required time
---------------------------------------------------------------------------------------------
                                              1.132379   data required time
                                             -1.742141   data arrival time
---------------------------------------------------------------------------------------------
                                              0.609762   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.278002    0.028386    1.662810 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.201660    0.318857    1.981666 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.204436    0.019252    2.000918 v i_sram.sram2/BEN[16] (CF_SRAM_1024x32)
                                              2.000918   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.587419    1.389840   library hold time
                                              1.389840   data required time
---------------------------------------------------------------------------------------------
                                              1.389840   data required time
                                             -2.000918   data arrival time
---------------------------------------------------------------------------------------------
                                              0.611079   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.278002    0.028386    1.662810 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.201660    0.318857    1.981666 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.205083    0.021209    2.002875 v i_sram.sram2/BEN[17] (CF_SRAM_1024x32)
                                              2.002875   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.587268    1.389689   library hold time
                                              1.389689   data required time
---------------------------------------------------------------------------------------------
                                              1.389689   data required time
                                             -2.002875   data arrival time
---------------------------------------------------------------------------------------------
                                              0.613186   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.281923    0.035707    1.665096 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.202743    0.319385    1.984481 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.205559    0.019493    2.003973 v i_sram.sram2/BEN[24] (CF_SRAM_1024x32)
                                              2.003973   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.587158    1.389578   library hold time
                                              1.389578   data required time
---------------------------------------------------------------------------------------------
                                              1.389578   data required time
                                             -2.003973   data arrival time
---------------------------------------------------------------------------------------------
                                              0.614395   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.278002    0.028386    1.662810 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.201660    0.318857    1.981666 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.205560    0.022528    2.004194 v i_sram.sram2/BEN[18] (CF_SRAM_1024x32)
                                              2.004194   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.587158    1.389578   library hold time
                                              1.389578   data required time
---------------------------------------------------------------------------------------------
                                              1.389578   data required time
                                             -2.004194   data arrival time
---------------------------------------------------------------------------------------------
                                              0.614616   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.278002    0.028386    1.662810 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.201660    0.318857    1.981666 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.206146    0.024045    2.005711 v i_sram.sram2/BEN[19] (CF_SRAM_1024x32)
                                              2.005711   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.587021    1.389442   library hold time
                                              1.389442   data required time
---------------------------------------------------------------------------------------------
                                              1.389442   data required time
                                             -2.005711   data arrival time
---------------------------------------------------------------------------------------------
                                              0.616269   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.278002    0.028386    1.662810 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.201660    0.318857    1.981666 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.206380    0.024622    2.006288 v i_sram.sram2/BEN[20] (CF_SRAM_1024x32)
                                              2.006288   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.586967    1.389388   library hold time
                                              1.389388   data required time
---------------------------------------------------------------------------------------------
                                              1.389388   data required time
                                             -2.006288   data arrival time
---------------------------------------------------------------------------------------------
                                              0.616900   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.281923    0.035707    1.665096 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.202743    0.319385    1.984481 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.206420    0.022029    2.006510 v i_sram.sram2/BEN[25] (CF_SRAM_1024x32)
                                              2.006510   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.586958    1.389378   library hold time
                                              1.389378   data required time
---------------------------------------------------------------------------------------------
                                              1.389378   data required time
                                             -2.006510   data arrival time
---------------------------------------------------------------------------------------------
                                              0.617131   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.278002    0.028386    1.662810 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.201660    0.318857    1.981666 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.206591    0.025132    2.006798 v i_sram.sram2/BEN[21] (CF_SRAM_1024x32)
                                              2.006798   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.586918    1.389339   library hold time
                                              1.389339   data required time
---------------------------------------------------------------------------------------------
                                              1.389339   data required time
                                             -2.006798   data arrival time
---------------------------------------------------------------------------------------------
                                              0.617459   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.278002    0.028386    1.662810 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.201660    0.318857    1.981666 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.206733    0.025468    2.007134 v i_sram.sram2/BEN[22] (CF_SRAM_1024x32)
                                              2.007134   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.586885    1.389306   library hold time
                                              1.389306   data required time
---------------------------------------------------------------------------------------------
                                              1.389306   data required time
                                             -2.007134   data arrival time
---------------------------------------------------------------------------------------------
                                              0.617829   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.278002    0.028386    1.662810 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.201660    0.318857    1.981666 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.206806    0.025640    2.007306 v i_sram.sram2/BEN[23] (CF_SRAM_1024x32)
                                              2.007306   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.586868    1.389289   library hold time
                                              1.389289   data required time
---------------------------------------------------------------------------------------------
                                              1.389289   data required time
                                             -2.007306   data arrival time
---------------------------------------------------------------------------------------------
                                              0.618017   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.278002    0.028386    1.662810 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.201660    0.318857    1.981666 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.208422    0.029166    2.010832 v i_sram.sram3/BEN[16] (CF_SRAM_1024x32)
                                              2.010832   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.586529    1.392557   library hold time
                                              1.392557   data required time
---------------------------------------------------------------------------------------------
                                              1.392557   data required time
                                             -2.010832   data arrival time
---------------------------------------------------------------------------------------------
                                              0.618275   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.278002    0.028386    1.662810 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.201660    0.318857    1.981666 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.208450    0.029223    2.010890 v i_sram.sram3/BEN[17] (CF_SRAM_1024x32)
                                              2.010890   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.586522    1.392551   library hold time
                                              1.392551   data required time
---------------------------------------------------------------------------------------------
                                              1.392551   data required time
                                             -2.010890   data arrival time
---------------------------------------------------------------------------------------------
                                              0.618339   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.278002    0.028386    1.662810 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.201660    0.318857    1.981666 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.208545    0.029417    2.011083 v i_sram.sram3/BEN[18] (CF_SRAM_1024x32)
                                              2.011083   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.586500    1.392529   library hold time
                                              1.392529   data required time
---------------------------------------------------------------------------------------------
                                              1.392529   data required time
                                             -2.011083   data arrival time
---------------------------------------------------------------------------------------------
                                              0.618554   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.278002    0.028386    1.662810 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.201660    0.318857    1.981666 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.208615    0.029559    2.011225 v i_sram.sram3/BEN[19] (CF_SRAM_1024x32)
                                              2.011225   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.586484    1.392513   library hold time
                                              1.392513   data required time
---------------------------------------------------------------------------------------------
                                              1.392513   data required time
                                             -2.011225   data arrival time
---------------------------------------------------------------------------------------------
                                              0.618713   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.281923    0.035707    1.665096 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.202743    0.319385    1.984481 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.207025    0.023633    2.008113 v i_sram.sram2/BEN[26] (CF_SRAM_1024x32)
                                              2.008113   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.586817    1.389238   library hold time
                                              1.389238   data required time
---------------------------------------------------------------------------------------------
                                              1.389238   data required time
                                             -2.008113   data arrival time
---------------------------------------------------------------------------------------------
                                              0.618876   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.278002    0.028386    1.662810 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.201660    0.318857    1.981666 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.208727    0.029784    2.011451 v i_sram.sram3/BEN[20] (CF_SRAM_1024x32)
                                              2.011451   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.586458    1.392487   library hold time
                                              1.392487   data required time
---------------------------------------------------------------------------------------------
                                              1.392487   data required time
                                             -2.011451   data arrival time
---------------------------------------------------------------------------------------------
                                              0.618964   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.278002    0.028386    1.662810 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.201660    0.318857    1.981666 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.208993    0.030314    2.011980 v i_sram.sram3/BEN[21] (CF_SRAM_1024x32)
                                              2.011980   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.586396    1.392425   library hold time
                                              1.392425   data required time
---------------------------------------------------------------------------------------------
                                              1.392425   data required time
                                             -2.011980   data arrival time
---------------------------------------------------------------------------------------------
                                              0.619555   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.278002    0.028386    1.662810 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.201660    0.318857    1.981666 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.209178    0.030678    2.012344 v i_sram.sram3/BEN[22] (CF_SRAM_1024x32)
                                              2.012344   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.586353    1.392382   library hold time
                                              1.392382   data required time
---------------------------------------------------------------------------------------------
                                              1.392382   data required time
                                             -2.012344   data arrival time
---------------------------------------------------------------------------------------------
                                              0.619962   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.281923    0.035707    1.665096 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.202743    0.319385    1.984481 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.207475    0.024751    2.009232 v i_sram.sram2/BEN[27] (CF_SRAM_1024x32)
                                              2.009232   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.586712    1.389133   library hold time
                                              1.389133   data required time
---------------------------------------------------------------------------------------------
                                              1.389133   data required time
                                             -2.009232   data arrival time
---------------------------------------------------------------------------------------------
                                              0.620099   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.278002    0.028386    1.662810 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.201660    0.318857    1.981666 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.209260    0.030838    2.012504 v i_sram.sram3/BEN[23] (CF_SRAM_1024x32)
                                              2.012504   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.586334    1.392363   library hold time
                                              1.392363   data required time
---------------------------------------------------------------------------------------------
                                              1.392363   data required time
                                             -2.012504   data arrival time
---------------------------------------------------------------------------------------------
                                              0.620141   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.281923    0.035707    1.665096 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.202743    0.319385    1.984481 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.207792    0.025508    2.009989 v i_sram.sram2/BEN[28] (CF_SRAM_1024x32)
                                              2.009989   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.586639    1.389059   library hold time
                                              1.389059   data required time
---------------------------------------------------------------------------------------------
                                              1.389059   data required time
                                             -2.009989   data arrival time
---------------------------------------------------------------------------------------------
                                              0.620929   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.281923    0.035707    1.665096 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.202743    0.319385    1.984481 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.208009    0.026012    2.010493 v i_sram.sram2/BEN[29] (CF_SRAM_1024x32)
                                              2.010493   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.586588    1.389009   library hold time
                                              1.389009   data required time
---------------------------------------------------------------------------------------------
                                              1.389009   data required time
                                             -2.010493   data arrival time
---------------------------------------------------------------------------------------------
                                              0.621483   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.281923    0.035707    1.665096 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.202743    0.319385    1.984481 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.208174    0.026387    2.010868 v i_sram.sram2/BEN[30] (CF_SRAM_1024x32)
                                              2.010868   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.586550    1.388971   library hold time
                                              1.388971   data required time
---------------------------------------------------------------------------------------------
                                              1.388971   data required time
                                             -2.010868   data arrival time
---------------------------------------------------------------------------------------------
                                              0.621897   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.281923    0.035707    1.665096 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.202743    0.319385    1.984481 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.208245    0.026548    2.011029 v i_sram.sram2/BEN[31] (CF_SRAM_1024x32)
                                              2.011029   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.494524    0.041661    0.552421 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.802421   clock uncertainty
                                  0.000000    0.802421   clock reconvergence pessimism
                                  0.586533    1.388954   library hold time
                                              1.388954   data required time
---------------------------------------------------------------------------------------------
                                              1.388954   data required time
                                             -2.011029   data arrival time
---------------------------------------------------------------------------------------------
                                              0.622075   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.281923    0.035707    1.665096 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.202743    0.319385    1.984481 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.210572    0.031348    2.015828 v i_sram.sram3/BEN[25] (CF_SRAM_1024x32)
                                              2.015828   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.586029    1.392058   library hold time
                                              1.392058   data required time
---------------------------------------------------------------------------------------------
                                              1.392058   data required time
                                             -2.015828   data arrival time
---------------------------------------------------------------------------------------------
                                              0.623771   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.281923    0.035707    1.665096 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.202743    0.319385    1.984481 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.210660    0.031513    2.015994 v i_sram.sram3/BEN[24] (CF_SRAM_1024x32)
                                              2.015994   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.586009    1.392037   library hold time
                                              1.392037   data required time
---------------------------------------------------------------------------------------------
                                              1.392037   data required time
                                             -2.015994   data arrival time
---------------------------------------------------------------------------------------------
                                              0.623956   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.281923    0.035707    1.665096 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.202743    0.319385    1.984481 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.210669    0.031530    2.016011 v i_sram.sram3/BEN[26] (CF_SRAM_1024x32)
                                              2.016011   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.586007    1.392035   library hold time
                                              1.392035   data required time
---------------------------------------------------------------------------------------------
                                              1.392035   data required time
                                             -2.016011   data arrival time
---------------------------------------------------------------------------------------------
                                              0.623975   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.281923    0.035707    1.665096 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.202743    0.319385    1.984481 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.210909    0.031983    2.016464 v i_sram.sram3/BEN[27] (CF_SRAM_1024x32)
                                              2.016464   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.585951    1.391979   library hold time
                                              1.391979   data required time
---------------------------------------------------------------------------------------------
                                              1.391979   data required time
                                             -2.016464   data arrival time
---------------------------------------------------------------------------------------------
                                              0.624484   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.281923    0.035707    1.665096 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.202743    0.319385    1.984481 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.211490    0.033049    2.017530 v i_sram.sram3/BEN[28] (CF_SRAM_1024x32)
                                              2.017530   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.585816    1.391845   library hold time
                                              1.391845   data required time
---------------------------------------------------------------------------------------------
                                              1.391845   data required time
                                             -2.017530   data arrival time
---------------------------------------------------------------------------------------------
                                              0.625685   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.281923    0.035707    1.665096 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.202743    0.319385    1.984481 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.211745    0.033509    2.017989 v i_sram.sram3/BEN[29] (CF_SRAM_1024x32)
                                              2.017989   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.585756    1.391785   library hold time
                                              1.391785   data required time
---------------------------------------------------------------------------------------------
                                              1.391785   data required time
                                             -2.017989   data arrival time
---------------------------------------------------------------------------------------------
                                              0.626204   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.281923    0.035707    1.665096 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.202743    0.319385    1.984481 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.211937    0.033849    2.018330 v i_sram.sram3/BEN[30] (CF_SRAM_1024x32)
                                              2.018330   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.585712    1.391741   library hold time
                                              1.391741   data required time
---------------------------------------------------------------------------------------------
                                              1.391741   data required time
                                             -2.018330   data arrival time
---------------------------------------------------------------------------------------------
                                              0.626589   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.281923    0.035707    1.665096 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.202743    0.319385    1.984481 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.212008    0.033974    2.018454 v i_sram.sram3/BEN[31] (CF_SRAM_1024x32)
                                              2.018454   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.495566    0.045269    0.556029 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.806029   clock uncertainty
                                  0.000000    0.806029   clock reconvergence pessimism
                                  0.585695    1.391724   library hold time
                                              1.391724   data required time
---------------------------------------------------------------------------------------------
                                              1.391724   data required time
                                             -2.018454   data arrival time
---------------------------------------------------------------------------------------------
                                              0.626730   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.331550    0.096512    1.725901 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.287513    0.401920    2.127821 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.287580    0.003797    2.131618 v i_sram.sram5/BEN[24] (CF_SRAM_1024x32)
                                              2.131618   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.567994    1.409489   library hold time
                                              1.409489   data required time
---------------------------------------------------------------------------------------------
                                              1.409489   data required time
                                             -2.131618   data arrival time
---------------------------------------------------------------------------------------------
                                              0.722129   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.323538    0.089845    1.724269 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.294192    0.402998    2.127267 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.294255    0.003745    2.131012 v i_sram.sram5/BEN[16] (CF_SRAM_1024x32)
                                              2.131012   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.566442    1.407937   library hold time
                                              1.407937   data required time
---------------------------------------------------------------------------------------------
                                              1.407937   data required time
                                             -2.131012   data arrival time
---------------------------------------------------------------------------------------------
                                              0.723074   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.331550    0.096512    1.725901 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.287513    0.401920    2.127821 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.288234    0.012077    2.139897 v i_sram.sram4/BEN[24] (CF_SRAM_1024x32)
                                              2.139897   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.567809    1.415074   library hold time
                                              1.415074   data required time
---------------------------------------------------------------------------------------------
                                              1.415074   data required time
                                             -2.139897   data arrival time
---------------------------------------------------------------------------------------------
                                              0.724823   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.323538    0.089845    1.724269 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.294192    0.402998    2.127267 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.294886    0.012024    2.139292 v i_sram.sram4/BEN[16] (CF_SRAM_1024x32)
                                              2.139292   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.566263    1.413528   library hold time
                                              1.413528   data required time
---------------------------------------------------------------------------------------------
                                              1.413528   data required time
                                             -2.139292   data arrival time
---------------------------------------------------------------------------------------------
                                              0.725763   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.331550    0.096512    1.725901 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.287513    0.401920    2.127821 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.288376    0.013158    2.140979 v i_sram.sram4/BEN[25] (CF_SRAM_1024x32)
                                              2.140979   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.567776    1.415041   library hold time
                                              1.415041   data required time
---------------------------------------------------------------------------------------------
                                              1.415041   data required time
                                             -2.140979   data arrival time
---------------------------------------------------------------------------------------------
                                              0.725938   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.323538    0.089845    1.724269 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.294192    0.402998    2.127267 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.295029    0.013153    2.140420 v i_sram.sram4/BEN[17] (CF_SRAM_1024x32)
                                              2.140420   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.566230    1.413495   library hold time
                                              1.413495   data required time
---------------------------------------------------------------------------------------------
                                              1.413495   data required time
                                             -2.140420   data arrival time
---------------------------------------------------------------------------------------------
                                              0.726925   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.331550    0.096512    1.725901 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.287513    0.401920    2.127821 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.288527    0.014203    2.142024 v i_sram.sram4/BEN[26] (CF_SRAM_1024x32)
                                              2.142024   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.567741    1.415006   library hold time
                                              1.415006   data required time
---------------------------------------------------------------------------------------------
                                              1.415006   data required time
                                             -2.142024   data arrival time
---------------------------------------------------------------------------------------------
                                              0.727018   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.331550    0.096512    1.725901 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.287513    0.401920    2.127821 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.288659    0.015051    2.142871 v i_sram.sram4/BEN[27] (CF_SRAM_1024x32)
                                              2.142871   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.567711    1.414975   library hold time
                                              1.414975   data required time
---------------------------------------------------------------------------------------------
                                              1.414975   data required time
                                             -2.142871   data arrival time
---------------------------------------------------------------------------------------------
                                              0.727896   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.323538    0.089845    1.724269 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.294192    0.402998    2.127267 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.295164    0.014119    2.141387 v i_sram.sram4/BEN[18] (CF_SRAM_1024x32)
                                              2.141387   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.566199    1.413463   library hold time
                                              1.413463   data required time
---------------------------------------------------------------------------------------------
                                              1.413463   data required time
                                             -2.141387   data arrival time
---------------------------------------------------------------------------------------------
                                              0.727923   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.331550    0.096512    1.725901 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.287513    0.401920    2.127821 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.288778    0.015774    2.143595 v i_sram.sram4/BEN[28] (CF_SRAM_1024x32)
                                              2.143595   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.567683    1.414948   library hold time
                                              1.414948   data required time
---------------------------------------------------------------------------------------------
                                              1.414948   data required time
                                             -2.143595   data arrival time
---------------------------------------------------------------------------------------------
                                              0.728647   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.323538    0.089845    1.724269 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.294192    0.402998    2.127267 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.295291    0.014967    2.142234 v i_sram.sram4/BEN[19] (CF_SRAM_1024x32)
                                              2.142234   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.566169    1.413434   library hold time
                                              1.413434   data required time
---------------------------------------------------------------------------------------------
                                              1.413434   data required time
                                             -2.142234   data arrival time
---------------------------------------------------------------------------------------------
                                              0.728800   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.331550    0.096512    1.725901 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.287513    0.401920    2.127821 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.288860    0.016249    2.144070 v i_sram.sram4/BEN[29] (CF_SRAM_1024x32)
                                              2.144070   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.567664    1.414929   library hold time
                                              1.414929   data required time
---------------------------------------------------------------------------------------------
                                              1.414929   data required time
                                             -2.144070   data arrival time
---------------------------------------------------------------------------------------------
                                              0.729141   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.331550    0.096512    1.725901 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.287513    0.401920    2.127821 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.288920    0.016586    2.144407 v i_sram.sram4/BEN[30] (CF_SRAM_1024x32)
                                              2.144407   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.567650    1.414915   library hold time
                                              1.414915   data required time
---------------------------------------------------------------------------------------------
                                              1.414915   data required time
                                             -2.144407   data arrival time
---------------------------------------------------------------------------------------------
                                              0.729492   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.323538    0.089845    1.724269 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.294192    0.402998    2.127267 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.295399    0.015643    2.142910 v i_sram.sram4/BEN[20] (CF_SRAM_1024x32)
                                              2.142910   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.566144    1.413409   library hold time
                                              1.413409   data required time
---------------------------------------------------------------------------------------------
                                              1.413409   data required time
                                             -2.142910   data arrival time
---------------------------------------------------------------------------------------------
                                              0.729501   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.331550    0.096512    1.725901 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.287513    0.401920    2.127821 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.288950    0.016755    2.144576 v i_sram.sram4/BEN[31] (CF_SRAM_1024x32)
                                              2.144576   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.567643    1.414908   library hold time
                                              1.414908   data required time
---------------------------------------------------------------------------------------------
                                              1.414908   data required time
                                             -2.144576   data arrival time
---------------------------------------------------------------------------------------------
                                              0.729668   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.323538    0.089845    1.724269 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.294192    0.402998    2.127267 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.295492    0.016201    2.143469 v i_sram.sram4/BEN[21] (CF_SRAM_1024x32)
                                              2.143469   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.566122    1.413387   library hold time
                                              1.413387   data required time
---------------------------------------------------------------------------------------------
                                              1.413387   data required time
                                             -2.143469   data arrival time
---------------------------------------------------------------------------------------------
                                              0.730082   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.323538    0.089845    1.724269 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.294192    0.402998    2.127267 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.295560    0.016600    2.143867 v i_sram.sram4/BEN[22] (CF_SRAM_1024x32)
                                              2.143867   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.566106    1.413371   library hold time
                                              1.413371   data required time
---------------------------------------------------------------------------------------------
                                              1.413371   data required time
                                             -2.143867   data arrival time
---------------------------------------------------------------------------------------------
                                              0.730496   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.323538    0.089845    1.724269 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.294192    0.402998    2.127267 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.295582    0.016723    2.143990 v i_sram.sram4/BEN[23] (CF_SRAM_1024x32)
                                              2.143990   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.540671    0.103210    0.597265 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.847265   clock uncertainty
                                  0.000000    0.847265   clock reconvergence pessimism
                                  0.566101    1.413366   library hold time
                                              1.413366   data required time
---------------------------------------------------------------------------------------------
                                              1.413366   data required time
                                             -2.143990   data arrival time
---------------------------------------------------------------------------------------------
                                              0.730624   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.331550    0.096512    1.725901 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.287513    0.401920    2.127821 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.289475    0.019405    2.147226 v i_sram.sram6/BEN[24] (CF_SRAM_1024x32)
                                              2.147226   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.567816    1.395448   library hold time
                                              1.395448   data required time
---------------------------------------------------------------------------------------------
                                              1.395448   data required time
                                             -2.147226   data arrival time
---------------------------------------------------------------------------------------------
                                              0.751777   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.331550    0.096512    1.725901 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.287513    0.401920    2.127821 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.289994    0.021681    2.149502 v i_sram.sram6/BEN[25] (CF_SRAM_1024x32)
                                              2.149502   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.567695    1.395327   library hold time
                                              1.395327   data required time
---------------------------------------------------------------------------------------------
                                              1.395327   data required time
                                             -2.149502   data arrival time
---------------------------------------------------------------------------------------------
                                              0.754175   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.323538    0.089845    1.724269 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.294192    0.402998    2.127267 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.296449    0.021013    2.148281 v i_sram.sram6/BEN[16] (CF_SRAM_1024x32)
                                              2.148281   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.566195    1.393827   library hold time
                                              1.393827   data required time
---------------------------------------------------------------------------------------------
                                              1.393827   data required time
                                             -2.148281   data arrival time
---------------------------------------------------------------------------------------------
                                              0.754453   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.331550    0.096512    1.725901 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.287513    0.401920    2.127821 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.290259    0.022748    2.150568 v i_sram.sram6/BEN[26] (CF_SRAM_1024x32)
                                              2.150568   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.567634    1.395266   library hold time
                                              1.395266   data required time
---------------------------------------------------------------------------------------------
                                              1.395266   data required time
                                             -2.150568   data arrival time
---------------------------------------------------------------------------------------------
                                              0.755303   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.331550    0.096512    1.725901 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.287513    0.401920    2.127821 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.290476    0.023582    2.151403 v i_sram.sram6/BEN[27] (CF_SRAM_1024x32)
                                              2.151403   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.567583    1.395215   library hold time
                                              1.395215   data required time
---------------------------------------------------------------------------------------------
                                              1.395215   data required time
                                             -2.151403   data arrival time
---------------------------------------------------------------------------------------------
                                              0.756188   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.331550    0.096512    1.725901 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.287513    0.401920    2.127821 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.290655    0.024248    2.152069 v i_sram.sram6/BEN[28] (CF_SRAM_1024x32)
                                              2.152069   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.567542    1.395174   library hold time
                                              1.395174   data required time
---------------------------------------------------------------------------------------------
                                              1.395174   data required time
                                             -2.152069   data arrival time
---------------------------------------------------------------------------------------------
                                              0.756895   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.323538    0.089845    1.724269 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.294192    0.402998    2.127267 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.297107    0.023708    2.150975 v i_sram.sram6/BEN[17] (CF_SRAM_1024x32)
                                              2.150975   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.566042    1.393674   library hold time
                                              1.393674   data required time
---------------------------------------------------------------------------------------------
                                              1.393674   data required time
                                             -2.150975   data arrival time
---------------------------------------------------------------------------------------------
                                              0.757301   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.331550    0.096512    1.725901 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.287513    0.401920    2.127821 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.290801    0.024774    2.152594 v i_sram.sram6/BEN[29] (CF_SRAM_1024x32)
                                              2.152594   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.567508    1.395140   library hold time
                                              1.395140   data required time
---------------------------------------------------------------------------------------------
                                              1.395140   data required time
                                             -2.152594   data arrival time
---------------------------------------------------------------------------------------------
                                              0.757454   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.331550    0.096512    1.725901 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.287513    0.401920    2.127821 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.290894    0.025105    2.152925 v i_sram.sram6/BEN[30] (CF_SRAM_1024x32)
                                              2.152925   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.567486    1.395118   library hold time
                                              1.395118   data required time
---------------------------------------------------------------------------------------------
                                              1.395118   data required time
                                             -2.152925   data arrival time
---------------------------------------------------------------------------------------------
                                              0.757807   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.331550    0.096512    1.725901 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.287513    0.401920    2.127821 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.290941    0.025271    2.153092 v i_sram.sram6/BEN[31] (CF_SRAM_1024x32)
                                              2.153092   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.567475    1.395107   library hold time
                                              1.395107   data required time
---------------------------------------------------------------------------------------------
                                              1.395107   data required time
                                             -2.153092   data arrival time
---------------------------------------------------------------------------------------------
                                              0.757984   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.323538    0.089845    1.724269 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.294192    0.402998    2.127267 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.297449    0.024985    2.152252 v i_sram.sram6/BEN[18] (CF_SRAM_1024x32)
                                              2.152252   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.565963    1.393595   library hold time
                                              1.393595   data required time
---------------------------------------------------------------------------------------------
                                              1.393595   data required time
                                             -2.152252   data arrival time
---------------------------------------------------------------------------------------------
                                              0.758657   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.331550    0.096512    1.725901 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.287513    0.401920    2.127821 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.292613    0.030565    2.158386 v i_sram.sram7/BEN[25] (CF_SRAM_1024x32)
                                              2.158386   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.567072    1.398646   library hold time
                                              1.398646   data required time
---------------------------------------------------------------------------------------------
                                              1.398646   data required time
                                             -2.158386   data arrival time
---------------------------------------------------------------------------------------------
                                              0.759741   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.331550    0.096512    1.725901 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.287513    0.401920    2.127821 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.292680    0.030757    2.158578 v i_sram.sram7/BEN[24] (CF_SRAM_1024x32)
                                              2.158578   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.567056    1.398630   library hold time
                                              1.398630   data required time
---------------------------------------------------------------------------------------------
                                              1.398630   data required time
                                             -2.158578   data arrival time
---------------------------------------------------------------------------------------------
                                              0.759948   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.323538    0.089845    1.724269 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.294192    0.402998    2.127267 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.297835    0.026349    2.153616 v i_sram.sram6/BEN[19] (CF_SRAM_1024x32)
                                              2.153616   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.565873    1.393505   library hold time
                                              1.393505   data required time
---------------------------------------------------------------------------------------------
                                              1.393505   data required time
                                             -2.153616   data arrival time
---------------------------------------------------------------------------------------------
                                              0.760111   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.323538    0.089845    1.724269 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.294192    0.402998    2.127267 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.298020    0.026975    2.154243 v i_sram.sram6/BEN[20] (CF_SRAM_1024x32)
                                              2.154243   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.565830    1.393462   library hold time
                                              1.393462   data required time
---------------------------------------------------------------------------------------------
                                              1.393462   data required time
                                             -2.154243   data arrival time
---------------------------------------------------------------------------------------------
                                              0.760780   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.331550    0.096512    1.725901 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.287513    0.401920    2.127821 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.293004    0.031674    2.159495 v i_sram.sram7/BEN[26] (CF_SRAM_1024x32)
                                              2.159495   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.566981    1.398555   library hold time
                                              1.398555   data required time
---------------------------------------------------------------------------------------------
                                              1.398555   data required time
                                             -2.159495   data arrival time
---------------------------------------------------------------------------------------------
                                              0.760941   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.323538    0.089845    1.724269 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.294192    0.402998    2.127267 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.298173    0.027485    2.154752 v i_sram.sram6/BEN[21] (CF_SRAM_1024x32)
                                              2.154752   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.565794    1.393427   library hold time
                                              1.393427   data required time
---------------------------------------------------------------------------------------------
                                              1.393427   data required time
                                             -2.154752   data arrival time
---------------------------------------------------------------------------------------------
                                              0.761326   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.323538    0.089845    1.724269 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.294192    0.402998    2.127267 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.298275    0.027816    2.155083 v i_sram.sram6/BEN[22] (CF_SRAM_1024x32)
                                              2.155083   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.565771    1.393403   library hold time
                                              1.393403   data required time
---------------------------------------------------------------------------------------------
                                              1.393403   data required time
                                             -2.155083   data arrival time
---------------------------------------------------------------------------------------------
                                              0.761681   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.323538    0.089845    1.724269 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.294192    0.402998    2.127267 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.298327    0.027986    2.155253 v i_sram.sram6/BEN[23] (CF_SRAM_1024x32)
                                              2.155253   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.565759    1.393391   library hold time
                                              1.393391   data required time
---------------------------------------------------------------------------------------------
                                              1.393391   data required time
                                             -2.155253   data arrival time
---------------------------------------------------------------------------------------------
                                              0.761863   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.323538    0.089845    1.724269 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.294192    0.402998    2.127267 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.299540    0.031652    2.158920 v i_sram.sram7/BEN[16] (CF_SRAM_1024x32)
                                              2.158920   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.565462    1.397036   library hold time
                                              1.397036   data required time
---------------------------------------------------------------------------------------------
                                              1.397036   data required time
                                             -2.158920   data arrival time
---------------------------------------------------------------------------------------------
                                              0.761884   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.331550    0.096512    1.725901 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.287513    0.401920    2.127821 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.293342    0.032603    2.160424 v i_sram.sram7/BEN[27] (CF_SRAM_1024x32)
                                              2.160424   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.566902    1.398476   library hold time
                                              1.398476   data required time
---------------------------------------------------------------------------------------------
                                              1.398476   data required time
                                             -2.160424   data arrival time
---------------------------------------------------------------------------------------------
                                              0.761947   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.323538    0.089845    1.724269 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.294192    0.402998    2.127267 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.299725    0.032176    2.159443 v i_sram.sram7/BEN[17] (CF_SRAM_1024x32)
                                              2.159443   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.565419    1.396993   library hold time
                                              1.396993   data required time
---------------------------------------------------------------------------------------------
                                              1.396993   data required time
                                             -2.159443   data arrival time
---------------------------------------------------------------------------------------------
                                              0.762451   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.331550    0.096512    1.725901 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.287513    0.401920    2.127821 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.293579    0.033239    2.161059 v i_sram.sram7/BEN[28] (CF_SRAM_1024x32)
                                              2.161059   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.566847    1.398421   library hold time
                                              1.398421   data required time
---------------------------------------------------------------------------------------------
                                              1.398421   data required time
                                             -2.161059   data arrival time
---------------------------------------------------------------------------------------------
                                              0.762638   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.331550    0.096512    1.725901 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.287513    0.401920    2.127821 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.293765    0.033732    2.161553 v i_sram.sram7/BEN[29] (CF_SRAM_1024x32)
                                              2.161553   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.566804    1.398378   library hold time
                                              1.398378   data required time
---------------------------------------------------------------------------------------------
                                              1.398378   data required time
                                             -2.161553   data arrival time
---------------------------------------------------------------------------------------------
                                              0.763175   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.331550    0.096512    1.725901 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.287513    0.401920    2.127821 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.293890    0.034058    2.161879 v i_sram.sram7/BEN[30] (CF_SRAM_1024x32)
                                              2.161879   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.566775    1.398349   library hold time
                                              1.398349   data required time
---------------------------------------------------------------------------------------------
                                              1.398349   data required time
                                             -2.161879   data arrival time
---------------------------------------------------------------------------------------------
                                              0.763530   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.053843    0.000064    1.371374 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618344    0.274584    0.258015    1.629389 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.331550    0.096512    1.725901 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.287513    0.401920    2.127821 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.293938    0.034183    2.162004 v i_sram.sram7/BEN[31] (CF_SRAM_1024x32)
                                              2.162004   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.566764    1.398338   library hold time
                                              1.398338   data required time
---------------------------------------------------------------------------------------------
                                              1.398338   data required time
                                             -2.162004   data arrival time
---------------------------------------------------------------------------------------------
                                              0.763666   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.323538    0.089845    1.724269 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.294192    0.402998    2.127267 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.300263    0.033649    2.160916 v i_sram.sram7/BEN[18] (CF_SRAM_1024x32)
                                              2.160916   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.565322    1.396895   library hold time
                                              1.396895   data required time
---------------------------------------------------------------------------------------------
                                              1.396895   data required time
                                             -2.160916   data arrival time
---------------------------------------------------------------------------------------------
                                              0.764021   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.323538    0.089845    1.724269 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.294192    0.402998    2.127267 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.300585    0.034502    2.161769 v i_sram.sram7/BEN[19] (CF_SRAM_1024x32)
                                              2.161769   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.565281    1.396854   library hold time
                                              1.396854   data required time
---------------------------------------------------------------------------------------------
                                              1.396854   data required time
                                             -2.161769   data arrival time
---------------------------------------------------------------------------------------------
                                              0.764915   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.323538    0.089845    1.724269 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.294192    0.402998    2.127267 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.300849    0.035184    2.162451 v i_sram.sram7/BEN[20] (CF_SRAM_1024x32)
                                              2.162451   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.565247    1.396821   library hold time
                                              1.396821   data required time
---------------------------------------------------------------------------------------------
                                              1.396821   data required time
                                             -2.162451   data arrival time
---------------------------------------------------------------------------------------------
                                              0.765630   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.323538    0.089845    1.724269 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.294192    0.402998    2.127267 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.301049    0.035694    2.162962 v i_sram.sram7/BEN[21] (CF_SRAM_1024x32)
                                              2.162962   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.565222    1.396796   library hold time
                                              1.396796   data required time
---------------------------------------------------------------------------------------------
                                              1.396796   data required time
                                             -2.162962   data arrival time
---------------------------------------------------------------------------------------------
                                              0.766166   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.323538    0.089845    1.724269 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.294192    0.402998    2.127267 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.301190    0.036050    2.163318 v i_sram.sram7/BEN[22] (CF_SRAM_1024x32)
                                              2.163318   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.565204    1.396778   library hold time
                                              1.396778   data required time
---------------------------------------------------------------------------------------------
                                              1.396778   data required time
                                             -2.163318   data arrival time
---------------------------------------------------------------------------------------------
                                              0.766540   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002835    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053843    0.000064    1.371374 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616148    0.273513    0.263050    1.634424 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.323538    0.089845    1.724269 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.294192    0.402998    2.127267 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.301261    0.036226    2.163494 v i_sram.sram7/BEN[23] (CF_SRAM_1024x32)
                                              2.163494   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.565195    1.396769   library hold time
                                              1.396769   data required time
---------------------------------------------------------------------------------------------
                                              1.396769   data required time
                                             -2.163494   data arrival time
---------------------------------------------------------------------------------------------
                                              0.766725   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.257911    0.053090    1.879657 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.329482    0.357531    2.237187 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.330027    0.012666    2.249853 v i_sram.sram1/BEN[12] (CF_SRAM_1024x32)
                                              2.249853   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.561378    1.385850   library hold time
                                              1.385850   data required time
---------------------------------------------------------------------------------------------
                                              1.385850   data required time
                                             -2.249853   data arrival time
---------------------------------------------------------------------------------------------
                                              0.864003   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.257911    0.053090    1.879657 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.329482    0.357531    2.237187 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.331461    0.023151    2.260338 v i_sram.sram1/BEN[11] (CF_SRAM_1024x32)
                                              2.260338   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.561196    1.385668   library hold time
                                              1.385668   data required time
---------------------------------------------------------------------------------------------
                                              1.385668   data required time
                                             -2.260338   data arrival time
---------------------------------------------------------------------------------------------
                                              0.874670   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.253974    0.040159    1.877172 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.339206    0.367276    2.244448 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.339992    0.015047    2.259495 v i_sram.sram1/BEN[4] (CF_SRAM_1024x32)
                                              2.259495   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.560112    1.384585   library hold time
                                              1.384585   data required time
---------------------------------------------------------------------------------------------
                                              1.384585   data required time
                                             -2.259495   data arrival time
---------------------------------------------------------------------------------------------
                                              0.874910   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.253974    0.040159    1.877172 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.339206    0.367276    2.244448 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.340808    0.021031    2.265479 v i_sram.sram1/BEN[3] (CF_SRAM_1024x32)
                                              2.265479   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.560009    1.384481   library hold time
                                              1.384481   data required time
---------------------------------------------------------------------------------------------
                                              1.384481   data required time
                                             -2.265479   data arrival time
---------------------------------------------------------------------------------------------
                                              0.880998   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.257911    0.053090    1.879657 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.329482    0.357531    2.237187 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.333107    0.030103    2.267290 v i_sram.sram1/BEN[10] (CF_SRAM_1024x32)
                                              2.267290   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.560987    1.385459   library hold time
                                              1.385459   data required time
---------------------------------------------------------------------------------------------
                                              1.385459   data required time
                                             -2.267290   data arrival time
---------------------------------------------------------------------------------------------
                                              0.881831   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.253974    0.040159    1.877172 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.339206    0.367276    2.244448 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.341788    0.026071    2.270519 v i_sram.sram1/BEN[2] (CF_SRAM_1024x32)
                                              2.270519   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.559884    1.384357   library hold time
                                              1.384357   data required time
---------------------------------------------------------------------------------------------
                                              1.384357   data required time
                                             -2.270519   data arrival time
---------------------------------------------------------------------------------------------
                                              0.886163   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.257911    0.053090    1.879657 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.329482    0.357531    2.237187 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.335209    0.036490    2.273677 v i_sram.sram1/BEN[9] (CF_SRAM_1024x32)
                                              2.273677   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.560720    1.385192   library hold time
                                              1.385192   data required time
---------------------------------------------------------------------------------------------
                                              1.385192   data required time
                                             -2.273677   data arrival time
---------------------------------------------------------------------------------------------
                                              0.888485   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.253974    0.040159    1.877172 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.339206    0.367276    2.244448 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.343231    0.031632    2.276080 v i_sram.sram1/BEN[1] (CF_SRAM_1024x32)
                                              2.276080   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.559701    1.384174   library hold time
                                              1.384174   data required time
---------------------------------------------------------------------------------------------
                                              1.384174   data required time
                                             -2.276080   data arrival time
---------------------------------------------------------------------------------------------
                                              0.891906   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.257911    0.053090    1.879657 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.329482    0.357531    2.237187 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.337324    0.041628    2.278816 v i_sram.sram1/BEN[8] (CF_SRAM_1024x32)
                                              2.278816   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.560451    1.384924   library hold time
                                              1.384924   data required time
---------------------------------------------------------------------------------------------
                                              1.384924   data required time
                                             -2.278816   data arrival time
---------------------------------------------------------------------------------------------
                                              0.893892   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.253974    0.040159    1.877172 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.339206    0.367276    2.244448 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.345197    0.037508    2.281956 v i_sram.sram1/BEN[0] (CF_SRAM_1024x32)
                                              2.281956   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.526065    0.080418    0.574472 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.824472   clock uncertainty
                                  0.000000    0.824472   clock reconvergence pessimism
                                  0.559451    1.383924   library hold time
                                              1.383924   data required time
---------------------------------------------------------------------------------------------
                                              1.383924   data required time
                                             -2.281956   data arrival time
---------------------------------------------------------------------------------------------
                                              0.898032   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.257911    0.053090    1.879657 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.329482    0.357531    2.237187 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.358258    0.073663    2.310850 v i_sram.sram5/BEN[15] (CF_SRAM_1024x32)
                                              2.310850   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.557708    1.399203   library hold time
                                              1.399203   data required time
---------------------------------------------------------------------------------------------
                                              1.399203   data required time
                                             -2.310850   data arrival time
---------------------------------------------------------------------------------------------
                                              0.911647   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.257911    0.053090    1.879657 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.329482    0.357531    2.237187 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.359239    0.074867    2.312055 v i_sram.sram5/BEN[14] (CF_SRAM_1024x32)
                                              2.312055   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.557584    1.399079   library hold time
                                              1.399079   data required time
---------------------------------------------------------------------------------------------
                                              1.399079   data required time
                                             -2.312055   data arrival time
---------------------------------------------------------------------------------------------
                                              0.912976   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.253974    0.040159    1.877172 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.339206    0.367276    2.244448 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.362217    0.067671    2.312119 v i_sram.sram5/BEN[7] (CF_SRAM_1024x32)
                                              2.312119   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.557205    1.398700   library hold time
                                              1.398700   data required time
---------------------------------------------------------------------------------------------
                                              1.398700   data required time
                                             -2.312119   data arrival time
---------------------------------------------------------------------------------------------
                                              0.913419   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.257911    0.053090    1.879657 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.329482    0.357531    2.237187 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.360024    0.075824    2.313011 v i_sram.sram5/BEN[13] (CF_SRAM_1024x32)
                                              2.313011   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.557484    1.398979   library hold time
                                              1.398979   data required time
---------------------------------------------------------------------------------------------
                                              1.398979   data required time
                                             -2.313011   data arrival time
---------------------------------------------------------------------------------------------
                                              0.914032   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.253974    0.040159    1.877172 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.339206    0.367276    2.244448 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.363008    0.068732    2.313180 v i_sram.sram5/BEN[6] (CF_SRAM_1024x32)
                                              2.313180   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.557105    1.398600   library hold time
                                              1.398600   data required time
---------------------------------------------------------------------------------------------
                                              1.398600   data required time
                                             -2.313180   data arrival time
---------------------------------------------------------------------------------------------
                                              0.914580   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.257911    0.053090    1.879657 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.329482    0.357531    2.237187 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.360873    0.076851    2.314038 v i_sram.sram5/BEN[12] (CF_SRAM_1024x32)
                                              2.314038   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.557376    1.398871   library hold time
                                              1.398871   data required time
---------------------------------------------------------------------------------------------
                                              1.398871   data required time
                                             -2.314038   data arrival time
---------------------------------------------------------------------------------------------
                                              0.915167   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.253974    0.040159    1.877172 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.339206    0.367276    2.244448 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.363718    0.069673    2.314121 v i_sram.sram5/BEN[5] (CF_SRAM_1024x32)
                                              2.314121   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.557015    1.398510   library hold time
                                              1.398510   data required time
---------------------------------------------------------------------------------------------
                                              1.398510   data required time
                                             -2.314121   data arrival time
---------------------------------------------------------------------------------------------
                                              0.915611   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.257911    0.053090    1.879657 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.329482    0.357531    2.237187 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.361363    0.077440    2.314628 v i_sram.sram5/BEN[11] (CF_SRAM_1024x32)
                                              2.314628   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.557314    1.398809   library hold time
                                              1.398809   data required time
---------------------------------------------------------------------------------------------
                                              1.398809   data required time
                                             -2.314628   data arrival time
---------------------------------------------------------------------------------------------
                                              0.915819   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.257911    0.053090    1.879657 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.329482    0.357531    2.237187 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.361751    0.077906    2.315093 v i_sram.sram5/BEN[10] (CF_SRAM_1024x32)
                                              2.315093   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.557265    1.398760   library hold time
                                              1.398760   data required time
---------------------------------------------------------------------------------------------
                                              1.398760   data required time
                                             -2.315093   data arrival time
---------------------------------------------------------------------------------------------
                                              0.916333   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.253974    0.040159    1.877172 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.339206    0.367276    2.244448 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.364315    0.070458    2.314906 v i_sram.sram5/BEN[4] (CF_SRAM_1024x32)
                                              2.314906   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.556939    1.398434   library hold time
                                              1.398434   data required time
---------------------------------------------------------------------------------------------
                                              1.398434   data required time
                                             -2.314906   data arrival time
---------------------------------------------------------------------------------------------
                                              0.916472   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.257911    0.053090    1.879657 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.329482    0.357531    2.237187 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.362017    0.078224    2.315412 v i_sram.sram5/BEN[9] (CF_SRAM_1024x32)
                                              2.315412   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.557231    1.398726   library hold time
                                              1.398726   data required time
---------------------------------------------------------------------------------------------
                                              1.398726   data required time
                                             -2.315412   data arrival time
---------------------------------------------------------------------------------------------
                                              0.916686   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.257911    0.053090    1.879657 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.329482    0.357531    2.237187 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.362134    0.078363    2.315551 v i_sram.sram5/BEN[8] (CF_SRAM_1024x32)
                                              2.315551   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.557216    1.398711   library hold time
                                              1.398711   data required time
---------------------------------------------------------------------------------------------
                                              1.398711   data required time
                                             -2.315551   data arrival time
---------------------------------------------------------------------------------------------
                                              0.916840   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.253974    0.040159    1.877172 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.339206    0.367276    2.244448 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.364955    0.071292    2.315740 v i_sram.sram5/BEN[3] (CF_SRAM_1024x32)
                                              2.315740   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.556858    1.398353   library hold time
                                              1.398353   data required time
---------------------------------------------------------------------------------------------
                                              1.398353   data required time
                                             -2.315740   data arrival time
---------------------------------------------------------------------------------------------
                                              0.917388   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.253974    0.040159    1.877172 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.339206    0.367276    2.244448 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.365315    0.071758    2.316206 v i_sram.sram5/BEN[2] (CF_SRAM_1024x32)
                                              2.316206   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.556812    1.398307   library hold time
                                              1.398307   data required time
---------------------------------------------------------------------------------------------
                                              1.398307   data required time
                                             -2.316206   data arrival time
---------------------------------------------------------------------------------------------
                                              0.917899   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.253974    0.040159    1.877172 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.339206    0.367276    2.244448 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.365509    0.072009    2.316457 v i_sram.sram5/BEN[1] (CF_SRAM_1024x32)
                                              2.316457   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.556787    1.398282   library hold time
                                              1.398282   data required time
---------------------------------------------------------------------------------------------
                                              1.398282   data required time
                                             -2.316457   data arrival time
---------------------------------------------------------------------------------------------
                                              0.918174   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.253974    0.040159    1.877172 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.339206    0.367276    2.244448 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.365631    0.072166    2.316614 v i_sram.sram5/BEN[0] (CF_SRAM_1024x32)
                                              2.316614   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.536637    0.097440    0.591495 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.841495   clock uncertainty
                                  0.000000    0.841495   clock reconvergence pessimism
                                  0.556772    1.398267   library hold time
                                              1.398267   data required time
---------------------------------------------------------------------------------------------
                                              1.398267   data required time
                                             -2.316614   data arrival time
---------------------------------------------------------------------------------------------
                                              0.918347   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.257911    0.053090    1.879657 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.329482    0.357531    2.237187 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.372702    0.090501    2.327688 v i_sram.sram6/BEN[15] (CF_SRAM_1024x32)
                                              2.327688   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.556137    1.383769   library hold time
                                              1.383769   data required time
---------------------------------------------------------------------------------------------
                                              1.383769   data required time
                                             -2.327688   data arrival time
---------------------------------------------------------------------------------------------
                                              0.943920   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.257911    0.053090    1.879657 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.329482    0.357531    2.237187 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.373817    0.091733    2.328920 v i_sram.sram6/BEN[14] (CF_SRAM_1024x32)
                                              2.328920   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.555995    1.383627   library hold time
                                              1.383627   data required time
---------------------------------------------------------------------------------------------
                                              1.383627   data required time
                                             -2.328920   data arrival time
---------------------------------------------------------------------------------------------
                                              0.945293   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.253974    0.040159    1.877172 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.339206    0.367276    2.244448 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.375631    0.084448    2.328896 v i_sram.sram6/BEN[7] (CF_SRAM_1024x32)
                                              2.328896   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.555765    1.383397   library hold time
                                              1.383397   data required time
---------------------------------------------------------------------------------------------
                                              1.383397   data required time
                                             -2.328896   data arrival time
---------------------------------------------------------------------------------------------
                                              0.945499   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.257911    0.053090    1.879657 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.329482    0.357531    2.237187 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.374717    0.092722    2.329909 v i_sram.sram6/BEN[13] (CF_SRAM_1024x32)
                                              2.329909   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.555881    1.383513   library hold time
                                              1.383513   data required time
---------------------------------------------------------------------------------------------
                                              1.383513   data required time
                                             -2.329909   data arrival time
---------------------------------------------------------------------------------------------
                                              0.946397   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.253974    0.040159    1.877172 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.339206    0.367276    2.244448 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.376802    0.085822    2.330270 v i_sram.sram6/BEN[6] (CF_SRAM_1024x32)
                                              2.330270   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.555616    1.383248   library hold time
                                              1.383248   data required time
---------------------------------------------------------------------------------------------
                                              1.383248   data required time
                                             -2.330270   data arrival time
---------------------------------------------------------------------------------------------
                                              0.947022   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.257911    0.053090    1.879657 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.329482    0.357531    2.237187 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.375879    0.093991    2.331178 v i_sram.sram6/BEN[12] (CF_SRAM_1024x32)
                                              2.331178   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.555733    1.383365   library hold time
                                              1.383365   data required time
---------------------------------------------------------------------------------------------
                                              1.383365   data required time
                                             -2.331178   data arrival time
---------------------------------------------------------------------------------------------
                                              0.947813   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.253974    0.040159    1.877172 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.339206    0.367276    2.244448 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.377609    0.086763    2.331211 v i_sram.sram6/BEN[5] (CF_SRAM_1024x32)
                                              2.331211   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.555513    1.383146   library hold time
                                              1.383146   data required time
---------------------------------------------------------------------------------------------
                                              1.383146   data required time
                                             -2.331211   data arrival time
---------------------------------------------------------------------------------------------
                                              0.948065   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.257911    0.053090    1.879657 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.329482    0.357531    2.237187 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.376639    0.094816    2.332003 v i_sram.sram6/BEN[11] (CF_SRAM_1024x32)
                                              2.332003   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.555637    1.383269   library hold time
                                              1.383269   data required time
---------------------------------------------------------------------------------------------
                                              1.383269   data required time
                                             -2.332003   data arrival time
---------------------------------------------------------------------------------------------
                                              0.948734   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.253974    0.040159    1.877172 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.339206    0.367276    2.244448 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.378285    0.087547    2.331995 v i_sram.sram6/BEN[4] (CF_SRAM_1024x32)
                                              2.331995   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.555428    1.383060   library hold time
                                              1.383060   data required time
---------------------------------------------------------------------------------------------
                                              1.383060   data required time
                                             -2.331995   data arrival time
---------------------------------------------------------------------------------------------
                                              0.948935   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.257911    0.053090    1.879657 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.329482    0.357531    2.237187 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.380352    0.098800    2.335988 v i_sram.sram7/BEN[15] (CF_SRAM_1024x32)
                                              2.335988   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.555150    1.386724   library hold time
                                              1.386724   data required time
---------------------------------------------------------------------------------------------
                                              1.386724   data required time
                                             -2.335988   data arrival time
---------------------------------------------------------------------------------------------
                                              0.949263   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.257911    0.053090    1.879657 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.329482    0.357531    2.237187 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.377078    0.095292    2.332479 v i_sram.sram6/BEN[10] (CF_SRAM_1024x32)
                                              2.332479   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.555581    1.383213   library hold time
                                              1.383213   data required time
---------------------------------------------------------------------------------------------
                                              1.383213   data required time
                                             -2.332479   data arrival time
---------------------------------------------------------------------------------------------
                                              0.949266   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.253974    0.040159    1.877172 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.339206    0.367276    2.244448 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.381884    0.091662    2.336110 v i_sram.sram7/BEN[7] (CF_SRAM_1024x32)
                                              2.336110   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.554956    1.386530   library hold time
                                              1.386530   data required time
---------------------------------------------------------------------------------------------
                                              1.386530   data required time
                                             -2.336110   data arrival time
---------------------------------------------------------------------------------------------
                                              0.949581   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.257911    0.053090    1.879657 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.329482    0.357531    2.237187 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.377371    0.095608    2.332795 v i_sram.sram6/BEN[9] (CF_SRAM_1024x32)
                                              2.332795   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.555544    1.383176   library hold time
                                              1.383176   data required time
---------------------------------------------------------------------------------------------
                                              1.383176   data required time
                                             -2.332795   data arrival time
---------------------------------------------------------------------------------------------
                                              0.949619   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.253974    0.040159    1.877172 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.339206    0.367276    2.244448 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.378828    0.088174    2.332622 v i_sram.sram6/BEN[3] (CF_SRAM_1024x32)
                                              2.332622   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.555359    1.382991   library hold time
                                              1.382991   data required time
---------------------------------------------------------------------------------------------
                                              1.382991   data required time
                                             -2.332622   data arrival time
---------------------------------------------------------------------------------------------
                                              0.949631   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.257911    0.053090    1.879657 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.329482    0.357531    2.237187 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.377518    0.095767    2.332954 v i_sram.sram6/BEN[8] (CF_SRAM_1024x32)
                                              2.332954   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.555525    1.383157   library hold time
                                              1.383157   data required time
---------------------------------------------------------------------------------------------
                                              1.383157   data required time
                                             -2.332954   data arrival time
---------------------------------------------------------------------------------------------
                                              0.949797   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.253974    0.040159    1.877172 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.339206    0.367276    2.244448 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.379235    0.088643    2.333091 v i_sram.sram6/BEN[2] (CF_SRAM_1024x32)
                                              2.333091   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.555307    1.382939   library hold time
                                              1.382939   data required time
---------------------------------------------------------------------------------------------
                                              1.382939   data required time
                                             -2.333091   data arrival time
---------------------------------------------------------------------------------------------
                                              0.950152   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.257911    0.053090    1.879657 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.329482    0.357531    2.237187 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.381183    0.099681    2.336868 v i_sram.sram7/BEN[14] (CF_SRAM_1024x32)
                                              2.336868   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.555045    1.386618   library hold time
                                              1.386618   data required time
---------------------------------------------------------------------------------------------
                                              1.386618   data required time
                                             -2.336868   data arrival time
---------------------------------------------------------------------------------------------
                                              0.950250   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.253974    0.040159    1.877172 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.339206    0.367276    2.244448 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.379507    0.088955    2.333403 v i_sram.sram6/BEN[1] (CF_SRAM_1024x32)
                                              2.333403   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.555272    1.382905   library hold time
                                              1.382905   data required time
---------------------------------------------------------------------------------------------
                                              1.382905   data required time
                                             -2.333403   data arrival time
---------------------------------------------------------------------------------------------
                                              0.950498   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.253974    0.040159    1.877172 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.339206    0.367276    2.244448 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.382681    0.092561    2.337009 v i_sram.sram7/BEN[6] (CF_SRAM_1024x32)
                                              2.337009   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.554855    1.386428   library hold time
                                              1.386428   data required time
---------------------------------------------------------------------------------------------
                                              1.386428   data required time
                                             -2.337009   data arrival time
---------------------------------------------------------------------------------------------
                                              0.950580   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.253974    0.040159    1.877172 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.339206    0.367276    2.244448 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.379644    0.089112    2.333560 v i_sram.sram6/BEN[0] (CF_SRAM_1024x32)
                                              2.333560   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.503785    0.066873    0.577632 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827632   clock uncertainty
                                  0.000000    0.827632   clock reconvergence pessimism
                                  0.555255    1.382887   library hold time
                                              1.382887   data required time
---------------------------------------------------------------------------------------------
                                              1.382887   data required time
                                             -2.333560   data arrival time
---------------------------------------------------------------------------------------------
                                              0.950672   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.257911    0.053090    1.879657 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.329482    0.357531    2.237187 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.382057    0.100603    2.337790 v i_sram.sram7/BEN[13] (CF_SRAM_1024x32)
                                              2.337790   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.554934    1.386508   library hold time
                                              1.386508   data required time
---------------------------------------------------------------------------------------------
                                              1.386508   data required time
                                             -2.337790   data arrival time
---------------------------------------------------------------------------------------------
                                              0.951283   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.253974    0.040159    1.877172 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.339206    0.367276    2.244448 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.383542    0.093527    2.337976 v i_sram.sram7/BEN[5] (CF_SRAM_1024x32)
                                              2.337976   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.554745    1.386319   library hold time
                                              1.386319   data required time
---------------------------------------------------------------------------------------------
                                              1.386319   data required time
                                             -2.337976   data arrival time
---------------------------------------------------------------------------------------------
                                              0.951657   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.257911    0.053090    1.879657 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.329482    0.357531    2.237187 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.383044    0.101640    2.338828 v i_sram.sram7/BEN[12] (CF_SRAM_1024x32)
                                              2.338828   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.554808    1.386382   library hold time
                                              1.386382   data required time
---------------------------------------------------------------------------------------------
                                              1.386382   data required time
                                             -2.338828   data arrival time
---------------------------------------------------------------------------------------------
                                              0.952446   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.253974    0.040159    1.877172 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.339206    0.367276    2.244448 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.384264    0.094333    2.338781 v i_sram.sram7/BEN[4] (CF_SRAM_1024x32)
                                              2.338781   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.554653    1.386227   library hold time
                                              1.386227   data required time
---------------------------------------------------------------------------------------------
                                              1.386227   data required time
                                             -2.338781   data arrival time
---------------------------------------------------------------------------------------------
                                              0.952554   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.257911    0.053090    1.879657 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.329482    0.357531    2.237187 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.383612    0.102234    2.339421 v i_sram.sram7/BEN[11] (CF_SRAM_1024x32)
                                              2.339421   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.554736    1.386310   library hold time
                                              1.386310   data required time
---------------------------------------------------------------------------------------------
                                              1.386310   data required time
                                             -2.339421   data arrival time
---------------------------------------------------------------------------------------------
                                              0.953111   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.253974    0.040159    1.877172 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.339206    0.367276    2.244448 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.384842    0.094977    2.339425 v i_sram.sram7/BEN[3] (CF_SRAM_1024x32)
                                              2.339425   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.554580    1.386154   library hold time
                                              1.386154   data required time
---------------------------------------------------------------------------------------------
                                              1.386154   data required time
                                             -2.339425   data arrival time
---------------------------------------------------------------------------------------------
                                              0.953271   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.257911    0.053090    1.879657 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.329482    0.357531    2.237187 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.384010    0.102650    2.339838 v i_sram.sram7/BEN[10] (CF_SRAM_1024x32)
                                              2.339838   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.554686    1.386259   library hold time
                                              1.386259   data required time
---------------------------------------------------------------------------------------------
                                              1.386259   data required time
                                             -2.339838   data arrival time
---------------------------------------------------------------------------------------------
                                              0.953578   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.253974    0.040159    1.877172 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.339206    0.367276    2.244448 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.385272    0.095453    2.339900 v i_sram.sram7/BEN[2] (CF_SRAM_1024x32)
                                              2.339900   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.554525    1.386099   library hold time
                                              1.386099   data required time
---------------------------------------------------------------------------------------------
                                              1.386099   data required time
                                             -2.339900   data arrival time
---------------------------------------------------------------------------------------------
                                              0.953801   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.257911    0.053090    1.879657 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.329482    0.357531    2.237187 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.384301    0.102953    2.340141 v i_sram.sram7/BEN[9] (CF_SRAM_1024x32)
                                              2.340141   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.554649    1.386222   library hold time
                                              1.386222   data required time
---------------------------------------------------------------------------------------------
                                              1.386222   data required time
                                             -2.340141   data arrival time
---------------------------------------------------------------------------------------------
                                              0.953918   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002841    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007284    0.053857    0.371309    1.371327 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.053857    0.000064    1.371391 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432766    0.192281    0.171718    1.543109 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.192653    0.009226    1.552335 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525536    0.236878    0.274231    1.826566 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.257911    0.053090    1.879657 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.329482    0.357531    2.237187 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.384459    0.103118    2.340305 v i_sram.sram7/BEN[8] (CF_SRAM_1024x32)
                                              2.340305   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.554629    1.386203   library hold time
                                              1.386203   data required time
---------------------------------------------------------------------------------------------
                                              1.386203   data required time
                                             -2.340305   data arrival time
---------------------------------------------------------------------------------------------
                                              0.954103   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.253974    0.040159    1.877172 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.339206    0.367276    2.244448 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.385567    0.095780    2.340228 v i_sram.sram7/BEN[1] (CF_SRAM_1024x32)
                                              2.340228   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.554488    1.386062   library hold time
                                              1.386062   data required time
---------------------------------------------------------------------------------------------
                                              1.386062   data required time
                                             -2.340228   data arrival time
---------------------------------------------------------------------------------------------
                                              0.954166   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000036    0.000018    1.000018 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007280    0.053843    0.371292    1.371310 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.053843    0.000064    1.371374 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437580    0.187416    0.164822    1.536195 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.187740    0.008979    1.545175 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537112    0.243076    0.291839    1.837014 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.253974    0.040159    1.877172 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.339206    0.367276    2.244448 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.385719    0.095948    2.340396 v i_sram.sram7/BEN[0] (CF_SRAM_1024x32)
                                              2.340396   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.085806    0.005034    0.131530 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.627411    0.489199    0.379230    0.510760 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.505633    0.070814    0.581574 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.831574   clock uncertainty
                                  0.000000    0.831574   clock reconvergence pessimism
                                  0.554469    1.386042   library hold time
                                              1.386042   data required time
---------------------------------------------------------------------------------------------
                                              1.386042   data required time
                                             -2.340396   data arrival time
---------------------------------------------------------------------------------------------
                                              0.954353   slack (MET)


Startpoint: _674_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_ack_o (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126374    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013566    0.006783    0.006783 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.095037    0.085342    0.119713    0.126496 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.086476    0.007803    0.134299 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650178    0.505329    0.359756    0.494055 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.528227    0.084180    0.578235 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.018757    0.129145    0.331647    0.909881 ^ _674_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net54 (net)
                      0.129151    0.001046    0.910928 ^ output54/A (sky130_fd_sc_hd__buf_1)
     1    0.000339    0.015581    0.045395    0.956323 ^ output54/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_ack_o (net)
                      0.015581    0.000001    0.956324 ^ wbs_ack_o (out)
                                              0.956324   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.956324   data arrival time
---------------------------------------------------------------------------------------------
                                              1.706324   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002444    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065809    0.094948    0.138195    1.138205 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.097027    0.011165    1.149370 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041876    0.084538    0.190213    1.339584 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.084541    0.000702    1.340286 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224408    0.195711    0.256843    1.597129 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.202832    0.029472    1.626601 v _433_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.003459    0.021325    0.125462    1.752063 v _433_/X (sky130_fd_sc_hd__o211a_1)
                                                         net55 (net)
                      0.021325    0.000048    1.752111 v output55/A (sky130_fd_sc_hd__buf_1)
     1    0.000922    0.011932    0.045270    1.797381 v output55/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[0] (net)
                      0.011932    0.000006    1.797387 v wbs_dat_o[0] (out)
                                              1.797387   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.797387   data arrival time
---------------------------------------------------------------------------------------------
                                              2.547387   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[2] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002444    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065809    0.094948    0.138195    1.138205 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.097027    0.011165    1.149370 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041876    0.084538    0.190213    1.339584 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.084541    0.000702    1.340286 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224408    0.195711    0.256843    1.597129 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.202909    0.029621    1.626751 v _449_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.022832    0.076599    0.193497    1.820248 v _449_/X (sky130_fd_sc_hd__o211a_1)
                                                         net77 (net)
                      0.076627    0.001387    1.821635 v output77/A (sky130_fd_sc_hd__buf_1)
     1    0.000723    0.012502    0.064994    1.886629 v output77/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[2] (net)
                      0.012502    0.000003    1.886632 v wbs_dat_o[2] (out)
                                              1.886632   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.886632   data arrival time
---------------------------------------------------------------------------------------------
                                              2.636631   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[1] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002444    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065809    0.094948    0.138195    1.138205 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.097027    0.011165    1.149370 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041876    0.084538    0.190213    1.339584 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.084541    0.000702    1.340286 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224408    0.195711    0.256843    1.597129 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.203050    0.029897    1.627026 v _441_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.023402    0.078191    0.194774    1.821801 v _441_/X (sky130_fd_sc_hd__o211a_1)
                                                         net66 (net)
                      0.078229    0.001581    1.823381 v output66/A (sky130_fd_sc_hd__buf_1)
     1    0.000697    0.012485    0.065395    1.888776 v output66/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[1] (net)
                      0.012485    0.000003    1.888779 v wbs_dat_o[1] (out)
                                              1.888779   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.888779   data arrival time
---------------------------------------------------------------------------------------------
                                              2.638779   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[14] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002444    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065809    0.094948    0.138195    1.138205 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.097027    0.011165    1.149370 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041876    0.084538    0.190213    1.339584 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.084541    0.000702    1.340286 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224408    0.195711    0.256843    1.597129 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.202721    0.029251    1.626380 v _553_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.051099    0.061135    0.191945    1.818326 v _553_/X (sky130_fd_sc_hd__o211a_4)
                                                         net60 (net)
                      0.065383    0.012406    1.830732 v output60/A (sky130_fd_sc_hd__buf_1)
     1    0.000357    0.010736    0.059601    1.890333 v output60/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[14] (net)
                      0.010736    0.000001    1.890334 v wbs_dat_o[14] (out)
                                              1.890334   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.890334   data arrival time
---------------------------------------------------------------------------------------------
                                              2.640334   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[20] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002444    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065809    0.094948    0.138195    1.138205 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.097027    0.011165    1.149370 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041876    0.084538    0.190213    1.339584 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.084541    0.000702    1.340286 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224408    0.195711    0.256843    1.597129 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.196216    0.008537    1.605666 v _605_/B1 (sky130_fd_sc_hd__o211a_4)
     1    0.079809    0.079867    0.214471    1.820137 v _605_/X (sky130_fd_sc_hd__o211a_4)
                                                         net67 (net)
                      0.080158    0.003484    1.823621 v output67/A (sky130_fd_sc_hd__buf_1)
     1    0.000888    0.013218    0.066950    1.890571 v output67/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[20] (net)
                      0.013218    0.000004    1.890575 v wbs_dat_o[20] (out)
                                              1.890575   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.890575   data arrival time
---------------------------------------------------------------------------------------------
                                              2.640575   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[23] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002444    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065809    0.094948    0.138195    1.138205 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.097027    0.011165    1.149370 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041876    0.084538    0.190213    1.339584 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.084541    0.000702    1.340286 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224408    0.195711    0.256843    1.597129 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.198081    0.017648    1.614777 v _631_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.064984    0.068106    0.198614    1.813391 v _631_/X (sky130_fd_sc_hd__o211a_4)
                                                         net70 (net)
                      0.074660    0.016025    1.829416 v output70/A (sky130_fd_sc_hd__buf_1)
     1    0.000364    0.011174    0.062632    1.892048 v output70/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[23] (net)
                      0.011174    0.000001    1.892049 v wbs_dat_o[23] (out)
                                              1.892049   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.892049   data arrival time
---------------------------------------------------------------------------------------------
                                              2.642049   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[3] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002444    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065809    0.094948    0.138195    1.138205 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.097027    0.011165    1.149370 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041876    0.084538    0.190213    1.339584 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.084541    0.000702    1.340286 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224408    0.195711    0.256843    1.597129 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.202697    0.029205    1.626334 v _457_/B1 (sky130_fd_sc_hd__o211a_1)
     2    0.025430    0.084120    0.198781    1.825116 v _457_/X (sky130_fd_sc_hd__o211a_1)
                                                         net80 (net)
                      0.084206    0.002412    1.827527 v output80/A (sky130_fd_sc_hd__buf_1)
     1    0.000796    0.013074    0.067825    1.895352 v output80/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[3] (net)
                      0.013074    0.000004    1.895357 v wbs_dat_o[3] (out)
                                              1.895357   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.895357   data arrival time
---------------------------------------------------------------------------------------------
                                              2.645356   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[18] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002444    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065809    0.094948    0.138195    1.138205 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.097027    0.011165    1.149370 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041876    0.084538    0.190213    1.339584 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.084541    0.000702    1.340286 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224408    0.195711    0.256843    1.597129 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.197590    0.015853    1.612982 v _587_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.072082    0.075108    0.198986    1.811967 v _587_/X (sky130_fd_sc_hd__o211a_4)
                                                         net64 (net)
                      0.083258    0.018728    1.830696 v output64/A (sky130_fd_sc_hd__buf_1)
     1    0.000357    0.011529    0.065372    1.896068 v output64/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[18] (net)
                      0.011529    0.000001    1.896069 v wbs_dat_o[18] (out)
                                              1.896069   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.896069   data arrival time
---------------------------------------------------------------------------------------------
                                              2.646069   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[17] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002444    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065809    0.094948    0.138195    1.138205 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.097027    0.011165    1.149370 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041876    0.084538    0.190213    1.339584 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.084541    0.000702    1.340286 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224408    0.195711    0.256843    1.597129 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.198028    0.017465    1.614594 v _579_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.071648    0.074833    0.199490    1.814084 v _579_/X (sky130_fd_sc_hd__o211a_4)
                                                         net63 (net)
                      0.082401    0.018039    1.832123 v output63/A (sky130_fd_sc_hd__buf_1)
     1    0.000437    0.011775    0.065487    1.897610 v output63/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[17] (net)
                      0.011775    0.000002    1.897612 v wbs_dat_o[17] (out)
                                              1.897612   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.897612   data arrival time
---------------------------------------------------------------------------------------------
                                              2.647612   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[6] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002444    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065809    0.094948    0.138195    1.138205 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.097027    0.011165    1.149370 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041876    0.084538    0.190213    1.339584 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.084541    0.000702    1.340286 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224408    0.195711    0.256843    1.597129 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.202738    0.029285    1.626414 v _485_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.042447    0.073712    0.206154    1.832568 v _485_/X (sky130_fd_sc_hd__o211a_2)
                                                         net83 (net)
                      0.074635    0.006639    1.839207 v output83/A (sky130_fd_sc_hd__buf_1)
     1    0.000346    0.011110    0.062539    1.901745 v output83/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[6] (net)
                      0.011110    0.000000    1.901746 v wbs_dat_o[6] (out)
                                              1.901746   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.901746   data arrival time
---------------------------------------------------------------------------------------------
                                              2.651747   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[19] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002444    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065809    0.094948    0.138195    1.138205 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.097027    0.011165    1.149370 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041876    0.084538    0.190213    1.339584 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.084541    0.000702    1.340286 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224408    0.195711    0.256843    1.597129 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.197463    0.015345    1.612475 v _597_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.077955    0.079940    0.200485    1.812960 v _597_/X (sky130_fd_sc_hd__o211a_4)
                                                         net65 (net)
                      0.090121    0.021444    1.834404 v output65/A (sky130_fd_sc_hd__buf_1)
     1    0.000436    0.012111    0.067980    1.902384 v output65/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[19] (net)
                      0.012111    0.000002    1.902386 v wbs_dat_o[19] (out)
                                              1.902386   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.902386   data arrival time
---------------------------------------------------------------------------------------------
                                              2.652386   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[22] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002444    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065809    0.094948    0.138195    1.138205 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.097027    0.011165    1.149370 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041876    0.084538    0.190213    1.339584 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.084541    0.000702    1.340286 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224408    0.195711    0.256843    1.597129 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.198430    0.018802    1.615931 v _621_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.075072    0.076341    0.207168    1.823098 v _621_/X (sky130_fd_sc_hd__o211a_4)
                                                         net69 (net)
                      0.081408    0.015004    1.838102 v output69/A (sky130_fd_sc_hd__buf_1)
     1    0.000359    0.011457    0.064788    1.902890 v output69/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[22] (net)
                      0.011457    0.000001    1.902891 v wbs_dat_o[22] (out)
                                              1.902891   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.902891   data arrival time
---------------------------------------------------------------------------------------------
                                              2.652891   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[30] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002444    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065809    0.094948    0.138195    1.138205 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.097027    0.011165    1.149370 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041876    0.084538    0.190213    1.339584 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.084541    0.000702    1.340286 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224408    0.195711    0.256843    1.597129 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.199897    0.022963    1.620092 v _414_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.069958    0.072765    0.204059    1.824151 v _414_/X (sky130_fd_sc_hd__o211a_4)
                                                         net78 (net)
                      0.078446    0.015674    1.839825 v output78/A (sky130_fd_sc_hd__buf_1)
     1    0.000329    0.011218    0.063686    1.903511 v output78/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[30] (net)
                      0.011218    0.000001    1.903512 v wbs_dat_o[30] (out)
                                              1.903512   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.903512   data arrival time
---------------------------------------------------------------------------------------------
                                              2.653512   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[4] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002444    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065809    0.094948    0.138195    1.138205 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.097027    0.011165    1.149370 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041876    0.084538    0.190213    1.339584 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.084541    0.000702    1.340286 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224408    0.195711    0.256843    1.597129 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.202730    0.029270    1.626399 v _465_/B1 (sky130_fd_sc_hd__o211a_1)
     2    0.027865    0.091374    0.204228    1.830627 v _465_/X (sky130_fd_sc_hd__o211a_1)
                                                         net81 (net)
                      0.091554    0.003095    1.833722 v output81/A (sky130_fd_sc_hd__buf_1)
     1    0.000768    0.013293    0.070090    1.903812 v output81/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[4] (net)
                      0.013293    0.000004    1.903816 v wbs_dat_o[4] (out)
                                              1.903816   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.903816   data arrival time
---------------------------------------------------------------------------------------------
                                              2.653816   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[5] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002444    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065809    0.094948    0.138195    1.138205 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.097027    0.011165    1.149370 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041876    0.084538    0.190213    1.339584 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.084541    0.000702    1.340286 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224408    0.195711    0.256843    1.597129 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.203004    0.029807    1.626936 v _475_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.042975    0.074630    0.206654    1.833590 v _475_/X (sky130_fd_sc_hd__o211a_2)
                                                         net82 (net)
                      0.075669    0.007077    1.840667 v output82/A (sky130_fd_sc_hd__buf_1)
     1    0.000699    0.012380    0.064567    1.905234 v output82/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[5] (net)
                      0.012380    0.000003    1.905237 v wbs_dat_o[5] (out)
                                              1.905237   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.905237   data arrival time
---------------------------------------------------------------------------------------------
                                              2.655237   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[13] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002444    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065809    0.094948    0.138195    1.138205 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.097027    0.011165    1.149370 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041876    0.084538    0.190213    1.339584 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.084541    0.000702    1.340286 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224408    0.195711    0.256843    1.597129 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.201250    0.026173    1.623302 v _543_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.071546    0.073856    0.205879    1.829181 v _543_/X (sky130_fd_sc_hd__o211a_4)
                                                         net59 (net)
                      0.078652    0.014416    1.843597 v output59/A (sky130_fd_sc_hd__buf_1)
     1    0.000403    0.011490    0.064110    1.907706 v output59/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[13] (net)
                      0.011490    0.000002    1.907708 v wbs_dat_o[13] (out)
                                              1.907708   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.907708   data arrival time
---------------------------------------------------------------------------------------------
                                              2.657708   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[21] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002444    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065809    0.094948    0.138195    1.138205 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.097027    0.011165    1.149370 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041876    0.084538    0.190213    1.339584 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.084541    0.000702    1.340286 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224408    0.195711    0.256843    1.597129 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.196824    0.012425    1.609554 v _613_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.084624    0.084860    0.202448    1.812002 v _613_/X (sky130_fd_sc_hd__o211a_4)
                                                         net68 (net)
                      0.098417    0.025357    1.837358 v output68/A (sky130_fd_sc_hd__buf_1)
     1    0.000440    0.012490    0.070684    1.908042 v output68/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[21] (net)
                      0.012490    0.000002    1.908044 v wbs_dat_o[21] (out)
                                              1.908044   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.908044   data arrival time
---------------------------------------------------------------------------------------------
                                              2.658044   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[29] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002444    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065809    0.094948    0.138195    1.138205 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.097027    0.011165    1.149370 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041876    0.084538    0.190213    1.339584 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.084541    0.000702    1.340286 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224408    0.195711    0.256843    1.597129 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.200030    0.023300    1.620429 v _406_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.073699    0.074010    0.200118    1.820548 v _406_/X (sky130_fd_sc_hd__o211a_4)
                                                         net76 (net)
                      0.085241    0.021582    1.842129 v output76/A (sky130_fd_sc_hd__buf_1)
     1    0.000415    0.011824    0.066299    1.908429 v output76/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[29] (net)
                      0.011824    0.000002    1.908430 v wbs_dat_o[29] (out)
                                              1.908430   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.908430   data arrival time
---------------------------------------------------------------------------------------------
                                              2.658430   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[8] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002444    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065809    0.094948    0.138195    1.138205 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.097027    0.011165    1.149370 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041876    0.084538    0.190213    1.339584 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.084541    0.000702    1.340286 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224408    0.195711    0.256843    1.597129 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.202376    0.028560    1.625689 v _503_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.046420    0.079889    0.209447    1.835136 v _503_/X (sky130_fd_sc_hd__o211a_2)
                                                         net85 (net)
                      0.081285    0.008465    1.843601 v output85/A (sky130_fd_sc_hd__buf_1)
     1    0.001021    0.013719    0.067966    1.911567 v output85/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[8] (net)
                      0.013719    0.000006    1.911573 v wbs_dat_o[8] (out)
                                              1.911573   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.911573   data arrival time
---------------------------------------------------------------------------------------------
                                              2.661573   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[15] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002444    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065809    0.094948    0.138195    1.138205 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.097027    0.011165    1.149370 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041876    0.084538    0.190213    1.339584 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.084541    0.000702    1.340286 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224408    0.195711    0.256843    1.597129 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.198900    0.020240    1.617369 v _563_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.063936    0.108140    0.205502    1.822871 v _563_/X (sky130_fd_sc_hd__o211a_2)
                                                         net61 (net)
                      0.111412    0.014925    1.837796 v output61/A (sky130_fd_sc_hd__buf_1)
     1    0.000367    0.012815    0.074515    1.912311 v output61/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[15] (net)
                      0.012815    0.000001    1.912312 v wbs_dat_o[15] (out)
                                              1.912312   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.912312   data arrival time
---------------------------------------------------------------------------------------------
                                              2.662312   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[16] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002444    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065809    0.094948    0.138195    1.138205 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.097027    0.011165    1.149370 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041876    0.084538    0.190213    1.339584 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.084541    0.000702    1.340286 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224408    0.195711    0.256843    1.597129 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.198321    0.018450    1.615579 v _571_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.055295    0.093172    0.217984    1.833563 v _571_/X (sky130_fd_sc_hd__o211a_2)
                                                         net62 (net)
                      0.094537    0.009078    1.842641 v output62/A (sky130_fd_sc_hd__buf_1)
     1    0.000870    0.013760    0.071574    1.914215 v output62/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[16] (net)
                      0.013760    0.000004    1.914219 v wbs_dat_o[16] (out)
                                              1.914219   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.914219   data arrival time
---------------------------------------------------------------------------------------------
                                              2.664220   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[7] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002444    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065809    0.094948    0.138195    1.138205 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.097027    0.011165    1.149370 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041876    0.084538    0.190213    1.339584 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.084541    0.000702    1.340286 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224408    0.195711    0.256843    1.597129 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.202849    0.029505    1.626634 v _495_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.049594    0.084850    0.212467    1.839101 v _495_/X (sky130_fd_sc_hd__o211a_2)
                                                         net84 (net)
                      0.086434    0.009294    1.848395 v output84/A (sky130_fd_sc_hd__buf_1)
     1    0.000411    0.011860    0.066662    1.915057 v output84/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[7] (net)
                      0.011860    0.000002    1.915059 v wbs_dat_o[7] (out)
                                              1.915059   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.915059   data arrival time
---------------------------------------------------------------------------------------------
                                              2.665058   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[27] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002444    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065809    0.094948    0.138195    1.138205 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.097027    0.011165    1.149370 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041876    0.084538    0.190213    1.339584 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.084541    0.000702    1.340286 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224408    0.195711    0.256843    1.597129 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.199759    0.022607    1.619737 v _665_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.078831    0.079709    0.205206    1.824943 v _665_/X (sky130_fd_sc_hd__o211a_4)
                                                         net74 (net)
                      0.089641    0.021179    1.846122 v output74/A (sky130_fd_sc_hd__buf_1)
     1    0.000743    0.013128    0.069343    1.915465 v output74/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[27] (net)
                      0.013128    0.000004    1.915469 v wbs_dat_o[27] (out)
                                              1.915469   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.915469   data arrival time
---------------------------------------------------------------------------------------------
                                              2.665469   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[31] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002444    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065809    0.094948    0.138195    1.138205 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.097027    0.011165    1.149370 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041876    0.084538    0.190213    1.339584 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.084541    0.000702    1.340286 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224408    0.195711    0.256843    1.597129 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.200086    0.023439    1.620568 v _422_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.080406    0.080728    0.202003    1.822571 v _422_/X (sky130_fd_sc_hd__o211a_4)
                                                         net79 (net)
                      0.095361    0.025607    1.848178 v output79/A (sky130_fd_sc_hd__buf_1)
     1    0.000388    0.012174    0.069434    1.917612 v output79/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[31] (net)
                      0.012174    0.000002    1.917613 v wbs_dat_o[31] (out)
                                              1.917613   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.917613   data arrival time
---------------------------------------------------------------------------------------------
                                              2.667613   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[24] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002444    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065809    0.094948    0.138195    1.138205 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.097027    0.011165    1.149370 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041876    0.084538    0.190213    1.339584 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.084541    0.000702    1.340286 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224408    0.195711    0.256843    1.597129 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.198616    0.019386    1.616515 v _641_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.085543    0.085770    0.203112    1.819627 v _641_/X (sky130_fd_sc_hd__o211a_4)
                                                         net71 (net)
                      0.099586    0.025728    1.845356 v output71/A (sky130_fd_sc_hd__buf_1)
     1    0.000806    0.013761    0.072907    1.918263 v output71/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[24] (net)
                      0.013761    0.000004    1.918267 v wbs_dat_o[24] (out)
                                              1.918267   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.918267   data arrival time
---------------------------------------------------------------------------------------------
                                              2.668267   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[25] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002444    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065809    0.094948    0.138195    1.138205 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.097027    0.011165    1.149370 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041876    0.084538    0.190213    1.339584 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.084541    0.000702    1.340286 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224408    0.195711    0.256843    1.597129 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.199058    0.020699    1.617828 v _649_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.088377    0.088250    0.203484    1.821312 v _649_/X (sky130_fd_sc_hd__o211a_4)
                                                         net72 (net)
                      0.103322    0.027263    1.848575 v output72/A (sky130_fd_sc_hd__buf_1)
     1    0.000426    0.012660    0.072203    1.920778 v output72/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[25] (net)
                      0.012660    0.000002    1.920780 v wbs_dat_o[25] (out)
                                              1.920780   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.920780   data arrival time
---------------------------------------------------------------------------------------------
                                              2.670780   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[9] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002444    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065809    0.094948    0.138195    1.138205 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.097027    0.011165    1.149370 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041876    0.084538    0.190213    1.339584 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.084541    0.000702    1.340286 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224408    0.195711    0.256843    1.597129 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.202323    0.028452    1.625581 v _511_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.055153    0.093550    0.217090    1.842671 v _511_/X (sky130_fd_sc_hd__o211a_2)
                                                         net86 (net)
                      0.095690    0.011299    1.853970 v output86/A (sky130_fd_sc_hd__buf_1)
     1    0.000386    0.012184    0.069533    1.923503 v output86/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[9] (net)
                      0.012184    0.000002    1.923505 v wbs_dat_o[9] (out)
                                              1.923505   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.923505   data arrival time
---------------------------------------------------------------------------------------------
                                              2.673505   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[10] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002444    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065809    0.094948    0.138195    1.138205 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.097027    0.011165    1.149370 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041876    0.084538    0.190213    1.339584 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.084541    0.000702    1.340286 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224408    0.195711    0.256843    1.597129 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.201581    0.026897    1.624026 v _519_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.056456    0.095737    0.217829    1.841855 v _519_/X (sky130_fd_sc_hd__o211a_2)
                                                         net56 (net)
                      0.097941    0.011609    1.853464 v output56/A (sky130_fd_sc_hd__buf_1)
     1    0.000393    0.012306    0.070294    1.923757 v output56/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[10] (net)
                      0.012306    0.000002    1.923759 v wbs_dat_o[10] (out)
                                              1.923759   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.923759   data arrival time
---------------------------------------------------------------------------------------------
                                              2.673759   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[26] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002444    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065809    0.094948    0.138195    1.138205 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.097027    0.011165    1.149370 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041876    0.084538    0.190213    1.339584 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.084541    0.000702    1.340286 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224408    0.195711    0.256843    1.597129 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.199444    0.021772    1.618901 v _657_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.089994    0.089460    0.204241    1.823142 v _657_/X (sky130_fd_sc_hd__o211a_4)
                                                         net73 (net)
                      0.105376    0.028217    1.851358 v output73/A (sky130_fd_sc_hd__buf_1)
     1    0.000346    0.012472    0.072456    1.923814 v output73/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[26] (net)
                      0.012472    0.000001    1.923815 v wbs_dat_o[26] (out)
                                              1.923815   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.923815   data arrival time
---------------------------------------------------------------------------------------------
                                              2.673815   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[12] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002444    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065809    0.094948    0.138195    1.138205 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.097027    0.011165    1.149370 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041876    0.084538    0.190213    1.339584 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.084541    0.000702    1.340286 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224408    0.195711    0.256843    1.597129 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.201516    0.026757    1.623886 v _535_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.057075    0.096593    0.217252    1.841139 v _535_/X (sky130_fd_sc_hd__o211a_2)
                                                         net58 (net)
                      0.099610    0.013525    1.854664 v output58/A (sky130_fd_sc_hd__buf_1)
     1    0.000901    0.014079    0.073396    1.928059 v output58/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[12] (net)
                      0.014079    0.000005    1.928064 v wbs_dat_o[12] (out)
                                              1.928064   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.928064   data arrival time
---------------------------------------------------------------------------------------------
                                              2.678064   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[11] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002444    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065809    0.094948    0.138195    1.138205 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.097027    0.011165    1.149370 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041876    0.084538    0.190213    1.339584 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.084541    0.000702    1.340286 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224408    0.195711    0.256843    1.597129 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.202179    0.028158    1.625288 v _527_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.057804    0.096415    0.223434    1.848721 v _527_/X (sky130_fd_sc_hd__o211a_2)
                                                         net57 (net)
                      0.097795    0.009257    1.857978 v output57/A (sky130_fd_sc_hd__buf_1)
     1    0.000402    0.012332    0.070293    1.928270 v output57/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[11] (net)
                      0.012332    0.000001    1.928272 v wbs_dat_o[11] (out)
                                              1.928272   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.928272   data arrival time
---------------------------------------------------------------------------------------------
                                              2.678272   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[28] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002444    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065809    0.094948    0.138195    1.138205 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.097027    0.011165    1.149370 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041876    0.084538    0.190213    1.339584 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.084541    0.000702    1.340286 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224408    0.195711    0.256843    1.597129 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.199581    0.022141    1.619270 v _673_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.098261    0.096064    0.204914    1.824184 v _673_/X (sky130_fd_sc_hd__o211a_4)
                                                         net75 (net)
                      0.117248    0.033872    1.858057 v output75/A (sky130_fd_sc_hd__buf_1)
     1    0.000828    0.014582    0.078801    1.936858 v output75/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[28] (net)
                      0.014582    0.000005    1.936862 v wbs_dat_o[28] (out)
                                              1.936862   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.936862   data arrival time
---------------------------------------------------------------------------------------------
                                              2.686862   slack (MET)



