From 7e65d9a13d244bcc1becd4f3addd9eadbeb0cc57 Mon Sep 17 00:00:00 2001
From: Nam Nguyen <nam.nguyen.xb@rvc.renesas.com>
Date: Wed, 28 Jun 2017 10:56:13 +0700
Subject: [PATCH 03/12] ARM: DTS: iwg20m: enable CAN

Signed-off-by: Nam Nguyen <nam.nguyen.xb@rvc.renesas.com>

%% original patch: 0024-ARM-DTS-iwg20m-enable-CAN.patch
---
 arch/arm/boot/dts/r8a7743-iwg20m.dts | 42 ++++++++++++++++++++++++++++++++++++
 1 file changed, 42 insertions(+)

diff --git a/arch/arm/boot/dts/r8a7743-iwg20m.dts b/arch/arm/boot/dts/r8a7743-iwg20m.dts
index c84f9a33..00d6fdd 100644
--- a/arch/arm/boot/dts/r8a7743-iwg20m.dts
+++ b/arch/arm/boot/dts/r8a7743-iwg20m.dts
@@ -252,6 +252,16 @@
 		renesas,groups = "ssi0129_ctrl", "ssi0_data", "ssi1_data";
 		renesas,function = "ssi";
 	};
+
+	can0_pins: can0 {
+		renesas,groups = "can0_data_d";
+		renesas,function = "can0";
+	};
+
+	can1_pins: can1 {
+		renesas,groups = "can1_data_d";
+		renesas,function = "can1";
+	};
 };
 
 &scif0 {
@@ -500,3 +510,35 @@
 &ssi1 {
 	shared-pin;
 };
+
+&can0 {
+	pinctrl-0 = <&can0_pins>;
+	pinctrl-names = "default";
+	renesas,can-clock-select = <0x0>;
+	status = "okay"; 
+};
+
+&can1 {
+	pinctrl-0 = <&can1_pins>;
+	pinctrl-names = "default";
+	renesas,can-clock-select = <0x0>;
+	status = "okay";
+};
+
+&gpio2 {
+	can0-trx-en-gpio{
+		gpio-hog;
+		gpios = <3 GPIO_ACTIVE_HIGH>;
+		output-low;
+		line-name = "can0-trx-en-gpio";
+	};
+};
+
+&gpio0 {
+	can1-trx-en-gpio{
+		gpio-hog;
+		gpios = <4 GPIO_ACTIVE_HIGH>;
+		output-low;
+		line-name = "can1-trx-en-gpio";
+	};
+};
-- 
1.9.1

