module PC_tb;

wire [31:0]out;
reg [31:0]in;
reg clk,read,inc,reset;

PC pc1(out,in,clk,read,inc,reset);

initial
 begin
	inc = 0;read = 0;reset = 1;clk=0; #10; clk=1; #10 clk=0; #10; clk=1; #10;
   in=5; inc=0; read=0; reset=0; clk=0; #10; clk=1; #10 clk=0; #10; clk=1; #10;
   inc=1;   reset = 0;read=1; clk=0; #10; clk=1; #10; clk=0; #10; clk=1; #10;
 end
endmodule
