# ğŸ† Bharat AI-SoC Student Challenge
A project-based virtual challenge to ignite innovation in AI-driven System-on-Chip (SoC) design.

## Real-Time Object Detection using Hardware-Accelerated CNN
---

## ğŸ¯ Challenge Context

This project is developed under the **Arm Bharat AI SoC Challenge**,  
specifically addressing:

### ğŸ§  Problem Statement 5  
**Real-Time Object Detection Using Hardware-Accelerated CNN on Xilinx Zynq FPGA with Arm Processor**

The objective is to design and implement a CNN inference system on a Xilinx Zynq SoC, leveraging FPGA acceleration to demonstrate measurable performance improvement over a CPU-only implementation.

---

# ğŸ“Œ Project Overview

This project implements a real-time object detection system using a hardware/software co-design approach on a Zynq SoC.

The system partitions tasks intelligently:

| Component | Responsibility |
|------------|----------------|
| ğŸ–¥ Arm Processor (PS) | Image capture, preprocessing, control logic, post-processing |
| âš¡ FPGA Fabric (PL) | Accelerates CNN operations (Convolution, Activation, Pooling) |

The final system demonstrates:

- Real-time inference
- Performance comparison
- Hardware acceleration benefits
- Efficient FPGA resource utilization

---

# ğŸ— Target Hardware Platform

| Hardware | Details |
|-----------|----------|
| SoC | Xilinx Zynq-7000 |
| Board | ZedBoard |
| Processor | ARM Cortex-A9 |
| FPGA | Programmable Logic Fabric |
| Input | USB Camera |
| Output | Display / Serial Console |

---

# ğŸ§  Implementation Strategy

## ğŸ”¹ Part 1 â€“ CPU-Only Baseline

- CNN runs entirely on ARM processor
- Serves as performance reference
- Measures latency, FPS, CPU usage

## ğŸ”¹ Part 2 â€“ Hardware-Accelerated CNN

- Convolution layers offloaded to FPGA
- Designed using Vivado / Vitis HLS
- ARM + FPGA operate collaboratively
- Achieves significant performance improvement

---

# ğŸ›  Software & Tools Used

| Category | Tools |
|----------|--------|
| FPGA Design | Vivado, Vitis HLS |
| Embedded Software | Vitis |
| AI Model | Lightweight CNN / YOLO |
| Image Processing | OpenCV |
| Control Logic | Python / C++ |

---


---

# ğŸ“¦ Key Deliverables Achieved

âœ” Working FPGA-accelerated CNN prototype  
âœ” CPU vs Hardware performance benchmarking  
âœ” Hardware/Software co-design implementation  
âœ” Real-time inference demonstration  
âœ” Quantitative performance validation  

---

# ğŸ“ Learning Outcomes

- Embedded Edge AI pipeline understanding  
- Practical FPGA acceleration using HLS  
- ARMâ€“FPGA co-design experience  
- Performance optimization & analysis  
- Trade-off evaluation (Power vs Performance vs Flexibility)  

---

# ğŸ”® Conclusion

This project successfully demonstrates that offloading CNN computation to FPGA fabric significantly improves inference speed while reducing CPU utilization, validating the effectiveness of heterogeneous SoC architectures for edge AI applications.

---

## ğŸ‘¨â€ğŸ’» Developed for  
**Arm Bharat AI SoC Challenge â€“ Problem Statement 5**
## Team Details: 
- Team Members : Nilopher Taj B, Rupesh K, Gayathri K
- Mentor : Dr.R.Avudaiammal, Professor
- Institute : St. Joseph's College of Engineering, Chennai

