strict digraph "compose( ,  )" {
	node [label="\N"];
	"21:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f1027ab1450>",
		fillcolor=turquoise,
		label="21:BL
q <= q + 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1027abd4d0>]",
		style=filled,
		typ=Block];
	"Leaf_12:AL"	[def_var="['q']",
		label="Leaf_12:AL"];
	"21:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"17:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f1027aa3e10>",
		fillcolor=turquoise,
		label="17:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"18:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f1027a4e4d0>",
		fillcolor=springgreen,
		label="18:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:BL" -> "18:IF"	[cond="[]",
		lineno=None];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f1027a4e290>",
		fillcolor=turquoise,
		label="18:BL
q <= 4'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1027ab1150>]",
		style=filled,
		typ=Block];
	"18:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"12:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f1027b35690>",
		fillcolor=turquoise,
		label="12:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"13:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f1027a56bd0>",
		fillcolor=springgreen,
		label="13:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"12:BL" -> "13:IF"	[cond="[]",
		lineno=None];
	"13:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f1027b35e10>",
		fillcolor=turquoise,
		label="13:BL
q <= 4'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1027a56810>]",
		style=filled,
		typ=Block];
	"13:IF" -> "13:BL"	[cond="['reset']",
		label=reset,
		lineno=13];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f1027aa3110>",
		fillcolor=turquoise,
		label="16:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"13:IF" -> "16:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=13];
	"12:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f1027a43fd0>",
		clk_sens=True,
		fillcolor=gold,
		label="12:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['q', 'reset', 'slowena']"];
	"12:AL" -> "12:BL"	[cond="[]",
		lineno=None];
	"Leaf_12:AL" -> "12:AL";
	"17:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f1027aa33d0>",
		fillcolor=springgreen,
		label="17:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:IF" -> "17:BL"	[cond="['slowena']",
		label=slowena,
		lineno=17];
	"18:IF" -> "21:BL"	[cond="['q']",
		label="!((q == 4'd9))",
		lineno=18];
	"18:IF" -> "18:BL"	[cond="['q']",
		label="(q == 4'd9)",
		lineno=18];
	"13:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"16:BL" -> "17:IF"	[cond="[]",
		lineno=None];
}
