{
	"PDK": "gf180mcuD",
	"DESIGN_NAME": "user_project_wrapper",
	"STD_CELL_LIBRARY": "gf180mcu_as_sc_mcu7t3v3",
	"STD_CELL_LIBRARY_OPT": "gf180mcu_as_sc_mcu7t3v3",
	"VERILOG_FILES": [
		"dir::../../verilog/rtl/defines.v",
		"dir::../../verilog/rtl/user_project_wrapper.v"
	],
	"CLOCK_PORT": "wb_clk_i",
	"CLOCK_NET": "wb_clk_i",
	"CLOCK_PERIOD": 30,
	"MACRO_PLACEMENT_CFG": "dir::macro.cfg",
	"VERILOG_FILES_BLACKBOX": [
		"dir::../../verilog/gl/multiplexer.v",
		"dir::../../verilog/gl/wrapped_sid.v",
		"dir::../../verilog/gl/blinker.v",
		"dir::../../verilog/gl/wrapped_sn76489.v",
		"dir::../../verilog/rtl/Logo/avali_logo.v",
		"dir::../../verilog/gl/wrapped_qcpu.v",
		"dir::../../verilog/gl/wrapped_mc14500.v",
		"dir::../../verilog/gl/wrapped_ay8913.v",
		"dir::../../verilog/gl/hellorld.v",
		"dir::../../verilog/gl/tholin_avalonsemi_tbb1143.v",
		"dir::../../verilog/gl/wrapped_pdp11.v",
		"dir::../../verilog/gl/wrapped_tholin_riscv.v",
		"dir::../../verilog/gl/diceroll.v",
		"dir::../../verilog/gl/ue1.v"
	],
	"EXTRA_LEFS": [
		"dir::../../lef/multiplexer.lef",
		"dir::../../lef/wrapped_sid.lef",
		"dir::../../lef/blinker.lef",
		"dir::../../lef/wrapped_sn76489.lef",
		"dir::../../lef/avali_logo.lef",
		"dir::../../lef/wrapped_qcpu.lef",
		"dir::../../lef/wrapped_mc14500.lef",
		"dir::../../lef/wrapped_ay8913.lef",
		"dir::../../lef/hellorld.lef",
		"dir::../../lef/tholin_avalonsemi_tbb1143.lef",
		"dir::../../lef/wrapped_pdp11.lef",
		"dir::../../lef/wrapped_tholin_riscv.lef",
		"dir::../../lef/diceroll.lef",
		"dir::../../lef/ue1.lef"
	],
	"EXTRA_GDS_FILES": [
		"dir::../../gds/multiplexer.gds",
		"dir::../../gds/wrapped_sid.gds",
		"dir::../../gds/blinker.gds",
		"dir::../../gds/wrapped_sn76489.gds",
		"dir::../../gds/avali_logo.gds",
		"dir::../../gds/wrapped_qcpu.gds",
		"dir::../../gds/wrapped_mc14500.gds",
		"dir::../../gds/wrapped_ay8913.gds",
		"dir::../../gds/hellorld.gds",
		"dir::../../gds/tholin_avalonsemi_tbb1143.gds",
		"dir::../../gds/wrapped_pdp11.gds",
		"dir::../../gds/wrapped_tholin_riscv.gds",
		"dir::../../gds/diceroll.gds",
		"dir::../../gds/ue1.gds",
		"dir::../../dependencies/pdks/gf180mcuD/libs.ref/gf180mcu_as_sc_mcu7t3v3/gf180mcu_as_sc_mcu7t3v3__merged.gds"
	],
	"EXTRA_LIBS": [
		"dir::../../lib/multiplexer.lib",
		"dir::../../lib/wrapped_sid.lib",
		"dir::../../lib/blinker.lib",
		"dir::../../lib/wrapped_sn76489.lib",
		"dir::../../lib/wrapped_qcpu.lib",
		"dir::../../lib/wrapped_mc14500.lib",
		"dir::../../lib/wrapped_ay8913.lib",
		"dir::../../lib/hellorld.lib",
		"dir::../../lib/tholin_avalonsemi_tbb1143.lib",
		"dir::../../lib/wrapped_pdp11.lib",
		"dir::../../lib/wrapped_tholin_riscv.lib",
		"dir::../../lib/diceroll.lib",
		"dir::../../lib/ue1.lib"
	],
	"EXTRA_SPEFS": [
		"multiplexer",
		"dir::../../spef/multicorner/multiplexer.min.spef",
		"dir::../../spef/multicorner/multiplexer.nom.spef",
		"dir::../../spef/multicorner/multiplexer.max.spef",
		
		"wrapped_sid",
		"dir::../../spef/multicorner/wrapped_sid.min.spef",
		"dir::../../spef/multicorner/wrapped_sid.nom.spef",
		"dir::../../spef/multicorner/wrapped_sid.max.spef",
		
		"blinker",
		"dir::../../spef/multicorner/blinker.min.spef",
		"dir::../../spef/multicorner/blinker.nom.spef",
		"dir::../../spef/multicorner/blinker.max.spef",
		
		"wrapped_sn76489",
		"dir::../../spef/multicorner/wrapped_sn76489.min.spef",
		"dir::../../spef/multicorner/wrapped_sn76489.nom.spef",
		"dir::../../spef/multicorner/wrapped_sn76489.max.spef",
		
		"wrapped_qcpu",
		"dir::../../spef/multicorner/wrapped_qcpu.min.spef",
		"dir::../../spef/multicorner/wrapped_qcpu.nom.spef",
		"dir::../../spef/multicorner/wrapped_qcpu.max.spef",
		
		"wrapped_mc14500",
		"dir::../../spef/multicorner/wrapped_mc14500.min.spef",
		"dir::../../spef/multicorner/wrapped_mc14500.nom.spef",
		"dir::../../spef/multicorner/wrapped_mc14500.max.spef",
		
		"wrapped_ay8913",
		"dir::../../spef/multicorner/wrapped_ay8913.min.spef",
		"dir::../../spef/multicorner/wrapped_ay8913.nom.spef",
		"dir::../../spef/multicorner/wrapped_ay8913.max.spef",
		
		"hellorld",
		"dir::../../spef/multicorner/hellorld.min.spef",
		"dir::../../spef/multicorner/hellorld.nom.spef",
		"dir::../../spef/multicorner/hellorld.max.spef",
		
		"tholin_avalonsemi_tbb1143",
		"dir::../../spef/multicorner/tholin_avalonsemi_tbb1143.min.spef",
		"dir::../../spef/multicorner/tholin_avalonsemi_tbb1143.nom.spef",
		"dir::../../spef/multicorner/tholin_avalonsemi_tbb1143.max.spef",
		
		"wrapped_pdp11",
		"dir::../../spef/multicorner/wrapped_pdp11.min.spef",
		"dir::../../spef/multicorner/wrapped_pdp11.nom.spef",
		"dir::../../spef/multicorner/wrapped_pdp11.max.spef",
		
		"wrapped_tholin_riscv",
		"dir::../../spef/multicorner/wrapped_tholin_riscv.min.spef",
		"dir::../../spef/multicorner/wrapped_tholin_riscv.nom.spef",
		"dir::../../spef/multicorner/wrapped_tholin_riscv.max.spef",
		
		"diceroll",
		"dir::../../spef/multicorner/diceroll.min.spef",
		"dir::../../spef/multicorner/diceroll.nom.spef",
		"dir::../../spef/multicorner/diceroll.max.spef",
		
		"ue1",
		"dir::../../spef/multicorner/ue1.min.spef",
		"dir::../../spef/multicorner/ue1.nom.spef",
		"dir::../../spef/multicorner/ue1.max.spef"
	],
	"FP_PDN_MACRO_HOOKS": "multiplexer vdd vss vdd vss, sid vdd vss vdd vss, blinker vdd vss vdd vss, wrapped_sn76489 vdd vss vdd vss, avali_logo vdd vss vdd vss, wrapped_qcpu vdd vss vdd vss, mc14500 vdd vss vdd vss, ay8913 vdd vss vdd vss, hellorld vdd vss vdd vss, tbb1143 vdd vss vdd vss, wrapped_pdp11 vdd vss vdd vss, wrapped_tholin_riscv vdd vss vdd vss, diceroll vdd vss vdd vss, ue1 vdd vss vdd vss",
	"QUIT_ON_SYNTH_CHECKS": 0,
	"FP_PDN_CHECK_NODES": 0,
	"SYNTH_ELABORATE_ONLY": 1,
	"PL_RANDOM_GLB_PLACEMENT": 1,
	"PL_RESIZER_DESIGN_OPTIMIZATIONS": 0,
	"PL_RESIZER_TIMING_OPTIMIZATIONS": 0,
	"GLB_RESIZER_DESIGN_OPTIMIZATIONS": 0,
	"GLB_RESIZER_TIMING_OPTIMIZATIONS": 0,
	"PL_RESIZER_BUFFER_INPUT_PORTS": 0,
	"FP_PDN_ENABLE_RAILS": 0,
	"GRT_REPAIR_ANTENNAS": 0,
	"DIODE_INSERTION_STRATEGY": 0,
	"DIODE_ON_PORTS": "None",
	"RUN_HEURISTIC_DIODE_INSERTION": 0,
	"RUN_FILL_INSERTION": 0,
	"RUN_TAP_DECAP_INSERTION": 0,
	"RUN_CTS": 0,
	"MAGIC_ZEROIZE_ORIGIN": 0,
	"FP_SIZING": "absolute",
	"DIE_AREA": "0 0 2980.2 2980.2",
	"CORE_AREA": "12 12 2968.2 2968.2",
	"RUN_CVC": 0,
	"FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
	"UNIT": 2.4,
	"FP_IO_VEXTEND": "expr::2 * $UNIT",
	"FP_IO_HEXTEND": "expr::2 * $UNIT",
	"FP_IO_VLENGTH": "expr::$UNIT",
	"FP_IO_HLENGTH": "expr::$UNIT",
	"FP_IO_VTHICKNESS_MULT": 4,
	"FP_IO_HTHICKNESS_MULT": 4,
	"FP_PDN_CORE_RING": 1,
	"FP_PDN_CORE_RING_VWIDTH": 3.1,
	"FP_PDN_CORE_RING_HWIDTH": 3.1,
	"FP_PDN_CORE_RING_VOFFSET": 14,
	"FP_PDN_CORE_RING_HOFFSET": 16,
	"FP_PDN_CORE_RING_VSPACING": 1.7,
	"FP_PDN_CORE_RING_HSPACING": 1.7,
	"FP_PDN_HOFFSET": 5,
	"FP_PDN_HPITCH_MULT": 1,
	"FP_PDN_HPITCH": "expr::60 + $FP_PDN_HPITCH_MULT * 30",
	"FP_PDN_VWIDTH": 3.1,
	"FP_PDN_HWIDTH": 3.1,
	"FP_PDN_VSPACING": "expr::5 * $FP_PDN_CORE_RING_VWIDTH",
	"FP_PDN_HSPACING": 26.9,
	"RUN_KLAYOUT_XOR": 1,
	"RUN_MAGIC_DRC": 1,
	"VDD_NETS": [
		"vdd"
	],
	"GND_NETS": [
		"vss"
	],
	"SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
	"RUN_LINTER": 0,
	"FP_DEF_TEMPLATE": "dir::fixed_dont_change/user_project_wrapper.def",
    "BASE_SDC_FILE": "dir::base_user_project_wrapper.sdc",
    "SIGNOFF_SDC_FILE": "dir::signoff.sdc"
}
