Info: Generated by version: 21.1 build 169
Info: Starting: Create simulation model
Info: qsys-generate "C:\Users\L\Desktop\Reasearch Lab\Dr. Ye pt. 2\datao_lily_PAM4\testcyclone10GX1280M\src\genclkRB.ip" --simulation=VERILOG --allow-mixed-language-simulation --output-directory="C:\Users\L\Desktop\Reasearch Lab\Dr. Ye pt. 2\datao_lily_PAM4\testcyclone10GX1280M\src\genclkRB" --family="Cyclone 10 GX" --part=10CX220YF780E5G
Info: genclkRB.iopll_0: Able to implement PLL with user settings
Info: genclkRB: "Transforming system: genclkRB"
Info: genclkRB: "Naming system components in system: genclkRB"
Info: genclkRB: "Processing generation queue"
Info: genclkRB: "Generating: genclkRB"
Info: genclkRB: "Generating: genclkRB_altera_iopll_1931_n5xoe5y"
Info: genclkRB: Done "genclkRB" with 2 modules, 2 files
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/L/Desktop/Reasearch Lab/Dr. Ye pt. 2/datao_lily_PAM4/testcyclone10GX1280M/src/genclkRB/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/L/Desktop/Reasearch Lab/Dr. Ye pt. 2/datao_lily_PAM4/testcyclone10GX1280M/src/genclkRB/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/L/Desktop/Reasearch Lab/Dr. Ye pt. 2/datao_lily_PAM4/testcyclone10GX1280M/src/genclkRB/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --system-file="C:\Users\L\Desktop\Reasearch Lab\Dr. Ye pt. 2\datao_lily_PAM4\testcyclone10GX1280M\src\genclkRB.ip" --output-directory="C:/Users/L/Desktop/Reasearch Lab/Dr. Ye pt. 2/datao_lily_PAM4/testcyclone10GX1280M/src/genclkRB/sim/" --use-relative-paths=true
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/L/Desktop/Reasearch Lab/Dr. Ye pt. 2/datao_lily_PAM4/testcyclone10GX1280M/src/genclkRB/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/L/Desktop/Reasearch Lab/Dr. Ye pt. 2/datao_lily_PAM4/testcyclone10GX1280M/src/genclkRB/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/L/Desktop/Reasearch Lab/Dr. Ye pt. 2/datao_lily_PAM4/testcyclone10GX1280M/src/genclkRB/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\L\Desktop\Reasearch Lab\Dr. Ye pt. 2\datao_lily_PAM4\testcyclone10GX1280M\src\genclkRB.ip" --block-symbol-file --output-directory="C:\Users\L\Desktop\Reasearch Lab\Dr. Ye pt. 2\datao_lily_PAM4\testcyclone10GX1280M\src\genclkRB" --family="Cyclone 10 GX" --part=10CX220YF780E5G
Info: genclkRB.iopll_0: Able to implement PLL with user settings
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\L\Desktop\Reasearch Lab\Dr. Ye pt. 2\datao_lily_PAM4\testcyclone10GX1280M\src\genclkRB.ip" --synthesis=VERILOG --output-directory="C:\Users\L\Desktop\Reasearch Lab\Dr. Ye pt. 2\datao_lily_PAM4\testcyclone10GX1280M\src\genclkRB" --family="Cyclone 10 GX" --part=10CX220YF780E5G
Info: genclkRB.iopll_0: Able to implement PLL with user settings
Info: genclkRB: "Transforming system: genclkRB"
Info: genclkRB: "Naming system components in system: genclkRB"
Info: genclkRB: "Processing generation queue"
Info: genclkRB: "Generating: genclkRB"
Info: genclkRB: "Generating: genclkRB_altera_iopll_1931_n5xoe5y"
Info: genclkRB: Done "genclkRB" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
