
reactionwheel_control_test_rig_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006b5c  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08006dfc  08006dfc  00007dfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006e80  08006e80  00008088  2**0
                  CONTENTS
  4 .ARM          00000008  08006e80  08006e80  00007e80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006e88  08006e88  00008088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006e88  08006e88  00007e88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006e8c  08006e8c  00007e8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  24000000  08006e90  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000308  24000088  08006f18  00008088  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24000390  08006f18  00008390  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00008088  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016003  00000000  00000000  000080b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002906  00000000  00000000  0001e0b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011d8  00000000  00000000  000209c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000de3  00000000  00000000  00021b98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003bc2b  00000000  00000000  0002297b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000171b7  00000000  00000000  0005e5a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0018a190  00000000  00000000  0007575d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001ff8ed  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000052e0  00000000  00000000  001ff930  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007d  00000000  00000000  00204c10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000088 	.word	0x24000088
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08006de4 	.word	0x08006de4

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	2400008c 	.word	0x2400008c
 80002dc:	08006de4 	.word	0x08006de4

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b96a 	b.w	800066c <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	460c      	mov	r4, r1
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	d14e      	bne.n	800045a <__udivmoddi4+0xaa>
 80003bc:	4694      	mov	ip, r2
 80003be:	458c      	cmp	ip, r1
 80003c0:	4686      	mov	lr, r0
 80003c2:	fab2 f282 	clz	r2, r2
 80003c6:	d962      	bls.n	800048e <__udivmoddi4+0xde>
 80003c8:	b14a      	cbz	r2, 80003de <__udivmoddi4+0x2e>
 80003ca:	f1c2 0320 	rsb	r3, r2, #32
 80003ce:	4091      	lsls	r1, r2
 80003d0:	fa20 f303 	lsr.w	r3, r0, r3
 80003d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80003d8:	4319      	orrs	r1, r3
 80003da:	fa00 fe02 	lsl.w	lr, r0, r2
 80003de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003e2:	fa1f f68c 	uxth.w	r6, ip
 80003e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80003ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ee:	fb07 1114 	mls	r1, r7, r4, r1
 80003f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003f6:	fb04 f106 	mul.w	r1, r4, r6
 80003fa:	4299      	cmp	r1, r3
 80003fc:	d90a      	bls.n	8000414 <__udivmoddi4+0x64>
 80003fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000402:	f104 30ff 	add.w	r0, r4, #4294967295
 8000406:	f080 8112 	bcs.w	800062e <__udivmoddi4+0x27e>
 800040a:	4299      	cmp	r1, r3
 800040c:	f240 810f 	bls.w	800062e <__udivmoddi4+0x27e>
 8000410:	3c02      	subs	r4, #2
 8000412:	4463      	add	r3, ip
 8000414:	1a59      	subs	r1, r3, r1
 8000416:	fa1f f38e 	uxth.w	r3, lr
 800041a:	fbb1 f0f7 	udiv	r0, r1, r7
 800041e:	fb07 1110 	mls	r1, r7, r0, r1
 8000422:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000426:	fb00 f606 	mul.w	r6, r0, r6
 800042a:	429e      	cmp	r6, r3
 800042c:	d90a      	bls.n	8000444 <__udivmoddi4+0x94>
 800042e:	eb1c 0303 	adds.w	r3, ip, r3
 8000432:	f100 31ff 	add.w	r1, r0, #4294967295
 8000436:	f080 80fc 	bcs.w	8000632 <__udivmoddi4+0x282>
 800043a:	429e      	cmp	r6, r3
 800043c:	f240 80f9 	bls.w	8000632 <__udivmoddi4+0x282>
 8000440:	4463      	add	r3, ip
 8000442:	3802      	subs	r0, #2
 8000444:	1b9b      	subs	r3, r3, r6
 8000446:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800044a:	2100      	movs	r1, #0
 800044c:	b11d      	cbz	r5, 8000456 <__udivmoddi4+0xa6>
 800044e:	40d3      	lsrs	r3, r2
 8000450:	2200      	movs	r2, #0
 8000452:	e9c5 3200 	strd	r3, r2, [r5]
 8000456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800045a:	428b      	cmp	r3, r1
 800045c:	d905      	bls.n	800046a <__udivmoddi4+0xba>
 800045e:	b10d      	cbz	r5, 8000464 <__udivmoddi4+0xb4>
 8000460:	e9c5 0100 	strd	r0, r1, [r5]
 8000464:	2100      	movs	r1, #0
 8000466:	4608      	mov	r0, r1
 8000468:	e7f5      	b.n	8000456 <__udivmoddi4+0xa6>
 800046a:	fab3 f183 	clz	r1, r3
 800046e:	2900      	cmp	r1, #0
 8000470:	d146      	bne.n	8000500 <__udivmoddi4+0x150>
 8000472:	42a3      	cmp	r3, r4
 8000474:	d302      	bcc.n	800047c <__udivmoddi4+0xcc>
 8000476:	4290      	cmp	r0, r2
 8000478:	f0c0 80f0 	bcc.w	800065c <__udivmoddi4+0x2ac>
 800047c:	1a86      	subs	r6, r0, r2
 800047e:	eb64 0303 	sbc.w	r3, r4, r3
 8000482:	2001      	movs	r0, #1
 8000484:	2d00      	cmp	r5, #0
 8000486:	d0e6      	beq.n	8000456 <__udivmoddi4+0xa6>
 8000488:	e9c5 6300 	strd	r6, r3, [r5]
 800048c:	e7e3      	b.n	8000456 <__udivmoddi4+0xa6>
 800048e:	2a00      	cmp	r2, #0
 8000490:	f040 8090 	bne.w	80005b4 <__udivmoddi4+0x204>
 8000494:	eba1 040c 	sub.w	r4, r1, ip
 8000498:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800049c:	fa1f f78c 	uxth.w	r7, ip
 80004a0:	2101      	movs	r1, #1
 80004a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80004a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80004aa:	fb08 4416 	mls	r4, r8, r6, r4
 80004ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004b2:	fb07 f006 	mul.w	r0, r7, r6
 80004b6:	4298      	cmp	r0, r3
 80004b8:	d908      	bls.n	80004cc <__udivmoddi4+0x11c>
 80004ba:	eb1c 0303 	adds.w	r3, ip, r3
 80004be:	f106 34ff 	add.w	r4, r6, #4294967295
 80004c2:	d202      	bcs.n	80004ca <__udivmoddi4+0x11a>
 80004c4:	4298      	cmp	r0, r3
 80004c6:	f200 80cd 	bhi.w	8000664 <__udivmoddi4+0x2b4>
 80004ca:	4626      	mov	r6, r4
 80004cc:	1a1c      	subs	r4, r3, r0
 80004ce:	fa1f f38e 	uxth.w	r3, lr
 80004d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80004d6:	fb08 4410 	mls	r4, r8, r0, r4
 80004da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004de:	fb00 f707 	mul.w	r7, r0, r7
 80004e2:	429f      	cmp	r7, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x148>
 80004e6:	eb1c 0303 	adds.w	r3, ip, r3
 80004ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80004ee:	d202      	bcs.n	80004f6 <__udivmoddi4+0x146>
 80004f0:	429f      	cmp	r7, r3
 80004f2:	f200 80b0 	bhi.w	8000656 <__udivmoddi4+0x2a6>
 80004f6:	4620      	mov	r0, r4
 80004f8:	1bdb      	subs	r3, r3, r7
 80004fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80004fe:	e7a5      	b.n	800044c <__udivmoddi4+0x9c>
 8000500:	f1c1 0620 	rsb	r6, r1, #32
 8000504:	408b      	lsls	r3, r1
 8000506:	fa22 f706 	lsr.w	r7, r2, r6
 800050a:	431f      	orrs	r7, r3
 800050c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000510:	fa04 f301 	lsl.w	r3, r4, r1
 8000514:	ea43 030c 	orr.w	r3, r3, ip
 8000518:	40f4      	lsrs	r4, r6
 800051a:	fa00 f801 	lsl.w	r8, r0, r1
 800051e:	0c38      	lsrs	r0, r7, #16
 8000520:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000524:	fbb4 fef0 	udiv	lr, r4, r0
 8000528:	fa1f fc87 	uxth.w	ip, r7
 800052c:	fb00 441e 	mls	r4, r0, lr, r4
 8000530:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000534:	fb0e f90c 	mul.w	r9, lr, ip
 8000538:	45a1      	cmp	r9, r4
 800053a:	fa02 f201 	lsl.w	r2, r2, r1
 800053e:	d90a      	bls.n	8000556 <__udivmoddi4+0x1a6>
 8000540:	193c      	adds	r4, r7, r4
 8000542:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000546:	f080 8084 	bcs.w	8000652 <__udivmoddi4+0x2a2>
 800054a:	45a1      	cmp	r9, r4
 800054c:	f240 8081 	bls.w	8000652 <__udivmoddi4+0x2a2>
 8000550:	f1ae 0e02 	sub.w	lr, lr, #2
 8000554:	443c      	add	r4, r7
 8000556:	eba4 0409 	sub.w	r4, r4, r9
 800055a:	fa1f f983 	uxth.w	r9, r3
 800055e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000562:	fb00 4413 	mls	r4, r0, r3, r4
 8000566:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800056a:	fb03 fc0c 	mul.w	ip, r3, ip
 800056e:	45a4      	cmp	ip, r4
 8000570:	d907      	bls.n	8000582 <__udivmoddi4+0x1d2>
 8000572:	193c      	adds	r4, r7, r4
 8000574:	f103 30ff 	add.w	r0, r3, #4294967295
 8000578:	d267      	bcs.n	800064a <__udivmoddi4+0x29a>
 800057a:	45a4      	cmp	ip, r4
 800057c:	d965      	bls.n	800064a <__udivmoddi4+0x29a>
 800057e:	3b02      	subs	r3, #2
 8000580:	443c      	add	r4, r7
 8000582:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000586:	fba0 9302 	umull	r9, r3, r0, r2
 800058a:	eba4 040c 	sub.w	r4, r4, ip
 800058e:	429c      	cmp	r4, r3
 8000590:	46ce      	mov	lr, r9
 8000592:	469c      	mov	ip, r3
 8000594:	d351      	bcc.n	800063a <__udivmoddi4+0x28a>
 8000596:	d04e      	beq.n	8000636 <__udivmoddi4+0x286>
 8000598:	b155      	cbz	r5, 80005b0 <__udivmoddi4+0x200>
 800059a:	ebb8 030e 	subs.w	r3, r8, lr
 800059e:	eb64 040c 	sbc.w	r4, r4, ip
 80005a2:	fa04 f606 	lsl.w	r6, r4, r6
 80005a6:	40cb      	lsrs	r3, r1
 80005a8:	431e      	orrs	r6, r3
 80005aa:	40cc      	lsrs	r4, r1
 80005ac:	e9c5 6400 	strd	r6, r4, [r5]
 80005b0:	2100      	movs	r1, #0
 80005b2:	e750      	b.n	8000456 <__udivmoddi4+0xa6>
 80005b4:	f1c2 0320 	rsb	r3, r2, #32
 80005b8:	fa20 f103 	lsr.w	r1, r0, r3
 80005bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80005c0:	fa24 f303 	lsr.w	r3, r4, r3
 80005c4:	4094      	lsls	r4, r2
 80005c6:	430c      	orrs	r4, r1
 80005c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80005cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80005d0:	fa1f f78c 	uxth.w	r7, ip
 80005d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80005d8:	fb08 3110 	mls	r1, r8, r0, r3
 80005dc:	0c23      	lsrs	r3, r4, #16
 80005de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80005e2:	fb00 f107 	mul.w	r1, r0, r7
 80005e6:	4299      	cmp	r1, r3
 80005e8:	d908      	bls.n	80005fc <__udivmoddi4+0x24c>
 80005ea:	eb1c 0303 	adds.w	r3, ip, r3
 80005ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80005f2:	d22c      	bcs.n	800064e <__udivmoddi4+0x29e>
 80005f4:	4299      	cmp	r1, r3
 80005f6:	d92a      	bls.n	800064e <__udivmoddi4+0x29e>
 80005f8:	3802      	subs	r0, #2
 80005fa:	4463      	add	r3, ip
 80005fc:	1a5b      	subs	r3, r3, r1
 80005fe:	b2a4      	uxth	r4, r4
 8000600:	fbb3 f1f8 	udiv	r1, r3, r8
 8000604:	fb08 3311 	mls	r3, r8, r1, r3
 8000608:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800060c:	fb01 f307 	mul.w	r3, r1, r7
 8000610:	42a3      	cmp	r3, r4
 8000612:	d908      	bls.n	8000626 <__udivmoddi4+0x276>
 8000614:	eb1c 0404 	adds.w	r4, ip, r4
 8000618:	f101 36ff 	add.w	r6, r1, #4294967295
 800061c:	d213      	bcs.n	8000646 <__udivmoddi4+0x296>
 800061e:	42a3      	cmp	r3, r4
 8000620:	d911      	bls.n	8000646 <__udivmoddi4+0x296>
 8000622:	3902      	subs	r1, #2
 8000624:	4464      	add	r4, ip
 8000626:	1ae4      	subs	r4, r4, r3
 8000628:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800062c:	e739      	b.n	80004a2 <__udivmoddi4+0xf2>
 800062e:	4604      	mov	r4, r0
 8000630:	e6f0      	b.n	8000414 <__udivmoddi4+0x64>
 8000632:	4608      	mov	r0, r1
 8000634:	e706      	b.n	8000444 <__udivmoddi4+0x94>
 8000636:	45c8      	cmp	r8, r9
 8000638:	d2ae      	bcs.n	8000598 <__udivmoddi4+0x1e8>
 800063a:	ebb9 0e02 	subs.w	lr, r9, r2
 800063e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000642:	3801      	subs	r0, #1
 8000644:	e7a8      	b.n	8000598 <__udivmoddi4+0x1e8>
 8000646:	4631      	mov	r1, r6
 8000648:	e7ed      	b.n	8000626 <__udivmoddi4+0x276>
 800064a:	4603      	mov	r3, r0
 800064c:	e799      	b.n	8000582 <__udivmoddi4+0x1d2>
 800064e:	4630      	mov	r0, r6
 8000650:	e7d4      	b.n	80005fc <__udivmoddi4+0x24c>
 8000652:	46d6      	mov	lr, sl
 8000654:	e77f      	b.n	8000556 <__udivmoddi4+0x1a6>
 8000656:	4463      	add	r3, ip
 8000658:	3802      	subs	r0, #2
 800065a:	e74d      	b.n	80004f8 <__udivmoddi4+0x148>
 800065c:	4606      	mov	r6, r0
 800065e:	4623      	mov	r3, r4
 8000660:	4608      	mov	r0, r1
 8000662:	e70f      	b.n	8000484 <__udivmoddi4+0xd4>
 8000664:	3e02      	subs	r6, #2
 8000666:	4463      	add	r3, ip
 8000668:	e730      	b.n	80004cc <__udivmoddi4+0x11c>
 800066a:	bf00      	nop

0800066c <__aeabi_idiv0>:
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop

08000670 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000670:	b480      	push	{r7}
 8000672:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000674:	4b49      	ldr	r3, [pc, #292]	@ (800079c <SystemInit+0x12c>)
 8000676:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800067a:	4a48      	ldr	r2, [pc, #288]	@ (800079c <SystemInit+0x12c>)
 800067c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000680:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000684:	4b45      	ldr	r3, [pc, #276]	@ (800079c <SystemInit+0x12c>)
 8000686:	691b      	ldr	r3, [r3, #16]
 8000688:	4a44      	ldr	r2, [pc, #272]	@ (800079c <SystemInit+0x12c>)
 800068a:	f043 0310 	orr.w	r3, r3, #16
 800068e:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000690:	4b43      	ldr	r3, [pc, #268]	@ (80007a0 <SystemInit+0x130>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	f003 030f 	and.w	r3, r3, #15
 8000698:	2b06      	cmp	r3, #6
 800069a:	d807      	bhi.n	80006ac <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800069c:	4b40      	ldr	r3, [pc, #256]	@ (80007a0 <SystemInit+0x130>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	f023 030f 	bic.w	r3, r3, #15
 80006a4:	4a3e      	ldr	r2, [pc, #248]	@ (80007a0 <SystemInit+0x130>)
 80006a6:	f043 0307 	orr.w	r3, r3, #7
 80006aa:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006ac:	4b3d      	ldr	r3, [pc, #244]	@ (80007a4 <SystemInit+0x134>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	4a3c      	ldr	r2, [pc, #240]	@ (80007a4 <SystemInit+0x134>)
 80006b2:	f043 0301 	orr.w	r3, r3, #1
 80006b6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80006b8:	4b3a      	ldr	r3, [pc, #232]	@ (80007a4 <SystemInit+0x134>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80006be:	4b39      	ldr	r3, [pc, #228]	@ (80007a4 <SystemInit+0x134>)
 80006c0:	681a      	ldr	r2, [r3, #0]
 80006c2:	4938      	ldr	r1, [pc, #224]	@ (80007a4 <SystemInit+0x134>)
 80006c4:	4b38      	ldr	r3, [pc, #224]	@ (80007a8 <SystemInit+0x138>)
 80006c6:	4013      	ands	r3, r2
 80006c8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006ca:	4b35      	ldr	r3, [pc, #212]	@ (80007a0 <SystemInit+0x130>)
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	f003 0308 	and.w	r3, r3, #8
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d007      	beq.n	80006e6 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006d6:	4b32      	ldr	r3, [pc, #200]	@ (80007a0 <SystemInit+0x130>)
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	f023 030f 	bic.w	r3, r3, #15
 80006de:	4a30      	ldr	r2, [pc, #192]	@ (80007a0 <SystemInit+0x130>)
 80006e0:	f043 0307 	orr.w	r3, r3, #7
 80006e4:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80006e6:	4b2f      	ldr	r3, [pc, #188]	@ (80007a4 <SystemInit+0x134>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80006ec:	4b2d      	ldr	r3, [pc, #180]	@ (80007a4 <SystemInit+0x134>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80006f2:	4b2c      	ldr	r3, [pc, #176]	@ (80007a4 <SystemInit+0x134>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80006f8:	4b2a      	ldr	r3, [pc, #168]	@ (80007a4 <SystemInit+0x134>)
 80006fa:	4a2c      	ldr	r2, [pc, #176]	@ (80007ac <SystemInit+0x13c>)
 80006fc:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80006fe:	4b29      	ldr	r3, [pc, #164]	@ (80007a4 <SystemInit+0x134>)
 8000700:	4a2b      	ldr	r2, [pc, #172]	@ (80007b0 <SystemInit+0x140>)
 8000702:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000704:	4b27      	ldr	r3, [pc, #156]	@ (80007a4 <SystemInit+0x134>)
 8000706:	4a2b      	ldr	r2, [pc, #172]	@ (80007b4 <SystemInit+0x144>)
 8000708:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800070a:	4b26      	ldr	r3, [pc, #152]	@ (80007a4 <SystemInit+0x134>)
 800070c:	2200      	movs	r2, #0
 800070e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000710:	4b24      	ldr	r3, [pc, #144]	@ (80007a4 <SystemInit+0x134>)
 8000712:	4a28      	ldr	r2, [pc, #160]	@ (80007b4 <SystemInit+0x144>)
 8000714:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000716:	4b23      	ldr	r3, [pc, #140]	@ (80007a4 <SystemInit+0x134>)
 8000718:	2200      	movs	r2, #0
 800071a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800071c:	4b21      	ldr	r3, [pc, #132]	@ (80007a4 <SystemInit+0x134>)
 800071e:	4a25      	ldr	r2, [pc, #148]	@ (80007b4 <SystemInit+0x144>)
 8000720:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000722:	4b20      	ldr	r3, [pc, #128]	@ (80007a4 <SystemInit+0x134>)
 8000724:	2200      	movs	r2, #0
 8000726:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000728:	4b1e      	ldr	r3, [pc, #120]	@ (80007a4 <SystemInit+0x134>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	4a1d      	ldr	r2, [pc, #116]	@ (80007a4 <SystemInit+0x134>)
 800072e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000732:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000734:	4b1b      	ldr	r3, [pc, #108]	@ (80007a4 <SystemInit+0x134>)
 8000736:	2200      	movs	r2, #0
 8000738:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 800073a:	4b1f      	ldr	r3, [pc, #124]	@ (80007b8 <SystemInit+0x148>)
 800073c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800073e:	4a1e      	ldr	r2, [pc, #120]	@ (80007b8 <SystemInit+0x148>)
 8000740:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000744:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000746:	4b1d      	ldr	r3, [pc, #116]	@ (80007bc <SystemInit+0x14c>)
 8000748:	681a      	ldr	r2, [r3, #0]
 800074a:	4b1d      	ldr	r3, [pc, #116]	@ (80007c0 <SystemInit+0x150>)
 800074c:	4013      	ands	r3, r2
 800074e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000752:	d202      	bcs.n	800075a <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000754:	4b1b      	ldr	r3, [pc, #108]	@ (80007c4 <SystemInit+0x154>)
 8000756:	2201      	movs	r2, #1
 8000758:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800075a:	4b12      	ldr	r3, [pc, #72]	@ (80007a4 <SystemInit+0x134>)
 800075c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000760:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000764:	2b00      	cmp	r3, #0
 8000766:	d113      	bne.n	8000790 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000768:	4b0e      	ldr	r3, [pc, #56]	@ (80007a4 <SystemInit+0x134>)
 800076a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800076e:	4a0d      	ldr	r2, [pc, #52]	@ (80007a4 <SystemInit+0x134>)
 8000770:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000774:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000778:	4b13      	ldr	r3, [pc, #76]	@ (80007c8 <SystemInit+0x158>)
 800077a:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800077e:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000780:	4b08      	ldr	r3, [pc, #32]	@ (80007a4 <SystemInit+0x134>)
 8000782:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000786:	4a07      	ldr	r2, [pc, #28]	@ (80007a4 <SystemInit+0x134>)
 8000788:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800078c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000790:	bf00      	nop
 8000792:	46bd      	mov	sp, r7
 8000794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000798:	4770      	bx	lr
 800079a:	bf00      	nop
 800079c:	e000ed00 	.word	0xe000ed00
 80007a0:	52002000 	.word	0x52002000
 80007a4:	58024400 	.word	0x58024400
 80007a8:	eaf6ed7f 	.word	0xeaf6ed7f
 80007ac:	02020200 	.word	0x02020200
 80007b0:	01ff0000 	.word	0x01ff0000
 80007b4:	01010280 	.word	0x01010280
 80007b8:	580000c0 	.word	0x580000c0
 80007bc:	5c001000 	.word	0x5c001000
 80007c0:	ffff0000 	.word	0xffff0000
 80007c4:	51008108 	.word	0x51008108
 80007c8:	52004000 	.word	0x52004000

080007cc <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80007cc:	b480      	push	{r7}
 80007ce:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 80007d0:	4b09      	ldr	r3, [pc, #36]	@ (80007f8 <ExitRun0Mode+0x2c>)
 80007d2:	68db      	ldr	r3, [r3, #12]
 80007d4:	4a08      	ldr	r2, [pc, #32]	@ (80007f8 <ExitRun0Mode+0x2c>)
 80007d6:	f023 0302 	bic.w	r3, r3, #2
 80007da:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80007dc:	bf00      	nop
 80007de:	4b06      	ldr	r3, [pc, #24]	@ (80007f8 <ExitRun0Mode+0x2c>)
 80007e0:	685b      	ldr	r3, [r3, #4]
 80007e2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d0f9      	beq.n	80007de <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80007ea:	bf00      	nop
 80007ec:	bf00      	nop
 80007ee:	46bd      	mov	sp, r7
 80007f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f4:	4770      	bx	lr
 80007f6:	bf00      	nop
 80007f8:	58024800 	.word	0x58024800

080007fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b082      	sub	sp, #8
 8000800:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000802:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000806:	607b      	str	r3, [r7, #4]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000808:	bf00      	nop
 800080a:	4b55      	ldr	r3, [pc, #340]	@ (8000960 <main+0x164>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000812:	2b00      	cmp	r3, #0
 8000814:	d004      	beq.n	8000820 <main+0x24>
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	1e5a      	subs	r2, r3, #1
 800081a:	607a      	str	r2, [r7, #4]
 800081c:	2b00      	cmp	r3, #0
 800081e:	dcf4      	bgt.n	800080a <main+0xe>
  if ( timeout < 0 )
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	2b00      	cmp	r3, #0
 8000824:	da01      	bge.n	800082a <main+0x2e>
  {
  Error_Handler();
 8000826:	f000 fb6f 	bl	8000f08 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800082a:	f000 ffdd 	bl	80017e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800082e:	f000 f8a3 	bl	8000978 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000832:	4b4b      	ldr	r3, [pc, #300]	@ (8000960 <main+0x164>)
 8000834:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000838:	4a49      	ldr	r2, [pc, #292]	@ (8000960 <main+0x164>)
 800083a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800083e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000842:	4b47      	ldr	r3, [pc, #284]	@ (8000960 <main+0x164>)
 8000844:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000848:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800084c:	603b      	str	r3, [r7, #0]
 800084e:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000850:	2000      	movs	r0, #0
 8000852:	f001 fbe9 	bl	8002028 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000856:	2100      	movs	r1, #0
 8000858:	2000      	movs	r0, #0
 800085a:	f001 fbff 	bl	800205c <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 800085e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000862:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000864:	bf00      	nop
 8000866:	4b3e      	ldr	r3, [pc, #248]	@ (8000960 <main+0x164>)
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800086e:	2b00      	cmp	r3, #0
 8000870:	d104      	bne.n	800087c <main+0x80>
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	1e5a      	subs	r2, r3, #1
 8000876:	607a      	str	r2, [r7, #4]
 8000878:	2b00      	cmp	r3, #0
 800087a:	dcf4      	bgt.n	8000866 <main+0x6a>
if ( timeout < 0 )
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	2b00      	cmp	r3, #0
 8000880:	da01      	bge.n	8000886 <main+0x8a>
{
Error_Handler();
 8000882:	f000 fb41 	bl	8000f08 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000886:	f000 fa61 	bl	8000d4c <MX_GPIO_Init>
  MX_TIM3_Init();
 800088a:	f000 f957 	bl	8000b3c <MX_TIM3_Init>
  MX_TIM4_Init();
 800088e:	f000 f9e5 	bl	8000c5c <MX_TIM4_Init>
  MX_TIM2_Init();
 8000892:	f000 f8db 	bl	8000a4c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8000896:	2000      	movs	r0, #0
 8000898:	f000 fd7a 	bl	8001390 <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 800089c:	2001      	movs	r0, #1
 800089e:	f000 fd77 	bl	8001390 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 80008a2:	2002      	movs	r0, #2
 80008a4:	f000 fd74 	bl	8001390 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 80008a8:	2101      	movs	r1, #1
 80008aa:	2000      	movs	r0, #0
 80008ac:	f000 fe3a 	bl	8001524 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 80008b0:	4b2c      	ldr	r3, [pc, #176]	@ (8000964 <main+0x168>)
 80008b2:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008b6:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 80008b8:	4b2a      	ldr	r3, [pc, #168]	@ (8000964 <main+0x168>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 80008be:	4b29      	ldr	r3, [pc, #164]	@ (8000964 <main+0x168>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 80008c4:	4b27      	ldr	r3, [pc, #156]	@ (8000964 <main+0x168>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 80008ca:	4b26      	ldr	r3, [pc, #152]	@ (8000964 <main+0x168>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 80008d0:	4924      	ldr	r1, [pc, #144]	@ (8000964 <main+0x168>)
 80008d2:	2000      	movs	r0, #0
 80008d4:	f000 feaa 	bl	800162c <BSP_COM_Init>
 80008d8:	4603      	mov	r3, r0
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d001      	beq.n	80008e2 <main+0xe6>
  {
    Error_Handler();
 80008de:	f000 fb13 	bl	8000f08 <Error_Handler>
  }

  /* USER CODE BEGIN BSP */
  /* -- Sample board code to send message over COM1 port ---- */
  printf("Welcome to STM32 world !\n\r");
 80008e2:	4821      	ldr	r0, [pc, #132]	@ (8000968 <main+0x16c>)
 80008e4:	f005 fc10 	bl	8006108 <iprintf>
  /* -- Sample board code to switch on leds ---- */
  BSP_LED_On(LED_GREEN);
 80008e8:	2000      	movs	r0, #0
 80008ea:	f000 fdc7 	bl	800147c <BSP_LED_On>
  BSP_LED_On(LED_YELLOW);
 80008ee:	2001      	movs	r0, #1
 80008f0:	f000 fdc4 	bl	800147c <BSP_LED_On>
  BSP_LED_On(LED_RED);
 80008f4:	2002      	movs	r0, #2
 80008f6:	f000 fdc1 	bl	800147c <BSP_LED_On>

  // PWM generation
  //__HAL_RCC_TIM3_CLK_ENABLE();
  HAL_TIM_MspPostInit(&htim3);
 80008fa:	481c      	ldr	r0, [pc, #112]	@ (800096c <main+0x170>)
 80008fc:	f000 fbbc 	bl	8001078 <HAL_TIM_MspPostInit>
  if (HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2) != HAL_OK) {
 8000900:	2104      	movs	r1, #4
 8000902:	481a      	ldr	r0, [pc, #104]	@ (800096c <main+0x170>)
 8000904:	f002 ff74 	bl	80037f0 <HAL_TIM_PWM_Start>
 8000908:	4603      	mov	r3, r0
 800090a:	2b00      	cmp	r3, #0
 800090c:	d002      	beq.n	8000914 <main+0x118>
	  BSP_LED_Off(LED_GREEN);
 800090e:	2000      	movs	r0, #0
 8000910:	f000 fdde 	bl	80014d0 <BSP_LED_Off>
  }

  // Input capture
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 8000914:	2100      	movs	r1, #0
 8000916:	4816      	ldr	r0, [pc, #88]	@ (8000970 <main+0x174>)
 8000918:	f003 f8da 	bl	8003ad0 <HAL_TIM_IC_Start_IT>
//      BSP_LED_Toggle(LED_RED);
//
//      /* ..... Perform your action ..... */
//    }

	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 800091c:	2201      	movs	r2, #1
 800091e:	2140      	movs	r1, #64	@ 0x40
 8000920:	4814      	ldr	r0, [pc, #80]	@ (8000974 <main+0x178>)
 8000922:	f001 fb67 	bl	8001ff4 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000926:	2200      	movs	r2, #0
 8000928:	2120      	movs	r1, #32
 800092a:	4812      	ldr	r0, [pc, #72]	@ (8000974 <main+0x178>)
 800092c:	f001 fb62 	bl	8001ff4 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000930:	2201      	movs	r2, #1
 8000932:	2110      	movs	r1, #16
 8000934:	480f      	ldr	r0, [pc, #60]	@ (8000974 <main+0x178>)
 8000936:	f001 fb5d 	bl	8001ff4 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 800093a:	2200      	movs	r2, #0
 800093c:	2108      	movs	r1, #8
 800093e:	480d      	ldr	r0, [pc, #52]	@ (8000974 <main+0x178>)
 8000940:	f001 fb58 	bl	8001ff4 <HAL_GPIO_WritePin>

	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 8000944:	2201      	movs	r2, #1
 8000946:	2101      	movs	r1, #1
 8000948:	480a      	ldr	r0, [pc, #40]	@ (8000974 <main+0x178>)
 800094a:	f001 fb53 	bl	8001ff4 <HAL_GPIO_WritePin>
	  BSP_LED_On(LED_RED);
 800094e:	2002      	movs	r0, #2
 8000950:	f000 fd94 	bl	800147c <BSP_LED_On>

	  HAL_Delay(1000);
 8000954:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000958:	f000 ffd8 	bl	800190c <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 800095c:	bf00      	nop
 800095e:	e7dd      	b.n	800091c <main+0x120>
 8000960:	58024400 	.word	0x58024400
 8000964:	240000a4 	.word	0x240000a4
 8000968:	08006dfc 	.word	0x08006dfc
 800096c:	24000104 	.word	0x24000104
 8000970:	240000b8 	.word	0x240000b8
 8000974:	58020000 	.word	0x58020000

08000978 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b09c      	sub	sp, #112	@ 0x70
 800097c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800097e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000982:	224c      	movs	r2, #76	@ 0x4c
 8000984:	2100      	movs	r1, #0
 8000986:	4618      	mov	r0, r3
 8000988:	f005 fc13 	bl	80061b2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800098c:	1d3b      	adds	r3, r7, #4
 800098e:	2220      	movs	r2, #32
 8000990:	2100      	movs	r1, #0
 8000992:	4618      	mov	r0, r3
 8000994:	f005 fc0d 	bl	80061b2 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000998:	2004      	movs	r0, #4
 800099a:	f001 fb73 	bl	8002084 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800099e:	2300      	movs	r3, #0
 80009a0:	603b      	str	r3, [r7, #0]
 80009a2:	4b28      	ldr	r3, [pc, #160]	@ (8000a44 <SystemClock_Config+0xcc>)
 80009a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009a6:	4a27      	ldr	r2, [pc, #156]	@ (8000a44 <SystemClock_Config+0xcc>)
 80009a8:	f023 0301 	bic.w	r3, r3, #1
 80009ac:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80009ae:	4b25      	ldr	r3, [pc, #148]	@ (8000a44 <SystemClock_Config+0xcc>)
 80009b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009b2:	f003 0301 	and.w	r3, r3, #1
 80009b6:	603b      	str	r3, [r7, #0]
 80009b8:	4b23      	ldr	r3, [pc, #140]	@ (8000a48 <SystemClock_Config+0xd0>)
 80009ba:	699b      	ldr	r3, [r3, #24]
 80009bc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80009c0:	4a21      	ldr	r2, [pc, #132]	@ (8000a48 <SystemClock_Config+0xd0>)
 80009c2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009c6:	6193      	str	r3, [r2, #24]
 80009c8:	4b1f      	ldr	r3, [pc, #124]	@ (8000a48 <SystemClock_Config+0xd0>)
 80009ca:	699b      	ldr	r3, [r3, #24]
 80009cc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80009d0:	603b      	str	r3, [r7, #0]
 80009d2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80009d4:	bf00      	nop
 80009d6:	4b1c      	ldr	r3, [pc, #112]	@ (8000a48 <SystemClock_Config+0xd0>)
 80009d8:	699b      	ldr	r3, [r3, #24]
 80009da:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80009de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80009e2:	d1f8      	bne.n	80009d6 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80009e4:	2302      	movs	r3, #2
 80009e6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80009e8:	2301      	movs	r3, #1
 80009ea:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009ec:	2340      	movs	r3, #64	@ 0x40
 80009ee:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80009f0:	2300      	movs	r3, #0
 80009f2:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009f8:	4618      	mov	r0, r3
 80009fa:	f001 fb9d 	bl	8002138 <HAL_RCC_OscConfig>
 80009fe:	4603      	mov	r3, r0
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d001      	beq.n	8000a08 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000a04:	f000 fa80 	bl	8000f08 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a08:	233f      	movs	r3, #63	@ 0x3f
 8000a0a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000a10:	2300      	movs	r3, #0
 8000a12:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000a14:	2300      	movs	r3, #0
 8000a16:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000a20:	2300      	movs	r3, #0
 8000a22:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000a24:	2300      	movs	r3, #0
 8000a26:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000a28:	1d3b      	adds	r3, r7, #4
 8000a2a:	2101      	movs	r1, #1
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f001 ffdd 	bl	80029ec <HAL_RCC_ClockConfig>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d001      	beq.n	8000a3c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000a38:	f000 fa66 	bl	8000f08 <Error_Handler>
  }
}
 8000a3c:	bf00      	nop
 8000a3e:	3770      	adds	r7, #112	@ 0x70
 8000a40:	46bd      	mov	sp, r7
 8000a42:	bd80      	pop	{r7, pc}
 8000a44:	58000400 	.word	0x58000400
 8000a48:	58024800 	.word	0x58024800

08000a4c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b088      	sub	sp, #32
 8000a50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a52:	f107 0314 	add.w	r3, r7, #20
 8000a56:	2200      	movs	r2, #0
 8000a58:	601a      	str	r2, [r3, #0]
 8000a5a:	605a      	str	r2, [r3, #4]
 8000a5c:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000a5e:	1d3b      	adds	r3, r7, #4
 8000a60:	2200      	movs	r2, #0
 8000a62:	601a      	str	r2, [r3, #0]
 8000a64:	605a      	str	r2, [r3, #4]
 8000a66:	609a      	str	r2, [r3, #8]
 8000a68:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000a6a:	4b33      	ldr	r3, [pc, #204]	@ (8000b38 <MX_TIM2_Init+0xec>)
 8000a6c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a70:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 639;
 8000a72:	4b31      	ldr	r3, [pc, #196]	@ (8000b38 <MX_TIM2_Init+0xec>)
 8000a74:	f240 227f 	movw	r2, #639	@ 0x27f
 8000a78:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a7a:	4b2f      	ldr	r3, [pc, #188]	@ (8000b38 <MX_TIM2_Init+0xec>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000a80:	4b2d      	ldr	r3, [pc, #180]	@ (8000b38 <MX_TIM2_Init+0xec>)
 8000a82:	f04f 32ff 	mov.w	r2, #4294967295
 8000a86:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a88:	4b2b      	ldr	r3, [pc, #172]	@ (8000b38 <MX_TIM2_Init+0xec>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a8e:	4b2a      	ldr	r3, [pc, #168]	@ (8000b38 <MX_TIM2_Init+0xec>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8000a94:	4828      	ldr	r0, [pc, #160]	@ (8000b38 <MX_TIM2_Init+0xec>)
 8000a96:	f002 ffb9 	bl	8003a0c <HAL_TIM_IC_Init>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d001      	beq.n	8000aa4 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8000aa0:	f000 fa32 	bl	8000f08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000aac:	f107 0314 	add.w	r3, r7, #20
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4821      	ldr	r0, [pc, #132]	@ (8000b38 <MX_TIM2_Init+0xec>)
 8000ab4:	f004 f968 	bl	8004d88 <HAL_TIMEx_MasterConfigSynchronization>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d001      	beq.n	8000ac2 <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 8000abe:	f000 fa23 	bl	8000f08 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000ac6:	2301      	movs	r3, #1
 8000ac8:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000aca:	2300      	movs	r3, #0
 8000acc:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 15;
 8000ace:	230f      	movs	r3, #15
 8000ad0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000ad2:	1d3b      	adds	r3, r7, #4
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	4619      	mov	r1, r3
 8000ad8:	4817      	ldr	r0, [pc, #92]	@ (8000b38 <MX_TIM2_Init+0xec>)
 8000ada:	f003 f949 	bl	8003d70 <HAL_TIM_IC_ConfigChannel>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d001      	beq.n	8000ae8 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8000ae4:	f000 fa10 	bl	8000f08 <Error_Handler>
  }
  sConfigIC.ICFilter = 0;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8000aec:	1d3b      	adds	r3, r7, #4
 8000aee:	2204      	movs	r2, #4
 8000af0:	4619      	mov	r1, r3
 8000af2:	4811      	ldr	r0, [pc, #68]	@ (8000b38 <MX_TIM2_Init+0xec>)
 8000af4:	f003 f93c 	bl	8003d70 <HAL_TIM_IC_ConfigChannel>
 8000af8:	4603      	mov	r3, r0
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d001      	beq.n	8000b02 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8000afe:	f000 fa03 	bl	8000f08 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8000b02:	1d3b      	adds	r3, r7, #4
 8000b04:	2208      	movs	r2, #8
 8000b06:	4619      	mov	r1, r3
 8000b08:	480b      	ldr	r0, [pc, #44]	@ (8000b38 <MX_TIM2_Init+0xec>)
 8000b0a:	f003 f931 	bl	8003d70 <HAL_TIM_IC_ConfigChannel>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d001      	beq.n	8000b18 <MX_TIM2_Init+0xcc>
  {
    Error_Handler();
 8000b14:	f000 f9f8 	bl	8000f08 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8000b18:	1d3b      	adds	r3, r7, #4
 8000b1a:	220c      	movs	r2, #12
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	4806      	ldr	r0, [pc, #24]	@ (8000b38 <MX_TIM2_Init+0xec>)
 8000b20:	f003 f926 	bl	8003d70 <HAL_TIM_IC_ConfigChannel>
 8000b24:	4603      	mov	r3, r0
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d001      	beq.n	8000b2e <MX_TIM2_Init+0xe2>
  {
    Error_Handler();
 8000b2a:	f000 f9ed 	bl	8000f08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000b2e:	bf00      	nop
 8000b30:	3720      	adds	r7, #32
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	240000b8 	.word	0x240000b8

08000b3c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b08e      	sub	sp, #56	@ 0x38
 8000b40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b42:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000b46:	2200      	movs	r2, #0
 8000b48:	601a      	str	r2, [r3, #0]
 8000b4a:	605a      	str	r2, [r3, #4]
 8000b4c:	609a      	str	r2, [r3, #8]
 8000b4e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b50:	f107 031c 	add.w	r3, r7, #28
 8000b54:	2200      	movs	r2, #0
 8000b56:	601a      	str	r2, [r3, #0]
 8000b58:	605a      	str	r2, [r3, #4]
 8000b5a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000b5c:	463b      	mov	r3, r7
 8000b5e:	2200      	movs	r2, #0
 8000b60:	601a      	str	r2, [r3, #0]
 8000b62:	605a      	str	r2, [r3, #4]
 8000b64:	609a      	str	r2, [r3, #8]
 8000b66:	60da      	str	r2, [r3, #12]
 8000b68:	611a      	str	r2, [r3, #16]
 8000b6a:	615a      	str	r2, [r3, #20]
 8000b6c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000b6e:	4b39      	ldr	r3, [pc, #228]	@ (8000c54 <MX_TIM3_Init+0x118>)
 8000b70:	4a39      	ldr	r2, [pc, #228]	@ (8000c58 <MX_TIM3_Init+0x11c>)
 8000b72:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000b74:	4b37      	ldr	r3, [pc, #220]	@ (8000c54 <MX_TIM3_Init+0x118>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b7a:	4b36      	ldr	r3, [pc, #216]	@ (8000c54 <MX_TIM3_Init+0x118>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1279;
 8000b80:	4b34      	ldr	r3, [pc, #208]	@ (8000c54 <MX_TIM3_Init+0x118>)
 8000b82:	f240 42ff 	movw	r2, #1279	@ 0x4ff
 8000b86:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b88:	4b32      	ldr	r3, [pc, #200]	@ (8000c54 <MX_TIM3_Init+0x118>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b8e:	4b31      	ldr	r3, [pc, #196]	@ (8000c54 <MX_TIM3_Init+0x118>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000b94:	482f      	ldr	r0, [pc, #188]	@ (8000c54 <MX_TIM3_Init+0x118>)
 8000b96:	f002 fd73 	bl	8003680 <HAL_TIM_Base_Init>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d001      	beq.n	8000ba4 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000ba0:	f000 f9b2 	bl	8000f08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ba4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ba8:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000baa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000bae:	4619      	mov	r1, r3
 8000bb0:	4828      	ldr	r0, [pc, #160]	@ (8000c54 <MX_TIM3_Init+0x118>)
 8000bb2:	f003 fa8d 	bl	80040d0 <HAL_TIM_ConfigClockSource>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d001      	beq.n	8000bc0 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8000bbc:	f000 f9a4 	bl	8000f08 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000bc0:	4824      	ldr	r0, [pc, #144]	@ (8000c54 <MX_TIM3_Init+0x118>)
 8000bc2:	f002 fdb4 	bl	800372e <HAL_TIM_PWM_Init>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d001      	beq.n	8000bd0 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8000bcc:	f000 f99c 	bl	8000f08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000bd8:	f107 031c 	add.w	r3, r7, #28
 8000bdc:	4619      	mov	r1, r3
 8000bde:	481d      	ldr	r0, [pc, #116]	@ (8000c54 <MX_TIM3_Init+0x118>)
 8000be0:	f004 f8d2 	bl	8004d88 <HAL_TIMEx_MasterConfigSynchronization>
 8000be4:	4603      	mov	r3, r0
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d001      	beq.n	8000bee <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8000bea:	f000 f98d 	bl	8000f08 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000bee:	2360      	movs	r3, #96	@ 0x60
 8000bf0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1279;
 8000bf2:	f240 43ff 	movw	r3, #1279	@ 0x4ff
 8000bf6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000c00:	463b      	mov	r3, r7
 8000c02:	2204      	movs	r2, #4
 8000c04:	4619      	mov	r1, r3
 8000c06:	4813      	ldr	r0, [pc, #76]	@ (8000c54 <MX_TIM3_Init+0x118>)
 8000c08:	f003 f94e 	bl	8003ea8 <HAL_TIM_PWM_ConfigChannel>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d001      	beq.n	8000c16 <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 8000c12:	f000 f979 	bl	8000f08 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8000c16:	2300      	movs	r3, #0
 8000c18:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000c1a:	463b      	mov	r3, r7
 8000c1c:	2208      	movs	r2, #8
 8000c1e:	4619      	mov	r1, r3
 8000c20:	480c      	ldr	r0, [pc, #48]	@ (8000c54 <MX_TIM3_Init+0x118>)
 8000c22:	f003 f941 	bl	8003ea8 <HAL_TIM_PWM_ConfigChannel>
 8000c26:	4603      	mov	r3, r0
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d001      	beq.n	8000c30 <MX_TIM3_Init+0xf4>
  {
    Error_Handler();
 8000c2c:	f000 f96c 	bl	8000f08 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000c30:	463b      	mov	r3, r7
 8000c32:	220c      	movs	r2, #12
 8000c34:	4619      	mov	r1, r3
 8000c36:	4807      	ldr	r0, [pc, #28]	@ (8000c54 <MX_TIM3_Init+0x118>)
 8000c38:	f003 f936 	bl	8003ea8 <HAL_TIM_PWM_ConfigChannel>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d001      	beq.n	8000c46 <MX_TIM3_Init+0x10a>
  {
    Error_Handler();
 8000c42:	f000 f961 	bl	8000f08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000c46:	4803      	ldr	r0, [pc, #12]	@ (8000c54 <MX_TIM3_Init+0x118>)
 8000c48:	f000 fa16 	bl	8001078 <HAL_TIM_MspPostInit>

}
 8000c4c:	bf00      	nop
 8000c4e:	3738      	adds	r7, #56	@ 0x38
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}
 8000c54:	24000104 	.word	0x24000104
 8000c58:	40000400 	.word	0x40000400

08000c5c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b08e      	sub	sp, #56	@ 0x38
 8000c60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c62:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000c66:	2200      	movs	r2, #0
 8000c68:	601a      	str	r2, [r3, #0]
 8000c6a:	605a      	str	r2, [r3, #4]
 8000c6c:	609a      	str	r2, [r3, #8]
 8000c6e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c70:	f107 031c 	add.w	r3, r7, #28
 8000c74:	2200      	movs	r2, #0
 8000c76:	601a      	str	r2, [r3, #0]
 8000c78:	605a      	str	r2, [r3, #4]
 8000c7a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000c7c:	463b      	mov	r3, r7
 8000c7e:	2200      	movs	r2, #0
 8000c80:	601a      	str	r2, [r3, #0]
 8000c82:	605a      	str	r2, [r3, #4]
 8000c84:	609a      	str	r2, [r3, #8]
 8000c86:	60da      	str	r2, [r3, #12]
 8000c88:	611a      	str	r2, [r3, #16]
 8000c8a:	615a      	str	r2, [r3, #20]
 8000c8c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000c8e:	4b2d      	ldr	r3, [pc, #180]	@ (8000d44 <MX_TIM4_Init+0xe8>)
 8000c90:	4a2d      	ldr	r2, [pc, #180]	@ (8000d48 <MX_TIM4_Init+0xec>)
 8000c92:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000c94:	4b2b      	ldr	r3, [pc, #172]	@ (8000d44 <MX_TIM4_Init+0xe8>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c9a:	4b2a      	ldr	r3, [pc, #168]	@ (8000d44 <MX_TIM4_Init+0xe8>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000ca0:	4b28      	ldr	r3, [pc, #160]	@ (8000d44 <MX_TIM4_Init+0xe8>)
 8000ca2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000ca6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ca8:	4b26      	ldr	r3, [pc, #152]	@ (8000d44 <MX_TIM4_Init+0xe8>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cae:	4b25      	ldr	r3, [pc, #148]	@ (8000d44 <MX_TIM4_Init+0xe8>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000cb4:	4823      	ldr	r0, [pc, #140]	@ (8000d44 <MX_TIM4_Init+0xe8>)
 8000cb6:	f002 fce3 	bl	8003680 <HAL_TIM_Base_Init>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d001      	beq.n	8000cc4 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8000cc0:	f000 f922 	bl	8000f08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000cc4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cc8:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000cca:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000cce:	4619      	mov	r1, r3
 8000cd0:	481c      	ldr	r0, [pc, #112]	@ (8000d44 <MX_TIM4_Init+0xe8>)
 8000cd2:	f003 f9fd 	bl	80040d0 <HAL_TIM_ConfigClockSource>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d001      	beq.n	8000ce0 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8000cdc:	f000 f914 	bl	8000f08 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000ce0:	4818      	ldr	r0, [pc, #96]	@ (8000d44 <MX_TIM4_Init+0xe8>)
 8000ce2:	f002 fd24 	bl	800372e <HAL_TIM_PWM_Init>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d001      	beq.n	8000cf0 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8000cec:	f000 f90c 	bl	8000f08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000cf8:	f107 031c 	add.w	r3, r7, #28
 8000cfc:	4619      	mov	r1, r3
 8000cfe:	4811      	ldr	r0, [pc, #68]	@ (8000d44 <MX_TIM4_Init+0xe8>)
 8000d00:	f004 f842 	bl	8004d88 <HAL_TIMEx_MasterConfigSynchronization>
 8000d04:	4603      	mov	r3, r0
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d001      	beq.n	8000d0e <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8000d0a:	f000 f8fd 	bl	8000f08 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d0e:	2360      	movs	r3, #96	@ 0x60
 8000d10:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000d12:	2300      	movs	r3, #0
 8000d14:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d16:	2300      	movs	r3, #0
 8000d18:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d1e:	463b      	mov	r3, r7
 8000d20:	2200      	movs	r2, #0
 8000d22:	4619      	mov	r1, r3
 8000d24:	4807      	ldr	r0, [pc, #28]	@ (8000d44 <MX_TIM4_Init+0xe8>)
 8000d26:	f003 f8bf 	bl	8003ea8 <HAL_TIM_PWM_ConfigChannel>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d001      	beq.n	8000d34 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8000d30:	f000 f8ea 	bl	8000f08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000d34:	4803      	ldr	r0, [pc, #12]	@ (8000d44 <MX_TIM4_Init+0xe8>)
 8000d36:	f000 f99f 	bl	8001078 <HAL_TIM_MspPostInit>

}
 8000d3a:	bf00      	nop
 8000d3c:	3738      	adds	r7, #56	@ 0x38
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	24000150 	.word	0x24000150
 8000d48:	40000800 	.word	0x40000800

08000d4c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b08a      	sub	sp, #40	@ 0x28
 8000d50:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d52:	f107 0314 	add.w	r3, r7, #20
 8000d56:	2200      	movs	r2, #0
 8000d58:	601a      	str	r2, [r3, #0]
 8000d5a:	605a      	str	r2, [r3, #4]
 8000d5c:	609a      	str	r2, [r3, #8]
 8000d5e:	60da      	str	r2, [r3, #12]
 8000d60:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d62:	4b5a      	ldr	r3, [pc, #360]	@ (8000ecc <MX_GPIO_Init+0x180>)
 8000d64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d68:	4a58      	ldr	r2, [pc, #352]	@ (8000ecc <MX_GPIO_Init+0x180>)
 8000d6a:	f043 0304 	orr.w	r3, r3, #4
 8000d6e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d72:	4b56      	ldr	r3, [pc, #344]	@ (8000ecc <MX_GPIO_Init+0x180>)
 8000d74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d78:	f003 0304 	and.w	r3, r3, #4
 8000d7c:	613b      	str	r3, [r7, #16]
 8000d7e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d80:	4b52      	ldr	r3, [pc, #328]	@ (8000ecc <MX_GPIO_Init+0x180>)
 8000d82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d86:	4a51      	ldr	r2, [pc, #324]	@ (8000ecc <MX_GPIO_Init+0x180>)
 8000d88:	f043 0301 	orr.w	r3, r3, #1
 8000d8c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d90:	4b4e      	ldr	r3, [pc, #312]	@ (8000ecc <MX_GPIO_Init+0x180>)
 8000d92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d96:	f003 0301 	and.w	r3, r3, #1
 8000d9a:	60fb      	str	r3, [r7, #12]
 8000d9c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d9e:	4b4b      	ldr	r3, [pc, #300]	@ (8000ecc <MX_GPIO_Init+0x180>)
 8000da0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000da4:	4a49      	ldr	r2, [pc, #292]	@ (8000ecc <MX_GPIO_Init+0x180>)
 8000da6:	f043 0302 	orr.w	r3, r3, #2
 8000daa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000dae:	4b47      	ldr	r3, [pc, #284]	@ (8000ecc <MX_GPIO_Init+0x180>)
 8000db0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000db4:	f003 0302 	and.w	r3, r3, #2
 8000db8:	60bb      	str	r3, [r7, #8]
 8000dba:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000dbc:	4b43      	ldr	r3, [pc, #268]	@ (8000ecc <MX_GPIO_Init+0x180>)
 8000dbe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dc2:	4a42      	ldr	r2, [pc, #264]	@ (8000ecc <MX_GPIO_Init+0x180>)
 8000dc4:	f043 0308 	orr.w	r3, r3, #8
 8000dc8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000dcc:	4b3f      	ldr	r3, [pc, #252]	@ (8000ecc <MX_GPIO_Init+0x180>)
 8000dce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dd2:	f003 0308 	and.w	r3, r3, #8
 8000dd6:	607b      	str	r3, [r7, #4]
 8000dd8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000dda:	4b3c      	ldr	r3, [pc, #240]	@ (8000ecc <MX_GPIO_Init+0x180>)
 8000ddc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000de0:	4a3a      	ldr	r2, [pc, #232]	@ (8000ecc <MX_GPIO_Init+0x180>)
 8000de2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000de6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000dea:	4b38      	ldr	r3, [pc, #224]	@ (8000ecc <MX_GPIO_Init+0x180>)
 8000dec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000df0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000df4:	603b      	str	r3, [r7, #0]
 8000df6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8000df8:	2201      	movs	r2, #1
 8000dfa:	2179      	movs	r1, #121	@ 0x79
 8000dfc:	4834      	ldr	r0, [pc, #208]	@ (8000ed0 <MX_GPIO_Init+0x184>)
 8000dfe:	f001 f8f9 	bl	8001ff4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_6, GPIO_PIN_SET);

  /*Configure GPIO pins : PC1 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000e02:	2332      	movs	r3, #50	@ 0x32
 8000e04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e06:	2302      	movs	r3, #2
 8000e08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e12:	230b      	movs	r3, #11
 8000e14:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e16:	f107 0314 	add.w	r3, r7, #20
 8000e1a:	4619      	mov	r1, r3
 8000e1c:	482d      	ldr	r0, [pc, #180]	@ (8000ed4 <MX_GPIO_Init+0x188>)
 8000e1e:	f000 ff39 	bl	8001c94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA3 PA4 PA5
                           PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8000e22:	2379      	movs	r3, #121	@ 0x79
 8000e24:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e26:	2301      	movs	r3, #1
 8000e28:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e32:	f107 0314 	add.w	r3, r7, #20
 8000e36:	4619      	mov	r1, r3
 8000e38:	4825      	ldr	r0, [pc, #148]	@ (8000ed0 <MX_GPIO_Init+0x184>)
 8000e3a:	f000 ff2b 	bl	8001c94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8000e3e:	2386      	movs	r3, #134	@ 0x86
 8000e40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e42:	2302      	movs	r3, #2
 8000e44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e46:	2300      	movs	r3, #0
 8000e48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e4e:	230b      	movs	r3, #11
 8000e50:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e52:	f107 0314 	add.w	r3, r7, #20
 8000e56:	4619      	mov	r1, r3
 8000e58:	481d      	ldr	r0, [pc, #116]	@ (8000ed0 <MX_GPIO_Init+0x184>)
 8000e5a:	f000 ff1b 	bl	8001c94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000e5e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e64:	2302      	movs	r3, #2
 8000e66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e70:	230b      	movs	r3, #11
 8000e72:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e74:	f107 0314 	add.w	r3, r7, #20
 8000e78:	4619      	mov	r1, r3
 8000e7a:	4817      	ldr	r0, [pc, #92]	@ (8000ed8 <MX_GPIO_Init+0x18c>)
 8000e7c:	f000 ff0a 	bl	8001c94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8000e80:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 8000e84:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e86:	2302      	movs	r3, #2
 8000e88:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8000e92:	230a      	movs	r3, #10
 8000e94:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e96:	f107 0314 	add.w	r3, r7, #20
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	480c      	ldr	r0, [pc, #48]	@ (8000ed0 <MX_GPIO_Init+0x184>)
 8000e9e:	f000 fef9 	bl	8001c94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG11 PG13 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8000ea2:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000ea6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ea8:	2302      	movs	r3, #2
 8000eaa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eac:	2300      	movs	r3, #0
 8000eae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000eb4:	230b      	movs	r3, #11
 8000eb6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000eb8:	f107 0314 	add.w	r3, r7, #20
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	4807      	ldr	r0, [pc, #28]	@ (8000edc <MX_GPIO_Init+0x190>)
 8000ec0:	f000 fee8 	bl	8001c94 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000ec4:	bf00      	nop
 8000ec6:	3728      	adds	r7, #40	@ 0x28
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	58024400 	.word	0x58024400
 8000ed0:	58020000 	.word	0x58020000
 8000ed4:	58020800 	.word	0x58020800
 8000ed8:	58020400 	.word	0x58020400
 8000edc:	58021800 	.word	0x58021800

08000ee0 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pressed button
  * @retval None
  */
void BSP_PB_Callback(Button_TypeDef Button)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	b083      	sub	sp, #12
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	71fb      	strb	r3, [r7, #7]
  if (Button == BUTTON_USER)
 8000eea:	79fb      	ldrb	r3, [r7, #7]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d102      	bne.n	8000ef6 <BSP_PB_Callback+0x16>
  {
    BspButtonState = BUTTON_PRESSED;
 8000ef0:	4b04      	ldr	r3, [pc, #16]	@ (8000f04 <BSP_PB_Callback+0x24>)
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	601a      	str	r2, [r3, #0]
  }
}
 8000ef6:	bf00      	nop
 8000ef8:	370c      	adds	r7, #12
 8000efa:	46bd      	mov	sp, r7
 8000efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop
 8000f04:	240000b4 	.word	0x240000b4

08000f08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f0c:	b672      	cpsid	i
}
 8000f0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f10:	bf00      	nop
 8000f12:	e7fd      	b.n	8000f10 <Error_Handler+0x8>

08000f14 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f1a:	4b0a      	ldr	r3, [pc, #40]	@ (8000f44 <HAL_MspInit+0x30>)
 8000f1c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000f20:	4a08      	ldr	r2, [pc, #32]	@ (8000f44 <HAL_MspInit+0x30>)
 8000f22:	f043 0302 	orr.w	r3, r3, #2
 8000f26:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000f2a:	4b06      	ldr	r3, [pc, #24]	@ (8000f44 <HAL_MspInit+0x30>)
 8000f2c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000f30:	f003 0302 	and.w	r3, r3, #2
 8000f34:	607b      	str	r3, [r7, #4]
 8000f36:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f38:	bf00      	nop
 8000f3a:	370c      	adds	r7, #12
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f42:	4770      	bx	lr
 8000f44:	58024400 	.word	0x58024400

08000f48 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b08c      	sub	sp, #48	@ 0x30
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f50:	f107 031c 	add.w	r3, r7, #28
 8000f54:	2200      	movs	r2, #0
 8000f56:	601a      	str	r2, [r3, #0]
 8000f58:	605a      	str	r2, [r3, #4]
 8000f5a:	609a      	str	r2, [r3, #8]
 8000f5c:	60da      	str	r2, [r3, #12]
 8000f5e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000f68:	d14e      	bne.n	8001008 <HAL_TIM_Base_MspInit+0xc0>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000f6a:	4b3e      	ldr	r3, [pc, #248]	@ (8001064 <HAL_TIM_Base_MspInit+0x11c>)
 8000f6c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000f70:	4a3c      	ldr	r2, [pc, #240]	@ (8001064 <HAL_TIM_Base_MspInit+0x11c>)
 8000f72:	f043 0301 	orr.w	r3, r3, #1
 8000f76:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000f7a:	4b3a      	ldr	r3, [pc, #232]	@ (8001064 <HAL_TIM_Base_MspInit+0x11c>)
 8000f7c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000f80:	f003 0301 	and.w	r3, r3, #1
 8000f84:	61bb      	str	r3, [r7, #24]
 8000f86:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f88:	4b36      	ldr	r3, [pc, #216]	@ (8001064 <HAL_TIM_Base_MspInit+0x11c>)
 8000f8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f8e:	4a35      	ldr	r2, [pc, #212]	@ (8001064 <HAL_TIM_Base_MspInit+0x11c>)
 8000f90:	f043 0301 	orr.w	r3, r3, #1
 8000f94:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f98:	4b32      	ldr	r3, [pc, #200]	@ (8001064 <HAL_TIM_Base_MspInit+0x11c>)
 8000f9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f9e:	f003 0301 	and.w	r3, r3, #1
 8000fa2:	617b      	str	r3, [r7, #20]
 8000fa4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fa6:	4b2f      	ldr	r3, [pc, #188]	@ (8001064 <HAL_TIM_Base_MspInit+0x11c>)
 8000fa8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fac:	4a2d      	ldr	r2, [pc, #180]	@ (8001064 <HAL_TIM_Base_MspInit+0x11c>)
 8000fae:	f043 0302 	orr.w	r3, r3, #2
 8000fb2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fb6:	4b2b      	ldr	r3, [pc, #172]	@ (8001064 <HAL_TIM_Base_MspInit+0x11c>)
 8000fb8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fbc:	f003 0302 	and.w	r3, r3, #2
 8000fc0:	613b      	str	r3, [r7, #16]
 8000fc2:	693b      	ldr	r3, [r7, #16]
    PA0     ------> TIM2_CH1
    PA3     ------> TIM2_CH4
    PB10     ------> TIM2_CH3
    PB3 (JTDO/TRACESWO)     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8000fc4:	2309      	movs	r3, #9
 8000fc6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fc8:	2302      	movs	r3, #2
 8000fca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fd8:	f107 031c 	add.w	r3, r7, #28
 8000fdc:	4619      	mov	r1, r3
 8000fde:	4822      	ldr	r0, [pc, #136]	@ (8001068 <HAL_TIM_Base_MspInit+0x120>)
 8000fe0:	f000 fe58 	bl	8001c94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3;
 8000fe4:	f44f 6381 	mov.w	r3, #1032	@ 0x408
 8000fe8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fea:	2302      	movs	r3, #2
 8000fec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ffa:	f107 031c 	add.w	r3, r7, #28
 8000ffe:	4619      	mov	r1, r3
 8001000:	481a      	ldr	r0, [pc, #104]	@ (800106c <HAL_TIM_Base_MspInit+0x124>)
 8001002:	f000 fe47 	bl	8001c94 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001006:	e028      	b.n	800105a <HAL_TIM_Base_MspInit+0x112>
  else if(htim_base->Instance==TIM3)
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	4a18      	ldr	r2, [pc, #96]	@ (8001070 <HAL_TIM_Base_MspInit+0x128>)
 800100e:	4293      	cmp	r3, r2
 8001010:	d10f      	bne.n	8001032 <HAL_TIM_Base_MspInit+0xea>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001012:	4b14      	ldr	r3, [pc, #80]	@ (8001064 <HAL_TIM_Base_MspInit+0x11c>)
 8001014:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001018:	4a12      	ldr	r2, [pc, #72]	@ (8001064 <HAL_TIM_Base_MspInit+0x11c>)
 800101a:	f043 0302 	orr.w	r3, r3, #2
 800101e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001022:	4b10      	ldr	r3, [pc, #64]	@ (8001064 <HAL_TIM_Base_MspInit+0x11c>)
 8001024:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001028:	f003 0302 	and.w	r3, r3, #2
 800102c:	60fb      	str	r3, [r7, #12]
 800102e:	68fb      	ldr	r3, [r7, #12]
}
 8001030:	e013      	b.n	800105a <HAL_TIM_Base_MspInit+0x112>
  else if(htim_base->Instance==TIM4)
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	4a0f      	ldr	r2, [pc, #60]	@ (8001074 <HAL_TIM_Base_MspInit+0x12c>)
 8001038:	4293      	cmp	r3, r2
 800103a:	d10e      	bne.n	800105a <HAL_TIM_Base_MspInit+0x112>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800103c:	4b09      	ldr	r3, [pc, #36]	@ (8001064 <HAL_TIM_Base_MspInit+0x11c>)
 800103e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001042:	4a08      	ldr	r2, [pc, #32]	@ (8001064 <HAL_TIM_Base_MspInit+0x11c>)
 8001044:	f043 0304 	orr.w	r3, r3, #4
 8001048:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800104c:	4b05      	ldr	r3, [pc, #20]	@ (8001064 <HAL_TIM_Base_MspInit+0x11c>)
 800104e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001052:	f003 0304 	and.w	r3, r3, #4
 8001056:	60bb      	str	r3, [r7, #8]
 8001058:	68bb      	ldr	r3, [r7, #8]
}
 800105a:	bf00      	nop
 800105c:	3730      	adds	r7, #48	@ 0x30
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	58024400 	.word	0x58024400
 8001068:	58020000 	.word	0x58020000
 800106c:	58020400 	.word	0x58020400
 8001070:	40000400 	.word	0x40000400
 8001074:	40000800 	.word	0x40000800

08001078 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b08a      	sub	sp, #40	@ 0x28
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001080:	f107 0314 	add.w	r3, r7, #20
 8001084:	2200      	movs	r2, #0
 8001086:	601a      	str	r2, [r3, #0]
 8001088:	605a      	str	r2, [r3, #4]
 800108a:	609a      	str	r2, [r3, #8]
 800108c:	60da      	str	r2, [r3, #12]
 800108e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	4a35      	ldr	r2, [pc, #212]	@ (800116c <HAL_TIM_MspPostInit+0xf4>)
 8001096:	4293      	cmp	r3, r2
 8001098:	d13f      	bne.n	800111a <HAL_TIM_MspPostInit+0xa2>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800109a:	4b35      	ldr	r3, [pc, #212]	@ (8001170 <HAL_TIM_MspPostInit+0xf8>)
 800109c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010a0:	4a33      	ldr	r2, [pc, #204]	@ (8001170 <HAL_TIM_MspPostInit+0xf8>)
 80010a2:	f043 0302 	orr.w	r3, r3, #2
 80010a6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80010aa:	4b31      	ldr	r3, [pc, #196]	@ (8001170 <HAL_TIM_MspPostInit+0xf8>)
 80010ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010b0:	f003 0302 	and.w	r3, r3, #2
 80010b4:	613b      	str	r3, [r7, #16]
 80010b6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010b8:	4b2d      	ldr	r3, [pc, #180]	@ (8001170 <HAL_TIM_MspPostInit+0xf8>)
 80010ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010be:	4a2c      	ldr	r2, [pc, #176]	@ (8001170 <HAL_TIM_MspPostInit+0xf8>)
 80010c0:	f043 0304 	orr.w	r3, r3, #4
 80010c4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80010c8:	4b29      	ldr	r3, [pc, #164]	@ (8001170 <HAL_TIM_MspPostInit+0xf8>)
 80010ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010ce:	f003 0304 	and.w	r3, r3, #4
 80010d2:	60fb      	str	r3, [r7, #12]
 80010d4:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    PC7     ------> TIM3_CH2
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80010d6:	2302      	movs	r3, #2
 80010d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010da:	2302      	movs	r3, #2
 80010dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010de:	2300      	movs	r3, #0
 80010e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010e2:	2300      	movs	r3, #0
 80010e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80010e6:	2302      	movs	r3, #2
 80010e8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010ea:	f107 0314 	add.w	r3, r7, #20
 80010ee:	4619      	mov	r1, r3
 80010f0:	4820      	ldr	r0, [pc, #128]	@ (8001174 <HAL_TIM_MspPostInit+0xfc>)
 80010f2:	f000 fdcf 	bl	8001c94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80010f6:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80010fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010fc:	2302      	movs	r3, #2
 80010fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001100:	2300      	movs	r3, #0
 8001102:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001104:	2300      	movs	r3, #0
 8001106:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001108:	2302      	movs	r3, #2
 800110a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800110c:	f107 0314 	add.w	r3, r7, #20
 8001110:	4619      	mov	r1, r3
 8001112:	4819      	ldr	r0, [pc, #100]	@ (8001178 <HAL_TIM_MspPostInit+0x100>)
 8001114:	f000 fdbe 	bl	8001c94 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001118:	e024      	b.n	8001164 <HAL_TIM_MspPostInit+0xec>
  else if(htim->Instance==TIM4)
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	4a17      	ldr	r2, [pc, #92]	@ (800117c <HAL_TIM_MspPostInit+0x104>)
 8001120:	4293      	cmp	r3, r2
 8001122:	d11f      	bne.n	8001164 <HAL_TIM_MspPostInit+0xec>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001124:	4b12      	ldr	r3, [pc, #72]	@ (8001170 <HAL_TIM_MspPostInit+0xf8>)
 8001126:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800112a:	4a11      	ldr	r2, [pc, #68]	@ (8001170 <HAL_TIM_MspPostInit+0xf8>)
 800112c:	f043 0308 	orr.w	r3, r3, #8
 8001130:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001134:	4b0e      	ldr	r3, [pc, #56]	@ (8001170 <HAL_TIM_MspPostInit+0xf8>)
 8001136:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800113a:	f003 0308 	and.w	r3, r3, #8
 800113e:	60bb      	str	r3, [r7, #8]
 8001140:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001142:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001146:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001148:	2302      	movs	r3, #2
 800114a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114c:	2300      	movs	r3, #0
 800114e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001150:	2300      	movs	r3, #0
 8001152:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001154:	2302      	movs	r3, #2
 8001156:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001158:	f107 0314 	add.w	r3, r7, #20
 800115c:	4619      	mov	r1, r3
 800115e:	4808      	ldr	r0, [pc, #32]	@ (8001180 <HAL_TIM_MspPostInit+0x108>)
 8001160:	f000 fd98 	bl	8001c94 <HAL_GPIO_Init>
}
 8001164:	bf00      	nop
 8001166:	3728      	adds	r7, #40	@ 0x28
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}
 800116c:	40000400 	.word	0x40000400
 8001170:	58024400 	.word	0x58024400
 8001174:	58020400 	.word	0x58020400
 8001178:	58020800 	.word	0x58020800
 800117c:	40000800 	.word	0x40000800
 8001180:	58020c00 	.word	0x58020c00

08001184 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001188:	bf00      	nop
 800118a:	e7fd      	b.n	8001188 <NMI_Handler+0x4>

0800118c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800118c:	b480      	push	{r7}
 800118e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001190:	bf00      	nop
 8001192:	e7fd      	b.n	8001190 <HardFault_Handler+0x4>

08001194 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001198:	bf00      	nop
 800119a:	e7fd      	b.n	8001198 <MemManage_Handler+0x4>

0800119c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800119c:	b480      	push	{r7}
 800119e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011a0:	bf00      	nop
 80011a2:	e7fd      	b.n	80011a0 <BusFault_Handler+0x4>

080011a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011a8:	bf00      	nop
 80011aa:	e7fd      	b.n	80011a8 <UsageFault_Handler+0x4>

080011ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011b0:	bf00      	nop
 80011b2:	46bd      	mov	sp, r7
 80011b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b8:	4770      	bx	lr

080011ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011ba:	b480      	push	{r7}
 80011bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011be:	bf00      	nop
 80011c0:	46bd      	mov	sp, r7
 80011c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c6:	4770      	bx	lr

080011c8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011cc:	bf00      	nop
 80011ce:	46bd      	mov	sp, r7
 80011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d4:	4770      	bx	lr

080011d6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011d6:	b580      	push	{r7, lr}
 80011d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011da:	f000 fb77 	bl	80018cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011de:	bf00      	nop
 80011e0:	bd80      	pop	{r7, pc}

080011e2 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80011e2:	b580      	push	{r7, lr}
 80011e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 80011e6:	2000      	movs	r0, #0
 80011e8:	f000 fa0e 	bl	8001608 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80011ec:	bf00      	nop
 80011ee:	bd80      	pop	{r7, pc}

080011f0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b086      	sub	sp, #24
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	60f8      	str	r0, [r7, #12]
 80011f8:	60b9      	str	r1, [r7, #8]
 80011fa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011fc:	2300      	movs	r3, #0
 80011fe:	617b      	str	r3, [r7, #20]
 8001200:	e00a      	b.n	8001218 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001202:	f3af 8000 	nop.w
 8001206:	4601      	mov	r1, r0
 8001208:	68bb      	ldr	r3, [r7, #8]
 800120a:	1c5a      	adds	r2, r3, #1
 800120c:	60ba      	str	r2, [r7, #8]
 800120e:	b2ca      	uxtb	r2, r1
 8001210:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001212:	697b      	ldr	r3, [r7, #20]
 8001214:	3301      	adds	r3, #1
 8001216:	617b      	str	r3, [r7, #20]
 8001218:	697a      	ldr	r2, [r7, #20]
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	429a      	cmp	r2, r3
 800121e:	dbf0      	blt.n	8001202 <_read+0x12>
  }

  return len;
 8001220:	687b      	ldr	r3, [r7, #4]
}
 8001222:	4618      	mov	r0, r3
 8001224:	3718      	adds	r7, #24
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}

0800122a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800122a:	b580      	push	{r7, lr}
 800122c:	b086      	sub	sp, #24
 800122e:	af00      	add	r7, sp, #0
 8001230:	60f8      	str	r0, [r7, #12]
 8001232:	60b9      	str	r1, [r7, #8]
 8001234:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001236:	2300      	movs	r3, #0
 8001238:	617b      	str	r3, [r7, #20]
 800123a:	e009      	b.n	8001250 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800123c:	68bb      	ldr	r3, [r7, #8]
 800123e:	1c5a      	adds	r2, r3, #1
 8001240:	60ba      	str	r2, [r7, #8]
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	4618      	mov	r0, r3
 8001246:	f000 fa53 	bl	80016f0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800124a:	697b      	ldr	r3, [r7, #20]
 800124c:	3301      	adds	r3, #1
 800124e:	617b      	str	r3, [r7, #20]
 8001250:	697a      	ldr	r2, [r7, #20]
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	429a      	cmp	r2, r3
 8001256:	dbf1      	blt.n	800123c <_write+0x12>
  }
  return len;
 8001258:	687b      	ldr	r3, [r7, #4]
}
 800125a:	4618      	mov	r0, r3
 800125c:	3718      	adds	r7, #24
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}

08001262 <_close>:

int _close(int file)
{
 8001262:	b480      	push	{r7}
 8001264:	b083      	sub	sp, #12
 8001266:	af00      	add	r7, sp, #0
 8001268:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800126a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800126e:	4618      	mov	r0, r3
 8001270:	370c      	adds	r7, #12
 8001272:	46bd      	mov	sp, r7
 8001274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001278:	4770      	bx	lr

0800127a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800127a:	b480      	push	{r7}
 800127c:	b083      	sub	sp, #12
 800127e:	af00      	add	r7, sp, #0
 8001280:	6078      	str	r0, [r7, #4]
 8001282:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800128a:	605a      	str	r2, [r3, #4]
  return 0;
 800128c:	2300      	movs	r3, #0
}
 800128e:	4618      	mov	r0, r3
 8001290:	370c      	adds	r7, #12
 8001292:	46bd      	mov	sp, r7
 8001294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001298:	4770      	bx	lr

0800129a <_isatty>:

int _isatty(int file)
{
 800129a:	b480      	push	{r7}
 800129c:	b083      	sub	sp, #12
 800129e:	af00      	add	r7, sp, #0
 80012a0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80012a2:	2301      	movs	r3, #1
}
 80012a4:	4618      	mov	r0, r3
 80012a6:	370c      	adds	r7, #12
 80012a8:	46bd      	mov	sp, r7
 80012aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ae:	4770      	bx	lr

080012b0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b085      	sub	sp, #20
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	60f8      	str	r0, [r7, #12]
 80012b8:	60b9      	str	r1, [r7, #8]
 80012ba:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80012bc:	2300      	movs	r3, #0
}
 80012be:	4618      	mov	r0, r3
 80012c0:	3714      	adds	r7, #20
 80012c2:	46bd      	mov	sp, r7
 80012c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c8:	4770      	bx	lr
	...

080012cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b086      	sub	sp, #24
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012d4:	4a14      	ldr	r2, [pc, #80]	@ (8001328 <_sbrk+0x5c>)
 80012d6:	4b15      	ldr	r3, [pc, #84]	@ (800132c <_sbrk+0x60>)
 80012d8:	1ad3      	subs	r3, r2, r3
 80012da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012dc:	697b      	ldr	r3, [r7, #20]
 80012de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012e0:	4b13      	ldr	r3, [pc, #76]	@ (8001330 <_sbrk+0x64>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d102      	bne.n	80012ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012e8:	4b11      	ldr	r3, [pc, #68]	@ (8001330 <_sbrk+0x64>)
 80012ea:	4a12      	ldr	r2, [pc, #72]	@ (8001334 <_sbrk+0x68>)
 80012ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012ee:	4b10      	ldr	r3, [pc, #64]	@ (8001330 <_sbrk+0x64>)
 80012f0:	681a      	ldr	r2, [r3, #0]
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	4413      	add	r3, r2
 80012f6:	693a      	ldr	r2, [r7, #16]
 80012f8:	429a      	cmp	r2, r3
 80012fa:	d207      	bcs.n	800130c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012fc:	f004 ffa8 	bl	8006250 <__errno>
 8001300:	4603      	mov	r3, r0
 8001302:	220c      	movs	r2, #12
 8001304:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001306:	f04f 33ff 	mov.w	r3, #4294967295
 800130a:	e009      	b.n	8001320 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800130c:	4b08      	ldr	r3, [pc, #32]	@ (8001330 <_sbrk+0x64>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001312:	4b07      	ldr	r3, [pc, #28]	@ (8001330 <_sbrk+0x64>)
 8001314:	681a      	ldr	r2, [r3, #0]
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	4413      	add	r3, r2
 800131a:	4a05      	ldr	r2, [pc, #20]	@ (8001330 <_sbrk+0x64>)
 800131c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800131e:	68fb      	ldr	r3, [r7, #12]
}
 8001320:	4618      	mov	r0, r3
 8001322:	3718      	adds	r7, #24
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	24080000 	.word	0x24080000
 800132c:	00000400 	.word	0x00000400
 8001330:	2400019c 	.word	0x2400019c
 8001334:	24000390 	.word	0x24000390

08001338 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001338:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001374 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 800133c:	f7ff fa46 	bl	80007cc <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001340:	f7ff f996 	bl	8000670 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001344:	480c      	ldr	r0, [pc, #48]	@ (8001378 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001346:	490d      	ldr	r1, [pc, #52]	@ (800137c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001348:	4a0d      	ldr	r2, [pc, #52]	@ (8001380 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800134a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800134c:	e002      	b.n	8001354 <LoopCopyDataInit>

0800134e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800134e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001350:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001352:	3304      	adds	r3, #4

08001354 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001354:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001356:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001358:	d3f9      	bcc.n	800134e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800135a:	4a0a      	ldr	r2, [pc, #40]	@ (8001384 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800135c:	4c0a      	ldr	r4, [pc, #40]	@ (8001388 <LoopFillZerobss+0x22>)
  movs r3, #0
 800135e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001360:	e001      	b.n	8001366 <LoopFillZerobss>

08001362 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001362:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001364:	3204      	adds	r2, #4

08001366 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001366:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001368:	d3fb      	bcc.n	8001362 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800136a:	f004 ff77 	bl	800625c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800136e:	f7ff fa45 	bl	80007fc <main>
  bx  lr
 8001372:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001374:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001378:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800137c:	24000088 	.word	0x24000088
  ldr r2, =_sidata
 8001380:	08006e90 	.word	0x08006e90
  ldr r2, =_sbss
 8001384:	24000088 	.word	0x24000088
  ldr r4, =_ebss
 8001388:	24000390 	.word	0x24000390

0800138c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800138c:	e7fe      	b.n	800138c <ADC3_IRQHandler>
	...

08001390 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b08c      	sub	sp, #48	@ 0x30
 8001394:	af00      	add	r7, sp, #0
 8001396:	4603      	mov	r3, r0
 8001398:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800139a:	2300      	movs	r3, #0
 800139c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 800139e:	79fb      	ldrb	r3, [r7, #7]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d009      	beq.n	80013b8 <BSP_LED_Init+0x28>
 80013a4:	79fb      	ldrb	r3, [r7, #7]
 80013a6:	2b01      	cmp	r3, #1
 80013a8:	d006      	beq.n	80013b8 <BSP_LED_Init+0x28>
 80013aa:	79fb      	ldrb	r3, [r7, #7]
 80013ac:	2b02      	cmp	r3, #2
 80013ae:	d003      	beq.n	80013b8 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80013b0:	f06f 0301 	mvn.w	r3, #1
 80013b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80013b6:	e055      	b.n	8001464 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 80013b8:	79fb      	ldrb	r3, [r7, #7]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d10f      	bne.n	80013de <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 80013be:	4b2c      	ldr	r3, [pc, #176]	@ (8001470 <BSP_LED_Init+0xe0>)
 80013c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013c4:	4a2a      	ldr	r2, [pc, #168]	@ (8001470 <BSP_LED_Init+0xe0>)
 80013c6:	f043 0302 	orr.w	r3, r3, #2
 80013ca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013ce:	4b28      	ldr	r3, [pc, #160]	@ (8001470 <BSP_LED_Init+0xe0>)
 80013d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013d4:	f003 0302 	and.w	r3, r3, #2
 80013d8:	617b      	str	r3, [r7, #20]
 80013da:	697b      	ldr	r3, [r7, #20]
 80013dc:	e021      	b.n	8001422 <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 80013de:	79fb      	ldrb	r3, [r7, #7]
 80013e0:	2b01      	cmp	r3, #1
 80013e2:	d10f      	bne.n	8001404 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 80013e4:	4b22      	ldr	r3, [pc, #136]	@ (8001470 <BSP_LED_Init+0xe0>)
 80013e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013ea:	4a21      	ldr	r2, [pc, #132]	@ (8001470 <BSP_LED_Init+0xe0>)
 80013ec:	f043 0310 	orr.w	r3, r3, #16
 80013f0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013f4:	4b1e      	ldr	r3, [pc, #120]	@ (8001470 <BSP_LED_Init+0xe0>)
 80013f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013fa:	f003 0310 	and.w	r3, r3, #16
 80013fe:	613b      	str	r3, [r7, #16]
 8001400:	693b      	ldr	r3, [r7, #16]
 8001402:	e00e      	b.n	8001422 <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8001404:	4b1a      	ldr	r3, [pc, #104]	@ (8001470 <BSP_LED_Init+0xe0>)
 8001406:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800140a:	4a19      	ldr	r2, [pc, #100]	@ (8001470 <BSP_LED_Init+0xe0>)
 800140c:	f043 0302 	orr.w	r3, r3, #2
 8001410:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001414:	4b16      	ldr	r3, [pc, #88]	@ (8001470 <BSP_LED_Init+0xe0>)
 8001416:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800141a:	f003 0302 	and.w	r3, r3, #2
 800141e:	60fb      	str	r3, [r7, #12]
 8001420:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8001422:	79fb      	ldrb	r3, [r7, #7]
 8001424:	4a13      	ldr	r2, [pc, #76]	@ (8001474 <BSP_LED_Init+0xe4>)
 8001426:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800142a:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 800142c:	2301      	movs	r3, #1
 800142e:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8001430:	2300      	movs	r3, #0
 8001432:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001434:	2303      	movs	r3, #3
 8001436:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8001438:	79fb      	ldrb	r3, [r7, #7]
 800143a:	4a0f      	ldr	r2, [pc, #60]	@ (8001478 <BSP_LED_Init+0xe8>)
 800143c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001440:	f107 0218 	add.w	r2, r7, #24
 8001444:	4611      	mov	r1, r2
 8001446:	4618      	mov	r0, r3
 8001448:	f000 fc24 	bl	8001c94 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 800144c:	79fb      	ldrb	r3, [r7, #7]
 800144e:	4a0a      	ldr	r2, [pc, #40]	@ (8001478 <BSP_LED_Init+0xe8>)
 8001450:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001454:	79fb      	ldrb	r3, [r7, #7]
 8001456:	4a07      	ldr	r2, [pc, #28]	@ (8001474 <BSP_LED_Init+0xe4>)
 8001458:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800145c:	2200      	movs	r2, #0
 800145e:	4619      	mov	r1, r3
 8001460:	f000 fdc8 	bl	8001ff4 <HAL_GPIO_WritePin>
  }

  return ret;
 8001464:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8001466:	4618      	mov	r0, r3
 8001468:	3730      	adds	r7, #48	@ 0x30
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	58024400 	.word	0x58024400
 8001474:	08006e28 	.word	0x08006e28
 8001478:	2400000c 	.word	0x2400000c

0800147c <BSP_LED_On>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b084      	sub	sp, #16
 8001480:	af00      	add	r7, sp, #0
 8001482:	4603      	mov	r3, r0
 8001484:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001486:	2300      	movs	r3, #0
 8001488:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 800148a:	79fb      	ldrb	r3, [r7, #7]
 800148c:	2b00      	cmp	r3, #0
 800148e:	d009      	beq.n	80014a4 <BSP_LED_On+0x28>
 8001490:	79fb      	ldrb	r3, [r7, #7]
 8001492:	2b01      	cmp	r3, #1
 8001494:	d006      	beq.n	80014a4 <BSP_LED_On+0x28>
 8001496:	79fb      	ldrb	r3, [r7, #7]
 8001498:	2b02      	cmp	r3, #2
 800149a:	d003      	beq.n	80014a4 <BSP_LED_On+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800149c:	f06f 0301 	mvn.w	r3, #1
 80014a0:	60fb      	str	r3, [r7, #12]
 80014a2:	e00b      	b.n	80014bc <BSP_LED_On+0x40>
  }
  else
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 80014a4:	79fb      	ldrb	r3, [r7, #7]
 80014a6:	4a08      	ldr	r2, [pc, #32]	@ (80014c8 <BSP_LED_On+0x4c>)
 80014a8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80014ac:	79fb      	ldrb	r3, [r7, #7]
 80014ae:	4a07      	ldr	r2, [pc, #28]	@ (80014cc <BSP_LED_On+0x50>)
 80014b0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80014b4:	2201      	movs	r2, #1
 80014b6:	4619      	mov	r1, r3
 80014b8:	f000 fd9c 	bl	8001ff4 <HAL_GPIO_WritePin>
  }

  return ret;
 80014bc:	68fb      	ldr	r3, [r7, #12]
}
 80014be:	4618      	mov	r0, r3
 80014c0:	3710      	adds	r7, #16
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	2400000c 	.word	0x2400000c
 80014cc:	08006e28 	.word	0x08006e28

080014d0 <BSP_LED_Off>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b084      	sub	sp, #16
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	4603      	mov	r3, r0
 80014d8:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80014da:	2300      	movs	r3, #0
 80014dc:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 80014de:	79fb      	ldrb	r3, [r7, #7]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d009      	beq.n	80014f8 <BSP_LED_Off+0x28>
 80014e4:	79fb      	ldrb	r3, [r7, #7]
 80014e6:	2b01      	cmp	r3, #1
 80014e8:	d006      	beq.n	80014f8 <BSP_LED_Off+0x28>
 80014ea:	79fb      	ldrb	r3, [r7, #7]
 80014ec:	2b02      	cmp	r3, #2
 80014ee:	d003      	beq.n	80014f8 <BSP_LED_Off+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80014f0:	f06f 0301 	mvn.w	r3, #1
 80014f4:	60fb      	str	r3, [r7, #12]
 80014f6:	e00b      	b.n	8001510 <BSP_LED_Off+0x40>
  }
  else
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 80014f8:	79fb      	ldrb	r3, [r7, #7]
 80014fa:	4a08      	ldr	r2, [pc, #32]	@ (800151c <BSP_LED_Off+0x4c>)
 80014fc:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001500:	79fb      	ldrb	r3, [r7, #7]
 8001502:	4a07      	ldr	r2, [pc, #28]	@ (8001520 <BSP_LED_Off+0x50>)
 8001504:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001508:	2200      	movs	r2, #0
 800150a:	4619      	mov	r1, r3
 800150c:	f000 fd72 	bl	8001ff4 <HAL_GPIO_WritePin>
  }

  return ret;
 8001510:	68fb      	ldr	r3, [r7, #12]
}
 8001512:	4618      	mov	r0, r3
 8001514:	3710      	adds	r7, #16
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	2400000c 	.word	0x2400000c
 8001520:	08006e28 	.word	0x08006e28

08001524 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b088      	sub	sp, #32
 8001528:	af00      	add	r7, sp, #0
 800152a:	4603      	mov	r3, r0
 800152c:	460a      	mov	r2, r1
 800152e:	71fb      	strb	r3, [r7, #7]
 8001530:	4613      	mov	r3, r2
 8001532:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8001534:	4b2e      	ldr	r3, [pc, #184]	@ (80015f0 <BSP_PB_Init+0xcc>)
 8001536:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800153a:	4a2d      	ldr	r2, [pc, #180]	@ (80015f0 <BSP_PB_Init+0xcc>)
 800153c:	f043 0304 	orr.w	r3, r3, #4
 8001540:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001544:	4b2a      	ldr	r3, [pc, #168]	@ (80015f0 <BSP_PB_Init+0xcc>)
 8001546:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800154a:	f003 0304 	and.w	r3, r3, #4
 800154e:	60bb      	str	r3, [r7, #8]
 8001550:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8001552:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001556:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8001558:	2302      	movs	r3, #2
 800155a:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800155c:	2302      	movs	r3, #2
 800155e:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8001560:	79bb      	ldrb	r3, [r7, #6]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d10c      	bne.n	8001580 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8001566:	2300      	movs	r3, #0
 8001568:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 800156a:	79fb      	ldrb	r3, [r7, #7]
 800156c:	4a21      	ldr	r2, [pc, #132]	@ (80015f4 <BSP_PB_Init+0xd0>)
 800156e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001572:	f107 020c 	add.w	r2, r7, #12
 8001576:	4611      	mov	r1, r2
 8001578:	4618      	mov	r0, r3
 800157a:	f000 fb8b 	bl	8001c94 <HAL_GPIO_Init>
 800157e:	e031      	b.n	80015e4 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8001580:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001584:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8001586:	79fb      	ldrb	r3, [r7, #7]
 8001588:	4a1a      	ldr	r2, [pc, #104]	@ (80015f4 <BSP_PB_Init+0xd0>)
 800158a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800158e:	f107 020c 	add.w	r2, r7, #12
 8001592:	4611      	mov	r1, r2
 8001594:	4618      	mov	r0, r3
 8001596:	f000 fb7d 	bl	8001c94 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 800159a:	79fb      	ldrb	r3, [r7, #7]
 800159c:	00db      	lsls	r3, r3, #3
 800159e:	4a16      	ldr	r2, [pc, #88]	@ (80015f8 <BSP_PB_Init+0xd4>)
 80015a0:	441a      	add	r2, r3
 80015a2:	79fb      	ldrb	r3, [r7, #7]
 80015a4:	4915      	ldr	r1, [pc, #84]	@ (80015fc <BSP_PB_Init+0xd8>)
 80015a6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80015aa:	4619      	mov	r1, r3
 80015ac:	4610      	mov	r0, r2
 80015ae:	f000 fb20 	bl	8001bf2 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 80015b2:	79fb      	ldrb	r3, [r7, #7]
 80015b4:	00db      	lsls	r3, r3, #3
 80015b6:	4a10      	ldr	r2, [pc, #64]	@ (80015f8 <BSP_PB_Init+0xd4>)
 80015b8:	1898      	adds	r0, r3, r2
 80015ba:	79fb      	ldrb	r3, [r7, #7]
 80015bc:	4a10      	ldr	r2, [pc, #64]	@ (8001600 <BSP_PB_Init+0xdc>)
 80015be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015c2:	461a      	mov	r2, r3
 80015c4:	2100      	movs	r1, #0
 80015c6:	f000 faf5 	bl	8001bb4 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 80015ca:	2028      	movs	r0, #40	@ 0x28
 80015cc:	79fb      	ldrb	r3, [r7, #7]
 80015ce:	4a0d      	ldr	r2, [pc, #52]	@ (8001604 <BSP_PB_Init+0xe0>)
 80015d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015d4:	2200      	movs	r2, #0
 80015d6:	4619      	mov	r1, r3
 80015d8:	f000 faa3 	bl	8001b22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 80015dc:	2328      	movs	r3, #40	@ 0x28
 80015de:	4618      	mov	r0, r3
 80015e0:	f000 fab9 	bl	8001b56 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 80015e4:	2300      	movs	r3, #0
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	3720      	adds	r7, #32
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	58024400 	.word	0x58024400
 80015f4:	24000018 	.word	0x24000018
 80015f8:	240001a0 	.word	0x240001a0
 80015fc:	08006e30 	.word	0x08006e30
 8001600:	2400001c 	.word	0x2400001c
 8001604:	24000020 	.word	0x24000020

08001608 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b082      	sub	sp, #8
 800160c:	af00      	add	r7, sp, #0
 800160e:	4603      	mov	r3, r0
 8001610:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8001612:	79fb      	ldrb	r3, [r7, #7]
 8001614:	00db      	lsls	r3, r3, #3
 8001616:	4a04      	ldr	r2, [pc, #16]	@ (8001628 <BSP_PB_IRQHandler+0x20>)
 8001618:	4413      	add	r3, r2
 800161a:	4618      	mov	r0, r3
 800161c:	f000 fafe 	bl	8001c1c <HAL_EXTI_IRQHandler>
}
 8001620:	bf00      	nop
 8001622:	3708      	adds	r7, #8
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}
 8001628:	240001a0 	.word	0x240001a0

0800162c <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b084      	sub	sp, #16
 8001630:	af00      	add	r7, sp, #0
 8001632:	4603      	mov	r3, r0
 8001634:	6039      	str	r1, [r7, #0]
 8001636:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001638:	2300      	movs	r3, #0
 800163a:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 800163c:	79fb      	ldrb	r3, [r7, #7]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d003      	beq.n	800164a <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001642:	f06f 0301 	mvn.w	r3, #1
 8001646:	60fb      	str	r3, [r7, #12]
 8001648:	e018      	b.n	800167c <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 800164a:	79fb      	ldrb	r3, [r7, #7]
 800164c:	2294      	movs	r2, #148	@ 0x94
 800164e:	fb02 f303 	mul.w	r3, r2, r3
 8001652:	4a0d      	ldr	r2, [pc, #52]	@ (8001688 <BSP_COM_Init+0x5c>)
 8001654:	4413      	add	r3, r2
 8001656:	4618      	mov	r0, r3
 8001658:	f000 f86e 	bl	8001738 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 800165c:	79fb      	ldrb	r3, [r7, #7]
 800165e:	2294      	movs	r2, #148	@ 0x94
 8001660:	fb02 f303 	mul.w	r3, r2, r3
 8001664:	4a08      	ldr	r2, [pc, #32]	@ (8001688 <BSP_COM_Init+0x5c>)
 8001666:	4413      	add	r3, r2
 8001668:	6839      	ldr	r1, [r7, #0]
 800166a:	4618      	mov	r0, r3
 800166c:	f000 f80e 	bl	800168c <MX_USART3_Init>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d002      	beq.n	800167c <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8001676:	f06f 0303 	mvn.w	r3, #3
 800167a:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 800167c:	68fb      	ldr	r3, [r7, #12]
}
 800167e:	4618      	mov	r0, r3
 8001680:	3710      	adds	r7, #16
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	240001a8 	.word	0x240001a8

0800168c <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b082      	sub	sp, #8
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
 8001694:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8001696:	4b15      	ldr	r3, [pc, #84]	@ (80016ec <MX_USART3_Init+0x60>)
 8001698:	681a      	ldr	r2, [r3, #0]
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	681a      	ldr	r2, [r3, #0]
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	220c      	movs	r2, #12
 80016aa:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	895b      	ldrh	r3, [r3, #10]
 80016b0:	461a      	mov	r2, r3
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	685a      	ldr	r2, [r3, #4]
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	891b      	ldrh	r3, [r3, #8]
 80016c2:	461a      	mov	r2, r3
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	899b      	ldrh	r3, [r3, #12]
 80016cc:	461a      	mov	r2, r3
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80016d8:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 80016da:	6878      	ldr	r0, [r7, #4]
 80016dc:	f003 fbe2 	bl	8004ea4 <HAL_UART_Init>
 80016e0:	4603      	mov	r3, r0
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	3708      	adds	r7, #8
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	24000008 	.word	0x24000008

080016f0 <__io_putchar>:
 #ifdef __GNUC__
 int __io_putchar (int ch)
 #else
 int fputc (int ch, FILE *f)
 #endif /* __GNUC__ */
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b082      	sub	sp, #8
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit (&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 80016f8:	4b09      	ldr	r3, [pc, #36]	@ (8001720 <__io_putchar+0x30>)
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	461a      	mov	r2, r3
 80016fe:	2394      	movs	r3, #148	@ 0x94
 8001700:	fb02 f303 	mul.w	r3, r2, r3
 8001704:	4a07      	ldr	r2, [pc, #28]	@ (8001724 <__io_putchar+0x34>)
 8001706:	1898      	adds	r0, r3, r2
 8001708:	1d39      	adds	r1, r7, #4
 800170a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800170e:	2201      	movs	r2, #1
 8001710:	f003 fc22 	bl	8004f58 <HAL_UART_Transmit>
  return ch;
 8001714:	687b      	ldr	r3, [r7, #4]
}
 8001716:	4618      	mov	r0, r3
 8001718:	3708      	adds	r7, #8
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	2400023c 	.word	0x2400023c
 8001724:	240001a8 	.word	0x240001a8

08001728 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 800172c:	2000      	movs	r0, #0
 800172e:	f7ff fbd7 	bl	8000ee0 <BSP_PB_Callback>
}
 8001732:	bf00      	nop
 8001734:	bd80      	pop	{r7, pc}
	...

08001738 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b08a      	sub	sp, #40	@ 0x28
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8001740:	4b27      	ldr	r3, [pc, #156]	@ (80017e0 <COM1_MspInit+0xa8>)
 8001742:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001746:	4a26      	ldr	r2, [pc, #152]	@ (80017e0 <COM1_MspInit+0xa8>)
 8001748:	f043 0308 	orr.w	r3, r3, #8
 800174c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001750:	4b23      	ldr	r3, [pc, #140]	@ (80017e0 <COM1_MspInit+0xa8>)
 8001752:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001756:	f003 0308 	and.w	r3, r3, #8
 800175a:	613b      	str	r3, [r7, #16]
 800175c:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 800175e:	4b20      	ldr	r3, [pc, #128]	@ (80017e0 <COM1_MspInit+0xa8>)
 8001760:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001764:	4a1e      	ldr	r2, [pc, #120]	@ (80017e0 <COM1_MspInit+0xa8>)
 8001766:	f043 0308 	orr.w	r3, r3, #8
 800176a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800176e:	4b1c      	ldr	r3, [pc, #112]	@ (80017e0 <COM1_MspInit+0xa8>)
 8001770:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001774:	f003 0308 	and.w	r3, r3, #8
 8001778:	60fb      	str	r3, [r7, #12]
 800177a:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 800177c:	4b18      	ldr	r3, [pc, #96]	@ (80017e0 <COM1_MspInit+0xa8>)
 800177e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001782:	4a17      	ldr	r2, [pc, #92]	@ (80017e0 <COM1_MspInit+0xa8>)
 8001784:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001788:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800178c:	4b14      	ldr	r3, [pc, #80]	@ (80017e0 <COM1_MspInit+0xa8>)
 800178e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001792:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001796:	60bb      	str	r3, [r7, #8]
 8001798:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 800179a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800179e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80017a0:	2302      	movs	r3, #2
 80017a2:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80017a4:	2302      	movs	r3, #2
 80017a6:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80017a8:	2301      	movs	r3, #1
 80017aa:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 80017ac:	2307      	movs	r3, #7
 80017ae:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 80017b0:	f107 0314 	add.w	r3, r7, #20
 80017b4:	4619      	mov	r1, r3
 80017b6:	480b      	ldr	r0, [pc, #44]	@ (80017e4 <COM1_MspInit+0xac>)
 80017b8:	f000 fa6c 	bl	8001c94 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 80017bc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80017c0:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80017c2:	2302      	movs	r3, #2
 80017c4:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 80017c6:	2307      	movs	r3, #7
 80017c8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 80017ca:	f107 0314 	add.w	r3, r7, #20
 80017ce:	4619      	mov	r1, r3
 80017d0:	4804      	ldr	r0, [pc, #16]	@ (80017e4 <COM1_MspInit+0xac>)
 80017d2:	f000 fa5f 	bl	8001c94 <HAL_GPIO_Init>
}
 80017d6:	bf00      	nop
 80017d8:	3728      	adds	r7, #40	@ 0x28
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	58024400 	.word	0x58024400
 80017e4:	58020c00 	.word	0x58020c00

080017e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017ee:	2003      	movs	r0, #3
 80017f0:	f000 f98c 	bl	8001b0c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80017f4:	f001 fab0 	bl	8002d58 <HAL_RCC_GetSysClockFreq>
 80017f8:	4602      	mov	r2, r0
 80017fa:	4b15      	ldr	r3, [pc, #84]	@ (8001850 <HAL_Init+0x68>)
 80017fc:	699b      	ldr	r3, [r3, #24]
 80017fe:	0a1b      	lsrs	r3, r3, #8
 8001800:	f003 030f 	and.w	r3, r3, #15
 8001804:	4913      	ldr	r1, [pc, #76]	@ (8001854 <HAL_Init+0x6c>)
 8001806:	5ccb      	ldrb	r3, [r1, r3]
 8001808:	f003 031f 	and.w	r3, r3, #31
 800180c:	fa22 f303 	lsr.w	r3, r2, r3
 8001810:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001812:	4b0f      	ldr	r3, [pc, #60]	@ (8001850 <HAL_Init+0x68>)
 8001814:	699b      	ldr	r3, [r3, #24]
 8001816:	f003 030f 	and.w	r3, r3, #15
 800181a:	4a0e      	ldr	r2, [pc, #56]	@ (8001854 <HAL_Init+0x6c>)
 800181c:	5cd3      	ldrb	r3, [r2, r3]
 800181e:	f003 031f 	and.w	r3, r3, #31
 8001822:	687a      	ldr	r2, [r7, #4]
 8001824:	fa22 f303 	lsr.w	r3, r2, r3
 8001828:	4a0b      	ldr	r2, [pc, #44]	@ (8001858 <HAL_Init+0x70>)
 800182a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800182c:	4a0b      	ldr	r2, [pc, #44]	@ (800185c <HAL_Init+0x74>)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001832:	2000      	movs	r0, #0
 8001834:	f000 f814 	bl	8001860 <HAL_InitTick>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d001      	beq.n	8001842 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800183e:	2301      	movs	r3, #1
 8001840:	e002      	b.n	8001848 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001842:	f7ff fb67 	bl	8000f14 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001846:	2300      	movs	r3, #0
}
 8001848:	4618      	mov	r0, r3
 800184a:	3708      	adds	r7, #8
 800184c:	46bd      	mov	sp, r7
 800184e:	bd80      	pop	{r7, pc}
 8001850:	58024400 	.word	0x58024400
 8001854:	08006e18 	.word	0x08006e18
 8001858:	24000004 	.word	0x24000004
 800185c:	24000000 	.word	0x24000000

08001860 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b082      	sub	sp, #8
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001868:	4b15      	ldr	r3, [pc, #84]	@ (80018c0 <HAL_InitTick+0x60>)
 800186a:	781b      	ldrb	r3, [r3, #0]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d101      	bne.n	8001874 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001870:	2301      	movs	r3, #1
 8001872:	e021      	b.n	80018b8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001874:	4b13      	ldr	r3, [pc, #76]	@ (80018c4 <HAL_InitTick+0x64>)
 8001876:	681a      	ldr	r2, [r3, #0]
 8001878:	4b11      	ldr	r3, [pc, #68]	@ (80018c0 <HAL_InitTick+0x60>)
 800187a:	781b      	ldrb	r3, [r3, #0]
 800187c:	4619      	mov	r1, r3
 800187e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001882:	fbb3 f3f1 	udiv	r3, r3, r1
 8001886:	fbb2 f3f3 	udiv	r3, r2, r3
 800188a:	4618      	mov	r0, r3
 800188c:	f000 f971 	bl	8001b72 <HAL_SYSTICK_Config>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d001      	beq.n	800189a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001896:	2301      	movs	r3, #1
 8001898:	e00e      	b.n	80018b8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	2b0f      	cmp	r3, #15
 800189e:	d80a      	bhi.n	80018b6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018a0:	2200      	movs	r2, #0
 80018a2:	6879      	ldr	r1, [r7, #4]
 80018a4:	f04f 30ff 	mov.w	r0, #4294967295
 80018a8:	f000 f93b 	bl	8001b22 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018ac:	4a06      	ldr	r2, [pc, #24]	@ (80018c8 <HAL_InitTick+0x68>)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018b2:	2300      	movs	r3, #0
 80018b4:	e000      	b.n	80018b8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80018b6:	2301      	movs	r3, #1
}
 80018b8:	4618      	mov	r0, r3
 80018ba:	3708      	adds	r7, #8
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	24000028 	.word	0x24000028
 80018c4:	24000000 	.word	0x24000000
 80018c8:	24000024 	.word	0x24000024

080018cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80018d0:	4b06      	ldr	r3, [pc, #24]	@ (80018ec <HAL_IncTick+0x20>)
 80018d2:	781b      	ldrb	r3, [r3, #0]
 80018d4:	461a      	mov	r2, r3
 80018d6:	4b06      	ldr	r3, [pc, #24]	@ (80018f0 <HAL_IncTick+0x24>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	4413      	add	r3, r2
 80018dc:	4a04      	ldr	r2, [pc, #16]	@ (80018f0 <HAL_IncTick+0x24>)
 80018de:	6013      	str	r3, [r2, #0]
}
 80018e0:	bf00      	nop
 80018e2:	46bd      	mov	sp, r7
 80018e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e8:	4770      	bx	lr
 80018ea:	bf00      	nop
 80018ec:	24000028 	.word	0x24000028
 80018f0:	24000240 	.word	0x24000240

080018f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0
  return uwTick;
 80018f8:	4b03      	ldr	r3, [pc, #12]	@ (8001908 <HAL_GetTick+0x14>)
 80018fa:	681b      	ldr	r3, [r3, #0]
}
 80018fc:	4618      	mov	r0, r3
 80018fe:	46bd      	mov	sp, r7
 8001900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001904:	4770      	bx	lr
 8001906:	bf00      	nop
 8001908:	24000240 	.word	0x24000240

0800190c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b084      	sub	sp, #16
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001914:	f7ff ffee 	bl	80018f4 <HAL_GetTick>
 8001918:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001924:	d005      	beq.n	8001932 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001926:	4b0a      	ldr	r3, [pc, #40]	@ (8001950 <HAL_Delay+0x44>)
 8001928:	781b      	ldrb	r3, [r3, #0]
 800192a:	461a      	mov	r2, r3
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	4413      	add	r3, r2
 8001930:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001932:	bf00      	nop
 8001934:	f7ff ffde 	bl	80018f4 <HAL_GetTick>
 8001938:	4602      	mov	r2, r0
 800193a:	68bb      	ldr	r3, [r7, #8]
 800193c:	1ad3      	subs	r3, r2, r3
 800193e:	68fa      	ldr	r2, [r7, #12]
 8001940:	429a      	cmp	r2, r3
 8001942:	d8f7      	bhi.n	8001934 <HAL_Delay+0x28>
  {
  }
}
 8001944:	bf00      	nop
 8001946:	bf00      	nop
 8001948:	3710      	adds	r7, #16
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	24000028 	.word	0x24000028

08001954 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001954:	b480      	push	{r7}
 8001956:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001958:	4b03      	ldr	r3, [pc, #12]	@ (8001968 <HAL_GetREVID+0x14>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	0c1b      	lsrs	r3, r3, #16
}
 800195e:	4618      	mov	r0, r3
 8001960:	46bd      	mov	sp, r7
 8001962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001966:	4770      	bx	lr
 8001968:	5c001000 	.word	0x5c001000

0800196c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800196c:	b480      	push	{r7}
 800196e:	b085      	sub	sp, #20
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	f003 0307 	and.w	r3, r3, #7
 800197a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800197c:	4b0b      	ldr	r3, [pc, #44]	@ (80019ac <__NVIC_SetPriorityGrouping+0x40>)
 800197e:	68db      	ldr	r3, [r3, #12]
 8001980:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001982:	68ba      	ldr	r2, [r7, #8]
 8001984:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001988:	4013      	ands	r3, r2
 800198a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001990:	68bb      	ldr	r3, [r7, #8]
 8001992:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001994:	4b06      	ldr	r3, [pc, #24]	@ (80019b0 <__NVIC_SetPriorityGrouping+0x44>)
 8001996:	4313      	orrs	r3, r2
 8001998:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800199a:	4a04      	ldr	r2, [pc, #16]	@ (80019ac <__NVIC_SetPriorityGrouping+0x40>)
 800199c:	68bb      	ldr	r3, [r7, #8]
 800199e:	60d3      	str	r3, [r2, #12]
}
 80019a0:	bf00      	nop
 80019a2:	3714      	adds	r7, #20
 80019a4:	46bd      	mov	sp, r7
 80019a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019aa:	4770      	bx	lr
 80019ac:	e000ed00 	.word	0xe000ed00
 80019b0:	05fa0000 	.word	0x05fa0000

080019b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019b8:	4b04      	ldr	r3, [pc, #16]	@ (80019cc <__NVIC_GetPriorityGrouping+0x18>)
 80019ba:	68db      	ldr	r3, [r3, #12]
 80019bc:	0a1b      	lsrs	r3, r3, #8
 80019be:	f003 0307 	and.w	r3, r3, #7
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	46bd      	mov	sp, r7
 80019c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ca:	4770      	bx	lr
 80019cc:	e000ed00 	.word	0xe000ed00

080019d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b083      	sub	sp, #12
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	4603      	mov	r3, r0
 80019d8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80019da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	db0b      	blt.n	80019fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019e2:	88fb      	ldrh	r3, [r7, #6]
 80019e4:	f003 021f 	and.w	r2, r3, #31
 80019e8:	4907      	ldr	r1, [pc, #28]	@ (8001a08 <__NVIC_EnableIRQ+0x38>)
 80019ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80019ee:	095b      	lsrs	r3, r3, #5
 80019f0:	2001      	movs	r0, #1
 80019f2:	fa00 f202 	lsl.w	r2, r0, r2
 80019f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80019fa:	bf00      	nop
 80019fc:	370c      	adds	r7, #12
 80019fe:	46bd      	mov	sp, r7
 8001a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a04:	4770      	bx	lr
 8001a06:	bf00      	nop
 8001a08:	e000e100 	.word	0xe000e100

08001a0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b083      	sub	sp, #12
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	4603      	mov	r3, r0
 8001a14:	6039      	str	r1, [r7, #0]
 8001a16:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001a18:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	db0a      	blt.n	8001a36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	b2da      	uxtb	r2, r3
 8001a24:	490c      	ldr	r1, [pc, #48]	@ (8001a58 <__NVIC_SetPriority+0x4c>)
 8001a26:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a2a:	0112      	lsls	r2, r2, #4
 8001a2c:	b2d2      	uxtb	r2, r2
 8001a2e:	440b      	add	r3, r1
 8001a30:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a34:	e00a      	b.n	8001a4c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	b2da      	uxtb	r2, r3
 8001a3a:	4908      	ldr	r1, [pc, #32]	@ (8001a5c <__NVIC_SetPriority+0x50>)
 8001a3c:	88fb      	ldrh	r3, [r7, #6]
 8001a3e:	f003 030f 	and.w	r3, r3, #15
 8001a42:	3b04      	subs	r3, #4
 8001a44:	0112      	lsls	r2, r2, #4
 8001a46:	b2d2      	uxtb	r2, r2
 8001a48:	440b      	add	r3, r1
 8001a4a:	761a      	strb	r2, [r3, #24]
}
 8001a4c:	bf00      	nop
 8001a4e:	370c      	adds	r7, #12
 8001a50:	46bd      	mov	sp, r7
 8001a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a56:	4770      	bx	lr
 8001a58:	e000e100 	.word	0xe000e100
 8001a5c:	e000ed00 	.word	0xe000ed00

08001a60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a60:	b480      	push	{r7}
 8001a62:	b089      	sub	sp, #36	@ 0x24
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	60f8      	str	r0, [r7, #12]
 8001a68:	60b9      	str	r1, [r7, #8]
 8001a6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	f003 0307 	and.w	r3, r3, #7
 8001a72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a74:	69fb      	ldr	r3, [r7, #28]
 8001a76:	f1c3 0307 	rsb	r3, r3, #7
 8001a7a:	2b04      	cmp	r3, #4
 8001a7c:	bf28      	it	cs
 8001a7e:	2304      	movcs	r3, #4
 8001a80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a82:	69fb      	ldr	r3, [r7, #28]
 8001a84:	3304      	adds	r3, #4
 8001a86:	2b06      	cmp	r3, #6
 8001a88:	d902      	bls.n	8001a90 <NVIC_EncodePriority+0x30>
 8001a8a:	69fb      	ldr	r3, [r7, #28]
 8001a8c:	3b03      	subs	r3, #3
 8001a8e:	e000      	b.n	8001a92 <NVIC_EncodePriority+0x32>
 8001a90:	2300      	movs	r3, #0
 8001a92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a94:	f04f 32ff 	mov.w	r2, #4294967295
 8001a98:	69bb      	ldr	r3, [r7, #24]
 8001a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9e:	43da      	mvns	r2, r3
 8001aa0:	68bb      	ldr	r3, [r7, #8]
 8001aa2:	401a      	ands	r2, r3
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001aa8:	f04f 31ff 	mov.w	r1, #4294967295
 8001aac:	697b      	ldr	r3, [r7, #20]
 8001aae:	fa01 f303 	lsl.w	r3, r1, r3
 8001ab2:	43d9      	mvns	r1, r3
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ab8:	4313      	orrs	r3, r2
         );
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	3724      	adds	r7, #36	@ 0x24
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr
	...

08001ac8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b082      	sub	sp, #8
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	3b01      	subs	r3, #1
 8001ad4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001ad8:	d301      	bcc.n	8001ade <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ada:	2301      	movs	r3, #1
 8001adc:	e00f      	b.n	8001afe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ade:	4a0a      	ldr	r2, [pc, #40]	@ (8001b08 <SysTick_Config+0x40>)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	3b01      	subs	r3, #1
 8001ae4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ae6:	210f      	movs	r1, #15
 8001ae8:	f04f 30ff 	mov.w	r0, #4294967295
 8001aec:	f7ff ff8e 	bl	8001a0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001af0:	4b05      	ldr	r3, [pc, #20]	@ (8001b08 <SysTick_Config+0x40>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001af6:	4b04      	ldr	r3, [pc, #16]	@ (8001b08 <SysTick_Config+0x40>)
 8001af8:	2207      	movs	r2, #7
 8001afa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001afc:	2300      	movs	r3, #0
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	3708      	adds	r7, #8
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	e000e010 	.word	0xe000e010

08001b0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b082      	sub	sp, #8
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b14:	6878      	ldr	r0, [r7, #4]
 8001b16:	f7ff ff29 	bl	800196c <__NVIC_SetPriorityGrouping>
}
 8001b1a:	bf00      	nop
 8001b1c:	3708      	adds	r7, #8
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}

08001b22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b22:	b580      	push	{r7, lr}
 8001b24:	b086      	sub	sp, #24
 8001b26:	af00      	add	r7, sp, #0
 8001b28:	4603      	mov	r3, r0
 8001b2a:	60b9      	str	r1, [r7, #8]
 8001b2c:	607a      	str	r2, [r7, #4]
 8001b2e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001b30:	f7ff ff40 	bl	80019b4 <__NVIC_GetPriorityGrouping>
 8001b34:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b36:	687a      	ldr	r2, [r7, #4]
 8001b38:	68b9      	ldr	r1, [r7, #8]
 8001b3a:	6978      	ldr	r0, [r7, #20]
 8001b3c:	f7ff ff90 	bl	8001a60 <NVIC_EncodePriority>
 8001b40:	4602      	mov	r2, r0
 8001b42:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001b46:	4611      	mov	r1, r2
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f7ff ff5f 	bl	8001a0c <__NVIC_SetPriority>
}
 8001b4e:	bf00      	nop
 8001b50:	3718      	adds	r7, #24
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}

08001b56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b56:	b580      	push	{r7, lr}
 8001b58:	b082      	sub	sp, #8
 8001b5a:	af00      	add	r7, sp, #0
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b60:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b64:	4618      	mov	r0, r3
 8001b66:	f7ff ff33 	bl	80019d0 <__NVIC_EnableIRQ>
}
 8001b6a:	bf00      	nop
 8001b6c:	3708      	adds	r7, #8
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}

08001b72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b72:	b580      	push	{r7, lr}
 8001b74:	b082      	sub	sp, #8
 8001b76:	af00      	add	r7, sp, #0
 8001b78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b7a:	6878      	ldr	r0, [r7, #4]
 8001b7c:	f7ff ffa4 	bl	8001ac8 <SysTick_Config>
 8001b80:	4603      	mov	r3, r0
}
 8001b82:	4618      	mov	r0, r3
 8001b84:	3708      	adds	r7, #8
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
	...

08001b8c <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8001b90:	4b07      	ldr	r3, [pc, #28]	@ (8001bb0 <HAL_GetCurrentCPUID+0x24>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	091b      	lsrs	r3, r3, #4
 8001b96:	f003 030f 	and.w	r3, r3, #15
 8001b9a:	2b07      	cmp	r3, #7
 8001b9c:	d101      	bne.n	8001ba2 <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 8001b9e:	2303      	movs	r3, #3
 8001ba0:	e000      	b.n	8001ba4 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 8001ba2:	2301      	movs	r3, #1
  }
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr
 8001bae:	bf00      	nop
 8001bb0:	e000ed00 	.word	0xe000ed00

08001bb4 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b087      	sub	sp, #28
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	60f8      	str	r0, [r7, #12]
 8001bbc:	460b      	mov	r3, r1
 8001bbe:	607a      	str	r2, [r7, #4]
 8001bc0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d101      	bne.n	8001bd0 <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8001bcc:	2301      	movs	r3, #1
 8001bce:	e00a      	b.n	8001be6 <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 8001bd0:	7afb      	ldrb	r3, [r7, #11]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d103      	bne.n	8001bde <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	687a      	ldr	r2, [r7, #4]
 8001bda:	605a      	str	r2, [r3, #4]
      break;
 8001bdc:	e002      	b.n	8001be4 <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 8001bde:	2301      	movs	r3, #1
 8001be0:	75fb      	strb	r3, [r7, #23]
      break;
 8001be2:	bf00      	nop
  }

  return status;
 8001be4:	7dfb      	ldrb	r3, [r7, #23]
}
 8001be6:	4618      	mov	r0, r3
 8001be8:	371c      	adds	r7, #28
 8001bea:	46bd      	mov	sp, r7
 8001bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf0:	4770      	bx	lr

08001bf2 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8001bf2:	b480      	push	{r7}
 8001bf4:	b083      	sub	sp, #12
 8001bf6:	af00      	add	r7, sp, #0
 8001bf8:	6078      	str	r0, [r7, #4]
 8001bfa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d101      	bne.n	8001c06 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8001c02:	2301      	movs	r3, #1
 8001c04:	e003      	b.n	8001c0e <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	683a      	ldr	r2, [r7, #0]
 8001c0a:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8001c0c:	2300      	movs	r3, #0
  }
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	370c      	adds	r7, #12
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr
	...

08001c1c <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b086      	sub	sp, #24
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	0c1b      	lsrs	r3, r3, #16
 8001c2a:	f003 0303 	and.w	r3, r3, #3
 8001c2e:	613b      	str	r3, [r7, #16]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f003 031f 	and.w	r3, r3, #31
 8001c38:	2201      	movs	r2, #1
 8001c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3e:	60fb      	str	r3, [r7, #12]

#if defined(DUAL_CORE)
  if (HAL_GetCurrentCPUID() == CM7_CPUID)
 8001c40:	f7ff ffa4 	bl	8001b8c <HAL_GetCurrentCPUID>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b03      	cmp	r3, #3
 8001c48:	d105      	bne.n	8001c56 <HAL_EXTI_IRQHandler+0x3a>
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 8001c4a:	693b      	ldr	r3, [r7, #16]
 8001c4c:	011a      	lsls	r2, r3, #4
 8001c4e:	4b0f      	ldr	r3, [pc, #60]	@ (8001c8c <HAL_EXTI_IRQHandler+0x70>)
 8001c50:	4413      	add	r3, r2
 8001c52:	617b      	str	r3, [r7, #20]
 8001c54:	e004      	b.n	8001c60 <HAL_EXTI_IRQHandler+0x44>
  }
  else /* Cortex-M4*/
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
 8001c56:	693b      	ldr	r3, [r7, #16]
 8001c58:	011a      	lsls	r2, r3, #4
 8001c5a:	4b0d      	ldr	r3, [pc, #52]	@ (8001c90 <HAL_EXTI_IRQHandler+0x74>)
 8001c5c:	4413      	add	r3, r2
 8001c5e:	617b      	str	r3, [r7, #20]
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 8001c60:	697b      	ldr	r3, [r7, #20]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	68fa      	ldr	r2, [r7, #12]
 8001c66:	4013      	ands	r3, r2
 8001c68:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 8001c6a:	68bb      	ldr	r3, [r7, #8]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d009      	beq.n	8001c84 <HAL_EXTI_IRQHandler+0x68>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	68fa      	ldr	r2, [r7, #12]
 8001c74:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d002      	beq.n	8001c84 <HAL_EXTI_IRQHandler+0x68>
    {
      hexti->PendingCallback();
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	4798      	blx	r3
    }
  }
}
 8001c84:	bf00      	nop
 8001c86:	3718      	adds	r7, #24
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	58000088 	.word	0x58000088
 8001c90:	580000c8 	.word	0x580000c8

08001c94 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b089      	sub	sp, #36	@ 0x24
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
 8001c9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001ca2:	4b89      	ldr	r3, [pc, #548]	@ (8001ec8 <HAL_GPIO_Init+0x234>)
 8001ca4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001ca6:	e194      	b.n	8001fd2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	2101      	movs	r1, #1
 8001cae:	69fb      	ldr	r3, [r7, #28]
 8001cb0:	fa01 f303 	lsl.w	r3, r1, r3
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001cb8:	693b      	ldr	r3, [r7, #16]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	f000 8186 	beq.w	8001fcc <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	f003 0303 	and.w	r3, r3, #3
 8001cc8:	2b01      	cmp	r3, #1
 8001cca:	d005      	beq.n	8001cd8 <HAL_GPIO_Init+0x44>
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	f003 0303 	and.w	r3, r3, #3
 8001cd4:	2b02      	cmp	r3, #2
 8001cd6:	d130      	bne.n	8001d3a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	689b      	ldr	r3, [r3, #8]
 8001cdc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001cde:	69fb      	ldr	r3, [r7, #28]
 8001ce0:	005b      	lsls	r3, r3, #1
 8001ce2:	2203      	movs	r2, #3
 8001ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce8:	43db      	mvns	r3, r3
 8001cea:	69ba      	ldr	r2, [r7, #24]
 8001cec:	4013      	ands	r3, r2
 8001cee:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	68da      	ldr	r2, [r3, #12]
 8001cf4:	69fb      	ldr	r3, [r7, #28]
 8001cf6:	005b      	lsls	r3, r3, #1
 8001cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfc:	69ba      	ldr	r2, [r7, #24]
 8001cfe:	4313      	orrs	r3, r2
 8001d00:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	69ba      	ldr	r2, [r7, #24]
 8001d06:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d0e:	2201      	movs	r2, #1
 8001d10:	69fb      	ldr	r3, [r7, #28]
 8001d12:	fa02 f303 	lsl.w	r3, r2, r3
 8001d16:	43db      	mvns	r3, r3
 8001d18:	69ba      	ldr	r2, [r7, #24]
 8001d1a:	4013      	ands	r3, r2
 8001d1c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	091b      	lsrs	r3, r3, #4
 8001d24:	f003 0201 	and.w	r2, r3, #1
 8001d28:	69fb      	ldr	r3, [r7, #28]
 8001d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2e:	69ba      	ldr	r2, [r7, #24]
 8001d30:	4313      	orrs	r3, r2
 8001d32:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	69ba      	ldr	r2, [r7, #24]
 8001d38:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	685b      	ldr	r3, [r3, #4]
 8001d3e:	f003 0303 	and.w	r3, r3, #3
 8001d42:	2b03      	cmp	r3, #3
 8001d44:	d017      	beq.n	8001d76 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	68db      	ldr	r3, [r3, #12]
 8001d4a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001d4c:	69fb      	ldr	r3, [r7, #28]
 8001d4e:	005b      	lsls	r3, r3, #1
 8001d50:	2203      	movs	r2, #3
 8001d52:	fa02 f303 	lsl.w	r3, r2, r3
 8001d56:	43db      	mvns	r3, r3
 8001d58:	69ba      	ldr	r2, [r7, #24]
 8001d5a:	4013      	ands	r3, r2
 8001d5c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	689a      	ldr	r2, [r3, #8]
 8001d62:	69fb      	ldr	r3, [r7, #28]
 8001d64:	005b      	lsls	r3, r3, #1
 8001d66:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6a:	69ba      	ldr	r2, [r7, #24]
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	69ba      	ldr	r2, [r7, #24]
 8001d74:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	f003 0303 	and.w	r3, r3, #3
 8001d7e:	2b02      	cmp	r3, #2
 8001d80:	d123      	bne.n	8001dca <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d82:	69fb      	ldr	r3, [r7, #28]
 8001d84:	08da      	lsrs	r2, r3, #3
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	3208      	adds	r2, #8
 8001d8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001d90:	69fb      	ldr	r3, [r7, #28]
 8001d92:	f003 0307 	and.w	r3, r3, #7
 8001d96:	009b      	lsls	r3, r3, #2
 8001d98:	220f      	movs	r2, #15
 8001d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d9e:	43db      	mvns	r3, r3
 8001da0:	69ba      	ldr	r2, [r7, #24]
 8001da2:	4013      	ands	r3, r2
 8001da4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	691a      	ldr	r2, [r3, #16]
 8001daa:	69fb      	ldr	r3, [r7, #28]
 8001dac:	f003 0307 	and.w	r3, r3, #7
 8001db0:	009b      	lsls	r3, r3, #2
 8001db2:	fa02 f303 	lsl.w	r3, r2, r3
 8001db6:	69ba      	ldr	r2, [r7, #24]
 8001db8:	4313      	orrs	r3, r2
 8001dba:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001dbc:	69fb      	ldr	r3, [r7, #28]
 8001dbe:	08da      	lsrs	r2, r3, #3
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	3208      	adds	r2, #8
 8001dc4:	69b9      	ldr	r1, [r7, #24]
 8001dc6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001dd0:	69fb      	ldr	r3, [r7, #28]
 8001dd2:	005b      	lsls	r3, r3, #1
 8001dd4:	2203      	movs	r2, #3
 8001dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dda:	43db      	mvns	r3, r3
 8001ddc:	69ba      	ldr	r2, [r7, #24]
 8001dde:	4013      	ands	r3, r2
 8001de0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	685b      	ldr	r3, [r3, #4]
 8001de6:	f003 0203 	and.w	r2, r3, #3
 8001dea:	69fb      	ldr	r3, [r7, #28]
 8001dec:	005b      	lsls	r3, r3, #1
 8001dee:	fa02 f303 	lsl.w	r3, r2, r3
 8001df2:	69ba      	ldr	r2, [r7, #24]
 8001df4:	4313      	orrs	r3, r2
 8001df6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	69ba      	ldr	r2, [r7, #24]
 8001dfc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	f000 80e0 	beq.w	8001fcc <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e0c:	4b2f      	ldr	r3, [pc, #188]	@ (8001ecc <HAL_GPIO_Init+0x238>)
 8001e0e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001e12:	4a2e      	ldr	r2, [pc, #184]	@ (8001ecc <HAL_GPIO_Init+0x238>)
 8001e14:	f043 0302 	orr.w	r3, r3, #2
 8001e18:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001e1c:	4b2b      	ldr	r3, [pc, #172]	@ (8001ecc <HAL_GPIO_Init+0x238>)
 8001e1e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001e22:	f003 0302 	and.w	r3, r3, #2
 8001e26:	60fb      	str	r3, [r7, #12]
 8001e28:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e2a:	4a29      	ldr	r2, [pc, #164]	@ (8001ed0 <HAL_GPIO_Init+0x23c>)
 8001e2c:	69fb      	ldr	r3, [r7, #28]
 8001e2e:	089b      	lsrs	r3, r3, #2
 8001e30:	3302      	adds	r3, #2
 8001e32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e36:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001e38:	69fb      	ldr	r3, [r7, #28]
 8001e3a:	f003 0303 	and.w	r3, r3, #3
 8001e3e:	009b      	lsls	r3, r3, #2
 8001e40:	220f      	movs	r2, #15
 8001e42:	fa02 f303 	lsl.w	r3, r2, r3
 8001e46:	43db      	mvns	r3, r3
 8001e48:	69ba      	ldr	r2, [r7, #24]
 8001e4a:	4013      	ands	r3, r2
 8001e4c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	4a20      	ldr	r2, [pc, #128]	@ (8001ed4 <HAL_GPIO_Init+0x240>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d052      	beq.n	8001efc <HAL_GPIO_Init+0x268>
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	4a1f      	ldr	r2, [pc, #124]	@ (8001ed8 <HAL_GPIO_Init+0x244>)
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d031      	beq.n	8001ec2 <HAL_GPIO_Init+0x22e>
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	4a1e      	ldr	r2, [pc, #120]	@ (8001edc <HAL_GPIO_Init+0x248>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d02b      	beq.n	8001ebe <HAL_GPIO_Init+0x22a>
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	4a1d      	ldr	r2, [pc, #116]	@ (8001ee0 <HAL_GPIO_Init+0x24c>)
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d025      	beq.n	8001eba <HAL_GPIO_Init+0x226>
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	4a1c      	ldr	r2, [pc, #112]	@ (8001ee4 <HAL_GPIO_Init+0x250>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d01f      	beq.n	8001eb6 <HAL_GPIO_Init+0x222>
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	4a1b      	ldr	r2, [pc, #108]	@ (8001ee8 <HAL_GPIO_Init+0x254>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d019      	beq.n	8001eb2 <HAL_GPIO_Init+0x21e>
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	4a1a      	ldr	r2, [pc, #104]	@ (8001eec <HAL_GPIO_Init+0x258>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d013      	beq.n	8001eae <HAL_GPIO_Init+0x21a>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	4a19      	ldr	r2, [pc, #100]	@ (8001ef0 <HAL_GPIO_Init+0x25c>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d00d      	beq.n	8001eaa <HAL_GPIO_Init+0x216>
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	4a18      	ldr	r2, [pc, #96]	@ (8001ef4 <HAL_GPIO_Init+0x260>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d007      	beq.n	8001ea6 <HAL_GPIO_Init+0x212>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	4a17      	ldr	r2, [pc, #92]	@ (8001ef8 <HAL_GPIO_Init+0x264>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d101      	bne.n	8001ea2 <HAL_GPIO_Init+0x20e>
 8001e9e:	2309      	movs	r3, #9
 8001ea0:	e02d      	b.n	8001efe <HAL_GPIO_Init+0x26a>
 8001ea2:	230a      	movs	r3, #10
 8001ea4:	e02b      	b.n	8001efe <HAL_GPIO_Init+0x26a>
 8001ea6:	2308      	movs	r3, #8
 8001ea8:	e029      	b.n	8001efe <HAL_GPIO_Init+0x26a>
 8001eaa:	2307      	movs	r3, #7
 8001eac:	e027      	b.n	8001efe <HAL_GPIO_Init+0x26a>
 8001eae:	2306      	movs	r3, #6
 8001eb0:	e025      	b.n	8001efe <HAL_GPIO_Init+0x26a>
 8001eb2:	2305      	movs	r3, #5
 8001eb4:	e023      	b.n	8001efe <HAL_GPIO_Init+0x26a>
 8001eb6:	2304      	movs	r3, #4
 8001eb8:	e021      	b.n	8001efe <HAL_GPIO_Init+0x26a>
 8001eba:	2303      	movs	r3, #3
 8001ebc:	e01f      	b.n	8001efe <HAL_GPIO_Init+0x26a>
 8001ebe:	2302      	movs	r3, #2
 8001ec0:	e01d      	b.n	8001efe <HAL_GPIO_Init+0x26a>
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	e01b      	b.n	8001efe <HAL_GPIO_Init+0x26a>
 8001ec6:	bf00      	nop
 8001ec8:	58000080 	.word	0x58000080
 8001ecc:	58024400 	.word	0x58024400
 8001ed0:	58000400 	.word	0x58000400
 8001ed4:	58020000 	.word	0x58020000
 8001ed8:	58020400 	.word	0x58020400
 8001edc:	58020800 	.word	0x58020800
 8001ee0:	58020c00 	.word	0x58020c00
 8001ee4:	58021000 	.word	0x58021000
 8001ee8:	58021400 	.word	0x58021400
 8001eec:	58021800 	.word	0x58021800
 8001ef0:	58021c00 	.word	0x58021c00
 8001ef4:	58022000 	.word	0x58022000
 8001ef8:	58022400 	.word	0x58022400
 8001efc:	2300      	movs	r3, #0
 8001efe:	69fa      	ldr	r2, [r7, #28]
 8001f00:	f002 0203 	and.w	r2, r2, #3
 8001f04:	0092      	lsls	r2, r2, #2
 8001f06:	4093      	lsls	r3, r2
 8001f08:	69ba      	ldr	r2, [r7, #24]
 8001f0a:	4313      	orrs	r3, r2
 8001f0c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f0e:	4938      	ldr	r1, [pc, #224]	@ (8001ff0 <HAL_GPIO_Init+0x35c>)
 8001f10:	69fb      	ldr	r3, [r7, #28]
 8001f12:	089b      	lsrs	r3, r3, #2
 8001f14:	3302      	adds	r3, #2
 8001f16:	69ba      	ldr	r2, [r7, #24]
 8001f18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001f1c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001f24:	693b      	ldr	r3, [r7, #16]
 8001f26:	43db      	mvns	r3, r3
 8001f28:	69ba      	ldr	r2, [r7, #24]
 8001f2a:	4013      	ands	r3, r2
 8001f2c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d003      	beq.n	8001f42 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001f3a:	69ba      	ldr	r2, [r7, #24]
 8001f3c:	693b      	ldr	r3, [r7, #16]
 8001f3e:	4313      	orrs	r3, r2
 8001f40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001f42:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001f46:	69bb      	ldr	r3, [r7, #24]
 8001f48:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001f4a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001f52:	693b      	ldr	r3, [r7, #16]
 8001f54:	43db      	mvns	r3, r3
 8001f56:	69ba      	ldr	r2, [r7, #24]
 8001f58:	4013      	ands	r3, r2
 8001f5a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d003      	beq.n	8001f70 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001f68:	69ba      	ldr	r2, [r7, #24]
 8001f6a:	693b      	ldr	r3, [r7, #16]
 8001f6c:	4313      	orrs	r3, r2
 8001f6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001f70:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001f74:	69bb      	ldr	r3, [r7, #24]
 8001f76:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001f7e:	693b      	ldr	r3, [r7, #16]
 8001f80:	43db      	mvns	r3, r3
 8001f82:	69ba      	ldr	r2, [r7, #24]
 8001f84:	4013      	ands	r3, r2
 8001f86:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d003      	beq.n	8001f9c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001f94:	69ba      	ldr	r2, [r7, #24]
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	4313      	orrs	r3, r2
 8001f9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001f9c:	697b      	ldr	r3, [r7, #20]
 8001f9e:	69ba      	ldr	r2, [r7, #24]
 8001fa0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001fa2:	697b      	ldr	r3, [r7, #20]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001fa8:	693b      	ldr	r3, [r7, #16]
 8001faa:	43db      	mvns	r3, r3
 8001fac:	69ba      	ldr	r2, [r7, #24]
 8001fae:	4013      	ands	r3, r2
 8001fb0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	685b      	ldr	r3, [r3, #4]
 8001fb6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d003      	beq.n	8001fc6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001fbe:	69ba      	ldr	r2, [r7, #24]
 8001fc0:	693b      	ldr	r3, [r7, #16]
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001fc6:	697b      	ldr	r3, [r7, #20]
 8001fc8:	69ba      	ldr	r2, [r7, #24]
 8001fca:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001fcc:	69fb      	ldr	r3, [r7, #28]
 8001fce:	3301      	adds	r3, #1
 8001fd0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	681a      	ldr	r2, [r3, #0]
 8001fd6:	69fb      	ldr	r3, [r7, #28]
 8001fd8:	fa22 f303 	lsr.w	r3, r2, r3
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	f47f ae63 	bne.w	8001ca8 <HAL_GPIO_Init+0x14>
  }
}
 8001fe2:	bf00      	nop
 8001fe4:	bf00      	nop
 8001fe6:	3724      	adds	r7, #36	@ 0x24
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fee:	4770      	bx	lr
 8001ff0:	58000400 	.word	0x58000400

08001ff4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b083      	sub	sp, #12
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
 8001ffc:	460b      	mov	r3, r1
 8001ffe:	807b      	strh	r3, [r7, #2]
 8002000:	4613      	mov	r3, r2
 8002002:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002004:	787b      	ldrb	r3, [r7, #1]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d003      	beq.n	8002012 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800200a:	887a      	ldrh	r2, [r7, #2]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002010:	e003      	b.n	800201a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002012:	887b      	ldrh	r3, [r7, #2]
 8002014:	041a      	lsls	r2, r3, #16
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	619a      	str	r2, [r3, #24]
}
 800201a:	bf00      	nop
 800201c:	370c      	adds	r7, #12
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr
	...

08002028 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8002028:	b480      	push	{r7}
 800202a:	b083      	sub	sp, #12
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8002030:	4a08      	ldr	r2, [pc, #32]	@ (8002054 <HAL_HSEM_FastTake+0x2c>)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	3320      	adds	r3, #32
 8002036:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800203a:	4a07      	ldr	r2, [pc, #28]	@ (8002058 <HAL_HSEM_FastTake+0x30>)
 800203c:	4293      	cmp	r3, r2
 800203e:	d101      	bne.n	8002044 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8002040:	2300      	movs	r3, #0
 8002042:	e000      	b.n	8002046 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8002044:	2301      	movs	r3, #1
}
 8002046:	4618      	mov	r0, r3
 8002048:	370c      	adds	r7, #12
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr
 8002052:	bf00      	nop
 8002054:	58026400 	.word	0x58026400
 8002058:	80000300 	.word	0x80000300

0800205c <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 800205c:	b480      	push	{r7}
 800205e:	b083      	sub	sp, #12
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
 8002064:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8002066:	4906      	ldr	r1, [pc, #24]	@ (8002080 <HAL_HSEM_Release+0x24>)
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8002074:	bf00      	nop
 8002076:	370c      	adds	r7, #12
 8002078:	46bd      	mov	sp, r7
 800207a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207e:	4770      	bx	lr
 8002080:	58026400 	.word	0x58026400

08002084 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b084      	sub	sp, #16
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 800208c:	4b29      	ldr	r3, [pc, #164]	@ (8002134 <HAL_PWREx_ConfigSupply+0xb0>)
 800208e:	68db      	ldr	r3, [r3, #12]
 8002090:	f003 0307 	and.w	r3, r3, #7
 8002094:	2b06      	cmp	r3, #6
 8002096:	d00a      	beq.n	80020ae <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002098:	4b26      	ldr	r3, [pc, #152]	@ (8002134 <HAL_PWREx_ConfigSupply+0xb0>)
 800209a:	68db      	ldr	r3, [r3, #12]
 800209c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80020a0:	687a      	ldr	r2, [r7, #4]
 80020a2:	429a      	cmp	r2, r3
 80020a4:	d001      	beq.n	80020aa <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80020a6:	2301      	movs	r3, #1
 80020a8:	e040      	b.n	800212c <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80020aa:	2300      	movs	r3, #0
 80020ac:	e03e      	b.n	800212c <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80020ae:	4b21      	ldr	r3, [pc, #132]	@ (8002134 <HAL_PWREx_ConfigSupply+0xb0>)
 80020b0:	68db      	ldr	r3, [r3, #12]
 80020b2:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 80020b6:	491f      	ldr	r1, [pc, #124]	@ (8002134 <HAL_PWREx_ConfigSupply+0xb0>)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	4313      	orrs	r3, r2
 80020bc:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80020be:	f7ff fc19 	bl	80018f4 <HAL_GetTick>
 80020c2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80020c4:	e009      	b.n	80020da <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80020c6:	f7ff fc15 	bl	80018f4 <HAL_GetTick>
 80020ca:	4602      	mov	r2, r0
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	1ad3      	subs	r3, r2, r3
 80020d0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80020d4:	d901      	bls.n	80020da <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80020d6:	2301      	movs	r3, #1
 80020d8:	e028      	b.n	800212c <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80020da:	4b16      	ldr	r3, [pc, #88]	@ (8002134 <HAL_PWREx_ConfigSupply+0xb0>)
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80020e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80020e6:	d1ee      	bne.n	80020c6 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2b1e      	cmp	r3, #30
 80020ec:	d008      	beq.n	8002100 <HAL_PWREx_ConfigSupply+0x7c>
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2b2e      	cmp	r3, #46	@ 0x2e
 80020f2:	d005      	beq.n	8002100 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2b1d      	cmp	r3, #29
 80020f8:	d002      	beq.n	8002100 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2b2d      	cmp	r3, #45	@ 0x2d
 80020fe:	d114      	bne.n	800212a <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8002100:	f7ff fbf8 	bl	80018f4 <HAL_GetTick>
 8002104:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002106:	e009      	b.n	800211c <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002108:	f7ff fbf4 	bl	80018f4 <HAL_GetTick>
 800210c:	4602      	mov	r2, r0
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	1ad3      	subs	r3, r2, r3
 8002112:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002116:	d901      	bls.n	800211c <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8002118:	2301      	movs	r3, #1
 800211a:	e007      	b.n	800212c <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800211c:	4b05      	ldr	r3, [pc, #20]	@ (8002134 <HAL_PWREx_ConfigSupply+0xb0>)
 800211e:	68db      	ldr	r3, [r3, #12]
 8002120:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002124:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002128:	d1ee      	bne.n	8002108 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800212a:	2300      	movs	r3, #0
}
 800212c:	4618      	mov	r0, r3
 800212e:	3710      	adds	r7, #16
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}
 8002134:	58024800 	.word	0x58024800

08002138 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b08c      	sub	sp, #48	@ 0x30
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2b00      	cmp	r3, #0
 8002144:	d102      	bne.n	800214c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002146:	2301      	movs	r3, #1
 8002148:	f000 bc48 	b.w	80029dc <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f003 0301 	and.w	r3, r3, #1
 8002154:	2b00      	cmp	r3, #0
 8002156:	f000 8088 	beq.w	800226a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800215a:	4b99      	ldr	r3, [pc, #612]	@ (80023c0 <HAL_RCC_OscConfig+0x288>)
 800215c:	691b      	ldr	r3, [r3, #16]
 800215e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002162:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002164:	4b96      	ldr	r3, [pc, #600]	@ (80023c0 <HAL_RCC_OscConfig+0x288>)
 8002166:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002168:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800216a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800216c:	2b10      	cmp	r3, #16
 800216e:	d007      	beq.n	8002180 <HAL_RCC_OscConfig+0x48>
 8002170:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002172:	2b18      	cmp	r3, #24
 8002174:	d111      	bne.n	800219a <HAL_RCC_OscConfig+0x62>
 8002176:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002178:	f003 0303 	and.w	r3, r3, #3
 800217c:	2b02      	cmp	r3, #2
 800217e:	d10c      	bne.n	800219a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002180:	4b8f      	ldr	r3, [pc, #572]	@ (80023c0 <HAL_RCC_OscConfig+0x288>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002188:	2b00      	cmp	r3, #0
 800218a:	d06d      	beq.n	8002268 <HAL_RCC_OscConfig+0x130>
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d169      	bne.n	8002268 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002194:	2301      	movs	r3, #1
 8002196:	f000 bc21 	b.w	80029dc <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021a2:	d106      	bne.n	80021b2 <HAL_RCC_OscConfig+0x7a>
 80021a4:	4b86      	ldr	r3, [pc, #536]	@ (80023c0 <HAL_RCC_OscConfig+0x288>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4a85      	ldr	r2, [pc, #532]	@ (80023c0 <HAL_RCC_OscConfig+0x288>)
 80021aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021ae:	6013      	str	r3, [r2, #0]
 80021b0:	e02e      	b.n	8002210 <HAL_RCC_OscConfig+0xd8>
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d10c      	bne.n	80021d4 <HAL_RCC_OscConfig+0x9c>
 80021ba:	4b81      	ldr	r3, [pc, #516]	@ (80023c0 <HAL_RCC_OscConfig+0x288>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	4a80      	ldr	r2, [pc, #512]	@ (80023c0 <HAL_RCC_OscConfig+0x288>)
 80021c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80021c4:	6013      	str	r3, [r2, #0]
 80021c6:	4b7e      	ldr	r3, [pc, #504]	@ (80023c0 <HAL_RCC_OscConfig+0x288>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4a7d      	ldr	r2, [pc, #500]	@ (80023c0 <HAL_RCC_OscConfig+0x288>)
 80021cc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80021d0:	6013      	str	r3, [r2, #0]
 80021d2:	e01d      	b.n	8002210 <HAL_RCC_OscConfig+0xd8>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80021dc:	d10c      	bne.n	80021f8 <HAL_RCC_OscConfig+0xc0>
 80021de:	4b78      	ldr	r3, [pc, #480]	@ (80023c0 <HAL_RCC_OscConfig+0x288>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	4a77      	ldr	r2, [pc, #476]	@ (80023c0 <HAL_RCC_OscConfig+0x288>)
 80021e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80021e8:	6013      	str	r3, [r2, #0]
 80021ea:	4b75      	ldr	r3, [pc, #468]	@ (80023c0 <HAL_RCC_OscConfig+0x288>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4a74      	ldr	r2, [pc, #464]	@ (80023c0 <HAL_RCC_OscConfig+0x288>)
 80021f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021f4:	6013      	str	r3, [r2, #0]
 80021f6:	e00b      	b.n	8002210 <HAL_RCC_OscConfig+0xd8>
 80021f8:	4b71      	ldr	r3, [pc, #452]	@ (80023c0 <HAL_RCC_OscConfig+0x288>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a70      	ldr	r2, [pc, #448]	@ (80023c0 <HAL_RCC_OscConfig+0x288>)
 80021fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002202:	6013      	str	r3, [r2, #0]
 8002204:	4b6e      	ldr	r3, [pc, #440]	@ (80023c0 <HAL_RCC_OscConfig+0x288>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4a6d      	ldr	r2, [pc, #436]	@ (80023c0 <HAL_RCC_OscConfig+0x288>)
 800220a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800220e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d013      	beq.n	8002240 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002218:	f7ff fb6c 	bl	80018f4 <HAL_GetTick>
 800221c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800221e:	e008      	b.n	8002232 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002220:	f7ff fb68 	bl	80018f4 <HAL_GetTick>
 8002224:	4602      	mov	r2, r0
 8002226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002228:	1ad3      	subs	r3, r2, r3
 800222a:	2b64      	cmp	r3, #100	@ 0x64
 800222c:	d901      	bls.n	8002232 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800222e:	2303      	movs	r3, #3
 8002230:	e3d4      	b.n	80029dc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002232:	4b63      	ldr	r3, [pc, #396]	@ (80023c0 <HAL_RCC_OscConfig+0x288>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800223a:	2b00      	cmp	r3, #0
 800223c:	d0f0      	beq.n	8002220 <HAL_RCC_OscConfig+0xe8>
 800223e:	e014      	b.n	800226a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002240:	f7ff fb58 	bl	80018f4 <HAL_GetTick>
 8002244:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002246:	e008      	b.n	800225a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002248:	f7ff fb54 	bl	80018f4 <HAL_GetTick>
 800224c:	4602      	mov	r2, r0
 800224e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002250:	1ad3      	subs	r3, r2, r3
 8002252:	2b64      	cmp	r3, #100	@ 0x64
 8002254:	d901      	bls.n	800225a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002256:	2303      	movs	r3, #3
 8002258:	e3c0      	b.n	80029dc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800225a:	4b59      	ldr	r3, [pc, #356]	@ (80023c0 <HAL_RCC_OscConfig+0x288>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002262:	2b00      	cmp	r3, #0
 8002264:	d1f0      	bne.n	8002248 <HAL_RCC_OscConfig+0x110>
 8002266:	e000      	b.n	800226a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002268:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f003 0302 	and.w	r3, r3, #2
 8002272:	2b00      	cmp	r3, #0
 8002274:	f000 80ca 	beq.w	800240c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002278:	4b51      	ldr	r3, [pc, #324]	@ (80023c0 <HAL_RCC_OscConfig+0x288>)
 800227a:	691b      	ldr	r3, [r3, #16]
 800227c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002280:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002282:	4b4f      	ldr	r3, [pc, #316]	@ (80023c0 <HAL_RCC_OscConfig+0x288>)
 8002284:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002286:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002288:	6a3b      	ldr	r3, [r7, #32]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d007      	beq.n	800229e <HAL_RCC_OscConfig+0x166>
 800228e:	6a3b      	ldr	r3, [r7, #32]
 8002290:	2b18      	cmp	r3, #24
 8002292:	d156      	bne.n	8002342 <HAL_RCC_OscConfig+0x20a>
 8002294:	69fb      	ldr	r3, [r7, #28]
 8002296:	f003 0303 	and.w	r3, r3, #3
 800229a:	2b00      	cmp	r3, #0
 800229c:	d151      	bne.n	8002342 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800229e:	4b48      	ldr	r3, [pc, #288]	@ (80023c0 <HAL_RCC_OscConfig+0x288>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f003 0304 	and.w	r3, r3, #4
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d005      	beq.n	80022b6 <HAL_RCC_OscConfig+0x17e>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	68db      	ldr	r3, [r3, #12]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d101      	bne.n	80022b6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80022b2:	2301      	movs	r3, #1
 80022b4:	e392      	b.n	80029dc <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80022b6:	4b42      	ldr	r3, [pc, #264]	@ (80023c0 <HAL_RCC_OscConfig+0x288>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f023 0219 	bic.w	r2, r3, #25
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	68db      	ldr	r3, [r3, #12]
 80022c2:	493f      	ldr	r1, [pc, #252]	@ (80023c0 <HAL_RCC_OscConfig+0x288>)
 80022c4:	4313      	orrs	r3, r2
 80022c6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022c8:	f7ff fb14 	bl	80018f4 <HAL_GetTick>
 80022cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80022ce:	e008      	b.n	80022e2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022d0:	f7ff fb10 	bl	80018f4 <HAL_GetTick>
 80022d4:	4602      	mov	r2, r0
 80022d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022d8:	1ad3      	subs	r3, r2, r3
 80022da:	2b02      	cmp	r3, #2
 80022dc:	d901      	bls.n	80022e2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80022de:	2303      	movs	r3, #3
 80022e0:	e37c      	b.n	80029dc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80022e2:	4b37      	ldr	r3, [pc, #220]	@ (80023c0 <HAL_RCC_OscConfig+0x288>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f003 0304 	and.w	r3, r3, #4
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d0f0      	beq.n	80022d0 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022ee:	f7ff fb31 	bl	8001954 <HAL_GetREVID>
 80022f2:	4603      	mov	r3, r0
 80022f4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80022f8:	4293      	cmp	r3, r2
 80022fa:	d817      	bhi.n	800232c <HAL_RCC_OscConfig+0x1f4>
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	691b      	ldr	r3, [r3, #16]
 8002300:	2b40      	cmp	r3, #64	@ 0x40
 8002302:	d108      	bne.n	8002316 <HAL_RCC_OscConfig+0x1de>
 8002304:	4b2e      	ldr	r3, [pc, #184]	@ (80023c0 <HAL_RCC_OscConfig+0x288>)
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800230c:	4a2c      	ldr	r2, [pc, #176]	@ (80023c0 <HAL_RCC_OscConfig+0x288>)
 800230e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002312:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002314:	e07a      	b.n	800240c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002316:	4b2a      	ldr	r3, [pc, #168]	@ (80023c0 <HAL_RCC_OscConfig+0x288>)
 8002318:	685b      	ldr	r3, [r3, #4]
 800231a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	691b      	ldr	r3, [r3, #16]
 8002322:	031b      	lsls	r3, r3, #12
 8002324:	4926      	ldr	r1, [pc, #152]	@ (80023c0 <HAL_RCC_OscConfig+0x288>)
 8002326:	4313      	orrs	r3, r2
 8002328:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800232a:	e06f      	b.n	800240c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800232c:	4b24      	ldr	r3, [pc, #144]	@ (80023c0 <HAL_RCC_OscConfig+0x288>)
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	691b      	ldr	r3, [r3, #16]
 8002338:	061b      	lsls	r3, r3, #24
 800233a:	4921      	ldr	r1, [pc, #132]	@ (80023c0 <HAL_RCC_OscConfig+0x288>)
 800233c:	4313      	orrs	r3, r2
 800233e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002340:	e064      	b.n	800240c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	68db      	ldr	r3, [r3, #12]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d047      	beq.n	80023da <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800234a:	4b1d      	ldr	r3, [pc, #116]	@ (80023c0 <HAL_RCC_OscConfig+0x288>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f023 0219 	bic.w	r2, r3, #25
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	68db      	ldr	r3, [r3, #12]
 8002356:	491a      	ldr	r1, [pc, #104]	@ (80023c0 <HAL_RCC_OscConfig+0x288>)
 8002358:	4313      	orrs	r3, r2
 800235a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800235c:	f7ff faca 	bl	80018f4 <HAL_GetTick>
 8002360:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002362:	e008      	b.n	8002376 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002364:	f7ff fac6 	bl	80018f4 <HAL_GetTick>
 8002368:	4602      	mov	r2, r0
 800236a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800236c:	1ad3      	subs	r3, r2, r3
 800236e:	2b02      	cmp	r3, #2
 8002370:	d901      	bls.n	8002376 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8002372:	2303      	movs	r3, #3
 8002374:	e332      	b.n	80029dc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002376:	4b12      	ldr	r3, [pc, #72]	@ (80023c0 <HAL_RCC_OscConfig+0x288>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f003 0304 	and.w	r3, r3, #4
 800237e:	2b00      	cmp	r3, #0
 8002380:	d0f0      	beq.n	8002364 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002382:	f7ff fae7 	bl	8001954 <HAL_GetREVID>
 8002386:	4603      	mov	r3, r0
 8002388:	f241 0203 	movw	r2, #4099	@ 0x1003
 800238c:	4293      	cmp	r3, r2
 800238e:	d819      	bhi.n	80023c4 <HAL_RCC_OscConfig+0x28c>
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	691b      	ldr	r3, [r3, #16]
 8002394:	2b40      	cmp	r3, #64	@ 0x40
 8002396:	d108      	bne.n	80023aa <HAL_RCC_OscConfig+0x272>
 8002398:	4b09      	ldr	r3, [pc, #36]	@ (80023c0 <HAL_RCC_OscConfig+0x288>)
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80023a0:	4a07      	ldr	r2, [pc, #28]	@ (80023c0 <HAL_RCC_OscConfig+0x288>)
 80023a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80023a6:	6053      	str	r3, [r2, #4]
 80023a8:	e030      	b.n	800240c <HAL_RCC_OscConfig+0x2d4>
 80023aa:	4b05      	ldr	r3, [pc, #20]	@ (80023c0 <HAL_RCC_OscConfig+0x288>)
 80023ac:	685b      	ldr	r3, [r3, #4]
 80023ae:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	691b      	ldr	r3, [r3, #16]
 80023b6:	031b      	lsls	r3, r3, #12
 80023b8:	4901      	ldr	r1, [pc, #4]	@ (80023c0 <HAL_RCC_OscConfig+0x288>)
 80023ba:	4313      	orrs	r3, r2
 80023bc:	604b      	str	r3, [r1, #4]
 80023be:	e025      	b.n	800240c <HAL_RCC_OscConfig+0x2d4>
 80023c0:	58024400 	.word	0x58024400
 80023c4:	4b9a      	ldr	r3, [pc, #616]	@ (8002630 <HAL_RCC_OscConfig+0x4f8>)
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	691b      	ldr	r3, [r3, #16]
 80023d0:	061b      	lsls	r3, r3, #24
 80023d2:	4997      	ldr	r1, [pc, #604]	@ (8002630 <HAL_RCC_OscConfig+0x4f8>)
 80023d4:	4313      	orrs	r3, r2
 80023d6:	604b      	str	r3, [r1, #4]
 80023d8:	e018      	b.n	800240c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023da:	4b95      	ldr	r3, [pc, #596]	@ (8002630 <HAL_RCC_OscConfig+0x4f8>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4a94      	ldr	r2, [pc, #592]	@ (8002630 <HAL_RCC_OscConfig+0x4f8>)
 80023e0:	f023 0301 	bic.w	r3, r3, #1
 80023e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023e6:	f7ff fa85 	bl	80018f4 <HAL_GetTick>
 80023ea:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80023ec:	e008      	b.n	8002400 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023ee:	f7ff fa81 	bl	80018f4 <HAL_GetTick>
 80023f2:	4602      	mov	r2, r0
 80023f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023f6:	1ad3      	subs	r3, r2, r3
 80023f8:	2b02      	cmp	r3, #2
 80023fa:	d901      	bls.n	8002400 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80023fc:	2303      	movs	r3, #3
 80023fe:	e2ed      	b.n	80029dc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002400:	4b8b      	ldr	r3, [pc, #556]	@ (8002630 <HAL_RCC_OscConfig+0x4f8>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f003 0304 	and.w	r3, r3, #4
 8002408:	2b00      	cmp	r3, #0
 800240a:	d1f0      	bne.n	80023ee <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f003 0310 	and.w	r3, r3, #16
 8002414:	2b00      	cmp	r3, #0
 8002416:	f000 80a9 	beq.w	800256c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800241a:	4b85      	ldr	r3, [pc, #532]	@ (8002630 <HAL_RCC_OscConfig+0x4f8>)
 800241c:	691b      	ldr	r3, [r3, #16]
 800241e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002422:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002424:	4b82      	ldr	r3, [pc, #520]	@ (8002630 <HAL_RCC_OscConfig+0x4f8>)
 8002426:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002428:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800242a:	69bb      	ldr	r3, [r7, #24]
 800242c:	2b08      	cmp	r3, #8
 800242e:	d007      	beq.n	8002440 <HAL_RCC_OscConfig+0x308>
 8002430:	69bb      	ldr	r3, [r7, #24]
 8002432:	2b18      	cmp	r3, #24
 8002434:	d13a      	bne.n	80024ac <HAL_RCC_OscConfig+0x374>
 8002436:	697b      	ldr	r3, [r7, #20]
 8002438:	f003 0303 	and.w	r3, r3, #3
 800243c:	2b01      	cmp	r3, #1
 800243e:	d135      	bne.n	80024ac <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002440:	4b7b      	ldr	r3, [pc, #492]	@ (8002630 <HAL_RCC_OscConfig+0x4f8>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002448:	2b00      	cmp	r3, #0
 800244a:	d005      	beq.n	8002458 <HAL_RCC_OscConfig+0x320>
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	69db      	ldr	r3, [r3, #28]
 8002450:	2b80      	cmp	r3, #128	@ 0x80
 8002452:	d001      	beq.n	8002458 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002454:	2301      	movs	r3, #1
 8002456:	e2c1      	b.n	80029dc <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002458:	f7ff fa7c 	bl	8001954 <HAL_GetREVID>
 800245c:	4603      	mov	r3, r0
 800245e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002462:	4293      	cmp	r3, r2
 8002464:	d817      	bhi.n	8002496 <HAL_RCC_OscConfig+0x35e>
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6a1b      	ldr	r3, [r3, #32]
 800246a:	2b20      	cmp	r3, #32
 800246c:	d108      	bne.n	8002480 <HAL_RCC_OscConfig+0x348>
 800246e:	4b70      	ldr	r3, [pc, #448]	@ (8002630 <HAL_RCC_OscConfig+0x4f8>)
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002476:	4a6e      	ldr	r2, [pc, #440]	@ (8002630 <HAL_RCC_OscConfig+0x4f8>)
 8002478:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800247c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800247e:	e075      	b.n	800256c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002480:	4b6b      	ldr	r3, [pc, #428]	@ (8002630 <HAL_RCC_OscConfig+0x4f8>)
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6a1b      	ldr	r3, [r3, #32]
 800248c:	069b      	lsls	r3, r3, #26
 800248e:	4968      	ldr	r1, [pc, #416]	@ (8002630 <HAL_RCC_OscConfig+0x4f8>)
 8002490:	4313      	orrs	r3, r2
 8002492:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002494:	e06a      	b.n	800256c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002496:	4b66      	ldr	r3, [pc, #408]	@ (8002630 <HAL_RCC_OscConfig+0x4f8>)
 8002498:	68db      	ldr	r3, [r3, #12]
 800249a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6a1b      	ldr	r3, [r3, #32]
 80024a2:	061b      	lsls	r3, r3, #24
 80024a4:	4962      	ldr	r1, [pc, #392]	@ (8002630 <HAL_RCC_OscConfig+0x4f8>)
 80024a6:	4313      	orrs	r3, r2
 80024a8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80024aa:	e05f      	b.n	800256c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	69db      	ldr	r3, [r3, #28]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d042      	beq.n	800253a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80024b4:	4b5e      	ldr	r3, [pc, #376]	@ (8002630 <HAL_RCC_OscConfig+0x4f8>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a5d      	ldr	r2, [pc, #372]	@ (8002630 <HAL_RCC_OscConfig+0x4f8>)
 80024ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80024be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024c0:	f7ff fa18 	bl	80018f4 <HAL_GetTick>
 80024c4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80024c6:	e008      	b.n	80024da <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80024c8:	f7ff fa14 	bl	80018f4 <HAL_GetTick>
 80024cc:	4602      	mov	r2, r0
 80024ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024d0:	1ad3      	subs	r3, r2, r3
 80024d2:	2b02      	cmp	r3, #2
 80024d4:	d901      	bls.n	80024da <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80024d6:	2303      	movs	r3, #3
 80024d8:	e280      	b.n	80029dc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80024da:	4b55      	ldr	r3, [pc, #340]	@ (8002630 <HAL_RCC_OscConfig+0x4f8>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d0f0      	beq.n	80024c8 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80024e6:	f7ff fa35 	bl	8001954 <HAL_GetREVID>
 80024ea:	4603      	mov	r3, r0
 80024ec:	f241 0203 	movw	r2, #4099	@ 0x1003
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d817      	bhi.n	8002524 <HAL_RCC_OscConfig+0x3ec>
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6a1b      	ldr	r3, [r3, #32]
 80024f8:	2b20      	cmp	r3, #32
 80024fa:	d108      	bne.n	800250e <HAL_RCC_OscConfig+0x3d6>
 80024fc:	4b4c      	ldr	r3, [pc, #304]	@ (8002630 <HAL_RCC_OscConfig+0x4f8>)
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002504:	4a4a      	ldr	r2, [pc, #296]	@ (8002630 <HAL_RCC_OscConfig+0x4f8>)
 8002506:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800250a:	6053      	str	r3, [r2, #4]
 800250c:	e02e      	b.n	800256c <HAL_RCC_OscConfig+0x434>
 800250e:	4b48      	ldr	r3, [pc, #288]	@ (8002630 <HAL_RCC_OscConfig+0x4f8>)
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6a1b      	ldr	r3, [r3, #32]
 800251a:	069b      	lsls	r3, r3, #26
 800251c:	4944      	ldr	r1, [pc, #272]	@ (8002630 <HAL_RCC_OscConfig+0x4f8>)
 800251e:	4313      	orrs	r3, r2
 8002520:	604b      	str	r3, [r1, #4]
 8002522:	e023      	b.n	800256c <HAL_RCC_OscConfig+0x434>
 8002524:	4b42      	ldr	r3, [pc, #264]	@ (8002630 <HAL_RCC_OscConfig+0x4f8>)
 8002526:	68db      	ldr	r3, [r3, #12]
 8002528:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6a1b      	ldr	r3, [r3, #32]
 8002530:	061b      	lsls	r3, r3, #24
 8002532:	493f      	ldr	r1, [pc, #252]	@ (8002630 <HAL_RCC_OscConfig+0x4f8>)
 8002534:	4313      	orrs	r3, r2
 8002536:	60cb      	str	r3, [r1, #12]
 8002538:	e018      	b.n	800256c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800253a:	4b3d      	ldr	r3, [pc, #244]	@ (8002630 <HAL_RCC_OscConfig+0x4f8>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4a3c      	ldr	r2, [pc, #240]	@ (8002630 <HAL_RCC_OscConfig+0x4f8>)
 8002540:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002544:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002546:	f7ff f9d5 	bl	80018f4 <HAL_GetTick>
 800254a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800254c:	e008      	b.n	8002560 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800254e:	f7ff f9d1 	bl	80018f4 <HAL_GetTick>
 8002552:	4602      	mov	r2, r0
 8002554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002556:	1ad3      	subs	r3, r2, r3
 8002558:	2b02      	cmp	r3, #2
 800255a:	d901      	bls.n	8002560 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800255c:	2303      	movs	r3, #3
 800255e:	e23d      	b.n	80029dc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002560:	4b33      	ldr	r3, [pc, #204]	@ (8002630 <HAL_RCC_OscConfig+0x4f8>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002568:	2b00      	cmp	r3, #0
 800256a:	d1f0      	bne.n	800254e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f003 0308 	and.w	r3, r3, #8
 8002574:	2b00      	cmp	r3, #0
 8002576:	d036      	beq.n	80025e6 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	695b      	ldr	r3, [r3, #20]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d019      	beq.n	80025b4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002580:	4b2b      	ldr	r3, [pc, #172]	@ (8002630 <HAL_RCC_OscConfig+0x4f8>)
 8002582:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002584:	4a2a      	ldr	r2, [pc, #168]	@ (8002630 <HAL_RCC_OscConfig+0x4f8>)
 8002586:	f043 0301 	orr.w	r3, r3, #1
 800258a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800258c:	f7ff f9b2 	bl	80018f4 <HAL_GetTick>
 8002590:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002592:	e008      	b.n	80025a6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002594:	f7ff f9ae 	bl	80018f4 <HAL_GetTick>
 8002598:	4602      	mov	r2, r0
 800259a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800259c:	1ad3      	subs	r3, r2, r3
 800259e:	2b02      	cmp	r3, #2
 80025a0:	d901      	bls.n	80025a6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80025a2:	2303      	movs	r3, #3
 80025a4:	e21a      	b.n	80029dc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80025a6:	4b22      	ldr	r3, [pc, #136]	@ (8002630 <HAL_RCC_OscConfig+0x4f8>)
 80025a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80025aa:	f003 0302 	and.w	r3, r3, #2
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d0f0      	beq.n	8002594 <HAL_RCC_OscConfig+0x45c>
 80025b2:	e018      	b.n	80025e6 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025b4:	4b1e      	ldr	r3, [pc, #120]	@ (8002630 <HAL_RCC_OscConfig+0x4f8>)
 80025b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80025b8:	4a1d      	ldr	r2, [pc, #116]	@ (8002630 <HAL_RCC_OscConfig+0x4f8>)
 80025ba:	f023 0301 	bic.w	r3, r3, #1
 80025be:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025c0:	f7ff f998 	bl	80018f4 <HAL_GetTick>
 80025c4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80025c6:	e008      	b.n	80025da <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025c8:	f7ff f994 	bl	80018f4 <HAL_GetTick>
 80025cc:	4602      	mov	r2, r0
 80025ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025d0:	1ad3      	subs	r3, r2, r3
 80025d2:	2b02      	cmp	r3, #2
 80025d4:	d901      	bls.n	80025da <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80025d6:	2303      	movs	r3, #3
 80025d8:	e200      	b.n	80029dc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80025da:	4b15      	ldr	r3, [pc, #84]	@ (8002630 <HAL_RCC_OscConfig+0x4f8>)
 80025dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80025de:	f003 0302 	and.w	r3, r3, #2
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d1f0      	bne.n	80025c8 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f003 0320 	and.w	r3, r3, #32
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d039      	beq.n	8002666 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	699b      	ldr	r3, [r3, #24]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d01c      	beq.n	8002634 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80025fa:	4b0d      	ldr	r3, [pc, #52]	@ (8002630 <HAL_RCC_OscConfig+0x4f8>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4a0c      	ldr	r2, [pc, #48]	@ (8002630 <HAL_RCC_OscConfig+0x4f8>)
 8002600:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002604:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002606:	f7ff f975 	bl	80018f4 <HAL_GetTick>
 800260a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800260c:	e008      	b.n	8002620 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800260e:	f7ff f971 	bl	80018f4 <HAL_GetTick>
 8002612:	4602      	mov	r2, r0
 8002614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002616:	1ad3      	subs	r3, r2, r3
 8002618:	2b02      	cmp	r3, #2
 800261a:	d901      	bls.n	8002620 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800261c:	2303      	movs	r3, #3
 800261e:	e1dd      	b.n	80029dc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002620:	4b03      	ldr	r3, [pc, #12]	@ (8002630 <HAL_RCC_OscConfig+0x4f8>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002628:	2b00      	cmp	r3, #0
 800262a:	d0f0      	beq.n	800260e <HAL_RCC_OscConfig+0x4d6>
 800262c:	e01b      	b.n	8002666 <HAL_RCC_OscConfig+0x52e>
 800262e:	bf00      	nop
 8002630:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002634:	4b9b      	ldr	r3, [pc, #620]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a9a      	ldr	r2, [pc, #616]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 800263a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800263e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002640:	f7ff f958 	bl	80018f4 <HAL_GetTick>
 8002644:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002646:	e008      	b.n	800265a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002648:	f7ff f954 	bl	80018f4 <HAL_GetTick>
 800264c:	4602      	mov	r2, r0
 800264e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002650:	1ad3      	subs	r3, r2, r3
 8002652:	2b02      	cmp	r3, #2
 8002654:	d901      	bls.n	800265a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002656:	2303      	movs	r3, #3
 8002658:	e1c0      	b.n	80029dc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800265a:	4b92      	ldr	r3, [pc, #584]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002662:	2b00      	cmp	r3, #0
 8002664:	d1f0      	bne.n	8002648 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f003 0304 	and.w	r3, r3, #4
 800266e:	2b00      	cmp	r3, #0
 8002670:	f000 8081 	beq.w	8002776 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002674:	4b8c      	ldr	r3, [pc, #560]	@ (80028a8 <HAL_RCC_OscConfig+0x770>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a8b      	ldr	r2, [pc, #556]	@ (80028a8 <HAL_RCC_OscConfig+0x770>)
 800267a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800267e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002680:	f7ff f938 	bl	80018f4 <HAL_GetTick>
 8002684:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002686:	e008      	b.n	800269a <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002688:	f7ff f934 	bl	80018f4 <HAL_GetTick>
 800268c:	4602      	mov	r2, r0
 800268e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002690:	1ad3      	subs	r3, r2, r3
 8002692:	2b64      	cmp	r3, #100	@ 0x64
 8002694:	d901      	bls.n	800269a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8002696:	2303      	movs	r3, #3
 8002698:	e1a0      	b.n	80029dc <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800269a:	4b83      	ldr	r3, [pc, #524]	@ (80028a8 <HAL_RCC_OscConfig+0x770>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d0f0      	beq.n	8002688 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	689b      	ldr	r3, [r3, #8]
 80026aa:	2b01      	cmp	r3, #1
 80026ac:	d106      	bne.n	80026bc <HAL_RCC_OscConfig+0x584>
 80026ae:	4b7d      	ldr	r3, [pc, #500]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 80026b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026b2:	4a7c      	ldr	r2, [pc, #496]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 80026b4:	f043 0301 	orr.w	r3, r3, #1
 80026b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80026ba:	e02d      	b.n	8002718 <HAL_RCC_OscConfig+0x5e0>
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	689b      	ldr	r3, [r3, #8]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d10c      	bne.n	80026de <HAL_RCC_OscConfig+0x5a6>
 80026c4:	4b77      	ldr	r3, [pc, #476]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 80026c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026c8:	4a76      	ldr	r2, [pc, #472]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 80026ca:	f023 0301 	bic.w	r3, r3, #1
 80026ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80026d0:	4b74      	ldr	r3, [pc, #464]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 80026d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026d4:	4a73      	ldr	r2, [pc, #460]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 80026d6:	f023 0304 	bic.w	r3, r3, #4
 80026da:	6713      	str	r3, [r2, #112]	@ 0x70
 80026dc:	e01c      	b.n	8002718 <HAL_RCC_OscConfig+0x5e0>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	689b      	ldr	r3, [r3, #8]
 80026e2:	2b05      	cmp	r3, #5
 80026e4:	d10c      	bne.n	8002700 <HAL_RCC_OscConfig+0x5c8>
 80026e6:	4b6f      	ldr	r3, [pc, #444]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 80026e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026ea:	4a6e      	ldr	r2, [pc, #440]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 80026ec:	f043 0304 	orr.w	r3, r3, #4
 80026f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80026f2:	4b6c      	ldr	r3, [pc, #432]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 80026f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026f6:	4a6b      	ldr	r2, [pc, #428]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 80026f8:	f043 0301 	orr.w	r3, r3, #1
 80026fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80026fe:	e00b      	b.n	8002718 <HAL_RCC_OscConfig+0x5e0>
 8002700:	4b68      	ldr	r3, [pc, #416]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 8002702:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002704:	4a67      	ldr	r2, [pc, #412]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 8002706:	f023 0301 	bic.w	r3, r3, #1
 800270a:	6713      	str	r3, [r2, #112]	@ 0x70
 800270c:	4b65      	ldr	r3, [pc, #404]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 800270e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002710:	4a64      	ldr	r2, [pc, #400]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 8002712:	f023 0304 	bic.w	r3, r3, #4
 8002716:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	689b      	ldr	r3, [r3, #8]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d015      	beq.n	800274c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002720:	f7ff f8e8 	bl	80018f4 <HAL_GetTick>
 8002724:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002726:	e00a      	b.n	800273e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002728:	f7ff f8e4 	bl	80018f4 <HAL_GetTick>
 800272c:	4602      	mov	r2, r0
 800272e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002730:	1ad3      	subs	r3, r2, r3
 8002732:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002736:	4293      	cmp	r3, r2
 8002738:	d901      	bls.n	800273e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800273a:	2303      	movs	r3, #3
 800273c:	e14e      	b.n	80029dc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800273e:	4b59      	ldr	r3, [pc, #356]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 8002740:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002742:	f003 0302 	and.w	r3, r3, #2
 8002746:	2b00      	cmp	r3, #0
 8002748:	d0ee      	beq.n	8002728 <HAL_RCC_OscConfig+0x5f0>
 800274a:	e014      	b.n	8002776 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800274c:	f7ff f8d2 	bl	80018f4 <HAL_GetTick>
 8002750:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002752:	e00a      	b.n	800276a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002754:	f7ff f8ce 	bl	80018f4 <HAL_GetTick>
 8002758:	4602      	mov	r2, r0
 800275a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800275c:	1ad3      	subs	r3, r2, r3
 800275e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002762:	4293      	cmp	r3, r2
 8002764:	d901      	bls.n	800276a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8002766:	2303      	movs	r3, #3
 8002768:	e138      	b.n	80029dc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800276a:	4b4e      	ldr	r3, [pc, #312]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 800276c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800276e:	f003 0302 	and.w	r3, r3, #2
 8002772:	2b00      	cmp	r3, #0
 8002774:	d1ee      	bne.n	8002754 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800277a:	2b00      	cmp	r3, #0
 800277c:	f000 812d 	beq.w	80029da <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002780:	4b48      	ldr	r3, [pc, #288]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 8002782:	691b      	ldr	r3, [r3, #16]
 8002784:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002788:	2b18      	cmp	r3, #24
 800278a:	f000 80bd 	beq.w	8002908 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002792:	2b02      	cmp	r3, #2
 8002794:	f040 809e 	bne.w	80028d4 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002798:	4b42      	ldr	r3, [pc, #264]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a41      	ldr	r2, [pc, #260]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 800279e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80027a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027a4:	f7ff f8a6 	bl	80018f4 <HAL_GetTick>
 80027a8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80027aa:	e008      	b.n	80027be <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027ac:	f7ff f8a2 	bl	80018f4 <HAL_GetTick>
 80027b0:	4602      	mov	r2, r0
 80027b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027b4:	1ad3      	subs	r3, r2, r3
 80027b6:	2b02      	cmp	r3, #2
 80027b8:	d901      	bls.n	80027be <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80027ba:	2303      	movs	r3, #3
 80027bc:	e10e      	b.n	80029dc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80027be:	4b39      	ldr	r3, [pc, #228]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d1f0      	bne.n	80027ac <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80027ca:	4b36      	ldr	r3, [pc, #216]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 80027cc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80027ce:	4b37      	ldr	r3, [pc, #220]	@ (80028ac <HAL_RCC_OscConfig+0x774>)
 80027d0:	4013      	ands	r3, r2
 80027d2:	687a      	ldr	r2, [r7, #4]
 80027d4:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80027d6:	687a      	ldr	r2, [r7, #4]
 80027d8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80027da:	0112      	lsls	r2, r2, #4
 80027dc:	430a      	orrs	r2, r1
 80027de:	4931      	ldr	r1, [pc, #196]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 80027e0:	4313      	orrs	r3, r2
 80027e2:	628b      	str	r3, [r1, #40]	@ 0x28
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027e8:	3b01      	subs	r3, #1
 80027ea:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027f2:	3b01      	subs	r3, #1
 80027f4:	025b      	lsls	r3, r3, #9
 80027f6:	b29b      	uxth	r3, r3
 80027f8:	431a      	orrs	r2, r3
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027fe:	3b01      	subs	r3, #1
 8002800:	041b      	lsls	r3, r3, #16
 8002802:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002806:	431a      	orrs	r2, r3
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800280c:	3b01      	subs	r3, #1
 800280e:	061b      	lsls	r3, r3, #24
 8002810:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002814:	4923      	ldr	r1, [pc, #140]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 8002816:	4313      	orrs	r3, r2
 8002818:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800281a:	4b22      	ldr	r3, [pc, #136]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 800281c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800281e:	4a21      	ldr	r2, [pc, #132]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 8002820:	f023 0301 	bic.w	r3, r3, #1
 8002824:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002826:	4b1f      	ldr	r3, [pc, #124]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 8002828:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800282a:	4b21      	ldr	r3, [pc, #132]	@ (80028b0 <HAL_RCC_OscConfig+0x778>)
 800282c:	4013      	ands	r3, r2
 800282e:	687a      	ldr	r2, [r7, #4]
 8002830:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002832:	00d2      	lsls	r2, r2, #3
 8002834:	491b      	ldr	r1, [pc, #108]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 8002836:	4313      	orrs	r3, r2
 8002838:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800283a:	4b1a      	ldr	r3, [pc, #104]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 800283c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800283e:	f023 020c 	bic.w	r2, r3, #12
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002846:	4917      	ldr	r1, [pc, #92]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 8002848:	4313      	orrs	r3, r2
 800284a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800284c:	4b15      	ldr	r3, [pc, #84]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 800284e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002850:	f023 0202 	bic.w	r2, r3, #2
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002858:	4912      	ldr	r1, [pc, #72]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 800285a:	4313      	orrs	r3, r2
 800285c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800285e:	4b11      	ldr	r3, [pc, #68]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 8002860:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002862:	4a10      	ldr	r2, [pc, #64]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 8002864:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002868:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800286a:	4b0e      	ldr	r3, [pc, #56]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 800286c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800286e:	4a0d      	ldr	r2, [pc, #52]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 8002870:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002874:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002876:	4b0b      	ldr	r3, [pc, #44]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 8002878:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800287a:	4a0a      	ldr	r2, [pc, #40]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 800287c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002880:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002882:	4b08      	ldr	r3, [pc, #32]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 8002884:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002886:	4a07      	ldr	r2, [pc, #28]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 8002888:	f043 0301 	orr.w	r3, r3, #1
 800288c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800288e:	4b05      	ldr	r3, [pc, #20]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a04      	ldr	r2, [pc, #16]	@ (80028a4 <HAL_RCC_OscConfig+0x76c>)
 8002894:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002898:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800289a:	f7ff f82b 	bl	80018f4 <HAL_GetTick>
 800289e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80028a0:	e011      	b.n	80028c6 <HAL_RCC_OscConfig+0x78e>
 80028a2:	bf00      	nop
 80028a4:	58024400 	.word	0x58024400
 80028a8:	58024800 	.word	0x58024800
 80028ac:	fffffc0c 	.word	0xfffffc0c
 80028b0:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028b4:	f7ff f81e 	bl	80018f4 <HAL_GetTick>
 80028b8:	4602      	mov	r2, r0
 80028ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028bc:	1ad3      	subs	r3, r2, r3
 80028be:	2b02      	cmp	r3, #2
 80028c0:	d901      	bls.n	80028c6 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80028c2:	2303      	movs	r3, #3
 80028c4:	e08a      	b.n	80029dc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80028c6:	4b47      	ldr	r3, [pc, #284]	@ (80029e4 <HAL_RCC_OscConfig+0x8ac>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d0f0      	beq.n	80028b4 <HAL_RCC_OscConfig+0x77c>
 80028d2:	e082      	b.n	80029da <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028d4:	4b43      	ldr	r3, [pc, #268]	@ (80029e4 <HAL_RCC_OscConfig+0x8ac>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a42      	ldr	r2, [pc, #264]	@ (80029e4 <HAL_RCC_OscConfig+0x8ac>)
 80028da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80028de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028e0:	f7ff f808 	bl	80018f4 <HAL_GetTick>
 80028e4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80028e6:	e008      	b.n	80028fa <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028e8:	f7ff f804 	bl	80018f4 <HAL_GetTick>
 80028ec:	4602      	mov	r2, r0
 80028ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028f0:	1ad3      	subs	r3, r2, r3
 80028f2:	2b02      	cmp	r3, #2
 80028f4:	d901      	bls.n	80028fa <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80028f6:	2303      	movs	r3, #3
 80028f8:	e070      	b.n	80029dc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80028fa:	4b3a      	ldr	r3, [pc, #232]	@ (80029e4 <HAL_RCC_OscConfig+0x8ac>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002902:	2b00      	cmp	r3, #0
 8002904:	d1f0      	bne.n	80028e8 <HAL_RCC_OscConfig+0x7b0>
 8002906:	e068      	b.n	80029da <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002908:	4b36      	ldr	r3, [pc, #216]	@ (80029e4 <HAL_RCC_OscConfig+0x8ac>)
 800290a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800290c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800290e:	4b35      	ldr	r3, [pc, #212]	@ (80029e4 <HAL_RCC_OscConfig+0x8ac>)
 8002910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002912:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002918:	2b01      	cmp	r3, #1
 800291a:	d031      	beq.n	8002980 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800291c:	693b      	ldr	r3, [r7, #16]
 800291e:	f003 0203 	and.w	r2, r3, #3
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002926:	429a      	cmp	r2, r3
 8002928:	d12a      	bne.n	8002980 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800292a:	693b      	ldr	r3, [r7, #16]
 800292c:	091b      	lsrs	r3, r3, #4
 800292e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002936:	429a      	cmp	r2, r3
 8002938:	d122      	bne.n	8002980 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002944:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002946:	429a      	cmp	r2, r3
 8002948:	d11a      	bne.n	8002980 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	0a5b      	lsrs	r3, r3, #9
 800294e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002956:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002958:	429a      	cmp	r2, r3
 800295a:	d111      	bne.n	8002980 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	0c1b      	lsrs	r3, r3, #16
 8002960:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002968:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800296a:	429a      	cmp	r2, r3
 800296c:	d108      	bne.n	8002980 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	0e1b      	lsrs	r3, r3, #24
 8002972:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800297a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800297c:	429a      	cmp	r2, r3
 800297e:	d001      	beq.n	8002984 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002980:	2301      	movs	r3, #1
 8002982:	e02b      	b.n	80029dc <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002984:	4b17      	ldr	r3, [pc, #92]	@ (80029e4 <HAL_RCC_OscConfig+0x8ac>)
 8002986:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002988:	08db      	lsrs	r3, r3, #3
 800298a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800298e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002994:	693a      	ldr	r2, [r7, #16]
 8002996:	429a      	cmp	r2, r3
 8002998:	d01f      	beq.n	80029da <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800299a:	4b12      	ldr	r3, [pc, #72]	@ (80029e4 <HAL_RCC_OscConfig+0x8ac>)
 800299c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800299e:	4a11      	ldr	r2, [pc, #68]	@ (80029e4 <HAL_RCC_OscConfig+0x8ac>)
 80029a0:	f023 0301 	bic.w	r3, r3, #1
 80029a4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80029a6:	f7fe ffa5 	bl	80018f4 <HAL_GetTick>
 80029aa:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80029ac:	bf00      	nop
 80029ae:	f7fe ffa1 	bl	80018f4 <HAL_GetTick>
 80029b2:	4602      	mov	r2, r0
 80029b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d0f9      	beq.n	80029ae <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80029ba:	4b0a      	ldr	r3, [pc, #40]	@ (80029e4 <HAL_RCC_OscConfig+0x8ac>)
 80029bc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80029be:	4b0a      	ldr	r3, [pc, #40]	@ (80029e8 <HAL_RCC_OscConfig+0x8b0>)
 80029c0:	4013      	ands	r3, r2
 80029c2:	687a      	ldr	r2, [r7, #4]
 80029c4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80029c6:	00d2      	lsls	r2, r2, #3
 80029c8:	4906      	ldr	r1, [pc, #24]	@ (80029e4 <HAL_RCC_OscConfig+0x8ac>)
 80029ca:	4313      	orrs	r3, r2
 80029cc:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80029ce:	4b05      	ldr	r3, [pc, #20]	@ (80029e4 <HAL_RCC_OscConfig+0x8ac>)
 80029d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029d2:	4a04      	ldr	r2, [pc, #16]	@ (80029e4 <HAL_RCC_OscConfig+0x8ac>)
 80029d4:	f043 0301 	orr.w	r3, r3, #1
 80029d8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80029da:	2300      	movs	r3, #0
}
 80029dc:	4618      	mov	r0, r3
 80029de:	3730      	adds	r7, #48	@ 0x30
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd80      	pop	{r7, pc}
 80029e4:	58024400 	.word	0x58024400
 80029e8:	ffff0007 	.word	0xffff0007

080029ec <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b086      	sub	sp, #24
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
 80029f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d101      	bne.n	8002a00 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80029fc:	2301      	movs	r3, #1
 80029fe:	e19c      	b.n	8002d3a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a00:	4b8a      	ldr	r3, [pc, #552]	@ (8002c2c <HAL_RCC_ClockConfig+0x240>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f003 030f 	and.w	r3, r3, #15
 8002a08:	683a      	ldr	r2, [r7, #0]
 8002a0a:	429a      	cmp	r2, r3
 8002a0c:	d910      	bls.n	8002a30 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a0e:	4b87      	ldr	r3, [pc, #540]	@ (8002c2c <HAL_RCC_ClockConfig+0x240>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f023 020f 	bic.w	r2, r3, #15
 8002a16:	4985      	ldr	r1, [pc, #532]	@ (8002c2c <HAL_RCC_ClockConfig+0x240>)
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	4313      	orrs	r3, r2
 8002a1c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a1e:	4b83      	ldr	r3, [pc, #524]	@ (8002c2c <HAL_RCC_ClockConfig+0x240>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f003 030f 	and.w	r3, r3, #15
 8002a26:	683a      	ldr	r2, [r7, #0]
 8002a28:	429a      	cmp	r2, r3
 8002a2a:	d001      	beq.n	8002a30 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	e184      	b.n	8002d3a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f003 0304 	and.w	r3, r3, #4
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d010      	beq.n	8002a5e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	691a      	ldr	r2, [r3, #16]
 8002a40:	4b7b      	ldr	r3, [pc, #492]	@ (8002c30 <HAL_RCC_ClockConfig+0x244>)
 8002a42:	699b      	ldr	r3, [r3, #24]
 8002a44:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002a48:	429a      	cmp	r2, r3
 8002a4a:	d908      	bls.n	8002a5e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002a4c:	4b78      	ldr	r3, [pc, #480]	@ (8002c30 <HAL_RCC_ClockConfig+0x244>)
 8002a4e:	699b      	ldr	r3, [r3, #24]
 8002a50:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	691b      	ldr	r3, [r3, #16]
 8002a58:	4975      	ldr	r1, [pc, #468]	@ (8002c30 <HAL_RCC_ClockConfig+0x244>)
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f003 0308 	and.w	r3, r3, #8
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d010      	beq.n	8002a8c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	695a      	ldr	r2, [r3, #20]
 8002a6e:	4b70      	ldr	r3, [pc, #448]	@ (8002c30 <HAL_RCC_ClockConfig+0x244>)
 8002a70:	69db      	ldr	r3, [r3, #28]
 8002a72:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002a76:	429a      	cmp	r2, r3
 8002a78:	d908      	bls.n	8002a8c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002a7a:	4b6d      	ldr	r3, [pc, #436]	@ (8002c30 <HAL_RCC_ClockConfig+0x244>)
 8002a7c:	69db      	ldr	r3, [r3, #28]
 8002a7e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	695b      	ldr	r3, [r3, #20]
 8002a86:	496a      	ldr	r1, [pc, #424]	@ (8002c30 <HAL_RCC_ClockConfig+0x244>)
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f003 0310 	and.w	r3, r3, #16
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d010      	beq.n	8002aba <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	699a      	ldr	r2, [r3, #24]
 8002a9c:	4b64      	ldr	r3, [pc, #400]	@ (8002c30 <HAL_RCC_ClockConfig+0x244>)
 8002a9e:	69db      	ldr	r3, [r3, #28]
 8002aa0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002aa4:	429a      	cmp	r2, r3
 8002aa6:	d908      	bls.n	8002aba <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002aa8:	4b61      	ldr	r3, [pc, #388]	@ (8002c30 <HAL_RCC_ClockConfig+0x244>)
 8002aaa:	69db      	ldr	r3, [r3, #28]
 8002aac:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	699b      	ldr	r3, [r3, #24]
 8002ab4:	495e      	ldr	r1, [pc, #376]	@ (8002c30 <HAL_RCC_ClockConfig+0x244>)
 8002ab6:	4313      	orrs	r3, r2
 8002ab8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f003 0320 	and.w	r3, r3, #32
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d010      	beq.n	8002ae8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	69da      	ldr	r2, [r3, #28]
 8002aca:	4b59      	ldr	r3, [pc, #356]	@ (8002c30 <HAL_RCC_ClockConfig+0x244>)
 8002acc:	6a1b      	ldr	r3, [r3, #32]
 8002ace:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002ad2:	429a      	cmp	r2, r3
 8002ad4:	d908      	bls.n	8002ae8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002ad6:	4b56      	ldr	r3, [pc, #344]	@ (8002c30 <HAL_RCC_ClockConfig+0x244>)
 8002ad8:	6a1b      	ldr	r3, [r3, #32]
 8002ada:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	69db      	ldr	r3, [r3, #28]
 8002ae2:	4953      	ldr	r1, [pc, #332]	@ (8002c30 <HAL_RCC_ClockConfig+0x244>)
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f003 0302 	and.w	r3, r3, #2
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d010      	beq.n	8002b16 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	68da      	ldr	r2, [r3, #12]
 8002af8:	4b4d      	ldr	r3, [pc, #308]	@ (8002c30 <HAL_RCC_ClockConfig+0x244>)
 8002afa:	699b      	ldr	r3, [r3, #24]
 8002afc:	f003 030f 	and.w	r3, r3, #15
 8002b00:	429a      	cmp	r2, r3
 8002b02:	d908      	bls.n	8002b16 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b04:	4b4a      	ldr	r3, [pc, #296]	@ (8002c30 <HAL_RCC_ClockConfig+0x244>)
 8002b06:	699b      	ldr	r3, [r3, #24]
 8002b08:	f023 020f 	bic.w	r2, r3, #15
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	68db      	ldr	r3, [r3, #12]
 8002b10:	4947      	ldr	r1, [pc, #284]	@ (8002c30 <HAL_RCC_ClockConfig+0x244>)
 8002b12:	4313      	orrs	r3, r2
 8002b14:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f003 0301 	and.w	r3, r3, #1
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d055      	beq.n	8002bce <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002b22:	4b43      	ldr	r3, [pc, #268]	@ (8002c30 <HAL_RCC_ClockConfig+0x244>)
 8002b24:	699b      	ldr	r3, [r3, #24]
 8002b26:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	689b      	ldr	r3, [r3, #8]
 8002b2e:	4940      	ldr	r1, [pc, #256]	@ (8002c30 <HAL_RCC_ClockConfig+0x244>)
 8002b30:	4313      	orrs	r3, r2
 8002b32:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	2b02      	cmp	r3, #2
 8002b3a:	d107      	bne.n	8002b4c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002b3c:	4b3c      	ldr	r3, [pc, #240]	@ (8002c30 <HAL_RCC_ClockConfig+0x244>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d121      	bne.n	8002b8c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	e0f6      	b.n	8002d3a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	2b03      	cmp	r3, #3
 8002b52:	d107      	bne.n	8002b64 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002b54:	4b36      	ldr	r3, [pc, #216]	@ (8002c30 <HAL_RCC_ClockConfig+0x244>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d115      	bne.n	8002b8c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002b60:	2301      	movs	r3, #1
 8002b62:	e0ea      	b.n	8002d3a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	2b01      	cmp	r3, #1
 8002b6a:	d107      	bne.n	8002b7c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002b6c:	4b30      	ldr	r3, [pc, #192]	@ (8002c30 <HAL_RCC_ClockConfig+0x244>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d109      	bne.n	8002b8c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	e0de      	b.n	8002d3a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002b7c:	4b2c      	ldr	r3, [pc, #176]	@ (8002c30 <HAL_RCC_ClockConfig+0x244>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f003 0304 	and.w	r3, r3, #4
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d101      	bne.n	8002b8c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	e0d6      	b.n	8002d3a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002b8c:	4b28      	ldr	r3, [pc, #160]	@ (8002c30 <HAL_RCC_ClockConfig+0x244>)
 8002b8e:	691b      	ldr	r3, [r3, #16]
 8002b90:	f023 0207 	bic.w	r2, r3, #7
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	4925      	ldr	r1, [pc, #148]	@ (8002c30 <HAL_RCC_ClockConfig+0x244>)
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b9e:	f7fe fea9 	bl	80018f4 <HAL_GetTick>
 8002ba2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ba4:	e00a      	b.n	8002bbc <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ba6:	f7fe fea5 	bl	80018f4 <HAL_GetTick>
 8002baa:	4602      	mov	r2, r0
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	1ad3      	subs	r3, r2, r3
 8002bb0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d901      	bls.n	8002bbc <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002bb8:	2303      	movs	r3, #3
 8002bba:	e0be      	b.n	8002d3a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bbc:	4b1c      	ldr	r3, [pc, #112]	@ (8002c30 <HAL_RCC_ClockConfig+0x244>)
 8002bbe:	691b      	ldr	r3, [r3, #16]
 8002bc0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	00db      	lsls	r3, r3, #3
 8002bca:	429a      	cmp	r2, r3
 8002bcc:	d1eb      	bne.n	8002ba6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f003 0302 	and.w	r3, r3, #2
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d010      	beq.n	8002bfc <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	68da      	ldr	r2, [r3, #12]
 8002bde:	4b14      	ldr	r3, [pc, #80]	@ (8002c30 <HAL_RCC_ClockConfig+0x244>)
 8002be0:	699b      	ldr	r3, [r3, #24]
 8002be2:	f003 030f 	and.w	r3, r3, #15
 8002be6:	429a      	cmp	r2, r3
 8002be8:	d208      	bcs.n	8002bfc <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bea:	4b11      	ldr	r3, [pc, #68]	@ (8002c30 <HAL_RCC_ClockConfig+0x244>)
 8002bec:	699b      	ldr	r3, [r3, #24]
 8002bee:	f023 020f 	bic.w	r2, r3, #15
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	68db      	ldr	r3, [r3, #12]
 8002bf6:	490e      	ldr	r1, [pc, #56]	@ (8002c30 <HAL_RCC_ClockConfig+0x244>)
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002bfc:	4b0b      	ldr	r3, [pc, #44]	@ (8002c2c <HAL_RCC_ClockConfig+0x240>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f003 030f 	and.w	r3, r3, #15
 8002c04:	683a      	ldr	r2, [r7, #0]
 8002c06:	429a      	cmp	r2, r3
 8002c08:	d214      	bcs.n	8002c34 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c0a:	4b08      	ldr	r3, [pc, #32]	@ (8002c2c <HAL_RCC_ClockConfig+0x240>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f023 020f 	bic.w	r2, r3, #15
 8002c12:	4906      	ldr	r1, [pc, #24]	@ (8002c2c <HAL_RCC_ClockConfig+0x240>)
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	4313      	orrs	r3, r2
 8002c18:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c1a:	4b04      	ldr	r3, [pc, #16]	@ (8002c2c <HAL_RCC_ClockConfig+0x240>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f003 030f 	and.w	r3, r3, #15
 8002c22:	683a      	ldr	r2, [r7, #0]
 8002c24:	429a      	cmp	r2, r3
 8002c26:	d005      	beq.n	8002c34 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002c28:	2301      	movs	r3, #1
 8002c2a:	e086      	b.n	8002d3a <HAL_RCC_ClockConfig+0x34e>
 8002c2c:	52002000 	.word	0x52002000
 8002c30:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f003 0304 	and.w	r3, r3, #4
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d010      	beq.n	8002c62 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	691a      	ldr	r2, [r3, #16]
 8002c44:	4b3f      	ldr	r3, [pc, #252]	@ (8002d44 <HAL_RCC_ClockConfig+0x358>)
 8002c46:	699b      	ldr	r3, [r3, #24]
 8002c48:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	d208      	bcs.n	8002c62 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002c50:	4b3c      	ldr	r3, [pc, #240]	@ (8002d44 <HAL_RCC_ClockConfig+0x358>)
 8002c52:	699b      	ldr	r3, [r3, #24]
 8002c54:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	691b      	ldr	r3, [r3, #16]
 8002c5c:	4939      	ldr	r1, [pc, #228]	@ (8002d44 <HAL_RCC_ClockConfig+0x358>)
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f003 0308 	and.w	r3, r3, #8
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d010      	beq.n	8002c90 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	695a      	ldr	r2, [r3, #20]
 8002c72:	4b34      	ldr	r3, [pc, #208]	@ (8002d44 <HAL_RCC_ClockConfig+0x358>)
 8002c74:	69db      	ldr	r3, [r3, #28]
 8002c76:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002c7a:	429a      	cmp	r2, r3
 8002c7c:	d208      	bcs.n	8002c90 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002c7e:	4b31      	ldr	r3, [pc, #196]	@ (8002d44 <HAL_RCC_ClockConfig+0x358>)
 8002c80:	69db      	ldr	r3, [r3, #28]
 8002c82:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	695b      	ldr	r3, [r3, #20]
 8002c8a:	492e      	ldr	r1, [pc, #184]	@ (8002d44 <HAL_RCC_ClockConfig+0x358>)
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f003 0310 	and.w	r3, r3, #16
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d010      	beq.n	8002cbe <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	699a      	ldr	r2, [r3, #24]
 8002ca0:	4b28      	ldr	r3, [pc, #160]	@ (8002d44 <HAL_RCC_ClockConfig+0x358>)
 8002ca2:	69db      	ldr	r3, [r3, #28]
 8002ca4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002ca8:	429a      	cmp	r2, r3
 8002caa:	d208      	bcs.n	8002cbe <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002cac:	4b25      	ldr	r3, [pc, #148]	@ (8002d44 <HAL_RCC_ClockConfig+0x358>)
 8002cae:	69db      	ldr	r3, [r3, #28]
 8002cb0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	699b      	ldr	r3, [r3, #24]
 8002cb8:	4922      	ldr	r1, [pc, #136]	@ (8002d44 <HAL_RCC_ClockConfig+0x358>)
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f003 0320 	and.w	r3, r3, #32
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d010      	beq.n	8002cec <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	69da      	ldr	r2, [r3, #28]
 8002cce:	4b1d      	ldr	r3, [pc, #116]	@ (8002d44 <HAL_RCC_ClockConfig+0x358>)
 8002cd0:	6a1b      	ldr	r3, [r3, #32]
 8002cd2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002cd6:	429a      	cmp	r2, r3
 8002cd8:	d208      	bcs.n	8002cec <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002cda:	4b1a      	ldr	r3, [pc, #104]	@ (8002d44 <HAL_RCC_ClockConfig+0x358>)
 8002cdc:	6a1b      	ldr	r3, [r3, #32]
 8002cde:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	69db      	ldr	r3, [r3, #28]
 8002ce6:	4917      	ldr	r1, [pc, #92]	@ (8002d44 <HAL_RCC_ClockConfig+0x358>)
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002cec:	f000 f834 	bl	8002d58 <HAL_RCC_GetSysClockFreq>
 8002cf0:	4602      	mov	r2, r0
 8002cf2:	4b14      	ldr	r3, [pc, #80]	@ (8002d44 <HAL_RCC_ClockConfig+0x358>)
 8002cf4:	699b      	ldr	r3, [r3, #24]
 8002cf6:	0a1b      	lsrs	r3, r3, #8
 8002cf8:	f003 030f 	and.w	r3, r3, #15
 8002cfc:	4912      	ldr	r1, [pc, #72]	@ (8002d48 <HAL_RCC_ClockConfig+0x35c>)
 8002cfe:	5ccb      	ldrb	r3, [r1, r3]
 8002d00:	f003 031f 	and.w	r3, r3, #31
 8002d04:	fa22 f303 	lsr.w	r3, r2, r3
 8002d08:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002d0a:	4b0e      	ldr	r3, [pc, #56]	@ (8002d44 <HAL_RCC_ClockConfig+0x358>)
 8002d0c:	699b      	ldr	r3, [r3, #24]
 8002d0e:	f003 030f 	and.w	r3, r3, #15
 8002d12:	4a0d      	ldr	r2, [pc, #52]	@ (8002d48 <HAL_RCC_ClockConfig+0x35c>)
 8002d14:	5cd3      	ldrb	r3, [r2, r3]
 8002d16:	f003 031f 	and.w	r3, r3, #31
 8002d1a:	693a      	ldr	r2, [r7, #16]
 8002d1c:	fa22 f303 	lsr.w	r3, r2, r3
 8002d20:	4a0a      	ldr	r2, [pc, #40]	@ (8002d4c <HAL_RCC_ClockConfig+0x360>)
 8002d22:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002d24:	4a0a      	ldr	r2, [pc, #40]	@ (8002d50 <HAL_RCC_ClockConfig+0x364>)
 8002d26:	693b      	ldr	r3, [r7, #16]
 8002d28:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002d2a:	4b0a      	ldr	r3, [pc, #40]	@ (8002d54 <HAL_RCC_ClockConfig+0x368>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4618      	mov	r0, r3
 8002d30:	f7fe fd96 	bl	8001860 <HAL_InitTick>
 8002d34:	4603      	mov	r3, r0
 8002d36:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002d38:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	3718      	adds	r7, #24
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}
 8002d42:	bf00      	nop
 8002d44:	58024400 	.word	0x58024400
 8002d48:	08006e18 	.word	0x08006e18
 8002d4c:	24000004 	.word	0x24000004
 8002d50:	24000000 	.word	0x24000000
 8002d54:	24000024 	.word	0x24000024

08002d58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b089      	sub	sp, #36	@ 0x24
 8002d5c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002d5e:	4bb3      	ldr	r3, [pc, #716]	@ (800302c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d60:	691b      	ldr	r3, [r3, #16]
 8002d62:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002d66:	2b18      	cmp	r3, #24
 8002d68:	f200 8155 	bhi.w	8003016 <HAL_RCC_GetSysClockFreq+0x2be>
 8002d6c:	a201      	add	r2, pc, #4	@ (adr r2, 8002d74 <HAL_RCC_GetSysClockFreq+0x1c>)
 8002d6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d72:	bf00      	nop
 8002d74:	08002dd9 	.word	0x08002dd9
 8002d78:	08003017 	.word	0x08003017
 8002d7c:	08003017 	.word	0x08003017
 8002d80:	08003017 	.word	0x08003017
 8002d84:	08003017 	.word	0x08003017
 8002d88:	08003017 	.word	0x08003017
 8002d8c:	08003017 	.word	0x08003017
 8002d90:	08003017 	.word	0x08003017
 8002d94:	08002dff 	.word	0x08002dff
 8002d98:	08003017 	.word	0x08003017
 8002d9c:	08003017 	.word	0x08003017
 8002da0:	08003017 	.word	0x08003017
 8002da4:	08003017 	.word	0x08003017
 8002da8:	08003017 	.word	0x08003017
 8002dac:	08003017 	.word	0x08003017
 8002db0:	08003017 	.word	0x08003017
 8002db4:	08002e05 	.word	0x08002e05
 8002db8:	08003017 	.word	0x08003017
 8002dbc:	08003017 	.word	0x08003017
 8002dc0:	08003017 	.word	0x08003017
 8002dc4:	08003017 	.word	0x08003017
 8002dc8:	08003017 	.word	0x08003017
 8002dcc:	08003017 	.word	0x08003017
 8002dd0:	08003017 	.word	0x08003017
 8002dd4:	08002e0b 	.word	0x08002e0b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002dd8:	4b94      	ldr	r3, [pc, #592]	@ (800302c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f003 0320 	and.w	r3, r3, #32
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d009      	beq.n	8002df8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002de4:	4b91      	ldr	r3, [pc, #580]	@ (800302c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	08db      	lsrs	r3, r3, #3
 8002dea:	f003 0303 	and.w	r3, r3, #3
 8002dee:	4a90      	ldr	r2, [pc, #576]	@ (8003030 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002df0:	fa22 f303 	lsr.w	r3, r2, r3
 8002df4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8002df6:	e111      	b.n	800301c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002df8:	4b8d      	ldr	r3, [pc, #564]	@ (8003030 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002dfa:	61bb      	str	r3, [r7, #24]
      break;
 8002dfc:	e10e      	b.n	800301c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8002dfe:	4b8d      	ldr	r3, [pc, #564]	@ (8003034 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002e00:	61bb      	str	r3, [r7, #24]
      break;
 8002e02:	e10b      	b.n	800301c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002e04:	4b8c      	ldr	r3, [pc, #560]	@ (8003038 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002e06:	61bb      	str	r3, [r7, #24]
      break;
 8002e08:	e108      	b.n	800301c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002e0a:	4b88      	ldr	r3, [pc, #544]	@ (800302c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e0e:	f003 0303 	and.w	r3, r3, #3
 8002e12:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002e14:	4b85      	ldr	r3, [pc, #532]	@ (800302c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e18:	091b      	lsrs	r3, r3, #4
 8002e1a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002e1e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002e20:	4b82      	ldr	r3, [pc, #520]	@ (800302c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e24:	f003 0301 	and.w	r3, r3, #1
 8002e28:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002e2a:	4b80      	ldr	r3, [pc, #512]	@ (800302c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e2e:	08db      	lsrs	r3, r3, #3
 8002e30:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002e34:	68fa      	ldr	r2, [r7, #12]
 8002e36:	fb02 f303 	mul.w	r3, r2, r3
 8002e3a:	ee07 3a90 	vmov	s15, r3
 8002e3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e42:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	f000 80e1 	beq.w	8003010 <HAL_RCC_GetSysClockFreq+0x2b8>
 8002e4e:	697b      	ldr	r3, [r7, #20]
 8002e50:	2b02      	cmp	r3, #2
 8002e52:	f000 8083 	beq.w	8002f5c <HAL_RCC_GetSysClockFreq+0x204>
 8002e56:	697b      	ldr	r3, [r7, #20]
 8002e58:	2b02      	cmp	r3, #2
 8002e5a:	f200 80a1 	bhi.w	8002fa0 <HAL_RCC_GetSysClockFreq+0x248>
 8002e5e:	697b      	ldr	r3, [r7, #20]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d003      	beq.n	8002e6c <HAL_RCC_GetSysClockFreq+0x114>
 8002e64:	697b      	ldr	r3, [r7, #20]
 8002e66:	2b01      	cmp	r3, #1
 8002e68:	d056      	beq.n	8002f18 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002e6a:	e099      	b.n	8002fa0 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002e6c:	4b6f      	ldr	r3, [pc, #444]	@ (800302c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f003 0320 	and.w	r3, r3, #32
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d02d      	beq.n	8002ed4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002e78:	4b6c      	ldr	r3, [pc, #432]	@ (800302c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	08db      	lsrs	r3, r3, #3
 8002e7e:	f003 0303 	and.w	r3, r3, #3
 8002e82:	4a6b      	ldr	r2, [pc, #428]	@ (8003030 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002e84:	fa22 f303 	lsr.w	r3, r2, r3
 8002e88:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	ee07 3a90 	vmov	s15, r3
 8002e90:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002e94:	693b      	ldr	r3, [r7, #16]
 8002e96:	ee07 3a90 	vmov	s15, r3
 8002e9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002ea2:	4b62      	ldr	r3, [pc, #392]	@ (800302c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ea6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002eaa:	ee07 3a90 	vmov	s15, r3
 8002eae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002eb2:	ed97 6a02 	vldr	s12, [r7, #8]
 8002eb6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800303c <HAL_RCC_GetSysClockFreq+0x2e4>
 8002eba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002ebe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002ec2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002ec6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002eca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ece:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8002ed2:	e087      	b.n	8002fe4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002ed4:	693b      	ldr	r3, [r7, #16]
 8002ed6:	ee07 3a90 	vmov	s15, r3
 8002eda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ede:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003040 <HAL_RCC_GetSysClockFreq+0x2e8>
 8002ee2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002ee6:	4b51      	ldr	r3, [pc, #324]	@ (800302c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002eee:	ee07 3a90 	vmov	s15, r3
 8002ef2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002ef6:	ed97 6a02 	vldr	s12, [r7, #8]
 8002efa:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800303c <HAL_RCC_GetSysClockFreq+0x2e4>
 8002efe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002f02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002f06:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002f0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002f0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f12:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002f16:	e065      	b.n	8002fe4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002f18:	693b      	ldr	r3, [r7, #16]
 8002f1a:	ee07 3a90 	vmov	s15, r3
 8002f1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f22:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003044 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002f26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002f2a:	4b40      	ldr	r3, [pc, #256]	@ (800302c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f32:	ee07 3a90 	vmov	s15, r3
 8002f36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002f3a:	ed97 6a02 	vldr	s12, [r7, #8]
 8002f3e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800303c <HAL_RCC_GetSysClockFreq+0x2e4>
 8002f42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002f46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002f4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002f4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002f52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f56:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002f5a:	e043      	b.n	8002fe4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002f5c:	693b      	ldr	r3, [r7, #16]
 8002f5e:	ee07 3a90 	vmov	s15, r3
 8002f62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f66:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003048 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002f6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002f6e:	4b2f      	ldr	r3, [pc, #188]	@ (800302c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f76:	ee07 3a90 	vmov	s15, r3
 8002f7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002f7e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002f82:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800303c <HAL_RCC_GetSysClockFreq+0x2e4>
 8002f86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002f8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002f8e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002f92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002f96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f9a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002f9e:	e021      	b.n	8002fe4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002fa0:	693b      	ldr	r3, [r7, #16]
 8002fa2:	ee07 3a90 	vmov	s15, r3
 8002fa6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002faa:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003044 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002fae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002fb2:	4b1e      	ldr	r3, [pc, #120]	@ (800302c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002fb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fba:	ee07 3a90 	vmov	s15, r3
 8002fbe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002fc2:	ed97 6a02 	vldr	s12, [r7, #8]
 8002fc6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800303c <HAL_RCC_GetSysClockFreq+0x2e4>
 8002fca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002fce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002fd2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002fd6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002fda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fde:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002fe2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8002fe4:	4b11      	ldr	r3, [pc, #68]	@ (800302c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002fe6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fe8:	0a5b      	lsrs	r3, r3, #9
 8002fea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002fee:	3301      	adds	r3, #1
 8002ff0:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	ee07 3a90 	vmov	s15, r3
 8002ff8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002ffc:	edd7 6a07 	vldr	s13, [r7, #28]
 8003000:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003004:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003008:	ee17 3a90 	vmov	r3, s15
 800300c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800300e:	e005      	b.n	800301c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003010:	2300      	movs	r3, #0
 8003012:	61bb      	str	r3, [r7, #24]
      break;
 8003014:	e002      	b.n	800301c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8003016:	4b07      	ldr	r3, [pc, #28]	@ (8003034 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003018:	61bb      	str	r3, [r7, #24]
      break;
 800301a:	bf00      	nop
  }

  return sysclockfreq;
 800301c:	69bb      	ldr	r3, [r7, #24]
}
 800301e:	4618      	mov	r0, r3
 8003020:	3724      	adds	r7, #36	@ 0x24
 8003022:	46bd      	mov	sp, r7
 8003024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003028:	4770      	bx	lr
 800302a:	bf00      	nop
 800302c:	58024400 	.word	0x58024400
 8003030:	03d09000 	.word	0x03d09000
 8003034:	003d0900 	.word	0x003d0900
 8003038:	017d7840 	.word	0x017d7840
 800303c:	46000000 	.word	0x46000000
 8003040:	4c742400 	.word	0x4c742400
 8003044:	4a742400 	.word	0x4a742400
 8003048:	4bbebc20 	.word	0x4bbebc20

0800304c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b082      	sub	sp, #8
 8003050:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003052:	f7ff fe81 	bl	8002d58 <HAL_RCC_GetSysClockFreq>
 8003056:	4602      	mov	r2, r0
 8003058:	4b10      	ldr	r3, [pc, #64]	@ (800309c <HAL_RCC_GetHCLKFreq+0x50>)
 800305a:	699b      	ldr	r3, [r3, #24]
 800305c:	0a1b      	lsrs	r3, r3, #8
 800305e:	f003 030f 	and.w	r3, r3, #15
 8003062:	490f      	ldr	r1, [pc, #60]	@ (80030a0 <HAL_RCC_GetHCLKFreq+0x54>)
 8003064:	5ccb      	ldrb	r3, [r1, r3]
 8003066:	f003 031f 	and.w	r3, r3, #31
 800306a:	fa22 f303 	lsr.w	r3, r2, r3
 800306e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003070:	4b0a      	ldr	r3, [pc, #40]	@ (800309c <HAL_RCC_GetHCLKFreq+0x50>)
 8003072:	699b      	ldr	r3, [r3, #24]
 8003074:	f003 030f 	and.w	r3, r3, #15
 8003078:	4a09      	ldr	r2, [pc, #36]	@ (80030a0 <HAL_RCC_GetHCLKFreq+0x54>)
 800307a:	5cd3      	ldrb	r3, [r2, r3]
 800307c:	f003 031f 	and.w	r3, r3, #31
 8003080:	687a      	ldr	r2, [r7, #4]
 8003082:	fa22 f303 	lsr.w	r3, r2, r3
 8003086:	4a07      	ldr	r2, [pc, #28]	@ (80030a4 <HAL_RCC_GetHCLKFreq+0x58>)
 8003088:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800308a:	4a07      	ldr	r2, [pc, #28]	@ (80030a8 <HAL_RCC_GetHCLKFreq+0x5c>)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003090:	4b04      	ldr	r3, [pc, #16]	@ (80030a4 <HAL_RCC_GetHCLKFreq+0x58>)
 8003092:	681b      	ldr	r3, [r3, #0]
}
 8003094:	4618      	mov	r0, r3
 8003096:	3708      	adds	r7, #8
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}
 800309c:	58024400 	.word	0x58024400
 80030a0:	08006e18 	.word	0x08006e18
 80030a4:	24000004 	.word	0x24000004
 80030a8:	24000000 	.word	0x24000000

080030ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80030b0:	f7ff ffcc 	bl	800304c <HAL_RCC_GetHCLKFreq>
 80030b4:	4602      	mov	r2, r0
 80030b6:	4b06      	ldr	r3, [pc, #24]	@ (80030d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80030b8:	69db      	ldr	r3, [r3, #28]
 80030ba:	091b      	lsrs	r3, r3, #4
 80030bc:	f003 0307 	and.w	r3, r3, #7
 80030c0:	4904      	ldr	r1, [pc, #16]	@ (80030d4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80030c2:	5ccb      	ldrb	r3, [r1, r3]
 80030c4:	f003 031f 	and.w	r3, r3, #31
 80030c8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80030cc:	4618      	mov	r0, r3
 80030ce:	bd80      	pop	{r7, pc}
 80030d0:	58024400 	.word	0x58024400
 80030d4:	08006e18 	.word	0x08006e18

080030d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80030dc:	f7ff ffb6 	bl	800304c <HAL_RCC_GetHCLKFreq>
 80030e0:	4602      	mov	r2, r0
 80030e2:	4b06      	ldr	r3, [pc, #24]	@ (80030fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80030e4:	69db      	ldr	r3, [r3, #28]
 80030e6:	0a1b      	lsrs	r3, r3, #8
 80030e8:	f003 0307 	and.w	r3, r3, #7
 80030ec:	4904      	ldr	r1, [pc, #16]	@ (8003100 <HAL_RCC_GetPCLK2Freq+0x28>)
 80030ee:	5ccb      	ldrb	r3, [r1, r3]
 80030f0:	f003 031f 	and.w	r3, r3, #31
 80030f4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80030f8:	4618      	mov	r0, r3
 80030fa:	bd80      	pop	{r7, pc}
 80030fc:	58024400 	.word	0x58024400
 8003100:	08006e18 	.word	0x08006e18

08003104 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8003108:	f7ff ffa0 	bl	800304c <HAL_RCC_GetHCLKFreq>
 800310c:	4602      	mov	r2, r0
 800310e:	4b06      	ldr	r3, [pc, #24]	@ (8003128 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8003110:	6a1b      	ldr	r3, [r3, #32]
 8003112:	091b      	lsrs	r3, r3, #4
 8003114:	f003 0307 	and.w	r3, r3, #7
 8003118:	4904      	ldr	r1, [pc, #16]	@ (800312c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800311a:	5ccb      	ldrb	r3, [r1, r3]
 800311c:	f003 031f 	and.w	r3, r3, #31
 8003120:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8003124:	4618      	mov	r0, r3
 8003126:	bd80      	pop	{r7, pc}
 8003128:	58024400 	.word	0x58024400
 800312c:	08006e18 	.word	0x08006e18

08003130 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8003130:	b480      	push	{r7}
 8003132:	b089      	sub	sp, #36	@ 0x24
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003138:	4ba1      	ldr	r3, [pc, #644]	@ (80033c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800313a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800313c:	f003 0303 	and.w	r3, r3, #3
 8003140:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8003142:	4b9f      	ldr	r3, [pc, #636]	@ (80033c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003144:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003146:	0b1b      	lsrs	r3, r3, #12
 8003148:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800314c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800314e:	4b9c      	ldr	r3, [pc, #624]	@ (80033c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003150:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003152:	091b      	lsrs	r3, r3, #4
 8003154:	f003 0301 	and.w	r3, r3, #1
 8003158:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800315a:	4b99      	ldr	r3, [pc, #612]	@ (80033c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800315c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800315e:	08db      	lsrs	r3, r3, #3
 8003160:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003164:	693a      	ldr	r2, [r7, #16]
 8003166:	fb02 f303 	mul.w	r3, r2, r3
 800316a:	ee07 3a90 	vmov	s15, r3
 800316e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003172:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8003176:	697b      	ldr	r3, [r7, #20]
 8003178:	2b00      	cmp	r3, #0
 800317a:	f000 8111 	beq.w	80033a0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800317e:	69bb      	ldr	r3, [r7, #24]
 8003180:	2b02      	cmp	r3, #2
 8003182:	f000 8083 	beq.w	800328c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8003186:	69bb      	ldr	r3, [r7, #24]
 8003188:	2b02      	cmp	r3, #2
 800318a:	f200 80a1 	bhi.w	80032d0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800318e:	69bb      	ldr	r3, [r7, #24]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d003      	beq.n	800319c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8003194:	69bb      	ldr	r3, [r7, #24]
 8003196:	2b01      	cmp	r3, #1
 8003198:	d056      	beq.n	8003248 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800319a:	e099      	b.n	80032d0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800319c:	4b88      	ldr	r3, [pc, #544]	@ (80033c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f003 0320 	and.w	r3, r3, #32
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d02d      	beq.n	8003204 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80031a8:	4b85      	ldr	r3, [pc, #532]	@ (80033c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	08db      	lsrs	r3, r3, #3
 80031ae:	f003 0303 	and.w	r3, r3, #3
 80031b2:	4a84      	ldr	r2, [pc, #528]	@ (80033c4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80031b4:	fa22 f303 	lsr.w	r3, r2, r3
 80031b8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80031ba:	68bb      	ldr	r3, [r7, #8]
 80031bc:	ee07 3a90 	vmov	s15, r3
 80031c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80031c4:	697b      	ldr	r3, [r7, #20]
 80031c6:	ee07 3a90 	vmov	s15, r3
 80031ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80031d2:	4b7b      	ldr	r3, [pc, #492]	@ (80033c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80031d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031da:	ee07 3a90 	vmov	s15, r3
 80031de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80031e2:	ed97 6a03 	vldr	s12, [r7, #12]
 80031e6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80033c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80031ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80031ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80031f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80031f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80031fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031fe:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8003202:	e087      	b.n	8003314 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003204:	697b      	ldr	r3, [r7, #20]
 8003206:	ee07 3a90 	vmov	s15, r3
 800320a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800320e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80033cc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8003212:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003216:	4b6a      	ldr	r3, [pc, #424]	@ (80033c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003218:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800321a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800321e:	ee07 3a90 	vmov	s15, r3
 8003222:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003226:	ed97 6a03 	vldr	s12, [r7, #12]
 800322a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80033c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800322e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003232:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003236:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800323a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800323e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003242:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003246:	e065      	b.n	8003314 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003248:	697b      	ldr	r3, [r7, #20]
 800324a:	ee07 3a90 	vmov	s15, r3
 800324e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003252:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80033d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8003256:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800325a:	4b59      	ldr	r3, [pc, #356]	@ (80033c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800325c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800325e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003262:	ee07 3a90 	vmov	s15, r3
 8003266:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800326a:	ed97 6a03 	vldr	s12, [r7, #12]
 800326e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80033c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003272:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003276:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800327a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800327e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003282:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003286:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800328a:	e043      	b.n	8003314 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800328c:	697b      	ldr	r3, [r7, #20]
 800328e:	ee07 3a90 	vmov	s15, r3
 8003292:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003296:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80033d4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800329a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800329e:	4b48      	ldr	r3, [pc, #288]	@ (80033c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80032a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032a6:	ee07 3a90 	vmov	s15, r3
 80032aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80032ae:	ed97 6a03 	vldr	s12, [r7, #12]
 80032b2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80033c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80032b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80032ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80032be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80032c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80032c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80032ce:	e021      	b.n	8003314 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	ee07 3a90 	vmov	s15, r3
 80032d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032da:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80033d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80032de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80032e2:	4b37      	ldr	r3, [pc, #220]	@ (80033c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80032e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032ea:	ee07 3a90 	vmov	s15, r3
 80032ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80032f2:	ed97 6a03 	vldr	s12, [r7, #12]
 80032f6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80033c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80032fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80032fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003302:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003306:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800330a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800330e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003312:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8003314:	4b2a      	ldr	r3, [pc, #168]	@ (80033c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003316:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003318:	0a5b      	lsrs	r3, r3, #9
 800331a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800331e:	ee07 3a90 	vmov	s15, r3
 8003322:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003326:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800332a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800332e:	edd7 6a07 	vldr	s13, [r7, #28]
 8003332:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003336:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800333a:	ee17 2a90 	vmov	r2, s15
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8003342:	4b1f      	ldr	r3, [pc, #124]	@ (80033c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003344:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003346:	0c1b      	lsrs	r3, r3, #16
 8003348:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800334c:	ee07 3a90 	vmov	s15, r3
 8003350:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003354:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003358:	ee37 7a87 	vadd.f32	s14, s15, s14
 800335c:	edd7 6a07 	vldr	s13, [r7, #28]
 8003360:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003364:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003368:	ee17 2a90 	vmov	r2, s15
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8003370:	4b13      	ldr	r3, [pc, #76]	@ (80033c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003372:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003374:	0e1b      	lsrs	r3, r3, #24
 8003376:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800337a:	ee07 3a90 	vmov	s15, r3
 800337e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003382:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003386:	ee37 7a87 	vadd.f32	s14, s15, s14
 800338a:	edd7 6a07 	vldr	s13, [r7, #28]
 800338e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003392:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003396:	ee17 2a90 	vmov	r2, s15
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800339e:	e008      	b.n	80033b2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2200      	movs	r2, #0
 80033a4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2200      	movs	r2, #0
 80033aa:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2200      	movs	r2, #0
 80033b0:	609a      	str	r2, [r3, #8]
}
 80033b2:	bf00      	nop
 80033b4:	3724      	adds	r7, #36	@ 0x24
 80033b6:	46bd      	mov	sp, r7
 80033b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033bc:	4770      	bx	lr
 80033be:	bf00      	nop
 80033c0:	58024400 	.word	0x58024400
 80033c4:	03d09000 	.word	0x03d09000
 80033c8:	46000000 	.word	0x46000000
 80033cc:	4c742400 	.word	0x4c742400
 80033d0:	4a742400 	.word	0x4a742400
 80033d4:	4bbebc20 	.word	0x4bbebc20

080033d8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80033d8:	b480      	push	{r7}
 80033da:	b089      	sub	sp, #36	@ 0x24
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80033e0:	4ba1      	ldr	r3, [pc, #644]	@ (8003668 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80033e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033e4:	f003 0303 	and.w	r3, r3, #3
 80033e8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80033ea:	4b9f      	ldr	r3, [pc, #636]	@ (8003668 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80033ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033ee:	0d1b      	lsrs	r3, r3, #20
 80033f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80033f4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80033f6:	4b9c      	ldr	r3, [pc, #624]	@ (8003668 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80033f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033fa:	0a1b      	lsrs	r3, r3, #8
 80033fc:	f003 0301 	and.w	r3, r3, #1
 8003400:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8003402:	4b99      	ldr	r3, [pc, #612]	@ (8003668 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003404:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003406:	08db      	lsrs	r3, r3, #3
 8003408:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800340c:	693a      	ldr	r2, [r7, #16]
 800340e:	fb02 f303 	mul.w	r3, r2, r3
 8003412:	ee07 3a90 	vmov	s15, r3
 8003416:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800341a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800341e:	697b      	ldr	r3, [r7, #20]
 8003420:	2b00      	cmp	r3, #0
 8003422:	f000 8111 	beq.w	8003648 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8003426:	69bb      	ldr	r3, [r7, #24]
 8003428:	2b02      	cmp	r3, #2
 800342a:	f000 8083 	beq.w	8003534 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800342e:	69bb      	ldr	r3, [r7, #24]
 8003430:	2b02      	cmp	r3, #2
 8003432:	f200 80a1 	bhi.w	8003578 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8003436:	69bb      	ldr	r3, [r7, #24]
 8003438:	2b00      	cmp	r3, #0
 800343a:	d003      	beq.n	8003444 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800343c:	69bb      	ldr	r3, [r7, #24]
 800343e:	2b01      	cmp	r3, #1
 8003440:	d056      	beq.n	80034f0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8003442:	e099      	b.n	8003578 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003444:	4b88      	ldr	r3, [pc, #544]	@ (8003668 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f003 0320 	and.w	r3, r3, #32
 800344c:	2b00      	cmp	r3, #0
 800344e:	d02d      	beq.n	80034ac <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003450:	4b85      	ldr	r3, [pc, #532]	@ (8003668 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	08db      	lsrs	r3, r3, #3
 8003456:	f003 0303 	and.w	r3, r3, #3
 800345a:	4a84      	ldr	r2, [pc, #528]	@ (800366c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800345c:	fa22 f303 	lsr.w	r3, r2, r3
 8003460:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003462:	68bb      	ldr	r3, [r7, #8]
 8003464:	ee07 3a90 	vmov	s15, r3
 8003468:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800346c:	697b      	ldr	r3, [r7, #20]
 800346e:	ee07 3a90 	vmov	s15, r3
 8003472:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003476:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800347a:	4b7b      	ldr	r3, [pc, #492]	@ (8003668 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800347c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800347e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003482:	ee07 3a90 	vmov	s15, r3
 8003486:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800348a:	ed97 6a03 	vldr	s12, [r7, #12]
 800348e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8003670 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003492:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003496:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800349a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800349e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80034a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034a6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80034aa:	e087      	b.n	80035bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80034ac:	697b      	ldr	r3, [r7, #20]
 80034ae:	ee07 3a90 	vmov	s15, r3
 80034b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034b6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8003674 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80034ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80034be:	4b6a      	ldr	r3, [pc, #424]	@ (8003668 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80034c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034c6:	ee07 3a90 	vmov	s15, r3
 80034ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80034ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80034d2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8003670 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80034d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80034da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80034de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80034e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80034e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80034ee:	e065      	b.n	80035bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	ee07 3a90 	vmov	s15, r3
 80034f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034fa:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8003678 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80034fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003502:	4b59      	ldr	r3, [pc, #356]	@ (8003668 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003506:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800350a:	ee07 3a90 	vmov	s15, r3
 800350e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003512:	ed97 6a03 	vldr	s12, [r7, #12]
 8003516:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8003670 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800351a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800351e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003522:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003526:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800352a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800352e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003532:	e043      	b.n	80035bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003534:	697b      	ldr	r3, [r7, #20]
 8003536:	ee07 3a90 	vmov	s15, r3
 800353a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800353e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800367c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8003542:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003546:	4b48      	ldr	r3, [pc, #288]	@ (8003668 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800354a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800354e:	ee07 3a90 	vmov	s15, r3
 8003552:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003556:	ed97 6a03 	vldr	s12, [r7, #12]
 800355a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8003670 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800355e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003562:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003566:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800356a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800356e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003572:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003576:	e021      	b.n	80035bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003578:	697b      	ldr	r3, [r7, #20]
 800357a:	ee07 3a90 	vmov	s15, r3
 800357e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003582:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8003678 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8003586:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800358a:	4b37      	ldr	r3, [pc, #220]	@ (8003668 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800358c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800358e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003592:	ee07 3a90 	vmov	s15, r3
 8003596:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800359a:	ed97 6a03 	vldr	s12, [r7, #12]
 800359e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8003670 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80035a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80035a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80035aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80035ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80035b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80035ba:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80035bc:	4b2a      	ldr	r3, [pc, #168]	@ (8003668 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80035be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035c0:	0a5b      	lsrs	r3, r3, #9
 80035c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80035c6:	ee07 3a90 	vmov	s15, r3
 80035ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80035d2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80035d6:	edd7 6a07 	vldr	s13, [r7, #28]
 80035da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80035de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80035e2:	ee17 2a90 	vmov	r2, s15
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80035ea:	4b1f      	ldr	r3, [pc, #124]	@ (8003668 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80035ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ee:	0c1b      	lsrs	r3, r3, #16
 80035f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80035f4:	ee07 3a90 	vmov	s15, r3
 80035f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035fc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003600:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003604:	edd7 6a07 	vldr	s13, [r7, #28]
 8003608:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800360c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003610:	ee17 2a90 	vmov	r2, s15
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8003618:	4b13      	ldr	r3, [pc, #76]	@ (8003668 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800361a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800361c:	0e1b      	lsrs	r3, r3, #24
 800361e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003622:	ee07 3a90 	vmov	s15, r3
 8003626:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800362a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800362e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003632:	edd7 6a07 	vldr	s13, [r7, #28]
 8003636:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800363a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800363e:	ee17 2a90 	vmov	r2, s15
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8003646:	e008      	b.n	800365a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2200      	movs	r2, #0
 800364c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2200      	movs	r2, #0
 8003652:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2200      	movs	r2, #0
 8003658:	609a      	str	r2, [r3, #8]
}
 800365a:	bf00      	nop
 800365c:	3724      	adds	r7, #36	@ 0x24
 800365e:	46bd      	mov	sp, r7
 8003660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003664:	4770      	bx	lr
 8003666:	bf00      	nop
 8003668:	58024400 	.word	0x58024400
 800366c:	03d09000 	.word	0x03d09000
 8003670:	46000000 	.word	0x46000000
 8003674:	4c742400 	.word	0x4c742400
 8003678:	4a742400 	.word	0x4a742400
 800367c:	4bbebc20 	.word	0x4bbebc20

08003680 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b082      	sub	sp, #8
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d101      	bne.n	8003692 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	e049      	b.n	8003726 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003698:	b2db      	uxtb	r3, r3
 800369a:	2b00      	cmp	r3, #0
 800369c:	d106      	bne.n	80036ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2200      	movs	r2, #0
 80036a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80036a6:	6878      	ldr	r0, [r7, #4]
 80036a8:	f7fd fc4e 	bl	8000f48 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2202      	movs	r2, #2
 80036b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681a      	ldr	r2, [r3, #0]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	3304      	adds	r3, #4
 80036bc:	4619      	mov	r1, r3
 80036be:	4610      	mov	r0, r2
 80036c0:	f000 fdfe 	bl	80042c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2201      	movs	r2, #1
 80036c8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2201      	movs	r2, #1
 80036d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2201      	movs	r2, #1
 80036d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2201      	movs	r2, #1
 80036e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2201      	movs	r2, #1
 80036e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2201      	movs	r2, #1
 80036f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2201      	movs	r2, #1
 80036f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2201      	movs	r2, #1
 8003700:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2201      	movs	r2, #1
 8003708:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2201      	movs	r2, #1
 8003710:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2201      	movs	r2, #1
 8003718:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2201      	movs	r2, #1
 8003720:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003724:	2300      	movs	r3, #0
}
 8003726:	4618      	mov	r0, r3
 8003728:	3708      	adds	r7, #8
 800372a:	46bd      	mov	sp, r7
 800372c:	bd80      	pop	{r7, pc}

0800372e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800372e:	b580      	push	{r7, lr}
 8003730:	b082      	sub	sp, #8
 8003732:	af00      	add	r7, sp, #0
 8003734:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d101      	bne.n	8003740 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800373c:	2301      	movs	r3, #1
 800373e:	e049      	b.n	80037d4 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003746:	b2db      	uxtb	r3, r3
 8003748:	2b00      	cmp	r3, #0
 800374a:	d106      	bne.n	800375a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2200      	movs	r2, #0
 8003750:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003754:	6878      	ldr	r0, [r7, #4]
 8003756:	f000 f841 	bl	80037dc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2202      	movs	r2, #2
 800375e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	3304      	adds	r3, #4
 800376a:	4619      	mov	r1, r3
 800376c:	4610      	mov	r0, r2
 800376e:	f000 fda7 	bl	80042c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2201      	movs	r2, #1
 8003776:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2201      	movs	r2, #1
 800377e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2201      	movs	r2, #1
 8003786:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2201      	movs	r2, #1
 800378e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2201      	movs	r2, #1
 8003796:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2201      	movs	r2, #1
 800379e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2201      	movs	r2, #1
 80037a6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2201      	movs	r2, #1
 80037ae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2201      	movs	r2, #1
 80037b6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2201      	movs	r2, #1
 80037be:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2201      	movs	r2, #1
 80037c6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2201      	movs	r2, #1
 80037ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80037d2:	2300      	movs	r3, #0
}
 80037d4:	4618      	mov	r0, r3
 80037d6:	3708      	adds	r7, #8
 80037d8:	46bd      	mov	sp, r7
 80037da:	bd80      	pop	{r7, pc}

080037dc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80037dc:	b480      	push	{r7}
 80037de:	b083      	sub	sp, #12
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80037e4:	bf00      	nop
 80037e6:	370c      	adds	r7, #12
 80037e8:	46bd      	mov	sp, r7
 80037ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ee:	4770      	bx	lr

080037f0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b084      	sub	sp, #16
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
 80037f8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d109      	bne.n	8003814 <HAL_TIM_PWM_Start+0x24>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003806:	b2db      	uxtb	r3, r3
 8003808:	2b01      	cmp	r3, #1
 800380a:	bf14      	ite	ne
 800380c:	2301      	movne	r3, #1
 800380e:	2300      	moveq	r3, #0
 8003810:	b2db      	uxtb	r3, r3
 8003812:	e03c      	b.n	800388e <HAL_TIM_PWM_Start+0x9e>
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	2b04      	cmp	r3, #4
 8003818:	d109      	bne.n	800382e <HAL_TIM_PWM_Start+0x3e>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003820:	b2db      	uxtb	r3, r3
 8003822:	2b01      	cmp	r3, #1
 8003824:	bf14      	ite	ne
 8003826:	2301      	movne	r3, #1
 8003828:	2300      	moveq	r3, #0
 800382a:	b2db      	uxtb	r3, r3
 800382c:	e02f      	b.n	800388e <HAL_TIM_PWM_Start+0x9e>
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	2b08      	cmp	r3, #8
 8003832:	d109      	bne.n	8003848 <HAL_TIM_PWM_Start+0x58>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800383a:	b2db      	uxtb	r3, r3
 800383c:	2b01      	cmp	r3, #1
 800383e:	bf14      	ite	ne
 8003840:	2301      	movne	r3, #1
 8003842:	2300      	moveq	r3, #0
 8003844:	b2db      	uxtb	r3, r3
 8003846:	e022      	b.n	800388e <HAL_TIM_PWM_Start+0x9e>
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	2b0c      	cmp	r3, #12
 800384c:	d109      	bne.n	8003862 <HAL_TIM_PWM_Start+0x72>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003854:	b2db      	uxtb	r3, r3
 8003856:	2b01      	cmp	r3, #1
 8003858:	bf14      	ite	ne
 800385a:	2301      	movne	r3, #1
 800385c:	2300      	moveq	r3, #0
 800385e:	b2db      	uxtb	r3, r3
 8003860:	e015      	b.n	800388e <HAL_TIM_PWM_Start+0x9e>
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	2b10      	cmp	r3, #16
 8003866:	d109      	bne.n	800387c <HAL_TIM_PWM_Start+0x8c>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800386e:	b2db      	uxtb	r3, r3
 8003870:	2b01      	cmp	r3, #1
 8003872:	bf14      	ite	ne
 8003874:	2301      	movne	r3, #1
 8003876:	2300      	moveq	r3, #0
 8003878:	b2db      	uxtb	r3, r3
 800387a:	e008      	b.n	800388e <HAL_TIM_PWM_Start+0x9e>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003882:	b2db      	uxtb	r3, r3
 8003884:	2b01      	cmp	r3, #1
 8003886:	bf14      	ite	ne
 8003888:	2301      	movne	r3, #1
 800388a:	2300      	moveq	r3, #0
 800388c:	b2db      	uxtb	r3, r3
 800388e:	2b00      	cmp	r3, #0
 8003890:	d001      	beq.n	8003896 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003892:	2301      	movs	r3, #1
 8003894:	e0a1      	b.n	80039da <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d104      	bne.n	80038a6 <HAL_TIM_PWM_Start+0xb6>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2202      	movs	r2, #2
 80038a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80038a4:	e023      	b.n	80038ee <HAL_TIM_PWM_Start+0xfe>
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	2b04      	cmp	r3, #4
 80038aa:	d104      	bne.n	80038b6 <HAL_TIM_PWM_Start+0xc6>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2202      	movs	r2, #2
 80038b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80038b4:	e01b      	b.n	80038ee <HAL_TIM_PWM_Start+0xfe>
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	2b08      	cmp	r3, #8
 80038ba:	d104      	bne.n	80038c6 <HAL_TIM_PWM_Start+0xd6>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2202      	movs	r2, #2
 80038c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80038c4:	e013      	b.n	80038ee <HAL_TIM_PWM_Start+0xfe>
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	2b0c      	cmp	r3, #12
 80038ca:	d104      	bne.n	80038d6 <HAL_TIM_PWM_Start+0xe6>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2202      	movs	r2, #2
 80038d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80038d4:	e00b      	b.n	80038ee <HAL_TIM_PWM_Start+0xfe>
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	2b10      	cmp	r3, #16
 80038da:	d104      	bne.n	80038e6 <HAL_TIM_PWM_Start+0xf6>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2202      	movs	r2, #2
 80038e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80038e4:	e003      	b.n	80038ee <HAL_TIM_PWM_Start+0xfe>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2202      	movs	r2, #2
 80038ea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	2201      	movs	r2, #1
 80038f4:	6839      	ldr	r1, [r7, #0]
 80038f6:	4618      	mov	r0, r3
 80038f8:	f001 fa20 	bl	8004d3c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4a38      	ldr	r2, [pc, #224]	@ (80039e4 <HAL_TIM_PWM_Start+0x1f4>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d013      	beq.n	800392e <HAL_TIM_PWM_Start+0x13e>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4a37      	ldr	r2, [pc, #220]	@ (80039e8 <HAL_TIM_PWM_Start+0x1f8>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d00e      	beq.n	800392e <HAL_TIM_PWM_Start+0x13e>
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a35      	ldr	r2, [pc, #212]	@ (80039ec <HAL_TIM_PWM_Start+0x1fc>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d009      	beq.n	800392e <HAL_TIM_PWM_Start+0x13e>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4a34      	ldr	r2, [pc, #208]	@ (80039f0 <HAL_TIM_PWM_Start+0x200>)
 8003920:	4293      	cmp	r3, r2
 8003922:	d004      	beq.n	800392e <HAL_TIM_PWM_Start+0x13e>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4a32      	ldr	r2, [pc, #200]	@ (80039f4 <HAL_TIM_PWM_Start+0x204>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d101      	bne.n	8003932 <HAL_TIM_PWM_Start+0x142>
 800392e:	2301      	movs	r3, #1
 8003930:	e000      	b.n	8003934 <HAL_TIM_PWM_Start+0x144>
 8003932:	2300      	movs	r3, #0
 8003934:	2b00      	cmp	r3, #0
 8003936:	d007      	beq.n	8003948 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003946:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	4a25      	ldr	r2, [pc, #148]	@ (80039e4 <HAL_TIM_PWM_Start+0x1f4>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d022      	beq.n	8003998 <HAL_TIM_PWM_Start+0x1a8>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800395a:	d01d      	beq.n	8003998 <HAL_TIM_PWM_Start+0x1a8>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	4a25      	ldr	r2, [pc, #148]	@ (80039f8 <HAL_TIM_PWM_Start+0x208>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d018      	beq.n	8003998 <HAL_TIM_PWM_Start+0x1a8>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4a24      	ldr	r2, [pc, #144]	@ (80039fc <HAL_TIM_PWM_Start+0x20c>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d013      	beq.n	8003998 <HAL_TIM_PWM_Start+0x1a8>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4a22      	ldr	r2, [pc, #136]	@ (8003a00 <HAL_TIM_PWM_Start+0x210>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d00e      	beq.n	8003998 <HAL_TIM_PWM_Start+0x1a8>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4a1a      	ldr	r2, [pc, #104]	@ (80039e8 <HAL_TIM_PWM_Start+0x1f8>)
 8003980:	4293      	cmp	r3, r2
 8003982:	d009      	beq.n	8003998 <HAL_TIM_PWM_Start+0x1a8>
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a1e      	ldr	r2, [pc, #120]	@ (8003a04 <HAL_TIM_PWM_Start+0x214>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d004      	beq.n	8003998 <HAL_TIM_PWM_Start+0x1a8>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a16      	ldr	r2, [pc, #88]	@ (80039ec <HAL_TIM_PWM_Start+0x1fc>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d115      	bne.n	80039c4 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	689a      	ldr	r2, [r3, #8]
 800399e:	4b1a      	ldr	r3, [pc, #104]	@ (8003a08 <HAL_TIM_PWM_Start+0x218>)
 80039a0:	4013      	ands	r3, r2
 80039a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	2b06      	cmp	r3, #6
 80039a8:	d015      	beq.n	80039d6 <HAL_TIM_PWM_Start+0x1e6>
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039b0:	d011      	beq.n	80039d6 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	681a      	ldr	r2, [r3, #0]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f042 0201 	orr.w	r2, r2, #1
 80039c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039c2:	e008      	b.n	80039d6 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	681a      	ldr	r2, [r3, #0]
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f042 0201 	orr.w	r2, r2, #1
 80039d2:	601a      	str	r2, [r3, #0]
 80039d4:	e000      	b.n	80039d8 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039d6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80039d8:	2300      	movs	r3, #0
}
 80039da:	4618      	mov	r0, r3
 80039dc:	3710      	adds	r7, #16
 80039de:	46bd      	mov	sp, r7
 80039e0:	bd80      	pop	{r7, pc}
 80039e2:	bf00      	nop
 80039e4:	40010000 	.word	0x40010000
 80039e8:	40010400 	.word	0x40010400
 80039ec:	40014000 	.word	0x40014000
 80039f0:	40014400 	.word	0x40014400
 80039f4:	40014800 	.word	0x40014800
 80039f8:	40000400 	.word	0x40000400
 80039fc:	40000800 	.word	0x40000800
 8003a00:	40000c00 	.word	0x40000c00
 8003a04:	40001800 	.word	0x40001800
 8003a08:	00010007 	.word	0x00010007

08003a0c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b082      	sub	sp, #8
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d101      	bne.n	8003a1e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	e049      	b.n	8003ab2 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a24:	b2db      	uxtb	r3, r3
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d106      	bne.n	8003a38 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003a32:	6878      	ldr	r0, [r7, #4]
 8003a34:	f000 f841 	bl	8003aba <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2202      	movs	r2, #2
 8003a3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	3304      	adds	r3, #4
 8003a48:	4619      	mov	r1, r3
 8003a4a:	4610      	mov	r0, r2
 8003a4c:	f000 fc38 	bl	80042c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2201      	movs	r2, #1
 8003a54:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2201      	movs	r2, #1
 8003a5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2201      	movs	r2, #1
 8003a64:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2201      	movs	r2, #1
 8003a6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2201      	movs	r2, #1
 8003a74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2201      	movs	r2, #1
 8003a7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2201      	movs	r2, #1
 8003a84:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2201      	movs	r2, #1
 8003a8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2201      	movs	r2, #1
 8003a94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2201      	movs	r2, #1
 8003a9c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2201      	movs	r2, #1
 8003aa4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2201      	movs	r2, #1
 8003aac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003ab0:	2300      	movs	r3, #0
}
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	3708      	adds	r7, #8
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bd80      	pop	{r7, pc}

08003aba <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8003aba:	b480      	push	{r7}
 8003abc:	b083      	sub	sp, #12
 8003abe:	af00      	add	r7, sp, #0
 8003ac0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8003ac2:	bf00      	nop
 8003ac4:	370c      	adds	r7, #12
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003acc:	4770      	bx	lr
	...

08003ad0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b084      	sub	sp, #16
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
 8003ad8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ada:	2300      	movs	r3, #0
 8003adc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d104      	bne.n	8003aee <HAL_TIM_IC_Start_IT+0x1e>
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003aea:	b2db      	uxtb	r3, r3
 8003aec:	e023      	b.n	8003b36 <HAL_TIM_IC_Start_IT+0x66>
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	2b04      	cmp	r3, #4
 8003af2:	d104      	bne.n	8003afe <HAL_TIM_IC_Start_IT+0x2e>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003afa:	b2db      	uxtb	r3, r3
 8003afc:	e01b      	b.n	8003b36 <HAL_TIM_IC_Start_IT+0x66>
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	2b08      	cmp	r3, #8
 8003b02:	d104      	bne.n	8003b0e <HAL_TIM_IC_Start_IT+0x3e>
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003b0a:	b2db      	uxtb	r3, r3
 8003b0c:	e013      	b.n	8003b36 <HAL_TIM_IC_Start_IT+0x66>
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	2b0c      	cmp	r3, #12
 8003b12:	d104      	bne.n	8003b1e <HAL_TIM_IC_Start_IT+0x4e>
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b1a:	b2db      	uxtb	r3, r3
 8003b1c:	e00b      	b.n	8003b36 <HAL_TIM_IC_Start_IT+0x66>
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	2b10      	cmp	r3, #16
 8003b22:	d104      	bne.n	8003b2e <HAL_TIM_IC_Start_IT+0x5e>
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003b2a:	b2db      	uxtb	r3, r3
 8003b2c:	e003      	b.n	8003b36 <HAL_TIM_IC_Start_IT+0x66>
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003b34:	b2db      	uxtb	r3, r3
 8003b36:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d104      	bne.n	8003b48 <HAL_TIM_IC_Start_IT+0x78>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003b44:	b2db      	uxtb	r3, r3
 8003b46:	e013      	b.n	8003b70 <HAL_TIM_IC_Start_IT+0xa0>
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	2b04      	cmp	r3, #4
 8003b4c:	d104      	bne.n	8003b58 <HAL_TIM_IC_Start_IT+0x88>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003b54:	b2db      	uxtb	r3, r3
 8003b56:	e00b      	b.n	8003b70 <HAL_TIM_IC_Start_IT+0xa0>
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	2b08      	cmp	r3, #8
 8003b5c:	d104      	bne.n	8003b68 <HAL_TIM_IC_Start_IT+0x98>
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8003b64:	b2db      	uxtb	r3, r3
 8003b66:	e003      	b.n	8003b70 <HAL_TIM_IC_Start_IT+0xa0>
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8003b6e:	b2db      	uxtb	r3, r3
 8003b70:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8003b72:	7bbb      	ldrb	r3, [r7, #14]
 8003b74:	2b01      	cmp	r3, #1
 8003b76:	d102      	bne.n	8003b7e <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8003b78:	7b7b      	ldrb	r3, [r7, #13]
 8003b7a:	2b01      	cmp	r3, #1
 8003b7c:	d001      	beq.n	8003b82 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e0e2      	b.n	8003d48 <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d104      	bne.n	8003b92 <HAL_TIM_IC_Start_IT+0xc2>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2202      	movs	r2, #2
 8003b8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003b90:	e023      	b.n	8003bda <HAL_TIM_IC_Start_IT+0x10a>
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	2b04      	cmp	r3, #4
 8003b96:	d104      	bne.n	8003ba2 <HAL_TIM_IC_Start_IT+0xd2>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2202      	movs	r2, #2
 8003b9c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003ba0:	e01b      	b.n	8003bda <HAL_TIM_IC_Start_IT+0x10a>
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	2b08      	cmp	r3, #8
 8003ba6:	d104      	bne.n	8003bb2 <HAL_TIM_IC_Start_IT+0xe2>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2202      	movs	r2, #2
 8003bac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003bb0:	e013      	b.n	8003bda <HAL_TIM_IC_Start_IT+0x10a>
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	2b0c      	cmp	r3, #12
 8003bb6:	d104      	bne.n	8003bc2 <HAL_TIM_IC_Start_IT+0xf2>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2202      	movs	r2, #2
 8003bbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003bc0:	e00b      	b.n	8003bda <HAL_TIM_IC_Start_IT+0x10a>
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	2b10      	cmp	r3, #16
 8003bc6:	d104      	bne.n	8003bd2 <HAL_TIM_IC_Start_IT+0x102>
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2202      	movs	r2, #2
 8003bcc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003bd0:	e003      	b.n	8003bda <HAL_TIM_IC_Start_IT+0x10a>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2202      	movs	r2, #2
 8003bd6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d104      	bne.n	8003bea <HAL_TIM_IC_Start_IT+0x11a>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2202      	movs	r2, #2
 8003be4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003be8:	e013      	b.n	8003c12 <HAL_TIM_IC_Start_IT+0x142>
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	2b04      	cmp	r3, #4
 8003bee:	d104      	bne.n	8003bfa <HAL_TIM_IC_Start_IT+0x12a>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2202      	movs	r2, #2
 8003bf4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003bf8:	e00b      	b.n	8003c12 <HAL_TIM_IC_Start_IT+0x142>
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	2b08      	cmp	r3, #8
 8003bfe:	d104      	bne.n	8003c0a <HAL_TIM_IC_Start_IT+0x13a>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2202      	movs	r2, #2
 8003c04:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003c08:	e003      	b.n	8003c12 <HAL_TIM_IC_Start_IT+0x142>
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2202      	movs	r2, #2
 8003c0e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	2b0c      	cmp	r3, #12
 8003c16:	d841      	bhi.n	8003c9c <HAL_TIM_IC_Start_IT+0x1cc>
 8003c18:	a201      	add	r2, pc, #4	@ (adr r2, 8003c20 <HAL_TIM_IC_Start_IT+0x150>)
 8003c1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c1e:	bf00      	nop
 8003c20:	08003c55 	.word	0x08003c55
 8003c24:	08003c9d 	.word	0x08003c9d
 8003c28:	08003c9d 	.word	0x08003c9d
 8003c2c:	08003c9d 	.word	0x08003c9d
 8003c30:	08003c67 	.word	0x08003c67
 8003c34:	08003c9d 	.word	0x08003c9d
 8003c38:	08003c9d 	.word	0x08003c9d
 8003c3c:	08003c9d 	.word	0x08003c9d
 8003c40:	08003c79 	.word	0x08003c79
 8003c44:	08003c9d 	.word	0x08003c9d
 8003c48:	08003c9d 	.word	0x08003c9d
 8003c4c:	08003c9d 	.word	0x08003c9d
 8003c50:	08003c8b 	.word	0x08003c8b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	68da      	ldr	r2, [r3, #12]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f042 0202 	orr.w	r2, r2, #2
 8003c62:	60da      	str	r2, [r3, #12]
      break;
 8003c64:	e01d      	b.n	8003ca2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	68da      	ldr	r2, [r3, #12]
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f042 0204 	orr.w	r2, r2, #4
 8003c74:	60da      	str	r2, [r3, #12]
      break;
 8003c76:	e014      	b.n	8003ca2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	68da      	ldr	r2, [r3, #12]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f042 0208 	orr.w	r2, r2, #8
 8003c86:	60da      	str	r2, [r3, #12]
      break;
 8003c88:	e00b      	b.n	8003ca2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	68da      	ldr	r2, [r3, #12]
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f042 0210 	orr.w	r2, r2, #16
 8003c98:	60da      	str	r2, [r3, #12]
      break;
 8003c9a:	e002      	b.n	8003ca2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	73fb      	strb	r3, [r7, #15]
      break;
 8003ca0:	bf00      	nop
  }

  if (status == HAL_OK)
 8003ca2:	7bfb      	ldrb	r3, [r7, #15]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d14e      	bne.n	8003d46 <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	2201      	movs	r2, #1
 8003cae:	6839      	ldr	r1, [r7, #0]
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	f001 f843 	bl	8004d3c <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	4a25      	ldr	r2, [pc, #148]	@ (8003d50 <HAL_TIM_IC_Start_IT+0x280>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d022      	beq.n	8003d06 <HAL_TIM_IC_Start_IT+0x236>
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003cc8:	d01d      	beq.n	8003d06 <HAL_TIM_IC_Start_IT+0x236>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a21      	ldr	r2, [pc, #132]	@ (8003d54 <HAL_TIM_IC_Start_IT+0x284>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d018      	beq.n	8003d06 <HAL_TIM_IC_Start_IT+0x236>
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	4a1f      	ldr	r2, [pc, #124]	@ (8003d58 <HAL_TIM_IC_Start_IT+0x288>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d013      	beq.n	8003d06 <HAL_TIM_IC_Start_IT+0x236>
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4a1e      	ldr	r2, [pc, #120]	@ (8003d5c <HAL_TIM_IC_Start_IT+0x28c>)
 8003ce4:	4293      	cmp	r3, r2
 8003ce6:	d00e      	beq.n	8003d06 <HAL_TIM_IC_Start_IT+0x236>
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4a1c      	ldr	r2, [pc, #112]	@ (8003d60 <HAL_TIM_IC_Start_IT+0x290>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d009      	beq.n	8003d06 <HAL_TIM_IC_Start_IT+0x236>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4a1b      	ldr	r2, [pc, #108]	@ (8003d64 <HAL_TIM_IC_Start_IT+0x294>)
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	d004      	beq.n	8003d06 <HAL_TIM_IC_Start_IT+0x236>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4a19      	ldr	r2, [pc, #100]	@ (8003d68 <HAL_TIM_IC_Start_IT+0x298>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d115      	bne.n	8003d32 <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	689a      	ldr	r2, [r3, #8]
 8003d0c:	4b17      	ldr	r3, [pc, #92]	@ (8003d6c <HAL_TIM_IC_Start_IT+0x29c>)
 8003d0e:	4013      	ands	r3, r2
 8003d10:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d12:	68bb      	ldr	r3, [r7, #8]
 8003d14:	2b06      	cmp	r3, #6
 8003d16:	d015      	beq.n	8003d44 <HAL_TIM_IC_Start_IT+0x274>
 8003d18:	68bb      	ldr	r3, [r7, #8]
 8003d1a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d1e:	d011      	beq.n	8003d44 <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	681a      	ldr	r2, [r3, #0]
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f042 0201 	orr.w	r2, r2, #1
 8003d2e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d30:	e008      	b.n	8003d44 <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	681a      	ldr	r2, [r3, #0]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f042 0201 	orr.w	r2, r2, #1
 8003d40:	601a      	str	r2, [r3, #0]
 8003d42:	e000      	b.n	8003d46 <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d44:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8003d46:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d48:	4618      	mov	r0, r3
 8003d4a:	3710      	adds	r7, #16
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	bd80      	pop	{r7, pc}
 8003d50:	40010000 	.word	0x40010000
 8003d54:	40000400 	.word	0x40000400
 8003d58:	40000800 	.word	0x40000800
 8003d5c:	40000c00 	.word	0x40000c00
 8003d60:	40010400 	.word	0x40010400
 8003d64:	40001800 	.word	0x40001800
 8003d68:	40014000 	.word	0x40014000
 8003d6c:	00010007 	.word	0x00010007

08003d70 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b086      	sub	sp, #24
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	60f8      	str	r0, [r7, #12]
 8003d78:	60b9      	str	r1, [r7, #8]
 8003d7a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003d86:	2b01      	cmp	r3, #1
 8003d88:	d101      	bne.n	8003d8e <HAL_TIM_IC_ConfigChannel+0x1e>
 8003d8a:	2302      	movs	r3, #2
 8003d8c:	e088      	b.n	8003ea0 <HAL_TIM_IC_ConfigChannel+0x130>
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	2201      	movs	r2, #1
 8003d92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d11b      	bne.n	8003dd4 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003da0:	68bb      	ldr	r3, [r7, #8]
 8003da2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003da8:	68bb      	ldr	r3, [r7, #8]
 8003daa:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8003dac:	f000 fdfe 	bl	80049ac <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	699a      	ldr	r2, [r3, #24]
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f022 020c 	bic.w	r2, r2, #12
 8003dbe:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	6999      	ldr	r1, [r3, #24]
 8003dc6:	68bb      	ldr	r3, [r7, #8]
 8003dc8:	689a      	ldr	r2, [r3, #8]
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	430a      	orrs	r2, r1
 8003dd0:	619a      	str	r2, [r3, #24]
 8003dd2:	e060      	b.n	8003e96 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2b04      	cmp	r3, #4
 8003dd8:	d11c      	bne.n	8003e14 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003de2:	68bb      	ldr	r3, [r7, #8]
 8003de4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003de6:	68bb      	ldr	r3, [r7, #8]
 8003de8:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8003dea:	f000 fe82 	bl	8004af2 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	699a      	ldr	r2, [r3, #24]
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8003dfc:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	6999      	ldr	r1, [r3, #24]
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	689b      	ldr	r3, [r3, #8]
 8003e08:	021a      	lsls	r2, r3, #8
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	430a      	orrs	r2, r1
 8003e10:	619a      	str	r2, [r3, #24]
 8003e12:	e040      	b.n	8003e96 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2b08      	cmp	r3, #8
 8003e18:	d11b      	bne.n	8003e52 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003e1e:	68bb      	ldr	r3, [r7, #8]
 8003e20:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003e26:	68bb      	ldr	r3, [r7, #8]
 8003e28:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8003e2a:	f000 fecf 	bl	8004bcc <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	69da      	ldr	r2, [r3, #28]
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f022 020c 	bic.w	r2, r2, #12
 8003e3c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	69d9      	ldr	r1, [r3, #28]
 8003e44:	68bb      	ldr	r3, [r7, #8]
 8003e46:	689a      	ldr	r2, [r3, #8]
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	430a      	orrs	r2, r1
 8003e4e:	61da      	str	r2, [r3, #28]
 8003e50:	e021      	b.n	8003e96 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2b0c      	cmp	r3, #12
 8003e56:	d11c      	bne.n	8003e92 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003e5c:	68bb      	ldr	r3, [r7, #8]
 8003e5e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003e60:	68bb      	ldr	r3, [r7, #8]
 8003e62:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003e64:	68bb      	ldr	r3, [r7, #8]
 8003e66:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8003e68:	f000 feec 	bl	8004c44 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	69da      	ldr	r2, [r3, #28]
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8003e7a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	69d9      	ldr	r1, [r3, #28]
 8003e82:	68bb      	ldr	r3, [r7, #8]
 8003e84:	689b      	ldr	r3, [r3, #8]
 8003e86:	021a      	lsls	r2, r3, #8
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	430a      	orrs	r2, r1
 8003e8e:	61da      	str	r2, [r3, #28]
 8003e90:	e001      	b.n	8003e96 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8003e92:	2301      	movs	r3, #1
 8003e94:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003e9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	3718      	adds	r7, #24
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bd80      	pop	{r7, pc}

08003ea8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b086      	sub	sp, #24
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	60f8      	str	r0, [r7, #12]
 8003eb0:	60b9      	str	r1, [r7, #8]
 8003eb2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	d101      	bne.n	8003ec6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003ec2:	2302      	movs	r3, #2
 8003ec4:	e0ff      	b.n	80040c6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2201      	movs	r2, #1
 8003eca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2b14      	cmp	r3, #20
 8003ed2:	f200 80f0 	bhi.w	80040b6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003ed6:	a201      	add	r2, pc, #4	@ (adr r2, 8003edc <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003ed8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003edc:	08003f31 	.word	0x08003f31
 8003ee0:	080040b7 	.word	0x080040b7
 8003ee4:	080040b7 	.word	0x080040b7
 8003ee8:	080040b7 	.word	0x080040b7
 8003eec:	08003f71 	.word	0x08003f71
 8003ef0:	080040b7 	.word	0x080040b7
 8003ef4:	080040b7 	.word	0x080040b7
 8003ef8:	080040b7 	.word	0x080040b7
 8003efc:	08003fb3 	.word	0x08003fb3
 8003f00:	080040b7 	.word	0x080040b7
 8003f04:	080040b7 	.word	0x080040b7
 8003f08:	080040b7 	.word	0x080040b7
 8003f0c:	08003ff3 	.word	0x08003ff3
 8003f10:	080040b7 	.word	0x080040b7
 8003f14:	080040b7 	.word	0x080040b7
 8003f18:	080040b7 	.word	0x080040b7
 8003f1c:	08004035 	.word	0x08004035
 8003f20:	080040b7 	.word	0x080040b7
 8003f24:	080040b7 	.word	0x080040b7
 8003f28:	080040b7 	.word	0x080040b7
 8003f2c:	08004075 	.word	0x08004075
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	68b9      	ldr	r1, [r7, #8]
 8003f36:	4618      	mov	r0, r3
 8003f38:	f000 fa62 	bl	8004400 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	699a      	ldr	r2, [r3, #24]
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f042 0208 	orr.w	r2, r2, #8
 8003f4a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	699a      	ldr	r2, [r3, #24]
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f022 0204 	bic.w	r2, r2, #4
 8003f5a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	6999      	ldr	r1, [r3, #24]
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	691a      	ldr	r2, [r3, #16]
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	430a      	orrs	r2, r1
 8003f6c:	619a      	str	r2, [r3, #24]
      break;
 8003f6e:	e0a5      	b.n	80040bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	68b9      	ldr	r1, [r7, #8]
 8003f76:	4618      	mov	r0, r3
 8003f78:	f000 fad2 	bl	8004520 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	699a      	ldr	r2, [r3, #24]
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003f8a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	699a      	ldr	r2, [r3, #24]
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f9a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	6999      	ldr	r1, [r3, #24]
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	691b      	ldr	r3, [r3, #16]
 8003fa6:	021a      	lsls	r2, r3, #8
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	430a      	orrs	r2, r1
 8003fae:	619a      	str	r2, [r3, #24]
      break;
 8003fb0:	e084      	b.n	80040bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	68b9      	ldr	r1, [r7, #8]
 8003fb8:	4618      	mov	r0, r3
 8003fba:	f000 fb3b 	bl	8004634 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	69da      	ldr	r2, [r3, #28]
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f042 0208 	orr.w	r2, r2, #8
 8003fcc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	69da      	ldr	r2, [r3, #28]
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f022 0204 	bic.w	r2, r2, #4
 8003fdc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	69d9      	ldr	r1, [r3, #28]
 8003fe4:	68bb      	ldr	r3, [r7, #8]
 8003fe6:	691a      	ldr	r2, [r3, #16]
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	430a      	orrs	r2, r1
 8003fee:	61da      	str	r2, [r3, #28]
      break;
 8003ff0:	e064      	b.n	80040bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	68b9      	ldr	r1, [r7, #8]
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	f000 fba3 	bl	8004744 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	69da      	ldr	r2, [r3, #28]
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800400c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	69da      	ldr	r2, [r3, #28]
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800401c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	69d9      	ldr	r1, [r3, #28]
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	691b      	ldr	r3, [r3, #16]
 8004028:	021a      	lsls	r2, r3, #8
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	430a      	orrs	r2, r1
 8004030:	61da      	str	r2, [r3, #28]
      break;
 8004032:	e043      	b.n	80040bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	68b9      	ldr	r1, [r7, #8]
 800403a:	4618      	mov	r0, r3
 800403c:	f000 fbec 	bl	8004818 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f042 0208 	orr.w	r2, r2, #8
 800404e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f022 0204 	bic.w	r2, r2, #4
 800405e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004066:	68bb      	ldr	r3, [r7, #8]
 8004068:	691a      	ldr	r2, [r3, #16]
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	430a      	orrs	r2, r1
 8004070:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004072:	e023      	b.n	80040bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	68b9      	ldr	r1, [r7, #8]
 800407a:	4618      	mov	r0, r3
 800407c:	f000 fc30 	bl	80048e0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800408e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800409e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80040a6:	68bb      	ldr	r3, [r7, #8]
 80040a8:	691b      	ldr	r3, [r3, #16]
 80040aa:	021a      	lsls	r2, r3, #8
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	430a      	orrs	r2, r1
 80040b2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80040b4:	e002      	b.n	80040bc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80040b6:	2301      	movs	r3, #1
 80040b8:	75fb      	strb	r3, [r7, #23]
      break;
 80040ba:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	2200      	movs	r2, #0
 80040c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80040c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80040c6:	4618      	mov	r0, r3
 80040c8:	3718      	adds	r7, #24
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bd80      	pop	{r7, pc}
 80040ce:	bf00      	nop

080040d0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b084      	sub	sp, #16
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
 80040d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80040da:	2300      	movs	r3, #0
 80040dc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80040e4:	2b01      	cmp	r3, #1
 80040e6:	d101      	bne.n	80040ec <HAL_TIM_ConfigClockSource+0x1c>
 80040e8:	2302      	movs	r3, #2
 80040ea:	e0dc      	b.n	80042a6 <HAL_TIM_ConfigClockSource+0x1d6>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2201      	movs	r2, #1
 80040f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2202      	movs	r2, #2
 80040f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	689b      	ldr	r3, [r3, #8]
 8004102:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004104:	68ba      	ldr	r2, [r7, #8]
 8004106:	4b6a      	ldr	r3, [pc, #424]	@ (80042b0 <HAL_TIM_ConfigClockSource+0x1e0>)
 8004108:	4013      	ands	r3, r2
 800410a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004112:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	68ba      	ldr	r2, [r7, #8]
 800411a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a64      	ldr	r2, [pc, #400]	@ (80042b4 <HAL_TIM_ConfigClockSource+0x1e4>)
 8004122:	4293      	cmp	r3, r2
 8004124:	f000 80a9 	beq.w	800427a <HAL_TIM_ConfigClockSource+0x1aa>
 8004128:	4a62      	ldr	r2, [pc, #392]	@ (80042b4 <HAL_TIM_ConfigClockSource+0x1e4>)
 800412a:	4293      	cmp	r3, r2
 800412c:	f200 80ae 	bhi.w	800428c <HAL_TIM_ConfigClockSource+0x1bc>
 8004130:	4a61      	ldr	r2, [pc, #388]	@ (80042b8 <HAL_TIM_ConfigClockSource+0x1e8>)
 8004132:	4293      	cmp	r3, r2
 8004134:	f000 80a1 	beq.w	800427a <HAL_TIM_ConfigClockSource+0x1aa>
 8004138:	4a5f      	ldr	r2, [pc, #380]	@ (80042b8 <HAL_TIM_ConfigClockSource+0x1e8>)
 800413a:	4293      	cmp	r3, r2
 800413c:	f200 80a6 	bhi.w	800428c <HAL_TIM_ConfigClockSource+0x1bc>
 8004140:	4a5e      	ldr	r2, [pc, #376]	@ (80042bc <HAL_TIM_ConfigClockSource+0x1ec>)
 8004142:	4293      	cmp	r3, r2
 8004144:	f000 8099 	beq.w	800427a <HAL_TIM_ConfigClockSource+0x1aa>
 8004148:	4a5c      	ldr	r2, [pc, #368]	@ (80042bc <HAL_TIM_ConfigClockSource+0x1ec>)
 800414a:	4293      	cmp	r3, r2
 800414c:	f200 809e 	bhi.w	800428c <HAL_TIM_ConfigClockSource+0x1bc>
 8004150:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8004154:	f000 8091 	beq.w	800427a <HAL_TIM_ConfigClockSource+0x1aa>
 8004158:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800415c:	f200 8096 	bhi.w	800428c <HAL_TIM_ConfigClockSource+0x1bc>
 8004160:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004164:	f000 8089 	beq.w	800427a <HAL_TIM_ConfigClockSource+0x1aa>
 8004168:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800416c:	f200 808e 	bhi.w	800428c <HAL_TIM_ConfigClockSource+0x1bc>
 8004170:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004174:	d03e      	beq.n	80041f4 <HAL_TIM_ConfigClockSource+0x124>
 8004176:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800417a:	f200 8087 	bhi.w	800428c <HAL_TIM_ConfigClockSource+0x1bc>
 800417e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004182:	f000 8086 	beq.w	8004292 <HAL_TIM_ConfigClockSource+0x1c2>
 8004186:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800418a:	d87f      	bhi.n	800428c <HAL_TIM_ConfigClockSource+0x1bc>
 800418c:	2b70      	cmp	r3, #112	@ 0x70
 800418e:	d01a      	beq.n	80041c6 <HAL_TIM_ConfigClockSource+0xf6>
 8004190:	2b70      	cmp	r3, #112	@ 0x70
 8004192:	d87b      	bhi.n	800428c <HAL_TIM_ConfigClockSource+0x1bc>
 8004194:	2b60      	cmp	r3, #96	@ 0x60
 8004196:	d050      	beq.n	800423a <HAL_TIM_ConfigClockSource+0x16a>
 8004198:	2b60      	cmp	r3, #96	@ 0x60
 800419a:	d877      	bhi.n	800428c <HAL_TIM_ConfigClockSource+0x1bc>
 800419c:	2b50      	cmp	r3, #80	@ 0x50
 800419e:	d03c      	beq.n	800421a <HAL_TIM_ConfigClockSource+0x14a>
 80041a0:	2b50      	cmp	r3, #80	@ 0x50
 80041a2:	d873      	bhi.n	800428c <HAL_TIM_ConfigClockSource+0x1bc>
 80041a4:	2b40      	cmp	r3, #64	@ 0x40
 80041a6:	d058      	beq.n	800425a <HAL_TIM_ConfigClockSource+0x18a>
 80041a8:	2b40      	cmp	r3, #64	@ 0x40
 80041aa:	d86f      	bhi.n	800428c <HAL_TIM_ConfigClockSource+0x1bc>
 80041ac:	2b30      	cmp	r3, #48	@ 0x30
 80041ae:	d064      	beq.n	800427a <HAL_TIM_ConfigClockSource+0x1aa>
 80041b0:	2b30      	cmp	r3, #48	@ 0x30
 80041b2:	d86b      	bhi.n	800428c <HAL_TIM_ConfigClockSource+0x1bc>
 80041b4:	2b20      	cmp	r3, #32
 80041b6:	d060      	beq.n	800427a <HAL_TIM_ConfigClockSource+0x1aa>
 80041b8:	2b20      	cmp	r3, #32
 80041ba:	d867      	bhi.n	800428c <HAL_TIM_ConfigClockSource+0x1bc>
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d05c      	beq.n	800427a <HAL_TIM_ConfigClockSource+0x1aa>
 80041c0:	2b10      	cmp	r3, #16
 80041c2:	d05a      	beq.n	800427a <HAL_TIM_ConfigClockSource+0x1aa>
 80041c4:	e062      	b.n	800428c <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80041d6:	f000 fd91 	bl	8004cfc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	689b      	ldr	r3, [r3, #8]
 80041e0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80041e2:	68bb      	ldr	r3, [r7, #8]
 80041e4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80041e8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	68ba      	ldr	r2, [r7, #8]
 80041f0:	609a      	str	r2, [r3, #8]
      break;
 80041f2:	e04f      	b.n	8004294 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004204:	f000 fd7a 	bl	8004cfc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	689a      	ldr	r2, [r3, #8]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004216:	609a      	str	r2, [r3, #8]
      break;
 8004218:	e03c      	b.n	8004294 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004226:	461a      	mov	r2, r3
 8004228:	f000 fc34 	bl	8004a94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	2150      	movs	r1, #80	@ 0x50
 8004232:	4618      	mov	r0, r3
 8004234:	f000 fd44 	bl	8004cc0 <TIM_ITRx_SetConfig>
      break;
 8004238:	e02c      	b.n	8004294 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004246:	461a      	mov	r2, r3
 8004248:	f000 fc90 	bl	8004b6c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	2160      	movs	r1, #96	@ 0x60
 8004252:	4618      	mov	r0, r3
 8004254:	f000 fd34 	bl	8004cc0 <TIM_ITRx_SetConfig>
      break;
 8004258:	e01c      	b.n	8004294 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004266:	461a      	mov	r2, r3
 8004268:	f000 fc14 	bl	8004a94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	2140      	movs	r1, #64	@ 0x40
 8004272:	4618      	mov	r0, r3
 8004274:	f000 fd24 	bl	8004cc0 <TIM_ITRx_SetConfig>
      break;
 8004278:	e00c      	b.n	8004294 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681a      	ldr	r2, [r3, #0]
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4619      	mov	r1, r3
 8004284:	4610      	mov	r0, r2
 8004286:	f000 fd1b 	bl	8004cc0 <TIM_ITRx_SetConfig>
      break;
 800428a:	e003      	b.n	8004294 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800428c:	2301      	movs	r3, #1
 800428e:	73fb      	strb	r3, [r7, #15]
      break;
 8004290:	e000      	b.n	8004294 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8004292:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2201      	movs	r2, #1
 8004298:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2200      	movs	r2, #0
 80042a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80042a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80042a6:	4618      	mov	r0, r3
 80042a8:	3710      	adds	r7, #16
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}
 80042ae:	bf00      	nop
 80042b0:	ffceff88 	.word	0xffceff88
 80042b4:	00100040 	.word	0x00100040
 80042b8:	00100030 	.word	0x00100030
 80042bc:	00100020 	.word	0x00100020

080042c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80042c0:	b480      	push	{r7}
 80042c2:	b085      	sub	sp, #20
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
 80042c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	4a43      	ldr	r2, [pc, #268]	@ (80043e0 <TIM_Base_SetConfig+0x120>)
 80042d4:	4293      	cmp	r3, r2
 80042d6:	d013      	beq.n	8004300 <TIM_Base_SetConfig+0x40>
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042de:	d00f      	beq.n	8004300 <TIM_Base_SetConfig+0x40>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	4a40      	ldr	r2, [pc, #256]	@ (80043e4 <TIM_Base_SetConfig+0x124>)
 80042e4:	4293      	cmp	r3, r2
 80042e6:	d00b      	beq.n	8004300 <TIM_Base_SetConfig+0x40>
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	4a3f      	ldr	r2, [pc, #252]	@ (80043e8 <TIM_Base_SetConfig+0x128>)
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d007      	beq.n	8004300 <TIM_Base_SetConfig+0x40>
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	4a3e      	ldr	r2, [pc, #248]	@ (80043ec <TIM_Base_SetConfig+0x12c>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d003      	beq.n	8004300 <TIM_Base_SetConfig+0x40>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	4a3d      	ldr	r2, [pc, #244]	@ (80043f0 <TIM_Base_SetConfig+0x130>)
 80042fc:	4293      	cmp	r3, r2
 80042fe:	d108      	bne.n	8004312 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004306:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	685b      	ldr	r3, [r3, #4]
 800430c:	68fa      	ldr	r2, [r7, #12]
 800430e:	4313      	orrs	r3, r2
 8004310:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	4a32      	ldr	r2, [pc, #200]	@ (80043e0 <TIM_Base_SetConfig+0x120>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d01f      	beq.n	800435a <TIM_Base_SetConfig+0x9a>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004320:	d01b      	beq.n	800435a <TIM_Base_SetConfig+0x9a>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	4a2f      	ldr	r2, [pc, #188]	@ (80043e4 <TIM_Base_SetConfig+0x124>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d017      	beq.n	800435a <TIM_Base_SetConfig+0x9a>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	4a2e      	ldr	r2, [pc, #184]	@ (80043e8 <TIM_Base_SetConfig+0x128>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d013      	beq.n	800435a <TIM_Base_SetConfig+0x9a>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	4a2d      	ldr	r2, [pc, #180]	@ (80043ec <TIM_Base_SetConfig+0x12c>)
 8004336:	4293      	cmp	r3, r2
 8004338:	d00f      	beq.n	800435a <TIM_Base_SetConfig+0x9a>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	4a2c      	ldr	r2, [pc, #176]	@ (80043f0 <TIM_Base_SetConfig+0x130>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d00b      	beq.n	800435a <TIM_Base_SetConfig+0x9a>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	4a2b      	ldr	r2, [pc, #172]	@ (80043f4 <TIM_Base_SetConfig+0x134>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d007      	beq.n	800435a <TIM_Base_SetConfig+0x9a>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	4a2a      	ldr	r2, [pc, #168]	@ (80043f8 <TIM_Base_SetConfig+0x138>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d003      	beq.n	800435a <TIM_Base_SetConfig+0x9a>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	4a29      	ldr	r2, [pc, #164]	@ (80043fc <TIM_Base_SetConfig+0x13c>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d108      	bne.n	800436c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004360:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	68db      	ldr	r3, [r3, #12]
 8004366:	68fa      	ldr	r2, [r7, #12]
 8004368:	4313      	orrs	r3, r2
 800436a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	695b      	ldr	r3, [r3, #20]
 8004376:	4313      	orrs	r3, r2
 8004378:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	689a      	ldr	r2, [r3, #8]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	681a      	ldr	r2, [r3, #0]
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	4a14      	ldr	r2, [pc, #80]	@ (80043e0 <TIM_Base_SetConfig+0x120>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d00f      	beq.n	80043b2 <TIM_Base_SetConfig+0xf2>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	4a16      	ldr	r2, [pc, #88]	@ (80043f0 <TIM_Base_SetConfig+0x130>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d00b      	beq.n	80043b2 <TIM_Base_SetConfig+0xf2>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	4a15      	ldr	r2, [pc, #84]	@ (80043f4 <TIM_Base_SetConfig+0x134>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d007      	beq.n	80043b2 <TIM_Base_SetConfig+0xf2>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	4a14      	ldr	r2, [pc, #80]	@ (80043f8 <TIM_Base_SetConfig+0x138>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d003      	beq.n	80043b2 <TIM_Base_SetConfig+0xf2>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	4a13      	ldr	r2, [pc, #76]	@ (80043fc <TIM_Base_SetConfig+0x13c>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d103      	bne.n	80043ba <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	691a      	ldr	r2, [r3, #16]
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f043 0204 	orr.w	r2, r3, #4
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2201      	movs	r2, #1
 80043ca:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	68fa      	ldr	r2, [r7, #12]
 80043d0:	601a      	str	r2, [r3, #0]
}
 80043d2:	bf00      	nop
 80043d4:	3714      	adds	r7, #20
 80043d6:	46bd      	mov	sp, r7
 80043d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043dc:	4770      	bx	lr
 80043de:	bf00      	nop
 80043e0:	40010000 	.word	0x40010000
 80043e4:	40000400 	.word	0x40000400
 80043e8:	40000800 	.word	0x40000800
 80043ec:	40000c00 	.word	0x40000c00
 80043f0:	40010400 	.word	0x40010400
 80043f4:	40014000 	.word	0x40014000
 80043f8:	40014400 	.word	0x40014400
 80043fc:	40014800 	.word	0x40014800

08004400 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004400:	b480      	push	{r7}
 8004402:	b087      	sub	sp, #28
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
 8004408:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6a1b      	ldr	r3, [r3, #32]
 800440e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6a1b      	ldr	r3, [r3, #32]
 8004414:	f023 0201 	bic.w	r2, r3, #1
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	685b      	ldr	r3, [r3, #4]
 8004420:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	699b      	ldr	r3, [r3, #24]
 8004426:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004428:	68fa      	ldr	r2, [r7, #12]
 800442a:	4b37      	ldr	r3, [pc, #220]	@ (8004508 <TIM_OC1_SetConfig+0x108>)
 800442c:	4013      	ands	r3, r2
 800442e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	f023 0303 	bic.w	r3, r3, #3
 8004436:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	68fa      	ldr	r2, [r7, #12]
 800443e:	4313      	orrs	r3, r2
 8004440:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	f023 0302 	bic.w	r3, r3, #2
 8004448:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	697a      	ldr	r2, [r7, #20]
 8004450:	4313      	orrs	r3, r2
 8004452:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	4a2d      	ldr	r2, [pc, #180]	@ (800450c <TIM_OC1_SetConfig+0x10c>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d00f      	beq.n	800447c <TIM_OC1_SetConfig+0x7c>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	4a2c      	ldr	r2, [pc, #176]	@ (8004510 <TIM_OC1_SetConfig+0x110>)
 8004460:	4293      	cmp	r3, r2
 8004462:	d00b      	beq.n	800447c <TIM_OC1_SetConfig+0x7c>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	4a2b      	ldr	r2, [pc, #172]	@ (8004514 <TIM_OC1_SetConfig+0x114>)
 8004468:	4293      	cmp	r3, r2
 800446a:	d007      	beq.n	800447c <TIM_OC1_SetConfig+0x7c>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	4a2a      	ldr	r2, [pc, #168]	@ (8004518 <TIM_OC1_SetConfig+0x118>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d003      	beq.n	800447c <TIM_OC1_SetConfig+0x7c>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	4a29      	ldr	r2, [pc, #164]	@ (800451c <TIM_OC1_SetConfig+0x11c>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d10c      	bne.n	8004496 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	f023 0308 	bic.w	r3, r3, #8
 8004482:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	68db      	ldr	r3, [r3, #12]
 8004488:	697a      	ldr	r2, [r7, #20]
 800448a:	4313      	orrs	r3, r2
 800448c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800448e:	697b      	ldr	r3, [r7, #20]
 8004490:	f023 0304 	bic.w	r3, r3, #4
 8004494:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	4a1c      	ldr	r2, [pc, #112]	@ (800450c <TIM_OC1_SetConfig+0x10c>)
 800449a:	4293      	cmp	r3, r2
 800449c:	d00f      	beq.n	80044be <TIM_OC1_SetConfig+0xbe>
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	4a1b      	ldr	r2, [pc, #108]	@ (8004510 <TIM_OC1_SetConfig+0x110>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d00b      	beq.n	80044be <TIM_OC1_SetConfig+0xbe>
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	4a1a      	ldr	r2, [pc, #104]	@ (8004514 <TIM_OC1_SetConfig+0x114>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d007      	beq.n	80044be <TIM_OC1_SetConfig+0xbe>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	4a19      	ldr	r2, [pc, #100]	@ (8004518 <TIM_OC1_SetConfig+0x118>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d003      	beq.n	80044be <TIM_OC1_SetConfig+0xbe>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	4a18      	ldr	r2, [pc, #96]	@ (800451c <TIM_OC1_SetConfig+0x11c>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d111      	bne.n	80044e2 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80044c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80044c6:	693b      	ldr	r3, [r7, #16]
 80044c8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80044cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	695b      	ldr	r3, [r3, #20]
 80044d2:	693a      	ldr	r2, [r7, #16]
 80044d4:	4313      	orrs	r3, r2
 80044d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	699b      	ldr	r3, [r3, #24]
 80044dc:	693a      	ldr	r2, [r7, #16]
 80044de:	4313      	orrs	r3, r2
 80044e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	693a      	ldr	r2, [r7, #16]
 80044e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	68fa      	ldr	r2, [r7, #12]
 80044ec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	685a      	ldr	r2, [r3, #4]
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	697a      	ldr	r2, [r7, #20]
 80044fa:	621a      	str	r2, [r3, #32]
}
 80044fc:	bf00      	nop
 80044fe:	371c      	adds	r7, #28
 8004500:	46bd      	mov	sp, r7
 8004502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004506:	4770      	bx	lr
 8004508:	fffeff8f 	.word	0xfffeff8f
 800450c:	40010000 	.word	0x40010000
 8004510:	40010400 	.word	0x40010400
 8004514:	40014000 	.word	0x40014000
 8004518:	40014400 	.word	0x40014400
 800451c:	40014800 	.word	0x40014800

08004520 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004520:	b480      	push	{r7}
 8004522:	b087      	sub	sp, #28
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
 8004528:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6a1b      	ldr	r3, [r3, #32]
 800452e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6a1b      	ldr	r3, [r3, #32]
 8004534:	f023 0210 	bic.w	r2, r3, #16
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	699b      	ldr	r3, [r3, #24]
 8004546:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004548:	68fa      	ldr	r2, [r7, #12]
 800454a:	4b34      	ldr	r3, [pc, #208]	@ (800461c <TIM_OC2_SetConfig+0xfc>)
 800454c:	4013      	ands	r3, r2
 800454e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004556:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	021b      	lsls	r3, r3, #8
 800455e:	68fa      	ldr	r2, [r7, #12]
 8004560:	4313      	orrs	r3, r2
 8004562:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004564:	697b      	ldr	r3, [r7, #20]
 8004566:	f023 0320 	bic.w	r3, r3, #32
 800456a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	689b      	ldr	r3, [r3, #8]
 8004570:	011b      	lsls	r3, r3, #4
 8004572:	697a      	ldr	r2, [r7, #20]
 8004574:	4313      	orrs	r3, r2
 8004576:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	4a29      	ldr	r2, [pc, #164]	@ (8004620 <TIM_OC2_SetConfig+0x100>)
 800457c:	4293      	cmp	r3, r2
 800457e:	d003      	beq.n	8004588 <TIM_OC2_SetConfig+0x68>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	4a28      	ldr	r2, [pc, #160]	@ (8004624 <TIM_OC2_SetConfig+0x104>)
 8004584:	4293      	cmp	r3, r2
 8004586:	d10d      	bne.n	80045a4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004588:	697b      	ldr	r3, [r7, #20]
 800458a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800458e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	68db      	ldr	r3, [r3, #12]
 8004594:	011b      	lsls	r3, r3, #4
 8004596:	697a      	ldr	r2, [r7, #20]
 8004598:	4313      	orrs	r3, r2
 800459a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800459c:	697b      	ldr	r3, [r7, #20]
 800459e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80045a2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	4a1e      	ldr	r2, [pc, #120]	@ (8004620 <TIM_OC2_SetConfig+0x100>)
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d00f      	beq.n	80045cc <TIM_OC2_SetConfig+0xac>
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	4a1d      	ldr	r2, [pc, #116]	@ (8004624 <TIM_OC2_SetConfig+0x104>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d00b      	beq.n	80045cc <TIM_OC2_SetConfig+0xac>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	4a1c      	ldr	r2, [pc, #112]	@ (8004628 <TIM_OC2_SetConfig+0x108>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d007      	beq.n	80045cc <TIM_OC2_SetConfig+0xac>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	4a1b      	ldr	r2, [pc, #108]	@ (800462c <TIM_OC2_SetConfig+0x10c>)
 80045c0:	4293      	cmp	r3, r2
 80045c2:	d003      	beq.n	80045cc <TIM_OC2_SetConfig+0xac>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	4a1a      	ldr	r2, [pc, #104]	@ (8004630 <TIM_OC2_SetConfig+0x110>)
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d113      	bne.n	80045f4 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80045cc:	693b      	ldr	r3, [r7, #16]
 80045ce:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80045d2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80045d4:	693b      	ldr	r3, [r7, #16]
 80045d6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80045da:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	695b      	ldr	r3, [r3, #20]
 80045e0:	009b      	lsls	r3, r3, #2
 80045e2:	693a      	ldr	r2, [r7, #16]
 80045e4:	4313      	orrs	r3, r2
 80045e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	699b      	ldr	r3, [r3, #24]
 80045ec:	009b      	lsls	r3, r3, #2
 80045ee:	693a      	ldr	r2, [r7, #16]
 80045f0:	4313      	orrs	r3, r2
 80045f2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	693a      	ldr	r2, [r7, #16]
 80045f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	68fa      	ldr	r2, [r7, #12]
 80045fe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	685a      	ldr	r2, [r3, #4]
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	697a      	ldr	r2, [r7, #20]
 800460c:	621a      	str	r2, [r3, #32]
}
 800460e:	bf00      	nop
 8004610:	371c      	adds	r7, #28
 8004612:	46bd      	mov	sp, r7
 8004614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004618:	4770      	bx	lr
 800461a:	bf00      	nop
 800461c:	feff8fff 	.word	0xfeff8fff
 8004620:	40010000 	.word	0x40010000
 8004624:	40010400 	.word	0x40010400
 8004628:	40014000 	.word	0x40014000
 800462c:	40014400 	.word	0x40014400
 8004630:	40014800 	.word	0x40014800

08004634 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004634:	b480      	push	{r7}
 8004636:	b087      	sub	sp, #28
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
 800463c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6a1b      	ldr	r3, [r3, #32]
 8004642:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6a1b      	ldr	r3, [r3, #32]
 8004648:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	685b      	ldr	r3, [r3, #4]
 8004654:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	69db      	ldr	r3, [r3, #28]
 800465a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800465c:	68fa      	ldr	r2, [r7, #12]
 800465e:	4b33      	ldr	r3, [pc, #204]	@ (800472c <TIM_OC3_SetConfig+0xf8>)
 8004660:	4013      	ands	r3, r2
 8004662:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	f023 0303 	bic.w	r3, r3, #3
 800466a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	68fa      	ldr	r2, [r7, #12]
 8004672:	4313      	orrs	r3, r2
 8004674:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004676:	697b      	ldr	r3, [r7, #20]
 8004678:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800467c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	689b      	ldr	r3, [r3, #8]
 8004682:	021b      	lsls	r3, r3, #8
 8004684:	697a      	ldr	r2, [r7, #20]
 8004686:	4313      	orrs	r3, r2
 8004688:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	4a28      	ldr	r2, [pc, #160]	@ (8004730 <TIM_OC3_SetConfig+0xfc>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d003      	beq.n	800469a <TIM_OC3_SetConfig+0x66>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	4a27      	ldr	r2, [pc, #156]	@ (8004734 <TIM_OC3_SetConfig+0x100>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d10d      	bne.n	80046b6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800469a:	697b      	ldr	r3, [r7, #20]
 800469c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80046a0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	68db      	ldr	r3, [r3, #12]
 80046a6:	021b      	lsls	r3, r3, #8
 80046a8:	697a      	ldr	r2, [r7, #20]
 80046aa:	4313      	orrs	r3, r2
 80046ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80046ae:	697b      	ldr	r3, [r7, #20]
 80046b0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80046b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	4a1d      	ldr	r2, [pc, #116]	@ (8004730 <TIM_OC3_SetConfig+0xfc>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d00f      	beq.n	80046de <TIM_OC3_SetConfig+0xaa>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	4a1c      	ldr	r2, [pc, #112]	@ (8004734 <TIM_OC3_SetConfig+0x100>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d00b      	beq.n	80046de <TIM_OC3_SetConfig+0xaa>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	4a1b      	ldr	r2, [pc, #108]	@ (8004738 <TIM_OC3_SetConfig+0x104>)
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d007      	beq.n	80046de <TIM_OC3_SetConfig+0xaa>
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	4a1a      	ldr	r2, [pc, #104]	@ (800473c <TIM_OC3_SetConfig+0x108>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d003      	beq.n	80046de <TIM_OC3_SetConfig+0xaa>
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	4a19      	ldr	r2, [pc, #100]	@ (8004740 <TIM_OC3_SetConfig+0x10c>)
 80046da:	4293      	cmp	r3, r2
 80046dc:	d113      	bne.n	8004706 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80046de:	693b      	ldr	r3, [r7, #16]
 80046e0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80046e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80046e6:	693b      	ldr	r3, [r7, #16]
 80046e8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80046ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	695b      	ldr	r3, [r3, #20]
 80046f2:	011b      	lsls	r3, r3, #4
 80046f4:	693a      	ldr	r2, [r7, #16]
 80046f6:	4313      	orrs	r3, r2
 80046f8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	699b      	ldr	r3, [r3, #24]
 80046fe:	011b      	lsls	r3, r3, #4
 8004700:	693a      	ldr	r2, [r7, #16]
 8004702:	4313      	orrs	r3, r2
 8004704:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	693a      	ldr	r2, [r7, #16]
 800470a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	68fa      	ldr	r2, [r7, #12]
 8004710:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	685a      	ldr	r2, [r3, #4]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	697a      	ldr	r2, [r7, #20]
 800471e:	621a      	str	r2, [r3, #32]
}
 8004720:	bf00      	nop
 8004722:	371c      	adds	r7, #28
 8004724:	46bd      	mov	sp, r7
 8004726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472a:	4770      	bx	lr
 800472c:	fffeff8f 	.word	0xfffeff8f
 8004730:	40010000 	.word	0x40010000
 8004734:	40010400 	.word	0x40010400
 8004738:	40014000 	.word	0x40014000
 800473c:	40014400 	.word	0x40014400
 8004740:	40014800 	.word	0x40014800

08004744 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004744:	b480      	push	{r7}
 8004746:	b087      	sub	sp, #28
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
 800474c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6a1b      	ldr	r3, [r3, #32]
 8004752:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6a1b      	ldr	r3, [r3, #32]
 8004758:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	69db      	ldr	r3, [r3, #28]
 800476a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800476c:	68fa      	ldr	r2, [r7, #12]
 800476e:	4b24      	ldr	r3, [pc, #144]	@ (8004800 <TIM_OC4_SetConfig+0xbc>)
 8004770:	4013      	ands	r3, r2
 8004772:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800477a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	021b      	lsls	r3, r3, #8
 8004782:	68fa      	ldr	r2, [r7, #12]
 8004784:	4313      	orrs	r3, r2
 8004786:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004788:	693b      	ldr	r3, [r7, #16]
 800478a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800478e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	689b      	ldr	r3, [r3, #8]
 8004794:	031b      	lsls	r3, r3, #12
 8004796:	693a      	ldr	r2, [r7, #16]
 8004798:	4313      	orrs	r3, r2
 800479a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	4a19      	ldr	r2, [pc, #100]	@ (8004804 <TIM_OC4_SetConfig+0xc0>)
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d00f      	beq.n	80047c4 <TIM_OC4_SetConfig+0x80>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	4a18      	ldr	r2, [pc, #96]	@ (8004808 <TIM_OC4_SetConfig+0xc4>)
 80047a8:	4293      	cmp	r3, r2
 80047aa:	d00b      	beq.n	80047c4 <TIM_OC4_SetConfig+0x80>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	4a17      	ldr	r2, [pc, #92]	@ (800480c <TIM_OC4_SetConfig+0xc8>)
 80047b0:	4293      	cmp	r3, r2
 80047b2:	d007      	beq.n	80047c4 <TIM_OC4_SetConfig+0x80>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	4a16      	ldr	r2, [pc, #88]	@ (8004810 <TIM_OC4_SetConfig+0xcc>)
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d003      	beq.n	80047c4 <TIM_OC4_SetConfig+0x80>
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	4a15      	ldr	r2, [pc, #84]	@ (8004814 <TIM_OC4_SetConfig+0xd0>)
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d109      	bne.n	80047d8 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80047c4:	697b      	ldr	r3, [r7, #20]
 80047c6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80047ca:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	695b      	ldr	r3, [r3, #20]
 80047d0:	019b      	lsls	r3, r3, #6
 80047d2:	697a      	ldr	r2, [r7, #20]
 80047d4:	4313      	orrs	r3, r2
 80047d6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	697a      	ldr	r2, [r7, #20]
 80047dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	68fa      	ldr	r2, [r7, #12]
 80047e2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	685a      	ldr	r2, [r3, #4]
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	693a      	ldr	r2, [r7, #16]
 80047f0:	621a      	str	r2, [r3, #32]
}
 80047f2:	bf00      	nop
 80047f4:	371c      	adds	r7, #28
 80047f6:	46bd      	mov	sp, r7
 80047f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fc:	4770      	bx	lr
 80047fe:	bf00      	nop
 8004800:	feff8fff 	.word	0xfeff8fff
 8004804:	40010000 	.word	0x40010000
 8004808:	40010400 	.word	0x40010400
 800480c:	40014000 	.word	0x40014000
 8004810:	40014400 	.word	0x40014400
 8004814:	40014800 	.word	0x40014800

08004818 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004818:	b480      	push	{r7}
 800481a:	b087      	sub	sp, #28
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
 8004820:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6a1b      	ldr	r3, [r3, #32]
 8004826:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6a1b      	ldr	r3, [r3, #32]
 800482c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800483e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004840:	68fa      	ldr	r2, [r7, #12]
 8004842:	4b21      	ldr	r3, [pc, #132]	@ (80048c8 <TIM_OC5_SetConfig+0xb0>)
 8004844:	4013      	ands	r3, r2
 8004846:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	68fa      	ldr	r2, [r7, #12]
 800484e:	4313      	orrs	r3, r2
 8004850:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004852:	693b      	ldr	r3, [r7, #16]
 8004854:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004858:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	689b      	ldr	r3, [r3, #8]
 800485e:	041b      	lsls	r3, r3, #16
 8004860:	693a      	ldr	r2, [r7, #16]
 8004862:	4313      	orrs	r3, r2
 8004864:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	4a18      	ldr	r2, [pc, #96]	@ (80048cc <TIM_OC5_SetConfig+0xb4>)
 800486a:	4293      	cmp	r3, r2
 800486c:	d00f      	beq.n	800488e <TIM_OC5_SetConfig+0x76>
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	4a17      	ldr	r2, [pc, #92]	@ (80048d0 <TIM_OC5_SetConfig+0xb8>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d00b      	beq.n	800488e <TIM_OC5_SetConfig+0x76>
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	4a16      	ldr	r2, [pc, #88]	@ (80048d4 <TIM_OC5_SetConfig+0xbc>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d007      	beq.n	800488e <TIM_OC5_SetConfig+0x76>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	4a15      	ldr	r2, [pc, #84]	@ (80048d8 <TIM_OC5_SetConfig+0xc0>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d003      	beq.n	800488e <TIM_OC5_SetConfig+0x76>
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	4a14      	ldr	r2, [pc, #80]	@ (80048dc <TIM_OC5_SetConfig+0xc4>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d109      	bne.n	80048a2 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800488e:	697b      	ldr	r3, [r7, #20]
 8004890:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004894:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	695b      	ldr	r3, [r3, #20]
 800489a:	021b      	lsls	r3, r3, #8
 800489c:	697a      	ldr	r2, [r7, #20]
 800489e:	4313      	orrs	r3, r2
 80048a0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	697a      	ldr	r2, [r7, #20]
 80048a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	68fa      	ldr	r2, [r7, #12]
 80048ac:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	685a      	ldr	r2, [r3, #4]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	693a      	ldr	r2, [r7, #16]
 80048ba:	621a      	str	r2, [r3, #32]
}
 80048bc:	bf00      	nop
 80048be:	371c      	adds	r7, #28
 80048c0:	46bd      	mov	sp, r7
 80048c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c6:	4770      	bx	lr
 80048c8:	fffeff8f 	.word	0xfffeff8f
 80048cc:	40010000 	.word	0x40010000
 80048d0:	40010400 	.word	0x40010400
 80048d4:	40014000 	.word	0x40014000
 80048d8:	40014400 	.word	0x40014400
 80048dc:	40014800 	.word	0x40014800

080048e0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80048e0:	b480      	push	{r7}
 80048e2:	b087      	sub	sp, #28
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
 80048e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6a1b      	ldr	r3, [r3, #32]
 80048ee:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6a1b      	ldr	r3, [r3, #32]
 80048f4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	685b      	ldr	r3, [r3, #4]
 8004900:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004906:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004908:	68fa      	ldr	r2, [r7, #12]
 800490a:	4b22      	ldr	r3, [pc, #136]	@ (8004994 <TIM_OC6_SetConfig+0xb4>)
 800490c:	4013      	ands	r3, r2
 800490e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	021b      	lsls	r3, r3, #8
 8004916:	68fa      	ldr	r2, [r7, #12]
 8004918:	4313      	orrs	r3, r2
 800491a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800491c:	693b      	ldr	r3, [r7, #16]
 800491e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004922:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	689b      	ldr	r3, [r3, #8]
 8004928:	051b      	lsls	r3, r3, #20
 800492a:	693a      	ldr	r2, [r7, #16]
 800492c:	4313      	orrs	r3, r2
 800492e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	4a19      	ldr	r2, [pc, #100]	@ (8004998 <TIM_OC6_SetConfig+0xb8>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d00f      	beq.n	8004958 <TIM_OC6_SetConfig+0x78>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	4a18      	ldr	r2, [pc, #96]	@ (800499c <TIM_OC6_SetConfig+0xbc>)
 800493c:	4293      	cmp	r3, r2
 800493e:	d00b      	beq.n	8004958 <TIM_OC6_SetConfig+0x78>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	4a17      	ldr	r2, [pc, #92]	@ (80049a0 <TIM_OC6_SetConfig+0xc0>)
 8004944:	4293      	cmp	r3, r2
 8004946:	d007      	beq.n	8004958 <TIM_OC6_SetConfig+0x78>
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	4a16      	ldr	r2, [pc, #88]	@ (80049a4 <TIM_OC6_SetConfig+0xc4>)
 800494c:	4293      	cmp	r3, r2
 800494e:	d003      	beq.n	8004958 <TIM_OC6_SetConfig+0x78>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	4a15      	ldr	r2, [pc, #84]	@ (80049a8 <TIM_OC6_SetConfig+0xc8>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d109      	bne.n	800496c <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004958:	697b      	ldr	r3, [r7, #20]
 800495a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800495e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	695b      	ldr	r3, [r3, #20]
 8004964:	029b      	lsls	r3, r3, #10
 8004966:	697a      	ldr	r2, [r7, #20]
 8004968:	4313      	orrs	r3, r2
 800496a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	697a      	ldr	r2, [r7, #20]
 8004970:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	68fa      	ldr	r2, [r7, #12]
 8004976:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	685a      	ldr	r2, [r3, #4]
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	693a      	ldr	r2, [r7, #16]
 8004984:	621a      	str	r2, [r3, #32]
}
 8004986:	bf00      	nop
 8004988:	371c      	adds	r7, #28
 800498a:	46bd      	mov	sp, r7
 800498c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004990:	4770      	bx	lr
 8004992:	bf00      	nop
 8004994:	feff8fff 	.word	0xfeff8fff
 8004998:	40010000 	.word	0x40010000
 800499c:	40010400 	.word	0x40010400
 80049a0:	40014000 	.word	0x40014000
 80049a4:	40014400 	.word	0x40014400
 80049a8:	40014800 	.word	0x40014800

080049ac <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80049ac:	b480      	push	{r7}
 80049ae:	b087      	sub	sp, #28
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	60f8      	str	r0, [r7, #12]
 80049b4:	60b9      	str	r1, [r7, #8]
 80049b6:	607a      	str	r2, [r7, #4]
 80049b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	6a1b      	ldr	r3, [r3, #32]
 80049be:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	6a1b      	ldr	r3, [r3, #32]
 80049c4:	f023 0201 	bic.w	r2, r3, #1
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	699b      	ldr	r3, [r3, #24]
 80049d0:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	4a28      	ldr	r2, [pc, #160]	@ (8004a78 <TIM_TI1_SetConfig+0xcc>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d01b      	beq.n	8004a12 <TIM_TI1_SetConfig+0x66>
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049e0:	d017      	beq.n	8004a12 <TIM_TI1_SetConfig+0x66>
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	4a25      	ldr	r2, [pc, #148]	@ (8004a7c <TIM_TI1_SetConfig+0xd0>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d013      	beq.n	8004a12 <TIM_TI1_SetConfig+0x66>
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	4a24      	ldr	r2, [pc, #144]	@ (8004a80 <TIM_TI1_SetConfig+0xd4>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d00f      	beq.n	8004a12 <TIM_TI1_SetConfig+0x66>
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	4a23      	ldr	r2, [pc, #140]	@ (8004a84 <TIM_TI1_SetConfig+0xd8>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d00b      	beq.n	8004a12 <TIM_TI1_SetConfig+0x66>
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	4a22      	ldr	r2, [pc, #136]	@ (8004a88 <TIM_TI1_SetConfig+0xdc>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d007      	beq.n	8004a12 <TIM_TI1_SetConfig+0x66>
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	4a21      	ldr	r2, [pc, #132]	@ (8004a8c <TIM_TI1_SetConfig+0xe0>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d003      	beq.n	8004a12 <TIM_TI1_SetConfig+0x66>
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	4a20      	ldr	r2, [pc, #128]	@ (8004a90 <TIM_TI1_SetConfig+0xe4>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d101      	bne.n	8004a16 <TIM_TI1_SetConfig+0x6a>
 8004a12:	2301      	movs	r3, #1
 8004a14:	e000      	b.n	8004a18 <TIM_TI1_SetConfig+0x6c>
 8004a16:	2300      	movs	r3, #0
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d008      	beq.n	8004a2e <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004a1c:	697b      	ldr	r3, [r7, #20]
 8004a1e:	f023 0303 	bic.w	r3, r3, #3
 8004a22:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004a24:	697a      	ldr	r2, [r7, #20]
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	617b      	str	r3, [r7, #20]
 8004a2c:	e003      	b.n	8004a36 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004a2e:	697b      	ldr	r3, [r7, #20]
 8004a30:	f043 0301 	orr.w	r3, r3, #1
 8004a34:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a36:	697b      	ldr	r3, [r7, #20]
 8004a38:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004a3c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	011b      	lsls	r3, r3, #4
 8004a42:	b2db      	uxtb	r3, r3
 8004a44:	697a      	ldr	r2, [r7, #20]
 8004a46:	4313      	orrs	r3, r2
 8004a48:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a4a:	693b      	ldr	r3, [r7, #16]
 8004a4c:	f023 030a 	bic.w	r3, r3, #10
 8004a50:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004a52:	68bb      	ldr	r3, [r7, #8]
 8004a54:	f003 030a 	and.w	r3, r3, #10
 8004a58:	693a      	ldr	r2, [r7, #16]
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	697a      	ldr	r2, [r7, #20]
 8004a62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	693a      	ldr	r2, [r7, #16]
 8004a68:	621a      	str	r2, [r3, #32]
}
 8004a6a:	bf00      	nop
 8004a6c:	371c      	adds	r7, #28
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a74:	4770      	bx	lr
 8004a76:	bf00      	nop
 8004a78:	40010000 	.word	0x40010000
 8004a7c:	40000400 	.word	0x40000400
 8004a80:	40000800 	.word	0x40000800
 8004a84:	40000c00 	.word	0x40000c00
 8004a88:	40010400 	.word	0x40010400
 8004a8c:	40001800 	.word	0x40001800
 8004a90:	40014000 	.word	0x40014000

08004a94 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a94:	b480      	push	{r7}
 8004a96:	b087      	sub	sp, #28
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	60f8      	str	r0, [r7, #12]
 8004a9c:	60b9      	str	r1, [r7, #8]
 8004a9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	6a1b      	ldr	r3, [r3, #32]
 8004aa4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	6a1b      	ldr	r3, [r3, #32]
 8004aaa:	f023 0201 	bic.w	r2, r3, #1
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	699b      	ldr	r3, [r3, #24]
 8004ab6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004abe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	011b      	lsls	r3, r3, #4
 8004ac4:	693a      	ldr	r2, [r7, #16]
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004aca:	697b      	ldr	r3, [r7, #20]
 8004acc:	f023 030a 	bic.w	r3, r3, #10
 8004ad0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004ad2:	697a      	ldr	r2, [r7, #20]
 8004ad4:	68bb      	ldr	r3, [r7, #8]
 8004ad6:	4313      	orrs	r3, r2
 8004ad8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	693a      	ldr	r2, [r7, #16]
 8004ade:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	697a      	ldr	r2, [r7, #20]
 8004ae4:	621a      	str	r2, [r3, #32]
}
 8004ae6:	bf00      	nop
 8004ae8:	371c      	adds	r7, #28
 8004aea:	46bd      	mov	sp, r7
 8004aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af0:	4770      	bx	lr

08004af2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004af2:	b480      	push	{r7}
 8004af4:	b087      	sub	sp, #28
 8004af6:	af00      	add	r7, sp, #0
 8004af8:	60f8      	str	r0, [r7, #12]
 8004afa:	60b9      	str	r1, [r7, #8]
 8004afc:	607a      	str	r2, [r7, #4]
 8004afe:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	6a1b      	ldr	r3, [r3, #32]
 8004b04:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	6a1b      	ldr	r3, [r3, #32]
 8004b0a:	f023 0210 	bic.w	r2, r3, #16
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	699b      	ldr	r3, [r3, #24]
 8004b16:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004b18:	693b      	ldr	r3, [r7, #16]
 8004b1a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b1e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	021b      	lsls	r3, r3, #8
 8004b24:	693a      	ldr	r2, [r7, #16]
 8004b26:	4313      	orrs	r3, r2
 8004b28:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b2a:	693b      	ldr	r3, [r7, #16]
 8004b2c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004b30:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	031b      	lsls	r3, r3, #12
 8004b36:	b29b      	uxth	r3, r3
 8004b38:	693a      	ldr	r2, [r7, #16]
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b3e:	697b      	ldr	r3, [r7, #20]
 8004b40:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004b44:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004b46:	68bb      	ldr	r3, [r7, #8]
 8004b48:	011b      	lsls	r3, r3, #4
 8004b4a:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8004b4e:	697a      	ldr	r2, [r7, #20]
 8004b50:	4313      	orrs	r3, r2
 8004b52:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	693a      	ldr	r2, [r7, #16]
 8004b58:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	697a      	ldr	r2, [r7, #20]
 8004b5e:	621a      	str	r2, [r3, #32]
}
 8004b60:	bf00      	nop
 8004b62:	371c      	adds	r7, #28
 8004b64:	46bd      	mov	sp, r7
 8004b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6a:	4770      	bx	lr

08004b6c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b6c:	b480      	push	{r7}
 8004b6e:	b087      	sub	sp, #28
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	60f8      	str	r0, [r7, #12]
 8004b74:	60b9      	str	r1, [r7, #8]
 8004b76:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	6a1b      	ldr	r3, [r3, #32]
 8004b7c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	6a1b      	ldr	r3, [r3, #32]
 8004b82:	f023 0210 	bic.w	r2, r3, #16
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	699b      	ldr	r3, [r3, #24]
 8004b8e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b90:	693b      	ldr	r3, [r7, #16]
 8004b92:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004b96:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	031b      	lsls	r3, r3, #12
 8004b9c:	693a      	ldr	r2, [r7, #16]
 8004b9e:	4313      	orrs	r3, r2
 8004ba0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004ba2:	697b      	ldr	r3, [r7, #20]
 8004ba4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004ba8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004baa:	68bb      	ldr	r3, [r7, #8]
 8004bac:	011b      	lsls	r3, r3, #4
 8004bae:	697a      	ldr	r2, [r7, #20]
 8004bb0:	4313      	orrs	r3, r2
 8004bb2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	693a      	ldr	r2, [r7, #16]
 8004bb8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	697a      	ldr	r2, [r7, #20]
 8004bbe:	621a      	str	r2, [r3, #32]
}
 8004bc0:	bf00      	nop
 8004bc2:	371c      	adds	r7, #28
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bca:	4770      	bx	lr

08004bcc <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004bcc:	b480      	push	{r7}
 8004bce:	b087      	sub	sp, #28
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	60f8      	str	r0, [r7, #12]
 8004bd4:	60b9      	str	r1, [r7, #8]
 8004bd6:	607a      	str	r2, [r7, #4]
 8004bd8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	6a1b      	ldr	r3, [r3, #32]
 8004bde:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	6a1b      	ldr	r3, [r3, #32]
 8004be4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	69db      	ldr	r3, [r3, #28]
 8004bf0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004bf2:	693b      	ldr	r3, [r7, #16]
 8004bf4:	f023 0303 	bic.w	r3, r3, #3
 8004bf8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8004bfa:	693a      	ldr	r2, [r7, #16]
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004c02:	693b      	ldr	r3, [r7, #16]
 8004c04:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004c08:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	011b      	lsls	r3, r3, #4
 8004c0e:	b2db      	uxtb	r3, r3
 8004c10:	693a      	ldr	r2, [r7, #16]
 8004c12:	4313      	orrs	r3, r2
 8004c14:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004c16:	697b      	ldr	r3, [r7, #20]
 8004c18:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8004c1c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004c1e:	68bb      	ldr	r3, [r7, #8]
 8004c20:	021b      	lsls	r3, r3, #8
 8004c22:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8004c26:	697a      	ldr	r2, [r7, #20]
 8004c28:	4313      	orrs	r3, r2
 8004c2a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	693a      	ldr	r2, [r7, #16]
 8004c30:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	697a      	ldr	r2, [r7, #20]
 8004c36:	621a      	str	r2, [r3, #32]
}
 8004c38:	bf00      	nop
 8004c3a:	371c      	adds	r7, #28
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c42:	4770      	bx	lr

08004c44 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004c44:	b480      	push	{r7}
 8004c46:	b087      	sub	sp, #28
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	60f8      	str	r0, [r7, #12]
 8004c4c:	60b9      	str	r1, [r7, #8]
 8004c4e:	607a      	str	r2, [r7, #4]
 8004c50:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	6a1b      	ldr	r3, [r3, #32]
 8004c56:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	6a1b      	ldr	r3, [r3, #32]
 8004c5c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	69db      	ldr	r3, [r3, #28]
 8004c68:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004c6a:	693b      	ldr	r3, [r7, #16]
 8004c6c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c70:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	021b      	lsls	r3, r3, #8
 8004c76:	693a      	ldr	r2, [r7, #16]
 8004c78:	4313      	orrs	r3, r2
 8004c7a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004c7c:	693b      	ldr	r3, [r7, #16]
 8004c7e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004c82:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	031b      	lsls	r3, r3, #12
 8004c88:	b29b      	uxth	r3, r3
 8004c8a:	693a      	ldr	r2, [r7, #16]
 8004c8c:	4313      	orrs	r3, r2
 8004c8e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004c90:	697b      	ldr	r3, [r7, #20]
 8004c92:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8004c96:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004c98:	68bb      	ldr	r3, [r7, #8]
 8004c9a:	031b      	lsls	r3, r3, #12
 8004c9c:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8004ca0:	697a      	ldr	r2, [r7, #20]
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	693a      	ldr	r2, [r7, #16]
 8004caa:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	697a      	ldr	r2, [r7, #20]
 8004cb0:	621a      	str	r2, [r3, #32]
}
 8004cb2:	bf00      	nop
 8004cb4:	371c      	adds	r7, #28
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbc:	4770      	bx	lr
	...

08004cc0 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b085      	sub	sp, #20
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
 8004cc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	689b      	ldr	r3, [r3, #8]
 8004cce:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004cd0:	68fa      	ldr	r2, [r7, #12]
 8004cd2:	4b09      	ldr	r3, [pc, #36]	@ (8004cf8 <TIM_ITRx_SetConfig+0x38>)
 8004cd4:	4013      	ands	r3, r2
 8004cd6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004cd8:	683a      	ldr	r2, [r7, #0]
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	f043 0307 	orr.w	r3, r3, #7
 8004ce2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	68fa      	ldr	r2, [r7, #12]
 8004ce8:	609a      	str	r2, [r3, #8]
}
 8004cea:	bf00      	nop
 8004cec:	3714      	adds	r7, #20
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf4:	4770      	bx	lr
 8004cf6:	bf00      	nop
 8004cf8:	ffcfff8f 	.word	0xffcfff8f

08004cfc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004cfc:	b480      	push	{r7}
 8004cfe:	b087      	sub	sp, #28
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	60f8      	str	r0, [r7, #12]
 8004d04:	60b9      	str	r1, [r7, #8]
 8004d06:	607a      	str	r2, [r7, #4]
 8004d08:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	689b      	ldr	r3, [r3, #8]
 8004d0e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d10:	697b      	ldr	r3, [r7, #20]
 8004d12:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004d16:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	021a      	lsls	r2, r3, #8
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	431a      	orrs	r2, r3
 8004d20:	68bb      	ldr	r3, [r7, #8]
 8004d22:	4313      	orrs	r3, r2
 8004d24:	697a      	ldr	r2, [r7, #20]
 8004d26:	4313      	orrs	r3, r2
 8004d28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	697a      	ldr	r2, [r7, #20]
 8004d2e:	609a      	str	r2, [r3, #8]
}
 8004d30:	bf00      	nop
 8004d32:	371c      	adds	r7, #28
 8004d34:	46bd      	mov	sp, r7
 8004d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3a:	4770      	bx	lr

08004d3c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	b087      	sub	sp, #28
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	60f8      	str	r0, [r7, #12]
 8004d44:	60b9      	str	r1, [r7, #8]
 8004d46:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	f003 031f 	and.w	r3, r3, #31
 8004d4e:	2201      	movs	r2, #1
 8004d50:	fa02 f303 	lsl.w	r3, r2, r3
 8004d54:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	6a1a      	ldr	r2, [r3, #32]
 8004d5a:	697b      	ldr	r3, [r7, #20]
 8004d5c:	43db      	mvns	r3, r3
 8004d5e:	401a      	ands	r2, r3
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	6a1a      	ldr	r2, [r3, #32]
 8004d68:	68bb      	ldr	r3, [r7, #8]
 8004d6a:	f003 031f 	and.w	r3, r3, #31
 8004d6e:	6879      	ldr	r1, [r7, #4]
 8004d70:	fa01 f303 	lsl.w	r3, r1, r3
 8004d74:	431a      	orrs	r2, r3
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	621a      	str	r2, [r3, #32]
}
 8004d7a:	bf00      	nop
 8004d7c:	371c      	adds	r7, #28
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d84:	4770      	bx	lr
	...

08004d88 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004d88:	b480      	push	{r7}
 8004d8a:	b085      	sub	sp, #20
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
 8004d90:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d98:	2b01      	cmp	r3, #1
 8004d9a:	d101      	bne.n	8004da0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004d9c:	2302      	movs	r3, #2
 8004d9e:	e06d      	b.n	8004e7c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2201      	movs	r2, #1
 8004da4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2202      	movs	r2, #2
 8004dac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	685b      	ldr	r3, [r3, #4]
 8004db6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	689b      	ldr	r3, [r3, #8]
 8004dbe:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	4a30      	ldr	r2, [pc, #192]	@ (8004e88 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d004      	beq.n	8004dd4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	4a2f      	ldr	r2, [pc, #188]	@ (8004e8c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004dd0:	4293      	cmp	r3, r2
 8004dd2:	d108      	bne.n	8004de6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004dda:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	685b      	ldr	r3, [r3, #4]
 8004de0:	68fa      	ldr	r2, [r7, #12]
 8004de2:	4313      	orrs	r3, r2
 8004de4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004dec:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	68fa      	ldr	r2, [r7, #12]
 8004df4:	4313      	orrs	r3, r2
 8004df6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	68fa      	ldr	r2, [r7, #12]
 8004dfe:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	4a20      	ldr	r2, [pc, #128]	@ (8004e88 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004e06:	4293      	cmp	r3, r2
 8004e08:	d022      	beq.n	8004e50 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e12:	d01d      	beq.n	8004e50 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	4a1d      	ldr	r2, [pc, #116]	@ (8004e90 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d018      	beq.n	8004e50 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	4a1c      	ldr	r2, [pc, #112]	@ (8004e94 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004e24:	4293      	cmp	r3, r2
 8004e26:	d013      	beq.n	8004e50 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	4a1a      	ldr	r2, [pc, #104]	@ (8004e98 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d00e      	beq.n	8004e50 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	4a15      	ldr	r2, [pc, #84]	@ (8004e8c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	d009      	beq.n	8004e50 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4a16      	ldr	r2, [pc, #88]	@ (8004e9c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d004      	beq.n	8004e50 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4a15      	ldr	r2, [pc, #84]	@ (8004ea0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004e4c:	4293      	cmp	r3, r2
 8004e4e:	d10c      	bne.n	8004e6a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004e50:	68bb      	ldr	r3, [r7, #8]
 8004e52:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e56:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	689b      	ldr	r3, [r3, #8]
 8004e5c:	68ba      	ldr	r2, [r7, #8]
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	68ba      	ldr	r2, [r7, #8]
 8004e68:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2201      	movs	r2, #1
 8004e6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2200      	movs	r2, #0
 8004e76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004e7a:	2300      	movs	r3, #0
}
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	3714      	adds	r7, #20
 8004e80:	46bd      	mov	sp, r7
 8004e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e86:	4770      	bx	lr
 8004e88:	40010000 	.word	0x40010000
 8004e8c:	40010400 	.word	0x40010400
 8004e90:	40000400 	.word	0x40000400
 8004e94:	40000800 	.word	0x40000800
 8004e98:	40000c00 	.word	0x40000c00
 8004e9c:	40001800 	.word	0x40001800
 8004ea0:	40014000 	.word	0x40014000

08004ea4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b082      	sub	sp, #8
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d101      	bne.n	8004eb6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	e042      	b.n	8004f3c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d106      	bne.n	8004ece <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004ec8:	6878      	ldr	r0, [r7, #4]
 8004eca:	f000 f83b 	bl	8004f44 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	2224      	movs	r2, #36	@ 0x24
 8004ed2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	681a      	ldr	r2, [r3, #0]
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f022 0201 	bic.w	r2, r2, #1
 8004ee4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d002      	beq.n	8004ef4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004eee:	6878      	ldr	r0, [r7, #4]
 8004ef0:	f000 fe28 	bl	8005b44 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004ef4:	6878      	ldr	r0, [r7, #4]
 8004ef6:	f000 f8bd 	bl	8005074 <UART_SetConfig>
 8004efa:	4603      	mov	r3, r0
 8004efc:	2b01      	cmp	r3, #1
 8004efe:	d101      	bne.n	8004f04 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004f00:	2301      	movs	r3, #1
 8004f02:	e01b      	b.n	8004f3c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	685a      	ldr	r2, [r3, #4]
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004f12:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	689a      	ldr	r2, [r3, #8]
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004f22:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	681a      	ldr	r2, [r3, #0]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f042 0201 	orr.w	r2, r2, #1
 8004f32:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004f34:	6878      	ldr	r0, [r7, #4]
 8004f36:	f000 fea7 	bl	8005c88 <UART_CheckIdleState>
 8004f3a:	4603      	mov	r3, r0
}
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	3708      	adds	r7, #8
 8004f40:	46bd      	mov	sp, r7
 8004f42:	bd80      	pop	{r7, pc}

08004f44 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8004f44:	b480      	push	{r7}
 8004f46:	b083      	sub	sp, #12
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8004f4c:	bf00      	nop
 8004f4e:	370c      	adds	r7, #12
 8004f50:	46bd      	mov	sp, r7
 8004f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f56:	4770      	bx	lr

08004f58 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b08a      	sub	sp, #40	@ 0x28
 8004f5c:	af02      	add	r7, sp, #8
 8004f5e:	60f8      	str	r0, [r7, #12]
 8004f60:	60b9      	str	r1, [r7, #8]
 8004f62:	603b      	str	r3, [r7, #0]
 8004f64:	4613      	mov	r3, r2
 8004f66:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f6e:	2b20      	cmp	r3, #32
 8004f70:	d17b      	bne.n	800506a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f72:	68bb      	ldr	r3, [r7, #8]
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d002      	beq.n	8004f7e <HAL_UART_Transmit+0x26>
 8004f78:	88fb      	ldrh	r3, [r7, #6]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d101      	bne.n	8004f82 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004f7e:	2301      	movs	r3, #1
 8004f80:	e074      	b.n	800506c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	2200      	movs	r2, #0
 8004f86:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	2221      	movs	r2, #33	@ 0x21
 8004f8e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004f92:	f7fc fcaf 	bl	80018f4 <HAL_GetTick>
 8004f96:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	88fa      	ldrh	r2, [r7, #6]
 8004f9c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	88fa      	ldrh	r2, [r7, #6]
 8004fa4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	689b      	ldr	r3, [r3, #8]
 8004fac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fb0:	d108      	bne.n	8004fc4 <HAL_UART_Transmit+0x6c>
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	691b      	ldr	r3, [r3, #16]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d104      	bne.n	8004fc4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004fba:	2300      	movs	r3, #0
 8004fbc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	61bb      	str	r3, [r7, #24]
 8004fc2:	e003      	b.n	8004fcc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004fc4:	68bb      	ldr	r3, [r7, #8]
 8004fc6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004fc8:	2300      	movs	r3, #0
 8004fca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004fcc:	e030      	b.n	8005030 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	9300      	str	r3, [sp, #0]
 8004fd2:	697b      	ldr	r3, [r7, #20]
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	2180      	movs	r1, #128	@ 0x80
 8004fd8:	68f8      	ldr	r0, [r7, #12]
 8004fda:	f000 feff 	bl	8005ddc <UART_WaitOnFlagUntilTimeout>
 8004fde:	4603      	mov	r3, r0
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d005      	beq.n	8004ff0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	2220      	movs	r2, #32
 8004fe8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8004fec:	2303      	movs	r3, #3
 8004fee:	e03d      	b.n	800506c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004ff0:	69fb      	ldr	r3, [r7, #28]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d10b      	bne.n	800500e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004ff6:	69bb      	ldr	r3, [r7, #24]
 8004ff8:	881b      	ldrh	r3, [r3, #0]
 8004ffa:	461a      	mov	r2, r3
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005004:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005006:	69bb      	ldr	r3, [r7, #24]
 8005008:	3302      	adds	r3, #2
 800500a:	61bb      	str	r3, [r7, #24]
 800500c:	e007      	b.n	800501e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800500e:	69fb      	ldr	r3, [r7, #28]
 8005010:	781a      	ldrb	r2, [r3, #0]
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005018:	69fb      	ldr	r3, [r7, #28]
 800501a:	3301      	adds	r3, #1
 800501c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005024:	b29b      	uxth	r3, r3
 8005026:	3b01      	subs	r3, #1
 8005028:	b29a      	uxth	r2, r3
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005036:	b29b      	uxth	r3, r3
 8005038:	2b00      	cmp	r3, #0
 800503a:	d1c8      	bne.n	8004fce <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	9300      	str	r3, [sp, #0]
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	2200      	movs	r2, #0
 8005044:	2140      	movs	r1, #64	@ 0x40
 8005046:	68f8      	ldr	r0, [r7, #12]
 8005048:	f000 fec8 	bl	8005ddc <UART_WaitOnFlagUntilTimeout>
 800504c:	4603      	mov	r3, r0
 800504e:	2b00      	cmp	r3, #0
 8005050:	d005      	beq.n	800505e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	2220      	movs	r2, #32
 8005056:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800505a:	2303      	movs	r3, #3
 800505c:	e006      	b.n	800506c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	2220      	movs	r2, #32
 8005062:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005066:	2300      	movs	r3, #0
 8005068:	e000      	b.n	800506c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800506a:	2302      	movs	r3, #2
  }
}
 800506c:	4618      	mov	r0, r3
 800506e:	3720      	adds	r7, #32
 8005070:	46bd      	mov	sp, r7
 8005072:	bd80      	pop	{r7, pc}

08005074 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005074:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005078:	b092      	sub	sp, #72	@ 0x48
 800507a:	af00      	add	r7, sp, #0
 800507c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800507e:	2300      	movs	r3, #0
 8005080:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005084:	697b      	ldr	r3, [r7, #20]
 8005086:	689a      	ldr	r2, [r3, #8]
 8005088:	697b      	ldr	r3, [r7, #20]
 800508a:	691b      	ldr	r3, [r3, #16]
 800508c:	431a      	orrs	r2, r3
 800508e:	697b      	ldr	r3, [r7, #20]
 8005090:	695b      	ldr	r3, [r3, #20]
 8005092:	431a      	orrs	r2, r3
 8005094:	697b      	ldr	r3, [r7, #20]
 8005096:	69db      	ldr	r3, [r3, #28]
 8005098:	4313      	orrs	r3, r2
 800509a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	681a      	ldr	r2, [r3, #0]
 80050a2:	4bbe      	ldr	r3, [pc, #760]	@ (800539c <UART_SetConfig+0x328>)
 80050a4:	4013      	ands	r3, r2
 80050a6:	697a      	ldr	r2, [r7, #20]
 80050a8:	6812      	ldr	r2, [r2, #0]
 80050aa:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80050ac:	430b      	orrs	r3, r1
 80050ae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80050b0:	697b      	ldr	r3, [r7, #20]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	685b      	ldr	r3, [r3, #4]
 80050b6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80050ba:	697b      	ldr	r3, [r7, #20]
 80050bc:	68da      	ldr	r2, [r3, #12]
 80050be:	697b      	ldr	r3, [r7, #20]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	430a      	orrs	r2, r1
 80050c4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80050c6:	697b      	ldr	r3, [r7, #20]
 80050c8:	699b      	ldr	r3, [r3, #24]
 80050ca:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80050cc:	697b      	ldr	r3, [r7, #20]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	4ab3      	ldr	r2, [pc, #716]	@ (80053a0 <UART_SetConfig+0x32c>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d004      	beq.n	80050e0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80050d6:	697b      	ldr	r3, [r7, #20]
 80050d8:	6a1b      	ldr	r3, [r3, #32]
 80050da:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80050dc:	4313      	orrs	r3, r2
 80050de:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80050e0:	697b      	ldr	r3, [r7, #20]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	689a      	ldr	r2, [r3, #8]
 80050e6:	4baf      	ldr	r3, [pc, #700]	@ (80053a4 <UART_SetConfig+0x330>)
 80050e8:	4013      	ands	r3, r2
 80050ea:	697a      	ldr	r2, [r7, #20]
 80050ec:	6812      	ldr	r2, [r2, #0]
 80050ee:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80050f0:	430b      	orrs	r3, r1
 80050f2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80050f4:	697b      	ldr	r3, [r7, #20]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050fa:	f023 010f 	bic.w	r1, r3, #15
 80050fe:	697b      	ldr	r3, [r7, #20]
 8005100:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005102:	697b      	ldr	r3, [r7, #20]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	430a      	orrs	r2, r1
 8005108:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800510a:	697b      	ldr	r3, [r7, #20]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	4aa6      	ldr	r2, [pc, #664]	@ (80053a8 <UART_SetConfig+0x334>)
 8005110:	4293      	cmp	r3, r2
 8005112:	d177      	bne.n	8005204 <UART_SetConfig+0x190>
 8005114:	4ba5      	ldr	r3, [pc, #660]	@ (80053ac <UART_SetConfig+0x338>)
 8005116:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005118:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800511c:	2b28      	cmp	r3, #40	@ 0x28
 800511e:	d86d      	bhi.n	80051fc <UART_SetConfig+0x188>
 8005120:	a201      	add	r2, pc, #4	@ (adr r2, 8005128 <UART_SetConfig+0xb4>)
 8005122:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005126:	bf00      	nop
 8005128:	080051cd 	.word	0x080051cd
 800512c:	080051fd 	.word	0x080051fd
 8005130:	080051fd 	.word	0x080051fd
 8005134:	080051fd 	.word	0x080051fd
 8005138:	080051fd 	.word	0x080051fd
 800513c:	080051fd 	.word	0x080051fd
 8005140:	080051fd 	.word	0x080051fd
 8005144:	080051fd 	.word	0x080051fd
 8005148:	080051d5 	.word	0x080051d5
 800514c:	080051fd 	.word	0x080051fd
 8005150:	080051fd 	.word	0x080051fd
 8005154:	080051fd 	.word	0x080051fd
 8005158:	080051fd 	.word	0x080051fd
 800515c:	080051fd 	.word	0x080051fd
 8005160:	080051fd 	.word	0x080051fd
 8005164:	080051fd 	.word	0x080051fd
 8005168:	080051dd 	.word	0x080051dd
 800516c:	080051fd 	.word	0x080051fd
 8005170:	080051fd 	.word	0x080051fd
 8005174:	080051fd 	.word	0x080051fd
 8005178:	080051fd 	.word	0x080051fd
 800517c:	080051fd 	.word	0x080051fd
 8005180:	080051fd 	.word	0x080051fd
 8005184:	080051fd 	.word	0x080051fd
 8005188:	080051e5 	.word	0x080051e5
 800518c:	080051fd 	.word	0x080051fd
 8005190:	080051fd 	.word	0x080051fd
 8005194:	080051fd 	.word	0x080051fd
 8005198:	080051fd 	.word	0x080051fd
 800519c:	080051fd 	.word	0x080051fd
 80051a0:	080051fd 	.word	0x080051fd
 80051a4:	080051fd 	.word	0x080051fd
 80051a8:	080051ed 	.word	0x080051ed
 80051ac:	080051fd 	.word	0x080051fd
 80051b0:	080051fd 	.word	0x080051fd
 80051b4:	080051fd 	.word	0x080051fd
 80051b8:	080051fd 	.word	0x080051fd
 80051bc:	080051fd 	.word	0x080051fd
 80051c0:	080051fd 	.word	0x080051fd
 80051c4:	080051fd 	.word	0x080051fd
 80051c8:	080051f5 	.word	0x080051f5
 80051cc:	2301      	movs	r3, #1
 80051ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051d2:	e222      	b.n	800561a <UART_SetConfig+0x5a6>
 80051d4:	2304      	movs	r3, #4
 80051d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051da:	e21e      	b.n	800561a <UART_SetConfig+0x5a6>
 80051dc:	2308      	movs	r3, #8
 80051de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051e2:	e21a      	b.n	800561a <UART_SetConfig+0x5a6>
 80051e4:	2310      	movs	r3, #16
 80051e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051ea:	e216      	b.n	800561a <UART_SetConfig+0x5a6>
 80051ec:	2320      	movs	r3, #32
 80051ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051f2:	e212      	b.n	800561a <UART_SetConfig+0x5a6>
 80051f4:	2340      	movs	r3, #64	@ 0x40
 80051f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051fa:	e20e      	b.n	800561a <UART_SetConfig+0x5a6>
 80051fc:	2380      	movs	r3, #128	@ 0x80
 80051fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005202:	e20a      	b.n	800561a <UART_SetConfig+0x5a6>
 8005204:	697b      	ldr	r3, [r7, #20]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	4a69      	ldr	r2, [pc, #420]	@ (80053b0 <UART_SetConfig+0x33c>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d130      	bne.n	8005270 <UART_SetConfig+0x1fc>
 800520e:	4b67      	ldr	r3, [pc, #412]	@ (80053ac <UART_SetConfig+0x338>)
 8005210:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005212:	f003 0307 	and.w	r3, r3, #7
 8005216:	2b05      	cmp	r3, #5
 8005218:	d826      	bhi.n	8005268 <UART_SetConfig+0x1f4>
 800521a:	a201      	add	r2, pc, #4	@ (adr r2, 8005220 <UART_SetConfig+0x1ac>)
 800521c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005220:	08005239 	.word	0x08005239
 8005224:	08005241 	.word	0x08005241
 8005228:	08005249 	.word	0x08005249
 800522c:	08005251 	.word	0x08005251
 8005230:	08005259 	.word	0x08005259
 8005234:	08005261 	.word	0x08005261
 8005238:	2300      	movs	r3, #0
 800523a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800523e:	e1ec      	b.n	800561a <UART_SetConfig+0x5a6>
 8005240:	2304      	movs	r3, #4
 8005242:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005246:	e1e8      	b.n	800561a <UART_SetConfig+0x5a6>
 8005248:	2308      	movs	r3, #8
 800524a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800524e:	e1e4      	b.n	800561a <UART_SetConfig+0x5a6>
 8005250:	2310      	movs	r3, #16
 8005252:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005256:	e1e0      	b.n	800561a <UART_SetConfig+0x5a6>
 8005258:	2320      	movs	r3, #32
 800525a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800525e:	e1dc      	b.n	800561a <UART_SetConfig+0x5a6>
 8005260:	2340      	movs	r3, #64	@ 0x40
 8005262:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005266:	e1d8      	b.n	800561a <UART_SetConfig+0x5a6>
 8005268:	2380      	movs	r3, #128	@ 0x80
 800526a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800526e:	e1d4      	b.n	800561a <UART_SetConfig+0x5a6>
 8005270:	697b      	ldr	r3, [r7, #20]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4a4f      	ldr	r2, [pc, #316]	@ (80053b4 <UART_SetConfig+0x340>)
 8005276:	4293      	cmp	r3, r2
 8005278:	d130      	bne.n	80052dc <UART_SetConfig+0x268>
 800527a:	4b4c      	ldr	r3, [pc, #304]	@ (80053ac <UART_SetConfig+0x338>)
 800527c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800527e:	f003 0307 	and.w	r3, r3, #7
 8005282:	2b05      	cmp	r3, #5
 8005284:	d826      	bhi.n	80052d4 <UART_SetConfig+0x260>
 8005286:	a201      	add	r2, pc, #4	@ (adr r2, 800528c <UART_SetConfig+0x218>)
 8005288:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800528c:	080052a5 	.word	0x080052a5
 8005290:	080052ad 	.word	0x080052ad
 8005294:	080052b5 	.word	0x080052b5
 8005298:	080052bd 	.word	0x080052bd
 800529c:	080052c5 	.word	0x080052c5
 80052a0:	080052cd 	.word	0x080052cd
 80052a4:	2300      	movs	r3, #0
 80052a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052aa:	e1b6      	b.n	800561a <UART_SetConfig+0x5a6>
 80052ac:	2304      	movs	r3, #4
 80052ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052b2:	e1b2      	b.n	800561a <UART_SetConfig+0x5a6>
 80052b4:	2308      	movs	r3, #8
 80052b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052ba:	e1ae      	b.n	800561a <UART_SetConfig+0x5a6>
 80052bc:	2310      	movs	r3, #16
 80052be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052c2:	e1aa      	b.n	800561a <UART_SetConfig+0x5a6>
 80052c4:	2320      	movs	r3, #32
 80052c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052ca:	e1a6      	b.n	800561a <UART_SetConfig+0x5a6>
 80052cc:	2340      	movs	r3, #64	@ 0x40
 80052ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052d2:	e1a2      	b.n	800561a <UART_SetConfig+0x5a6>
 80052d4:	2380      	movs	r3, #128	@ 0x80
 80052d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052da:	e19e      	b.n	800561a <UART_SetConfig+0x5a6>
 80052dc:	697b      	ldr	r3, [r7, #20]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	4a35      	ldr	r2, [pc, #212]	@ (80053b8 <UART_SetConfig+0x344>)
 80052e2:	4293      	cmp	r3, r2
 80052e4:	d130      	bne.n	8005348 <UART_SetConfig+0x2d4>
 80052e6:	4b31      	ldr	r3, [pc, #196]	@ (80053ac <UART_SetConfig+0x338>)
 80052e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052ea:	f003 0307 	and.w	r3, r3, #7
 80052ee:	2b05      	cmp	r3, #5
 80052f0:	d826      	bhi.n	8005340 <UART_SetConfig+0x2cc>
 80052f2:	a201      	add	r2, pc, #4	@ (adr r2, 80052f8 <UART_SetConfig+0x284>)
 80052f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052f8:	08005311 	.word	0x08005311
 80052fc:	08005319 	.word	0x08005319
 8005300:	08005321 	.word	0x08005321
 8005304:	08005329 	.word	0x08005329
 8005308:	08005331 	.word	0x08005331
 800530c:	08005339 	.word	0x08005339
 8005310:	2300      	movs	r3, #0
 8005312:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005316:	e180      	b.n	800561a <UART_SetConfig+0x5a6>
 8005318:	2304      	movs	r3, #4
 800531a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800531e:	e17c      	b.n	800561a <UART_SetConfig+0x5a6>
 8005320:	2308      	movs	r3, #8
 8005322:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005326:	e178      	b.n	800561a <UART_SetConfig+0x5a6>
 8005328:	2310      	movs	r3, #16
 800532a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800532e:	e174      	b.n	800561a <UART_SetConfig+0x5a6>
 8005330:	2320      	movs	r3, #32
 8005332:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005336:	e170      	b.n	800561a <UART_SetConfig+0x5a6>
 8005338:	2340      	movs	r3, #64	@ 0x40
 800533a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800533e:	e16c      	b.n	800561a <UART_SetConfig+0x5a6>
 8005340:	2380      	movs	r3, #128	@ 0x80
 8005342:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005346:	e168      	b.n	800561a <UART_SetConfig+0x5a6>
 8005348:	697b      	ldr	r3, [r7, #20]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4a1b      	ldr	r2, [pc, #108]	@ (80053bc <UART_SetConfig+0x348>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d142      	bne.n	80053d8 <UART_SetConfig+0x364>
 8005352:	4b16      	ldr	r3, [pc, #88]	@ (80053ac <UART_SetConfig+0x338>)
 8005354:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005356:	f003 0307 	and.w	r3, r3, #7
 800535a:	2b05      	cmp	r3, #5
 800535c:	d838      	bhi.n	80053d0 <UART_SetConfig+0x35c>
 800535e:	a201      	add	r2, pc, #4	@ (adr r2, 8005364 <UART_SetConfig+0x2f0>)
 8005360:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005364:	0800537d 	.word	0x0800537d
 8005368:	08005385 	.word	0x08005385
 800536c:	0800538d 	.word	0x0800538d
 8005370:	08005395 	.word	0x08005395
 8005374:	080053c1 	.word	0x080053c1
 8005378:	080053c9 	.word	0x080053c9
 800537c:	2300      	movs	r3, #0
 800537e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005382:	e14a      	b.n	800561a <UART_SetConfig+0x5a6>
 8005384:	2304      	movs	r3, #4
 8005386:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800538a:	e146      	b.n	800561a <UART_SetConfig+0x5a6>
 800538c:	2308      	movs	r3, #8
 800538e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005392:	e142      	b.n	800561a <UART_SetConfig+0x5a6>
 8005394:	2310      	movs	r3, #16
 8005396:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800539a:	e13e      	b.n	800561a <UART_SetConfig+0x5a6>
 800539c:	cfff69f3 	.word	0xcfff69f3
 80053a0:	58000c00 	.word	0x58000c00
 80053a4:	11fff4ff 	.word	0x11fff4ff
 80053a8:	40011000 	.word	0x40011000
 80053ac:	58024400 	.word	0x58024400
 80053b0:	40004400 	.word	0x40004400
 80053b4:	40004800 	.word	0x40004800
 80053b8:	40004c00 	.word	0x40004c00
 80053bc:	40005000 	.word	0x40005000
 80053c0:	2320      	movs	r3, #32
 80053c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053c6:	e128      	b.n	800561a <UART_SetConfig+0x5a6>
 80053c8:	2340      	movs	r3, #64	@ 0x40
 80053ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053ce:	e124      	b.n	800561a <UART_SetConfig+0x5a6>
 80053d0:	2380      	movs	r3, #128	@ 0x80
 80053d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053d6:	e120      	b.n	800561a <UART_SetConfig+0x5a6>
 80053d8:	697b      	ldr	r3, [r7, #20]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4acb      	ldr	r2, [pc, #812]	@ (800570c <UART_SetConfig+0x698>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d176      	bne.n	80054d0 <UART_SetConfig+0x45c>
 80053e2:	4bcb      	ldr	r3, [pc, #812]	@ (8005710 <UART_SetConfig+0x69c>)
 80053e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053e6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80053ea:	2b28      	cmp	r3, #40	@ 0x28
 80053ec:	d86c      	bhi.n	80054c8 <UART_SetConfig+0x454>
 80053ee:	a201      	add	r2, pc, #4	@ (adr r2, 80053f4 <UART_SetConfig+0x380>)
 80053f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053f4:	08005499 	.word	0x08005499
 80053f8:	080054c9 	.word	0x080054c9
 80053fc:	080054c9 	.word	0x080054c9
 8005400:	080054c9 	.word	0x080054c9
 8005404:	080054c9 	.word	0x080054c9
 8005408:	080054c9 	.word	0x080054c9
 800540c:	080054c9 	.word	0x080054c9
 8005410:	080054c9 	.word	0x080054c9
 8005414:	080054a1 	.word	0x080054a1
 8005418:	080054c9 	.word	0x080054c9
 800541c:	080054c9 	.word	0x080054c9
 8005420:	080054c9 	.word	0x080054c9
 8005424:	080054c9 	.word	0x080054c9
 8005428:	080054c9 	.word	0x080054c9
 800542c:	080054c9 	.word	0x080054c9
 8005430:	080054c9 	.word	0x080054c9
 8005434:	080054a9 	.word	0x080054a9
 8005438:	080054c9 	.word	0x080054c9
 800543c:	080054c9 	.word	0x080054c9
 8005440:	080054c9 	.word	0x080054c9
 8005444:	080054c9 	.word	0x080054c9
 8005448:	080054c9 	.word	0x080054c9
 800544c:	080054c9 	.word	0x080054c9
 8005450:	080054c9 	.word	0x080054c9
 8005454:	080054b1 	.word	0x080054b1
 8005458:	080054c9 	.word	0x080054c9
 800545c:	080054c9 	.word	0x080054c9
 8005460:	080054c9 	.word	0x080054c9
 8005464:	080054c9 	.word	0x080054c9
 8005468:	080054c9 	.word	0x080054c9
 800546c:	080054c9 	.word	0x080054c9
 8005470:	080054c9 	.word	0x080054c9
 8005474:	080054b9 	.word	0x080054b9
 8005478:	080054c9 	.word	0x080054c9
 800547c:	080054c9 	.word	0x080054c9
 8005480:	080054c9 	.word	0x080054c9
 8005484:	080054c9 	.word	0x080054c9
 8005488:	080054c9 	.word	0x080054c9
 800548c:	080054c9 	.word	0x080054c9
 8005490:	080054c9 	.word	0x080054c9
 8005494:	080054c1 	.word	0x080054c1
 8005498:	2301      	movs	r3, #1
 800549a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800549e:	e0bc      	b.n	800561a <UART_SetConfig+0x5a6>
 80054a0:	2304      	movs	r3, #4
 80054a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054a6:	e0b8      	b.n	800561a <UART_SetConfig+0x5a6>
 80054a8:	2308      	movs	r3, #8
 80054aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054ae:	e0b4      	b.n	800561a <UART_SetConfig+0x5a6>
 80054b0:	2310      	movs	r3, #16
 80054b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054b6:	e0b0      	b.n	800561a <UART_SetConfig+0x5a6>
 80054b8:	2320      	movs	r3, #32
 80054ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054be:	e0ac      	b.n	800561a <UART_SetConfig+0x5a6>
 80054c0:	2340      	movs	r3, #64	@ 0x40
 80054c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054c6:	e0a8      	b.n	800561a <UART_SetConfig+0x5a6>
 80054c8:	2380      	movs	r3, #128	@ 0x80
 80054ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054ce:	e0a4      	b.n	800561a <UART_SetConfig+0x5a6>
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	4a8f      	ldr	r2, [pc, #572]	@ (8005714 <UART_SetConfig+0x6a0>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d130      	bne.n	800553c <UART_SetConfig+0x4c8>
 80054da:	4b8d      	ldr	r3, [pc, #564]	@ (8005710 <UART_SetConfig+0x69c>)
 80054dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054de:	f003 0307 	and.w	r3, r3, #7
 80054e2:	2b05      	cmp	r3, #5
 80054e4:	d826      	bhi.n	8005534 <UART_SetConfig+0x4c0>
 80054e6:	a201      	add	r2, pc, #4	@ (adr r2, 80054ec <UART_SetConfig+0x478>)
 80054e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054ec:	08005505 	.word	0x08005505
 80054f0:	0800550d 	.word	0x0800550d
 80054f4:	08005515 	.word	0x08005515
 80054f8:	0800551d 	.word	0x0800551d
 80054fc:	08005525 	.word	0x08005525
 8005500:	0800552d 	.word	0x0800552d
 8005504:	2300      	movs	r3, #0
 8005506:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800550a:	e086      	b.n	800561a <UART_SetConfig+0x5a6>
 800550c:	2304      	movs	r3, #4
 800550e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005512:	e082      	b.n	800561a <UART_SetConfig+0x5a6>
 8005514:	2308      	movs	r3, #8
 8005516:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800551a:	e07e      	b.n	800561a <UART_SetConfig+0x5a6>
 800551c:	2310      	movs	r3, #16
 800551e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005522:	e07a      	b.n	800561a <UART_SetConfig+0x5a6>
 8005524:	2320      	movs	r3, #32
 8005526:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800552a:	e076      	b.n	800561a <UART_SetConfig+0x5a6>
 800552c:	2340      	movs	r3, #64	@ 0x40
 800552e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005532:	e072      	b.n	800561a <UART_SetConfig+0x5a6>
 8005534:	2380      	movs	r3, #128	@ 0x80
 8005536:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800553a:	e06e      	b.n	800561a <UART_SetConfig+0x5a6>
 800553c:	697b      	ldr	r3, [r7, #20]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	4a75      	ldr	r2, [pc, #468]	@ (8005718 <UART_SetConfig+0x6a4>)
 8005542:	4293      	cmp	r3, r2
 8005544:	d130      	bne.n	80055a8 <UART_SetConfig+0x534>
 8005546:	4b72      	ldr	r3, [pc, #456]	@ (8005710 <UART_SetConfig+0x69c>)
 8005548:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800554a:	f003 0307 	and.w	r3, r3, #7
 800554e:	2b05      	cmp	r3, #5
 8005550:	d826      	bhi.n	80055a0 <UART_SetConfig+0x52c>
 8005552:	a201      	add	r2, pc, #4	@ (adr r2, 8005558 <UART_SetConfig+0x4e4>)
 8005554:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005558:	08005571 	.word	0x08005571
 800555c:	08005579 	.word	0x08005579
 8005560:	08005581 	.word	0x08005581
 8005564:	08005589 	.word	0x08005589
 8005568:	08005591 	.word	0x08005591
 800556c:	08005599 	.word	0x08005599
 8005570:	2300      	movs	r3, #0
 8005572:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005576:	e050      	b.n	800561a <UART_SetConfig+0x5a6>
 8005578:	2304      	movs	r3, #4
 800557a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800557e:	e04c      	b.n	800561a <UART_SetConfig+0x5a6>
 8005580:	2308      	movs	r3, #8
 8005582:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005586:	e048      	b.n	800561a <UART_SetConfig+0x5a6>
 8005588:	2310      	movs	r3, #16
 800558a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800558e:	e044      	b.n	800561a <UART_SetConfig+0x5a6>
 8005590:	2320      	movs	r3, #32
 8005592:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005596:	e040      	b.n	800561a <UART_SetConfig+0x5a6>
 8005598:	2340      	movs	r3, #64	@ 0x40
 800559a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800559e:	e03c      	b.n	800561a <UART_SetConfig+0x5a6>
 80055a0:	2380      	movs	r3, #128	@ 0x80
 80055a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055a6:	e038      	b.n	800561a <UART_SetConfig+0x5a6>
 80055a8:	697b      	ldr	r3, [r7, #20]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4a5b      	ldr	r2, [pc, #364]	@ (800571c <UART_SetConfig+0x6a8>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d130      	bne.n	8005614 <UART_SetConfig+0x5a0>
 80055b2:	4b57      	ldr	r3, [pc, #348]	@ (8005710 <UART_SetConfig+0x69c>)
 80055b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055b6:	f003 0307 	and.w	r3, r3, #7
 80055ba:	2b05      	cmp	r3, #5
 80055bc:	d826      	bhi.n	800560c <UART_SetConfig+0x598>
 80055be:	a201      	add	r2, pc, #4	@ (adr r2, 80055c4 <UART_SetConfig+0x550>)
 80055c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055c4:	080055dd 	.word	0x080055dd
 80055c8:	080055e5 	.word	0x080055e5
 80055cc:	080055ed 	.word	0x080055ed
 80055d0:	080055f5 	.word	0x080055f5
 80055d4:	080055fd 	.word	0x080055fd
 80055d8:	08005605 	.word	0x08005605
 80055dc:	2302      	movs	r3, #2
 80055de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055e2:	e01a      	b.n	800561a <UART_SetConfig+0x5a6>
 80055e4:	2304      	movs	r3, #4
 80055e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055ea:	e016      	b.n	800561a <UART_SetConfig+0x5a6>
 80055ec:	2308      	movs	r3, #8
 80055ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055f2:	e012      	b.n	800561a <UART_SetConfig+0x5a6>
 80055f4:	2310      	movs	r3, #16
 80055f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055fa:	e00e      	b.n	800561a <UART_SetConfig+0x5a6>
 80055fc:	2320      	movs	r3, #32
 80055fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005602:	e00a      	b.n	800561a <UART_SetConfig+0x5a6>
 8005604:	2340      	movs	r3, #64	@ 0x40
 8005606:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800560a:	e006      	b.n	800561a <UART_SetConfig+0x5a6>
 800560c:	2380      	movs	r3, #128	@ 0x80
 800560e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005612:	e002      	b.n	800561a <UART_SetConfig+0x5a6>
 8005614:	2380      	movs	r3, #128	@ 0x80
 8005616:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800561a:	697b      	ldr	r3, [r7, #20]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	4a3f      	ldr	r2, [pc, #252]	@ (800571c <UART_SetConfig+0x6a8>)
 8005620:	4293      	cmp	r3, r2
 8005622:	f040 80f8 	bne.w	8005816 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005626:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800562a:	2b20      	cmp	r3, #32
 800562c:	dc46      	bgt.n	80056bc <UART_SetConfig+0x648>
 800562e:	2b02      	cmp	r3, #2
 8005630:	f2c0 8082 	blt.w	8005738 <UART_SetConfig+0x6c4>
 8005634:	3b02      	subs	r3, #2
 8005636:	2b1e      	cmp	r3, #30
 8005638:	d87e      	bhi.n	8005738 <UART_SetConfig+0x6c4>
 800563a:	a201      	add	r2, pc, #4	@ (adr r2, 8005640 <UART_SetConfig+0x5cc>)
 800563c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005640:	080056c3 	.word	0x080056c3
 8005644:	08005739 	.word	0x08005739
 8005648:	080056cb 	.word	0x080056cb
 800564c:	08005739 	.word	0x08005739
 8005650:	08005739 	.word	0x08005739
 8005654:	08005739 	.word	0x08005739
 8005658:	080056db 	.word	0x080056db
 800565c:	08005739 	.word	0x08005739
 8005660:	08005739 	.word	0x08005739
 8005664:	08005739 	.word	0x08005739
 8005668:	08005739 	.word	0x08005739
 800566c:	08005739 	.word	0x08005739
 8005670:	08005739 	.word	0x08005739
 8005674:	08005739 	.word	0x08005739
 8005678:	080056eb 	.word	0x080056eb
 800567c:	08005739 	.word	0x08005739
 8005680:	08005739 	.word	0x08005739
 8005684:	08005739 	.word	0x08005739
 8005688:	08005739 	.word	0x08005739
 800568c:	08005739 	.word	0x08005739
 8005690:	08005739 	.word	0x08005739
 8005694:	08005739 	.word	0x08005739
 8005698:	08005739 	.word	0x08005739
 800569c:	08005739 	.word	0x08005739
 80056a0:	08005739 	.word	0x08005739
 80056a4:	08005739 	.word	0x08005739
 80056a8:	08005739 	.word	0x08005739
 80056ac:	08005739 	.word	0x08005739
 80056b0:	08005739 	.word	0x08005739
 80056b4:	08005739 	.word	0x08005739
 80056b8:	0800572b 	.word	0x0800572b
 80056bc:	2b40      	cmp	r3, #64	@ 0x40
 80056be:	d037      	beq.n	8005730 <UART_SetConfig+0x6bc>
 80056c0:	e03a      	b.n	8005738 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80056c2:	f7fd fd1f 	bl	8003104 <HAL_RCCEx_GetD3PCLK1Freq>
 80056c6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80056c8:	e03c      	b.n	8005744 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80056ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80056ce:	4618      	mov	r0, r3
 80056d0:	f7fd fd2e 	bl	8003130 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80056d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80056d8:	e034      	b.n	8005744 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80056da:	f107 0318 	add.w	r3, r7, #24
 80056de:	4618      	mov	r0, r3
 80056e0:	f7fd fe7a 	bl	80033d8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80056e4:	69fb      	ldr	r3, [r7, #28]
 80056e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80056e8:	e02c      	b.n	8005744 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80056ea:	4b09      	ldr	r3, [pc, #36]	@ (8005710 <UART_SetConfig+0x69c>)
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f003 0320 	and.w	r3, r3, #32
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d016      	beq.n	8005724 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80056f6:	4b06      	ldr	r3, [pc, #24]	@ (8005710 <UART_SetConfig+0x69c>)
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	08db      	lsrs	r3, r3, #3
 80056fc:	f003 0303 	and.w	r3, r3, #3
 8005700:	4a07      	ldr	r2, [pc, #28]	@ (8005720 <UART_SetConfig+0x6ac>)
 8005702:	fa22 f303 	lsr.w	r3, r2, r3
 8005706:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005708:	e01c      	b.n	8005744 <UART_SetConfig+0x6d0>
 800570a:	bf00      	nop
 800570c:	40011400 	.word	0x40011400
 8005710:	58024400 	.word	0x58024400
 8005714:	40007800 	.word	0x40007800
 8005718:	40007c00 	.word	0x40007c00
 800571c:	58000c00 	.word	0x58000c00
 8005720:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8005724:	4b9d      	ldr	r3, [pc, #628]	@ (800599c <UART_SetConfig+0x928>)
 8005726:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005728:	e00c      	b.n	8005744 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800572a:	4b9d      	ldr	r3, [pc, #628]	@ (80059a0 <UART_SetConfig+0x92c>)
 800572c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800572e:	e009      	b.n	8005744 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005730:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005734:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005736:	e005      	b.n	8005744 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8005738:	2300      	movs	r3, #0
 800573a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800573c:	2301      	movs	r3, #1
 800573e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005742:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005744:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005746:	2b00      	cmp	r3, #0
 8005748:	f000 81de 	beq.w	8005b08 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005750:	4a94      	ldr	r2, [pc, #592]	@ (80059a4 <UART_SetConfig+0x930>)
 8005752:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005756:	461a      	mov	r2, r3
 8005758:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800575a:	fbb3 f3f2 	udiv	r3, r3, r2
 800575e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005760:	697b      	ldr	r3, [r7, #20]
 8005762:	685a      	ldr	r2, [r3, #4]
 8005764:	4613      	mov	r3, r2
 8005766:	005b      	lsls	r3, r3, #1
 8005768:	4413      	add	r3, r2
 800576a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800576c:	429a      	cmp	r2, r3
 800576e:	d305      	bcc.n	800577c <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005770:	697b      	ldr	r3, [r7, #20]
 8005772:	685b      	ldr	r3, [r3, #4]
 8005774:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005776:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005778:	429a      	cmp	r2, r3
 800577a:	d903      	bls.n	8005784 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800577c:	2301      	movs	r3, #1
 800577e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005782:	e1c1      	b.n	8005b08 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005784:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005786:	2200      	movs	r2, #0
 8005788:	60bb      	str	r3, [r7, #8]
 800578a:	60fa      	str	r2, [r7, #12]
 800578c:	697b      	ldr	r3, [r7, #20]
 800578e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005790:	4a84      	ldr	r2, [pc, #528]	@ (80059a4 <UART_SetConfig+0x930>)
 8005792:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005796:	b29b      	uxth	r3, r3
 8005798:	2200      	movs	r2, #0
 800579a:	603b      	str	r3, [r7, #0]
 800579c:	607a      	str	r2, [r7, #4]
 800579e:	e9d7 2300 	ldrd	r2, r3, [r7]
 80057a2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80057a6:	f7fa fdeb 	bl	8000380 <__aeabi_uldivmod>
 80057aa:	4602      	mov	r2, r0
 80057ac:	460b      	mov	r3, r1
 80057ae:	4610      	mov	r0, r2
 80057b0:	4619      	mov	r1, r3
 80057b2:	f04f 0200 	mov.w	r2, #0
 80057b6:	f04f 0300 	mov.w	r3, #0
 80057ba:	020b      	lsls	r3, r1, #8
 80057bc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80057c0:	0202      	lsls	r2, r0, #8
 80057c2:	6979      	ldr	r1, [r7, #20]
 80057c4:	6849      	ldr	r1, [r1, #4]
 80057c6:	0849      	lsrs	r1, r1, #1
 80057c8:	2000      	movs	r0, #0
 80057ca:	460c      	mov	r4, r1
 80057cc:	4605      	mov	r5, r0
 80057ce:	eb12 0804 	adds.w	r8, r2, r4
 80057d2:	eb43 0905 	adc.w	r9, r3, r5
 80057d6:	697b      	ldr	r3, [r7, #20]
 80057d8:	685b      	ldr	r3, [r3, #4]
 80057da:	2200      	movs	r2, #0
 80057dc:	469a      	mov	sl, r3
 80057de:	4693      	mov	fp, r2
 80057e0:	4652      	mov	r2, sl
 80057e2:	465b      	mov	r3, fp
 80057e4:	4640      	mov	r0, r8
 80057e6:	4649      	mov	r1, r9
 80057e8:	f7fa fdca 	bl	8000380 <__aeabi_uldivmod>
 80057ec:	4602      	mov	r2, r0
 80057ee:	460b      	mov	r3, r1
 80057f0:	4613      	mov	r3, r2
 80057f2:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80057f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057f6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80057fa:	d308      	bcc.n	800580e <UART_SetConfig+0x79a>
 80057fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005802:	d204      	bcs.n	800580e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8005804:	697b      	ldr	r3, [r7, #20]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800580a:	60da      	str	r2, [r3, #12]
 800580c:	e17c      	b.n	8005b08 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800580e:	2301      	movs	r3, #1
 8005810:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005814:	e178      	b.n	8005b08 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005816:	697b      	ldr	r3, [r7, #20]
 8005818:	69db      	ldr	r3, [r3, #28]
 800581a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800581e:	f040 80c5 	bne.w	80059ac <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8005822:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005826:	2b20      	cmp	r3, #32
 8005828:	dc48      	bgt.n	80058bc <UART_SetConfig+0x848>
 800582a:	2b00      	cmp	r3, #0
 800582c:	db7b      	blt.n	8005926 <UART_SetConfig+0x8b2>
 800582e:	2b20      	cmp	r3, #32
 8005830:	d879      	bhi.n	8005926 <UART_SetConfig+0x8b2>
 8005832:	a201      	add	r2, pc, #4	@ (adr r2, 8005838 <UART_SetConfig+0x7c4>)
 8005834:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005838:	080058c3 	.word	0x080058c3
 800583c:	080058cb 	.word	0x080058cb
 8005840:	08005927 	.word	0x08005927
 8005844:	08005927 	.word	0x08005927
 8005848:	080058d3 	.word	0x080058d3
 800584c:	08005927 	.word	0x08005927
 8005850:	08005927 	.word	0x08005927
 8005854:	08005927 	.word	0x08005927
 8005858:	080058e3 	.word	0x080058e3
 800585c:	08005927 	.word	0x08005927
 8005860:	08005927 	.word	0x08005927
 8005864:	08005927 	.word	0x08005927
 8005868:	08005927 	.word	0x08005927
 800586c:	08005927 	.word	0x08005927
 8005870:	08005927 	.word	0x08005927
 8005874:	08005927 	.word	0x08005927
 8005878:	080058f3 	.word	0x080058f3
 800587c:	08005927 	.word	0x08005927
 8005880:	08005927 	.word	0x08005927
 8005884:	08005927 	.word	0x08005927
 8005888:	08005927 	.word	0x08005927
 800588c:	08005927 	.word	0x08005927
 8005890:	08005927 	.word	0x08005927
 8005894:	08005927 	.word	0x08005927
 8005898:	08005927 	.word	0x08005927
 800589c:	08005927 	.word	0x08005927
 80058a0:	08005927 	.word	0x08005927
 80058a4:	08005927 	.word	0x08005927
 80058a8:	08005927 	.word	0x08005927
 80058ac:	08005927 	.word	0x08005927
 80058b0:	08005927 	.word	0x08005927
 80058b4:	08005927 	.word	0x08005927
 80058b8:	08005919 	.word	0x08005919
 80058bc:	2b40      	cmp	r3, #64	@ 0x40
 80058be:	d02e      	beq.n	800591e <UART_SetConfig+0x8aa>
 80058c0:	e031      	b.n	8005926 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80058c2:	f7fd fbf3 	bl	80030ac <HAL_RCC_GetPCLK1Freq>
 80058c6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80058c8:	e033      	b.n	8005932 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80058ca:	f7fd fc05 	bl	80030d8 <HAL_RCC_GetPCLK2Freq>
 80058ce:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80058d0:	e02f      	b.n	8005932 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80058d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80058d6:	4618      	mov	r0, r3
 80058d8:	f7fd fc2a 	bl	8003130 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80058dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80058e0:	e027      	b.n	8005932 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80058e2:	f107 0318 	add.w	r3, r7, #24
 80058e6:	4618      	mov	r0, r3
 80058e8:	f7fd fd76 	bl	80033d8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80058ec:	69fb      	ldr	r3, [r7, #28]
 80058ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80058f0:	e01f      	b.n	8005932 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80058f2:	4b2d      	ldr	r3, [pc, #180]	@ (80059a8 <UART_SetConfig+0x934>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f003 0320 	and.w	r3, r3, #32
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d009      	beq.n	8005912 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80058fe:	4b2a      	ldr	r3, [pc, #168]	@ (80059a8 <UART_SetConfig+0x934>)
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	08db      	lsrs	r3, r3, #3
 8005904:	f003 0303 	and.w	r3, r3, #3
 8005908:	4a24      	ldr	r2, [pc, #144]	@ (800599c <UART_SetConfig+0x928>)
 800590a:	fa22 f303 	lsr.w	r3, r2, r3
 800590e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005910:	e00f      	b.n	8005932 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8005912:	4b22      	ldr	r3, [pc, #136]	@ (800599c <UART_SetConfig+0x928>)
 8005914:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005916:	e00c      	b.n	8005932 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005918:	4b21      	ldr	r3, [pc, #132]	@ (80059a0 <UART_SetConfig+0x92c>)
 800591a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800591c:	e009      	b.n	8005932 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800591e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005922:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005924:	e005      	b.n	8005932 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8005926:	2300      	movs	r3, #0
 8005928:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800592a:	2301      	movs	r3, #1
 800592c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005930:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005932:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005934:	2b00      	cmp	r3, #0
 8005936:	f000 80e7 	beq.w	8005b08 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800593a:	697b      	ldr	r3, [r7, #20]
 800593c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800593e:	4a19      	ldr	r2, [pc, #100]	@ (80059a4 <UART_SetConfig+0x930>)
 8005940:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005944:	461a      	mov	r2, r3
 8005946:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005948:	fbb3 f3f2 	udiv	r3, r3, r2
 800594c:	005a      	lsls	r2, r3, #1
 800594e:	697b      	ldr	r3, [r7, #20]
 8005950:	685b      	ldr	r3, [r3, #4]
 8005952:	085b      	lsrs	r3, r3, #1
 8005954:	441a      	add	r2, r3
 8005956:	697b      	ldr	r3, [r7, #20]
 8005958:	685b      	ldr	r3, [r3, #4]
 800595a:	fbb2 f3f3 	udiv	r3, r2, r3
 800595e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005960:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005962:	2b0f      	cmp	r3, #15
 8005964:	d916      	bls.n	8005994 <UART_SetConfig+0x920>
 8005966:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005968:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800596c:	d212      	bcs.n	8005994 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800596e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005970:	b29b      	uxth	r3, r3
 8005972:	f023 030f 	bic.w	r3, r3, #15
 8005976:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005978:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800597a:	085b      	lsrs	r3, r3, #1
 800597c:	b29b      	uxth	r3, r3
 800597e:	f003 0307 	and.w	r3, r3, #7
 8005982:	b29a      	uxth	r2, r3
 8005984:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005986:	4313      	orrs	r3, r2
 8005988:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800598a:	697b      	ldr	r3, [r7, #20]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8005990:	60da      	str	r2, [r3, #12]
 8005992:	e0b9      	b.n	8005b08 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8005994:	2301      	movs	r3, #1
 8005996:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800599a:	e0b5      	b.n	8005b08 <UART_SetConfig+0xa94>
 800599c:	03d09000 	.word	0x03d09000
 80059a0:	003d0900 	.word	0x003d0900
 80059a4:	08006e34 	.word	0x08006e34
 80059a8:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80059ac:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80059b0:	2b20      	cmp	r3, #32
 80059b2:	dc49      	bgt.n	8005a48 <UART_SetConfig+0x9d4>
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	db7c      	blt.n	8005ab2 <UART_SetConfig+0xa3e>
 80059b8:	2b20      	cmp	r3, #32
 80059ba:	d87a      	bhi.n	8005ab2 <UART_SetConfig+0xa3e>
 80059bc:	a201      	add	r2, pc, #4	@ (adr r2, 80059c4 <UART_SetConfig+0x950>)
 80059be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059c2:	bf00      	nop
 80059c4:	08005a4f 	.word	0x08005a4f
 80059c8:	08005a57 	.word	0x08005a57
 80059cc:	08005ab3 	.word	0x08005ab3
 80059d0:	08005ab3 	.word	0x08005ab3
 80059d4:	08005a5f 	.word	0x08005a5f
 80059d8:	08005ab3 	.word	0x08005ab3
 80059dc:	08005ab3 	.word	0x08005ab3
 80059e0:	08005ab3 	.word	0x08005ab3
 80059e4:	08005a6f 	.word	0x08005a6f
 80059e8:	08005ab3 	.word	0x08005ab3
 80059ec:	08005ab3 	.word	0x08005ab3
 80059f0:	08005ab3 	.word	0x08005ab3
 80059f4:	08005ab3 	.word	0x08005ab3
 80059f8:	08005ab3 	.word	0x08005ab3
 80059fc:	08005ab3 	.word	0x08005ab3
 8005a00:	08005ab3 	.word	0x08005ab3
 8005a04:	08005a7f 	.word	0x08005a7f
 8005a08:	08005ab3 	.word	0x08005ab3
 8005a0c:	08005ab3 	.word	0x08005ab3
 8005a10:	08005ab3 	.word	0x08005ab3
 8005a14:	08005ab3 	.word	0x08005ab3
 8005a18:	08005ab3 	.word	0x08005ab3
 8005a1c:	08005ab3 	.word	0x08005ab3
 8005a20:	08005ab3 	.word	0x08005ab3
 8005a24:	08005ab3 	.word	0x08005ab3
 8005a28:	08005ab3 	.word	0x08005ab3
 8005a2c:	08005ab3 	.word	0x08005ab3
 8005a30:	08005ab3 	.word	0x08005ab3
 8005a34:	08005ab3 	.word	0x08005ab3
 8005a38:	08005ab3 	.word	0x08005ab3
 8005a3c:	08005ab3 	.word	0x08005ab3
 8005a40:	08005ab3 	.word	0x08005ab3
 8005a44:	08005aa5 	.word	0x08005aa5
 8005a48:	2b40      	cmp	r3, #64	@ 0x40
 8005a4a:	d02e      	beq.n	8005aaa <UART_SetConfig+0xa36>
 8005a4c:	e031      	b.n	8005ab2 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a4e:	f7fd fb2d 	bl	80030ac <HAL_RCC_GetPCLK1Freq>
 8005a52:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005a54:	e033      	b.n	8005abe <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005a56:	f7fd fb3f 	bl	80030d8 <HAL_RCC_GetPCLK2Freq>
 8005a5a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005a5c:	e02f      	b.n	8005abe <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005a5e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005a62:	4618      	mov	r0, r3
 8005a64:	f7fd fb64 	bl	8003130 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005a68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a6c:	e027      	b.n	8005abe <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005a6e:	f107 0318 	add.w	r3, r7, #24
 8005a72:	4618      	mov	r0, r3
 8005a74:	f7fd fcb0 	bl	80033d8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005a78:	69fb      	ldr	r3, [r7, #28]
 8005a7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a7c:	e01f      	b.n	8005abe <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005a7e:	4b2d      	ldr	r3, [pc, #180]	@ (8005b34 <UART_SetConfig+0xac0>)
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f003 0320 	and.w	r3, r3, #32
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d009      	beq.n	8005a9e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005a8a:	4b2a      	ldr	r3, [pc, #168]	@ (8005b34 <UART_SetConfig+0xac0>)
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	08db      	lsrs	r3, r3, #3
 8005a90:	f003 0303 	and.w	r3, r3, #3
 8005a94:	4a28      	ldr	r2, [pc, #160]	@ (8005b38 <UART_SetConfig+0xac4>)
 8005a96:	fa22 f303 	lsr.w	r3, r2, r3
 8005a9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005a9c:	e00f      	b.n	8005abe <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8005a9e:	4b26      	ldr	r3, [pc, #152]	@ (8005b38 <UART_SetConfig+0xac4>)
 8005aa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005aa2:	e00c      	b.n	8005abe <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005aa4:	4b25      	ldr	r3, [pc, #148]	@ (8005b3c <UART_SetConfig+0xac8>)
 8005aa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005aa8:	e009      	b.n	8005abe <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005aaa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005aae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ab0:	e005      	b.n	8005abe <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005ab6:	2301      	movs	r3, #1
 8005ab8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005abc:	bf00      	nop
    }

    if (pclk != 0U)
 8005abe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d021      	beq.n	8005b08 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005ac4:	697b      	ldr	r3, [r7, #20]
 8005ac6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ac8:	4a1d      	ldr	r2, [pc, #116]	@ (8005b40 <UART_SetConfig+0xacc>)
 8005aca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005ace:	461a      	mov	r2, r3
 8005ad0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ad2:	fbb3 f2f2 	udiv	r2, r3, r2
 8005ad6:	697b      	ldr	r3, [r7, #20]
 8005ad8:	685b      	ldr	r3, [r3, #4]
 8005ada:	085b      	lsrs	r3, r3, #1
 8005adc:	441a      	add	r2, r3
 8005ade:	697b      	ldr	r3, [r7, #20]
 8005ae0:	685b      	ldr	r3, [r3, #4]
 8005ae2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ae6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005ae8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005aea:	2b0f      	cmp	r3, #15
 8005aec:	d909      	bls.n	8005b02 <UART_SetConfig+0xa8e>
 8005aee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005af0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005af4:	d205      	bcs.n	8005b02 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005af6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005af8:	b29a      	uxth	r2, r3
 8005afa:	697b      	ldr	r3, [r7, #20]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	60da      	str	r2, [r3, #12]
 8005b00:	e002      	b.n	8005b08 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8005b02:	2301      	movs	r3, #1
 8005b04:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005b08:	697b      	ldr	r3, [r7, #20]
 8005b0a:	2201      	movs	r2, #1
 8005b0c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005b10:	697b      	ldr	r3, [r7, #20]
 8005b12:	2201      	movs	r2, #1
 8005b14:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005b18:	697b      	ldr	r3, [r7, #20]
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005b1e:	697b      	ldr	r3, [r7, #20]
 8005b20:	2200      	movs	r2, #0
 8005b22:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005b24:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8005b28:	4618      	mov	r0, r3
 8005b2a:	3748      	adds	r7, #72	@ 0x48
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005b32:	bf00      	nop
 8005b34:	58024400 	.word	0x58024400
 8005b38:	03d09000 	.word	0x03d09000
 8005b3c:	003d0900 	.word	0x003d0900
 8005b40:	08006e34 	.word	0x08006e34

08005b44 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005b44:	b480      	push	{r7}
 8005b46:	b083      	sub	sp, #12
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b50:	f003 0308 	and.w	r3, r3, #8
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d00a      	beq.n	8005b6e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	685b      	ldr	r3, [r3, #4]
 8005b5e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	430a      	orrs	r2, r1
 8005b6c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b72:	f003 0301 	and.w	r3, r3, #1
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d00a      	beq.n	8005b90 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	685b      	ldr	r3, [r3, #4]
 8005b80:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	430a      	orrs	r2, r1
 8005b8e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b94:	f003 0302 	and.w	r3, r3, #2
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d00a      	beq.n	8005bb2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	685b      	ldr	r3, [r3, #4]
 8005ba2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	430a      	orrs	r2, r1
 8005bb0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bb6:	f003 0304 	and.w	r3, r3, #4
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d00a      	beq.n	8005bd4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	685b      	ldr	r3, [r3, #4]
 8005bc4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	430a      	orrs	r2, r1
 8005bd2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bd8:	f003 0310 	and.w	r3, r3, #16
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d00a      	beq.n	8005bf6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	689b      	ldr	r3, [r3, #8]
 8005be6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	430a      	orrs	r2, r1
 8005bf4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bfa:	f003 0320 	and.w	r3, r3, #32
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d00a      	beq.n	8005c18 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	689b      	ldr	r3, [r3, #8]
 8005c08:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	430a      	orrs	r2, r1
 8005c16:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d01a      	beq.n	8005c5a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	685b      	ldr	r3, [r3, #4]
 8005c2a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	430a      	orrs	r2, r1
 8005c38:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c3e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005c42:	d10a      	bne.n	8005c5a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	685b      	ldr	r3, [r3, #4]
 8005c4a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	430a      	orrs	r2, r1
 8005c58:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d00a      	beq.n	8005c7c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	685b      	ldr	r3, [r3, #4]
 8005c6c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	430a      	orrs	r2, r1
 8005c7a:	605a      	str	r2, [r3, #4]
  }
}
 8005c7c:	bf00      	nop
 8005c7e:	370c      	adds	r7, #12
 8005c80:	46bd      	mov	sp, r7
 8005c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c86:	4770      	bx	lr

08005c88 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	b098      	sub	sp, #96	@ 0x60
 8005c8c:	af02      	add	r7, sp, #8
 8005c8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2200      	movs	r2, #0
 8005c94:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005c98:	f7fb fe2c 	bl	80018f4 <HAL_GetTick>
 8005c9c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f003 0308 	and.w	r3, r3, #8
 8005ca8:	2b08      	cmp	r3, #8
 8005caa:	d12f      	bne.n	8005d0c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005cac:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005cb0:	9300      	str	r3, [sp, #0]
 8005cb2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005cba:	6878      	ldr	r0, [r7, #4]
 8005cbc:	f000 f88e 	bl	8005ddc <UART_WaitOnFlagUntilTimeout>
 8005cc0:	4603      	mov	r3, r0
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d022      	beq.n	8005d0c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ccc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cce:	e853 3f00 	ldrex	r3, [r3]
 8005cd2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005cd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cd6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005cda:	653b      	str	r3, [r7, #80]	@ 0x50
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	461a      	mov	r2, r3
 8005ce2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005ce4:	647b      	str	r3, [r7, #68]	@ 0x44
 8005ce6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ce8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005cea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005cec:	e841 2300 	strex	r3, r2, [r1]
 8005cf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005cf2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d1e6      	bne.n	8005cc6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2220      	movs	r2, #32
 8005cfc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2200      	movs	r2, #0
 8005d04:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005d08:	2303      	movs	r3, #3
 8005d0a:	e063      	b.n	8005dd4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f003 0304 	and.w	r3, r3, #4
 8005d16:	2b04      	cmp	r3, #4
 8005d18:	d149      	bne.n	8005dae <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d1a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005d1e:	9300      	str	r3, [sp, #0]
 8005d20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005d22:	2200      	movs	r2, #0
 8005d24:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005d28:	6878      	ldr	r0, [r7, #4]
 8005d2a:	f000 f857 	bl	8005ddc <UART_WaitOnFlagUntilTimeout>
 8005d2e:	4603      	mov	r3, r0
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d03c      	beq.n	8005dae <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d3c:	e853 3f00 	ldrex	r3, [r3]
 8005d40:	623b      	str	r3, [r7, #32]
   return(result);
 8005d42:	6a3b      	ldr	r3, [r7, #32]
 8005d44:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005d48:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	461a      	mov	r2, r3
 8005d50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d52:	633b      	str	r3, [r7, #48]	@ 0x30
 8005d54:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d56:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005d58:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d5a:	e841 2300 	strex	r3, r2, [r1]
 8005d5e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005d60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d1e6      	bne.n	8005d34 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	3308      	adds	r3, #8
 8005d6c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d6e:	693b      	ldr	r3, [r7, #16]
 8005d70:	e853 3f00 	ldrex	r3, [r3]
 8005d74:	60fb      	str	r3, [r7, #12]
   return(result);
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	f023 0301 	bic.w	r3, r3, #1
 8005d7c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	3308      	adds	r3, #8
 8005d84:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005d86:	61fa      	str	r2, [r7, #28]
 8005d88:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d8a:	69b9      	ldr	r1, [r7, #24]
 8005d8c:	69fa      	ldr	r2, [r7, #28]
 8005d8e:	e841 2300 	strex	r3, r2, [r1]
 8005d92:	617b      	str	r3, [r7, #20]
   return(result);
 8005d94:	697b      	ldr	r3, [r7, #20]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d1e5      	bne.n	8005d66 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2220      	movs	r2, #32
 8005d9e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2200      	movs	r2, #0
 8005da6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005daa:	2303      	movs	r3, #3
 8005dac:	e012      	b.n	8005dd4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	2220      	movs	r2, #32
 8005db2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2220      	movs	r2, #32
 8005dba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005dd2:	2300      	movs	r3, #0
}
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	3758      	adds	r7, #88	@ 0x58
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	bd80      	pop	{r7, pc}

08005ddc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b084      	sub	sp, #16
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	60f8      	str	r0, [r7, #12]
 8005de4:	60b9      	str	r1, [r7, #8]
 8005de6:	603b      	str	r3, [r7, #0]
 8005de8:	4613      	mov	r3, r2
 8005dea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005dec:	e04f      	b.n	8005e8e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005dee:	69bb      	ldr	r3, [r7, #24]
 8005df0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005df4:	d04b      	beq.n	8005e8e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005df6:	f7fb fd7d 	bl	80018f4 <HAL_GetTick>
 8005dfa:	4602      	mov	r2, r0
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	1ad3      	subs	r3, r2, r3
 8005e00:	69ba      	ldr	r2, [r7, #24]
 8005e02:	429a      	cmp	r2, r3
 8005e04:	d302      	bcc.n	8005e0c <UART_WaitOnFlagUntilTimeout+0x30>
 8005e06:	69bb      	ldr	r3, [r7, #24]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d101      	bne.n	8005e10 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005e0c:	2303      	movs	r3, #3
 8005e0e:	e04e      	b.n	8005eae <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f003 0304 	and.w	r3, r3, #4
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d037      	beq.n	8005e8e <UART_WaitOnFlagUntilTimeout+0xb2>
 8005e1e:	68bb      	ldr	r3, [r7, #8]
 8005e20:	2b80      	cmp	r3, #128	@ 0x80
 8005e22:	d034      	beq.n	8005e8e <UART_WaitOnFlagUntilTimeout+0xb2>
 8005e24:	68bb      	ldr	r3, [r7, #8]
 8005e26:	2b40      	cmp	r3, #64	@ 0x40
 8005e28:	d031      	beq.n	8005e8e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	69db      	ldr	r3, [r3, #28]
 8005e30:	f003 0308 	and.w	r3, r3, #8
 8005e34:	2b08      	cmp	r3, #8
 8005e36:	d110      	bne.n	8005e5a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	2208      	movs	r2, #8
 8005e3e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005e40:	68f8      	ldr	r0, [r7, #12]
 8005e42:	f000 f839 	bl	8005eb8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	2208      	movs	r2, #8
 8005e4a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	2200      	movs	r2, #0
 8005e52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005e56:	2301      	movs	r3, #1
 8005e58:	e029      	b.n	8005eae <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	69db      	ldr	r3, [r3, #28]
 8005e60:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005e64:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e68:	d111      	bne.n	8005e8e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005e72:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005e74:	68f8      	ldr	r0, [r7, #12]
 8005e76:	f000 f81f 	bl	8005eb8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	2220      	movs	r2, #32
 8005e7e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	2200      	movs	r2, #0
 8005e86:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005e8a:	2303      	movs	r3, #3
 8005e8c:	e00f      	b.n	8005eae <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	69da      	ldr	r2, [r3, #28]
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	4013      	ands	r3, r2
 8005e98:	68ba      	ldr	r2, [r7, #8]
 8005e9a:	429a      	cmp	r2, r3
 8005e9c:	bf0c      	ite	eq
 8005e9e:	2301      	moveq	r3, #1
 8005ea0:	2300      	movne	r3, #0
 8005ea2:	b2db      	uxtb	r3, r3
 8005ea4:	461a      	mov	r2, r3
 8005ea6:	79fb      	ldrb	r3, [r7, #7]
 8005ea8:	429a      	cmp	r2, r3
 8005eaa:	d0a0      	beq.n	8005dee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005eac:	2300      	movs	r3, #0
}
 8005eae:	4618      	mov	r0, r3
 8005eb0:	3710      	adds	r7, #16
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	bd80      	pop	{r7, pc}
	...

08005eb8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005eb8:	b480      	push	{r7}
 8005eba:	b095      	sub	sp, #84	@ 0x54
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ec6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ec8:	e853 3f00 	ldrex	r3, [r3]
 8005ecc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005ece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ed0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005ed4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	461a      	mov	r2, r3
 8005edc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ede:	643b      	str	r3, [r7, #64]	@ 0x40
 8005ee0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ee2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005ee4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005ee6:	e841 2300 	strex	r3, r2, [r1]
 8005eea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005eec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d1e6      	bne.n	8005ec0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	3308      	adds	r3, #8
 8005ef8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005efa:	6a3b      	ldr	r3, [r7, #32]
 8005efc:	e853 3f00 	ldrex	r3, [r3]
 8005f00:	61fb      	str	r3, [r7, #28]
   return(result);
 8005f02:	69fa      	ldr	r2, [r7, #28]
 8005f04:	4b1e      	ldr	r3, [pc, #120]	@ (8005f80 <UART_EndRxTransfer+0xc8>)
 8005f06:	4013      	ands	r3, r2
 8005f08:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	3308      	adds	r3, #8
 8005f10:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005f12:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005f14:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f16:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f18:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f1a:	e841 2300 	strex	r3, r2, [r1]
 8005f1e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d1e5      	bne.n	8005ef2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f2a:	2b01      	cmp	r3, #1
 8005f2c:	d118      	bne.n	8005f60 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	e853 3f00 	ldrex	r3, [r3]
 8005f3a:	60bb      	str	r3, [r7, #8]
   return(result);
 8005f3c:	68bb      	ldr	r3, [r7, #8]
 8005f3e:	f023 0310 	bic.w	r3, r3, #16
 8005f42:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	461a      	mov	r2, r3
 8005f4a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005f4c:	61bb      	str	r3, [r7, #24]
 8005f4e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f50:	6979      	ldr	r1, [r7, #20]
 8005f52:	69ba      	ldr	r2, [r7, #24]
 8005f54:	e841 2300 	strex	r3, r2, [r1]
 8005f58:	613b      	str	r3, [r7, #16]
   return(result);
 8005f5a:	693b      	ldr	r3, [r7, #16]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d1e6      	bne.n	8005f2e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2220      	movs	r2, #32
 8005f64:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2200      	movs	r2, #0
 8005f6c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2200      	movs	r2, #0
 8005f72:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005f74:	bf00      	nop
 8005f76:	3754      	adds	r7, #84	@ 0x54
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7e:	4770      	bx	lr
 8005f80:	effffffe 	.word	0xeffffffe

08005f84 <std>:
 8005f84:	2300      	movs	r3, #0
 8005f86:	b510      	push	{r4, lr}
 8005f88:	4604      	mov	r4, r0
 8005f8a:	e9c0 3300 	strd	r3, r3, [r0]
 8005f8e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005f92:	6083      	str	r3, [r0, #8]
 8005f94:	8181      	strh	r1, [r0, #12]
 8005f96:	6643      	str	r3, [r0, #100]	@ 0x64
 8005f98:	81c2      	strh	r2, [r0, #14]
 8005f9a:	6183      	str	r3, [r0, #24]
 8005f9c:	4619      	mov	r1, r3
 8005f9e:	2208      	movs	r2, #8
 8005fa0:	305c      	adds	r0, #92	@ 0x5c
 8005fa2:	f000 f906 	bl	80061b2 <memset>
 8005fa6:	4b0d      	ldr	r3, [pc, #52]	@ (8005fdc <std+0x58>)
 8005fa8:	6263      	str	r3, [r4, #36]	@ 0x24
 8005faa:	4b0d      	ldr	r3, [pc, #52]	@ (8005fe0 <std+0x5c>)
 8005fac:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005fae:	4b0d      	ldr	r3, [pc, #52]	@ (8005fe4 <std+0x60>)
 8005fb0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005fb2:	4b0d      	ldr	r3, [pc, #52]	@ (8005fe8 <std+0x64>)
 8005fb4:	6323      	str	r3, [r4, #48]	@ 0x30
 8005fb6:	4b0d      	ldr	r3, [pc, #52]	@ (8005fec <std+0x68>)
 8005fb8:	6224      	str	r4, [r4, #32]
 8005fba:	429c      	cmp	r4, r3
 8005fbc:	d006      	beq.n	8005fcc <std+0x48>
 8005fbe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005fc2:	4294      	cmp	r4, r2
 8005fc4:	d002      	beq.n	8005fcc <std+0x48>
 8005fc6:	33d0      	adds	r3, #208	@ 0xd0
 8005fc8:	429c      	cmp	r4, r3
 8005fca:	d105      	bne.n	8005fd8 <std+0x54>
 8005fcc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005fd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005fd4:	f000 b966 	b.w	80062a4 <__retarget_lock_init_recursive>
 8005fd8:	bd10      	pop	{r4, pc}
 8005fda:	bf00      	nop
 8005fdc:	0800612d 	.word	0x0800612d
 8005fe0:	0800614f 	.word	0x0800614f
 8005fe4:	08006187 	.word	0x08006187
 8005fe8:	080061ab 	.word	0x080061ab
 8005fec:	24000244 	.word	0x24000244

08005ff0 <stdio_exit_handler>:
 8005ff0:	4a02      	ldr	r2, [pc, #8]	@ (8005ffc <stdio_exit_handler+0xc>)
 8005ff2:	4903      	ldr	r1, [pc, #12]	@ (8006000 <stdio_exit_handler+0x10>)
 8005ff4:	4803      	ldr	r0, [pc, #12]	@ (8006004 <stdio_exit_handler+0x14>)
 8005ff6:	f000 b869 	b.w	80060cc <_fwalk_sglue>
 8005ffa:	bf00      	nop
 8005ffc:	2400002c 	.word	0x2400002c
 8006000:	08006b45 	.word	0x08006b45
 8006004:	2400003c 	.word	0x2400003c

08006008 <cleanup_stdio>:
 8006008:	6841      	ldr	r1, [r0, #4]
 800600a:	4b0c      	ldr	r3, [pc, #48]	@ (800603c <cleanup_stdio+0x34>)
 800600c:	4299      	cmp	r1, r3
 800600e:	b510      	push	{r4, lr}
 8006010:	4604      	mov	r4, r0
 8006012:	d001      	beq.n	8006018 <cleanup_stdio+0x10>
 8006014:	f000 fd96 	bl	8006b44 <_fflush_r>
 8006018:	68a1      	ldr	r1, [r4, #8]
 800601a:	4b09      	ldr	r3, [pc, #36]	@ (8006040 <cleanup_stdio+0x38>)
 800601c:	4299      	cmp	r1, r3
 800601e:	d002      	beq.n	8006026 <cleanup_stdio+0x1e>
 8006020:	4620      	mov	r0, r4
 8006022:	f000 fd8f 	bl	8006b44 <_fflush_r>
 8006026:	68e1      	ldr	r1, [r4, #12]
 8006028:	4b06      	ldr	r3, [pc, #24]	@ (8006044 <cleanup_stdio+0x3c>)
 800602a:	4299      	cmp	r1, r3
 800602c:	d004      	beq.n	8006038 <cleanup_stdio+0x30>
 800602e:	4620      	mov	r0, r4
 8006030:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006034:	f000 bd86 	b.w	8006b44 <_fflush_r>
 8006038:	bd10      	pop	{r4, pc}
 800603a:	bf00      	nop
 800603c:	24000244 	.word	0x24000244
 8006040:	240002ac 	.word	0x240002ac
 8006044:	24000314 	.word	0x24000314

08006048 <global_stdio_init.part.0>:
 8006048:	b510      	push	{r4, lr}
 800604a:	4b0b      	ldr	r3, [pc, #44]	@ (8006078 <global_stdio_init.part.0+0x30>)
 800604c:	4c0b      	ldr	r4, [pc, #44]	@ (800607c <global_stdio_init.part.0+0x34>)
 800604e:	4a0c      	ldr	r2, [pc, #48]	@ (8006080 <global_stdio_init.part.0+0x38>)
 8006050:	601a      	str	r2, [r3, #0]
 8006052:	4620      	mov	r0, r4
 8006054:	2200      	movs	r2, #0
 8006056:	2104      	movs	r1, #4
 8006058:	f7ff ff94 	bl	8005f84 <std>
 800605c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006060:	2201      	movs	r2, #1
 8006062:	2109      	movs	r1, #9
 8006064:	f7ff ff8e 	bl	8005f84 <std>
 8006068:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800606c:	2202      	movs	r2, #2
 800606e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006072:	2112      	movs	r1, #18
 8006074:	f7ff bf86 	b.w	8005f84 <std>
 8006078:	2400037c 	.word	0x2400037c
 800607c:	24000244 	.word	0x24000244
 8006080:	08005ff1 	.word	0x08005ff1

08006084 <__sfp_lock_acquire>:
 8006084:	4801      	ldr	r0, [pc, #4]	@ (800608c <__sfp_lock_acquire+0x8>)
 8006086:	f000 b90e 	b.w	80062a6 <__retarget_lock_acquire_recursive>
 800608a:	bf00      	nop
 800608c:	24000385 	.word	0x24000385

08006090 <__sfp_lock_release>:
 8006090:	4801      	ldr	r0, [pc, #4]	@ (8006098 <__sfp_lock_release+0x8>)
 8006092:	f000 b909 	b.w	80062a8 <__retarget_lock_release_recursive>
 8006096:	bf00      	nop
 8006098:	24000385 	.word	0x24000385

0800609c <__sinit>:
 800609c:	b510      	push	{r4, lr}
 800609e:	4604      	mov	r4, r0
 80060a0:	f7ff fff0 	bl	8006084 <__sfp_lock_acquire>
 80060a4:	6a23      	ldr	r3, [r4, #32]
 80060a6:	b11b      	cbz	r3, 80060b0 <__sinit+0x14>
 80060a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060ac:	f7ff bff0 	b.w	8006090 <__sfp_lock_release>
 80060b0:	4b04      	ldr	r3, [pc, #16]	@ (80060c4 <__sinit+0x28>)
 80060b2:	6223      	str	r3, [r4, #32]
 80060b4:	4b04      	ldr	r3, [pc, #16]	@ (80060c8 <__sinit+0x2c>)
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d1f5      	bne.n	80060a8 <__sinit+0xc>
 80060bc:	f7ff ffc4 	bl	8006048 <global_stdio_init.part.0>
 80060c0:	e7f2      	b.n	80060a8 <__sinit+0xc>
 80060c2:	bf00      	nop
 80060c4:	08006009 	.word	0x08006009
 80060c8:	2400037c 	.word	0x2400037c

080060cc <_fwalk_sglue>:
 80060cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80060d0:	4607      	mov	r7, r0
 80060d2:	4688      	mov	r8, r1
 80060d4:	4614      	mov	r4, r2
 80060d6:	2600      	movs	r6, #0
 80060d8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80060dc:	f1b9 0901 	subs.w	r9, r9, #1
 80060e0:	d505      	bpl.n	80060ee <_fwalk_sglue+0x22>
 80060e2:	6824      	ldr	r4, [r4, #0]
 80060e4:	2c00      	cmp	r4, #0
 80060e6:	d1f7      	bne.n	80060d8 <_fwalk_sglue+0xc>
 80060e8:	4630      	mov	r0, r6
 80060ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80060ee:	89ab      	ldrh	r3, [r5, #12]
 80060f0:	2b01      	cmp	r3, #1
 80060f2:	d907      	bls.n	8006104 <_fwalk_sglue+0x38>
 80060f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80060f8:	3301      	adds	r3, #1
 80060fa:	d003      	beq.n	8006104 <_fwalk_sglue+0x38>
 80060fc:	4629      	mov	r1, r5
 80060fe:	4638      	mov	r0, r7
 8006100:	47c0      	blx	r8
 8006102:	4306      	orrs	r6, r0
 8006104:	3568      	adds	r5, #104	@ 0x68
 8006106:	e7e9      	b.n	80060dc <_fwalk_sglue+0x10>

08006108 <iprintf>:
 8006108:	b40f      	push	{r0, r1, r2, r3}
 800610a:	b507      	push	{r0, r1, r2, lr}
 800610c:	4906      	ldr	r1, [pc, #24]	@ (8006128 <iprintf+0x20>)
 800610e:	ab04      	add	r3, sp, #16
 8006110:	6808      	ldr	r0, [r1, #0]
 8006112:	f853 2b04 	ldr.w	r2, [r3], #4
 8006116:	6881      	ldr	r1, [r0, #8]
 8006118:	9301      	str	r3, [sp, #4]
 800611a:	f000 f9e9 	bl	80064f0 <_vfiprintf_r>
 800611e:	b003      	add	sp, #12
 8006120:	f85d eb04 	ldr.w	lr, [sp], #4
 8006124:	b004      	add	sp, #16
 8006126:	4770      	bx	lr
 8006128:	24000038 	.word	0x24000038

0800612c <__sread>:
 800612c:	b510      	push	{r4, lr}
 800612e:	460c      	mov	r4, r1
 8006130:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006134:	f000 f868 	bl	8006208 <_read_r>
 8006138:	2800      	cmp	r0, #0
 800613a:	bfab      	itete	ge
 800613c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800613e:	89a3      	ldrhlt	r3, [r4, #12]
 8006140:	181b      	addge	r3, r3, r0
 8006142:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006146:	bfac      	ite	ge
 8006148:	6563      	strge	r3, [r4, #84]	@ 0x54
 800614a:	81a3      	strhlt	r3, [r4, #12]
 800614c:	bd10      	pop	{r4, pc}

0800614e <__swrite>:
 800614e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006152:	461f      	mov	r7, r3
 8006154:	898b      	ldrh	r3, [r1, #12]
 8006156:	05db      	lsls	r3, r3, #23
 8006158:	4605      	mov	r5, r0
 800615a:	460c      	mov	r4, r1
 800615c:	4616      	mov	r6, r2
 800615e:	d505      	bpl.n	800616c <__swrite+0x1e>
 8006160:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006164:	2302      	movs	r3, #2
 8006166:	2200      	movs	r2, #0
 8006168:	f000 f83c 	bl	80061e4 <_lseek_r>
 800616c:	89a3      	ldrh	r3, [r4, #12]
 800616e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006172:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006176:	81a3      	strh	r3, [r4, #12]
 8006178:	4632      	mov	r2, r6
 800617a:	463b      	mov	r3, r7
 800617c:	4628      	mov	r0, r5
 800617e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006182:	f000 b853 	b.w	800622c <_write_r>

08006186 <__sseek>:
 8006186:	b510      	push	{r4, lr}
 8006188:	460c      	mov	r4, r1
 800618a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800618e:	f000 f829 	bl	80061e4 <_lseek_r>
 8006192:	1c43      	adds	r3, r0, #1
 8006194:	89a3      	ldrh	r3, [r4, #12]
 8006196:	bf15      	itete	ne
 8006198:	6560      	strne	r0, [r4, #84]	@ 0x54
 800619a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800619e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80061a2:	81a3      	strheq	r3, [r4, #12]
 80061a4:	bf18      	it	ne
 80061a6:	81a3      	strhne	r3, [r4, #12]
 80061a8:	bd10      	pop	{r4, pc}

080061aa <__sclose>:
 80061aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061ae:	f000 b809 	b.w	80061c4 <_close_r>

080061b2 <memset>:
 80061b2:	4402      	add	r2, r0
 80061b4:	4603      	mov	r3, r0
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d100      	bne.n	80061bc <memset+0xa>
 80061ba:	4770      	bx	lr
 80061bc:	f803 1b01 	strb.w	r1, [r3], #1
 80061c0:	e7f9      	b.n	80061b6 <memset+0x4>
	...

080061c4 <_close_r>:
 80061c4:	b538      	push	{r3, r4, r5, lr}
 80061c6:	4d06      	ldr	r5, [pc, #24]	@ (80061e0 <_close_r+0x1c>)
 80061c8:	2300      	movs	r3, #0
 80061ca:	4604      	mov	r4, r0
 80061cc:	4608      	mov	r0, r1
 80061ce:	602b      	str	r3, [r5, #0]
 80061d0:	f7fb f847 	bl	8001262 <_close>
 80061d4:	1c43      	adds	r3, r0, #1
 80061d6:	d102      	bne.n	80061de <_close_r+0x1a>
 80061d8:	682b      	ldr	r3, [r5, #0]
 80061da:	b103      	cbz	r3, 80061de <_close_r+0x1a>
 80061dc:	6023      	str	r3, [r4, #0]
 80061de:	bd38      	pop	{r3, r4, r5, pc}
 80061e0:	24000380 	.word	0x24000380

080061e4 <_lseek_r>:
 80061e4:	b538      	push	{r3, r4, r5, lr}
 80061e6:	4d07      	ldr	r5, [pc, #28]	@ (8006204 <_lseek_r+0x20>)
 80061e8:	4604      	mov	r4, r0
 80061ea:	4608      	mov	r0, r1
 80061ec:	4611      	mov	r1, r2
 80061ee:	2200      	movs	r2, #0
 80061f0:	602a      	str	r2, [r5, #0]
 80061f2:	461a      	mov	r2, r3
 80061f4:	f7fb f85c 	bl	80012b0 <_lseek>
 80061f8:	1c43      	adds	r3, r0, #1
 80061fa:	d102      	bne.n	8006202 <_lseek_r+0x1e>
 80061fc:	682b      	ldr	r3, [r5, #0]
 80061fe:	b103      	cbz	r3, 8006202 <_lseek_r+0x1e>
 8006200:	6023      	str	r3, [r4, #0]
 8006202:	bd38      	pop	{r3, r4, r5, pc}
 8006204:	24000380 	.word	0x24000380

08006208 <_read_r>:
 8006208:	b538      	push	{r3, r4, r5, lr}
 800620a:	4d07      	ldr	r5, [pc, #28]	@ (8006228 <_read_r+0x20>)
 800620c:	4604      	mov	r4, r0
 800620e:	4608      	mov	r0, r1
 8006210:	4611      	mov	r1, r2
 8006212:	2200      	movs	r2, #0
 8006214:	602a      	str	r2, [r5, #0]
 8006216:	461a      	mov	r2, r3
 8006218:	f7fa ffea 	bl	80011f0 <_read>
 800621c:	1c43      	adds	r3, r0, #1
 800621e:	d102      	bne.n	8006226 <_read_r+0x1e>
 8006220:	682b      	ldr	r3, [r5, #0]
 8006222:	b103      	cbz	r3, 8006226 <_read_r+0x1e>
 8006224:	6023      	str	r3, [r4, #0]
 8006226:	bd38      	pop	{r3, r4, r5, pc}
 8006228:	24000380 	.word	0x24000380

0800622c <_write_r>:
 800622c:	b538      	push	{r3, r4, r5, lr}
 800622e:	4d07      	ldr	r5, [pc, #28]	@ (800624c <_write_r+0x20>)
 8006230:	4604      	mov	r4, r0
 8006232:	4608      	mov	r0, r1
 8006234:	4611      	mov	r1, r2
 8006236:	2200      	movs	r2, #0
 8006238:	602a      	str	r2, [r5, #0]
 800623a:	461a      	mov	r2, r3
 800623c:	f7fa fff5 	bl	800122a <_write>
 8006240:	1c43      	adds	r3, r0, #1
 8006242:	d102      	bne.n	800624a <_write_r+0x1e>
 8006244:	682b      	ldr	r3, [r5, #0]
 8006246:	b103      	cbz	r3, 800624a <_write_r+0x1e>
 8006248:	6023      	str	r3, [r4, #0]
 800624a:	bd38      	pop	{r3, r4, r5, pc}
 800624c:	24000380 	.word	0x24000380

08006250 <__errno>:
 8006250:	4b01      	ldr	r3, [pc, #4]	@ (8006258 <__errno+0x8>)
 8006252:	6818      	ldr	r0, [r3, #0]
 8006254:	4770      	bx	lr
 8006256:	bf00      	nop
 8006258:	24000038 	.word	0x24000038

0800625c <__libc_init_array>:
 800625c:	b570      	push	{r4, r5, r6, lr}
 800625e:	4d0d      	ldr	r5, [pc, #52]	@ (8006294 <__libc_init_array+0x38>)
 8006260:	4c0d      	ldr	r4, [pc, #52]	@ (8006298 <__libc_init_array+0x3c>)
 8006262:	1b64      	subs	r4, r4, r5
 8006264:	10a4      	asrs	r4, r4, #2
 8006266:	2600      	movs	r6, #0
 8006268:	42a6      	cmp	r6, r4
 800626a:	d109      	bne.n	8006280 <__libc_init_array+0x24>
 800626c:	4d0b      	ldr	r5, [pc, #44]	@ (800629c <__libc_init_array+0x40>)
 800626e:	4c0c      	ldr	r4, [pc, #48]	@ (80062a0 <__libc_init_array+0x44>)
 8006270:	f000 fdb8 	bl	8006de4 <_init>
 8006274:	1b64      	subs	r4, r4, r5
 8006276:	10a4      	asrs	r4, r4, #2
 8006278:	2600      	movs	r6, #0
 800627a:	42a6      	cmp	r6, r4
 800627c:	d105      	bne.n	800628a <__libc_init_array+0x2e>
 800627e:	bd70      	pop	{r4, r5, r6, pc}
 8006280:	f855 3b04 	ldr.w	r3, [r5], #4
 8006284:	4798      	blx	r3
 8006286:	3601      	adds	r6, #1
 8006288:	e7ee      	b.n	8006268 <__libc_init_array+0xc>
 800628a:	f855 3b04 	ldr.w	r3, [r5], #4
 800628e:	4798      	blx	r3
 8006290:	3601      	adds	r6, #1
 8006292:	e7f2      	b.n	800627a <__libc_init_array+0x1e>
 8006294:	08006e88 	.word	0x08006e88
 8006298:	08006e88 	.word	0x08006e88
 800629c:	08006e88 	.word	0x08006e88
 80062a0:	08006e8c 	.word	0x08006e8c

080062a4 <__retarget_lock_init_recursive>:
 80062a4:	4770      	bx	lr

080062a6 <__retarget_lock_acquire_recursive>:
 80062a6:	4770      	bx	lr

080062a8 <__retarget_lock_release_recursive>:
 80062a8:	4770      	bx	lr
	...

080062ac <_free_r>:
 80062ac:	b538      	push	{r3, r4, r5, lr}
 80062ae:	4605      	mov	r5, r0
 80062b0:	2900      	cmp	r1, #0
 80062b2:	d041      	beq.n	8006338 <_free_r+0x8c>
 80062b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80062b8:	1f0c      	subs	r4, r1, #4
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	bfb8      	it	lt
 80062be:	18e4      	addlt	r4, r4, r3
 80062c0:	f000 f8e0 	bl	8006484 <__malloc_lock>
 80062c4:	4a1d      	ldr	r2, [pc, #116]	@ (800633c <_free_r+0x90>)
 80062c6:	6813      	ldr	r3, [r2, #0]
 80062c8:	b933      	cbnz	r3, 80062d8 <_free_r+0x2c>
 80062ca:	6063      	str	r3, [r4, #4]
 80062cc:	6014      	str	r4, [r2, #0]
 80062ce:	4628      	mov	r0, r5
 80062d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80062d4:	f000 b8dc 	b.w	8006490 <__malloc_unlock>
 80062d8:	42a3      	cmp	r3, r4
 80062da:	d908      	bls.n	80062ee <_free_r+0x42>
 80062dc:	6820      	ldr	r0, [r4, #0]
 80062de:	1821      	adds	r1, r4, r0
 80062e0:	428b      	cmp	r3, r1
 80062e2:	bf01      	itttt	eq
 80062e4:	6819      	ldreq	r1, [r3, #0]
 80062e6:	685b      	ldreq	r3, [r3, #4]
 80062e8:	1809      	addeq	r1, r1, r0
 80062ea:	6021      	streq	r1, [r4, #0]
 80062ec:	e7ed      	b.n	80062ca <_free_r+0x1e>
 80062ee:	461a      	mov	r2, r3
 80062f0:	685b      	ldr	r3, [r3, #4]
 80062f2:	b10b      	cbz	r3, 80062f8 <_free_r+0x4c>
 80062f4:	42a3      	cmp	r3, r4
 80062f6:	d9fa      	bls.n	80062ee <_free_r+0x42>
 80062f8:	6811      	ldr	r1, [r2, #0]
 80062fa:	1850      	adds	r0, r2, r1
 80062fc:	42a0      	cmp	r0, r4
 80062fe:	d10b      	bne.n	8006318 <_free_r+0x6c>
 8006300:	6820      	ldr	r0, [r4, #0]
 8006302:	4401      	add	r1, r0
 8006304:	1850      	adds	r0, r2, r1
 8006306:	4283      	cmp	r3, r0
 8006308:	6011      	str	r1, [r2, #0]
 800630a:	d1e0      	bne.n	80062ce <_free_r+0x22>
 800630c:	6818      	ldr	r0, [r3, #0]
 800630e:	685b      	ldr	r3, [r3, #4]
 8006310:	6053      	str	r3, [r2, #4]
 8006312:	4408      	add	r0, r1
 8006314:	6010      	str	r0, [r2, #0]
 8006316:	e7da      	b.n	80062ce <_free_r+0x22>
 8006318:	d902      	bls.n	8006320 <_free_r+0x74>
 800631a:	230c      	movs	r3, #12
 800631c:	602b      	str	r3, [r5, #0]
 800631e:	e7d6      	b.n	80062ce <_free_r+0x22>
 8006320:	6820      	ldr	r0, [r4, #0]
 8006322:	1821      	adds	r1, r4, r0
 8006324:	428b      	cmp	r3, r1
 8006326:	bf04      	itt	eq
 8006328:	6819      	ldreq	r1, [r3, #0]
 800632a:	685b      	ldreq	r3, [r3, #4]
 800632c:	6063      	str	r3, [r4, #4]
 800632e:	bf04      	itt	eq
 8006330:	1809      	addeq	r1, r1, r0
 8006332:	6021      	streq	r1, [r4, #0]
 8006334:	6054      	str	r4, [r2, #4]
 8006336:	e7ca      	b.n	80062ce <_free_r+0x22>
 8006338:	bd38      	pop	{r3, r4, r5, pc}
 800633a:	bf00      	nop
 800633c:	2400038c 	.word	0x2400038c

08006340 <sbrk_aligned>:
 8006340:	b570      	push	{r4, r5, r6, lr}
 8006342:	4e0f      	ldr	r6, [pc, #60]	@ (8006380 <sbrk_aligned+0x40>)
 8006344:	460c      	mov	r4, r1
 8006346:	6831      	ldr	r1, [r6, #0]
 8006348:	4605      	mov	r5, r0
 800634a:	b911      	cbnz	r1, 8006352 <sbrk_aligned+0x12>
 800634c:	f000 fcb6 	bl	8006cbc <_sbrk_r>
 8006350:	6030      	str	r0, [r6, #0]
 8006352:	4621      	mov	r1, r4
 8006354:	4628      	mov	r0, r5
 8006356:	f000 fcb1 	bl	8006cbc <_sbrk_r>
 800635a:	1c43      	adds	r3, r0, #1
 800635c:	d103      	bne.n	8006366 <sbrk_aligned+0x26>
 800635e:	f04f 34ff 	mov.w	r4, #4294967295
 8006362:	4620      	mov	r0, r4
 8006364:	bd70      	pop	{r4, r5, r6, pc}
 8006366:	1cc4      	adds	r4, r0, #3
 8006368:	f024 0403 	bic.w	r4, r4, #3
 800636c:	42a0      	cmp	r0, r4
 800636e:	d0f8      	beq.n	8006362 <sbrk_aligned+0x22>
 8006370:	1a21      	subs	r1, r4, r0
 8006372:	4628      	mov	r0, r5
 8006374:	f000 fca2 	bl	8006cbc <_sbrk_r>
 8006378:	3001      	adds	r0, #1
 800637a:	d1f2      	bne.n	8006362 <sbrk_aligned+0x22>
 800637c:	e7ef      	b.n	800635e <sbrk_aligned+0x1e>
 800637e:	bf00      	nop
 8006380:	24000388 	.word	0x24000388

08006384 <_malloc_r>:
 8006384:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006388:	1ccd      	adds	r5, r1, #3
 800638a:	f025 0503 	bic.w	r5, r5, #3
 800638e:	3508      	adds	r5, #8
 8006390:	2d0c      	cmp	r5, #12
 8006392:	bf38      	it	cc
 8006394:	250c      	movcc	r5, #12
 8006396:	2d00      	cmp	r5, #0
 8006398:	4606      	mov	r6, r0
 800639a:	db01      	blt.n	80063a0 <_malloc_r+0x1c>
 800639c:	42a9      	cmp	r1, r5
 800639e:	d904      	bls.n	80063aa <_malloc_r+0x26>
 80063a0:	230c      	movs	r3, #12
 80063a2:	6033      	str	r3, [r6, #0]
 80063a4:	2000      	movs	r0, #0
 80063a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80063aa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006480 <_malloc_r+0xfc>
 80063ae:	f000 f869 	bl	8006484 <__malloc_lock>
 80063b2:	f8d8 3000 	ldr.w	r3, [r8]
 80063b6:	461c      	mov	r4, r3
 80063b8:	bb44      	cbnz	r4, 800640c <_malloc_r+0x88>
 80063ba:	4629      	mov	r1, r5
 80063bc:	4630      	mov	r0, r6
 80063be:	f7ff ffbf 	bl	8006340 <sbrk_aligned>
 80063c2:	1c43      	adds	r3, r0, #1
 80063c4:	4604      	mov	r4, r0
 80063c6:	d158      	bne.n	800647a <_malloc_r+0xf6>
 80063c8:	f8d8 4000 	ldr.w	r4, [r8]
 80063cc:	4627      	mov	r7, r4
 80063ce:	2f00      	cmp	r7, #0
 80063d0:	d143      	bne.n	800645a <_malloc_r+0xd6>
 80063d2:	2c00      	cmp	r4, #0
 80063d4:	d04b      	beq.n	800646e <_malloc_r+0xea>
 80063d6:	6823      	ldr	r3, [r4, #0]
 80063d8:	4639      	mov	r1, r7
 80063da:	4630      	mov	r0, r6
 80063dc:	eb04 0903 	add.w	r9, r4, r3
 80063e0:	f000 fc6c 	bl	8006cbc <_sbrk_r>
 80063e4:	4581      	cmp	r9, r0
 80063e6:	d142      	bne.n	800646e <_malloc_r+0xea>
 80063e8:	6821      	ldr	r1, [r4, #0]
 80063ea:	1a6d      	subs	r5, r5, r1
 80063ec:	4629      	mov	r1, r5
 80063ee:	4630      	mov	r0, r6
 80063f0:	f7ff ffa6 	bl	8006340 <sbrk_aligned>
 80063f4:	3001      	adds	r0, #1
 80063f6:	d03a      	beq.n	800646e <_malloc_r+0xea>
 80063f8:	6823      	ldr	r3, [r4, #0]
 80063fa:	442b      	add	r3, r5
 80063fc:	6023      	str	r3, [r4, #0]
 80063fe:	f8d8 3000 	ldr.w	r3, [r8]
 8006402:	685a      	ldr	r2, [r3, #4]
 8006404:	bb62      	cbnz	r2, 8006460 <_malloc_r+0xdc>
 8006406:	f8c8 7000 	str.w	r7, [r8]
 800640a:	e00f      	b.n	800642c <_malloc_r+0xa8>
 800640c:	6822      	ldr	r2, [r4, #0]
 800640e:	1b52      	subs	r2, r2, r5
 8006410:	d420      	bmi.n	8006454 <_malloc_r+0xd0>
 8006412:	2a0b      	cmp	r2, #11
 8006414:	d917      	bls.n	8006446 <_malloc_r+0xc2>
 8006416:	1961      	adds	r1, r4, r5
 8006418:	42a3      	cmp	r3, r4
 800641a:	6025      	str	r5, [r4, #0]
 800641c:	bf18      	it	ne
 800641e:	6059      	strne	r1, [r3, #4]
 8006420:	6863      	ldr	r3, [r4, #4]
 8006422:	bf08      	it	eq
 8006424:	f8c8 1000 	streq.w	r1, [r8]
 8006428:	5162      	str	r2, [r4, r5]
 800642a:	604b      	str	r3, [r1, #4]
 800642c:	4630      	mov	r0, r6
 800642e:	f000 f82f 	bl	8006490 <__malloc_unlock>
 8006432:	f104 000b 	add.w	r0, r4, #11
 8006436:	1d23      	adds	r3, r4, #4
 8006438:	f020 0007 	bic.w	r0, r0, #7
 800643c:	1ac2      	subs	r2, r0, r3
 800643e:	bf1c      	itt	ne
 8006440:	1a1b      	subne	r3, r3, r0
 8006442:	50a3      	strne	r3, [r4, r2]
 8006444:	e7af      	b.n	80063a6 <_malloc_r+0x22>
 8006446:	6862      	ldr	r2, [r4, #4]
 8006448:	42a3      	cmp	r3, r4
 800644a:	bf0c      	ite	eq
 800644c:	f8c8 2000 	streq.w	r2, [r8]
 8006450:	605a      	strne	r2, [r3, #4]
 8006452:	e7eb      	b.n	800642c <_malloc_r+0xa8>
 8006454:	4623      	mov	r3, r4
 8006456:	6864      	ldr	r4, [r4, #4]
 8006458:	e7ae      	b.n	80063b8 <_malloc_r+0x34>
 800645a:	463c      	mov	r4, r7
 800645c:	687f      	ldr	r7, [r7, #4]
 800645e:	e7b6      	b.n	80063ce <_malloc_r+0x4a>
 8006460:	461a      	mov	r2, r3
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	42a3      	cmp	r3, r4
 8006466:	d1fb      	bne.n	8006460 <_malloc_r+0xdc>
 8006468:	2300      	movs	r3, #0
 800646a:	6053      	str	r3, [r2, #4]
 800646c:	e7de      	b.n	800642c <_malloc_r+0xa8>
 800646e:	230c      	movs	r3, #12
 8006470:	6033      	str	r3, [r6, #0]
 8006472:	4630      	mov	r0, r6
 8006474:	f000 f80c 	bl	8006490 <__malloc_unlock>
 8006478:	e794      	b.n	80063a4 <_malloc_r+0x20>
 800647a:	6005      	str	r5, [r0, #0]
 800647c:	e7d6      	b.n	800642c <_malloc_r+0xa8>
 800647e:	bf00      	nop
 8006480:	2400038c 	.word	0x2400038c

08006484 <__malloc_lock>:
 8006484:	4801      	ldr	r0, [pc, #4]	@ (800648c <__malloc_lock+0x8>)
 8006486:	f7ff bf0e 	b.w	80062a6 <__retarget_lock_acquire_recursive>
 800648a:	bf00      	nop
 800648c:	24000384 	.word	0x24000384

08006490 <__malloc_unlock>:
 8006490:	4801      	ldr	r0, [pc, #4]	@ (8006498 <__malloc_unlock+0x8>)
 8006492:	f7ff bf09 	b.w	80062a8 <__retarget_lock_release_recursive>
 8006496:	bf00      	nop
 8006498:	24000384 	.word	0x24000384

0800649c <__sfputc_r>:
 800649c:	6893      	ldr	r3, [r2, #8]
 800649e:	3b01      	subs	r3, #1
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	b410      	push	{r4}
 80064a4:	6093      	str	r3, [r2, #8]
 80064a6:	da08      	bge.n	80064ba <__sfputc_r+0x1e>
 80064a8:	6994      	ldr	r4, [r2, #24]
 80064aa:	42a3      	cmp	r3, r4
 80064ac:	db01      	blt.n	80064b2 <__sfputc_r+0x16>
 80064ae:	290a      	cmp	r1, #10
 80064b0:	d103      	bne.n	80064ba <__sfputc_r+0x1e>
 80064b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80064b6:	f000 bb6d 	b.w	8006b94 <__swbuf_r>
 80064ba:	6813      	ldr	r3, [r2, #0]
 80064bc:	1c58      	adds	r0, r3, #1
 80064be:	6010      	str	r0, [r2, #0]
 80064c0:	7019      	strb	r1, [r3, #0]
 80064c2:	4608      	mov	r0, r1
 80064c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80064c8:	4770      	bx	lr

080064ca <__sfputs_r>:
 80064ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064cc:	4606      	mov	r6, r0
 80064ce:	460f      	mov	r7, r1
 80064d0:	4614      	mov	r4, r2
 80064d2:	18d5      	adds	r5, r2, r3
 80064d4:	42ac      	cmp	r4, r5
 80064d6:	d101      	bne.n	80064dc <__sfputs_r+0x12>
 80064d8:	2000      	movs	r0, #0
 80064da:	e007      	b.n	80064ec <__sfputs_r+0x22>
 80064dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80064e0:	463a      	mov	r2, r7
 80064e2:	4630      	mov	r0, r6
 80064e4:	f7ff ffda 	bl	800649c <__sfputc_r>
 80064e8:	1c43      	adds	r3, r0, #1
 80064ea:	d1f3      	bne.n	80064d4 <__sfputs_r+0xa>
 80064ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080064f0 <_vfiprintf_r>:
 80064f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064f4:	460d      	mov	r5, r1
 80064f6:	b09d      	sub	sp, #116	@ 0x74
 80064f8:	4614      	mov	r4, r2
 80064fa:	4698      	mov	r8, r3
 80064fc:	4606      	mov	r6, r0
 80064fe:	b118      	cbz	r0, 8006508 <_vfiprintf_r+0x18>
 8006500:	6a03      	ldr	r3, [r0, #32]
 8006502:	b90b      	cbnz	r3, 8006508 <_vfiprintf_r+0x18>
 8006504:	f7ff fdca 	bl	800609c <__sinit>
 8006508:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800650a:	07d9      	lsls	r1, r3, #31
 800650c:	d405      	bmi.n	800651a <_vfiprintf_r+0x2a>
 800650e:	89ab      	ldrh	r3, [r5, #12]
 8006510:	059a      	lsls	r2, r3, #22
 8006512:	d402      	bmi.n	800651a <_vfiprintf_r+0x2a>
 8006514:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006516:	f7ff fec6 	bl	80062a6 <__retarget_lock_acquire_recursive>
 800651a:	89ab      	ldrh	r3, [r5, #12]
 800651c:	071b      	lsls	r3, r3, #28
 800651e:	d501      	bpl.n	8006524 <_vfiprintf_r+0x34>
 8006520:	692b      	ldr	r3, [r5, #16]
 8006522:	b99b      	cbnz	r3, 800654c <_vfiprintf_r+0x5c>
 8006524:	4629      	mov	r1, r5
 8006526:	4630      	mov	r0, r6
 8006528:	f000 fb72 	bl	8006c10 <__swsetup_r>
 800652c:	b170      	cbz	r0, 800654c <_vfiprintf_r+0x5c>
 800652e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006530:	07dc      	lsls	r4, r3, #31
 8006532:	d504      	bpl.n	800653e <_vfiprintf_r+0x4e>
 8006534:	f04f 30ff 	mov.w	r0, #4294967295
 8006538:	b01d      	add	sp, #116	@ 0x74
 800653a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800653e:	89ab      	ldrh	r3, [r5, #12]
 8006540:	0598      	lsls	r0, r3, #22
 8006542:	d4f7      	bmi.n	8006534 <_vfiprintf_r+0x44>
 8006544:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006546:	f7ff feaf 	bl	80062a8 <__retarget_lock_release_recursive>
 800654a:	e7f3      	b.n	8006534 <_vfiprintf_r+0x44>
 800654c:	2300      	movs	r3, #0
 800654e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006550:	2320      	movs	r3, #32
 8006552:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006556:	f8cd 800c 	str.w	r8, [sp, #12]
 800655a:	2330      	movs	r3, #48	@ 0x30
 800655c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800670c <_vfiprintf_r+0x21c>
 8006560:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006564:	f04f 0901 	mov.w	r9, #1
 8006568:	4623      	mov	r3, r4
 800656a:	469a      	mov	sl, r3
 800656c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006570:	b10a      	cbz	r2, 8006576 <_vfiprintf_r+0x86>
 8006572:	2a25      	cmp	r2, #37	@ 0x25
 8006574:	d1f9      	bne.n	800656a <_vfiprintf_r+0x7a>
 8006576:	ebba 0b04 	subs.w	fp, sl, r4
 800657a:	d00b      	beq.n	8006594 <_vfiprintf_r+0xa4>
 800657c:	465b      	mov	r3, fp
 800657e:	4622      	mov	r2, r4
 8006580:	4629      	mov	r1, r5
 8006582:	4630      	mov	r0, r6
 8006584:	f7ff ffa1 	bl	80064ca <__sfputs_r>
 8006588:	3001      	adds	r0, #1
 800658a:	f000 80a7 	beq.w	80066dc <_vfiprintf_r+0x1ec>
 800658e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006590:	445a      	add	r2, fp
 8006592:	9209      	str	r2, [sp, #36]	@ 0x24
 8006594:	f89a 3000 	ldrb.w	r3, [sl]
 8006598:	2b00      	cmp	r3, #0
 800659a:	f000 809f 	beq.w	80066dc <_vfiprintf_r+0x1ec>
 800659e:	2300      	movs	r3, #0
 80065a0:	f04f 32ff 	mov.w	r2, #4294967295
 80065a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80065a8:	f10a 0a01 	add.w	sl, sl, #1
 80065ac:	9304      	str	r3, [sp, #16]
 80065ae:	9307      	str	r3, [sp, #28]
 80065b0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80065b4:	931a      	str	r3, [sp, #104]	@ 0x68
 80065b6:	4654      	mov	r4, sl
 80065b8:	2205      	movs	r2, #5
 80065ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80065be:	4853      	ldr	r0, [pc, #332]	@ (800670c <_vfiprintf_r+0x21c>)
 80065c0:	f7f9 fe8e 	bl	80002e0 <memchr>
 80065c4:	9a04      	ldr	r2, [sp, #16]
 80065c6:	b9d8      	cbnz	r0, 8006600 <_vfiprintf_r+0x110>
 80065c8:	06d1      	lsls	r1, r2, #27
 80065ca:	bf44      	itt	mi
 80065cc:	2320      	movmi	r3, #32
 80065ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80065d2:	0713      	lsls	r3, r2, #28
 80065d4:	bf44      	itt	mi
 80065d6:	232b      	movmi	r3, #43	@ 0x2b
 80065d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80065dc:	f89a 3000 	ldrb.w	r3, [sl]
 80065e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80065e2:	d015      	beq.n	8006610 <_vfiprintf_r+0x120>
 80065e4:	9a07      	ldr	r2, [sp, #28]
 80065e6:	4654      	mov	r4, sl
 80065e8:	2000      	movs	r0, #0
 80065ea:	f04f 0c0a 	mov.w	ip, #10
 80065ee:	4621      	mov	r1, r4
 80065f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80065f4:	3b30      	subs	r3, #48	@ 0x30
 80065f6:	2b09      	cmp	r3, #9
 80065f8:	d94b      	bls.n	8006692 <_vfiprintf_r+0x1a2>
 80065fa:	b1b0      	cbz	r0, 800662a <_vfiprintf_r+0x13a>
 80065fc:	9207      	str	r2, [sp, #28]
 80065fe:	e014      	b.n	800662a <_vfiprintf_r+0x13a>
 8006600:	eba0 0308 	sub.w	r3, r0, r8
 8006604:	fa09 f303 	lsl.w	r3, r9, r3
 8006608:	4313      	orrs	r3, r2
 800660a:	9304      	str	r3, [sp, #16]
 800660c:	46a2      	mov	sl, r4
 800660e:	e7d2      	b.n	80065b6 <_vfiprintf_r+0xc6>
 8006610:	9b03      	ldr	r3, [sp, #12]
 8006612:	1d19      	adds	r1, r3, #4
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	9103      	str	r1, [sp, #12]
 8006618:	2b00      	cmp	r3, #0
 800661a:	bfbb      	ittet	lt
 800661c:	425b      	neglt	r3, r3
 800661e:	f042 0202 	orrlt.w	r2, r2, #2
 8006622:	9307      	strge	r3, [sp, #28]
 8006624:	9307      	strlt	r3, [sp, #28]
 8006626:	bfb8      	it	lt
 8006628:	9204      	strlt	r2, [sp, #16]
 800662a:	7823      	ldrb	r3, [r4, #0]
 800662c:	2b2e      	cmp	r3, #46	@ 0x2e
 800662e:	d10a      	bne.n	8006646 <_vfiprintf_r+0x156>
 8006630:	7863      	ldrb	r3, [r4, #1]
 8006632:	2b2a      	cmp	r3, #42	@ 0x2a
 8006634:	d132      	bne.n	800669c <_vfiprintf_r+0x1ac>
 8006636:	9b03      	ldr	r3, [sp, #12]
 8006638:	1d1a      	adds	r2, r3, #4
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	9203      	str	r2, [sp, #12]
 800663e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006642:	3402      	adds	r4, #2
 8006644:	9305      	str	r3, [sp, #20]
 8006646:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800671c <_vfiprintf_r+0x22c>
 800664a:	7821      	ldrb	r1, [r4, #0]
 800664c:	2203      	movs	r2, #3
 800664e:	4650      	mov	r0, sl
 8006650:	f7f9 fe46 	bl	80002e0 <memchr>
 8006654:	b138      	cbz	r0, 8006666 <_vfiprintf_r+0x176>
 8006656:	9b04      	ldr	r3, [sp, #16]
 8006658:	eba0 000a 	sub.w	r0, r0, sl
 800665c:	2240      	movs	r2, #64	@ 0x40
 800665e:	4082      	lsls	r2, r0
 8006660:	4313      	orrs	r3, r2
 8006662:	3401      	adds	r4, #1
 8006664:	9304      	str	r3, [sp, #16]
 8006666:	f814 1b01 	ldrb.w	r1, [r4], #1
 800666a:	4829      	ldr	r0, [pc, #164]	@ (8006710 <_vfiprintf_r+0x220>)
 800666c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006670:	2206      	movs	r2, #6
 8006672:	f7f9 fe35 	bl	80002e0 <memchr>
 8006676:	2800      	cmp	r0, #0
 8006678:	d03f      	beq.n	80066fa <_vfiprintf_r+0x20a>
 800667a:	4b26      	ldr	r3, [pc, #152]	@ (8006714 <_vfiprintf_r+0x224>)
 800667c:	bb1b      	cbnz	r3, 80066c6 <_vfiprintf_r+0x1d6>
 800667e:	9b03      	ldr	r3, [sp, #12]
 8006680:	3307      	adds	r3, #7
 8006682:	f023 0307 	bic.w	r3, r3, #7
 8006686:	3308      	adds	r3, #8
 8006688:	9303      	str	r3, [sp, #12]
 800668a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800668c:	443b      	add	r3, r7
 800668e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006690:	e76a      	b.n	8006568 <_vfiprintf_r+0x78>
 8006692:	fb0c 3202 	mla	r2, ip, r2, r3
 8006696:	460c      	mov	r4, r1
 8006698:	2001      	movs	r0, #1
 800669a:	e7a8      	b.n	80065ee <_vfiprintf_r+0xfe>
 800669c:	2300      	movs	r3, #0
 800669e:	3401      	adds	r4, #1
 80066a0:	9305      	str	r3, [sp, #20]
 80066a2:	4619      	mov	r1, r3
 80066a4:	f04f 0c0a 	mov.w	ip, #10
 80066a8:	4620      	mov	r0, r4
 80066aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80066ae:	3a30      	subs	r2, #48	@ 0x30
 80066b0:	2a09      	cmp	r2, #9
 80066b2:	d903      	bls.n	80066bc <_vfiprintf_r+0x1cc>
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d0c6      	beq.n	8006646 <_vfiprintf_r+0x156>
 80066b8:	9105      	str	r1, [sp, #20]
 80066ba:	e7c4      	b.n	8006646 <_vfiprintf_r+0x156>
 80066bc:	fb0c 2101 	mla	r1, ip, r1, r2
 80066c0:	4604      	mov	r4, r0
 80066c2:	2301      	movs	r3, #1
 80066c4:	e7f0      	b.n	80066a8 <_vfiprintf_r+0x1b8>
 80066c6:	ab03      	add	r3, sp, #12
 80066c8:	9300      	str	r3, [sp, #0]
 80066ca:	462a      	mov	r2, r5
 80066cc:	4b12      	ldr	r3, [pc, #72]	@ (8006718 <_vfiprintf_r+0x228>)
 80066ce:	a904      	add	r1, sp, #16
 80066d0:	4630      	mov	r0, r6
 80066d2:	f3af 8000 	nop.w
 80066d6:	4607      	mov	r7, r0
 80066d8:	1c78      	adds	r0, r7, #1
 80066da:	d1d6      	bne.n	800668a <_vfiprintf_r+0x19a>
 80066dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80066de:	07d9      	lsls	r1, r3, #31
 80066e0:	d405      	bmi.n	80066ee <_vfiprintf_r+0x1fe>
 80066e2:	89ab      	ldrh	r3, [r5, #12]
 80066e4:	059a      	lsls	r2, r3, #22
 80066e6:	d402      	bmi.n	80066ee <_vfiprintf_r+0x1fe>
 80066e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80066ea:	f7ff fddd 	bl	80062a8 <__retarget_lock_release_recursive>
 80066ee:	89ab      	ldrh	r3, [r5, #12]
 80066f0:	065b      	lsls	r3, r3, #25
 80066f2:	f53f af1f 	bmi.w	8006534 <_vfiprintf_r+0x44>
 80066f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80066f8:	e71e      	b.n	8006538 <_vfiprintf_r+0x48>
 80066fa:	ab03      	add	r3, sp, #12
 80066fc:	9300      	str	r3, [sp, #0]
 80066fe:	462a      	mov	r2, r5
 8006700:	4b05      	ldr	r3, [pc, #20]	@ (8006718 <_vfiprintf_r+0x228>)
 8006702:	a904      	add	r1, sp, #16
 8006704:	4630      	mov	r0, r6
 8006706:	f000 f879 	bl	80067fc <_printf_i>
 800670a:	e7e4      	b.n	80066d6 <_vfiprintf_r+0x1e6>
 800670c:	08006e4c 	.word	0x08006e4c
 8006710:	08006e56 	.word	0x08006e56
 8006714:	00000000 	.word	0x00000000
 8006718:	080064cb 	.word	0x080064cb
 800671c:	08006e52 	.word	0x08006e52

08006720 <_printf_common>:
 8006720:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006724:	4616      	mov	r6, r2
 8006726:	4698      	mov	r8, r3
 8006728:	688a      	ldr	r2, [r1, #8]
 800672a:	690b      	ldr	r3, [r1, #16]
 800672c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006730:	4293      	cmp	r3, r2
 8006732:	bfb8      	it	lt
 8006734:	4613      	movlt	r3, r2
 8006736:	6033      	str	r3, [r6, #0]
 8006738:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800673c:	4607      	mov	r7, r0
 800673e:	460c      	mov	r4, r1
 8006740:	b10a      	cbz	r2, 8006746 <_printf_common+0x26>
 8006742:	3301      	adds	r3, #1
 8006744:	6033      	str	r3, [r6, #0]
 8006746:	6823      	ldr	r3, [r4, #0]
 8006748:	0699      	lsls	r1, r3, #26
 800674a:	bf42      	ittt	mi
 800674c:	6833      	ldrmi	r3, [r6, #0]
 800674e:	3302      	addmi	r3, #2
 8006750:	6033      	strmi	r3, [r6, #0]
 8006752:	6825      	ldr	r5, [r4, #0]
 8006754:	f015 0506 	ands.w	r5, r5, #6
 8006758:	d106      	bne.n	8006768 <_printf_common+0x48>
 800675a:	f104 0a19 	add.w	sl, r4, #25
 800675e:	68e3      	ldr	r3, [r4, #12]
 8006760:	6832      	ldr	r2, [r6, #0]
 8006762:	1a9b      	subs	r3, r3, r2
 8006764:	42ab      	cmp	r3, r5
 8006766:	dc26      	bgt.n	80067b6 <_printf_common+0x96>
 8006768:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800676c:	6822      	ldr	r2, [r4, #0]
 800676e:	3b00      	subs	r3, #0
 8006770:	bf18      	it	ne
 8006772:	2301      	movne	r3, #1
 8006774:	0692      	lsls	r2, r2, #26
 8006776:	d42b      	bmi.n	80067d0 <_printf_common+0xb0>
 8006778:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800677c:	4641      	mov	r1, r8
 800677e:	4638      	mov	r0, r7
 8006780:	47c8      	blx	r9
 8006782:	3001      	adds	r0, #1
 8006784:	d01e      	beq.n	80067c4 <_printf_common+0xa4>
 8006786:	6823      	ldr	r3, [r4, #0]
 8006788:	6922      	ldr	r2, [r4, #16]
 800678a:	f003 0306 	and.w	r3, r3, #6
 800678e:	2b04      	cmp	r3, #4
 8006790:	bf02      	ittt	eq
 8006792:	68e5      	ldreq	r5, [r4, #12]
 8006794:	6833      	ldreq	r3, [r6, #0]
 8006796:	1aed      	subeq	r5, r5, r3
 8006798:	68a3      	ldr	r3, [r4, #8]
 800679a:	bf0c      	ite	eq
 800679c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80067a0:	2500      	movne	r5, #0
 80067a2:	4293      	cmp	r3, r2
 80067a4:	bfc4      	itt	gt
 80067a6:	1a9b      	subgt	r3, r3, r2
 80067a8:	18ed      	addgt	r5, r5, r3
 80067aa:	2600      	movs	r6, #0
 80067ac:	341a      	adds	r4, #26
 80067ae:	42b5      	cmp	r5, r6
 80067b0:	d11a      	bne.n	80067e8 <_printf_common+0xc8>
 80067b2:	2000      	movs	r0, #0
 80067b4:	e008      	b.n	80067c8 <_printf_common+0xa8>
 80067b6:	2301      	movs	r3, #1
 80067b8:	4652      	mov	r2, sl
 80067ba:	4641      	mov	r1, r8
 80067bc:	4638      	mov	r0, r7
 80067be:	47c8      	blx	r9
 80067c0:	3001      	adds	r0, #1
 80067c2:	d103      	bne.n	80067cc <_printf_common+0xac>
 80067c4:	f04f 30ff 	mov.w	r0, #4294967295
 80067c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067cc:	3501      	adds	r5, #1
 80067ce:	e7c6      	b.n	800675e <_printf_common+0x3e>
 80067d0:	18e1      	adds	r1, r4, r3
 80067d2:	1c5a      	adds	r2, r3, #1
 80067d4:	2030      	movs	r0, #48	@ 0x30
 80067d6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80067da:	4422      	add	r2, r4
 80067dc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80067e0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80067e4:	3302      	adds	r3, #2
 80067e6:	e7c7      	b.n	8006778 <_printf_common+0x58>
 80067e8:	2301      	movs	r3, #1
 80067ea:	4622      	mov	r2, r4
 80067ec:	4641      	mov	r1, r8
 80067ee:	4638      	mov	r0, r7
 80067f0:	47c8      	blx	r9
 80067f2:	3001      	adds	r0, #1
 80067f4:	d0e6      	beq.n	80067c4 <_printf_common+0xa4>
 80067f6:	3601      	adds	r6, #1
 80067f8:	e7d9      	b.n	80067ae <_printf_common+0x8e>
	...

080067fc <_printf_i>:
 80067fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006800:	7e0f      	ldrb	r7, [r1, #24]
 8006802:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006804:	2f78      	cmp	r7, #120	@ 0x78
 8006806:	4691      	mov	r9, r2
 8006808:	4680      	mov	r8, r0
 800680a:	460c      	mov	r4, r1
 800680c:	469a      	mov	sl, r3
 800680e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006812:	d807      	bhi.n	8006824 <_printf_i+0x28>
 8006814:	2f62      	cmp	r7, #98	@ 0x62
 8006816:	d80a      	bhi.n	800682e <_printf_i+0x32>
 8006818:	2f00      	cmp	r7, #0
 800681a:	f000 80d2 	beq.w	80069c2 <_printf_i+0x1c6>
 800681e:	2f58      	cmp	r7, #88	@ 0x58
 8006820:	f000 80b9 	beq.w	8006996 <_printf_i+0x19a>
 8006824:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006828:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800682c:	e03a      	b.n	80068a4 <_printf_i+0xa8>
 800682e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006832:	2b15      	cmp	r3, #21
 8006834:	d8f6      	bhi.n	8006824 <_printf_i+0x28>
 8006836:	a101      	add	r1, pc, #4	@ (adr r1, 800683c <_printf_i+0x40>)
 8006838:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800683c:	08006895 	.word	0x08006895
 8006840:	080068a9 	.word	0x080068a9
 8006844:	08006825 	.word	0x08006825
 8006848:	08006825 	.word	0x08006825
 800684c:	08006825 	.word	0x08006825
 8006850:	08006825 	.word	0x08006825
 8006854:	080068a9 	.word	0x080068a9
 8006858:	08006825 	.word	0x08006825
 800685c:	08006825 	.word	0x08006825
 8006860:	08006825 	.word	0x08006825
 8006864:	08006825 	.word	0x08006825
 8006868:	080069a9 	.word	0x080069a9
 800686c:	080068d3 	.word	0x080068d3
 8006870:	08006963 	.word	0x08006963
 8006874:	08006825 	.word	0x08006825
 8006878:	08006825 	.word	0x08006825
 800687c:	080069cb 	.word	0x080069cb
 8006880:	08006825 	.word	0x08006825
 8006884:	080068d3 	.word	0x080068d3
 8006888:	08006825 	.word	0x08006825
 800688c:	08006825 	.word	0x08006825
 8006890:	0800696b 	.word	0x0800696b
 8006894:	6833      	ldr	r3, [r6, #0]
 8006896:	1d1a      	adds	r2, r3, #4
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	6032      	str	r2, [r6, #0]
 800689c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80068a0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80068a4:	2301      	movs	r3, #1
 80068a6:	e09d      	b.n	80069e4 <_printf_i+0x1e8>
 80068a8:	6833      	ldr	r3, [r6, #0]
 80068aa:	6820      	ldr	r0, [r4, #0]
 80068ac:	1d19      	adds	r1, r3, #4
 80068ae:	6031      	str	r1, [r6, #0]
 80068b0:	0606      	lsls	r6, r0, #24
 80068b2:	d501      	bpl.n	80068b8 <_printf_i+0xbc>
 80068b4:	681d      	ldr	r5, [r3, #0]
 80068b6:	e003      	b.n	80068c0 <_printf_i+0xc4>
 80068b8:	0645      	lsls	r5, r0, #25
 80068ba:	d5fb      	bpl.n	80068b4 <_printf_i+0xb8>
 80068bc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80068c0:	2d00      	cmp	r5, #0
 80068c2:	da03      	bge.n	80068cc <_printf_i+0xd0>
 80068c4:	232d      	movs	r3, #45	@ 0x2d
 80068c6:	426d      	negs	r5, r5
 80068c8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80068cc:	4859      	ldr	r0, [pc, #356]	@ (8006a34 <_printf_i+0x238>)
 80068ce:	230a      	movs	r3, #10
 80068d0:	e011      	b.n	80068f6 <_printf_i+0xfa>
 80068d2:	6821      	ldr	r1, [r4, #0]
 80068d4:	6833      	ldr	r3, [r6, #0]
 80068d6:	0608      	lsls	r0, r1, #24
 80068d8:	f853 5b04 	ldr.w	r5, [r3], #4
 80068dc:	d402      	bmi.n	80068e4 <_printf_i+0xe8>
 80068de:	0649      	lsls	r1, r1, #25
 80068e0:	bf48      	it	mi
 80068e2:	b2ad      	uxthmi	r5, r5
 80068e4:	2f6f      	cmp	r7, #111	@ 0x6f
 80068e6:	4853      	ldr	r0, [pc, #332]	@ (8006a34 <_printf_i+0x238>)
 80068e8:	6033      	str	r3, [r6, #0]
 80068ea:	bf14      	ite	ne
 80068ec:	230a      	movne	r3, #10
 80068ee:	2308      	moveq	r3, #8
 80068f0:	2100      	movs	r1, #0
 80068f2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80068f6:	6866      	ldr	r6, [r4, #4]
 80068f8:	60a6      	str	r6, [r4, #8]
 80068fa:	2e00      	cmp	r6, #0
 80068fc:	bfa2      	ittt	ge
 80068fe:	6821      	ldrge	r1, [r4, #0]
 8006900:	f021 0104 	bicge.w	r1, r1, #4
 8006904:	6021      	strge	r1, [r4, #0]
 8006906:	b90d      	cbnz	r5, 800690c <_printf_i+0x110>
 8006908:	2e00      	cmp	r6, #0
 800690a:	d04b      	beq.n	80069a4 <_printf_i+0x1a8>
 800690c:	4616      	mov	r6, r2
 800690e:	fbb5 f1f3 	udiv	r1, r5, r3
 8006912:	fb03 5711 	mls	r7, r3, r1, r5
 8006916:	5dc7      	ldrb	r7, [r0, r7]
 8006918:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800691c:	462f      	mov	r7, r5
 800691e:	42bb      	cmp	r3, r7
 8006920:	460d      	mov	r5, r1
 8006922:	d9f4      	bls.n	800690e <_printf_i+0x112>
 8006924:	2b08      	cmp	r3, #8
 8006926:	d10b      	bne.n	8006940 <_printf_i+0x144>
 8006928:	6823      	ldr	r3, [r4, #0]
 800692a:	07df      	lsls	r7, r3, #31
 800692c:	d508      	bpl.n	8006940 <_printf_i+0x144>
 800692e:	6923      	ldr	r3, [r4, #16]
 8006930:	6861      	ldr	r1, [r4, #4]
 8006932:	4299      	cmp	r1, r3
 8006934:	bfde      	ittt	le
 8006936:	2330      	movle	r3, #48	@ 0x30
 8006938:	f806 3c01 	strble.w	r3, [r6, #-1]
 800693c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006940:	1b92      	subs	r2, r2, r6
 8006942:	6122      	str	r2, [r4, #16]
 8006944:	f8cd a000 	str.w	sl, [sp]
 8006948:	464b      	mov	r3, r9
 800694a:	aa03      	add	r2, sp, #12
 800694c:	4621      	mov	r1, r4
 800694e:	4640      	mov	r0, r8
 8006950:	f7ff fee6 	bl	8006720 <_printf_common>
 8006954:	3001      	adds	r0, #1
 8006956:	d14a      	bne.n	80069ee <_printf_i+0x1f2>
 8006958:	f04f 30ff 	mov.w	r0, #4294967295
 800695c:	b004      	add	sp, #16
 800695e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006962:	6823      	ldr	r3, [r4, #0]
 8006964:	f043 0320 	orr.w	r3, r3, #32
 8006968:	6023      	str	r3, [r4, #0]
 800696a:	4833      	ldr	r0, [pc, #204]	@ (8006a38 <_printf_i+0x23c>)
 800696c:	2778      	movs	r7, #120	@ 0x78
 800696e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006972:	6823      	ldr	r3, [r4, #0]
 8006974:	6831      	ldr	r1, [r6, #0]
 8006976:	061f      	lsls	r7, r3, #24
 8006978:	f851 5b04 	ldr.w	r5, [r1], #4
 800697c:	d402      	bmi.n	8006984 <_printf_i+0x188>
 800697e:	065f      	lsls	r7, r3, #25
 8006980:	bf48      	it	mi
 8006982:	b2ad      	uxthmi	r5, r5
 8006984:	6031      	str	r1, [r6, #0]
 8006986:	07d9      	lsls	r1, r3, #31
 8006988:	bf44      	itt	mi
 800698a:	f043 0320 	orrmi.w	r3, r3, #32
 800698e:	6023      	strmi	r3, [r4, #0]
 8006990:	b11d      	cbz	r5, 800699a <_printf_i+0x19e>
 8006992:	2310      	movs	r3, #16
 8006994:	e7ac      	b.n	80068f0 <_printf_i+0xf4>
 8006996:	4827      	ldr	r0, [pc, #156]	@ (8006a34 <_printf_i+0x238>)
 8006998:	e7e9      	b.n	800696e <_printf_i+0x172>
 800699a:	6823      	ldr	r3, [r4, #0]
 800699c:	f023 0320 	bic.w	r3, r3, #32
 80069a0:	6023      	str	r3, [r4, #0]
 80069a2:	e7f6      	b.n	8006992 <_printf_i+0x196>
 80069a4:	4616      	mov	r6, r2
 80069a6:	e7bd      	b.n	8006924 <_printf_i+0x128>
 80069a8:	6833      	ldr	r3, [r6, #0]
 80069aa:	6825      	ldr	r5, [r4, #0]
 80069ac:	6961      	ldr	r1, [r4, #20]
 80069ae:	1d18      	adds	r0, r3, #4
 80069b0:	6030      	str	r0, [r6, #0]
 80069b2:	062e      	lsls	r6, r5, #24
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	d501      	bpl.n	80069bc <_printf_i+0x1c0>
 80069b8:	6019      	str	r1, [r3, #0]
 80069ba:	e002      	b.n	80069c2 <_printf_i+0x1c6>
 80069bc:	0668      	lsls	r0, r5, #25
 80069be:	d5fb      	bpl.n	80069b8 <_printf_i+0x1bc>
 80069c0:	8019      	strh	r1, [r3, #0]
 80069c2:	2300      	movs	r3, #0
 80069c4:	6123      	str	r3, [r4, #16]
 80069c6:	4616      	mov	r6, r2
 80069c8:	e7bc      	b.n	8006944 <_printf_i+0x148>
 80069ca:	6833      	ldr	r3, [r6, #0]
 80069cc:	1d1a      	adds	r2, r3, #4
 80069ce:	6032      	str	r2, [r6, #0]
 80069d0:	681e      	ldr	r6, [r3, #0]
 80069d2:	6862      	ldr	r2, [r4, #4]
 80069d4:	2100      	movs	r1, #0
 80069d6:	4630      	mov	r0, r6
 80069d8:	f7f9 fc82 	bl	80002e0 <memchr>
 80069dc:	b108      	cbz	r0, 80069e2 <_printf_i+0x1e6>
 80069de:	1b80      	subs	r0, r0, r6
 80069e0:	6060      	str	r0, [r4, #4]
 80069e2:	6863      	ldr	r3, [r4, #4]
 80069e4:	6123      	str	r3, [r4, #16]
 80069e6:	2300      	movs	r3, #0
 80069e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80069ec:	e7aa      	b.n	8006944 <_printf_i+0x148>
 80069ee:	6923      	ldr	r3, [r4, #16]
 80069f0:	4632      	mov	r2, r6
 80069f2:	4649      	mov	r1, r9
 80069f4:	4640      	mov	r0, r8
 80069f6:	47d0      	blx	sl
 80069f8:	3001      	adds	r0, #1
 80069fa:	d0ad      	beq.n	8006958 <_printf_i+0x15c>
 80069fc:	6823      	ldr	r3, [r4, #0]
 80069fe:	079b      	lsls	r3, r3, #30
 8006a00:	d413      	bmi.n	8006a2a <_printf_i+0x22e>
 8006a02:	68e0      	ldr	r0, [r4, #12]
 8006a04:	9b03      	ldr	r3, [sp, #12]
 8006a06:	4298      	cmp	r0, r3
 8006a08:	bfb8      	it	lt
 8006a0a:	4618      	movlt	r0, r3
 8006a0c:	e7a6      	b.n	800695c <_printf_i+0x160>
 8006a0e:	2301      	movs	r3, #1
 8006a10:	4632      	mov	r2, r6
 8006a12:	4649      	mov	r1, r9
 8006a14:	4640      	mov	r0, r8
 8006a16:	47d0      	blx	sl
 8006a18:	3001      	adds	r0, #1
 8006a1a:	d09d      	beq.n	8006958 <_printf_i+0x15c>
 8006a1c:	3501      	adds	r5, #1
 8006a1e:	68e3      	ldr	r3, [r4, #12]
 8006a20:	9903      	ldr	r1, [sp, #12]
 8006a22:	1a5b      	subs	r3, r3, r1
 8006a24:	42ab      	cmp	r3, r5
 8006a26:	dcf2      	bgt.n	8006a0e <_printf_i+0x212>
 8006a28:	e7eb      	b.n	8006a02 <_printf_i+0x206>
 8006a2a:	2500      	movs	r5, #0
 8006a2c:	f104 0619 	add.w	r6, r4, #25
 8006a30:	e7f5      	b.n	8006a1e <_printf_i+0x222>
 8006a32:	bf00      	nop
 8006a34:	08006e5d 	.word	0x08006e5d
 8006a38:	08006e6e 	.word	0x08006e6e

08006a3c <__sflush_r>:
 8006a3c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006a40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a44:	0716      	lsls	r6, r2, #28
 8006a46:	4605      	mov	r5, r0
 8006a48:	460c      	mov	r4, r1
 8006a4a:	d454      	bmi.n	8006af6 <__sflush_r+0xba>
 8006a4c:	684b      	ldr	r3, [r1, #4]
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	dc02      	bgt.n	8006a58 <__sflush_r+0x1c>
 8006a52:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	dd48      	ble.n	8006aea <__sflush_r+0xae>
 8006a58:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006a5a:	2e00      	cmp	r6, #0
 8006a5c:	d045      	beq.n	8006aea <__sflush_r+0xae>
 8006a5e:	2300      	movs	r3, #0
 8006a60:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006a64:	682f      	ldr	r7, [r5, #0]
 8006a66:	6a21      	ldr	r1, [r4, #32]
 8006a68:	602b      	str	r3, [r5, #0]
 8006a6a:	d030      	beq.n	8006ace <__sflush_r+0x92>
 8006a6c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006a6e:	89a3      	ldrh	r3, [r4, #12]
 8006a70:	0759      	lsls	r1, r3, #29
 8006a72:	d505      	bpl.n	8006a80 <__sflush_r+0x44>
 8006a74:	6863      	ldr	r3, [r4, #4]
 8006a76:	1ad2      	subs	r2, r2, r3
 8006a78:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006a7a:	b10b      	cbz	r3, 8006a80 <__sflush_r+0x44>
 8006a7c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006a7e:	1ad2      	subs	r2, r2, r3
 8006a80:	2300      	movs	r3, #0
 8006a82:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006a84:	6a21      	ldr	r1, [r4, #32]
 8006a86:	4628      	mov	r0, r5
 8006a88:	47b0      	blx	r6
 8006a8a:	1c43      	adds	r3, r0, #1
 8006a8c:	89a3      	ldrh	r3, [r4, #12]
 8006a8e:	d106      	bne.n	8006a9e <__sflush_r+0x62>
 8006a90:	6829      	ldr	r1, [r5, #0]
 8006a92:	291d      	cmp	r1, #29
 8006a94:	d82b      	bhi.n	8006aee <__sflush_r+0xb2>
 8006a96:	4a2a      	ldr	r2, [pc, #168]	@ (8006b40 <__sflush_r+0x104>)
 8006a98:	410a      	asrs	r2, r1
 8006a9a:	07d6      	lsls	r6, r2, #31
 8006a9c:	d427      	bmi.n	8006aee <__sflush_r+0xb2>
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	6062      	str	r2, [r4, #4]
 8006aa2:	04d9      	lsls	r1, r3, #19
 8006aa4:	6922      	ldr	r2, [r4, #16]
 8006aa6:	6022      	str	r2, [r4, #0]
 8006aa8:	d504      	bpl.n	8006ab4 <__sflush_r+0x78>
 8006aaa:	1c42      	adds	r2, r0, #1
 8006aac:	d101      	bne.n	8006ab2 <__sflush_r+0x76>
 8006aae:	682b      	ldr	r3, [r5, #0]
 8006ab0:	b903      	cbnz	r3, 8006ab4 <__sflush_r+0x78>
 8006ab2:	6560      	str	r0, [r4, #84]	@ 0x54
 8006ab4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006ab6:	602f      	str	r7, [r5, #0]
 8006ab8:	b1b9      	cbz	r1, 8006aea <__sflush_r+0xae>
 8006aba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006abe:	4299      	cmp	r1, r3
 8006ac0:	d002      	beq.n	8006ac8 <__sflush_r+0x8c>
 8006ac2:	4628      	mov	r0, r5
 8006ac4:	f7ff fbf2 	bl	80062ac <_free_r>
 8006ac8:	2300      	movs	r3, #0
 8006aca:	6363      	str	r3, [r4, #52]	@ 0x34
 8006acc:	e00d      	b.n	8006aea <__sflush_r+0xae>
 8006ace:	2301      	movs	r3, #1
 8006ad0:	4628      	mov	r0, r5
 8006ad2:	47b0      	blx	r6
 8006ad4:	4602      	mov	r2, r0
 8006ad6:	1c50      	adds	r0, r2, #1
 8006ad8:	d1c9      	bne.n	8006a6e <__sflush_r+0x32>
 8006ada:	682b      	ldr	r3, [r5, #0]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d0c6      	beq.n	8006a6e <__sflush_r+0x32>
 8006ae0:	2b1d      	cmp	r3, #29
 8006ae2:	d001      	beq.n	8006ae8 <__sflush_r+0xac>
 8006ae4:	2b16      	cmp	r3, #22
 8006ae6:	d11e      	bne.n	8006b26 <__sflush_r+0xea>
 8006ae8:	602f      	str	r7, [r5, #0]
 8006aea:	2000      	movs	r0, #0
 8006aec:	e022      	b.n	8006b34 <__sflush_r+0xf8>
 8006aee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006af2:	b21b      	sxth	r3, r3
 8006af4:	e01b      	b.n	8006b2e <__sflush_r+0xf2>
 8006af6:	690f      	ldr	r7, [r1, #16]
 8006af8:	2f00      	cmp	r7, #0
 8006afa:	d0f6      	beq.n	8006aea <__sflush_r+0xae>
 8006afc:	0793      	lsls	r3, r2, #30
 8006afe:	680e      	ldr	r6, [r1, #0]
 8006b00:	bf08      	it	eq
 8006b02:	694b      	ldreq	r3, [r1, #20]
 8006b04:	600f      	str	r7, [r1, #0]
 8006b06:	bf18      	it	ne
 8006b08:	2300      	movne	r3, #0
 8006b0a:	eba6 0807 	sub.w	r8, r6, r7
 8006b0e:	608b      	str	r3, [r1, #8]
 8006b10:	f1b8 0f00 	cmp.w	r8, #0
 8006b14:	dde9      	ble.n	8006aea <__sflush_r+0xae>
 8006b16:	6a21      	ldr	r1, [r4, #32]
 8006b18:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006b1a:	4643      	mov	r3, r8
 8006b1c:	463a      	mov	r2, r7
 8006b1e:	4628      	mov	r0, r5
 8006b20:	47b0      	blx	r6
 8006b22:	2800      	cmp	r0, #0
 8006b24:	dc08      	bgt.n	8006b38 <__sflush_r+0xfc>
 8006b26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006b2e:	81a3      	strh	r3, [r4, #12]
 8006b30:	f04f 30ff 	mov.w	r0, #4294967295
 8006b34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b38:	4407      	add	r7, r0
 8006b3a:	eba8 0800 	sub.w	r8, r8, r0
 8006b3e:	e7e7      	b.n	8006b10 <__sflush_r+0xd4>
 8006b40:	dfbffffe 	.word	0xdfbffffe

08006b44 <_fflush_r>:
 8006b44:	b538      	push	{r3, r4, r5, lr}
 8006b46:	690b      	ldr	r3, [r1, #16]
 8006b48:	4605      	mov	r5, r0
 8006b4a:	460c      	mov	r4, r1
 8006b4c:	b913      	cbnz	r3, 8006b54 <_fflush_r+0x10>
 8006b4e:	2500      	movs	r5, #0
 8006b50:	4628      	mov	r0, r5
 8006b52:	bd38      	pop	{r3, r4, r5, pc}
 8006b54:	b118      	cbz	r0, 8006b5e <_fflush_r+0x1a>
 8006b56:	6a03      	ldr	r3, [r0, #32]
 8006b58:	b90b      	cbnz	r3, 8006b5e <_fflush_r+0x1a>
 8006b5a:	f7ff fa9f 	bl	800609c <__sinit>
 8006b5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d0f3      	beq.n	8006b4e <_fflush_r+0xa>
 8006b66:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006b68:	07d0      	lsls	r0, r2, #31
 8006b6a:	d404      	bmi.n	8006b76 <_fflush_r+0x32>
 8006b6c:	0599      	lsls	r1, r3, #22
 8006b6e:	d402      	bmi.n	8006b76 <_fflush_r+0x32>
 8006b70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006b72:	f7ff fb98 	bl	80062a6 <__retarget_lock_acquire_recursive>
 8006b76:	4628      	mov	r0, r5
 8006b78:	4621      	mov	r1, r4
 8006b7a:	f7ff ff5f 	bl	8006a3c <__sflush_r>
 8006b7e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006b80:	07da      	lsls	r2, r3, #31
 8006b82:	4605      	mov	r5, r0
 8006b84:	d4e4      	bmi.n	8006b50 <_fflush_r+0xc>
 8006b86:	89a3      	ldrh	r3, [r4, #12]
 8006b88:	059b      	lsls	r3, r3, #22
 8006b8a:	d4e1      	bmi.n	8006b50 <_fflush_r+0xc>
 8006b8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006b8e:	f7ff fb8b 	bl	80062a8 <__retarget_lock_release_recursive>
 8006b92:	e7dd      	b.n	8006b50 <_fflush_r+0xc>

08006b94 <__swbuf_r>:
 8006b94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b96:	460e      	mov	r6, r1
 8006b98:	4614      	mov	r4, r2
 8006b9a:	4605      	mov	r5, r0
 8006b9c:	b118      	cbz	r0, 8006ba6 <__swbuf_r+0x12>
 8006b9e:	6a03      	ldr	r3, [r0, #32]
 8006ba0:	b90b      	cbnz	r3, 8006ba6 <__swbuf_r+0x12>
 8006ba2:	f7ff fa7b 	bl	800609c <__sinit>
 8006ba6:	69a3      	ldr	r3, [r4, #24]
 8006ba8:	60a3      	str	r3, [r4, #8]
 8006baa:	89a3      	ldrh	r3, [r4, #12]
 8006bac:	071a      	lsls	r2, r3, #28
 8006bae:	d501      	bpl.n	8006bb4 <__swbuf_r+0x20>
 8006bb0:	6923      	ldr	r3, [r4, #16]
 8006bb2:	b943      	cbnz	r3, 8006bc6 <__swbuf_r+0x32>
 8006bb4:	4621      	mov	r1, r4
 8006bb6:	4628      	mov	r0, r5
 8006bb8:	f000 f82a 	bl	8006c10 <__swsetup_r>
 8006bbc:	b118      	cbz	r0, 8006bc6 <__swbuf_r+0x32>
 8006bbe:	f04f 37ff 	mov.w	r7, #4294967295
 8006bc2:	4638      	mov	r0, r7
 8006bc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006bc6:	6823      	ldr	r3, [r4, #0]
 8006bc8:	6922      	ldr	r2, [r4, #16]
 8006bca:	1a98      	subs	r0, r3, r2
 8006bcc:	6963      	ldr	r3, [r4, #20]
 8006bce:	b2f6      	uxtb	r6, r6
 8006bd0:	4283      	cmp	r3, r0
 8006bd2:	4637      	mov	r7, r6
 8006bd4:	dc05      	bgt.n	8006be2 <__swbuf_r+0x4e>
 8006bd6:	4621      	mov	r1, r4
 8006bd8:	4628      	mov	r0, r5
 8006bda:	f7ff ffb3 	bl	8006b44 <_fflush_r>
 8006bde:	2800      	cmp	r0, #0
 8006be0:	d1ed      	bne.n	8006bbe <__swbuf_r+0x2a>
 8006be2:	68a3      	ldr	r3, [r4, #8]
 8006be4:	3b01      	subs	r3, #1
 8006be6:	60a3      	str	r3, [r4, #8]
 8006be8:	6823      	ldr	r3, [r4, #0]
 8006bea:	1c5a      	adds	r2, r3, #1
 8006bec:	6022      	str	r2, [r4, #0]
 8006bee:	701e      	strb	r6, [r3, #0]
 8006bf0:	6962      	ldr	r2, [r4, #20]
 8006bf2:	1c43      	adds	r3, r0, #1
 8006bf4:	429a      	cmp	r2, r3
 8006bf6:	d004      	beq.n	8006c02 <__swbuf_r+0x6e>
 8006bf8:	89a3      	ldrh	r3, [r4, #12]
 8006bfa:	07db      	lsls	r3, r3, #31
 8006bfc:	d5e1      	bpl.n	8006bc2 <__swbuf_r+0x2e>
 8006bfe:	2e0a      	cmp	r6, #10
 8006c00:	d1df      	bne.n	8006bc2 <__swbuf_r+0x2e>
 8006c02:	4621      	mov	r1, r4
 8006c04:	4628      	mov	r0, r5
 8006c06:	f7ff ff9d 	bl	8006b44 <_fflush_r>
 8006c0a:	2800      	cmp	r0, #0
 8006c0c:	d0d9      	beq.n	8006bc2 <__swbuf_r+0x2e>
 8006c0e:	e7d6      	b.n	8006bbe <__swbuf_r+0x2a>

08006c10 <__swsetup_r>:
 8006c10:	b538      	push	{r3, r4, r5, lr}
 8006c12:	4b29      	ldr	r3, [pc, #164]	@ (8006cb8 <__swsetup_r+0xa8>)
 8006c14:	4605      	mov	r5, r0
 8006c16:	6818      	ldr	r0, [r3, #0]
 8006c18:	460c      	mov	r4, r1
 8006c1a:	b118      	cbz	r0, 8006c24 <__swsetup_r+0x14>
 8006c1c:	6a03      	ldr	r3, [r0, #32]
 8006c1e:	b90b      	cbnz	r3, 8006c24 <__swsetup_r+0x14>
 8006c20:	f7ff fa3c 	bl	800609c <__sinit>
 8006c24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c28:	0719      	lsls	r1, r3, #28
 8006c2a:	d422      	bmi.n	8006c72 <__swsetup_r+0x62>
 8006c2c:	06da      	lsls	r2, r3, #27
 8006c2e:	d407      	bmi.n	8006c40 <__swsetup_r+0x30>
 8006c30:	2209      	movs	r2, #9
 8006c32:	602a      	str	r2, [r5, #0]
 8006c34:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c38:	81a3      	strh	r3, [r4, #12]
 8006c3a:	f04f 30ff 	mov.w	r0, #4294967295
 8006c3e:	e033      	b.n	8006ca8 <__swsetup_r+0x98>
 8006c40:	0758      	lsls	r0, r3, #29
 8006c42:	d512      	bpl.n	8006c6a <__swsetup_r+0x5a>
 8006c44:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006c46:	b141      	cbz	r1, 8006c5a <__swsetup_r+0x4a>
 8006c48:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006c4c:	4299      	cmp	r1, r3
 8006c4e:	d002      	beq.n	8006c56 <__swsetup_r+0x46>
 8006c50:	4628      	mov	r0, r5
 8006c52:	f7ff fb2b 	bl	80062ac <_free_r>
 8006c56:	2300      	movs	r3, #0
 8006c58:	6363      	str	r3, [r4, #52]	@ 0x34
 8006c5a:	89a3      	ldrh	r3, [r4, #12]
 8006c5c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006c60:	81a3      	strh	r3, [r4, #12]
 8006c62:	2300      	movs	r3, #0
 8006c64:	6063      	str	r3, [r4, #4]
 8006c66:	6923      	ldr	r3, [r4, #16]
 8006c68:	6023      	str	r3, [r4, #0]
 8006c6a:	89a3      	ldrh	r3, [r4, #12]
 8006c6c:	f043 0308 	orr.w	r3, r3, #8
 8006c70:	81a3      	strh	r3, [r4, #12]
 8006c72:	6923      	ldr	r3, [r4, #16]
 8006c74:	b94b      	cbnz	r3, 8006c8a <__swsetup_r+0x7a>
 8006c76:	89a3      	ldrh	r3, [r4, #12]
 8006c78:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006c7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c80:	d003      	beq.n	8006c8a <__swsetup_r+0x7a>
 8006c82:	4621      	mov	r1, r4
 8006c84:	4628      	mov	r0, r5
 8006c86:	f000 f84f 	bl	8006d28 <__smakebuf_r>
 8006c8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c8e:	f013 0201 	ands.w	r2, r3, #1
 8006c92:	d00a      	beq.n	8006caa <__swsetup_r+0x9a>
 8006c94:	2200      	movs	r2, #0
 8006c96:	60a2      	str	r2, [r4, #8]
 8006c98:	6962      	ldr	r2, [r4, #20]
 8006c9a:	4252      	negs	r2, r2
 8006c9c:	61a2      	str	r2, [r4, #24]
 8006c9e:	6922      	ldr	r2, [r4, #16]
 8006ca0:	b942      	cbnz	r2, 8006cb4 <__swsetup_r+0xa4>
 8006ca2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006ca6:	d1c5      	bne.n	8006c34 <__swsetup_r+0x24>
 8006ca8:	bd38      	pop	{r3, r4, r5, pc}
 8006caa:	0799      	lsls	r1, r3, #30
 8006cac:	bf58      	it	pl
 8006cae:	6962      	ldrpl	r2, [r4, #20]
 8006cb0:	60a2      	str	r2, [r4, #8]
 8006cb2:	e7f4      	b.n	8006c9e <__swsetup_r+0x8e>
 8006cb4:	2000      	movs	r0, #0
 8006cb6:	e7f7      	b.n	8006ca8 <__swsetup_r+0x98>
 8006cb8:	24000038 	.word	0x24000038

08006cbc <_sbrk_r>:
 8006cbc:	b538      	push	{r3, r4, r5, lr}
 8006cbe:	4d06      	ldr	r5, [pc, #24]	@ (8006cd8 <_sbrk_r+0x1c>)
 8006cc0:	2300      	movs	r3, #0
 8006cc2:	4604      	mov	r4, r0
 8006cc4:	4608      	mov	r0, r1
 8006cc6:	602b      	str	r3, [r5, #0]
 8006cc8:	f7fa fb00 	bl	80012cc <_sbrk>
 8006ccc:	1c43      	adds	r3, r0, #1
 8006cce:	d102      	bne.n	8006cd6 <_sbrk_r+0x1a>
 8006cd0:	682b      	ldr	r3, [r5, #0]
 8006cd2:	b103      	cbz	r3, 8006cd6 <_sbrk_r+0x1a>
 8006cd4:	6023      	str	r3, [r4, #0]
 8006cd6:	bd38      	pop	{r3, r4, r5, pc}
 8006cd8:	24000380 	.word	0x24000380

08006cdc <__swhatbuf_r>:
 8006cdc:	b570      	push	{r4, r5, r6, lr}
 8006cde:	460c      	mov	r4, r1
 8006ce0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ce4:	2900      	cmp	r1, #0
 8006ce6:	b096      	sub	sp, #88	@ 0x58
 8006ce8:	4615      	mov	r5, r2
 8006cea:	461e      	mov	r6, r3
 8006cec:	da0d      	bge.n	8006d0a <__swhatbuf_r+0x2e>
 8006cee:	89a3      	ldrh	r3, [r4, #12]
 8006cf0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006cf4:	f04f 0100 	mov.w	r1, #0
 8006cf8:	bf14      	ite	ne
 8006cfa:	2340      	movne	r3, #64	@ 0x40
 8006cfc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006d00:	2000      	movs	r0, #0
 8006d02:	6031      	str	r1, [r6, #0]
 8006d04:	602b      	str	r3, [r5, #0]
 8006d06:	b016      	add	sp, #88	@ 0x58
 8006d08:	bd70      	pop	{r4, r5, r6, pc}
 8006d0a:	466a      	mov	r2, sp
 8006d0c:	f000 f848 	bl	8006da0 <_fstat_r>
 8006d10:	2800      	cmp	r0, #0
 8006d12:	dbec      	blt.n	8006cee <__swhatbuf_r+0x12>
 8006d14:	9901      	ldr	r1, [sp, #4]
 8006d16:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006d1a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006d1e:	4259      	negs	r1, r3
 8006d20:	4159      	adcs	r1, r3
 8006d22:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006d26:	e7eb      	b.n	8006d00 <__swhatbuf_r+0x24>

08006d28 <__smakebuf_r>:
 8006d28:	898b      	ldrh	r3, [r1, #12]
 8006d2a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006d2c:	079d      	lsls	r5, r3, #30
 8006d2e:	4606      	mov	r6, r0
 8006d30:	460c      	mov	r4, r1
 8006d32:	d507      	bpl.n	8006d44 <__smakebuf_r+0x1c>
 8006d34:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006d38:	6023      	str	r3, [r4, #0]
 8006d3a:	6123      	str	r3, [r4, #16]
 8006d3c:	2301      	movs	r3, #1
 8006d3e:	6163      	str	r3, [r4, #20]
 8006d40:	b003      	add	sp, #12
 8006d42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d44:	ab01      	add	r3, sp, #4
 8006d46:	466a      	mov	r2, sp
 8006d48:	f7ff ffc8 	bl	8006cdc <__swhatbuf_r>
 8006d4c:	9f00      	ldr	r7, [sp, #0]
 8006d4e:	4605      	mov	r5, r0
 8006d50:	4639      	mov	r1, r7
 8006d52:	4630      	mov	r0, r6
 8006d54:	f7ff fb16 	bl	8006384 <_malloc_r>
 8006d58:	b948      	cbnz	r0, 8006d6e <__smakebuf_r+0x46>
 8006d5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d5e:	059a      	lsls	r2, r3, #22
 8006d60:	d4ee      	bmi.n	8006d40 <__smakebuf_r+0x18>
 8006d62:	f023 0303 	bic.w	r3, r3, #3
 8006d66:	f043 0302 	orr.w	r3, r3, #2
 8006d6a:	81a3      	strh	r3, [r4, #12]
 8006d6c:	e7e2      	b.n	8006d34 <__smakebuf_r+0xc>
 8006d6e:	89a3      	ldrh	r3, [r4, #12]
 8006d70:	6020      	str	r0, [r4, #0]
 8006d72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d76:	81a3      	strh	r3, [r4, #12]
 8006d78:	9b01      	ldr	r3, [sp, #4]
 8006d7a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006d7e:	b15b      	cbz	r3, 8006d98 <__smakebuf_r+0x70>
 8006d80:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006d84:	4630      	mov	r0, r6
 8006d86:	f000 f81d 	bl	8006dc4 <_isatty_r>
 8006d8a:	b128      	cbz	r0, 8006d98 <__smakebuf_r+0x70>
 8006d8c:	89a3      	ldrh	r3, [r4, #12]
 8006d8e:	f023 0303 	bic.w	r3, r3, #3
 8006d92:	f043 0301 	orr.w	r3, r3, #1
 8006d96:	81a3      	strh	r3, [r4, #12]
 8006d98:	89a3      	ldrh	r3, [r4, #12]
 8006d9a:	431d      	orrs	r5, r3
 8006d9c:	81a5      	strh	r5, [r4, #12]
 8006d9e:	e7cf      	b.n	8006d40 <__smakebuf_r+0x18>

08006da0 <_fstat_r>:
 8006da0:	b538      	push	{r3, r4, r5, lr}
 8006da2:	4d07      	ldr	r5, [pc, #28]	@ (8006dc0 <_fstat_r+0x20>)
 8006da4:	2300      	movs	r3, #0
 8006da6:	4604      	mov	r4, r0
 8006da8:	4608      	mov	r0, r1
 8006daa:	4611      	mov	r1, r2
 8006dac:	602b      	str	r3, [r5, #0]
 8006dae:	f7fa fa64 	bl	800127a <_fstat>
 8006db2:	1c43      	adds	r3, r0, #1
 8006db4:	d102      	bne.n	8006dbc <_fstat_r+0x1c>
 8006db6:	682b      	ldr	r3, [r5, #0]
 8006db8:	b103      	cbz	r3, 8006dbc <_fstat_r+0x1c>
 8006dba:	6023      	str	r3, [r4, #0]
 8006dbc:	bd38      	pop	{r3, r4, r5, pc}
 8006dbe:	bf00      	nop
 8006dc0:	24000380 	.word	0x24000380

08006dc4 <_isatty_r>:
 8006dc4:	b538      	push	{r3, r4, r5, lr}
 8006dc6:	4d06      	ldr	r5, [pc, #24]	@ (8006de0 <_isatty_r+0x1c>)
 8006dc8:	2300      	movs	r3, #0
 8006dca:	4604      	mov	r4, r0
 8006dcc:	4608      	mov	r0, r1
 8006dce:	602b      	str	r3, [r5, #0]
 8006dd0:	f7fa fa63 	bl	800129a <_isatty>
 8006dd4:	1c43      	adds	r3, r0, #1
 8006dd6:	d102      	bne.n	8006dde <_isatty_r+0x1a>
 8006dd8:	682b      	ldr	r3, [r5, #0]
 8006dda:	b103      	cbz	r3, 8006dde <_isatty_r+0x1a>
 8006ddc:	6023      	str	r3, [r4, #0]
 8006dde:	bd38      	pop	{r3, r4, r5, pc}
 8006de0:	24000380 	.word	0x24000380

08006de4 <_init>:
 8006de4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006de6:	bf00      	nop
 8006de8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006dea:	bc08      	pop	{r3}
 8006dec:	469e      	mov	lr, r3
 8006dee:	4770      	bx	lr

08006df0 <_fini>:
 8006df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006df2:	bf00      	nop
 8006df4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006df6:	bc08      	pop	{r3}
 8006df8:	469e      	mov	lr, r3
 8006dfa:	4770      	bx	lr
