Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Mar 29 11:50:40 2022
| Host         : DESKTOP-7S00QLE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file spi_register_bank_top_control_sets_placed.rpt
| Design       : spi_register_bank_top
| Device       : xc7a35ti
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              78 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              30 |            7 |
| Yes          | No                    | No                     |              80 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              96 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                 Enable Signal                |              Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | spi_slave_inst_a/MISO_next                   | spi_slave_inst_a/SSELr[1]                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | spi_slave_inst_b/MISO_next                   | spi_slave_inst_b/SSELr_reg_n_0_[1]         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | spi_slave_inst_a/readwritedata_cnt_next      | spi_slave_inst_a/SSELr[1]                  |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | spi_slave_inst_a/msgbitcnt_reg[5]_i_1_n_0    | spi_slave_inst_a/SSELr[1]                  |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | spi_slave_inst_b/msgbitcnt_reg[5]_i_1__0_n_0 | spi_slave_inst_b/SSELr_reg_n_0_[1]         |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG |                                              | spi_slave_inst_a/addrcmnd_cnt_reg_reg[4]_0 |                2 |             15 |         7.50 |
|  clk_IBUF_BUFG |                                              | spi_slave_inst_b/addrcmnd_cnt_reg_reg[4]_0 |                5 |             15 |         3.00 |
|  clk_IBUF_BUFG | string_module2_enable_reg                    |                                            |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | string_module1_enable_reg                    |                                            |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | spi_slave_inst_a/WRITE_DATA_next             | spi_slave_inst_a/SSELr[1]                  |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | spi_slave_inst_b/WRITE_DATA_next             | spi_slave_inst_b/SSELr_reg_n_0_[1]         |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | spi_slave_inst_a/msgbitcnt_next17_out        | spi_slave_inst_a/SSELr[1]                  |                4 |             22 |         5.50 |
|  clk_IBUF_BUFG | spi_slave_inst_b/msgbitcnt_next17_out        | spi_slave_inst_b/SSELr_reg_n_0_[1]         |                4 |             22 |         5.50 |
|  clk_IBUF_BUFG | string_module1_data_in_next                  |                                            |                4 |             24 |         6.00 |
|  clk_IBUF_BUFG | string_module2_data_in_next                  |                                            |                4 |             24 |         6.00 |
|  clk_IBUF_BUFG |                                              |                                            |               23 |             78 |         3.39 |
+----------------+----------------------------------------------+--------------------------------------------+------------------+----------------+--------------+


