vendor_name = ModelSim
source_file = 1, C:/Users/johnvithor/Documents/Projeto-Final-Circuitos/Modulos/ULA/ULA.vhd
source_file = 1, C:/Users/johnvithor/Documents/Projeto-Final-Circuitos/Modulos/ULA/FA.vhd
source_file = 1, C:/Users/johnvithor/Documents/Projeto-Final-Circuitos/Modulos/ULA/EL.vhd
source_file = 1, C:/Users/johnvithor/Documents/Projeto-Final-Circuitos/Modulos/ULA/EA.vhd
source_file = 1, C:/Users/johnvithor/Documents/Projeto-Final-Circuitos/Modulos/ULA/deslocador.vhd
source_file = 1, C:/Users/johnvithor/Documents/Projeto-Final-Circuitos/Modulos/MOD_SAI/Modulo_saida.vhd
source_file = 1, C:/Users/johnvithor/Documents/Projeto-Final-Circuitos/Modulos/MOD_ENT/modulo_entrada.vhd
source_file = 1, C:/Users/johnvithor/Documents/Projeto-Final-Circuitos/Modulos/MEMO_VAL/ram_comandos.vhd
source_file = 1, C:/Users/johnvithor/Documents/Projeto-Final-Circuitos/Modulos/MEMO_COM/ram_valores.vhd
source_file = 1, C:/Users/johnvithor/Documents/Projeto-Final-Circuitos/Modulos/DISPLAY/Display_G.vhd
source_file = 1, C:/Users/johnvithor/Documents/Projeto-Final-Circuitos/Modulos/DISPLAY/Display_F.vhd
source_file = 1, C:/Users/johnvithor/Documents/Projeto-Final-Circuitos/Modulos/DISPLAY/Display_E.vhd
source_file = 1, C:/Users/johnvithor/Documents/Projeto-Final-Circuitos/Modulos/DISPLAY/Display_D.vhd
source_file = 1, C:/Users/johnvithor/Documents/Projeto-Final-Circuitos/Modulos/DISPLAY/Display_C.vhd
source_file = 1, C:/Users/johnvithor/Documents/Projeto-Final-Circuitos/Modulos/DISPLAY/Display_B.vhd
source_file = 1, C:/Users/johnvithor/Documents/Projeto-Final-Circuitos/Modulos/DISPLAY/Display_A.vhd
source_file = 1, C:/Users/johnvithor/Documents/Projeto-Final-Circuitos/Modulos/DISPLAY/Display.vhd
source_file = 1, C:/Users/johnvithor/Documents/Projeto-Final-Circuitos/Modulos/CONT_SIN/Registrador.vhd
source_file = 1, C:/Users/johnvithor/Documents/Projeto-Final-Circuitos/Modulos/CONT_SIN/Contador_S_CD.vhd
source_file = 1, C:/Users/johnvithor/Documents/Projeto-Final-Circuitos/Modulos/BANCO_REG/Registrador.vhd
source_file = 1, C:/Users/johnvithor/Documents/Projeto-Final-Circuitos/Modulos/BANCO_REG/Banco_Reg.vhd
source_file = 1, C:/Users/johnvithor/Documents/Projeto-Final-Circuitos/Projeto_final.vhd
source_file = 1, C:/Users/johnvithor/Documents/Projeto-Final-Circuitos/Modulos/ULA/Waveform1.vwf
source_file = 1, C:/Users/johnvithor/Documents/Projeto-Final-Circuitos/Waveform.vwf
source_file = 1, c:/altera/15.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/15.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/15.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/15.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/johnvithor/Documents/Projeto-Final-Circuitos/db/Projeto_final.cbx.xml
design_name = Projeto_final
instance = comp, \Debug_A[0]~output , Debug_A[0]~output, Projeto_final, 1
instance = comp, \Debug_A[1]~output , Debug_A[1]~output, Projeto_final, 1
instance = comp, \Debug_A[2]~output , Debug_A[2]~output, Projeto_final, 1
instance = comp, \Debug_A[3]~output , Debug_A[3]~output, Projeto_final, 1
instance = comp, \Debug_A[4]~output , Debug_A[4]~output, Projeto_final, 1
instance = comp, \Debug_A[5]~output , Debug_A[5]~output, Projeto_final, 1
instance = comp, \Debug_A[6]~output , Debug_A[6]~output, Projeto_final, 1
instance = comp, \Debug_A[7]~output , Debug_A[7]~output, Projeto_final, 1
instance = comp, \Debug_A[8]~output , Debug_A[8]~output, Projeto_final, 1
instance = comp, \Debug_A[9]~output , Debug_A[9]~output, Projeto_final, 1
instance = comp, \Debug_A[10]~output , Debug_A[10]~output, Projeto_final, 1
instance = comp, \Debug_A[11]~output , Debug_A[11]~output, Projeto_final, 1
instance = comp, \Debug_A[12]~output , Debug_A[12]~output, Projeto_final, 1
instance = comp, \Debug_A[13]~output , Debug_A[13]~output, Projeto_final, 1
instance = comp, \Debug_A[14]~output , Debug_A[14]~output, Projeto_final, 1
instance = comp, \Debug_A[15]~output , Debug_A[15]~output, Projeto_final, 1
instance = comp, \Debug_B[0]~output , Debug_B[0]~output, Projeto_final, 1
instance = comp, \Debug_B[1]~output , Debug_B[1]~output, Projeto_final, 1
instance = comp, \Debug_B[2]~output , Debug_B[2]~output, Projeto_final, 1
instance = comp, \Debug_B[3]~output , Debug_B[3]~output, Projeto_final, 1
instance = comp, \Debug_B[4]~output , Debug_B[4]~output, Projeto_final, 1
instance = comp, \Debug_B[5]~output , Debug_B[5]~output, Projeto_final, 1
instance = comp, \Debug_B[6]~output , Debug_B[6]~output, Projeto_final, 1
instance = comp, \Debug_B[7]~output , Debug_B[7]~output, Projeto_final, 1
instance = comp, \Debug_B[8]~output , Debug_B[8]~output, Projeto_final, 1
instance = comp, \Debug_B[9]~output , Debug_B[9]~output, Projeto_final, 1
instance = comp, \Debug_B[10]~output , Debug_B[10]~output, Projeto_final, 1
instance = comp, \Debug_B[11]~output , Debug_B[11]~output, Projeto_final, 1
instance = comp, \Debug_B[12]~output , Debug_B[12]~output, Projeto_final, 1
instance = comp, \Debug_B[13]~output , Debug_B[13]~output, Projeto_final, 1
instance = comp, \Debug_B[14]~output , Debug_B[14]~output, Projeto_final, 1
instance = comp, \Debug_B[15]~output , Debug_B[15]~output, Projeto_final, 1
instance = comp, \D1[0]~output , D1[0]~output, Projeto_final, 1
instance = comp, \D1[1]~output , D1[1]~output, Projeto_final, 1
instance = comp, \D1[2]~output , D1[2]~output, Projeto_final, 1
instance = comp, \D1[3]~output , D1[3]~output, Projeto_final, 1
instance = comp, \D1[4]~output , D1[4]~output, Projeto_final, 1
instance = comp, \D1[5]~output , D1[5]~output, Projeto_final, 1
instance = comp, \D1[6]~output , D1[6]~output, Projeto_final, 1
instance = comp, \D2[0]~output , D2[0]~output, Projeto_final, 1
instance = comp, \D2[1]~output , D2[1]~output, Projeto_final, 1
instance = comp, \D2[2]~output , D2[2]~output, Projeto_final, 1
instance = comp, \D2[3]~output , D2[3]~output, Projeto_final, 1
instance = comp, \D2[4]~output , D2[4]~output, Projeto_final, 1
instance = comp, \D2[5]~output , D2[5]~output, Projeto_final, 1
instance = comp, \D2[6]~output , D2[6]~output, Projeto_final, 1
instance = comp, \D3[0]~output , D3[0]~output, Projeto_final, 1
instance = comp, \D3[1]~output , D3[1]~output, Projeto_final, 1
instance = comp, \D3[2]~output , D3[2]~output, Projeto_final, 1
instance = comp, \D3[3]~output , D3[3]~output, Projeto_final, 1
instance = comp, \D3[4]~output , D3[4]~output, Projeto_final, 1
instance = comp, \D3[5]~output , D3[5]~output, Projeto_final, 1
instance = comp, \D3[6]~output , D3[6]~output, Projeto_final, 1
instance = comp, \D4[0]~output , D4[0]~output, Projeto_final, 1
instance = comp, \D4[1]~output , D4[1]~output, Projeto_final, 1
instance = comp, \D4[2]~output , D4[2]~output, Projeto_final, 1
instance = comp, \D4[3]~output , D4[3]~output, Projeto_final, 1
instance = comp, \D4[4]~output , D4[4]~output, Projeto_final, 1
instance = comp, \D4[5]~output , D4[5]~output, Projeto_final, 1
instance = comp, \D4[6]~output , D4[6]~output, Projeto_final, 1
instance = comp, \LED_16[0]~output , LED_16[0]~output, Projeto_final, 1
instance = comp, \LED_16[1]~output , LED_16[1]~output, Projeto_final, 1
instance = comp, \LED_16[2]~output , LED_16[2]~output, Projeto_final, 1
instance = comp, \LED_16[3]~output , LED_16[3]~output, Projeto_final, 1
instance = comp, \LED_16[4]~output , LED_16[4]~output, Projeto_final, 1
instance = comp, \LED_16[5]~output , LED_16[5]~output, Projeto_final, 1
instance = comp, \LED_16[6]~output , LED_16[6]~output, Projeto_final, 1
instance = comp, \LED_16[7]~output , LED_16[7]~output, Projeto_final, 1
instance = comp, \LED_16[8]~output , LED_16[8]~output, Projeto_final, 1
instance = comp, \LED_16[9]~output , LED_16[9]~output, Projeto_final, 1
instance = comp, \LED_16[10]~output , LED_16[10]~output, Projeto_final, 1
instance = comp, \LED_16[11]~output , LED_16[11]~output, Projeto_final, 1
instance = comp, \LED_16[12]~output , LED_16[12]~output, Projeto_final, 1
instance = comp, \LED_16[13]~output , LED_16[13]~output, Projeto_final, 1
instance = comp, \LED_16[14]~output , LED_16[14]~output, Projeto_final, 1
instance = comp, \LED_16[15]~output , LED_16[15]~output, Projeto_final, 1
instance = comp, \LED_TERMINO~output , LED_TERMINO~output, Projeto_final, 1
instance = comp, \clk~input , clk~input, Projeto_final, 1
instance = comp, \Switches[0]~input , Switches[0]~input, Projeto_final, 1
instance = comp, \Validar~input , Validar~input, Projeto_final, 1
instance = comp, \M_Entrada|Valor[0]~0 , M_Entrada|Valor[0]~0, Projeto_final, 1
instance = comp, \LER_A~input , LER_A~input, Projeto_final, 1
instance = comp, \ULA_REG_A|saida_r[0] , ULA_REG_A|saida_r[0], Projeto_final, 1
instance = comp, \Switches[1]~input , Switches[1]~input, Projeto_final, 1
instance = comp, \M_Entrada|Valor[1]~1 , M_Entrada|Valor[1]~1, Projeto_final, 1
instance = comp, \ULA_REG_A|saida_r[1] , ULA_REG_A|saida_r[1], Projeto_final, 1
instance = comp, \Switches[2]~input , Switches[2]~input, Projeto_final, 1
instance = comp, \M_Entrada|Valor[2]~2 , M_Entrada|Valor[2]~2, Projeto_final, 1
instance = comp, \ULA_REG_A|saida_r[2] , ULA_REG_A|saida_r[2], Projeto_final, 1
instance = comp, \Switches[3]~input , Switches[3]~input, Projeto_final, 1
instance = comp, \M_Entrada|Valor[3]~3 , M_Entrada|Valor[3]~3, Projeto_final, 1
instance = comp, \ULA_REG_A|saida_r[3] , ULA_REG_A|saida_r[3], Projeto_final, 1
instance = comp, \Switches[4]~input , Switches[4]~input, Projeto_final, 1
instance = comp, \M_Entrada|Valor[4]~4 , M_Entrada|Valor[4]~4, Projeto_final, 1
instance = comp, \ULA_REG_A|saida_r[4] , ULA_REG_A|saida_r[4], Projeto_final, 1
instance = comp, \Switches[5]~input , Switches[5]~input, Projeto_final, 1
instance = comp, \M_Entrada|Valor[5]~5 , M_Entrada|Valor[5]~5, Projeto_final, 1
instance = comp, \ULA_REG_A|saida_r[5] , ULA_REG_A|saida_r[5], Projeto_final, 1
instance = comp, \Switches[6]~input , Switches[6]~input, Projeto_final, 1
instance = comp, \M_Entrada|Valor[6]~6 , M_Entrada|Valor[6]~6, Projeto_final, 1
instance = comp, \ULA_REG_A|saida_r[6] , ULA_REG_A|saida_r[6], Projeto_final, 1
instance = comp, \Switches[7]~input , Switches[7]~input, Projeto_final, 1
instance = comp, \M_Entrada|Valor[7]~7 , M_Entrada|Valor[7]~7, Projeto_final, 1
instance = comp, \ULA_REG_A|saida_r[7] , ULA_REG_A|saida_r[7], Projeto_final, 1
instance = comp, \Switches[8]~input , Switches[8]~input, Projeto_final, 1
instance = comp, \M_Entrada|Valor[8]~8 , M_Entrada|Valor[8]~8, Projeto_final, 1
instance = comp, \ULA_REG_A|saida_r[8] , ULA_REG_A|saida_r[8], Projeto_final, 1
instance = comp, \Switches[9]~input , Switches[9]~input, Projeto_final, 1
instance = comp, \M_Entrada|Valor[9]~9 , M_Entrada|Valor[9]~9, Projeto_final, 1
instance = comp, \ULA_REG_A|saida_r[9] , ULA_REG_A|saida_r[9], Projeto_final, 1
instance = comp, \Switches[10]~input , Switches[10]~input, Projeto_final, 1
instance = comp, \M_Entrada|Valor[10]~10 , M_Entrada|Valor[10]~10, Projeto_final, 1
instance = comp, \ULA_REG_A|saida_r[10] , ULA_REG_A|saida_r[10], Projeto_final, 1
instance = comp, \Switches[11]~input , Switches[11]~input, Projeto_final, 1
instance = comp, \M_Entrada|Valor[11]~11 , M_Entrada|Valor[11]~11, Projeto_final, 1
instance = comp, \ULA_REG_A|saida_r[11] , ULA_REG_A|saida_r[11], Projeto_final, 1
instance = comp, \Switches[12]~input , Switches[12]~input, Projeto_final, 1
instance = comp, \M_Entrada|Valor[12]~12 , M_Entrada|Valor[12]~12, Projeto_final, 1
instance = comp, \ULA_REG_A|saida_r[12] , ULA_REG_A|saida_r[12], Projeto_final, 1
instance = comp, \Switches[13]~input , Switches[13]~input, Projeto_final, 1
instance = comp, \M_Entrada|Valor[13]~13 , M_Entrada|Valor[13]~13, Projeto_final, 1
instance = comp, \ULA_REG_A|saida_r[13] , ULA_REG_A|saida_r[13], Projeto_final, 1
instance = comp, \Switches[14]~input , Switches[14]~input, Projeto_final, 1
instance = comp, \M_Entrada|Valor[14]~14 , M_Entrada|Valor[14]~14, Projeto_final, 1
instance = comp, \ULA_REG_A|saida_r[14] , ULA_REG_A|saida_r[14], Projeto_final, 1
instance = comp, \Switches[15]~input , Switches[15]~input, Projeto_final, 1
instance = comp, \M_Entrada|Valor[15]~15 , M_Entrada|Valor[15]~15, Projeto_final, 1
instance = comp, \ULA_REG_A|saida_r[15] , ULA_REG_A|saida_r[15], Projeto_final, 1
instance = comp, \LER_B~input , LER_B~input, Projeto_final, 1
instance = comp, \ULA_REG_B|saida_r[0] , ULA_REG_B|saida_r[0], Projeto_final, 1
instance = comp, \ULA_REG_B|saida_r[1] , ULA_REG_B|saida_r[1], Projeto_final, 1
instance = comp, \ULA_REG_B|saida_r[2] , ULA_REG_B|saida_r[2], Projeto_final, 1
instance = comp, \ULA_REG_B|saida_r[3] , ULA_REG_B|saida_r[3], Projeto_final, 1
instance = comp, \ULA_REG_B|saida_r[4] , ULA_REG_B|saida_r[4], Projeto_final, 1
instance = comp, \ULA_REG_B|saida_r[5] , ULA_REG_B|saida_r[5], Projeto_final, 1
instance = comp, \ULA_REG_B|saida_r[6] , ULA_REG_B|saida_r[6], Projeto_final, 1
instance = comp, \ULA_REG_B|saida_r[7] , ULA_REG_B|saida_r[7], Projeto_final, 1
instance = comp, \ULA_REG_B|saida_r[8] , ULA_REG_B|saida_r[8], Projeto_final, 1
instance = comp, \ULA_REG_B|saida_r[9] , ULA_REG_B|saida_r[9], Projeto_final, 1
instance = comp, \ULA_REG_B|saida_r[10] , ULA_REG_B|saida_r[10], Projeto_final, 1
instance = comp, \ULA_REG_B|saida_r[11] , ULA_REG_B|saida_r[11], Projeto_final, 1
instance = comp, \ULA_REG_B|saida_r[12] , ULA_REG_B|saida_r[12], Projeto_final, 1
instance = comp, \ULA_REG_B|saida_r[13] , ULA_REG_B|saida_r[13], Projeto_final, 1
instance = comp, \ULA_REG_B|saida_r[14] , ULA_REG_B|saida_r[14], Projeto_final, 1
instance = comp, \ULA_REG_B|saida_r[15] , ULA_REG_B|saida_r[15], Projeto_final, 1
instance = comp, \Unid_LA|s9|Cout~0 , Unid_LA|s9|Cout~0, Projeto_final, 1
instance = comp, \Unid_LA|s9|Cout~1 , Unid_LA|s9|Cout~1, Projeto_final, 1
instance = comp, \Unid_LA|s6|Cout~0 , Unid_LA|s6|Cout~0, Projeto_final, 1
instance = comp, \Unid_LA|s6|Cout~1 , Unid_LA|s6|Cout~1, Projeto_final, 1
instance = comp, \Unid_LA|s3|Cout~0 , Unid_LA|s3|Cout~0, Projeto_final, 1
instance = comp, \Unid_LA|s3|Cout~1 , Unid_LA|s3|Cout~1, Projeto_final, 1
instance = comp, \Unid_LA|s1|Cout~0 , Unid_LA|s1|Cout~0, Projeto_final, 1
instance = comp, \Unid_LA|s3|Cout~2 , Unid_LA|s3|Cout~2, Projeto_final, 1
instance = comp, \Unid_LA|s4|Cout~0 , Unid_LA|s4|Cout~0, Projeto_final, 1
instance = comp, \Unid_LA|s6|Cout~2 , Unid_LA|s6|Cout~2, Projeto_final, 1
instance = comp, \Unid_LA|s7|Cout~0 , Unid_LA|s7|Cout~0, Projeto_final, 1
instance = comp, \Unid_LA|s9|Cout~2 , Unid_LA|s9|Cout~2, Projeto_final, 1
instance = comp, \Unid_LA|s10|Cout~0 , Unid_LA|s10|Cout~0, Projeto_final, 1
instance = comp, \Unid_LA|s12|S~0 , Unid_LA|s12|S~0, Projeto_final, 1
instance = comp, \Unid_LA|s12|S , Unid_LA|s12|S, Projeto_final, 1
instance = comp, \ULA_REG_R|saida_r[12] , ULA_REG_R|saida_r[12], Projeto_final, 1
instance = comp, \Unid_LA|s12|Cout~0 , Unid_LA|s12|Cout~0, Projeto_final, 1
instance = comp, \Unid_LA|s12|Cout~1 , Unid_LA|s12|Cout~1, Projeto_final, 1
instance = comp, \Unid_LA|s12|Cout~2 , Unid_LA|s12|Cout~2, Projeto_final, 1
instance = comp, \Unid_LA|s13|Cout~0 , Unid_LA|s13|Cout~0, Projeto_final, 1
instance = comp, \Unid_LA|s14|S , Unid_LA|s14|S, Projeto_final, 1
instance = comp, \ULA_REG_R|saida_r[14] , ULA_REG_R|saida_r[14], Projeto_final, 1
instance = comp, \Unid_LA|s15|S~0 , Unid_LA|s15|S~0, Projeto_final, 1
instance = comp, \Unid_LA|s15|S , Unid_LA|s15|S, Projeto_final, 1
instance = comp, \ULA_REG_R|saida_r[15] , ULA_REG_R|saida_r[15], Projeto_final, 1
instance = comp, \Unid_LA|s13|S , Unid_LA|s13|S, Projeto_final, 1
instance = comp, \ULA_REG_R|saida_r[13] , ULA_REG_R|saida_r[13], Projeto_final, 1
instance = comp, \M_Saida|dS0|i6|G~0 , M_Saida|dS0|i6|G~0, Projeto_final, 1
instance = comp, \M_Saida|dS0|i5|F~0 , M_Saida|dS0|i5|F~0, Projeto_final, 1
instance = comp, \M_Saida|dS0|i4|E~0 , M_Saida|dS0|i4|E~0, Projeto_final, 1
instance = comp, \M_Saida|dS0|i3|D~0 , M_Saida|dS0|i3|D~0, Projeto_final, 1
instance = comp, \M_Saida|dS0|i2|C~0 , M_Saida|dS0|i2|C~0, Projeto_final, 1
instance = comp, \M_Saida|dS0|i1|B~0 , M_Saida|dS0|i1|B~0, Projeto_final, 1
instance = comp, \M_Saida|dS0|i0|A~0 , M_Saida|dS0|i0|A~0, Projeto_final, 1
instance = comp, \Unid_LA|s8|S , Unid_LA|s8|S, Projeto_final, 1
instance = comp, \ULA_REG_R|saida_r[8] , ULA_REG_R|saida_r[8], Projeto_final, 1
instance = comp, \Unid_LA|s10|S , Unid_LA|s10|S, Projeto_final, 1
instance = comp, \ULA_REG_R|saida_r[10] , ULA_REG_R|saida_r[10], Projeto_final, 1
instance = comp, \Unid_LA|s11|S , Unid_LA|s11|S, Projeto_final, 1
instance = comp, \ULA_REG_R|saida_r[11] , ULA_REG_R|saida_r[11], Projeto_final, 1
instance = comp, \Unid_LA|s9|S~0 , Unid_LA|s9|S~0, Projeto_final, 1
instance = comp, \Unid_LA|s9|S , Unid_LA|s9|S, Projeto_final, 1
instance = comp, \ULA_REG_R|saida_r[9] , ULA_REG_R|saida_r[9], Projeto_final, 1
instance = comp, \M_Saida|dS1|i6|G~0 , M_Saida|dS1|i6|G~0, Projeto_final, 1
instance = comp, \M_Saida|dS1|i5|F~0 , M_Saida|dS1|i5|F~0, Projeto_final, 1
instance = comp, \M_Saida|dS1|i4|E~0 , M_Saida|dS1|i4|E~0, Projeto_final, 1
instance = comp, \M_Saida|dS1|i3|D~0 , M_Saida|dS1|i3|D~0, Projeto_final, 1
instance = comp, \M_Saida|dS1|i2|C~0 , M_Saida|dS1|i2|C~0, Projeto_final, 1
instance = comp, \M_Saida|dS1|i1|B~0 , M_Saida|dS1|i1|B~0, Projeto_final, 1
instance = comp, \M_Saida|dS1|i0|A~0 , M_Saida|dS1|i0|A~0, Projeto_final, 1
instance = comp, \Unid_LA|s4|S , Unid_LA|s4|S, Projeto_final, 1
instance = comp, \ULA_REG_R|saida_r[4] , ULA_REG_R|saida_r[4], Projeto_final, 1
instance = comp, \Unid_LA|s6|S~0 , Unid_LA|s6|S~0, Projeto_final, 1
instance = comp, \Unid_LA|s6|S , Unid_LA|s6|S, Projeto_final, 1
instance = comp, \ULA_REG_R|saida_r[6] , ULA_REG_R|saida_r[6], Projeto_final, 1
instance = comp, \Unid_LA|s7|S , Unid_LA|s7|S, Projeto_final, 1
instance = comp, \ULA_REG_R|saida_r[7] , ULA_REG_R|saida_r[7], Projeto_final, 1
instance = comp, \Unid_LA|s5|S , Unid_LA|s5|S, Projeto_final, 1
instance = comp, \ULA_REG_R|saida_r[5] , ULA_REG_R|saida_r[5], Projeto_final, 1
instance = comp, \M_Saida|dS2|i6|G~0 , M_Saida|dS2|i6|G~0, Projeto_final, 1
instance = comp, \M_Saida|dS2|i5|F~0 , M_Saida|dS2|i5|F~0, Projeto_final, 1
instance = comp, \M_Saida|dS2|i4|E~0 , M_Saida|dS2|i4|E~0, Projeto_final, 1
instance = comp, \M_Saida|dS2|i3|D~0 , M_Saida|dS2|i3|D~0, Projeto_final, 1
instance = comp, \M_Saida|dS2|i2|C~0 , M_Saida|dS2|i2|C~0, Projeto_final, 1
instance = comp, \M_Saida|dS2|i1|B~0 , M_Saida|dS2|i1|B~0, Projeto_final, 1
instance = comp, \M_Saida|dS2|i0|A~0 , M_Saida|dS2|i0|A~0, Projeto_final, 1
instance = comp, \Unid_LA|s0|S~0 , Unid_LA|s0|S~0, Projeto_final, 1
instance = comp, \ULA_REG_R|saida_r[0] , ULA_REG_R|saida_r[0], Projeto_final, 1
instance = comp, \Unid_LA|s2|S~0 , Unid_LA|s2|S~0, Projeto_final, 1
instance = comp, \ULA_REG_R|saida_r[2] , ULA_REG_R|saida_r[2], Projeto_final, 1
instance = comp, \Unid_LA|s3|S~0 , Unid_LA|s3|S~0, Projeto_final, 1
instance = comp, \Unid_LA|s3|S , Unid_LA|s3|S, Projeto_final, 1
instance = comp, \ULA_REG_R|saida_r[3] , ULA_REG_R|saida_r[3], Projeto_final, 1
instance = comp, \Unid_LA|s1|S~0 , Unid_LA|s1|S~0, Projeto_final, 1
instance = comp, \ULA_REG_R|saida_r[1] , ULA_REG_R|saida_r[1], Projeto_final, 1
instance = comp, \M_Saida|dS3|i6|G~0 , M_Saida|dS3|i6|G~0, Projeto_final, 1
instance = comp, \M_Saida|dS3|i5|F~0 , M_Saida|dS3|i5|F~0, Projeto_final, 1
instance = comp, \M_Saida|dS3|i4|E~0 , M_Saida|dS3|i4|E~0, Projeto_final, 1
instance = comp, \M_Saida|dS3|i3|D~0 , M_Saida|dS3|i3|D~0, Projeto_final, 1
instance = comp, \M_Saida|dS3|i2|C~0 , M_Saida|dS3|i2|C~0, Projeto_final, 1
instance = comp, \M_Saida|dS3|i1|B~0 , M_Saida|dS3|i1|B~0, Projeto_final, 1
instance = comp, \M_Saida|dS3|i0|A~0 , M_Saida|dS3|i0|A~0, Projeto_final, 1
instance = comp, \M_Saida|saida_LED[0] , M_Saida|saida_LED[0], Projeto_final, 1
instance = comp, \M_Saida|saida_LED[1] , M_Saida|saida_LED[1], Projeto_final, 1
instance = comp, \M_Saida|saida_LED[2] , M_Saida|saida_LED[2], Projeto_final, 1
instance = comp, \M_Saida|saida_LED[3] , M_Saida|saida_LED[3], Projeto_final, 1
instance = comp, \M_Saida|saida_LED[4] , M_Saida|saida_LED[4], Projeto_final, 1
instance = comp, \M_Saida|saida_LED[5] , M_Saida|saida_LED[5], Projeto_final, 1
instance = comp, \M_Saida|saida_LED[6] , M_Saida|saida_LED[6], Projeto_final, 1
instance = comp, \M_Saida|saida_LED[7] , M_Saida|saida_LED[7], Projeto_final, 1
instance = comp, \M_Saida|saida_LED[8] , M_Saida|saida_LED[8], Projeto_final, 1
instance = comp, \M_Saida|saida_LED[9] , M_Saida|saida_LED[9], Projeto_final, 1
instance = comp, \M_Saida|saida_LED[10] , M_Saida|saida_LED[10], Projeto_final, 1
instance = comp, \M_Saida|saida_LED[11] , M_Saida|saida_LED[11], Projeto_final, 1
instance = comp, \M_Saida|saida_LED[12] , M_Saida|saida_LED[12], Projeto_final, 1
instance = comp, \M_Saida|saida_LED[13] , M_Saida|saida_LED[13], Projeto_final, 1
instance = comp, \M_Saida|saida_LED[14] , M_Saida|saida_LED[14], Projeto_final, 1
instance = comp, \M_Saida|saida_LED[15] , M_Saida|saida_LED[15], Projeto_final, 1
instance = comp, \Reset~input , Reset~input, Projeto_final, 1
instance = comp, \Operar~input , Operar~input, Projeto_final, 1
