synthesis:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Sun Jan  2 23:37:01 2022


Command Line:  synthesis -f bldc_fpga_impl1_lattice.synproj -gui -msgset /home/bastian/src/lattice/bldc-fpga/promote.xml 

Synthesis options:
The -a option is MachXO3L.
The -s option is 6.
The -t option is CABGA256.
The -d option is LCMXO3L-6900C.
Using package CABGA256.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : MachXO3L

### Device  : LCMXO3L-6900C

### Package : CABGA256

### Speed   : 6

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /usr/local/diamond/3.12/ispfpga/xo3c00a/data (searchpath added)
-p /home/bastian/src/lattice/bldc-fpga/impl1 (searchpath added)
-p /home/bastian/src/lattice/bldc-fpga (searchpath added)
VHDL library = work
VHDL design file = /home/bastian/src/lattice/bldc-fpga/bldc_drv.vhd
VHDL design file = /home/bastian/src/lattice/bldc-fpga/top.vhd
NGD file = bldc_fpga_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file /usr/local/diamond/3.12/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo3l.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/bastian/src/lattice/bldc-fpga/impl1". VHDL-1504
Analyzing VHDL file /home/bastian/src/lattice/bldc-fpga/bldc_drv.vhd. VHDL-1481
INFO - synthesis: /home/bastian/src/lattice/bldc-fpga/bldc_drv.vhd(4): analyzing entity bldc_drv. VHDL-1012
INFO - synthesis: /home/bastian/src/lattice/bldc-fpga/bldc_drv.vhd(10): analyzing architecture rtl. VHDL-1010
unit top is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/bastian/src/lattice/bldc-fpga/top.vhd. VHDL-1481
INFO - synthesis: /home/bastian/src/lattice/bldc-fpga/top.vhd(8): analyzing entity top. VHDL-1012
INFO - synthesis: /home/bastian/src/lattice/bldc-fpga/top.vhd(13): analyzing architecture rtl. VHDL-1010
unit top is not yet analyzed. VHDL-1485
unit top is not yet analyzed. VHDL-1485
unit top is not yet analyzed. VHDL-1485
/home/bastian/src/lattice/bldc-fpga/top.vhd(8): executing top(rtl)

WARNING - synthesis: /home/bastian/src/lattice/bldc-fpga/top.vhd(12): replacing existing netlist top(rtl). VHDL-1205
Top module name (VHDL): top
Loading NGL library '/usr/local/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/usr/local/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo3c6900.nph' in environment: /usr/local/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.16.
Top-level module name = top.



GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in top_drc.log.
Loading NGL library '/usr/local/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/usr/local/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file bldc_fpga_impl1.ngd.

################### Begin Area Report (top)######################
Number of register bits => 25 of 7485 (0 % )
CCU2D => 8
FD1S3AX => 5
FD1S3IX => 20
GSR => 1
LUT4 => 13
OB => 6
OSCH => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk, loads : 16
  Net : clkDiv, loads : 10
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n121, loads : 16
  Net : i_BLDCDrv/PhaseState_2, loads : 9
  Net : i_BLDCDrv/PhaseState_1, loads : 8
  Net : i_BLDCDrv/PhaseState_0, loads : 6
  Net : count_14, loads : 2
  Net : count_13, loads : 2
  Net : count_12, loads : 2
  Net : count_11, loads : 2
  Net : count_10, loads : 2
  Net : count_9, loads : 2
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clkDiv]                  |  200.000 MHz|  354.484 MHz|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk]                     |  200.000 MHz|  137.287 MHz|     6 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 199.391  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.213  secs
--------------------------------------------------------------
