{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1365753277260 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1365753277275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 13:24:36 2013 " "Processing started: Fri Apr 12 13:24:36 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1365753277275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1365753277275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off slaveFIFO2b_ZLP -c slaveFIFO2b_ZLP " "Command: quartus_map --read_settings_files=on --write_settings_files=off slaveFIFO2b_ZLP -c slaveFIFO2b_ZLP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1365753277275 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1365753278322 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "slaveFIFO2b_ZLP.v(45) " "Verilog HDL warning at slaveFIFO2b_ZLP.v(45): extended using \"x\" or \"z\"" {  } { { "../../../rtl_verilog/slaveFIFO2b_ZLP.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_verilog/slaveFIFO2b_ZLP.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1365753278447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/scratch_rahul_new/cypress/fx3_slavefifo2b_altera2/rtl_verilog/slavefifo2b_zlp.v 1 1 " "Found 1 design units, including 1 entities, in source file /scratch_rahul_new/cypress/fx3_slavefifo2b_altera2/rtl_verilog/slavefifo2b_zlp.v" { { "Info" "ISGN_ENTITY_NAME" "1 slaveFIFO2b_ZLP " "Found entity 1: slaveFIFO2b_ZLP" {  } { { "../../../rtl_verilog/slaveFIFO2b_ZLP.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_verilog/slaveFIFO2b_ZLP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365753278447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365753278447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/scratch_rahul_new/cypress/fx3_slavefifo2b_altera2/fpga_zlp/verilog_proj/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /scratch_rahul_new/cypress/fx3_slavefifo2b_altera2/fpga_zlp/verilog_proj/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../pll.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_zlp/verilog_proj/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365753278462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365753278462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/scratch_rahul_new/cypress/fx3_slavefifo2b_altera2/fpga_zlp/verilog_proj/ddr.v 1 1 " "Found 1 design units, including 1 entities, in source file /scratch_rahul_new/cypress/fx3_slavefifo2b_altera2/fpga_zlp/verilog_proj/ddr.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr " "Found entity 1: ddr" {  } { { "../ddr.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_zlp/verilog_proj/ddr.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365753278478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365753278478 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slaveFIFO2b_ZLP " "Elaborating entity \"slaveFIFO2b_ZLP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1365753278712 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flagc_d slaveFIFO2b_ZLP.v(36) " "Verilog HDL or VHDL warning at slaveFIFO2b_ZLP.v(36): object \"flagc_d\" assigned a value but never read" {  } { { "../../../rtl_verilog/slaveFIFO2b_ZLP.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_verilog/slaveFIFO2b_ZLP.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1365753279618 "|slaveFIFO2b_ZLP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flagd_d slaveFIFO2b_ZLP.v(37) " "Verilog HDL or VHDL warning at slaveFIFO2b_ZLP.v(37): object \"flagd_d\" assigned a value but never read" {  } { { "../../../rtl_verilog/slaveFIFO2b_ZLP.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_verilog/slaveFIFO2b_ZLP.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1365753279618 "|slaveFIFO2b_ZLP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst_clk_pll " "Elaborating entity \"pll\" for hierarchy \"pll:inst_clk_pll\"" {  } { { "../../../rtl_verilog/slaveFIFO2b_ZLP.v" "inst_clk_pll" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_verilog/slaveFIFO2b_ZLP.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365753279633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:inst_clk_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:inst_clk_pll\|altpll:altpll_component\"" {  } { { "../pll.v" "altpll_component" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_zlp/verilog_proj/pll.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365753279899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst_clk_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:inst_clk_pll\|altpll:altpll_component\"" {  } { { "../pll.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_zlp/verilog_proj/pll.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1365753280180 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst_clk_pll\|altpll:altpll_component " "Instantiated megafunction \"pll:inst_clk_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280180 ""}  } { { "../pll.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_zlp/verilog_proj/pll.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1365753280180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_zlp/verilog_proj/verlog_zlp_proj/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365753280602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365753280602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:inst_clk_pll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:inst_clk_pll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365753280617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr ddr:inst_ddr_to_send_clk_out " "Elaborating entity \"ddr\" for hierarchy \"ddr:inst_ddr_to_send_clk_out\"" {  } { { "../../../rtl_verilog/slaveFIFO2b_ZLP.v" "inst_ddr_to_send_clk_out" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_verilog/slaveFIFO2b_ZLP.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365753280633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out ddr:inst_ddr_to_send_clk_out\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"ddr:inst_ddr_to_send_clk_out\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "../ddr.v" "ALTDDIO_OUT_component" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_zlp/verilog_proj/ddr.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365753280883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr:inst_ddr_to_send_clk_out\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"ddr:inst_ddr_to_send_clk_out\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "../ddr.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_zlp/verilog_proj/ddr.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1365753280914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr:inst_ddr_to_send_clk_out\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"ddr:inst_ddr_to_send_clk_out\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365753280914 ""}  } { { "../ddr.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_zlp/verilog_proj/ddr.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1365753280914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_g8j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_g8j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_g8j " "Found entity 1: ddio_out_g8j" {  } { { "db/ddio_out_g8j.tdf" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_zlp/verilog_proj/verlog_zlp_proj/db/ddio_out_g8j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365753281101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365753281101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_g8j ddr:inst_ddr_to_send_clk_out\|altddio_out:ALTDDIO_OUT_component\|ddio_out_g8j:auto_generated " "Elaborating entity \"ddio_out_g8j\" for hierarchy \"ddr:inst_ddr_to_send_clk_out\|altddio_out:ALTDDIO_OUT_component\|ddio_out_g8j:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365753281117 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../../rtl_verilog/slaveFIFO2b_ZLP.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_verilog/slaveFIFO2b_ZLP.v" 102 -1 0 } } { "../../../rtl_verilog/slaveFIFO2b_ZLP.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_verilog/slaveFIFO2b_ZLP.v" 141 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1365753283866 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1365753283866 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "faddr\[0\] GND " "Pin \"faddr\[0\]\" is stuck at GND" {  } { { "../../../rtl_verilog/slaveFIFO2b_ZLP.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_verilog/slaveFIFO2b_ZLP.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1365753283928 "|slaveFIFO2b_ZLP|faddr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "faddr\[1\] GND " "Pin \"faddr\[1\]\" is stuck at GND" {  } { { "../../../rtl_verilog/slaveFIFO2b_ZLP.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_verilog/slaveFIFO2b_ZLP.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1365753283928 "|slaveFIFO2b_ZLP|faddr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slrd VCC " "Pin \"slrd\" is stuck at VCC" {  } { { "../../../rtl_verilog/slaveFIFO2b_ZLP.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_verilog/slaveFIFO2b_ZLP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1365753283928 "|slaveFIFO2b_ZLP|slrd"} { "Warning" "WMLS_MLS_STUCK_PIN" "sloe VCC " "Pin \"sloe\" is stuck at VCC" {  } { { "../../../rtl_verilog/slaveFIFO2b_ZLP.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_verilog/slaveFIFO2b_ZLP.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1365753283928 "|slaveFIFO2b_ZLP|sloe"} { "Warning" "WMLS_MLS_STUCK_PIN" "slcs GND " "Pin \"slcs\" is stuck at GND" {  } { { "../../../rtl_verilog/slaveFIFO2b_ZLP.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_verilog/slaveFIFO2b_ZLP.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1365753283928 "|slaveFIFO2b_ZLP|slcs"} { "Warning" "WMLS_MLS_STUCK_PIN" "PMODE\[0\] VCC " "Pin \"PMODE\[0\]\" is stuck at VCC" {  } { { "../../../rtl_verilog/slaveFIFO2b_ZLP.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_verilog/slaveFIFO2b_ZLP.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1365753283928 "|slaveFIFO2b_ZLP|PMODE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PMODE\[1\] VCC " "Pin \"PMODE\[1\]\" is stuck at VCC" {  } { { "../../../rtl_verilog/slaveFIFO2b_ZLP.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_verilog/slaveFIFO2b_ZLP.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1365753283928 "|slaveFIFO2b_ZLP|PMODE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESET VCC " "Pin \"RESET\" is stuck at VCC" {  } { { "../../../rtl_verilog/slaveFIFO2b_ZLP.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_verilog/slaveFIFO2b_ZLP.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1365753283928 "|slaveFIFO2b_ZLP|RESET"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1365753283928 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1365753284194 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1365753284490 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_zlp/verilog_proj/verlog_zlp_proj/output_files/slaveFIFO2b_ZLP.map.smsg " "Generated suppressed messages file D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_zlp/verilog_proj/verlog_zlp_proj/output_files/slaveFIFO2b_ZLP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1365753284584 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1365753284881 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1365753284881 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_in_ " "No output dependent on input pin \"reset_in_\"" {  } { { "../../../rtl_verilog/slaveFIFO2b_ZLP.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_verilog/slaveFIFO2b_ZLP.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1365753285006 "|slaveFIFO2b_ZLP|reset_in_"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flagc " "No output dependent on input pin \"flagc\"" {  } { { "../../../rtl_verilog/slaveFIFO2b_ZLP.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_verilog/slaveFIFO2b_ZLP.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1365753285006 "|slaveFIFO2b_ZLP|flagc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flagd " "No output dependent on input pin \"flagd\"" {  } { { "../../../rtl_verilog/slaveFIFO2b_ZLP.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_verilog/slaveFIFO2b_ZLP.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1365753285006 "|slaveFIFO2b_ZLP|flagd"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1365753285006 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "102 " "Implemented 102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1365753285006 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1365753285006 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1365753285006 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1365753285006 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1365753285006 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1365753285006 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "311 " "Peak virtual memory: 311 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1365753285099 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 13:24:45 2013 " "Processing ended: Fri Apr 12 13:24:45 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1365753285099 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1365753285099 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1365753285099 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1365753285099 ""}
