Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Apr 10 10:56:00 2024
| Host         : LAPTOP-VRI1VQ46 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file direct_control_top_control_sets_placed.rpt
| Design       : direct_control_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   102 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              52 |           16 |
| No           | No                    | Yes                    |              94 |           37 |
| No           | Yes                   | No                     |               7 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              38 |           15 |
| Yes          | Yes                   | No                     |              43 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+--------------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|        Clock Signal       |                   Enable Signal                  |               Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------+--------------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  transmision_uart/dut/CLK |                                                  | RESET_IBUF                                   |                1 |              1 |         1.00 |
|  transmision_uart/dut/CLK |                                                  |                                              |                1 |              2 |         2.00 |
|  CLK_IBUF_BUFG            |                                                  | uut1_Filter/OUTPUT_reg_0                     |                1 |              2 |         2.00 |
|  CLK_IBUF_BUFG            |                                                  | uut2_Filter/OUTPUT_reg_1                     |                2 |              2 |         1.00 |
|  CLK_IBUF_BUFG            |                                                  | uut2_Filter/OUTPUT_reg_0                     |                1 |              2 |         2.00 |
|  CLK_IBUF_BUFG            |                                                  | uut3_Filter/OUTPUT_reg_2                     |                1 |              2 |         2.00 |
|  CLK_IBUF_BUFG            |                                                  | uut3_Filter/OUTPUT_reg_1                     |                2 |              2 |         1.00 |
|  CLK_IBUF_BUFG            |                                                  | uut3_Filter/OUTPUT_reg_0                     |                2 |              2 |         1.00 |
|  uut1_Filter/OUTPUT_reg_0 |                                                  | uut2_Filter/OUTPUT_reg_0                     |                1 |              2 |         2.00 |
|  uut2_Filter/OUTPUT_reg_1 |                                                  | uut3_Filter/OUTPUT_reg_2                     |                1 |              2 |         2.00 |
|  uut3_Filter/OUTPUT_reg_0 |                                                  | uut3_Filter/OUTPUT_reg_1                     |                2 |              2 |         1.00 |
|  transmision_uart/dut/CLK | transmision_uart/proximo__0[1]                   | RESET_IBUF                                   |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG            | uut1_Filter/sel                                  | uut1_Filter/uut/SR[0]                        |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG            | uut2_Filter/count[3]_i_2__0_n_0                  | uut2_Filter/uut/SR[0]                        |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG            | uut3_Filter/count[3]_i_2__1_n_0                  | uut3_Filter/uut/SR[0]                        |                1 |              4 |         4.00 |
|  transmision_uart/dut/CLK | transmision_uart/proximo__0[0]                   | RESET_IBUF                                   |                5 |             13 |         2.60 |
|  CLK_IBUF_BUFG            | transmision_uart/dut/contadorBaud[0]_i_2_n_0     | transmision_uart/dut/contadorBaud[0]_i_1_n_0 |                4 |             14 |         3.50 |
|  CLK_IBUF_BUFG            |                                                  | RESET_IBUF                                   |                5 |             16 |         3.20 |
|  PULSE                    | hall_sensor_top_inst/uut_pulse_counter/avg_count | RESET_IBUF                                   |               15 |             38 |         2.53 |
|  CLK_IBUF_BUFG            |                                                  |                                              |               15 |             50 |         3.33 |
|  PULSE                    |                                                  | RESET_IBUF                                   |               23 |             66 |         2.87 |
+---------------------------+--------------------------------------------------+----------------------------------------------+------------------+----------------+--------------+


