<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Apr  7 16:41:12 2021" VIVADOVERSION="2017.4">

  <SYSTEMINFO ARCH="kintex7" DEVICE="7k160t" NAME="IP2CPU" PACKAGE="ffg676" SPEEDGRADE="-2L"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="MIO_ready" SIGIS="undef" SIGNAME="External_Ports_MIO_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Controller" PORT="MIO_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DataPath" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DataPath" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="Data_in" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_Data_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DataPath" PORT="Data_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="inst_in" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_inst_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DataPath" PORT="inst_field"/>
        <CONNECTION INSTANCE="inst6_2" PORT="Din"/>
        <CONNECTION INSTANCE="inst14_12" PORT="Din"/>
        <CONNECTION INSTANCE="inst30" PORT="Din"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="ALU_out" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_ALU_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DataPath" PORT="ALU_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="Data_out" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_Data_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DataPath" PORT="Data_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="PC_out" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_PC_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DataPath" PORT="PC_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="MemRW" SIGIS="undef" SIGNAME="Controller_MemRW">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Controller" PORT="MemRW"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CPU_MIO" SIGIS="undef" SIGNAME="Controller_CPU_MIO">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Controller" PORT="CPU_MIO"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE FULLNAME="/Controller" HWVERSION="1.0" INSTANCE="Controller" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="SCPU_ctrl" VLNV="xilinx.com:user:SCPU_ctrl:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="IP2CPU_SCPU_ctrl_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="ALUSrc_B" SIGIS="undef" SIGNAME="Controller_ALUSrc_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath" PORT="ALUSrc_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Branch" SIGIS="undef" SIGNAME="Controller_Branch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath" PORT="Branch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CPU_MIO" SIGIS="undef" SIGNAME="Controller_CPU_MIO">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CPU_MIO"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Fun7" SIGIS="undef" SIGNAME="inst30_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="inst30" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Jump" SIGIS="undef" SIGNAME="Controller_Jump">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath" PORT="Jump"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="MIO_ready" SIGIS="undef" SIGNAME="External_Ports_MIO_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MIO_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MemRW" SIGIS="undef" SIGNAME="Controller_MemRW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MemRW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RegWrite" SIGIS="undef" SIGNAME="Controller_RegWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath" PORT="RegWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ALU_Control" RIGHT="0" SIGIS="undef" SIGNAME="Controller_ALU_Control">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath" PORT="ALU_Control"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="Fun3" RIGHT="0" SIGIS="undef" SIGNAME="inst14_12_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="inst14_12" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ImmSel" RIGHT="0" SIGIS="undef" SIGNAME="Controller_ImmSel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath" PORT="ImmSel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="MemtoReg" RIGHT="0" SIGIS="undef" SIGNAME="Controller_MemtoReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath" PORT="MemtoReg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="OPcode" RIGHT="0" SIGIS="undef" SIGNAME="inst6_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="inst6_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/DataPath" HWVERSION="1.0" INSTANCE="DataPath" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="DataPath" VLNV="xilinx.com:user:DataPath:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="IP2CPU_DataPath_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ALUSrc_B" SIGIS="undef" SIGNAME="Controller_ALUSrc_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Controller" PORT="ALUSrc_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Jump" SIGIS="undef" SIGNAME="Controller_Jump">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Controller" PORT="Jump"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RegWrite" SIGIS="undef" SIGNAME="Controller_RegWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Controller" PORT="RegWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ALU_Control" RIGHT="0" SIGIS="undef" SIGNAME="Controller_ALU_Control">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Controller" PORT="ALU_Control"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ALU_out" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_ALU_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ALU_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Branch" RIGHT="0" SIGIS="undef" SIGNAME="Controller_Branch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Controller" PORT="Branch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Data_in" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_Data_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Data_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Data_out" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_Data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ImmSel" RIGHT="0" SIGIS="undef" SIGNAME="Controller_ImmSel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Controller" PORT="ImmSel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="MemtoReg" RIGHT="0" SIGIS="undef" SIGNAME="Controller_MemtoReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Controller" PORT="MemtoReg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="PC_out" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_PC_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PC_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="inst_field" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_inst_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="inst_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/inst14_12" HWVERSION="1.0" INSTANCE="inst14_12" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="14"/>
        <PARAMETER NAME="DIN_TO" VALUE="12"/>
        <PARAMETER NAME="Component_Name" VALUE="IP2CPU_xlslice_0_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_inst_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="inst_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="inst14_12_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Controller" PORT="Fun3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/inst30" HWVERSION="1.0" INSTANCE="inst30" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="30"/>
        <PARAMETER NAME="DIN_TO" VALUE="30"/>
        <PARAMETER NAME="Component_Name" VALUE="IP2CPU_xlslice_1_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_inst_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="inst_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="inst30_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Controller" PORT="Fun7"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/inst6_2" HWVERSION="1.0" INSTANCE="inst6_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="6"/>
        <PARAMETER NAME="DIN_TO" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="IP2CPU_xlslice_0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_inst_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="inst_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="inst6_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Controller" PORT="OPcode"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
