

================================================================
== Vitis HLS Report for 'jacobi_2d'
================================================================
* Date:           Mon May  5 03:22:35 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        jacobi_2d
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1860881|  1860881|  9.304 ms|  9.304 ms|  1860882|  1860882|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                              |                                                    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                           Instance                           |                       Module                       |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_jacobi_2d_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_12_3_fu_50  |jacobi_2d_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_12_3  |    23259|    23259|  0.116 ms|  0.116 ms|  23259|  23259|       no|
        |grp_jacobi_2d_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_19_5_fu_58  |jacobi_2d_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_19_5  |    23259|    23259|  0.116 ms|  0.116 ms|  23259|  23259|       no|
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1  |  1860880|  1860880|     46522|          -|          -|    40|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       23|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    18|     3072|     2793|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      258|    -|
|Register             |        -|     -|       13|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    18|     3085|     3074|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |                           Instance                           |                       Module                       | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |dadd_64ns_64ns_64_5_full_dsp_1_U19                            |dadd_64ns_64ns_64_5_full_dsp_1                      |        0|   3|  457|  698|    0|
    |dadd_64ns_64ns_64_5_full_dsp_1_U20                            |dadd_64ns_64ns_64_5_full_dsp_1                      |        0|   3|  457|  698|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U21                             |dmul_64ns_64ns_64_5_max_dsp_1                       |        0|   8|  312|  109|    0|
    |grp_jacobi_2d_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_12_3_fu_50  |jacobi_2d_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_12_3  |        0|   2|  923|  644|    0|
    |grp_jacobi_2d_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_19_5_fu_58  |jacobi_2d_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_19_5  |        0|   2|  923|  644|    0|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                         |                                                    |        0|  18| 3072| 2793|    0|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |t_2_fu_80_p2       |         +|   0|  0|  13|           6|           1|
    |icmp_ln8_fu_74_p2  |      icmp|   0|  0|  10|           6|           6|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  23|          12|           7|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |A_address0     |  14|          3|   13|         39|
    |A_ce0          |  14|          3|    1|          3|
    |A_ce1          |   9|          2|    1|          2|
    |A_we0          |   9|          2|    1|          2|
    |B_address0     |  14|          3|   13|         39|
    |B_ce0          |  14|          3|    1|          3|
    |B_ce1          |   9|          2|    1|          2|
    |B_we0          |   9|          2|    1|          2|
    |ap_NS_fsm      |  31|          6|    1|          6|
    |grp_fu_101_ce  |  14|          3|    1|          3|
    |grp_fu_101_p0  |  14|          3|   64|        192|
    |grp_fu_101_p1  |  14|          3|   64|        192|
    |grp_fu_105_ce  |  14|          3|    1|          3|
    |grp_fu_105_p0  |  14|          3|   64|        192|
    |grp_fu_105_p1  |  14|          3|   64|        192|
    |grp_fu_109_ce  |  14|          3|    1|          3|
    |grp_fu_109_p0  |  14|          3|   64|        192|
    |grp_fu_109_p1  |  14|          3|   64|        192|
    |t_fu_46        |   9|          2|    6|         12|
    +---------------+----+-----------+-----+-----------+
    |Total          | 258|         55|  426|       1271|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+---+----+-----+-----------+
    |                                    Name                                   | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                  |  5|   0|    5|          0|
    |grp_jacobi_2d_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_12_3_fu_50_ap_start_reg  |  1|   0|    1|          0|
    |grp_jacobi_2d_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_19_5_fu_58_ap_start_reg  |  1|   0|    1|          0|
    |t_fu_46                                                                    |  6|   0|    6|          0|
    +---------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                      | 13|   0|   13|          0|
    +---------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|     jacobi_2d|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|     jacobi_2d|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|     jacobi_2d|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|     jacobi_2d|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|     jacobi_2d|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|     jacobi_2d|  return value|
|tsteps      |   in|   32|     ap_none|        tsteps|        scalar|
|n           |   in|   32|     ap_none|             n|        scalar|
|A_address0  |  out|   13|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_we0       |  out|    1|   ap_memory|             A|         array|
|A_d0        |  out|   64|   ap_memory|             A|         array|
|A_q0        |   in|   64|   ap_memory|             A|         array|
|A_address1  |  out|   13|   ap_memory|             A|         array|
|A_ce1       |  out|    1|   ap_memory|             A|         array|
|A_q1        |   in|   64|   ap_memory|             A|         array|
|B_address0  |  out|   13|   ap_memory|             B|         array|
|B_ce0       |  out|    1|   ap_memory|             B|         array|
|B_we0       |  out|    1|   ap_memory|             B|         array|
|B_d0        |  out|   64|   ap_memory|             B|         array|
|B_q0        |   in|   64|   ap_memory|             B|         array|
|B_address1  |  out|   13|   ap_memory|             B|         array|
|B_ce1       |  out|    1|   ap_memory|             B|         array|
|B_q1        |   in|   64|   ap_memory|             B|         array|
+------------+-----+-----+------------+--------------+--------------+

