// Seed: 2940662100
module module_0 (
    output supply0 id_0,
    input wire id_1
);
  wire id_3 = id_3 - 1;
endmodule
module module_1 #(
    parameter id_17 = 32'd50,
    parameter id_2  = 32'd36,
    parameter id_21 = 32'd60
) (
    input wor id_0,
    output tri0 id_1,
    input supply1 _id_2,
    output tri1 id_3,
    input tri0 id_4,
    output wor id_5,
    input tri0 id_6,
    input wire id_7,
    input wand id_8#(
        .id_13(1),
        .id_14(1)
    ),
    input tri id_9,
    output supply0 id_10,
    input tri0 id_11
);
  assign id_1 = -1;
  bit
      id_15,
      id_16,
      _id_17,
      id_18,
      id_19,
      id_20,
      _id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34;
  reg [id_17 : -1] id_35;
  logic id_36;
  wire [-1  /  -1  *  ~  (  1 'b0 +  (  id_21  )  ) : id_2] id_37;
  parameter id_38 = 1;
  module_0 modCall_1 (
      id_10,
      id_4
  );
  assign modCall_1.id_0 = 0;
  always id_13 = 1;
  initial begin : LABEL_0
    id_35 <= 1;
    id_20 = id_11;
  end
  wire id_39;
  wire id_40;
endmodule
