Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by i7-8700 with POP3-SSL;
  20 Dec 2018 08:41:21 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga008.jf.intel.com (orsmga008.jf.intel.com [10.7.209.65])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 746B058055F
	for <like.xu@linux.intel.com>; Wed, 19 Dec 2018 09:41:51 -0800 (PST)
Received: from orsmga101.jf.intel.com ([10.7.208.22])
  by orsmga008-1.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 19 Dec 2018 09:41:51 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3AMfo3ex9x9xbXMv9uRHKM819IXTAuvvDOBiVQ1KB+?=
 =?us-ascii?q?0+gfIJqq85mqBkHD//Il1AaPAd2Lraocw8Pt8InYEVQa5piAtH1QOLdtbDQizf?=
 =?us-ascii?q?ssogo7HcSeAlf6JvO5JwYzHcBFSUM3tyrjaRsdF8nxfUDdrWOv5jAOBBr/KRB1?=
 =?us-ascii?q?JuPoEYLOksi7ze+/94HQbglSmDaxfa55IQmrownWqsQYm5ZpJLwryhvOrHtIeu?=
 =?us-ascii?q?BWyn1tKFmOgRvy5dq+8YB6/ShItP0v68BPUaPhf6QlVrNYFygpM3o05MLwqxbO?=
 =?us-ascii?q?SxaE62YGXWUXlhpIBBXF7A3/U5zsvCb2qvZx1S+HNsDwULs6Wymt771zRRDnlC?=
 =?us-ascii?q?gJODA3/mHJhMJzlKJVvRCsqR5wzoLJboyZKOB+cb3Gfd4BWWpBR9xcWzBdDo+g?=
 =?us-ascii?q?bYYCCfcKM+ZCr4n6olsDtQGwChOrBOPrzT9Dm3j43ao80+Q9Dw7GxxIvH9YTu3?=
 =?us-ascii?q?nTsdn4N7seXOSowKTHwjjOdOhZ2Sry6IjTaBwhpeuDXa92ccXNyUkvDxnKgUiK?=
 =?us-ascii?q?pYzjITyVyv0Avm6G5ORuUuKvjnQoqwB3ojW3wscjkJTJhoQJxVDE7SV22ps6Kc?=
 =?us-ascii?q?e+SEFlfd6pFoZbuSKCN4ZuXM8uX2JltDwnxrEbupO3ZjYGxZonyhLFdvCKcZCE?=
 =?us-ascii?q?7xb+WOqLPDt1h3ZodKi7ihqu60StxO/xW8+p21hQtCVFiMPDtnUV2hzT9MeHTv?=
 =?us-ascii?q?x981+l2TaOzADT9vpELVo7lardNp4t2LkwloAcsUjbHy/2nlv5jLOOe0k65uSl?=
 =?us-ascii?q?6P7rbqj7qpKfLYN4lA/zP6Q0lsCiA+k0Kg0OUHKa+eS42r3j50r5QLBSg/0vjK?=
 =?us-ascii?q?bZtY3aKd0GqaGnHQ9azIIj5w+kADehzdQYm2UII0xeeB6Ai4jpOlLOL+7iAfaw?=
 =?us-ascii?q?nlShiDNrx/HAPr38DZTBNHnDkLH9fblj705Q0hY8zdda559PDLEBJ/TzWkD3tN?=
 =?us-ascii?q?zFFBM5NBa0w+n/BNVnyoweQX6PArOeMK7KtV+I5+EvLPeWaI4apTbwMPwl5//o?=
 =?us-ascii?q?jX8kll4RZ6ip3Z0LaH+mGvRqOVmWYX3pgoRJLGERowBrTPD2kEbQFnlXZm2uRO?=
 =?us-ascii?q?Q64Tc0Dp/gCp3MAYWkgbiE1SH8GYVKZ2dAEReVHHL1MomJRfoIOx+UOdJrxzkN?=
 =?us-ascii?q?VLy9TN042BSz8QP31bdja/DZ4zAVro7L0t9z6OvO0xYo+mtvEs6f3mqRGnxyhX?=
 =?us-ascii?q?4CXDQs3apy8nB6n06O1LU9j/FGGNh74fRPXQEnc5nGwL9ABsj2Sz7GK/2URx7/?=
 =?us-ascii?q?Eo33WG1tBoZok4dfOhohM9+/gQuF2yO3BbQVj7WHQpo57vSP8WL2IpNFwnHC0+?=
 =?us-ascii?q?EEiF86T9BCMSXy3/4nplGPW6bDjkqC0aKjaKIX3DbE+CGFwHbY7xIQaxJ5TaiQ?=
 =?us-ascii?q?BSNXXUDRt9msvk4=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0CSBABBghpchxHrdtBkH4F4P3IqgQ+FJ?=
 =?us-ascii?q?oh4ixwBUAEHgRCJSIRkiVaBcRcYCwmEOwOCbyI0CQ0BAwEBAQEBAQIBEwEBAQo?=
 =?us-ascii?q?LCQgbDiMMgjYFAgMYCYJfBAIgBB8KCiIDAQIGAiQCIgQCAgMBQyUJgx0BgXQNA?=
 =?us-ascii?q?QMBChmoC3wzhC0BgQOEewWBC4s0gQ+BB4ERM4IxgW+EDYI7glcCgSoBAQGgBgE?=
 =?us-ascii?q?GAgGHEIpSGBCLYoVnjkGLQYFGgg5NLiSBPzqBFRGCIYEKAQiHG4V6gQF4i2mBd?=
 =?us-ascii?q?wEB?=
X-IPAS-Result: =?us-ascii?q?A0CSBABBghpchxHrdtBkH4F4P3IqgQ+FJoh4ixwBUAEHgRC?=
 =?us-ascii?q?JSIRkiVaBcRcYCwmEOwOCbyI0CQ0BAwEBAQEBAQIBEwEBAQoLCQgbDiMMgjYFA?=
 =?us-ascii?q?gMYCYJfBAIgBB8KCiIDAQIGAiQCIgQCAgMBQyUJgx0BgXQNAQMBChmoC3wzhC0?=
 =?us-ascii?q?BgQOEewWBC4s0gQ+BB4ERM4IxgW+EDYI7glcCgSoBAQGgBgEGAgGHEIpSGBCLY?=
 =?us-ascii?q?oVnjkGLQYFGgg5NLiSBPzqBFRGCIYEKAQiHG4V6gQF4i2mBdwEB?=
X-IronPort-AV: E=Sophos;i="5.56,373,1539673200"; 
   d="scan'208";a="45676738"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 19 Dec 2018 09:41:16 -0800
Received: from localhost ([::1]:33317 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gZfqN-0000l3-MB
	for like.xu@linux.intel.com; Wed, 19 Dec 2018 12:41:15 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:49114)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <bounces@canonical.com>) id 1gZfq9-0000jn-0Q
	for qemu-devel@nongnu.org; Wed, 19 Dec 2018 12:41:01 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <bounces@canonical.com>) id 1gZfq5-0002ej-3d
	for qemu-devel@nongnu.org; Wed, 19 Dec 2018 12:41:00 -0500
Received: from indium.canonical.com ([91.189.90.7]:57674)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <bounces@canonical.com>)
	id 1gZfq3-0002dr-BR
	for qemu-devel@nongnu.org; Wed, 19 Dec 2018 12:40:57 -0500
Received: from loganberry.canonical.com ([91.189.90.37])
	by indium.canonical.com with esmtp (Exim 4.86_2 #2 (Debian))
	id 1gZfpz-0005W3-Cx
	for <qemu-devel@nongnu.org>; Wed, 19 Dec 2018 17:40:51 +0000
Received: from loganberry.canonical.com (localhost [127.0.0.1])
	by loganberry.canonical.com (Postfix) with ESMTP id 610A72E80D2
	for <qemu-devel@nongnu.org>; Wed, 19 Dec 2018 17:40:51 +0000 (UTC)
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: quoted-printable
Date: Wed, 19 Dec 2018 17:31:26 -0000
From: Paolo Montesel <1809144@bugs.launchpad.net>
To: qemu-devel@nongnu.org
X-Launchpad-Notification-Type: bug
X-Launchpad-Bug: product=qemu; status=New; importance=Undecided; assignee=None;
X-Launchpad-Bug-Information-Type: Public
X-Launchpad-Bug-Private: no
X-Launchpad-Bug-Security-Vulnerability: no
X-Launchpad-Bug-Commenters: thebabush
X-Launchpad-Bug-Reporter: Paolo Montesel (thebabush)
X-Launchpad-Bug-Modifier: Paolo Montesel (thebabush)
Message-Id: <154524068665.20249.14759163527388138129.malonedeb@wampee.canonical.com>
X-Launchpad-Message-Rationale: Subscriber (QEMU) @qemu-devel-ml
X-Launchpad-Message-For: qemu-devel-ml
Precedence: bulk
X-Generated-By: Launchpad (canonical.com); Revision="18843";
	Instance="launchpad-lazr.conf"
X-Launchpad-Hash: a95f9562fcd03d44c21879a79c6ee4a2c19a37e4
X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic]
	[fuzzy]
X-Received-From: 91.189.90.7
Subject: [Qemu-devel] [Bug 1809144] [NEW] SVM instructions fail with SVME
 bit enabled
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Reply-To: Bug 1809144 <1809144@bugs.launchpad.net>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

Public bug reported:

I was trying to use QEMU/TCG to emulate some stuff that uses SVM.
I know SVM is only partially implemented but I gave it a try anyway.

I found that if SVM is enabled in the same basic block in which there's a c=
all to VMSAVE/etc,
the call fails as illegal op because the flags don't get updated correctly.

The pseudocode for the asm I'm running is:

```
EFER |=3D SVME; set the appropriate bit with wrmsr
vmsave
```

This is an example of the relevant translate.c code:

```
            if (!(s->flags & HF_SVME_MASK) || !s->pe) {
                goto illegal_op;
            }
            if (s->cpl !=3D 0) {
                gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base);
                break;
            }
```

s->flags doesn't get updated after the wrmsr instruction and so QEMU
raises an illegal opcode interrupt.

A quick fix is to make the tb end after `wrmsr` instructions, but it's an h=
ack afaik.
I'm not too comfortable with QEMU's code, so I don't know what a proper fix=
 would be.

Cheers,

thebabush

** Affects: qemu
     Importance: Undecided
         Status: New

-- =

You received this bug notification because you are a member of qemu-
devel-ml, which is subscribed to QEMU.
https://bugs.launchpad.net/bugs/1809144

Title:
  SVM instructions fail with SVME bit enabled

Status in QEMU:
  New

Bug description:
  I was trying to use QEMU/TCG to emulate some stuff that uses SVM.
  I know SVM is only partially implemented but I gave it a try anyway.

  I found that if SVM is enabled in the same basic block in which there's a=
 call to VMSAVE/etc,
  the call fails as illegal op because the flags don't get updated correctl=
y.

  The pseudocode for the asm I'm running is:

  ```
  EFER |=3D SVME; set the appropriate bit with wrmsr
  vmsave
  ```

  This is an example of the relevant translate.c code:

  ```
              if (!(s->flags & HF_SVME_MASK) || !s->pe) {
                  goto illegal_op;
              }
              if (s->cpl !=3D 0) {
                  gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base);
                  break;
              }
  ```

  s->flags doesn't get updated after the wrmsr instruction and so QEMU
  raises an illegal opcode interrupt.

  A quick fix is to make the tb end after `wrmsr` instructions, but it's an=
 hack afaik.
  I'm not too comfortable with QEMU's code, so I don't know what a proper f=
ix would be.

  Cheers,

  thebabush

To manage notifications about this bug go to:
https://bugs.launchpad.net/qemu/+bug/1809144/+subscriptions

