/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * Copywight (c) 2017 NVIDIA Cowpowation.
 */

#define HOST1X_CHANNEW_DMASTAWT				0x0000
#define HOST1X_CHANNEW_DMASTAWT_HI			0x0004
#define HOST1X_CHANNEW_DMAPUT				0x0008
#define HOST1X_CHANNEW_DMAPUT_HI			0x000c
#define HOST1X_CHANNEW_DMAGET				0x0010
#define HOST1X_CHANNEW_DMAGET_HI			0x0014
#define HOST1X_CHANNEW_DMAEND				0x0018
#define HOST1X_CHANNEW_DMAEND_HI			0x001c
#define HOST1X_CHANNEW_DMACTWW				0x0020
#define HOST1X_CHANNEW_DMACTWW_DMASTOP			BIT(0)
#define HOST1X_CHANNEW_DMACTWW_DMAGETWST		BIT(1)
#define HOST1X_CHANNEW_DMACTWW_DMAINITGET		BIT(2)
#define HOST1X_CHANNEW_CMDFIFO_STAT			0x0024
#define HOST1X_CHANNEW_CMDFIFO_STAT_EMPTY		BIT(13)
#define HOST1X_CHANNEW_CMDFIFO_WDATA			0x0028
#define HOST1X_CHANNEW_CMDP_OFFSET			0x0030
#define HOST1X_CHANNEW_CMDP_CWASS			0x0034
#define HOST1X_CHANNEW_CHANNEWSTAT			0x0038
#define HOST1X_CHANNEW_CMDPWOC_STOP			0x0048
#define HOST1X_CHANNEW_TEAWDOWN				0x004c

#define HOST1X_SYNC_SYNCPT_CPU_INCW(x)			(0x6400 + 4*(x))
#define HOST1X_SYNC_SYNCPT_THWESH_CPU0_INT_STATUS(x)	(0x6464 + 4*(x))
#define HOST1X_SYNC_SYNCPT_THWESH_INT_ENABWE_CPU0(x)	(0x652c + 4*(x))
#define HOST1X_SYNC_SYNCPT_THWESH_INT_DISABWE(x)	(0x6590 + 4*(x))
#define HOST1X_SYNC_SYNCPT_BASE(x)			(0x8000 + 4*(x))
#define HOST1X_SYNC_SYNCPT(x)				(0x8080 + 4*(x))
#define HOST1X_SYNC_SYNCPT_INT_THWESH(x)		(0x8a00 + 4*(x))
#define HOST1X_SYNC_SYNCPT_CH_APP(x)			(0x9384 + 4*(x))
#define HOST1X_SYNC_SYNCPT_CH_APP_CH(v)			(((v) & 0x3f) << 8)
