<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Trait for all ISA modules."><meta name="keywords" content="rust, rustlang, rust-lang, IsaMod"><title>IsaMod in rsim::processor::isa_mods - Rust</title><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../../ayu.css" disabled ><script id="default-settings"></script><script src="../../../storage.js"></script><script src="../../../crates.js"></script><noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../../down-arrow.svg");}</style></head><body class="rustdoc trait"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a href='../../../rsim/index.html'><div class='logo-container rust-logo'><img src='../../../rust-logo.png' alt='logo'></div></a><p class="location">Trait IsaMod</p><div class="sidebar-elems"><div class="block items"><a class="sidebar-title" href="#associated-types">Associated Types</a><div class="sidebar-links"><a href="#associatedtype.Pc">Pc</a></div><a class="sidebar-title" href="#required-methods">Required Methods</a><div class="sidebar-links"><a href="#tymethod.execute">execute</a><a href="#tymethod.will_handle">will_handle</a></div><a class="sidebar-title" href="#implementors">Implementors</a></div><p class="location"><a href="../../index.html">rsim</a>::<wbr><a href="../index.html">processor</a>::<wbr><a href="index.html">isa_mods</a></p><div id="sidebar-vars" data-name="IsaMod" data-ty="trait" data-relpath=""></div><script defer src="sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu"><img src="../../../brush.svg" width="18" height="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" class="help-button">?</button>
                <a id="settings-menu" href="../../../settings.html"><img src="../../../wheel.svg" width="18" height="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class="fqn"><span class="in-band">Trait <a href="../../index.html">rsim</a>::<wbr><a href="../index.html">processor</a>::<wbr><a href="index.html">isa_mods</a>::<wbr><a class="trait" href="">IsaMod</a><button id="copy-path" onclick="copy_path(this)">⎘</button></span><span class="out-of-band"><span id="render-detail"><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span><a class="srclink" href="../../../src/rsim/processor/isa_mods.rs.html#14-21" title="goto source code">[src]</a></span></h1><div class="docblock type-decl"><pre class="rust trait">pub trait IsaMod&lt;TConn&gt; {
    type <a href="#associatedtype.Pc" class="type">Pc</a>;
    fn <a href="#tymethod.will_handle" class="fnname">will_handle</a>(&amp;self, opcode: <a class="enum" href="../decode/enum.Opcode.html" title="enum rsim::processor::decode::Opcode">Opcode</a>, inst: <a class="enum" href="../decode/enum.InstructionBits.html" title="enum rsim::processor::decode::InstructionBits">InstructionBits</a>) -&gt; <a class="primitive" href="https://doc.rust-lang.org/nightly/std/primitive.bool.html">bool</a>;
<div class="item-spacer"></div>    fn <a href="#tymethod.execute" class="fnname">execute</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&amp;mut self, <br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;opcode: <a class="enum" href="../decode/enum.Opcode.html" title="enum rsim::processor::decode::Opcode">Opcode</a>, <br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;inst: <a class="enum" href="../decode/enum.InstructionBits.html" title="enum rsim::processor::decode::InstructionBits">InstructionBits</a>, <br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;inst_bits: <a class="primitive" href="https://doc.rust-lang.org/nightly/std/primitive.u32.html">u32</a>, <br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;conn: TConn<br>&nbsp;&nbsp;&nbsp;&nbsp;) -&gt; <a class="type" href="../exceptions/type.ProcessorResult.html" title="type rsim::processor::exceptions::ProcessorResult">ProcessorResult</a>&lt;<a class="enum" href="https://doc.rust-lang.org/nightly/core/option/enum.Option.html" title="enum core::option::Option">Option</a>&lt;Self::<a class="type" href="trait.IsaMod.html#associatedtype.Pc" title="type rsim::processor::isa_mods::IsaMod::Pc">Pc</a>&gt;&gt;;
}</pre></div><div class="docblock"><p>Trait for all ISA modules.</p>
<p>Uses a <code>TConn</code> value to connect to processor state: for example, 
the <a href="rv64im/struct.Rv64im.html" title="Rv64im">Rv64im</a> module takes a connection holding a reference to a 64-bit register file, 
and a reference to main memory.</p>
</div><h2 id="associated-types" class="small-section-header">Associated Types<a href="#associated-types" class="anchor"></a></h2><div class="methods"><h3 id="associatedtype.Pc" class="method"><code>type <a href="#associatedtype.Pc" class="type">Pc</a></code><a class="srclink" href="../../../src/rsim/processor/isa_mods.rs.html#15" title="goto source code">[src]</a></h3></div><span class="loading-content">Loading content...</span><h2 id="required-methods" class="small-section-header">Required methods<a href="#required-methods" class="anchor"></a></h2><div class="methods"><h3 id="tymethod.will_handle" class="method"><code>fn <a href="#tymethod.will_handle" class="fnname">will_handle</a>(&amp;self, opcode: <a class="enum" href="../decode/enum.Opcode.html" title="enum rsim::processor::decode::Opcode">Opcode</a>, inst: <a class="enum" href="../decode/enum.InstructionBits.html" title="enum rsim::processor::decode::InstructionBits">InstructionBits</a>) -&gt; <a class="primitive" href="https://doc.rust-lang.org/nightly/std/primitive.bool.html">bool</a></code><a class="srclink" href="../../../src/rsim/processor/isa_mods.rs.html#18" title="goto source code">[src]</a></h3><div class="docblock"><p>Return true if this ISA module should handle the given instruction</p>
</div><h3 id="tymethod.execute" class="method"><code>fn <a href="#tymethod.execute" class="fnname">execute</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp;&amp;mut self, <br>&nbsp;&nbsp;&nbsp;&nbsp;opcode: <a class="enum" href="../decode/enum.Opcode.html" title="enum rsim::processor::decode::Opcode">Opcode</a>, <br>&nbsp;&nbsp;&nbsp;&nbsp;inst: <a class="enum" href="../decode/enum.InstructionBits.html" title="enum rsim::processor::decode::InstructionBits">InstructionBits</a>, <br>&nbsp;&nbsp;&nbsp;&nbsp;inst_bits: <a class="primitive" href="https://doc.rust-lang.org/nightly/std/primitive.u32.html">u32</a>, <br>&nbsp;&nbsp;&nbsp;&nbsp;conn: TConn<br>) -&gt; <a class="type" href="../exceptions/type.ProcessorResult.html" title="type rsim::processor::exceptions::ProcessorResult">ProcessorResult</a>&lt;<a class="enum" href="https://doc.rust-lang.org/nightly/core/option/enum.Option.html" title="enum core::option::Option">Option</a>&lt;Self::<a class="type" href="trait.IsaMod.html#associatedtype.Pc" title="type rsim::processor::isa_mods::IsaMod::Pc">Pc</a>&gt;&gt;</code><a class="srclink" href="../../../src/rsim/processor/isa_mods.rs.html#20" title="goto source code">[src]</a></h3><div class="docblock"><p>Execute the given instruction, returning the new PC (or None if continuing as normal)</p>
</div></div><span class="loading-content">Loading content...</span><h2 id="implementors" class="small-section-header">Implementors<a href="#implementors" class="anchor"></a></h2><div class="item-list" id="implementors-list"><details class="rustdoc-toggle implementors-toggle" open><summary><h3 id="impl-IsaMod%3CXCheri64Conn%3C%27_%3E%3E" class="impl"><code class="in-band">impl <a class="trait" href="trait.IsaMod.html" title="trait rsim::processor::isa_mods::IsaMod">IsaMod</a>&lt;<a class="struct" href="cheri/struct.XCheri64Conn.html" title="struct rsim::processor::isa_mods::cheri::XCheri64Conn">XCheri64Conn</a>&lt;'_&gt;&gt; for <a class="struct" href="cheri/struct.Rv64imCapabilityMode.html" title="struct rsim::processor::isa_mods::cheri::Rv64imCapabilityMode">Rv64imCapabilityMode</a></code><a href="#impl-IsaMod%3CXCheri64Conn%3C%27_%3E%3E" class="anchor"></a><a class="srclink" href="../../../src/rsim/processor/isa_mods/cheri.rs.html#451-514" title="goto source code">[src]</a></h3></summary><div class="impl-items"><h4 id="associatedtype.Pc-1" class="type trait-impl"><code>type <a href="#associatedtype.Pc" class="type">Pc</a> = <a class="primitive" href="https://doc.rust-lang.org/nightly/std/primitive.u64.html">u64</a></code><a href="#associatedtype.Pc-1" class="anchor"></a></h4><h4 id="method.will_handle" class="method hidden trait-impl"><code>fn <a href="#tymethod.will_handle" class="fnname">will_handle</a>(&amp;self, opcode: <a class="enum" href="../decode/enum.Opcode.html" title="enum rsim::processor::decode::Opcode">Opcode</a>, _inst: <a class="enum" href="../decode/enum.InstructionBits.html" title="enum rsim::processor::decode::InstructionBits">InstructionBits</a>) -&gt; <a class="primitive" href="https://doc.rust-lang.org/nightly/std/primitive.bool.html">bool</a></code><a href="#method.will_handle" class="anchor"></a><a class="srclink" href="../../../src/rsim/processor/isa_mods/cheri.rs.html#454-461" title="goto source code">[src]</a></h4><h4 id="method.execute" class="method hidden trait-impl"><code>fn <a href="#tymethod.execute" class="fnname">execute</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp;&amp;mut self, <br>&nbsp;&nbsp;&nbsp;&nbsp;opcode: <a class="enum" href="../decode/enum.Opcode.html" title="enum rsim::processor::decode::Opcode">Opcode</a>, <br>&nbsp;&nbsp;&nbsp;&nbsp;inst: <a class="enum" href="../decode/enum.InstructionBits.html" title="enum rsim::processor::decode::InstructionBits">InstructionBits</a>, <br>&nbsp;&nbsp;&nbsp;&nbsp;_inst_bits: <a class="primitive" href="https://doc.rust-lang.org/nightly/std/primitive.u32.html">u32</a>, <br>&nbsp;&nbsp;&nbsp;&nbsp;conn: <a class="struct" href="cheri/struct.XCheri64Conn.html" title="struct rsim::processor::isa_mods::cheri::XCheri64Conn">XCheri64Conn</a>&lt;'_&gt;<br>) -&gt; <a class="type" href="../exceptions/type.ProcessorResult.html" title="type rsim::processor::exceptions::ProcessorResult">ProcessorResult</a>&lt;<a class="enum" href="https://doc.rust-lang.org/nightly/core/option/enum.Option.html" title="enum core::option::Option">Option</a>&lt;Self::<a class="type" href="trait.IsaMod.html#associatedtype.Pc" title="type rsim::processor::isa_mods::IsaMod::Pc">Pc</a>&gt;&gt;</code><a href="#method.execute" class="anchor"></a><a class="srclink" href="../../../src/rsim/processor/isa_mods/cheri.rs.html#463-513" title="goto source code">[src]</a></h4></div></details><details class="rustdoc-toggle implementors-toggle" open><summary><h3 id="impl-IsaMod%3CXCheri64Conn%3C%27_%3E%3E-1" class="impl"><code class="in-band">impl <a class="trait" href="trait.IsaMod.html" title="trait rsim::processor::isa_mods::IsaMod">IsaMod</a>&lt;<a class="struct" href="cheri/struct.XCheri64Conn.html" title="struct rsim::processor::isa_mods::cheri::XCheri64Conn">XCheri64Conn</a>&lt;'_&gt;&gt; for <a class="struct" href="cheri/struct.XCheri64.html" title="struct rsim::processor::isa_mods::cheri::XCheri64">XCheri64</a></code><a href="#impl-IsaMod%3CXCheri64Conn%3C%27_%3E%3E-1" class="anchor"></a><a class="srclink" href="../../../src/rsim/processor/isa_mods/cheri.rs.html#58-446" title="goto source code">[src]</a></h3></summary><div class="impl-items"><h4 id="associatedtype.Pc-2" class="type trait-impl"><code>type <a href="#associatedtype.Pc" class="type">Pc</a> = <a class="type" href="../../type.Cc128Cap.html" title="type rsim::Cc128Cap">Cc128Cap</a></code><a href="#associatedtype.Pc-2" class="anchor"></a></h4><h4 id="method.will_handle-1" class="method hidden trait-impl"><code>fn <a href="#tymethod.will_handle" class="fnname">will_handle</a>(&amp;self, opcode: <a class="enum" href="../decode/enum.Opcode.html" title="enum rsim::processor::decode::Opcode">Opcode</a>, inst: <a class="enum" href="../decode/enum.InstructionBits.html" title="enum rsim::processor::decode::InstructionBits">InstructionBits</a>) -&gt; <a class="primitive" href="https://doc.rust-lang.org/nightly/std/primitive.bool.html">bool</a></code><a href="#method.will_handle-1" class="anchor"></a><a class="srclink" href="../../../src/rsim/processor/isa_mods/cheri.rs.html#61-72" title="goto source code">[src]</a></h4><h4 id="method.execute-1" class="method hidden trait-impl"><code>fn <a href="#tymethod.execute" class="fnname">execute</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp;&amp;mut self, <br>&nbsp;&nbsp;&nbsp;&nbsp;opcode: <a class="enum" href="../decode/enum.Opcode.html" title="enum rsim::processor::decode::Opcode">Opcode</a>, <br>&nbsp;&nbsp;&nbsp;&nbsp;inst: <a class="enum" href="../decode/enum.InstructionBits.html" title="enum rsim::processor::decode::InstructionBits">InstructionBits</a>, <br>&nbsp;&nbsp;&nbsp;&nbsp;_inst_bits: <a class="primitive" href="https://doc.rust-lang.org/nightly/std/primitive.u32.html">u32</a>, <br>&nbsp;&nbsp;&nbsp;&nbsp;conn: <a class="struct" href="cheri/struct.XCheri64Conn.html" title="struct rsim::processor::isa_mods::cheri::XCheri64Conn">XCheri64Conn</a>&lt;'_&gt;<br>) -&gt; <a class="type" href="../exceptions/type.ProcessorResult.html" title="type rsim::processor::exceptions::ProcessorResult">ProcessorResult</a>&lt;<a class="enum" href="https://doc.rust-lang.org/nightly/core/option/enum.Option.html" title="enum core::option::Option">Option</a>&lt;Self::<a class="type" href="trait.IsaMod.html#associatedtype.Pc" title="type rsim::processor::isa_mods::IsaMod::Pc">Pc</a>&gt;&gt;</code><a href="#method.execute-1" class="anchor"></a><a class="srclink" href="../../../src/rsim/processor/isa_mods/cheri.rs.html#74-445" title="goto source code">[src]</a></h4></div></details><details class="rustdoc-toggle implementors-toggle" open><summary><h3 id="impl-IsaMod%3CRvimConn%3C%27_%2C%20u32%3E%3E" class="impl"><code class="in-band">impl <a class="trait" href="trait.IsaMod.html" title="trait rsim::processor::isa_mods::IsaMod">IsaMod</a>&lt;<a class="struct" href="struct.RvimConn.html" title="struct rsim::processor::isa_mods::RvimConn">RvimConn</a>&lt;'_, <a class="primitive" href="https://doc.rust-lang.org/nightly/std/primitive.u32.html">u32</a>&gt;&gt; for <a class="struct" href="rv32im/struct.Rv32im.html" title="struct rsim::processor::isa_mods::rv32im::Rv32im">Rv32im</a></code><a href="#impl-IsaMod%3CRvimConn%3C%27_%2C%20u32%3E%3E" class="anchor"></a><a class="srclink" href="../../../src/rsim/processor/isa_mods/rv32im.rs.html#8-199" title="goto source code">[src]</a></h3></summary><div class="impl-items"><h4 id="associatedtype.Pc-3" class="type trait-impl"><code>type <a href="#associatedtype.Pc" class="type">Pc</a> = <a class="primitive" href="https://doc.rust-lang.org/nightly/std/primitive.u32.html">u32</a></code><a href="#associatedtype.Pc-3" class="anchor"></a></h4><h4 id="method.will_handle-2" class="method hidden trait-impl"><code>fn <a href="#tymethod.will_handle" class="fnname">will_handle</a>(&amp;self, opcode: <a class="enum" href="../decode/enum.Opcode.html" title="enum rsim::processor::decode::Opcode">Opcode</a>, _inst: <a class="enum" href="../decode/enum.InstructionBits.html" title="enum rsim::processor::decode::InstructionBits">InstructionBits</a>) -&gt; <a class="primitive" href="https://doc.rust-lang.org/nightly/std/primitive.bool.html">bool</a></code><a href="#method.will_handle-2" class="anchor"></a><a class="srclink" href="../../../src/rsim/processor/isa_mods/rv32im.rs.html#11-19" title="goto source code">[src]</a></h4><h4 id="method.execute-2" class="method hidden trait-impl"><code>fn <a href="#tymethod.execute" class="fnname">execute</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp;&amp;mut self, <br>&nbsp;&nbsp;&nbsp;&nbsp;opcode: <a class="enum" href="../decode/enum.Opcode.html" title="enum rsim::processor::decode::Opcode">Opcode</a>, <br>&nbsp;&nbsp;&nbsp;&nbsp;inst: <a class="enum" href="../decode/enum.InstructionBits.html" title="enum rsim::processor::decode::InstructionBits">InstructionBits</a>, <br>&nbsp;&nbsp;&nbsp;&nbsp;_inst_bits: <a class="primitive" href="https://doc.rust-lang.org/nightly/std/primitive.u32.html">u32</a>, <br>&nbsp;&nbsp;&nbsp;&nbsp;conn: <a class="type" href="type.Rv32imConn.html" title="type rsim::processor::isa_mods::Rv32imConn">Rv32imConn</a>&lt;'_&gt;<br>) -&gt; <a class="type" href="../exceptions/type.ProcessorResult.html" title="type rsim::processor::exceptions::ProcessorResult">ProcessorResult</a>&lt;<a class="enum" href="https://doc.rust-lang.org/nightly/core/option/enum.Option.html" title="enum core::option::Option">Option</a>&lt;Self::<a class="type" href="trait.IsaMod.html#associatedtype.Pc" title="type rsim::processor::isa_mods::IsaMod::Pc">Pc</a>&gt;&gt;</code><a href="#method.execute-2" class="anchor"></a><a class="srclink" href="../../../src/rsim/processor/isa_mods/rv32im.rs.html#21-198" title="goto source code">[src]</a></h4></div></details><details class="rustdoc-toggle implementors-toggle" open><summary><h3 id="impl-IsaMod%3CRvimConn%3C%27_%2C%20u64%3E%3E" class="impl"><code class="in-band">impl <a class="trait" href="trait.IsaMod.html" title="trait rsim::processor::isa_mods::IsaMod">IsaMod</a>&lt;<a class="struct" href="struct.RvimConn.html" title="struct rsim::processor::isa_mods::RvimConn">RvimConn</a>&lt;'_, <a class="primitive" href="https://doc.rust-lang.org/nightly/std/primitive.u64.html">u64</a>&gt;&gt; for <a class="struct" href="rv64im/struct.Rv64im.html" title="struct rsim::processor::isa_mods::rv64im::Rv64im">Rv64im</a></code><a href="#impl-IsaMod%3CRvimConn%3C%27_%2C%20u64%3E%3E" class="anchor"></a><a class="srclink" href="../../../src/rsim/processor/isa_mods/rv64im.rs.html#8-306" title="goto source code">[src]</a></h3></summary><div class="impl-items"><h4 id="associatedtype.Pc-4" class="type trait-impl"><code>type <a href="#associatedtype.Pc" class="type">Pc</a> = <a class="primitive" href="https://doc.rust-lang.org/nightly/std/primitive.u64.html">u64</a></code><a href="#associatedtype.Pc-4" class="anchor"></a></h4><h4 id="method.will_handle-3" class="method hidden trait-impl"><code>fn <a href="#tymethod.will_handle" class="fnname">will_handle</a>(&amp;self, opcode: <a class="enum" href="../decode/enum.Opcode.html" title="enum rsim::processor::decode::Opcode">Opcode</a>, _inst: <a class="enum" href="../decode/enum.InstructionBits.html" title="enum rsim::processor::decode::InstructionBits">InstructionBits</a>) -&gt; <a class="primitive" href="https://doc.rust-lang.org/nightly/std/primitive.bool.html">bool</a></code><a href="#method.will_handle-3" class="anchor"></a><a class="srclink" href="../../../src/rsim/processor/isa_mods/rv64im.rs.html#11-19" title="goto source code">[src]</a></h4><h4 id="method.execute-3" class="method hidden trait-impl"><code>fn <a href="#tymethod.execute" class="fnname">execute</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp;&amp;mut self, <br>&nbsp;&nbsp;&nbsp;&nbsp;opcode: <a class="enum" href="../decode/enum.Opcode.html" title="enum rsim::processor::decode::Opcode">Opcode</a>, <br>&nbsp;&nbsp;&nbsp;&nbsp;inst: <a class="enum" href="../decode/enum.InstructionBits.html" title="enum rsim::processor::decode::InstructionBits">InstructionBits</a>, <br>&nbsp;&nbsp;&nbsp;&nbsp;_inst_bits: <a class="primitive" href="https://doc.rust-lang.org/nightly/std/primitive.u32.html">u32</a>, <br>&nbsp;&nbsp;&nbsp;&nbsp;conn: <a class="type" href="type.Rv64imConn.html" title="type rsim::processor::isa_mods::Rv64imConn">Rv64imConn</a>&lt;'_&gt;<br>) -&gt; <a class="type" href="../exceptions/type.ProcessorResult.html" title="type rsim::processor::exceptions::ProcessorResult">ProcessorResult</a>&lt;<a class="enum" href="https://doc.rust-lang.org/nightly/core/option/enum.Option.html" title="enum core::option::Option">Option</a>&lt;Self::<a class="type" href="trait.IsaMod.html#associatedtype.Pc" title="type rsim::processor::isa_mods::IsaMod::Pc">Pc</a>&gt;&gt;</code><a href="#method.execute-3" class="anchor"></a><a class="srclink" href="../../../src/rsim/processor/isa_mods/rv64im.rs.html#21-305" title="goto source code">[src]</a></h4></div></details><details class="rustdoc-toggle implementors-toggle" open><summary><h3 id="impl-IsaMod%3CZicsrConn%3C%27_%2C%20T%3E%3E" class="impl"><code class="in-band">impl&lt;T&gt; <a class="trait" href="trait.IsaMod.html" title="trait rsim::processor::isa_mods::IsaMod">IsaMod</a>&lt;<a class="struct" href="csrs/struct.ZicsrConn.html" title="struct rsim::processor::isa_mods::csrs::ZicsrConn">ZicsrConn</a>&lt;'_, T&gt;&gt; for <a class="struct" href="csrs/struct.Zicsr.html" title="struct rsim::processor::isa_mods::csrs::Zicsr">Zicsr</a>&lt;T&gt; <span class="where fmt-newline">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: <a class="trait" href="https://doc.rust-lang.org/nightly/core/convert/trait.From.html" title="trait core::convert::From">From</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/std/primitive.u8.html">u8</a>&gt;,&nbsp;</span></code><a href="#impl-IsaMod%3CZicsrConn%3C%27_%2C%20T%3E%3E" class="anchor"></a><a class="srclink" href="../../../src/rsim/processor/isa_mods/csrs.rs.html#66-154" title="goto source code">[src]</a></h3></summary><div class="impl-items"><h4 id="associatedtype.Pc-5" class="type trait-impl"><code>type <a href="#associatedtype.Pc" class="type">Pc</a> = T</code><a href="#associatedtype.Pc-5" class="anchor"></a></h4><h4 id="method.will_handle-4" class="method hidden trait-impl"><code>fn <a href="#tymethod.will_handle" class="fnname">will_handle</a>(&amp;self, opcode: <a class="enum" href="../decode/enum.Opcode.html" title="enum rsim::processor::decode::Opcode">Opcode</a>, _inst: <a class="enum" href="../decode/enum.InstructionBits.html" title="enum rsim::processor::decode::InstructionBits">InstructionBits</a>) -&gt; <a class="primitive" href="https://doc.rust-lang.org/nightly/std/primitive.bool.html">bool</a></code><a href="#method.will_handle-4" class="anchor"></a><a class="srclink" href="../../../src/rsim/processor/isa_mods/csrs.rs.html#69-71" title="goto source code">[src]</a></h4><h4 id="method.execute-4" class="method hidden trait-impl"><code>fn <a href="#tymethod.execute" class="fnname">execute</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp;&amp;mut self, <br>&nbsp;&nbsp;&nbsp;&nbsp;opcode: <a class="enum" href="../decode/enum.Opcode.html" title="enum rsim::processor::decode::Opcode">Opcode</a>, <br>&nbsp;&nbsp;&nbsp;&nbsp;inst: <a class="enum" href="../decode/enum.InstructionBits.html" title="enum rsim::processor::decode::InstructionBits">InstructionBits</a>, <br>&nbsp;&nbsp;&nbsp;&nbsp;_inst_bits: <a class="primitive" href="https://doc.rust-lang.org/nightly/std/primitive.u32.html">u32</a>, <br>&nbsp;&nbsp;&nbsp;&nbsp;conn: <a class="struct" href="csrs/struct.ZicsrConn.html" title="struct rsim::processor::isa_mods::csrs::ZicsrConn">ZicsrConn</a>&lt;'_, T&gt;<br>) -&gt; <a class="type" href="../exceptions/type.ProcessorResult.html" title="type rsim::processor::exceptions::ProcessorResult">ProcessorResult</a>&lt;<a class="enum" href="https://doc.rust-lang.org/nightly/core/option/enum.Option.html" title="enum core::option::Option">Option</a>&lt;Self::<a class="type" href="trait.IsaMod.html#associatedtype.Pc" title="type rsim::processor::isa_mods::IsaMod::Pc">Pc</a>&gt;&gt;</code><a href="#method.execute-4" class="anchor"></a><a class="srclink" href="../../../src/rsim/processor/isa_mods/csrs.rs.html#73-153" title="goto source code">[src]</a></h4></div></details><details class="rustdoc-toggle implementors-toggle" open><summary><h3 id="impl-IsaMod%3C(%26%27_%20mut%20(dyn%20VecRegInterface%3CuXLEN%3E%20+%20%27_)%2C%20%26%27_%20mut%20(dyn%20VecMemInterface%3CuXLEN%2C%20TElem%3E%20+%20%27_))%3E" class="impl"><code class="in-band">impl&lt;uXLEN:&nbsp;<a class="trait" href="trait.PossibleXlen.html" title="trait rsim::processor::isa_mods::PossibleXlen">PossibleXlen</a>, TElem&gt; <a class="trait" href="trait.IsaMod.html" title="trait rsim::processor::isa_mods::IsaMod">IsaMod</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/std/primitive.tuple.html">(</a>&amp;'_ mut (dyn <a class="trait" href="vector/conns/trait.VecRegInterface.html" title="trait rsim::processor::isa_mods::vector::conns::VecRegInterface">VecRegInterface</a>&lt;uXLEN&gt; + '_), &amp;'_ mut (dyn <a class="trait" href="vector/conns/trait.VecMemInterface.html" title="trait rsim::processor::isa_mods::vector::conns::VecMemInterface">VecMemInterface</a>&lt;uXLEN, TElem&gt; + '_)<a class="primitive" href="https://doc.rust-lang.org/nightly/std/primitive.tuple.html">)</a>&gt; for <a class="struct" href="vector/struct.Rvv.html" title="struct rsim::processor::isa_mods::vector::Rvv">Rvv</a>&lt;uXLEN, TElem&gt;</code><a href="#impl-IsaMod%3C(%26%27_%20mut%20(dyn%20VecRegInterface%3CuXLEN%3E%20+%20%27_)%2C%20%26%27_%20mut%20(dyn%20VecMemInterface%3CuXLEN%2C%20TElem%3E%20+%20%27_))%3E" class="anchor"></a><a class="srclink" href="../../../src/rsim/processor/isa_mods/vector.rs.html#543-801" title="goto source code">[src]</a></h3></summary><div class="impl-items"><h4 id="associatedtype.Pc-6" class="type trait-impl"><code>type <a href="#associatedtype.Pc" class="type">Pc</a> = <a class="primitive" href="https://doc.rust-lang.org/nightly/std/primitive.unit.html">()</a></code><a href="#associatedtype.Pc-6" class="anchor"></a></h4><h4 id="method.will_handle-5" class="method hidden trait-impl"><code>fn <a href="#tymethod.will_handle" class="fnname">will_handle</a>(&amp;self, opcode: <a class="enum" href="../decode/enum.Opcode.html" title="enum rsim::processor::decode::Opcode">Opcode</a>, inst: <a class="enum" href="../decode/enum.InstructionBits.html" title="enum rsim::processor::decode::InstructionBits">InstructionBits</a>) -&gt; <a class="primitive" href="https://doc.rust-lang.org/nightly/std/primitive.bool.html">bool</a></code><a href="#method.will_handle-5" class="anchor"></a><a class="srclink" href="../../../src/rsim/processor/isa_mods/vector.rs.html#545-564" title="goto source code">[src]</a></h4><h4 id="method.execute-5" class="method trait-impl"><code>fn <a href="#tymethod.execute" class="fnname">execute</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp;&amp;mut self, <br>&nbsp;&nbsp;&nbsp;&nbsp;opcode: <a class="enum" href="../decode/enum.Opcode.html" title="enum rsim::processor::decode::Opcode">Opcode</a>, <br>&nbsp;&nbsp;&nbsp;&nbsp;inst: <a class="enum" href="../decode/enum.InstructionBits.html" title="enum rsim::processor::decode::InstructionBits">InstructionBits</a>, <br>&nbsp;&nbsp;&nbsp;&nbsp;inst_bits: <a class="primitive" href="https://doc.rust-lang.org/nightly/std/primitive.u32.html">u32</a>, <br>&nbsp;&nbsp;&nbsp;&nbsp;conn: <a class="type" href="vector/type.VecInterface.html" title="type rsim::processor::isa_mods::vector::VecInterface">VecInterface</a>&lt;'_, uXLEN, TElem&gt;<br>) -&gt; <a class="type" href="../exceptions/type.ProcessorResult.html" title="type rsim::processor::exceptions::ProcessorResult">ProcessorResult</a>&lt;<a class="enum" href="https://doc.rust-lang.org/nightly/core/option/enum.Option.html" title="enum core::option::Option">Option</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/std/primitive.unit.html">()</a>&gt;&gt;</code><a href="#method.execute-5" class="anchor"></a><a class="srclink" href="../../../src/rsim/processor/isa_mods/vector.rs.html#575-800" title="goto source code">[src]</a></h4><div class="docblock"><p>Execute a vector-specific instruction, e.g. vector arithmetic, loads, configuration
Requires a <a href="vector/conns/trait.VecRegInterface.html" title="VecRegInterface">VecRegInterface</a> and a <a href="vector/conns/trait.VecMemInterface.html" title="VecMemInterface">VecMemInterface</a>.</p>
<h1 id="arguments" class="section-header"><a href="#arguments">Arguments</a></h1>
<ul>
<li><code>opcode</code> - The major opcode of the instruction</li>
<li><code>inst</code> - Decoded instruction bits</li>
<li><code>inst_bits</code> - Raw instruction bits (TODO - we shouldn’t need this)</li>
<li><code>conn</code> - Connection to external resources</li>
</ul>
</div></div></details></div><span class="loading-content">Loading content...</span><script type="text/javascript" src="../../../implementors/rsim/processor/isa_mods/trait.IsaMod.js" async></script></section><section id="search" class="content hidden"></section><div id="rustdoc-vars" data-root-path="../../../" data-current-crate="rsim" data-search-index-js="../../../search-index.js" data-search-js="../../../search.js"></div>
    <script src="../../../main.js"></script></body></html>