[INF:CM0023] Creating log file ../../build/regression/XValue/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<83> s<82> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<31> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<31> s<30> l<1:8> el<1:11>
n<> u<4> t<PortDir_Inp> p<9> s<8> l<1:12> el<1:17>
n<> u<5> t<IntVec_TypeLogic> p<6> l<1:18> el<1:23>
n<> u<6> t<Data_type> p<7> c<5> l<1:18> el<1:23>
n<> u<7> t<Data_type_or_implicit> p<8> c<6> l<1:18> el<1:23>
n<> u<8> t<Net_port_type> p<9> c<7> l<1:18> el<1:23>
n<> u<9> t<Net_port_header> p<11> c<4> s<10> l<1:12> el<1:23>
n<clk> u<10> t<StringConst> p<11> l<1:24> el<1:27>
n<> u<11> t<Ansi_port_declaration> p<30> c<9> s<29> l<1:12> el<1:27>
n<> u<12> t<PortDir_Out> p<27> s<26> l<1:29> el<1:35>
n<> u<13> t<IntVec_TypeLogic> p<24> s<23> l<1:36> el<1:41>
n<3> u<14> t<IntConst> p<15> l<1:42> el<1:43>
n<> u<15> t<Primary_literal> p<16> c<14> l<1:42> el<1:43>
n<> u<16> t<Constant_primary> p<17> c<15> l<1:42> el<1:43>
n<> u<17> t<Constant_expression> p<22> c<16> s<21> l<1:42> el<1:43>
n<0> u<18> t<IntConst> p<19> l<1:44> el<1:45>
n<> u<19> t<Primary_literal> p<20> c<18> l<1:44> el<1:45>
n<> u<20> t<Constant_primary> p<21> c<19> l<1:44> el<1:45>
n<> u<21> t<Constant_expression> p<22> c<20> l<1:44> el<1:45>
n<> u<22> t<Constant_range> p<23> c<17> l<1:42> el<1:45>
n<> u<23> t<Packed_dimension> p<24> c<22> l<1:41> el<1:46>
n<> u<24> t<Data_type> p<25> c<13> l<1:36> el<1:46>
n<> u<25> t<Data_type_or_implicit> p<26> c<24> l<1:36> el<1:46>
n<> u<26> t<Net_port_type> p<27> c<25> l<1:36> el<1:46>
n<> u<27> t<Net_port_header> p<29> c<12> s<28> l<1:29> el<1:46>
n<o> u<28> t<StringConst> p<29> l<1:47> el<1:48>
n<> u<29> t<Ansi_port_declaration> p<30> c<27> l<1:29> el<1:48>
n<> u<30> t<List_of_port_declarations> p<31> c<11> l<1:11> el<1:49>
n<> u<31> t<Module_ansi_header> p<80> c<2> s<64> l<1:1> el<1:50>
n<> u<32> t<IntVec_TypeLogic> p<43> s<42> l<2:17> el<2:22>
n<3> u<33> t<IntConst> p<34> l<2:24> el<2:25>
n<> u<34> t<Primary_literal> p<35> c<33> l<2:24> el<2:25>
n<> u<35> t<Constant_primary> p<36> c<34> l<2:24> el<2:25>
n<> u<36> t<Constant_expression> p<41> c<35> s<40> l<2:24> el<2:25>
n<0> u<37> t<IntConst> p<38> l<2:26> el<2:27>
n<> u<38> t<Primary_literal> p<39> c<37> l<2:26> el<2:27>
n<> u<39> t<Constant_primary> p<40> c<38> l<2:26> el<2:27>
n<> u<40> t<Constant_expression> p<41> c<39> l<2:26> el<2:27>
n<> u<41> t<Constant_range> p<42> c<36> l<2:24> el<2:27>
n<> u<42> t<Packed_dimension> p<43> c<41> l<2:23> el<2:28>
n<> u<43> t<Enum_base_type> p<56> c<32> s<49> l<2:17> el<2:28>
n<REF> u<44> t<StringConst> p<49> s<48> l<3:9> el<3:12>
n<4'b0001> u<45> t<IntConst> p<46> l<3:20> el<3:27>
n<> u<46> t<Primary_literal> p<47> c<45> l<3:20> el<3:27>
n<> u<47> t<Constant_primary> p<48> c<46> l<3:20> el<3:27>
n<> u<48> t<Constant_expression> p<49> c<47> l<3:20> el<3:27>
n<> u<49> t<Enum_name_declaration> p<56> c<44> s<55> l<3:9> el<3:27>
n<DESELECT> u<50> t<StringConst> p<55> s<54> l<4:9> el<4:17>
n<4'b1xxx> u<51> t<IntConst> p<52> l<4:20> el<4:27>
n<> u<52> t<Primary_literal> p<53> c<51> l<4:20> el<4:27>
n<> u<53> t<Constant_primary> p<54> c<52> l<4:20> el<4:27>
n<> u<54> t<Constant_expression> p<55> c<53> l<4:20> el<4:27>
n<> u<55> t<Enum_name_declaration> p<56> c<50> l<4:9> el<4:27>
n<> u<56> t<Data_type> p<58> c<43> s<57> l<2:12> el<5:5>
n<dfi_cmd_e> u<57> t<StringConst> p<58> l<5:6> el<5:15>
n<> u<58> t<Type_declaration> p<59> c<56> l<2:4> el<5:16>
n<> u<59> t<Data_declaration> p<60> c<58> l<2:4> el<5:16>
n<> u<60> t<Package_or_generate_item_declaration> p<61> c<59> l<2:4> el<5:16>
n<> u<61> t<Module_or_generate_item_declaration> p<62> c<60> l<2:4> el<5:16>
n<> u<62> t<Module_common_item> p<63> c<61> l<2:4> el<5:16>
n<> u<63> t<Module_or_generate_item> p<64> c<62> l<2:4> el<5:16>
n<> u<64> t<Non_port_module_item> p<80> c<63> s<79> l<2:4> el<5:16>
n<o> u<65> t<StringConst> p<66> l<7:11> el<7:12>
n<> u<66> t<Ps_or_hierarchical_identifier> p<69> c<65> s<68> l<7:11> el<7:12>
n<> u<67> t<Constant_bit_select> p<68> l<7:13> el<7:13>
n<> u<68> t<Constant_select> p<69> c<67> l<7:13> el<7:13>
n<> u<69> t<Net_lvalue> p<74> c<66> s<73> l<7:11> el<7:12>
n<DESELECT> u<70> t<StringConst> p<71> l<7:15> el<7:23>
n<> u<71> t<Primary_literal> p<72> c<70> l<7:15> el<7:23>
n<> u<72> t<Primary> p<73> c<71> l<7:15> el<7:23>
n<> u<73> t<Expression> p<74> c<72> l<7:15> el<7:23>
n<> u<74> t<Net_assignment> p<75> c<69> l<7:11> el<7:23>
n<> u<75> t<List_of_net_assignments> p<76> c<74> l<7:11> el<7:23>
n<> u<76> t<Continuous_assign> p<77> c<75> l<7:4> el<7:24>
n<> u<77> t<Module_common_item> p<78> c<76> l<7:4> el<7:24>
n<> u<78> t<Module_or_generate_item> p<79> c<77> l<7:4> el<7:24>
n<> u<79> t<Non_port_module_item> p<80> c<78> l<7:4> el<7:24>
n<> u<80> t<Module_declaration> p<81> c<31> l<1:1> el<8:10>
n<> u<81> t<Description> p<82> c<80> l<1:1> el<8:10>
n<> u<82> t<Source_text> p<83> c<81> l<1:1> el<8:10>
n<> u<83> t<Top_level_rule> c<1> l<1:1> el<9:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/XValue/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/XValue/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/XValue/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:8:10, parent:work@top
  |vpiFullName:work@top
  |vpiTypedef:
  \_enum_typespec: (dfi_cmd_e), line:2:4, endln:5:16, parent:work@top
    |vpiName:dfi_cmd_e
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:8:10, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:8:10, parent:work@top
    |vpiBaseTypespec:
    \_logic_typespec: , line:2:17, endln:2:22
      |vpiRange:
      \_range: , line:2:24, endln:2:27
        |vpiLeftRange:
        \_constant: , line:2:24, endln:2:25
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiParent:
          \_range: , line:2:24, endln:2:27
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:26, endln:2:27
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:2:24, endln:2:27
          |vpiConstType:9
    |vpiEnumConst:
    \_enum_const: (REF), line:3:9, endln:3:27
      |vpiName:REF
      |BIN:0001
      |vpiDecompile:4'b0001
      |vpiSize:4
    |vpiEnumConst:
    \_enum_const: (DESELECT), line:4:9, endln:4:27
      |vpiName:DESELECT
      |BIN:1xxx
      |vpiDecompile:4'b1xxx
      |vpiSize:4
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.clk), line:1:24, endln:1:27, parent:work@top
    |vpiName:clk
    |vpiFullName:work@top.clk
    |vpiNetType:36
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:8:10, parent:work@top
  |vpiNet:
  \_logic_net: (work@top.o), line:1:47, endln:1:48, parent:work@top
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:36
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:8:10, parent:work@top
  |vpiParent:
  \_design: (work@top)
  |vpiPort:
  \_port: (clk), line:1:24, endln:1:27, parent:work@top
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.clk), line:1:24, endln:1:27, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:8:10, parent:work@top
  |vpiPort:
  \_port: (o), line:1:47, endln:1:48, parent:work@top
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.o), line:1:47, endln:1:48, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:8:10, parent:work@top
  |vpiContAssign:
  \_cont_assign: , line:7:11, endln:7:23, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:8:10, parent:work@top
    |vpiRhs:
    \_ref_obj: (work@top.DESELECT), line:7:15, endln:7:23
      |vpiParent:
      \_cont_assign: , line:7:11, endln:7:23, parent:work@top
      |vpiName:DESELECT
      |vpiFullName:work@top.DESELECT
      |vpiActual:
      \_enum_const: (DESELECT), line:4:9, endln:4:27
    |vpiLhs:
    \_ref_obj: (work@top.o), line:7:11, endln:7:12
      |vpiParent:
      \_cont_assign: , line:7:11, endln:7:23, parent:work@top
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:1:47, endln:1:48, parent:work@top
        |vpiTypespec:
        \_logic_typespec: , line:1:36, endln:1:41
          |vpiRange:
          \_range: , line:1:42, endln:1:45
            |vpiLeftRange:
            \_constant: , line:1:42, endln:1:43
              |vpiDecompile:3
              |vpiSize:64
              |UINT:3
              |vpiParent:
              \_range: , line:1:42, endln:1:45
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:1:44, endln:1:45
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , line:1:42, endln:1:45
              |vpiConstType:9
        |vpiName:o
        |vpiFullName:work@top.o
        |vpiNetType:36
        |vpiParent:
        \_module: work@top (work@top) dut.sv:1:1: , endln:8:10
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:8:10
  |vpiName:work@top
  |vpiTypedef:
  \_enum_typespec: (dfi_cmd_e), line:2:4, endln:5:16, parent:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.clk), line:1:24, endln:1:27, parent:work@top
    |vpiTypespec:
    \_logic_typespec: , line:1:18, endln:1:23
    |vpiName:clk
    |vpiFullName:work@top.clk
    |vpiNetType:36
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:8:10
  |vpiNet:
  \_logic_net: (work@top.o), line:1:47, endln:1:48, parent:work@top
  |vpiTopModule:1
  |vpiPort:
  \_port: (clk), line:1:24, endln:1:27, parent:work@top
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.clk), line:1:24, endln:1:27, parent:clk
      |vpiParent:
      \_port: (clk), line:1:24, endln:1:27, parent:work@top
      |vpiName:clk
      |vpiFullName:work@top.clk
      |vpiActual:
      \_logic_net: (work@top.clk), line:1:24, endln:1:27, parent:work@top
    |vpiTypedef:
    \_logic_typespec: , line:1:18, endln:1:23
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:8:10
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:8:10
  |vpiPort:
  \_port: (o), line:1:47, endln:1:48, parent:work@top
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), line:1:47, endln:1:48, parent:o
      |vpiParent:
      \_port: (o), line:1:47, endln:1:48, parent:work@top
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:1:47, endln:1:48, parent:work@top
    |vpiTypedef:
    \_logic_typespec: , line:1:36, endln:1:41
      |vpiRange:
      \_range: , line:1:42, endln:1:45, parent:o
        |vpiParent:
        \_port: (o), line:1:47, endln:1:48, parent:work@top
        |vpiLeftRange:
        \_constant: , line:1:42, endln:1:43
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiParent:
          \_range: , line:1:42, endln:1:45, parent:o
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:1:44, endln:1:45
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:1:42, endln:1:45, parent:o
          |vpiConstType:9
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:8:10
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:8:10
  |vpiContAssign:
  \_cont_assign: , line:7:11, endln:7:23, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:8:10
    |vpiRhs:
    \_ref_obj: (work@top.DESELECT), line:7:15, endln:7:23
      |vpiParent:
      \_cont_assign: , line:7:11, endln:7:23, parent:work@top
      |vpiName:DESELECT
      |vpiFullName:work@top.DESELECT
      |vpiActual:
      \_enum_const: (DESELECT), line:4:9, endln:4:27
    |vpiLhs:
    \_ref_obj: (work@top.o), line:7:11, endln:7:12
      |vpiParent:
      \_cont_assign: , line:7:11, endln:7:23, parent:work@top
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:1:47, endln:1:48, parent:work@top
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/XValue/dut.sv | ${SURELOG_DIR}/build/regression/XValue/roundtrip/dut_000.sv | 1 | 8 | 

