
ZEGAR_PMIK.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000048bc  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  0800497c  0800497c  0001497c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080049e8  080049e8  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080049e8  080049e8  000149e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080049f0  080049f0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080049f0  080049f0  000149f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080049f4  080049f4  000149f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080049f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d8  20000070  08004a68  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000348  08004a68  00020348  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a1c6  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001f9a  00000000  00000000  0002a2a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ad8  00000000  00000000  0002c240  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000833  00000000  00000000  0002cd18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00015e25  00000000  00000000  0002d54b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d2c9  00000000  00000000  00043370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000864ff  00000000  00000000  00050639  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002e7c  00000000  00000000  000d6b38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000087  00000000  00000000  000d99b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004964 	.word	0x08004964

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08004964 	.word	0x08004964

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <__aeabi_uldivmod>:
 8000230:	2b00      	cmp	r3, #0
 8000232:	d111      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000234:	2a00      	cmp	r2, #0
 8000236:	d10f      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000238:	2900      	cmp	r1, #0
 800023a:	d100      	bne.n	800023e <__aeabi_uldivmod+0xe>
 800023c:	2800      	cmp	r0, #0
 800023e:	d002      	beq.n	8000246 <__aeabi_uldivmod+0x16>
 8000240:	2100      	movs	r1, #0
 8000242:	43c9      	mvns	r1, r1
 8000244:	0008      	movs	r0, r1
 8000246:	b407      	push	{r0, r1, r2}
 8000248:	4802      	ldr	r0, [pc, #8]	; (8000254 <__aeabi_uldivmod+0x24>)
 800024a:	a102      	add	r1, pc, #8	; (adr r1, 8000254 <__aeabi_uldivmod+0x24>)
 800024c:	1840      	adds	r0, r0, r1
 800024e:	9002      	str	r0, [sp, #8]
 8000250:	bd03      	pop	{r0, r1, pc}
 8000252:	46c0      	nop			; (mov r8, r8)
 8000254:	ffffffd9 	.word	0xffffffd9
 8000258:	b403      	push	{r0, r1}
 800025a:	4668      	mov	r0, sp
 800025c:	b501      	push	{r0, lr}
 800025e:	9802      	ldr	r0, [sp, #8]
 8000260:	f000 f834 	bl	80002cc <__udivmoddi4>
 8000264:	9b01      	ldr	r3, [sp, #4]
 8000266:	469e      	mov	lr, r3
 8000268:	b002      	add	sp, #8
 800026a:	bc0c      	pop	{r2, r3}
 800026c:	4770      	bx	lr
 800026e:	46c0      	nop			; (mov r8, r8)

08000270 <__aeabi_lmul>:
 8000270:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000272:	46ce      	mov	lr, r9
 8000274:	4699      	mov	r9, r3
 8000276:	0c03      	lsrs	r3, r0, #16
 8000278:	469c      	mov	ip, r3
 800027a:	0413      	lsls	r3, r2, #16
 800027c:	4647      	mov	r7, r8
 800027e:	0c1b      	lsrs	r3, r3, #16
 8000280:	001d      	movs	r5, r3
 8000282:	000e      	movs	r6, r1
 8000284:	4661      	mov	r1, ip
 8000286:	0404      	lsls	r4, r0, #16
 8000288:	0c24      	lsrs	r4, r4, #16
 800028a:	b580      	push	{r7, lr}
 800028c:	0007      	movs	r7, r0
 800028e:	0c10      	lsrs	r0, r2, #16
 8000290:	434b      	muls	r3, r1
 8000292:	4365      	muls	r5, r4
 8000294:	4341      	muls	r1, r0
 8000296:	4360      	muls	r0, r4
 8000298:	0c2c      	lsrs	r4, r5, #16
 800029a:	18c0      	adds	r0, r0, r3
 800029c:	1820      	adds	r0, r4, r0
 800029e:	468c      	mov	ip, r1
 80002a0:	4283      	cmp	r3, r0
 80002a2:	d903      	bls.n	80002ac <__aeabi_lmul+0x3c>
 80002a4:	2380      	movs	r3, #128	; 0x80
 80002a6:	025b      	lsls	r3, r3, #9
 80002a8:	4698      	mov	r8, r3
 80002aa:	44c4      	add	ip, r8
 80002ac:	4649      	mov	r1, r9
 80002ae:	4379      	muls	r1, r7
 80002b0:	4356      	muls	r6, r2
 80002b2:	0c03      	lsrs	r3, r0, #16
 80002b4:	042d      	lsls	r5, r5, #16
 80002b6:	0c2d      	lsrs	r5, r5, #16
 80002b8:	1989      	adds	r1, r1, r6
 80002ba:	4463      	add	r3, ip
 80002bc:	0400      	lsls	r0, r0, #16
 80002be:	1940      	adds	r0, r0, r5
 80002c0:	18c9      	adds	r1, r1, r3
 80002c2:	bcc0      	pop	{r6, r7}
 80002c4:	46b9      	mov	r9, r7
 80002c6:	46b0      	mov	r8, r6
 80002c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ca:	46c0      	nop			; (mov r8, r8)

080002cc <__udivmoddi4>:
 80002cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002ce:	4657      	mov	r7, sl
 80002d0:	464e      	mov	r6, r9
 80002d2:	4645      	mov	r5, r8
 80002d4:	46de      	mov	lr, fp
 80002d6:	b5e0      	push	{r5, r6, r7, lr}
 80002d8:	0004      	movs	r4, r0
 80002da:	000d      	movs	r5, r1
 80002dc:	4692      	mov	sl, r2
 80002de:	4699      	mov	r9, r3
 80002e0:	b083      	sub	sp, #12
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d830      	bhi.n	8000348 <__udivmoddi4+0x7c>
 80002e6:	d02d      	beq.n	8000344 <__udivmoddi4+0x78>
 80002e8:	4649      	mov	r1, r9
 80002ea:	4650      	mov	r0, sl
 80002ec:	f000 f8ba 	bl	8000464 <__clzdi2>
 80002f0:	0029      	movs	r1, r5
 80002f2:	0006      	movs	r6, r0
 80002f4:	0020      	movs	r0, r4
 80002f6:	f000 f8b5 	bl	8000464 <__clzdi2>
 80002fa:	1a33      	subs	r3, r6, r0
 80002fc:	4698      	mov	r8, r3
 80002fe:	3b20      	subs	r3, #32
 8000300:	d434      	bmi.n	800036c <__udivmoddi4+0xa0>
 8000302:	469b      	mov	fp, r3
 8000304:	4653      	mov	r3, sl
 8000306:	465a      	mov	r2, fp
 8000308:	4093      	lsls	r3, r2
 800030a:	4642      	mov	r2, r8
 800030c:	001f      	movs	r7, r3
 800030e:	4653      	mov	r3, sl
 8000310:	4093      	lsls	r3, r2
 8000312:	001e      	movs	r6, r3
 8000314:	42af      	cmp	r7, r5
 8000316:	d83b      	bhi.n	8000390 <__udivmoddi4+0xc4>
 8000318:	42af      	cmp	r7, r5
 800031a:	d100      	bne.n	800031e <__udivmoddi4+0x52>
 800031c:	e079      	b.n	8000412 <__udivmoddi4+0x146>
 800031e:	465b      	mov	r3, fp
 8000320:	1ba4      	subs	r4, r4, r6
 8000322:	41bd      	sbcs	r5, r7
 8000324:	2b00      	cmp	r3, #0
 8000326:	da00      	bge.n	800032a <__udivmoddi4+0x5e>
 8000328:	e076      	b.n	8000418 <__udivmoddi4+0x14c>
 800032a:	2200      	movs	r2, #0
 800032c:	2300      	movs	r3, #0
 800032e:	9200      	str	r2, [sp, #0]
 8000330:	9301      	str	r3, [sp, #4]
 8000332:	2301      	movs	r3, #1
 8000334:	465a      	mov	r2, fp
 8000336:	4093      	lsls	r3, r2
 8000338:	9301      	str	r3, [sp, #4]
 800033a:	2301      	movs	r3, #1
 800033c:	4642      	mov	r2, r8
 800033e:	4093      	lsls	r3, r2
 8000340:	9300      	str	r3, [sp, #0]
 8000342:	e029      	b.n	8000398 <__udivmoddi4+0xcc>
 8000344:	4282      	cmp	r2, r0
 8000346:	d9cf      	bls.n	80002e8 <__udivmoddi4+0x1c>
 8000348:	2200      	movs	r2, #0
 800034a:	2300      	movs	r3, #0
 800034c:	9200      	str	r2, [sp, #0]
 800034e:	9301      	str	r3, [sp, #4]
 8000350:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000352:	2b00      	cmp	r3, #0
 8000354:	d001      	beq.n	800035a <__udivmoddi4+0x8e>
 8000356:	601c      	str	r4, [r3, #0]
 8000358:	605d      	str	r5, [r3, #4]
 800035a:	9800      	ldr	r0, [sp, #0]
 800035c:	9901      	ldr	r1, [sp, #4]
 800035e:	b003      	add	sp, #12
 8000360:	bcf0      	pop	{r4, r5, r6, r7}
 8000362:	46bb      	mov	fp, r7
 8000364:	46b2      	mov	sl, r6
 8000366:	46a9      	mov	r9, r5
 8000368:	46a0      	mov	r8, r4
 800036a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800036c:	4642      	mov	r2, r8
 800036e:	469b      	mov	fp, r3
 8000370:	2320      	movs	r3, #32
 8000372:	1a9b      	subs	r3, r3, r2
 8000374:	4652      	mov	r2, sl
 8000376:	40da      	lsrs	r2, r3
 8000378:	4641      	mov	r1, r8
 800037a:	0013      	movs	r3, r2
 800037c:	464a      	mov	r2, r9
 800037e:	408a      	lsls	r2, r1
 8000380:	0017      	movs	r7, r2
 8000382:	4642      	mov	r2, r8
 8000384:	431f      	orrs	r7, r3
 8000386:	4653      	mov	r3, sl
 8000388:	4093      	lsls	r3, r2
 800038a:	001e      	movs	r6, r3
 800038c:	42af      	cmp	r7, r5
 800038e:	d9c3      	bls.n	8000318 <__udivmoddi4+0x4c>
 8000390:	2200      	movs	r2, #0
 8000392:	2300      	movs	r3, #0
 8000394:	9200      	str	r2, [sp, #0]
 8000396:	9301      	str	r3, [sp, #4]
 8000398:	4643      	mov	r3, r8
 800039a:	2b00      	cmp	r3, #0
 800039c:	d0d8      	beq.n	8000350 <__udivmoddi4+0x84>
 800039e:	07fb      	lsls	r3, r7, #31
 80003a0:	0872      	lsrs	r2, r6, #1
 80003a2:	431a      	orrs	r2, r3
 80003a4:	4646      	mov	r6, r8
 80003a6:	087b      	lsrs	r3, r7, #1
 80003a8:	e00e      	b.n	80003c8 <__udivmoddi4+0xfc>
 80003aa:	42ab      	cmp	r3, r5
 80003ac:	d101      	bne.n	80003b2 <__udivmoddi4+0xe6>
 80003ae:	42a2      	cmp	r2, r4
 80003b0:	d80c      	bhi.n	80003cc <__udivmoddi4+0x100>
 80003b2:	1aa4      	subs	r4, r4, r2
 80003b4:	419d      	sbcs	r5, r3
 80003b6:	2001      	movs	r0, #1
 80003b8:	1924      	adds	r4, r4, r4
 80003ba:	416d      	adcs	r5, r5
 80003bc:	2100      	movs	r1, #0
 80003be:	3e01      	subs	r6, #1
 80003c0:	1824      	adds	r4, r4, r0
 80003c2:	414d      	adcs	r5, r1
 80003c4:	2e00      	cmp	r6, #0
 80003c6:	d006      	beq.n	80003d6 <__udivmoddi4+0x10a>
 80003c8:	42ab      	cmp	r3, r5
 80003ca:	d9ee      	bls.n	80003aa <__udivmoddi4+0xde>
 80003cc:	3e01      	subs	r6, #1
 80003ce:	1924      	adds	r4, r4, r4
 80003d0:	416d      	adcs	r5, r5
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d1f8      	bne.n	80003c8 <__udivmoddi4+0xfc>
 80003d6:	9800      	ldr	r0, [sp, #0]
 80003d8:	9901      	ldr	r1, [sp, #4]
 80003da:	465b      	mov	r3, fp
 80003dc:	1900      	adds	r0, r0, r4
 80003de:	4169      	adcs	r1, r5
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	db24      	blt.n	800042e <__udivmoddi4+0x162>
 80003e4:	002b      	movs	r3, r5
 80003e6:	465a      	mov	r2, fp
 80003e8:	4644      	mov	r4, r8
 80003ea:	40d3      	lsrs	r3, r2
 80003ec:	002a      	movs	r2, r5
 80003ee:	40e2      	lsrs	r2, r4
 80003f0:	001c      	movs	r4, r3
 80003f2:	465b      	mov	r3, fp
 80003f4:	0015      	movs	r5, r2
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	db2a      	blt.n	8000450 <__udivmoddi4+0x184>
 80003fa:	0026      	movs	r6, r4
 80003fc:	409e      	lsls	r6, r3
 80003fe:	0033      	movs	r3, r6
 8000400:	0026      	movs	r6, r4
 8000402:	4647      	mov	r7, r8
 8000404:	40be      	lsls	r6, r7
 8000406:	0032      	movs	r2, r6
 8000408:	1a80      	subs	r0, r0, r2
 800040a:	4199      	sbcs	r1, r3
 800040c:	9000      	str	r0, [sp, #0]
 800040e:	9101      	str	r1, [sp, #4]
 8000410:	e79e      	b.n	8000350 <__udivmoddi4+0x84>
 8000412:	42a3      	cmp	r3, r4
 8000414:	d8bc      	bhi.n	8000390 <__udivmoddi4+0xc4>
 8000416:	e782      	b.n	800031e <__udivmoddi4+0x52>
 8000418:	4642      	mov	r2, r8
 800041a:	2320      	movs	r3, #32
 800041c:	2100      	movs	r1, #0
 800041e:	1a9b      	subs	r3, r3, r2
 8000420:	2200      	movs	r2, #0
 8000422:	9100      	str	r1, [sp, #0]
 8000424:	9201      	str	r2, [sp, #4]
 8000426:	2201      	movs	r2, #1
 8000428:	40da      	lsrs	r2, r3
 800042a:	9201      	str	r2, [sp, #4]
 800042c:	e785      	b.n	800033a <__udivmoddi4+0x6e>
 800042e:	4642      	mov	r2, r8
 8000430:	2320      	movs	r3, #32
 8000432:	1a9b      	subs	r3, r3, r2
 8000434:	002a      	movs	r2, r5
 8000436:	4646      	mov	r6, r8
 8000438:	409a      	lsls	r2, r3
 800043a:	0023      	movs	r3, r4
 800043c:	40f3      	lsrs	r3, r6
 800043e:	4644      	mov	r4, r8
 8000440:	4313      	orrs	r3, r2
 8000442:	002a      	movs	r2, r5
 8000444:	40e2      	lsrs	r2, r4
 8000446:	001c      	movs	r4, r3
 8000448:	465b      	mov	r3, fp
 800044a:	0015      	movs	r5, r2
 800044c:	2b00      	cmp	r3, #0
 800044e:	dad4      	bge.n	80003fa <__udivmoddi4+0x12e>
 8000450:	4642      	mov	r2, r8
 8000452:	002f      	movs	r7, r5
 8000454:	2320      	movs	r3, #32
 8000456:	0026      	movs	r6, r4
 8000458:	4097      	lsls	r7, r2
 800045a:	1a9b      	subs	r3, r3, r2
 800045c:	40de      	lsrs	r6, r3
 800045e:	003b      	movs	r3, r7
 8000460:	4333      	orrs	r3, r6
 8000462:	e7cd      	b.n	8000400 <__udivmoddi4+0x134>

08000464 <__clzdi2>:
 8000464:	b510      	push	{r4, lr}
 8000466:	2900      	cmp	r1, #0
 8000468:	d103      	bne.n	8000472 <__clzdi2+0xe>
 800046a:	f000 f807 	bl	800047c <__clzsi2>
 800046e:	3020      	adds	r0, #32
 8000470:	e002      	b.n	8000478 <__clzdi2+0x14>
 8000472:	0008      	movs	r0, r1
 8000474:	f000 f802 	bl	800047c <__clzsi2>
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			; (mov r8, r8)

0800047c <__clzsi2>:
 800047c:	211c      	movs	r1, #28
 800047e:	2301      	movs	r3, #1
 8000480:	041b      	lsls	r3, r3, #16
 8000482:	4298      	cmp	r0, r3
 8000484:	d301      	bcc.n	800048a <__clzsi2+0xe>
 8000486:	0c00      	lsrs	r0, r0, #16
 8000488:	3910      	subs	r1, #16
 800048a:	0a1b      	lsrs	r3, r3, #8
 800048c:	4298      	cmp	r0, r3
 800048e:	d301      	bcc.n	8000494 <__clzsi2+0x18>
 8000490:	0a00      	lsrs	r0, r0, #8
 8000492:	3908      	subs	r1, #8
 8000494:	091b      	lsrs	r3, r3, #4
 8000496:	4298      	cmp	r0, r3
 8000498:	d301      	bcc.n	800049e <__clzsi2+0x22>
 800049a:	0900      	lsrs	r0, r0, #4
 800049c:	3904      	subs	r1, #4
 800049e:	a202      	add	r2, pc, #8	; (adr r2, 80004a8 <__clzsi2+0x2c>)
 80004a0:	5c10      	ldrb	r0, [r2, r0]
 80004a2:	1840      	adds	r0, r0, r1
 80004a4:	4770      	bx	lr
 80004a6:	46c0      	nop			; (mov r8, r8)
 80004a8:	02020304 	.word	0x02020304
 80004ac:	01010101 	.word	0x01010101
	...

080004b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b082      	sub	sp, #8
 80004bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	#ifdef SEMIHOSTING_MODE
		initialise_monitor_handles();
 80004be:	f003 fe91 	bl	80041e4 <initialise_monitor_handles>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004c2:	f001 f8a1 	bl	8001608 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004c6:	f000 f85b 	bl	8000580 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004ca:	f000 fa17 	bl	80008fc <MX_GPIO_Init>
  MX_TIM2_Init();
 80004ce:	f000 f969 	bl	80007a4 <MX_TIM2_Init>
  MX_TIM3_Init();
 80004d2:	f000 f9bd 	bl	8000850 <MX_TIM3_Init>
  MX_RTC_Init();
 80004d6:	f000 f8bf 	bl	8000658 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */


  HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_SET);
 80004da:	2380      	movs	r3, #128	; 0x80
 80004dc:	005b      	lsls	r3, r3, #1
 80004de:	4821      	ldr	r0, [pc, #132]	; (8000564 <main+0xac>)
 80004e0:	2201      	movs	r2, #1
 80004e2:	0019      	movs	r1, r3
 80004e4:	f001 fb9d 	bl	8001c22 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_SET);
 80004e8:	2380      	movs	r3, #128	; 0x80
 80004ea:	009b      	lsls	r3, r3, #2
 80004ec:	481d      	ldr	r0, [pc, #116]	; (8000564 <main+0xac>)
 80004ee:	2201      	movs	r2, #1
 80004f0:	0019      	movs	r1, r3
 80004f2:	f001 fb96 	bl	8001c22 <HAL_GPIO_WritePin>

  Clocker_Init(&ourClocker, &hrtc);
 80004f6:	4a1c      	ldr	r2, [pc, #112]	; (8000568 <main+0xb0>)
 80004f8:	4b1c      	ldr	r3, [pc, #112]	; (800056c <main+0xb4>)
 80004fa:	0011      	movs	r1, r2
 80004fc:	0018      	movs	r0, r3
 80004fe:	f000 fbb6 	bl	8000c6e <Clocker_Init>
  Clocker_Set_Time(&ourClocker, 22, 35, 00);
 8000502:	481a      	ldr	r0, [pc, #104]	; (800056c <main+0xb4>)
 8000504:	2300      	movs	r3, #0
 8000506:	2223      	movs	r2, #35	; 0x23
 8000508:	2116      	movs	r1, #22
 800050a:	f000 fbf2 	bl	8000cf2 <Clocker_Set_Time>

  HAL_TIM_Base_Start_IT(&htim2);
 800050e:	4b18      	ldr	r3, [pc, #96]	; (8000570 <main+0xb8>)
 8000510:	0018      	movs	r0, r3
 8000512:	f003 f8d1 	bl	80036b8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim3);
 8000516:	4b17      	ldr	r3, [pc, #92]	; (8000574 <main+0xbc>)
 8000518:	0018      	movs	r0, r3
 800051a:	f003 f883 	bl	8003624 <HAL_TIM_Base_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  lcd_init ();
 800051e:	f000 fddb 	bl	80010d8 <lcd_init>
  lcd_clear();
 8000522:	f000 fdaf 	bl	8001084 <lcd_clear>
  char * ada = "ssss";
 8000526:	4b14      	ldr	r3, [pc, #80]	; (8000578 <main+0xc0>)
 8000528:	607b      	str	r3, [r7, #4]
  uint8_t alarm = 0; //Tymczasowa wartość
 800052a:	1cfb      	adds	r3, r7, #3
 800052c:	2200      	movs	r2, #0
 800052e:	701a      	strb	r2, [r3, #0]
  while (1)
  {
	  lcd_put_cur(0, 0);
 8000530:	2100      	movs	r1, #0
 8000532:	2000      	movs	r0, #0
 8000534:	f000 fdb1 	bl	800109a <lcd_put_cur>
	  lcd_send_string(ada);
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	0018      	movs	r0, r3
 800053c:	f000 fe0a 	bl	8001154 <lcd_send_string>
	  HAL_Delay(3000);
 8000540:	4b0e      	ldr	r3, [pc, #56]	; (800057c <main+0xc4>)
 8000542:	0018      	movs	r0, r3
 8000544:	f001 f8d0 	bl	80016e8 <HAL_Delay>
	  lcd_clear();
 8000548:	f000 fd9c 	bl	8001084 <lcd_clear>

	  if(alarm == 1)
 800054c:	1cfb      	adds	r3, r7, #3
 800054e:	781b      	ldrb	r3, [r3, #0]
 8000550:	2b01      	cmp	r3, #1
 8000552:	d1ed      	bne.n	8000530 <main+0x78>
	  	  {
		  	  Clocker_Set_Alarm(&ourClocker, 22, 30); // Tymczasowodałem zmienne Godziny i Minuty, ale należy tam dać czas który ustawiliśmy na apce.
 8000554:	4b05      	ldr	r3, [pc, #20]	; (800056c <main+0xb4>)
 8000556:	221e      	movs	r2, #30
 8000558:	2116      	movs	r1, #22
 800055a:	0018      	movs	r0, r3
 800055c:	f000 fbfc 	bl	8000d58 <Clocker_Set_Alarm>
	  lcd_put_cur(0, 0);
 8000560:	e7e6      	b.n	8000530 <main+0x78>
 8000562:	46c0      	nop			; (mov r8, r8)
 8000564:	50000400 	.word	0x50000400
 8000568:	2000008c 	.word	0x2000008c
 800056c:	20000130 	.word	0x20000130
 8000570:	200000b0 	.word	0x200000b0
 8000574:	200000f0 	.word	0x200000f0
 8000578:	0800497c 	.word	0x0800497c
 800057c:	00000bb8 	.word	0x00000bb8

08000580 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000580:	b590      	push	{r4, r7, lr}
 8000582:	b09f      	sub	sp, #124	; 0x7c
 8000584:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000586:	2440      	movs	r4, #64	; 0x40
 8000588:	193b      	adds	r3, r7, r4
 800058a:	0018      	movs	r0, r3
 800058c:	2338      	movs	r3, #56	; 0x38
 800058e:	001a      	movs	r2, r3
 8000590:	2100      	movs	r1, #0
 8000592:	f004 f851 	bl	8004638 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000596:	232c      	movs	r3, #44	; 0x2c
 8000598:	18fb      	adds	r3, r7, r3
 800059a:	0018      	movs	r0, r3
 800059c:	2314      	movs	r3, #20
 800059e:	001a      	movs	r2, r3
 80005a0:	2100      	movs	r1, #0
 80005a2:	f004 f849 	bl	8004638 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005a6:	1d3b      	adds	r3, r7, #4
 80005a8:	0018      	movs	r0, r3
 80005aa:	2328      	movs	r3, #40	; 0x28
 80005ac:	001a      	movs	r2, r3
 80005ae:	2100      	movs	r1, #0
 80005b0:	f004 f842 	bl	8004638 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005b4:	4b26      	ldr	r3, [pc, #152]	; (8000650 <SystemClock_Config+0xd0>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	4a26      	ldr	r2, [pc, #152]	; (8000654 <SystemClock_Config+0xd4>)
 80005ba:	401a      	ands	r2, r3
 80005bc:	4b24      	ldr	r3, [pc, #144]	; (8000650 <SystemClock_Config+0xd0>)
 80005be:	2180      	movs	r1, #128	; 0x80
 80005c0:	0109      	lsls	r1, r1, #4
 80005c2:	430a      	orrs	r2, r1
 80005c4:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80005c6:	193b      	adds	r3, r7, r4
 80005c8:	2206      	movs	r2, #6
 80005ca:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80005cc:	193b      	adds	r3, r7, r4
 80005ce:	2280      	movs	r2, #128	; 0x80
 80005d0:	0052      	lsls	r2, r2, #1
 80005d2:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005d4:	193b      	adds	r3, r7, r4
 80005d6:	2201      	movs	r2, #1
 80005d8:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005da:	193b      	adds	r3, r7, r4
 80005dc:	2210      	movs	r2, #16
 80005de:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80005e0:	193b      	adds	r3, r7, r4
 80005e2:	2200      	movs	r2, #0
 80005e4:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005e6:	193b      	adds	r3, r7, r4
 80005e8:	0018      	movs	r0, r3
 80005ea:	f001 fb37 	bl	8001c5c <HAL_RCC_OscConfig>
 80005ee:	1e03      	subs	r3, r0, #0
 80005f0:	d001      	beq.n	80005f6 <SystemClock_Config+0x76>
  {
    Error_Handler();
 80005f2:	f000 fa55 	bl	8000aa0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005f6:	212c      	movs	r1, #44	; 0x2c
 80005f8:	187b      	adds	r3, r7, r1
 80005fa:	220f      	movs	r2, #15
 80005fc:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80005fe:	187b      	adds	r3, r7, r1
 8000600:	2201      	movs	r2, #1
 8000602:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000604:	187b      	adds	r3, r7, r1
 8000606:	2200      	movs	r2, #0
 8000608:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800060a:	187b      	adds	r3, r7, r1
 800060c:	2200      	movs	r2, #0
 800060e:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000610:	187b      	adds	r3, r7, r1
 8000612:	2200      	movs	r2, #0
 8000614:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000616:	187b      	adds	r3, r7, r1
 8000618:	2100      	movs	r1, #0
 800061a:	0018      	movs	r0, r3
 800061c:	f001 fef2 	bl	8002404 <HAL_RCC_ClockConfig>
 8000620:	1e03      	subs	r3, r0, #0
 8000622:	d001      	beq.n	8000628 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8000624:	f000 fa3c 	bl	8000aa0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000628:	1d3b      	adds	r3, r7, #4
 800062a:	2220      	movs	r2, #32
 800062c:	601a      	str	r2, [r3, #0]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800062e:	1d3b      	adds	r3, r7, #4
 8000630:	2280      	movs	r2, #128	; 0x80
 8000632:	0252      	lsls	r2, r2, #9
 8000634:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000636:	1d3b      	adds	r3, r7, #4
 8000638:	0018      	movs	r0, r3
 800063a:	f002 f8d1 	bl	80027e0 <HAL_RCCEx_PeriphCLKConfig>
 800063e:	1e03      	subs	r3, r0, #0
 8000640:	d001      	beq.n	8000646 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000642:	f000 fa2d 	bl	8000aa0 <Error_Handler>
  }
}
 8000646:	46c0      	nop			; (mov r8, r8)
 8000648:	46bd      	mov	sp, r7
 800064a:	b01f      	add	sp, #124	; 0x7c
 800064c:	bd90      	pop	{r4, r7, pc}
 800064e:	46c0      	nop			; (mov r8, r8)
 8000650:	40007000 	.word	0x40007000
 8000654:	ffffe7ff 	.word	0xffffe7ff

08000658 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b090      	sub	sp, #64	; 0x40
 800065c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800065e:	232c      	movs	r3, #44	; 0x2c
 8000660:	18fb      	adds	r3, r7, r3
 8000662:	0018      	movs	r0, r3
 8000664:	2314      	movs	r3, #20
 8000666:	001a      	movs	r2, r3
 8000668:	2100      	movs	r1, #0
 800066a:	f003 ffe5 	bl	8004638 <memset>
  RTC_DateTypeDef sDate = {0};
 800066e:	2328      	movs	r3, #40	; 0x28
 8000670:	18fb      	adds	r3, r7, r3
 8000672:	2200      	movs	r2, #0
 8000674:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8000676:	003b      	movs	r3, r7
 8000678:	0018      	movs	r0, r3
 800067a:	2328      	movs	r3, #40	; 0x28
 800067c:	001a      	movs	r2, r3
 800067e:	2100      	movs	r1, #0
 8000680:	f003 ffda 	bl	8004638 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000684:	4b44      	ldr	r3, [pc, #272]	; (8000798 <MX_RTC_Init+0x140>)
 8000686:	4a45      	ldr	r2, [pc, #276]	; (800079c <MX_RTC_Init+0x144>)
 8000688:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800068a:	4b43      	ldr	r3, [pc, #268]	; (8000798 <MX_RTC_Init+0x140>)
 800068c:	2200      	movs	r2, #0
 800068e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000690:	4b41      	ldr	r3, [pc, #260]	; (8000798 <MX_RTC_Init+0x140>)
 8000692:	227f      	movs	r2, #127	; 0x7f
 8000694:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000696:	4b40      	ldr	r3, [pc, #256]	; (8000798 <MX_RTC_Init+0x140>)
 8000698:	22ff      	movs	r2, #255	; 0xff
 800069a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800069c:	4b3e      	ldr	r3, [pc, #248]	; (8000798 <MX_RTC_Init+0x140>)
 800069e:	2200      	movs	r2, #0
 80006a0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80006a2:	4b3d      	ldr	r3, [pc, #244]	; (8000798 <MX_RTC_Init+0x140>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80006a8:	4b3b      	ldr	r3, [pc, #236]	; (8000798 <MX_RTC_Init+0x140>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80006ae:	4b3a      	ldr	r3, [pc, #232]	; (8000798 <MX_RTC_Init+0x140>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80006b4:	4b38      	ldr	r3, [pc, #224]	; (8000798 <MX_RTC_Init+0x140>)
 80006b6:	0018      	movs	r0, r3
 80006b8:	f002 fa30 	bl	8002b1c <HAL_RTC_Init>
 80006bc:	1e03      	subs	r3, r0, #0
 80006be:	d001      	beq.n	80006c4 <MX_RTC_Init+0x6c>
  {
    Error_Handler();
 80006c0:	f000 f9ee 	bl	8000aa0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80006c4:	212c      	movs	r1, #44	; 0x2c
 80006c6:	187b      	adds	r3, r7, r1
 80006c8:	2200      	movs	r2, #0
 80006ca:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 80006cc:	187b      	adds	r3, r7, r1
 80006ce:	2200      	movs	r2, #0
 80006d0:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 80006d2:	187b      	adds	r3, r7, r1
 80006d4:	2200      	movs	r2, #0
 80006d6:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80006d8:	187b      	adds	r3, r7, r1
 80006da:	2200      	movs	r2, #0
 80006dc:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80006de:	187b      	adds	r3, r7, r1
 80006e0:	2200      	movs	r2, #0
 80006e2:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80006e4:	1879      	adds	r1, r7, r1
 80006e6:	4b2c      	ldr	r3, [pc, #176]	; (8000798 <MX_RTC_Init+0x140>)
 80006e8:	2201      	movs	r2, #1
 80006ea:	0018      	movs	r0, r3
 80006ec:	f002 fab2 	bl	8002c54 <HAL_RTC_SetTime>
 80006f0:	1e03      	subs	r3, r0, #0
 80006f2:	d001      	beq.n	80006f8 <MX_RTC_Init+0xa0>
  {
    Error_Handler();
 80006f4:	f000 f9d4 	bl	8000aa0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80006f8:	2128      	movs	r1, #40	; 0x28
 80006fa:	187b      	adds	r3, r7, r1
 80006fc:	2201      	movs	r2, #1
 80006fe:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8000700:	187b      	adds	r3, r7, r1
 8000702:	2201      	movs	r2, #1
 8000704:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 8000706:	187b      	adds	r3, r7, r1
 8000708:	2201      	movs	r2, #1
 800070a:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 800070c:	187b      	adds	r3, r7, r1
 800070e:	2200      	movs	r2, #0
 8000710:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000712:	1879      	adds	r1, r7, r1
 8000714:	4b20      	ldr	r3, [pc, #128]	; (8000798 <MX_RTC_Init+0x140>)
 8000716:	2201      	movs	r2, #1
 8000718:	0018      	movs	r0, r3
 800071a:	f002 fba3 	bl	8002e64 <HAL_RTC_SetDate>
 800071e:	1e03      	subs	r3, r0, #0
 8000720:	d001      	beq.n	8000726 <MX_RTC_Init+0xce>
  {
    Error_Handler();
 8000722:	f000 f9bd 	bl	8000aa0 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8000726:	003b      	movs	r3, r7
 8000728:	2200      	movs	r2, #0
 800072a:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 800072c:	003b      	movs	r3, r7
 800072e:	2200      	movs	r2, #0
 8000730:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000732:	003b      	movs	r3, r7
 8000734:	2200      	movs	r2, #0
 8000736:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000738:	003b      	movs	r3, r7
 800073a:	2200      	movs	r2, #0
 800073c:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800073e:	003b      	movs	r3, r7
 8000740:	2200      	movs	r2, #0
 8000742:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000744:	003b      	movs	r3, r7
 8000746:	2200      	movs	r2, #0
 8000748:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_SECONDS;
 800074a:	003b      	movs	r3, r7
 800074c:	4a14      	ldr	r2, [pc, #80]	; (80007a0 <MX_RTC_Init+0x148>)
 800074e:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000750:	003b      	movs	r3, r7
 8000752:	2200      	movs	r2, #0
 8000754:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000756:	003b      	movs	r3, r7
 8000758:	2200      	movs	r2, #0
 800075a:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 800075c:	003b      	movs	r3, r7
 800075e:	2220      	movs	r2, #32
 8000760:	2101      	movs	r1, #1
 8000762:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8000764:	003b      	movs	r3, r7
 8000766:	2280      	movs	r2, #128	; 0x80
 8000768:	0052      	lsls	r2, r2, #1
 800076a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800076c:	0039      	movs	r1, r7
 800076e:	4b0a      	ldr	r3, [pc, #40]	; (8000798 <MX_RTC_Init+0x140>)
 8000770:	2201      	movs	r2, #1
 8000772:	0018      	movs	r0, r3
 8000774:	f002 fc5a 	bl	800302c <HAL_RTC_SetAlarm>
 8000778:	1e03      	subs	r3, r0, #0
 800077a:	d001      	beq.n	8000780 <MX_RTC_Init+0x128>
  {
    Error_Handler();
 800077c:	f000 f990 	bl	8000aa0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8000780:	2380      	movs	r3, #128	; 0x80
 8000782:	005a      	lsls	r2, r3, #1
 8000784:	4b04      	ldr	r3, [pc, #16]	; (8000798 <MX_RTC_Init+0x140>)
 8000786:	0011      	movs	r1, r2
 8000788:	0018      	movs	r0, r3
 800078a:	f002 fd93 	bl	80032b4 <HAL_RTC_DeactivateAlarm>
  /* USER CODE END RTC_Init 2 */

}
 800078e:	46c0      	nop			; (mov r8, r8)
 8000790:	46bd      	mov	sp, r7
 8000792:	b010      	add	sp, #64	; 0x40
 8000794:	bd80      	pop	{r7, pc}
 8000796:	46c0      	nop			; (mov r8, r8)
 8000798:	2000008c 	.word	0x2000008c
 800079c:	40002800 	.word	0x40002800
 80007a0:	80000080 	.word	0x80000080

080007a4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b086      	sub	sp, #24
 80007a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007aa:	2308      	movs	r3, #8
 80007ac:	18fb      	adds	r3, r7, r3
 80007ae:	0018      	movs	r0, r3
 80007b0:	2310      	movs	r3, #16
 80007b2:	001a      	movs	r2, r3
 80007b4:	2100      	movs	r1, #0
 80007b6:	f003 ff3f 	bl	8004638 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007ba:	003b      	movs	r3, r7
 80007bc:	0018      	movs	r0, r3
 80007be:	2308      	movs	r3, #8
 80007c0:	001a      	movs	r2, r3
 80007c2:	2100      	movs	r1, #0
 80007c4:	f003 ff38 	bl	8004638 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80007c8:	4b1f      	ldr	r3, [pc, #124]	; (8000848 <MX_TIM2_Init+0xa4>)
 80007ca:	2280      	movs	r2, #128	; 0x80
 80007cc:	05d2      	lsls	r2, r2, #23
 80007ce:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 32000-1;
 80007d0:	4b1d      	ldr	r3, [pc, #116]	; (8000848 <MX_TIM2_Init+0xa4>)
 80007d2:	4a1e      	ldr	r2, [pc, #120]	; (800084c <MX_TIM2_Init+0xa8>)
 80007d4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007d6:	4b1c      	ldr	r3, [pc, #112]	; (8000848 <MX_TIM2_Init+0xa4>)
 80007d8:	2200      	movs	r2, #0
 80007da:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 80007dc:	4b1a      	ldr	r3, [pc, #104]	; (8000848 <MX_TIM2_Init+0xa4>)
 80007de:	22fa      	movs	r2, #250	; 0xfa
 80007e0:	0092      	lsls	r2, r2, #2
 80007e2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007e4:	4b18      	ldr	r3, [pc, #96]	; (8000848 <MX_TIM2_Init+0xa4>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80007ea:	4b17      	ldr	r3, [pc, #92]	; (8000848 <MX_TIM2_Init+0xa4>)
 80007ec:	2280      	movs	r2, #128	; 0x80
 80007ee:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80007f0:	4b15      	ldr	r3, [pc, #84]	; (8000848 <MX_TIM2_Init+0xa4>)
 80007f2:	0018      	movs	r0, r3
 80007f4:	f002 fed6 	bl	80035a4 <HAL_TIM_Base_Init>
 80007f8:	1e03      	subs	r3, r0, #0
 80007fa:	d001      	beq.n	8000800 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 80007fc:	f000 f950 	bl	8000aa0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000800:	2108      	movs	r1, #8
 8000802:	187b      	adds	r3, r7, r1
 8000804:	2280      	movs	r2, #128	; 0x80
 8000806:	0152      	lsls	r2, r2, #5
 8000808:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800080a:	187a      	adds	r2, r7, r1
 800080c:	4b0e      	ldr	r3, [pc, #56]	; (8000848 <MX_TIM2_Init+0xa4>)
 800080e:	0011      	movs	r1, r2
 8000810:	0018      	movs	r0, r3
 8000812:	f003 f88b 	bl	800392c <HAL_TIM_ConfigClockSource>
 8000816:	1e03      	subs	r3, r0, #0
 8000818:	d001      	beq.n	800081e <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 800081a:	f000 f941 	bl	8000aa0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800081e:	003b      	movs	r3, r7
 8000820:	2200      	movs	r2, #0
 8000822:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000824:	003b      	movs	r3, r7
 8000826:	2200      	movs	r2, #0
 8000828:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800082a:	003a      	movs	r2, r7
 800082c:	4b06      	ldr	r3, [pc, #24]	; (8000848 <MX_TIM2_Init+0xa4>)
 800082e:	0011      	movs	r1, r2
 8000830:	0018      	movs	r0, r3
 8000832:	f003 fa67 	bl	8003d04 <HAL_TIMEx_MasterConfigSynchronization>
 8000836:	1e03      	subs	r3, r0, #0
 8000838:	d001      	beq.n	800083e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800083a:	f000 f931 	bl	8000aa0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800083e:	46c0      	nop			; (mov r8, r8)
 8000840:	46bd      	mov	sp, r7
 8000842:	b006      	add	sp, #24
 8000844:	bd80      	pop	{r7, pc}
 8000846:	46c0      	nop			; (mov r8, r8)
 8000848:	200000b0 	.word	0x200000b0
 800084c:	00007cff 	.word	0x00007cff

08000850 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b086      	sub	sp, #24
 8000854:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000856:	2308      	movs	r3, #8
 8000858:	18fb      	adds	r3, r7, r3
 800085a:	0018      	movs	r0, r3
 800085c:	2310      	movs	r3, #16
 800085e:	001a      	movs	r2, r3
 8000860:	2100      	movs	r1, #0
 8000862:	f003 fee9 	bl	8004638 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000866:	003b      	movs	r3, r7
 8000868:	0018      	movs	r0, r3
 800086a:	2308      	movs	r3, #8
 800086c:	001a      	movs	r2, r3
 800086e:	2100      	movs	r1, #0
 8000870:	f003 fee2 	bl	8004638 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000874:	4b1e      	ldr	r3, [pc, #120]	; (80008f0 <MX_TIM3_Init+0xa0>)
 8000876:	4a1f      	ldr	r2, [pc, #124]	; (80008f4 <MX_TIM3_Init+0xa4>)
 8000878:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 32-1;
 800087a:	4b1d      	ldr	r3, [pc, #116]	; (80008f0 <MX_TIM3_Init+0xa0>)
 800087c:	221f      	movs	r2, #31
 800087e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000880:	4b1b      	ldr	r3, [pc, #108]	; (80008f0 <MX_TIM3_Init+0xa0>)
 8000882:	2200      	movs	r2, #0
 8000884:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0xffff-1;
 8000886:	4b1a      	ldr	r3, [pc, #104]	; (80008f0 <MX_TIM3_Init+0xa0>)
 8000888:	4a1b      	ldr	r2, [pc, #108]	; (80008f8 <MX_TIM3_Init+0xa8>)
 800088a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800088c:	4b18      	ldr	r3, [pc, #96]	; (80008f0 <MX_TIM3_Init+0xa0>)
 800088e:	2200      	movs	r2, #0
 8000890:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000892:	4b17      	ldr	r3, [pc, #92]	; (80008f0 <MX_TIM3_Init+0xa0>)
 8000894:	2200      	movs	r2, #0
 8000896:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000898:	4b15      	ldr	r3, [pc, #84]	; (80008f0 <MX_TIM3_Init+0xa0>)
 800089a:	0018      	movs	r0, r3
 800089c:	f002 fe82 	bl	80035a4 <HAL_TIM_Base_Init>
 80008a0:	1e03      	subs	r3, r0, #0
 80008a2:	d001      	beq.n	80008a8 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80008a4:	f000 f8fc 	bl	8000aa0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008a8:	2108      	movs	r1, #8
 80008aa:	187b      	adds	r3, r7, r1
 80008ac:	2280      	movs	r2, #128	; 0x80
 80008ae:	0152      	lsls	r2, r2, #5
 80008b0:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80008b2:	187a      	adds	r2, r7, r1
 80008b4:	4b0e      	ldr	r3, [pc, #56]	; (80008f0 <MX_TIM3_Init+0xa0>)
 80008b6:	0011      	movs	r1, r2
 80008b8:	0018      	movs	r0, r3
 80008ba:	f003 f837 	bl	800392c <HAL_TIM_ConfigClockSource>
 80008be:	1e03      	subs	r3, r0, #0
 80008c0:	d001      	beq.n	80008c6 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80008c2:	f000 f8ed 	bl	8000aa0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008c6:	003b      	movs	r3, r7
 80008c8:	2200      	movs	r2, #0
 80008ca:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008cc:	003b      	movs	r3, r7
 80008ce:	2200      	movs	r2, #0
 80008d0:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80008d2:	003a      	movs	r2, r7
 80008d4:	4b06      	ldr	r3, [pc, #24]	; (80008f0 <MX_TIM3_Init+0xa0>)
 80008d6:	0011      	movs	r1, r2
 80008d8:	0018      	movs	r0, r3
 80008da:	f003 fa13 	bl	8003d04 <HAL_TIMEx_MasterConfigSynchronization>
 80008de:	1e03      	subs	r3, r0, #0
 80008e0:	d001      	beq.n	80008e6 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 80008e2:	f000 f8dd 	bl	8000aa0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80008e6:	46c0      	nop			; (mov r8, r8)
 80008e8:	46bd      	mov	sp, r7
 80008ea:	b006      	add	sp, #24
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	46c0      	nop			; (mov r8, r8)
 80008f0:	200000f0 	.word	0x200000f0
 80008f4:	40000400 	.word	0x40000400
 80008f8:	0000fffe 	.word	0x0000fffe

080008fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008fc:	b590      	push	{r4, r7, lr}
 80008fe:	b08b      	sub	sp, #44	; 0x2c
 8000900:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000902:	2414      	movs	r4, #20
 8000904:	193b      	adds	r3, r7, r4
 8000906:	0018      	movs	r0, r3
 8000908:	2314      	movs	r3, #20
 800090a:	001a      	movs	r2, r3
 800090c:	2100      	movs	r1, #0
 800090e:	f003 fe93 	bl	8004638 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000912:	4b56      	ldr	r3, [pc, #344]	; (8000a6c <MX_GPIO_Init+0x170>)
 8000914:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000916:	4b55      	ldr	r3, [pc, #340]	; (8000a6c <MX_GPIO_Init+0x170>)
 8000918:	2104      	movs	r1, #4
 800091a:	430a      	orrs	r2, r1
 800091c:	62da      	str	r2, [r3, #44]	; 0x2c
 800091e:	4b53      	ldr	r3, [pc, #332]	; (8000a6c <MX_GPIO_Init+0x170>)
 8000920:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000922:	2204      	movs	r2, #4
 8000924:	4013      	ands	r3, r2
 8000926:	613b      	str	r3, [r7, #16]
 8000928:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800092a:	4b50      	ldr	r3, [pc, #320]	; (8000a6c <MX_GPIO_Init+0x170>)
 800092c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800092e:	4b4f      	ldr	r3, [pc, #316]	; (8000a6c <MX_GPIO_Init+0x170>)
 8000930:	2180      	movs	r1, #128	; 0x80
 8000932:	430a      	orrs	r2, r1
 8000934:	62da      	str	r2, [r3, #44]	; 0x2c
 8000936:	4b4d      	ldr	r3, [pc, #308]	; (8000a6c <MX_GPIO_Init+0x170>)
 8000938:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800093a:	2280      	movs	r2, #128	; 0x80
 800093c:	4013      	ands	r3, r2
 800093e:	60fb      	str	r3, [r7, #12]
 8000940:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000942:	4b4a      	ldr	r3, [pc, #296]	; (8000a6c <MX_GPIO_Init+0x170>)
 8000944:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000946:	4b49      	ldr	r3, [pc, #292]	; (8000a6c <MX_GPIO_Init+0x170>)
 8000948:	2101      	movs	r1, #1
 800094a:	430a      	orrs	r2, r1
 800094c:	62da      	str	r2, [r3, #44]	; 0x2c
 800094e:	4b47      	ldr	r3, [pc, #284]	; (8000a6c <MX_GPIO_Init+0x170>)
 8000950:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000952:	2201      	movs	r2, #1
 8000954:	4013      	ands	r3, r2
 8000956:	60bb      	str	r3, [r7, #8]
 8000958:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800095a:	4b44      	ldr	r3, [pc, #272]	; (8000a6c <MX_GPIO_Init+0x170>)
 800095c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800095e:	4b43      	ldr	r3, [pc, #268]	; (8000a6c <MX_GPIO_Init+0x170>)
 8000960:	2102      	movs	r1, #2
 8000962:	430a      	orrs	r2, r1
 8000964:	62da      	str	r2, [r3, #44]	; 0x2c
 8000966:	4b41      	ldr	r3, [pc, #260]	; (8000a6c <MX_GPIO_Init+0x170>)
 8000968:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800096a:	2202      	movs	r2, #2
 800096c:	4013      	ands	r3, r2
 800096e:	607b      	str	r3, [r7, #4]
 8000970:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, R_S_Pin|R_W_Pin|E_N_Pin|D_7_Pin
 8000972:	23f8      	movs	r3, #248	; 0xf8
 8000974:	0099      	lsls	r1, r3, #2
 8000976:	23a0      	movs	r3, #160	; 0xa0
 8000978:	05db      	lsls	r3, r3, #23
 800097a:	2200      	movs	r2, #0
 800097c:	0018      	movs	r0, r3
 800097e:	f001 f950 	bl	8001c22 <HAL_GPIO_WritePin>
                          |D_6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(D_5_GPIO_Port, D_5_Pin, GPIO_PIN_RESET);
 8000982:	4b3b      	ldr	r3, [pc, #236]	; (8000a70 <MX_GPIO_Init+0x174>)
 8000984:	2200      	movs	r2, #0
 8000986:	2180      	movs	r1, #128	; 0x80
 8000988:	0018      	movs	r0, r3
 800098a:	f001 f94a 	bl	8001c22 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D_4_Pin|SCLK_Pin|SDO_Pin, GPIO_PIN_RESET);
 800098e:	23d0      	movs	r3, #208	; 0xd0
 8000990:	009b      	lsls	r3, r3, #2
 8000992:	4838      	ldr	r0, [pc, #224]	; (8000a74 <MX_GPIO_Init+0x178>)
 8000994:	2200      	movs	r2, #0
 8000996:	0019      	movs	r1, r3
 8000998:	f001 f943 	bl	8001c22 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800099c:	193b      	adds	r3, r7, r4
 800099e:	2280      	movs	r2, #128	; 0x80
 80009a0:	0192      	lsls	r2, r2, #6
 80009a2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80009a4:	193b      	adds	r3, r7, r4
 80009a6:	2284      	movs	r2, #132	; 0x84
 80009a8:	0392      	lsls	r2, r2, #14
 80009aa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ac:	193b      	adds	r3, r7, r4
 80009ae:	2200      	movs	r2, #0
 80009b0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009b2:	193b      	adds	r3, r7, r4
 80009b4:	4a2e      	ldr	r2, [pc, #184]	; (8000a70 <MX_GPIO_Init+0x174>)
 80009b6:	0019      	movs	r1, r3
 80009b8:	0010      	movs	r0, r2
 80009ba:	f000 ff97 	bl	80018ec <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80009be:	193b      	adds	r3, r7, r4
 80009c0:	220c      	movs	r2, #12
 80009c2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009c4:	193b      	adds	r3, r7, r4
 80009c6:	2202      	movs	r2, #2
 80009c8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ca:	193b      	adds	r3, r7, r4
 80009cc:	2200      	movs	r2, #0
 80009ce:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009d0:	193b      	adds	r3, r7, r4
 80009d2:	2203      	movs	r2, #3
 80009d4:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 80009d6:	193b      	adds	r3, r7, r4
 80009d8:	2204      	movs	r2, #4
 80009da:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009dc:	193a      	adds	r2, r7, r4
 80009de:	23a0      	movs	r3, #160	; 0xa0
 80009e0:	05db      	lsls	r3, r3, #23
 80009e2:	0011      	movs	r1, r2
 80009e4:	0018      	movs	r0, r3
 80009e6:	f000 ff81 	bl	80018ec <HAL_GPIO_Init>

  /*Configure GPIO pins : R_S_Pin R_W_Pin E_N_Pin D_7_Pin
                           D_6_Pin */
  GPIO_InitStruct.Pin = R_S_Pin|R_W_Pin|E_N_Pin|D_7_Pin
 80009ea:	0021      	movs	r1, r4
 80009ec:	187b      	adds	r3, r7, r1
 80009ee:	22f8      	movs	r2, #248	; 0xf8
 80009f0:	0092      	lsls	r2, r2, #2
 80009f2:	601a      	str	r2, [r3, #0]
                          |D_6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009f4:	000c      	movs	r4, r1
 80009f6:	193b      	adds	r3, r7, r4
 80009f8:	2201      	movs	r2, #1
 80009fa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009fc:	193b      	adds	r3, r7, r4
 80009fe:	2200      	movs	r2, #0
 8000a00:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a02:	193b      	adds	r3, r7, r4
 8000a04:	2200      	movs	r2, #0
 8000a06:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a08:	193a      	adds	r2, r7, r4
 8000a0a:	23a0      	movs	r3, #160	; 0xa0
 8000a0c:	05db      	lsls	r3, r3, #23
 8000a0e:	0011      	movs	r1, r2
 8000a10:	0018      	movs	r0, r3
 8000a12:	f000 ff6b 	bl	80018ec <HAL_GPIO_Init>

  /*Configure GPIO pin : D_5_Pin */
  GPIO_InitStruct.Pin = D_5_Pin;
 8000a16:	193b      	adds	r3, r7, r4
 8000a18:	2280      	movs	r2, #128	; 0x80
 8000a1a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a1c:	193b      	adds	r3, r7, r4
 8000a1e:	2201      	movs	r2, #1
 8000a20:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a22:	193b      	adds	r3, r7, r4
 8000a24:	2200      	movs	r2, #0
 8000a26:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a28:	193b      	adds	r3, r7, r4
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(D_5_GPIO_Port, &GPIO_InitStruct);
 8000a2e:	193b      	adds	r3, r7, r4
 8000a30:	4a0f      	ldr	r2, [pc, #60]	; (8000a70 <MX_GPIO_Init+0x174>)
 8000a32:	0019      	movs	r1, r3
 8000a34:	0010      	movs	r0, r2
 8000a36:	f000 ff59 	bl	80018ec <HAL_GPIO_Init>

  /*Configure GPIO pins : D_4_Pin SCLK_Pin SDO_Pin */
  GPIO_InitStruct.Pin = D_4_Pin|SCLK_Pin|SDO_Pin;
 8000a3a:	0021      	movs	r1, r4
 8000a3c:	187b      	adds	r3, r7, r1
 8000a3e:	22d0      	movs	r2, #208	; 0xd0
 8000a40:	0092      	lsls	r2, r2, #2
 8000a42:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a44:	187b      	adds	r3, r7, r1
 8000a46:	2201      	movs	r2, #1
 8000a48:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4a:	187b      	adds	r3, r7, r1
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a50:	187b      	adds	r3, r7, r1
 8000a52:	2200      	movs	r2, #0
 8000a54:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a56:	187b      	adds	r3, r7, r1
 8000a58:	4a06      	ldr	r2, [pc, #24]	; (8000a74 <MX_GPIO_Init+0x178>)
 8000a5a:	0019      	movs	r1, r3
 8000a5c:	0010      	movs	r0, r2
 8000a5e:	f000 ff45 	bl	80018ec <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a62:	46c0      	nop			; (mov r8, r8)
 8000a64:	46bd      	mov	sp, r7
 8000a66:	b00b      	add	sp, #44	; 0x2c
 8000a68:	bd90      	pop	{r4, r7, pc}
 8000a6a:	46c0      	nop			; (mov r8, r8)
 8000a6c:	40021000 	.word	0x40021000
 8000a70:	50000800 	.word	0x50000800
 8000a74:	50000400 	.word	0x50000400

08000a78 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b082      	sub	sp, #8
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
	if(htim == &htim2) Clocker_Segment_Update(&ourClocker);
 8000a80:	687a      	ldr	r2, [r7, #4]
 8000a82:	4b05      	ldr	r3, [pc, #20]	; (8000a98 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000a84:	429a      	cmp	r2, r3
 8000a86:	d103      	bne.n	8000a90 <HAL_TIM_PeriodElapsedCallback+0x18>
 8000a88:	4b04      	ldr	r3, [pc, #16]	; (8000a9c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000a8a:	0018      	movs	r0, r3
 8000a8c:	f000 f9ae 	bl	8000dec <Clocker_Segment_Update>
}
 8000a90:	46c0      	nop			; (mov r8, r8)
 8000a92:	46bd      	mov	sp, r7
 8000a94:	b002      	add	sp, #8
 8000a96:	bd80      	pop	{r7, pc}
 8000a98:	200000b0 	.word	0x200000b0
 8000a9c:	20000130 	.word	0x20000130

08000aa0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000aa4:	b672      	cpsid	i
}
 8000aa6:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000aa8:	e7fe      	b.n	8000aa8 <Error_Handler+0x8>
	...

08000aac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ab0:	4b07      	ldr	r3, [pc, #28]	; (8000ad0 <HAL_MspInit+0x24>)
 8000ab2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ab4:	4b06      	ldr	r3, [pc, #24]	; (8000ad0 <HAL_MspInit+0x24>)
 8000ab6:	2101      	movs	r1, #1
 8000ab8:	430a      	orrs	r2, r1
 8000aba:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000abc:	4b04      	ldr	r3, [pc, #16]	; (8000ad0 <HAL_MspInit+0x24>)
 8000abe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000ac0:	4b03      	ldr	r3, [pc, #12]	; (8000ad0 <HAL_MspInit+0x24>)
 8000ac2:	2180      	movs	r1, #128	; 0x80
 8000ac4:	0549      	lsls	r1, r1, #21
 8000ac6:	430a      	orrs	r2, r1
 8000ac8:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000aca:	46c0      	nop			; (mov r8, r8)
 8000acc:	46bd      	mov	sp, r7
 8000ace:	bd80      	pop	{r7, pc}
 8000ad0:	40021000 	.word	0x40021000

08000ad4 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b082      	sub	sp, #8
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	4a06      	ldr	r2, [pc, #24]	; (8000afc <HAL_RTC_MspInit+0x28>)
 8000ae2:	4293      	cmp	r3, r2
 8000ae4:	d106      	bne.n	8000af4 <HAL_RTC_MspInit+0x20>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000ae6:	4b06      	ldr	r3, [pc, #24]	; (8000b00 <HAL_RTC_MspInit+0x2c>)
 8000ae8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000aea:	4b05      	ldr	r3, [pc, #20]	; (8000b00 <HAL_RTC_MspInit+0x2c>)
 8000aec:	2180      	movs	r1, #128	; 0x80
 8000aee:	02c9      	lsls	r1, r1, #11
 8000af0:	430a      	orrs	r2, r1
 8000af2:	651a      	str	r2, [r3, #80]	; 0x50
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000af4:	46c0      	nop			; (mov r8, r8)
 8000af6:	46bd      	mov	sp, r7
 8000af8:	b002      	add	sp, #8
 8000afa:	bd80      	pop	{r7, pc}
 8000afc:	40002800 	.word	0x40002800
 8000b00:	40021000 	.word	0x40021000

08000b04 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b082      	sub	sp, #8
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	681a      	ldr	r2, [r3, #0]
 8000b10:	2380      	movs	r3, #128	; 0x80
 8000b12:	05db      	lsls	r3, r3, #23
 8000b14:	429a      	cmp	r2, r3
 8000b16:	d10e      	bne.n	8000b36 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000b18:	4b0e      	ldr	r3, [pc, #56]	; (8000b54 <HAL_TIM_Base_MspInit+0x50>)
 8000b1a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000b1c:	4b0d      	ldr	r3, [pc, #52]	; (8000b54 <HAL_TIM_Base_MspInit+0x50>)
 8000b1e:	2101      	movs	r1, #1
 8000b20:	430a      	orrs	r2, r1
 8000b22:	639a      	str	r2, [r3, #56]	; 0x38
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000b24:	2200      	movs	r2, #0
 8000b26:	2100      	movs	r1, #0
 8000b28:	200f      	movs	r0, #15
 8000b2a:	f000 fead 	bl	8001888 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000b2e:	200f      	movs	r0, #15
 8000b30:	f000 febf 	bl	80018b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000b34:	e00a      	b.n	8000b4c <HAL_TIM_Base_MspInit+0x48>
  else if(htim_base->Instance==TIM3)
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	4a07      	ldr	r2, [pc, #28]	; (8000b58 <HAL_TIM_Base_MspInit+0x54>)
 8000b3c:	4293      	cmp	r3, r2
 8000b3e:	d105      	bne.n	8000b4c <HAL_TIM_Base_MspInit+0x48>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000b40:	4b04      	ldr	r3, [pc, #16]	; (8000b54 <HAL_TIM_Base_MspInit+0x50>)
 8000b42:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000b44:	4b03      	ldr	r3, [pc, #12]	; (8000b54 <HAL_TIM_Base_MspInit+0x50>)
 8000b46:	2102      	movs	r1, #2
 8000b48:	430a      	orrs	r2, r1
 8000b4a:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000b4c:	46c0      	nop			; (mov r8, r8)
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	b002      	add	sp, #8
 8000b52:	bd80      	pop	{r7, pc}
 8000b54:	40021000 	.word	0x40021000
 8000b58:	40000400 	.word	0x40000400

08000b5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b60:	e7fe      	b.n	8000b60 <NMI_Handler+0x4>

08000b62 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b62:	b580      	push	{r7, lr}
 8000b64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b66:	e7fe      	b.n	8000b66 <HardFault_Handler+0x4>

08000b68 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000b6c:	46c0      	nop			; (mov r8, r8)
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}

08000b72 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b72:	b580      	push	{r7, lr}
 8000b74:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b76:	46c0      	nop			; (mov r8, r8)
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bd80      	pop	{r7, pc}

08000b7c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b80:	f000 fd96 	bl	80016b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b84:	46c0      	nop			; (mov r8, r8)
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}
	...

08000b8c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000b90:	4b03      	ldr	r3, [pc, #12]	; (8000ba0 <TIM2_IRQHandler+0x14>)
 8000b92:	0018      	movs	r0, r3
 8000b94:	f002 fde2 	bl	800375c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000b98:	46c0      	nop			; (mov r8, r8)
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	46c0      	nop			; (mov r8, r8)
 8000ba0:	200000b0 	.word	0x200000b0

08000ba4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b086      	sub	sp, #24
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bac:	4a14      	ldr	r2, [pc, #80]	; (8000c00 <_sbrk+0x5c>)
 8000bae:	4b15      	ldr	r3, [pc, #84]	; (8000c04 <_sbrk+0x60>)
 8000bb0:	1ad3      	subs	r3, r2, r3
 8000bb2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bb4:	697b      	ldr	r3, [r7, #20]
 8000bb6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bb8:	4b13      	ldr	r3, [pc, #76]	; (8000c08 <_sbrk+0x64>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d102      	bne.n	8000bc6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000bc0:	4b11      	ldr	r3, [pc, #68]	; (8000c08 <_sbrk+0x64>)
 8000bc2:	4a12      	ldr	r2, [pc, #72]	; (8000c0c <_sbrk+0x68>)
 8000bc4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bc6:	4b10      	ldr	r3, [pc, #64]	; (8000c08 <_sbrk+0x64>)
 8000bc8:	681a      	ldr	r2, [r3, #0]
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	18d3      	adds	r3, r2, r3
 8000bce:	693a      	ldr	r2, [r7, #16]
 8000bd0:	429a      	cmp	r2, r3
 8000bd2:	d207      	bcs.n	8000be4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bd4:	f003 fd98 	bl	8004708 <__errno>
 8000bd8:	0003      	movs	r3, r0
 8000bda:	220c      	movs	r2, #12
 8000bdc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bde:	2301      	movs	r3, #1
 8000be0:	425b      	negs	r3, r3
 8000be2:	e009      	b.n	8000bf8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000be4:	4b08      	ldr	r3, [pc, #32]	; (8000c08 <_sbrk+0x64>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bea:	4b07      	ldr	r3, [pc, #28]	; (8000c08 <_sbrk+0x64>)
 8000bec:	681a      	ldr	r2, [r3, #0]
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	18d2      	adds	r2, r2, r3
 8000bf2:	4b05      	ldr	r3, [pc, #20]	; (8000c08 <_sbrk+0x64>)
 8000bf4:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000bf6:	68fb      	ldr	r3, [r7, #12]
}
 8000bf8:	0018      	movs	r0, r3
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	b006      	add	sp, #24
 8000bfe:	bd80      	pop	{r7, pc}
 8000c00:	20005000 	.word	0x20005000
 8000c04:	00000400 	.word	0x00000400
 8000c08:	20000148 	.word	0x20000148
 8000c0c:	20000348 	.word	0x20000348

08000c10 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c14:	46c0      	nop			; (mov r8, r8)
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}
	...

08000c1c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000c1c:	480d      	ldr	r0, [pc, #52]	; (8000c54 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000c1e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000c20:	f7ff fff6 	bl	8000c10 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c24:	480c      	ldr	r0, [pc, #48]	; (8000c58 <LoopForever+0x6>)
  ldr r1, =_edata
 8000c26:	490d      	ldr	r1, [pc, #52]	; (8000c5c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c28:	4a0d      	ldr	r2, [pc, #52]	; (8000c60 <LoopForever+0xe>)
  movs r3, #0
 8000c2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c2c:	e002      	b.n	8000c34 <LoopCopyDataInit>

08000c2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c32:	3304      	adds	r3, #4

08000c34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c38:	d3f9      	bcc.n	8000c2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c3a:	4a0a      	ldr	r2, [pc, #40]	; (8000c64 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c3c:	4c0a      	ldr	r4, [pc, #40]	; (8000c68 <LoopForever+0x16>)
  movs r3, #0
 8000c3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c40:	e001      	b.n	8000c46 <LoopFillZerobss>

08000c42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c44:	3204      	adds	r2, #4

08000c46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c48:	d3fb      	bcc.n	8000c42 <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 8000c4a:	f003 fd63 	bl	8004714 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c4e:	f7ff fc33 	bl	80004b8 <main>

08000c52 <LoopForever>:

LoopForever:
    b LoopForever
 8000c52:	e7fe      	b.n	8000c52 <LoopForever>
   ldr   r0, =_estack
 8000c54:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8000c58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c5c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000c60:	080049f8 	.word	0x080049f8
  ldr r2, =_sbss
 8000c64:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000c68:	20000348 	.word	0x20000348

08000c6c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c6c:	e7fe      	b.n	8000c6c <ADC1_COMP_IRQHandler>

08000c6e <Clocker_Init>:
 *      Author: zero-jedynkowy
 */
#include "Clocker.h"

void Clocker_Init(struct Clocker * myClocker, RTC_HandleTypeDef * rtcHandle)
{
 8000c6e:	b580      	push	{r7, lr}
 8000c70:	b092      	sub	sp, #72	; 0x48
 8000c72:	af00      	add	r7, sp, #0
 8000c74:	6078      	str	r0, [r7, #4]
 8000c76:	6039      	str	r1, [r7, #0]
	myClocker->numberOfScreens = 5;
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	2205      	movs	r2, #5
 8000c7c:	701a      	strb	r2, [r3, #0]
	myClocker->currentScreen = 1;
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	2201      	movs	r2, #1
 8000c82:	705a      	strb	r2, [r3, #1]
	myClocker->screenTimeChanging = 5;
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	2205      	movs	r2, #5
 8000c88:	709a      	strb	r2, [r3, #2]
	myClocker->sTime = (RTC_TimeTypeDef *)malloc(sizeof(RTC_TimeTypeDef));
 8000c8a:	2014      	movs	r0, #20
 8000c8c:	f003 fb06 	bl	800429c <malloc>
 8000c90:	0003      	movs	r3, r0
 8000c92:	001a      	movs	r2, r3
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	609a      	str	r2, [r3, #8]
	*myClocker->sTime = (RTC_TimeTypeDef){0};
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	689b      	ldr	r3, [r3, #8]
 8000c9c:	0018      	movs	r0, r3
 8000c9e:	2314      	movs	r3, #20
 8000ca0:	001a      	movs	r2, r3
 8000ca2:	2100      	movs	r1, #0
 8000ca4:	f003 fcc8 	bl	8004638 <memset>
	myClocker->sDate = (RTC_DateTypeDef *)malloc(sizeof(RTC_DateTypeDef));
 8000ca8:	2004      	movs	r0, #4
 8000caa:	f003 faf7 	bl	800429c <malloc>
 8000cae:	0003      	movs	r3, r0
 8000cb0:	001a      	movs	r2, r3
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	60da      	str	r2, [r3, #12]
	*myClocker->sDate = (RTC_DateTypeDef){0};
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	68db      	ldr	r3, [r3, #12]
 8000cba:	0018      	movs	r0, r3
 8000cbc:	2304      	movs	r3, #4
 8000cbe:	001a      	movs	r2, r3
 8000cc0:	2100      	movs	r1, #0
 8000cc2:	f003 fcb9 	bl	8004638 <memset>
	myClocker->sAlarm = (RTC_AlarmTypeDef *)malloc(sizeof(RTC_DateTypeDef));
 8000cc6:	2004      	movs	r0, #4
 8000cc8:	f003 fae8 	bl	800429c <malloc>
 8000ccc:	0003      	movs	r3, r0
 8000cce:	001a      	movs	r2, r3
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	611a      	str	r2, [r3, #16]
	*myClocker->sAlarm = (RTC_AlarmTypeDef){0};
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	691b      	ldr	r3, [r3, #16]
 8000cd8:	0018      	movs	r0, r3
 8000cda:	2328      	movs	r3, #40	; 0x28
 8000cdc:	001a      	movs	r2, r3
 8000cde:	2100      	movs	r1, #0
 8000ce0:	f003 fcaa 	bl	8004638 <memset>
	myClocker->rtcHandle = rtcHandle;
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	683a      	ldr	r2, [r7, #0]
 8000ce8:	615a      	str	r2, [r3, #20]
}
 8000cea:	46c0      	nop			; (mov r8, r8)
 8000cec:	46bd      	mov	sp, r7
 8000cee:	b012      	add	sp, #72	; 0x48
 8000cf0:	bd80      	pop	{r7, pc}

08000cf2 <Clocker_Set_Time>:

void Clocker_Set_Time(struct Clocker * myClocker, uint8_t newHours, uint8_t newMinutes, uint8_t newSeconds)
{
 8000cf2:	b590      	push	{r4, r7, lr}
 8000cf4:	b083      	sub	sp, #12
 8000cf6:	af00      	add	r7, sp, #0
 8000cf8:	6078      	str	r0, [r7, #4]
 8000cfa:	000c      	movs	r4, r1
 8000cfc:	0010      	movs	r0, r2
 8000cfe:	0019      	movs	r1, r3
 8000d00:	1cfb      	adds	r3, r7, #3
 8000d02:	1c22      	adds	r2, r4, #0
 8000d04:	701a      	strb	r2, [r3, #0]
 8000d06:	1cbb      	adds	r3, r7, #2
 8000d08:	1c02      	adds	r2, r0, #0
 8000d0a:	701a      	strb	r2, [r3, #0]
 8000d0c:	1c7b      	adds	r3, r7, #1
 8000d0e:	1c0a      	adds	r2, r1, #0
 8000d10:	701a      	strb	r2, [r3, #0]
	myClocker->sTime->Hours = newHours;
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	689b      	ldr	r3, [r3, #8]
 8000d16:	1cfa      	adds	r2, r7, #3
 8000d18:	7812      	ldrb	r2, [r2, #0]
 8000d1a:	701a      	strb	r2, [r3, #0]
	myClocker->sTime->Minutes = newMinutes;
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	689b      	ldr	r3, [r3, #8]
 8000d20:	1cba      	adds	r2, r7, #2
 8000d22:	7812      	ldrb	r2, [r2, #0]
 8000d24:	705a      	strb	r2, [r3, #1]
	myClocker->sTime->Seconds = newSeconds;
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	689b      	ldr	r3, [r3, #8]
 8000d2a:	1c7a      	adds	r2, r7, #1
 8000d2c:	7812      	ldrb	r2, [r2, #0]
 8000d2e:	709a      	strb	r2, [r3, #2]
	myClocker->sTime->DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	689b      	ldr	r3, [r3, #8]
 8000d34:	2200      	movs	r2, #0
 8000d36:	60da      	str	r2, [r3, #12]
	myClocker->sTime->StoreOperation = RTC_STOREOPERATION_RESET;
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	689b      	ldr	r3, [r3, #8]
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	611a      	str	r2, [r3, #16]
	HAL_RTC_SetTime(myClocker->rtcHandle, myClocker->sTime, RTC_FORMAT_BIN);
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	6958      	ldr	r0, [r3, #20]
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	689b      	ldr	r3, [r3, #8]
 8000d48:	2200      	movs	r2, #0
 8000d4a:	0019      	movs	r1, r3
 8000d4c:	f001 ff82 	bl	8002c54 <HAL_RTC_SetTime>
}
 8000d50:	46c0      	nop			; (mov r8, r8)
 8000d52:	46bd      	mov	sp, r7
 8000d54:	b003      	add	sp, #12
 8000d56:	bd90      	pop	{r4, r7, pc}

08000d58 <Clocker_Set_Alarm>:

void Clocker_Set_Alarm(struct Clocker * myClocker, uint8_t alarmHours, uint8_t alarmMinutes)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b082      	sub	sp, #8
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
 8000d60:	0008      	movs	r0, r1
 8000d62:	0011      	movs	r1, r2
 8000d64:	1cfb      	adds	r3, r7, #3
 8000d66:	1c02      	adds	r2, r0, #0
 8000d68:	701a      	strb	r2, [r3, #0]
 8000d6a:	1cbb      	adds	r3, r7, #2
 8000d6c:	1c0a      	adds	r2, r1, #0
 8000d6e:	701a      	strb	r2, [r3, #0]
	myClocker->sAlarm->AlarmTime.Hours = alarmHours;
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	691b      	ldr	r3, [r3, #16]
 8000d74:	1cfa      	adds	r2, r7, #3
 8000d76:	7812      	ldrb	r2, [r2, #0]
 8000d78:	701a      	strb	r2, [r3, #0]
	myClocker->sAlarm->AlarmTime.Minutes = alarmMinutes;
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	691b      	ldr	r3, [r3, #16]
 8000d7e:	1cba      	adds	r2, r7, #2
 8000d80:	7812      	ldrb	r2, [r2, #0]
 8000d82:	705a      	strb	r2, [r3, #1]
	myClocker->sAlarm->AlarmTime.Seconds = 0x0;
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	691b      	ldr	r3, [r3, #16]
 8000d88:	2200      	movs	r2, #0
 8000d8a:	709a      	strb	r2, [r3, #2]
	myClocker->sAlarm->AlarmTime.SubSeconds = 0x0;
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	691b      	ldr	r3, [r3, #16]
 8000d90:	2200      	movs	r2, #0
 8000d92:	605a      	str	r2, [r3, #4]
	myClocker->sAlarm->AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	691b      	ldr	r3, [r3, #16]
 8000d98:	2200      	movs	r2, #0
 8000d9a:	60da      	str	r2, [r3, #12]
	myClocker->sAlarm->AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	691b      	ldr	r3, [r3, #16]
 8000da0:	2200      	movs	r2, #0
 8000da2:	611a      	str	r2, [r3, #16]
	myClocker->sAlarm->AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_SECONDS;
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	691b      	ldr	r3, [r3, #16]
 8000da8:	4a0f      	ldr	r2, [pc, #60]	; (8000de8 <Clocker_Set_Alarm+0x90>)
 8000daa:	615a      	str	r2, [r3, #20]
	myClocker->sAlarm->AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	691b      	ldr	r3, [r3, #16]
 8000db0:	2200      	movs	r2, #0
 8000db2:	619a      	str	r2, [r3, #24]
	myClocker->sAlarm->AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	691b      	ldr	r3, [r3, #16]
 8000db8:	2200      	movs	r2, #0
 8000dba:	61da      	str	r2, [r3, #28]
	myClocker->sAlarm->AlarmDateWeekDay = 0x1;
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	691b      	ldr	r3, [r3, #16]
 8000dc0:	2220      	movs	r2, #32
 8000dc2:	2101      	movs	r1, #1
 8000dc4:	5499      	strb	r1, [r3, r2]
	myClocker->sAlarm->Alarm = RTC_ALARM_A;
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	691b      	ldr	r3, [r3, #16]
 8000dca:	2280      	movs	r2, #128	; 0x80
 8000dcc:	0052      	lsls	r2, r2, #1
 8000dce:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_RTC_SetAlarm(myClocker->rtcHandle, myClocker->sAlarm, RTC_FORMAT_BCD);
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	6958      	ldr	r0, [r3, #20]
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	691b      	ldr	r3, [r3, #16]
 8000dd8:	2201      	movs	r2, #1
 8000dda:	0019      	movs	r1, r3
 8000ddc:	f002 f926 	bl	800302c <HAL_RTC_SetAlarm>
}
 8000de0:	46c0      	nop			; (mov r8, r8)
 8000de2:	46bd      	mov	sp, r7
 8000de4:	b002      	add	sp, #8
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	80000080 	.word	0x80000080

08000dec <Clocker_Segment_Update>:

void Clocker_Segment_Update(struct Clocker * myClocker)
{
 8000dec:	b590      	push	{r4, r7, lr}
 8000dee:	b085      	sub	sp, #20
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
	uint8_t tempTime[4] = {0};
 8000df4:	240c      	movs	r4, #12
 8000df6:	193b      	adds	r3, r7, r4
 8000df8:	2200      	movs	r2, #0
 8000dfa:	601a      	str	r2, [r3, #0]
	HAL_RTC_GetTime(myClocker->rtcHandle, myClocker->sTime, RTC_FORMAT_BIN);
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	6958      	ldr	r0, [r3, #20]
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	689b      	ldr	r3, [r3, #8]
 8000e04:	2200      	movs	r2, #0
 8000e06:	0019      	movs	r1, r3
 8000e08:	f001 ffce 	bl	8002da8 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(myClocker->rtcHandle, myClocker->sDate, RTC_FORMAT_BIN);
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	6958      	ldr	r0, [r3, #20]
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	68db      	ldr	r3, [r3, #12]
 8000e14:	2200      	movs	r2, #0
 8000e16:	0019      	movs	r1, r3
 8000e18:	f002 f8b8 	bl	8002f8c <HAL_RTC_GetDate>
	tempTime[0] = Clocker_Convert_Int_to_Segment((myClocker->sTime->Hours)/10);
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	689b      	ldr	r3, [r3, #8]
 8000e20:	781b      	ldrb	r3, [r3, #0]
 8000e22:	210a      	movs	r1, #10
 8000e24:	0018      	movs	r0, r3
 8000e26:	f7ff f977 	bl	8000118 <__udivsi3>
 8000e2a:	0003      	movs	r3, r0
 8000e2c:	b2db      	uxtb	r3, r3
 8000e2e:	0018      	movs	r0, r3
 8000e30:	f000 f83e 	bl	8000eb0 <Clocker_Convert_Int_to_Segment>
 8000e34:	0003      	movs	r3, r0
 8000e36:	001a      	movs	r2, r3
 8000e38:	193b      	adds	r3, r7, r4
 8000e3a:	701a      	strb	r2, [r3, #0]
	tempTime[1] = Clocker_Convert_Int_to_Segment((myClocker->sTime->Hours)%10);
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	689b      	ldr	r3, [r3, #8]
 8000e40:	781b      	ldrb	r3, [r3, #0]
 8000e42:	210a      	movs	r1, #10
 8000e44:	0018      	movs	r0, r3
 8000e46:	f7ff f9ed 	bl	8000224 <__aeabi_uidivmod>
 8000e4a:	000b      	movs	r3, r1
 8000e4c:	b2db      	uxtb	r3, r3
 8000e4e:	0018      	movs	r0, r3
 8000e50:	f000 f82e 	bl	8000eb0 <Clocker_Convert_Int_to_Segment>
 8000e54:	0003      	movs	r3, r0
 8000e56:	001a      	movs	r2, r3
 8000e58:	193b      	adds	r3, r7, r4
 8000e5a:	705a      	strb	r2, [r3, #1]
	tempTime[2] = Clocker_Convert_Int_to_Segment((myClocker->sTime->Minutes)/10);
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	689b      	ldr	r3, [r3, #8]
 8000e60:	785b      	ldrb	r3, [r3, #1]
 8000e62:	210a      	movs	r1, #10
 8000e64:	0018      	movs	r0, r3
 8000e66:	f7ff f957 	bl	8000118 <__udivsi3>
 8000e6a:	0003      	movs	r3, r0
 8000e6c:	b2db      	uxtb	r3, r3
 8000e6e:	0018      	movs	r0, r3
 8000e70:	f000 f81e 	bl	8000eb0 <Clocker_Convert_Int_to_Segment>
 8000e74:	0003      	movs	r3, r0
 8000e76:	001a      	movs	r2, r3
 8000e78:	193b      	adds	r3, r7, r4
 8000e7a:	709a      	strb	r2, [r3, #2]
	tempTime[3] = Clocker_Convert_Int_to_Segment((myClocker->sTime->Minutes)%10);
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	689b      	ldr	r3, [r3, #8]
 8000e80:	785b      	ldrb	r3, [r3, #1]
 8000e82:	210a      	movs	r1, #10
 8000e84:	0018      	movs	r0, r3
 8000e86:	f7ff f9cd 	bl	8000224 <__aeabi_uidivmod>
 8000e8a:	000b      	movs	r3, r1
 8000e8c:	b2db      	uxtb	r3, r3
 8000e8e:	0018      	movs	r0, r3
 8000e90:	f000 f80e 	bl	8000eb0 <Clocker_Convert_Int_to_Segment>
 8000e94:	0003      	movs	r3, r0
 8000e96:	001a      	movs	r2, r3
 8000e98:	193b      	adds	r3, r7, r4
 8000e9a:	70da      	strb	r2, [r3, #3]
	tm1637_DisplayHandle(7, tempTime);
 8000e9c:	193b      	adds	r3, r7, r4
 8000e9e:	0019      	movs	r1, r3
 8000ea0:	2007      	movs	r0, #7
 8000ea2:	f000 fb19 	bl	80014d8 <tm1637_DisplayHandle>
}
 8000ea6:	46c0      	nop			; (mov r8, r8)
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	b005      	add	sp, #20
 8000eac:	bd90      	pop	{r4, r7, pc}
	...

08000eb0 <Clocker_Convert_Int_to_Segment>:

uint8_t Clocker_Convert_Int_to_Segment(uint8_t c)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b082      	sub	sp, #8
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	0002      	movs	r2, r0
 8000eb8:	1dfb      	adds	r3, r7, #7
 8000eba:	701a      	strb	r2, [r3, #0]
	switch(c)
 8000ebc:	1dfb      	adds	r3, r7, #7
 8000ebe:	781b      	ldrb	r3, [r3, #0]
 8000ec0:	2b09      	cmp	r3, #9
 8000ec2:	d818      	bhi.n	8000ef6 <Clocker_Convert_Int_to_Segment+0x46>
 8000ec4:	009a      	lsls	r2, r3, #2
 8000ec6:	4b0e      	ldr	r3, [pc, #56]	; (8000f00 <Clocker_Convert_Int_to_Segment+0x50>)
 8000ec8:	18d3      	adds	r3, r2, r3
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	469f      	mov	pc, r3
	{
		case 0 : return 0x3f;
 8000ece:	233f      	movs	r3, #63	; 0x3f
 8000ed0:	e012      	b.n	8000ef8 <Clocker_Convert_Int_to_Segment+0x48>
		case 1 : return 0x06;
 8000ed2:	2306      	movs	r3, #6
 8000ed4:	e010      	b.n	8000ef8 <Clocker_Convert_Int_to_Segment+0x48>
		case 2 : return 0x5b;
 8000ed6:	235b      	movs	r3, #91	; 0x5b
 8000ed8:	e00e      	b.n	8000ef8 <Clocker_Convert_Int_to_Segment+0x48>
		case 3 : return 0x4f;
 8000eda:	234f      	movs	r3, #79	; 0x4f
 8000edc:	e00c      	b.n	8000ef8 <Clocker_Convert_Int_to_Segment+0x48>
		case 4 : return 0x66;
 8000ede:	2366      	movs	r3, #102	; 0x66
 8000ee0:	e00a      	b.n	8000ef8 <Clocker_Convert_Int_to_Segment+0x48>
		case 5 : return 0x6d;
 8000ee2:	236d      	movs	r3, #109	; 0x6d
 8000ee4:	e008      	b.n	8000ef8 <Clocker_Convert_Int_to_Segment+0x48>
		case 6 : return 0x7d;
 8000ee6:	237d      	movs	r3, #125	; 0x7d
 8000ee8:	e006      	b.n	8000ef8 <Clocker_Convert_Int_to_Segment+0x48>
		case 7 : return 0x07;
 8000eea:	2307      	movs	r3, #7
 8000eec:	e004      	b.n	8000ef8 <Clocker_Convert_Int_to_Segment+0x48>
		case 8 : return 0x7f;
 8000eee:	237f      	movs	r3, #127	; 0x7f
 8000ef0:	e002      	b.n	8000ef8 <Clocker_Convert_Int_to_Segment+0x48>
		case 9 : return 0x6f;
 8000ef2:	236f      	movs	r3, #111	; 0x6f
 8000ef4:	e000      	b.n	8000ef8 <Clocker_Convert_Int_to_Segment+0x48>
	}
	return 0x3f;
 8000ef6:	233f      	movs	r3, #63	; 0x3f
}
 8000ef8:	0018      	movs	r0, r3
 8000efa:	46bd      	mov	sp, r7
 8000efc:	b002      	add	sp, #8
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	080049a4 	.word	0x080049a4

08000f04 <delay>:
#define timer htim3


extern TIM_HandleTypeDef timer;
void delay (uint16_t us)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b082      	sub	sp, #8
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	0002      	movs	r2, r0
 8000f0c:	1dbb      	adds	r3, r7, #6
 8000f0e:	801a      	strh	r2, [r3, #0]
	__HAL_TIM_SET_COUNTER(&timer, 0);
 8000f10:	4b08      	ldr	r3, [pc, #32]	; (8000f34 <delay+0x30>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	2200      	movs	r2, #0
 8000f16:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&timer) < us);
 8000f18:	46c0      	nop			; (mov r8, r8)
 8000f1a:	4b06      	ldr	r3, [pc, #24]	; (8000f34 <delay+0x30>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f20:	1dbb      	adds	r3, r7, #6
 8000f22:	881b      	ldrh	r3, [r3, #0]
 8000f24:	429a      	cmp	r2, r3
 8000f26:	d3f8      	bcc.n	8000f1a <delay+0x16>
}
 8000f28:	46c0      	nop			; (mov r8, r8)
 8000f2a:	46c0      	nop			; (mov r8, r8)
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	b002      	add	sp, #8
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	46c0      	nop			; (mov r8, r8)
 8000f34:	200000f0 	.word	0x200000f0

08000f38 <send_to_lcd>:

/****************************************************************************************************************************************************************/

void send_to_lcd (char data, int rs)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	0002      	movs	r2, r0
 8000f40:	6039      	str	r1, [r7, #0]
 8000f42:	1dfb      	adds	r3, r7, #7
 8000f44:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(RS_GPIO_Port, RS_Pin, rs);  // rs = 1 for data, rs=0 for command
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	b2da      	uxtb	r2, r3
 8000f4a:	23a0      	movs	r3, #160	; 0xa0
 8000f4c:	05db      	lsls	r3, r3, #23
 8000f4e:	2120      	movs	r1, #32
 8000f50:	0018      	movs	r0, r3
 8000f52:	f000 fe66 	bl	8001c22 <HAL_GPIO_WritePin>

	/* write the data to the respective pin */
	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, ((data>>3)&0x01));
 8000f56:	1dfb      	adds	r3, r7, #7
 8000f58:	781b      	ldrb	r3, [r3, #0]
 8000f5a:	08db      	lsrs	r3, r3, #3
 8000f5c:	b2db      	uxtb	r3, r3
 8000f5e:	2201      	movs	r2, #1
 8000f60:	4013      	ands	r3, r2
 8000f62:	b2da      	uxtb	r2, r3
 8000f64:	2380      	movs	r3, #128	; 0x80
 8000f66:	0059      	lsls	r1, r3, #1
 8000f68:	23a0      	movs	r3, #160	; 0xa0
 8000f6a:	05db      	lsls	r3, r3, #23
 8000f6c:	0018      	movs	r0, r3
 8000f6e:	f000 fe58 	bl	8001c22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, ((data>>2)&0x01));
 8000f72:	1dfb      	adds	r3, r7, #7
 8000f74:	781b      	ldrb	r3, [r3, #0]
 8000f76:	089b      	lsrs	r3, r3, #2
 8000f78:	b2db      	uxtb	r3, r3
 8000f7a:	2201      	movs	r2, #1
 8000f7c:	4013      	ands	r3, r2
 8000f7e:	b2da      	uxtb	r2, r3
 8000f80:	2380      	movs	r3, #128	; 0x80
 8000f82:	0099      	lsls	r1, r3, #2
 8000f84:	23a0      	movs	r3, #160	; 0xa0
 8000f86:	05db      	lsls	r3, r3, #23
 8000f88:	0018      	movs	r0, r3
 8000f8a:	f000 fe4a 	bl	8001c22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, ((data>>1)&0x01));
 8000f8e:	1dfb      	adds	r3, r7, #7
 8000f90:	781b      	ldrb	r3, [r3, #0]
 8000f92:	085b      	lsrs	r3, r3, #1
 8000f94:	b2db      	uxtb	r3, r3
 8000f96:	2201      	movs	r2, #1
 8000f98:	4013      	ands	r3, r2
 8000f9a:	b2db      	uxtb	r3, r3
 8000f9c:	4813      	ldr	r0, [pc, #76]	; (8000fec <send_to_lcd+0xb4>)
 8000f9e:	001a      	movs	r2, r3
 8000fa0:	2180      	movs	r1, #128	; 0x80
 8000fa2:	f000 fe3e 	bl	8001c22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, ((data>>0)&0x01));
 8000fa6:	1dfb      	adds	r3, r7, #7
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	2201      	movs	r2, #1
 8000fac:	4013      	ands	r3, r2
 8000fae:	b2db      	uxtb	r3, r3
 8000fb0:	480f      	ldr	r0, [pc, #60]	; (8000ff0 <send_to_lcd+0xb8>)
 8000fb2:	001a      	movs	r2, r3
 8000fb4:	2140      	movs	r1, #64	; 0x40
 8000fb6:	f000 fe34 	bl	8001c22 <HAL_GPIO_WritePin>

	/* Toggle EN PIN to send the data
	 * if the HCLK > 100 MHz, use the  20 us delay
	 * if the LCD still doesn't work, increase the delay to 50, 80 or 100..
	 */
	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, 1);
 8000fba:	23a0      	movs	r3, #160	; 0xa0
 8000fbc:	05db      	lsls	r3, r3, #23
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	2180      	movs	r1, #128	; 0x80
 8000fc2:	0018      	movs	r0, r3
 8000fc4:	f000 fe2d 	bl	8001c22 <HAL_GPIO_WritePin>
	delay (20);
 8000fc8:	2014      	movs	r0, #20
 8000fca:	f7ff ff9b 	bl	8000f04 <delay>
	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, 0);
 8000fce:	23a0      	movs	r3, #160	; 0xa0
 8000fd0:	05db      	lsls	r3, r3, #23
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	2180      	movs	r1, #128	; 0x80
 8000fd6:	0018      	movs	r0, r3
 8000fd8:	f000 fe23 	bl	8001c22 <HAL_GPIO_WritePin>
	delay (20);
 8000fdc:	2014      	movs	r0, #20
 8000fde:	f7ff ff91 	bl	8000f04 <delay>
}
 8000fe2:	46c0      	nop			; (mov r8, r8)
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	b002      	add	sp, #8
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	46c0      	nop			; (mov r8, r8)
 8000fec:	50000800 	.word	0x50000800
 8000ff0:	50000400 	.word	0x50000400

08000ff4 <lcd_send_cmd>:

void lcd_send_cmd (char cmd)
{
 8000ff4:	b590      	push	{r4, r7, lr}
 8000ff6:	b085      	sub	sp, #20
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	0002      	movs	r2, r0
 8000ffc:	1dfb      	adds	r3, r7, #7
 8000ffe:	701a      	strb	r2, [r3, #0]
    char datatosend;

    /* send upper nibble first */
    datatosend = ((cmd>>4)&0x0f);
 8001000:	200f      	movs	r0, #15
 8001002:	183b      	adds	r3, r7, r0
 8001004:	1dfa      	adds	r2, r7, #7
 8001006:	7812      	ldrb	r2, [r2, #0]
 8001008:	0912      	lsrs	r2, r2, #4
 800100a:	701a      	strb	r2, [r3, #0]
    send_to_lcd(datatosend,0);  // RS must be 0 while sending command
 800100c:	0004      	movs	r4, r0
 800100e:	183b      	adds	r3, r7, r0
 8001010:	781b      	ldrb	r3, [r3, #0]
 8001012:	2100      	movs	r1, #0
 8001014:	0018      	movs	r0, r3
 8001016:	f7ff ff8f 	bl	8000f38 <send_to_lcd>

    /* send Lower Nibble */
    datatosend = ((cmd)&0x0f);
 800101a:	0020      	movs	r0, r4
 800101c:	183b      	adds	r3, r7, r0
 800101e:	1dfa      	adds	r2, r7, #7
 8001020:	7812      	ldrb	r2, [r2, #0]
 8001022:	210f      	movs	r1, #15
 8001024:	400a      	ands	r2, r1
 8001026:	701a      	strb	r2, [r3, #0]
	send_to_lcd(datatosend, 0);
 8001028:	183b      	adds	r3, r7, r0
 800102a:	781b      	ldrb	r3, [r3, #0]
 800102c:	2100      	movs	r1, #0
 800102e:	0018      	movs	r0, r3
 8001030:	f7ff ff82 	bl	8000f38 <send_to_lcd>
}
 8001034:	46c0      	nop			; (mov r8, r8)
 8001036:	46bd      	mov	sp, r7
 8001038:	b005      	add	sp, #20
 800103a:	bd90      	pop	{r4, r7, pc}

0800103c <lcd_send_data>:

void lcd_send_data (char data)
{
 800103c:	b590      	push	{r4, r7, lr}
 800103e:	b085      	sub	sp, #20
 8001040:	af00      	add	r7, sp, #0
 8001042:	0002      	movs	r2, r0
 8001044:	1dfb      	adds	r3, r7, #7
 8001046:	701a      	strb	r2, [r3, #0]
	char datatosend;

	/* send higher nibble */
	datatosend = ((data>>4)&0x0f);
 8001048:	200f      	movs	r0, #15
 800104a:	183b      	adds	r3, r7, r0
 800104c:	1dfa      	adds	r2, r7, #7
 800104e:	7812      	ldrb	r2, [r2, #0]
 8001050:	0912      	lsrs	r2, r2, #4
 8001052:	701a      	strb	r2, [r3, #0]
	send_to_lcd(datatosend, 1);  // rs =1 for sending data
 8001054:	0004      	movs	r4, r0
 8001056:	183b      	adds	r3, r7, r0
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	2101      	movs	r1, #1
 800105c:	0018      	movs	r0, r3
 800105e:	f7ff ff6b 	bl	8000f38 <send_to_lcd>

	/* send Lower nibble */
	datatosend = ((data)&0x0f);
 8001062:	0020      	movs	r0, r4
 8001064:	183b      	adds	r3, r7, r0
 8001066:	1dfa      	adds	r2, r7, #7
 8001068:	7812      	ldrb	r2, [r2, #0]
 800106a:	210f      	movs	r1, #15
 800106c:	400a      	ands	r2, r1
 800106e:	701a      	strb	r2, [r3, #0]
	send_to_lcd(datatosend, 1);
 8001070:	183b      	adds	r3, r7, r0
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	2101      	movs	r1, #1
 8001076:	0018      	movs	r0, r3
 8001078:	f7ff ff5e 	bl	8000f38 <send_to_lcd>
}
 800107c:	46c0      	nop			; (mov r8, r8)
 800107e:	46bd      	mov	sp, r7
 8001080:	b005      	add	sp, #20
 8001082:	bd90      	pop	{r4, r7, pc}

08001084 <lcd_clear>:

void lcd_clear (void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x01);
 8001088:	2001      	movs	r0, #1
 800108a:	f7ff ffb3 	bl	8000ff4 <lcd_send_cmd>
	HAL_Delay(2);
 800108e:	2002      	movs	r0, #2
 8001090:	f000 fb2a 	bl	80016e8 <HAL_Delay>
}
 8001094:	46c0      	nop			; (mov r8, r8)
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}

0800109a <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 800109a:	b580      	push	{r7, lr}
 800109c:	b082      	sub	sp, #8
 800109e:	af00      	add	r7, sp, #0
 80010a0:	6078      	str	r0, [r7, #4]
 80010a2:	6039      	str	r1, [r7, #0]
    switch (row)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d003      	beq.n	80010b2 <lcd_put_cur+0x18>
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	2b01      	cmp	r3, #1
 80010ae:	d005      	beq.n	80010bc <lcd_put_cur+0x22>
 80010b0:	e009      	b.n	80010c6 <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	2280      	movs	r2, #128	; 0x80
 80010b6:	4313      	orrs	r3, r2
 80010b8:	603b      	str	r3, [r7, #0]
            break;
 80010ba:	e004      	b.n	80010c6 <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	22c0      	movs	r2, #192	; 0xc0
 80010c0:	4313      	orrs	r3, r2
 80010c2:	603b      	str	r3, [r7, #0]
            break;
 80010c4:	46c0      	nop			; (mov r8, r8)
    }

    lcd_send_cmd (col);
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	b2db      	uxtb	r3, r3
 80010ca:	0018      	movs	r0, r3
 80010cc:	f7ff ff92 	bl	8000ff4 <lcd_send_cmd>
}
 80010d0:	46c0      	nop			; (mov r8, r8)
 80010d2:	46bd      	mov	sp, r7
 80010d4:	b002      	add	sp, #8
 80010d6:	bd80      	pop	{r7, pc}

080010d8 <lcd_init>:


void lcd_init (void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 80010dc:	2032      	movs	r0, #50	; 0x32
 80010de:	f000 fb03 	bl	80016e8 <HAL_Delay>
	lcd_send_cmd (0x30);
 80010e2:	2030      	movs	r0, #48	; 0x30
 80010e4:	f7ff ff86 	bl	8000ff4 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 80010e8:	2005      	movs	r0, #5
 80010ea:	f000 fafd 	bl	80016e8 <HAL_Delay>
	lcd_send_cmd (0x30);
 80010ee:	2030      	movs	r0, #48	; 0x30
 80010f0:	f7ff ff80 	bl	8000ff4 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 80010f4:	2001      	movs	r0, #1
 80010f6:	f000 faf7 	bl	80016e8 <HAL_Delay>
	lcd_send_cmd (0x30);
 80010fa:	2030      	movs	r0, #48	; 0x30
 80010fc:	f7ff ff7a 	bl	8000ff4 <lcd_send_cmd>
	HAL_Delay(10);
 8001100:	200a      	movs	r0, #10
 8001102:	f000 faf1 	bl	80016e8 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8001106:	2020      	movs	r0, #32
 8001108:	f7ff ff74 	bl	8000ff4 <lcd_send_cmd>
	HAL_Delay(10);
 800110c:	200a      	movs	r0, #10
 800110e:	f000 faeb 	bl	80016e8 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8001112:	2028      	movs	r0, #40	; 0x28
 8001114:	f7ff ff6e 	bl	8000ff4 <lcd_send_cmd>
	HAL_Delay(1);
 8001118:	2001      	movs	r0, #1
 800111a:	f000 fae5 	bl	80016e8 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 800111e:	2008      	movs	r0, #8
 8001120:	f7ff ff68 	bl	8000ff4 <lcd_send_cmd>
	HAL_Delay(1);
 8001124:	2001      	movs	r0, #1
 8001126:	f000 fadf 	bl	80016e8 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 800112a:	2001      	movs	r0, #1
 800112c:	f7ff ff62 	bl	8000ff4 <lcd_send_cmd>
	HAL_Delay(1);
 8001130:	2001      	movs	r0, #1
 8001132:	f000 fad9 	bl	80016e8 <HAL_Delay>
	HAL_Delay(1);
 8001136:	2001      	movs	r0, #1
 8001138:	f000 fad6 	bl	80016e8 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 800113c:	2006      	movs	r0, #6
 800113e:	f7ff ff59 	bl	8000ff4 <lcd_send_cmd>
	HAL_Delay(1);
 8001142:	2001      	movs	r0, #1
 8001144:	f000 fad0 	bl	80016e8 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8001148:	200c      	movs	r0, #12
 800114a:	f7ff ff53 	bl	8000ff4 <lcd_send_cmd>
}
 800114e:	46c0      	nop			; (mov r8, r8)
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}

08001154 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 800115c:	e006      	b.n	800116c <lcd_send_string+0x18>
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	1c5a      	adds	r2, r3, #1
 8001162:	607a      	str	r2, [r7, #4]
 8001164:	781b      	ldrb	r3, [r3, #0]
 8001166:	0018      	movs	r0, r3
 8001168:	f7ff ff68 	bl	800103c <lcd_send_data>
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	781b      	ldrb	r3, [r3, #0]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d1f4      	bne.n	800115e <lcd_send_string+0xa>
}
 8001174:	46c0      	nop			; (mov r8, r8)
 8001176:	46c0      	nop			; (mov r8, r8)
 8001178:	46bd      	mov	sp, r7
 800117a:	b002      	add	sp, #8
 800117c:	bd80      	pop	{r7, pc}
	...

08001180 <tm1637_CLKhigh>:

extern uint32_t Timer1;
extern uint8_t CurrentDisplay[4];
extern uint8_t tm1637_Segments[8];
void tm1637_CLKhigh()
{																	  	//SCL high period
 8001180:	b580      	push	{r7, lr}
 8001182:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_SET);		  	//Setting SCL frequency
 8001184:	2380      	movs	r3, #128	; 0x80
 8001186:	005b      	lsls	r3, r3, #1
 8001188:	480a      	ldr	r0, [pc, #40]	; (80011b4 <tm1637_CLKhigh+0x34>)
 800118a:	2201      	movs	r2, #1
 800118c:	0019      	movs	r1, r3
 800118e:	f000 fd48 	bl	8001c22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_SET);
 8001192:	2380      	movs	r3, #128	; 0x80
 8001194:	005b      	lsls	r3, r3, #1
 8001196:	4807      	ldr	r0, [pc, #28]	; (80011b4 <tm1637_CLKhigh+0x34>)
 8001198:	2201      	movs	r2, #1
 800119a:	0019      	movs	r1, r3
 800119c:	f000 fd41 	bl	8001c22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_SET);
 80011a0:	2380      	movs	r3, #128	; 0x80
 80011a2:	005b      	lsls	r3, r3, #1
 80011a4:	4803      	ldr	r0, [pc, #12]	; (80011b4 <tm1637_CLKhigh+0x34>)
 80011a6:	2201      	movs	r2, #1
 80011a8:	0019      	movs	r1, r3
 80011aa:	f000 fd3a 	bl	8001c22 <HAL_GPIO_WritePin>
}
 80011ae:	46c0      	nop			; (mov r8, r8)
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}
 80011b4:	50000400 	.word	0x50000400

080011b8 <tm1637_CLKlow>:
void tm1637_CLKlow()
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_RESET);		//SCL low period
 80011bc:	2380      	movs	r3, #128	; 0x80
 80011be:	005b      	lsls	r3, r3, #1
 80011c0:	480a      	ldr	r0, [pc, #40]	; (80011ec <tm1637_CLKlow+0x34>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	0019      	movs	r1, r3
 80011c6:	f000 fd2c 	bl	8001c22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_RESET);
 80011ca:	2380      	movs	r3, #128	; 0x80
 80011cc:	005b      	lsls	r3, r3, #1
 80011ce:	4807      	ldr	r0, [pc, #28]	; (80011ec <tm1637_CLKlow+0x34>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	0019      	movs	r1, r3
 80011d4:	f000 fd25 	bl	8001c22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_RESET);
 80011d8:	2380      	movs	r3, #128	; 0x80
 80011da:	005b      	lsls	r3, r3, #1
 80011dc:	4803      	ldr	r0, [pc, #12]	; (80011ec <tm1637_CLKlow+0x34>)
 80011de:	2200      	movs	r2, #0
 80011e0:	0019      	movs	r1, r3
 80011e2:	f000 fd1e 	bl	8001c22 <HAL_GPIO_WritePin>
}
 80011e6:	46c0      	nop			; (mov r8, r8)
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	50000400 	.word	0x50000400

080011f0 <tm1637_SDOhigh>:
void tm1637_SDOhigh()
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_SET);			//SDO high period
 80011f4:	2380      	movs	r3, #128	; 0x80
 80011f6:	009b      	lsls	r3, r3, #2
 80011f8:	480a      	ldr	r0, [pc, #40]	; (8001224 <tm1637_SDOhigh+0x34>)
 80011fa:	2201      	movs	r2, #1
 80011fc:	0019      	movs	r1, r3
 80011fe:	f000 fd10 	bl	8001c22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_SET);
 8001202:	2380      	movs	r3, #128	; 0x80
 8001204:	009b      	lsls	r3, r3, #2
 8001206:	4807      	ldr	r0, [pc, #28]	; (8001224 <tm1637_SDOhigh+0x34>)
 8001208:	2201      	movs	r2, #1
 800120a:	0019      	movs	r1, r3
 800120c:	f000 fd09 	bl	8001c22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_SET);
 8001210:	2380      	movs	r3, #128	; 0x80
 8001212:	009b      	lsls	r3, r3, #2
 8001214:	4803      	ldr	r0, [pc, #12]	; (8001224 <tm1637_SDOhigh+0x34>)
 8001216:	2201      	movs	r2, #1
 8001218:	0019      	movs	r1, r3
 800121a:	f000 fd02 	bl	8001c22 <HAL_GPIO_WritePin>
}
 800121e:	46c0      	nop			; (mov r8, r8)
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	50000400 	.word	0x50000400

08001228 <tm1637_SDOlow>:
void tm1637_SDOlow()
{
 8001228:	b580      	push	{r7, lr}
 800122a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_RESET);			//SDO low period
 800122c:	2380      	movs	r3, #128	; 0x80
 800122e:	009b      	lsls	r3, r3, #2
 8001230:	480a      	ldr	r0, [pc, #40]	; (800125c <tm1637_SDOlow+0x34>)
 8001232:	2200      	movs	r2, #0
 8001234:	0019      	movs	r1, r3
 8001236:	f000 fcf4 	bl	8001c22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_RESET);
 800123a:	2380      	movs	r3, #128	; 0x80
 800123c:	009b      	lsls	r3, r3, #2
 800123e:	4807      	ldr	r0, [pc, #28]	; (800125c <tm1637_SDOlow+0x34>)
 8001240:	2200      	movs	r2, #0
 8001242:	0019      	movs	r1, r3
 8001244:	f000 fced 	bl	8001c22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_RESET);
 8001248:	2380      	movs	r3, #128	; 0x80
 800124a:	009b      	lsls	r3, r3, #2
 800124c:	4803      	ldr	r0, [pc, #12]	; (800125c <tm1637_SDOlow+0x34>)
 800124e:	2200      	movs	r2, #0
 8001250:	0019      	movs	r1, r3
 8001252:	f000 fce6 	bl	8001c22 <HAL_GPIO_WritePin>
}
 8001256:	46c0      	nop			; (mov r8, r8)
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}
 800125c:	50000400 	.word	0x50000400

08001260 <tm1637_StartPacket>:
void tm1637_StartPacket()												//Lower SDO line while CLK line is high
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
	tm1637_CLKhigh();
 8001264:	f7ff ff8c 	bl	8001180 <tm1637_CLKhigh>

	tm1637_SDOhigh();
 8001268:	f7ff ffc2 	bl	80011f0 <tm1637_SDOhigh>
	tm1637_SDOlow();
 800126c:	f7ff ffdc 	bl	8001228 <tm1637_SDOlow>

	tm1637_CLKlow();
 8001270:	f7ff ffa2 	bl	80011b8 <tm1637_CLKlow>
}
 8001274:	46c0      	nop			; (mov r8, r8)
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}

0800127a <tm1637_EndPacket>:
void tm1637_EndPacket()													//SDO line is pulled high while SCL line is high
{
 800127a:	b580      	push	{r7, lr}
 800127c:	af00      	add	r7, sp, #0
	tm1637_CLKlow();
 800127e:	f7ff ff9b 	bl	80011b8 <tm1637_CLKlow>
	tm1637_SDOlow();
 8001282:	f7ff ffd1 	bl	8001228 <tm1637_SDOlow>

	tm1637_CLKhigh();
 8001286:	f7ff ff7b 	bl	8001180 <tm1637_CLKhigh>
	tm1637_SDOhigh();
 800128a:	f7ff ffb1 	bl	80011f0 <tm1637_SDOhigh>
}
 800128e:	46c0      	nop			; (mov r8, r8)
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}

08001294 <tm1637_DataOut>:
void tm1637_DataOut(uint8_t *tm1637_TxBuffer)							//Low level data transfer function
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b084      	sub	sp, #16
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]

	for(int8_t j = 0; j < PACKET_SIZE; j++)								//Send least significant bit first
 800129c:	230f      	movs	r3, #15
 800129e:	18fb      	adds	r3, r7, r3
 80012a0:	2200      	movs	r2, #0
 80012a2:	701a      	strb	r2, [r3, #0]
 80012a4:	e01a      	b.n	80012dc <tm1637_DataOut+0x48>
	{
		tm1637_CLKlow();
 80012a6:	f7ff ff87 	bl	80011b8 <tm1637_CLKlow>
		if(tm1637_TxBuffer[j] == GPIO_PIN_SET)							//Check logic level
 80012aa:	230f      	movs	r3, #15
 80012ac:	18fb      	adds	r3, r7, r3
 80012ae:	781b      	ldrb	r3, [r3, #0]
 80012b0:	b25b      	sxtb	r3, r3
 80012b2:	687a      	ldr	r2, [r7, #4]
 80012b4:	18d3      	adds	r3, r2, r3
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	2b01      	cmp	r3, #1
 80012ba:	d102      	bne.n	80012c2 <tm1637_DataOut+0x2e>
		{
			tm1637_SDOhigh();
 80012bc:	f7ff ff98 	bl	80011f0 <tm1637_SDOhigh>
 80012c0:	e001      	b.n	80012c6 <tm1637_DataOut+0x32>

		}
		else
		{
			tm1637_SDOlow();
 80012c2:	f7ff ffb1 	bl	8001228 <tm1637_SDOlow>

		}
		tm1637_CLKhigh();
 80012c6:	f7ff ff5b 	bl	8001180 <tm1637_CLKhigh>
	for(int8_t j = 0; j < PACKET_SIZE; j++)								//Send least significant bit first
 80012ca:	210f      	movs	r1, #15
 80012cc:	187b      	adds	r3, r7, r1
 80012ce:	781b      	ldrb	r3, [r3, #0]
 80012d0:	b25b      	sxtb	r3, r3
 80012d2:	b2db      	uxtb	r3, r3
 80012d4:	3301      	adds	r3, #1
 80012d6:	b2da      	uxtb	r2, r3
 80012d8:	187b      	adds	r3, r7, r1
 80012da:	701a      	strb	r2, [r3, #0]
 80012dc:	230f      	movs	r3, #15
 80012de:	18fb      	adds	r3, r7, r3
 80012e0:	781b      	ldrb	r3, [r3, #0]
 80012e2:	b25b      	sxtb	r3, r3
 80012e4:	2b07      	cmp	r3, #7
 80012e6:	ddde      	ble.n	80012a6 <tm1637_DataOut+0x12>
	} 
}
 80012e8:	46c0      	nop			; (mov r8, r8)
 80012ea:	46c0      	nop			; (mov r8, r8)
 80012ec:	46bd      	mov	sp, r7
 80012ee:	b004      	add	sp, #16
 80012f0:	bd80      	pop	{r7, pc}

080012f2 <tm1637_TxCommand>:
void tm1637_TxCommand(uint8_t *Command)
{																		//Handles high level (bit by bit) transmission operation
 80012f2:	b580      	push	{r7, lr}
 80012f4:	b086      	sub	sp, #24
 80012f6:	af00      	add	r7, sp, #0
 80012f8:	6078      	str	r0, [r7, #4]
	uint8_t ByteData[8] = {0};
 80012fa:	230c      	movs	r3, #12
 80012fc:	18fb      	adds	r3, r7, r3
 80012fe:	2200      	movs	r2, #0
 8001300:	601a      	str	r2, [r3, #0]
 8001302:	2200      	movs	r2, #0
 8001304:	605a      	str	r2, [r3, #4]

	for(uint8_t i = 0; i < PACKET_SIZE; i++)
 8001306:	2317      	movs	r3, #23
 8001308:	18fb      	adds	r3, r7, r3
 800130a:	2200      	movs	r2, #0
 800130c:	701a      	strb	r2, [r3, #0]
 800130e:	e018      	b.n	8001342 <tm1637_TxCommand+0x50>
	{

		ByteData[i] = (Command[0] & (0x01 << i)) && 1;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	001a      	movs	r2, r3
 8001316:	2117      	movs	r1, #23
 8001318:	187b      	adds	r3, r7, r1
 800131a:	781b      	ldrb	r3, [r3, #0]
 800131c:	411a      	asrs	r2, r3
 800131e:	0013      	movs	r3, r2
 8001320:	2201      	movs	r2, #1
 8001322:	4013      	ands	r3, r2
 8001324:	1e5a      	subs	r2, r3, #1
 8001326:	4193      	sbcs	r3, r2
 8001328:	b2da      	uxtb	r2, r3
 800132a:	0008      	movs	r0, r1
 800132c:	187b      	adds	r3, r7, r1
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	0011      	movs	r1, r2
 8001332:	220c      	movs	r2, #12
 8001334:	18ba      	adds	r2, r7, r2
 8001336:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i < PACKET_SIZE; i++)
 8001338:	183b      	adds	r3, r7, r0
 800133a:	781a      	ldrb	r2, [r3, #0]
 800133c:	183b      	adds	r3, r7, r0
 800133e:	3201      	adds	r2, #1
 8001340:	701a      	strb	r2, [r3, #0]
 8001342:	2317      	movs	r3, #23
 8001344:	18fb      	adds	r3, r7, r3
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	2b07      	cmp	r3, #7
 800134a:	d9e1      	bls.n	8001310 <tm1637_TxCommand+0x1e>

																		//Convert from byte to bit per array element
	}

	tm1637_StartPacket();												//Send start packet bit
 800134c:	f7ff ff88 	bl	8001260 <tm1637_StartPacket>
	tm1637_DataOut(ByteData);											//Send one byte
 8001350:	230c      	movs	r3, #12
 8001352:	18fb      	adds	r3, r7, r3
 8001354:	0018      	movs	r0, r3
 8001356:	f7ff ff9d 	bl	8001294 <tm1637_DataOut>
	tm1637_CLKlow();													//Send one CLK for acknowledgment
 800135a:	f7ff ff2d 	bl	80011b8 <tm1637_CLKlow>
	tm1637_CLKhigh();
 800135e:	f7ff ff0f 	bl	8001180 <tm1637_CLKhigh>
	tm1637_ACKcheck();													//wait for acknowledgment.
 8001362:	f000 f89f 	bl	80014a4 <tm1637_ACKcheck>
	if((Command[0] & 0xC0) != (0xC0))										//Check if the received packet is not an address.
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	781b      	ldrb	r3, [r3, #0]
 800136a:	001a      	movs	r2, r3
 800136c:	23c0      	movs	r3, #192	; 0xc0
 800136e:	4013      	ands	r3, r2
 8001370:	2bc0      	cmp	r3, #192	; 0xc0
 8001372:	d001      	beq.n	8001378 <tm1637_TxCommand+0x86>
	{
		tm1637_EndPacket();
 8001374:	f7ff ff81 	bl	800127a <tm1637_EndPacket>
	}

}
 8001378:	46c0      	nop			; (mov r8, r8)
 800137a:	46bd      	mov	sp, r7
 800137c:	b006      	add	sp, #24
 800137e:	bd80      	pop	{r7, pc}

08001380 <tm1637_TxData>:
void tm1637_TxData(uint8_t *Data, uint8_t PacketSize)
{																		//Handles high level (bit by bit) transmission operation
 8001380:	b580      	push	{r7, lr}
 8001382:	b086      	sub	sp, #24
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
 8001388:	000a      	movs	r2, r1
 800138a:	1cfb      	adds	r3, r7, #3
 800138c:	701a      	strb	r2, [r3, #0]
	uint8_t ByteData[8] = {0};
 800138e:	230c      	movs	r3, #12
 8001390:	18fb      	adds	r3, r7, r3
 8001392:	2200      	movs	r2, #0
 8001394:	601a      	str	r2, [r3, #0]
 8001396:	2200      	movs	r2, #0
 8001398:	605a      	str	r2, [r3, #4]

	for(uint8_t i = 0; i < PacketSize; i++)
 800139a:	2317      	movs	r3, #23
 800139c:	18fb      	adds	r3, r7, r3
 800139e:	2200      	movs	r2, #0
 80013a0:	701a      	strb	r2, [r3, #0]
 80013a2:	e037      	b.n	8001414 <tm1637_TxData+0x94>
	{
		for(uint8_t j = 0; j < 8; j++)
 80013a4:	2316      	movs	r3, #22
 80013a6:	18fb      	adds	r3, r7, r3
 80013a8:	2200      	movs	r2, #0
 80013aa:	701a      	strb	r2, [r3, #0]
 80013ac:	e01c      	b.n	80013e8 <tm1637_TxData+0x68>
		{
			ByteData[j] = (Data[i] & (0x01 << j)) && 1;
 80013ae:	2317      	movs	r3, #23
 80013b0:	18fb      	adds	r3, r7, r3
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	687a      	ldr	r2, [r7, #4]
 80013b6:	18d3      	adds	r3, r2, r3
 80013b8:	781b      	ldrb	r3, [r3, #0]
 80013ba:	001a      	movs	r2, r3
 80013bc:	2116      	movs	r1, #22
 80013be:	187b      	adds	r3, r7, r1
 80013c0:	781b      	ldrb	r3, [r3, #0]
 80013c2:	411a      	asrs	r2, r3
 80013c4:	0013      	movs	r3, r2
 80013c6:	2201      	movs	r2, #1
 80013c8:	4013      	ands	r3, r2
 80013ca:	1e5a      	subs	r2, r3, #1
 80013cc:	4193      	sbcs	r3, r2
 80013ce:	b2da      	uxtb	r2, r3
 80013d0:	0008      	movs	r0, r1
 80013d2:	187b      	adds	r3, r7, r1
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	0011      	movs	r1, r2
 80013d8:	220c      	movs	r2, #12
 80013da:	18ba      	adds	r2, r7, r2
 80013dc:	54d1      	strb	r1, [r2, r3]
		for(uint8_t j = 0; j < 8; j++)
 80013de:	183b      	adds	r3, r7, r0
 80013e0:	781a      	ldrb	r2, [r3, #0]
 80013e2:	183b      	adds	r3, r7, r0
 80013e4:	3201      	adds	r2, #1
 80013e6:	701a      	strb	r2, [r3, #0]
 80013e8:	2316      	movs	r3, #22
 80013ea:	18fb      	adds	r3, r7, r3
 80013ec:	781b      	ldrb	r3, [r3, #0]
 80013ee:	2b07      	cmp	r3, #7
 80013f0:	d9dd      	bls.n	80013ae <tm1637_TxData+0x2e>
		}
		tm1637_DataOut(ByteData);
 80013f2:	230c      	movs	r3, #12
 80013f4:	18fb      	adds	r3, r7, r3
 80013f6:	0018      	movs	r0, r3
 80013f8:	f7ff ff4c 	bl	8001294 <tm1637_DataOut>
		tm1637_CLKlow();
 80013fc:	f7ff fedc 	bl	80011b8 <tm1637_CLKlow>
		tm1637_CLKhigh();
 8001400:	f7ff febe 	bl	8001180 <tm1637_CLKhigh>
		tm1637_ACKcheck();												//Transmit byte by byte
 8001404:	f000 f84e 	bl	80014a4 <tm1637_ACKcheck>
	for(uint8_t i = 0; i < PacketSize; i++)
 8001408:	2117      	movs	r1, #23
 800140a:	187b      	adds	r3, r7, r1
 800140c:	781a      	ldrb	r2, [r3, #0]
 800140e:	187b      	adds	r3, r7, r1
 8001410:	3201      	adds	r2, #1
 8001412:	701a      	strb	r2, [r3, #0]
 8001414:	2317      	movs	r3, #23
 8001416:	18fa      	adds	r2, r7, r3
 8001418:	1cfb      	adds	r3, r7, #3
 800141a:	7812      	ldrb	r2, [r2, #0]
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	429a      	cmp	r2, r3
 8001420:	d3c0      	bcc.n	80013a4 <tm1637_TxData+0x24>

	}
	tm1637_EndPacket();													//Send end packet at the end of data transmission.
 8001422:	f7ff ff2a 	bl	800127a <tm1637_EndPacket>


}
 8001426:	46c0      	nop			; (mov r8, r8)
 8001428:	46bd      	mov	sp, r7
 800142a:	b006      	add	sp, #24
 800142c:	bd80      	pop	{r7, pc}
	...

08001430 <tm1637_Initialize>:
void tm1637_Initialize(uint8_t Direction)								//Since SDI line is doing both transmission and reception
{																		//the corresponding GPIO pin must be reinitialized on the run
 8001430:	b590      	push	{r4, r7, lr}
 8001432:	b089      	sub	sp, #36	; 0x24
 8001434:	af00      	add	r7, sp, #0
 8001436:	0002      	movs	r2, r0
 8001438:	1dfb      	adds	r3, r7, #7
 800143a:	701a      	strb	r2, [r3, #0]
	GPIO_InitTypeDef GPIO_InitStruct = {0};								//To read ACK from TM1637 and to write data to it
 800143c:	240c      	movs	r4, #12
 800143e:	193b      	adds	r3, r7, r4
 8001440:	0018      	movs	r0, r3
 8001442:	2314      	movs	r3, #20
 8001444:	001a      	movs	r2, r3
 8001446:	2100      	movs	r1, #0
 8001448:	f003 f8f6 	bl	8004638 <memset>
	GPIO_InitStruct.Pin = SCLK_Pin;
 800144c:	0021      	movs	r1, r4
 800144e:	187b      	adds	r3, r7, r1
 8001450:	2280      	movs	r2, #128	; 0x80
 8001452:	0052      	lsls	r2, r2, #1
 8001454:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001456:	187b      	adds	r3, r7, r1
 8001458:	2200      	movs	r2, #0
 800145a:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800145c:	187b      	adds	r3, r7, r1
 800145e:	2200      	movs	r2, #0
 8001460:	60da      	str	r2, [r3, #12]
	switch (Direction)													//Depending on the function input initialize the pin as input or output
 8001462:	1dfb      	adds	r3, r7, #7
 8001464:	781b      	ldrb	r3, [r3, #0]
 8001466:	2b00      	cmp	r3, #0
 8001468:	d00b      	beq.n	8001482 <tm1637_Initialize+0x52>
 800146a:	2b01      	cmp	r3, #1
 800146c:	d114      	bne.n	8001498 <tm1637_Initialize+0x68>
	{
		case DISPLAY2STM:
			GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800146e:	187b      	adds	r3, r7, r1
 8001470:	2200      	movs	r2, #0
 8001472:	605a      	str	r2, [r3, #4]
			HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001474:	187b      	adds	r3, r7, r1
 8001476:	4a0a      	ldr	r2, [pc, #40]	; (80014a0 <tm1637_Initialize+0x70>)
 8001478:	0019      	movs	r1, r3
 800147a:	0010      	movs	r0, r2
 800147c:	f000 fa36 	bl	80018ec <HAL_GPIO_Init>
			break;
 8001480:	e00a      	b.n	8001498 <tm1637_Initialize+0x68>
		case STM2DISPLAY:
			GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001482:	210c      	movs	r1, #12
 8001484:	187b      	adds	r3, r7, r1
 8001486:	2201      	movs	r2, #1
 8001488:	605a      	str	r2, [r3, #4]
			HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800148a:	187b      	adds	r3, r7, r1
 800148c:	4a04      	ldr	r2, [pc, #16]	; (80014a0 <tm1637_Initialize+0x70>)
 800148e:	0019      	movs	r1, r3
 8001490:	0010      	movs	r0, r2
 8001492:	f000 fa2b 	bl	80018ec <HAL_GPIO_Init>
			break;
 8001496:	46c0      	nop			; (mov r8, r8)

	}

}
 8001498:	46c0      	nop			; (mov r8, r8)
 800149a:	46bd      	mov	sp, r7
 800149c:	b009      	add	sp, #36	; 0x24
 800149e:	bd90      	pop	{r4, r7, pc}
 80014a0:	50000c00 	.word	0x50000c00

080014a4 <tm1637_ACKcheck>:
void tm1637_ACKcheck()
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
	//Wait for acknowledgment bit
	tm1637_Initialize(DISPLAY2STM);										//initialize pin as input
 80014a8:	2001      	movs	r0, #1
 80014aa:	f7ff ffc1 	bl	8001430 <tm1637_Initialize>
	tm1637_CLKlow();													//lower CLK line
 80014ae:	f7ff fe83 	bl	80011b8 <tm1637_CLKlow>
	while(HAL_GPIO_ReadPin(SCLK_GPIO_Port, SCLK_Pin))					//Wait until ACK bit is received
 80014b2:	e002      	b.n	80014ba <tm1637_ACKcheck+0x16>
	tm1637_Initialize(STM2DISPLAY);										//initialize pin as output for data transfer
 80014b4:	2000      	movs	r0, #0
 80014b6:	f7ff ffbb 	bl	8001430 <tm1637_Initialize>
	while(HAL_GPIO_ReadPin(SCLK_GPIO_Port, SCLK_Pin))					//Wait until ACK bit is received
 80014ba:	2380      	movs	r3, #128	; 0x80
 80014bc:	005b      	lsls	r3, r3, #1
 80014be:	4a05      	ldr	r2, [pc, #20]	; (80014d4 <tm1637_ACKcheck+0x30>)
 80014c0:	0019      	movs	r1, r3
 80014c2:	0010      	movs	r0, r2
 80014c4:	f000 fb90 	bl	8001be8 <HAL_GPIO_ReadPin>
 80014c8:	1e03      	subs	r3, r0, #0
 80014ca:	d1f3      	bne.n	80014b4 <tm1637_ACKcheck+0x10>
}
 80014cc:	46c0      	nop			; (mov r8, r8)
 80014ce:	46c0      	nop			; (mov r8, r8)
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	50000400 	.word	0x50000400

080014d8 <tm1637_DisplayHandle>:
	tm1637_TxData(EmptyBuffer, 4);
	CommandCarrier[0] = DISPLAY_OFF;
	tm1637_TxCommand(CommandCarrier);
}
uint8_t tm1637_DisplayHandle(uint8_t Brightness, uint8_t *DisplayBuffer)
{
 80014d8:	b5b0      	push	{r4, r5, r7, lr}
 80014da:	b084      	sub	sp, #16
 80014dc:	af00      	add	r7, sp, #0
 80014de:	0002      	movs	r2, r0
 80014e0:	6039      	str	r1, [r7, #0]
 80014e2:	1dfb      	adds	r3, r7, #7
 80014e4:	701a      	strb	r2, [r3, #0]
	//This function handles the low level protocol used to set data address of TM1637 and turn the display on
	//#param Brightness is used to set the brightness level of the display. This function accepts Brightness value between 0 and 7
	//#param *DisplayBuffer is the buffer used to map data from the RAM to the display each element corresponds to one segment in the display
	uint8_t CommandCarrier[1] = {0};
 80014e6:	210c      	movs	r1, #12
 80014e8:	187b      	adds	r3, r7, r1
 80014ea:	4a19      	ldr	r2, [pc, #100]	; (8001550 <tm1637_DisplayHandle+0x78>)
 80014ec:	7812      	ldrb	r2, [r2, #0]
 80014ee:	701a      	strb	r2, [r3, #0]
	tm1637_StatusTypedef ParameterFalidation = TM1637_ERROR;
 80014f0:	250f      	movs	r5, #15
 80014f2:	197b      	adds	r3, r7, r5
 80014f4:	2201      	movs	r2, #1
 80014f6:	701a      	strb	r2, [r3, #0]
	if(Brightness <= 7)												//there are 7 levels of brightness
 80014f8:	1dfb      	adds	r3, r7, #7
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	2b07      	cmp	r3, #7
 80014fe:	d81f      	bhi.n	8001540 <tm1637_DisplayHandle+0x68>
	{
	  CommandCarrier[0] = DATA_SET;									//Send set data command
 8001500:	187b      	adds	r3, r7, r1
 8001502:	2240      	movs	r2, #64	; 0x40
 8001504:	701a      	strb	r2, [r3, #0]
	  tm1637_TxCommand(CommandCarrier);
 8001506:	000c      	movs	r4, r1
 8001508:	187b      	adds	r3, r7, r1
 800150a:	0018      	movs	r0, r3
 800150c:	f7ff fef1 	bl	80012f2 <tm1637_TxCommand>
	  CommandCarrier[0] = C0H;										//Set address
 8001510:	0021      	movs	r1, r4
 8001512:	187b      	adds	r3, r7, r1
 8001514:	22c0      	movs	r2, #192	; 0xc0
 8001516:	701a      	strb	r2, [r3, #0]
	  tm1637_TxCommand(CommandCarrier);
 8001518:	187b      	adds	r3, r7, r1
 800151a:	0018      	movs	r0, r3
 800151c:	f7ff fee9 	bl	80012f2 <tm1637_TxCommand>

	  tm1637_TxData(DisplayBuffer, 4);								//Map the data stored in RAM to the display
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	2104      	movs	r1, #4
 8001524:	0018      	movs	r0, r3
 8001526:	f7ff ff2b 	bl	8001380 <tm1637_TxData>
	  tm1637_SetBrighness(Brightness);								//Turn on display and set brightness
 800152a:	1dfb      	adds	r3, r7, #7
 800152c:	781b      	ldrb	r3, [r3, #0]
 800152e:	0018      	movs	r0, r3
 8001530:	f000 f810 	bl	8001554 <tm1637_SetBrighness>
		ParameterFalidation = TM1637_OK;
 8001534:	197b      	adds	r3, r7, r5
 8001536:	2200      	movs	r2, #0
 8001538:	701a      	strb	r2, [r3, #0]
		return ParameterFalidation;
 800153a:	197b      	adds	r3, r7, r5
 800153c:	781b      	ldrb	r3, [r3, #0]
 800153e:	e002      	b.n	8001546 <tm1637_DisplayHandle+0x6e>
	}
	return ParameterFalidation;
 8001540:	230f      	movs	r3, #15
 8001542:	18fb      	adds	r3, r7, r3
 8001544:	781b      	ldrb	r3, [r3, #0]
}
 8001546:	0018      	movs	r0, r3
 8001548:	46bd      	mov	sp, r7
 800154a:	b004      	add	sp, #16
 800154c:	bdb0      	pop	{r4, r5, r7, pc}
 800154e:	46c0      	nop			; (mov r8, r8)
 8001550:	08004984 	.word	0x08004984

08001554 <tm1637_SetBrighness>:
tm1637_StatusTypedef tm1637_SetBrighness(uint8_t BrighnessLevel)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b086      	sub	sp, #24
 8001558:	af00      	add	r7, sp, #0
 800155a:	0002      	movs	r2, r0
 800155c:	1dfb      	adds	r3, r7, #7
 800155e:	701a      	strb	r2, [r3, #0]
	uint8_t BrighnessBuffer[8] = {0};
 8001560:	230c      	movs	r3, #12
 8001562:	18fb      	adds	r3, r7, r3
 8001564:	2200      	movs	r2, #0
 8001566:	601a      	str	r2, [r3, #0]
 8001568:	2200      	movs	r2, #0
 800156a:	605a      	str	r2, [r3, #4]
	tm1637_StatusTypedef ParameterFalidation = TM1637_ERROR;
 800156c:	2316      	movs	r3, #22
 800156e:	18fb      	adds	r3, r7, r3
 8001570:	2201      	movs	r2, #1
 8001572:	701a      	strb	r2, [r3, #0]
	if(BrighnessLevel <= 7)												//there are 7 levels of brightness
 8001574:	1dfb      	adds	r3, r7, #7
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	2b07      	cmp	r3, #7
 800157a:	d83e      	bhi.n	80015fa <tm1637_SetBrighness+0xa6>
	{																	//Any value above that will be ignored.
		BrighnessLevel = BrighnessLevel | DISPLAY_ON;					//Set Brightness level with display on command
 800157c:	1dfb      	adds	r3, r7, #7
 800157e:	1dfa      	adds	r2, r7, #7
 8001580:	7812      	ldrb	r2, [r2, #0]
 8001582:	2178      	movs	r1, #120	; 0x78
 8001584:	4249      	negs	r1, r1
 8001586:	430a      	orrs	r2, r1
 8001588:	701a      	strb	r2, [r3, #0]

		for(uint8_t i = 0; i < 8; i++)
 800158a:	2317      	movs	r3, #23
 800158c:	18fb      	adds	r3, r7, r3
 800158e:	2200      	movs	r2, #0
 8001590:	701a      	strb	r2, [r3, #0]
 8001592:	e017      	b.n	80015c4 <tm1637_SetBrighness+0x70>
		{
			BrighnessBuffer[i] = (BrighnessLevel & (0x01 << i)) && 1;
 8001594:	1dfb      	adds	r3, r7, #7
 8001596:	781a      	ldrb	r2, [r3, #0]
 8001598:	2117      	movs	r1, #23
 800159a:	187b      	adds	r3, r7, r1
 800159c:	781b      	ldrb	r3, [r3, #0]
 800159e:	411a      	asrs	r2, r3
 80015a0:	0013      	movs	r3, r2
 80015a2:	2201      	movs	r2, #1
 80015a4:	4013      	ands	r3, r2
 80015a6:	1e5a      	subs	r2, r3, #1
 80015a8:	4193      	sbcs	r3, r2
 80015aa:	b2da      	uxtb	r2, r3
 80015ac:	0008      	movs	r0, r1
 80015ae:	187b      	adds	r3, r7, r1
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	0011      	movs	r1, r2
 80015b4:	220c      	movs	r2, #12
 80015b6:	18ba      	adds	r2, r7, r2
 80015b8:	54d1      	strb	r1, [r2, r3]
		for(uint8_t i = 0; i < 8; i++)
 80015ba:	183b      	adds	r3, r7, r0
 80015bc:	781a      	ldrb	r2, [r3, #0]
 80015be:	183b      	adds	r3, r7, r0
 80015c0:	3201      	adds	r2, #1
 80015c2:	701a      	strb	r2, [r3, #0]
 80015c4:	2317      	movs	r3, #23
 80015c6:	18fb      	adds	r3, r7, r3
 80015c8:	781b      	ldrb	r3, [r3, #0]
 80015ca:	2b07      	cmp	r3, #7
 80015cc:	d9e2      	bls.n	8001594 <tm1637_SetBrighness+0x40>
		}
		tm1637_StartPacket();
 80015ce:	f7ff fe47 	bl	8001260 <tm1637_StartPacket>
		tm1637_DataOut(BrighnessBuffer);
 80015d2:	230c      	movs	r3, #12
 80015d4:	18fb      	adds	r3, r7, r3
 80015d6:	0018      	movs	r0, r3
 80015d8:	f7ff fe5c 	bl	8001294 <tm1637_DataOut>
		tm1637_CLKlow();													//Send one CLK for acknowledgment
 80015dc:	f7ff fdec 	bl	80011b8 <tm1637_CLKlow>
		tm1637_CLKhigh();
 80015e0:	f7ff fdce 	bl	8001180 <tm1637_CLKhigh>
		tm1637_ACKcheck();													//wait for acknowledgment.
 80015e4:	f7ff ff5e 	bl	80014a4 <tm1637_ACKcheck>
		tm1637_EndPacket();
 80015e8:	f7ff fe47 	bl	800127a <tm1637_EndPacket>
		ParameterFalidation = TM1637_OK;
 80015ec:	2116      	movs	r1, #22
 80015ee:	187b      	adds	r3, r7, r1
 80015f0:	2200      	movs	r2, #0
 80015f2:	701a      	strb	r2, [r3, #0]
		return ParameterFalidation;
 80015f4:	187b      	adds	r3, r7, r1
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	e002      	b.n	8001600 <tm1637_SetBrighness+0xac>
	}
	return ParameterFalidation;
 80015fa:	2316      	movs	r3, #22
 80015fc:	18fb      	adds	r3, r7, r3
 80015fe:	781b      	ldrb	r3, [r3, #0]
}
 8001600:	0018      	movs	r0, r3
 8001602:	46bd      	mov	sp, r7
 8001604:	b006      	add	sp, #24
 8001606:	bd80      	pop	{r7, pc}

08001608 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b082      	sub	sp, #8
 800160c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800160e:	1dfb      	adds	r3, r7, #7
 8001610:	2200      	movs	r2, #0
 8001612:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001614:	4b0b      	ldr	r3, [pc, #44]	; (8001644 <HAL_Init+0x3c>)
 8001616:	681a      	ldr	r2, [r3, #0]
 8001618:	4b0a      	ldr	r3, [pc, #40]	; (8001644 <HAL_Init+0x3c>)
 800161a:	2140      	movs	r1, #64	; 0x40
 800161c:	430a      	orrs	r2, r1
 800161e:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001620:	2000      	movs	r0, #0
 8001622:	f000 f811 	bl	8001648 <HAL_InitTick>
 8001626:	1e03      	subs	r3, r0, #0
 8001628:	d003      	beq.n	8001632 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 800162a:	1dfb      	adds	r3, r7, #7
 800162c:	2201      	movs	r2, #1
 800162e:	701a      	strb	r2, [r3, #0]
 8001630:	e001      	b.n	8001636 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001632:	f7ff fa3b 	bl	8000aac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001636:	1dfb      	adds	r3, r7, #7
 8001638:	781b      	ldrb	r3, [r3, #0]
}
 800163a:	0018      	movs	r0, r3
 800163c:	46bd      	mov	sp, r7
 800163e:	b002      	add	sp, #8
 8001640:	bd80      	pop	{r7, pc}
 8001642:	46c0      	nop			; (mov r8, r8)
 8001644:	40022000 	.word	0x40022000

08001648 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001648:	b590      	push	{r4, r7, lr}
 800164a:	b083      	sub	sp, #12
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001650:	4b14      	ldr	r3, [pc, #80]	; (80016a4 <HAL_InitTick+0x5c>)
 8001652:	681c      	ldr	r4, [r3, #0]
 8001654:	4b14      	ldr	r3, [pc, #80]	; (80016a8 <HAL_InitTick+0x60>)
 8001656:	781b      	ldrb	r3, [r3, #0]
 8001658:	0019      	movs	r1, r3
 800165a:	23fa      	movs	r3, #250	; 0xfa
 800165c:	0098      	lsls	r0, r3, #2
 800165e:	f7fe fd5b 	bl	8000118 <__udivsi3>
 8001662:	0003      	movs	r3, r0
 8001664:	0019      	movs	r1, r3
 8001666:	0020      	movs	r0, r4
 8001668:	f7fe fd56 	bl	8000118 <__udivsi3>
 800166c:	0003      	movs	r3, r0
 800166e:	0018      	movs	r0, r3
 8001670:	f000 f92f 	bl	80018d2 <HAL_SYSTICK_Config>
 8001674:	1e03      	subs	r3, r0, #0
 8001676:	d001      	beq.n	800167c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001678:	2301      	movs	r3, #1
 800167a:	e00f      	b.n	800169c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	2b03      	cmp	r3, #3
 8001680:	d80b      	bhi.n	800169a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001682:	6879      	ldr	r1, [r7, #4]
 8001684:	2301      	movs	r3, #1
 8001686:	425b      	negs	r3, r3
 8001688:	2200      	movs	r2, #0
 800168a:	0018      	movs	r0, r3
 800168c:	f000 f8fc 	bl	8001888 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001690:	4b06      	ldr	r3, [pc, #24]	; (80016ac <HAL_InitTick+0x64>)
 8001692:	687a      	ldr	r2, [r7, #4]
 8001694:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001696:	2300      	movs	r3, #0
 8001698:	e000      	b.n	800169c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800169a:	2301      	movs	r3, #1
}
 800169c:	0018      	movs	r0, r3
 800169e:	46bd      	mov	sp, r7
 80016a0:	b003      	add	sp, #12
 80016a2:	bd90      	pop	{r4, r7, pc}
 80016a4:	20000000 	.word	0x20000000
 80016a8:	20000008 	.word	0x20000008
 80016ac:	20000004 	.word	0x20000004

080016b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016b4:	4b05      	ldr	r3, [pc, #20]	; (80016cc <HAL_IncTick+0x1c>)
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	001a      	movs	r2, r3
 80016ba:	4b05      	ldr	r3, [pc, #20]	; (80016d0 <HAL_IncTick+0x20>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	18d2      	adds	r2, r2, r3
 80016c0:	4b03      	ldr	r3, [pc, #12]	; (80016d0 <HAL_IncTick+0x20>)
 80016c2:	601a      	str	r2, [r3, #0]
}
 80016c4:	46c0      	nop			; (mov r8, r8)
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	46c0      	nop			; (mov r8, r8)
 80016cc:	20000008 	.word	0x20000008
 80016d0:	2000014c 	.word	0x2000014c

080016d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	af00      	add	r7, sp, #0
  return uwTick;
 80016d8:	4b02      	ldr	r3, [pc, #8]	; (80016e4 <HAL_GetTick+0x10>)
 80016da:	681b      	ldr	r3, [r3, #0]
}
 80016dc:	0018      	movs	r0, r3
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	46c0      	nop			; (mov r8, r8)
 80016e4:	2000014c 	.word	0x2000014c

080016e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b084      	sub	sp, #16
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016f0:	f7ff fff0 	bl	80016d4 <HAL_GetTick>
 80016f4:	0003      	movs	r3, r0
 80016f6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	3301      	adds	r3, #1
 8001700:	d005      	beq.n	800170e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001702:	4b0a      	ldr	r3, [pc, #40]	; (800172c <HAL_Delay+0x44>)
 8001704:	781b      	ldrb	r3, [r3, #0]
 8001706:	001a      	movs	r2, r3
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	189b      	adds	r3, r3, r2
 800170c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800170e:	46c0      	nop			; (mov r8, r8)
 8001710:	f7ff ffe0 	bl	80016d4 <HAL_GetTick>
 8001714:	0002      	movs	r2, r0
 8001716:	68bb      	ldr	r3, [r7, #8]
 8001718:	1ad3      	subs	r3, r2, r3
 800171a:	68fa      	ldr	r2, [r7, #12]
 800171c:	429a      	cmp	r2, r3
 800171e:	d8f7      	bhi.n	8001710 <HAL_Delay+0x28>
  {
  }
}
 8001720:	46c0      	nop			; (mov r8, r8)
 8001722:	46c0      	nop			; (mov r8, r8)
 8001724:	46bd      	mov	sp, r7
 8001726:	b004      	add	sp, #16
 8001728:	bd80      	pop	{r7, pc}
 800172a:	46c0      	nop			; (mov r8, r8)
 800172c:	20000008 	.word	0x20000008

08001730 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b082      	sub	sp, #8
 8001734:	af00      	add	r7, sp, #0
 8001736:	0002      	movs	r2, r0
 8001738:	1dfb      	adds	r3, r7, #7
 800173a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800173c:	1dfb      	adds	r3, r7, #7
 800173e:	781b      	ldrb	r3, [r3, #0]
 8001740:	2b7f      	cmp	r3, #127	; 0x7f
 8001742:	d809      	bhi.n	8001758 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001744:	1dfb      	adds	r3, r7, #7
 8001746:	781b      	ldrb	r3, [r3, #0]
 8001748:	001a      	movs	r2, r3
 800174a:	231f      	movs	r3, #31
 800174c:	401a      	ands	r2, r3
 800174e:	4b04      	ldr	r3, [pc, #16]	; (8001760 <__NVIC_EnableIRQ+0x30>)
 8001750:	2101      	movs	r1, #1
 8001752:	4091      	lsls	r1, r2
 8001754:	000a      	movs	r2, r1
 8001756:	601a      	str	r2, [r3, #0]
  }
}
 8001758:	46c0      	nop			; (mov r8, r8)
 800175a:	46bd      	mov	sp, r7
 800175c:	b002      	add	sp, #8
 800175e:	bd80      	pop	{r7, pc}
 8001760:	e000e100 	.word	0xe000e100

08001764 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001764:	b590      	push	{r4, r7, lr}
 8001766:	b083      	sub	sp, #12
 8001768:	af00      	add	r7, sp, #0
 800176a:	0002      	movs	r2, r0
 800176c:	6039      	str	r1, [r7, #0]
 800176e:	1dfb      	adds	r3, r7, #7
 8001770:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001772:	1dfb      	adds	r3, r7, #7
 8001774:	781b      	ldrb	r3, [r3, #0]
 8001776:	2b7f      	cmp	r3, #127	; 0x7f
 8001778:	d828      	bhi.n	80017cc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800177a:	4a2f      	ldr	r2, [pc, #188]	; (8001838 <__NVIC_SetPriority+0xd4>)
 800177c:	1dfb      	adds	r3, r7, #7
 800177e:	781b      	ldrb	r3, [r3, #0]
 8001780:	b25b      	sxtb	r3, r3
 8001782:	089b      	lsrs	r3, r3, #2
 8001784:	33c0      	adds	r3, #192	; 0xc0
 8001786:	009b      	lsls	r3, r3, #2
 8001788:	589b      	ldr	r3, [r3, r2]
 800178a:	1dfa      	adds	r2, r7, #7
 800178c:	7812      	ldrb	r2, [r2, #0]
 800178e:	0011      	movs	r1, r2
 8001790:	2203      	movs	r2, #3
 8001792:	400a      	ands	r2, r1
 8001794:	00d2      	lsls	r2, r2, #3
 8001796:	21ff      	movs	r1, #255	; 0xff
 8001798:	4091      	lsls	r1, r2
 800179a:	000a      	movs	r2, r1
 800179c:	43d2      	mvns	r2, r2
 800179e:	401a      	ands	r2, r3
 80017a0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	019b      	lsls	r3, r3, #6
 80017a6:	22ff      	movs	r2, #255	; 0xff
 80017a8:	401a      	ands	r2, r3
 80017aa:	1dfb      	adds	r3, r7, #7
 80017ac:	781b      	ldrb	r3, [r3, #0]
 80017ae:	0018      	movs	r0, r3
 80017b0:	2303      	movs	r3, #3
 80017b2:	4003      	ands	r3, r0
 80017b4:	00db      	lsls	r3, r3, #3
 80017b6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80017b8:	481f      	ldr	r0, [pc, #124]	; (8001838 <__NVIC_SetPriority+0xd4>)
 80017ba:	1dfb      	adds	r3, r7, #7
 80017bc:	781b      	ldrb	r3, [r3, #0]
 80017be:	b25b      	sxtb	r3, r3
 80017c0:	089b      	lsrs	r3, r3, #2
 80017c2:	430a      	orrs	r2, r1
 80017c4:	33c0      	adds	r3, #192	; 0xc0
 80017c6:	009b      	lsls	r3, r3, #2
 80017c8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80017ca:	e031      	b.n	8001830 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80017cc:	4a1b      	ldr	r2, [pc, #108]	; (800183c <__NVIC_SetPriority+0xd8>)
 80017ce:	1dfb      	adds	r3, r7, #7
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	0019      	movs	r1, r3
 80017d4:	230f      	movs	r3, #15
 80017d6:	400b      	ands	r3, r1
 80017d8:	3b08      	subs	r3, #8
 80017da:	089b      	lsrs	r3, r3, #2
 80017dc:	3306      	adds	r3, #6
 80017de:	009b      	lsls	r3, r3, #2
 80017e0:	18d3      	adds	r3, r2, r3
 80017e2:	3304      	adds	r3, #4
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	1dfa      	adds	r2, r7, #7
 80017e8:	7812      	ldrb	r2, [r2, #0]
 80017ea:	0011      	movs	r1, r2
 80017ec:	2203      	movs	r2, #3
 80017ee:	400a      	ands	r2, r1
 80017f0:	00d2      	lsls	r2, r2, #3
 80017f2:	21ff      	movs	r1, #255	; 0xff
 80017f4:	4091      	lsls	r1, r2
 80017f6:	000a      	movs	r2, r1
 80017f8:	43d2      	mvns	r2, r2
 80017fa:	401a      	ands	r2, r3
 80017fc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	019b      	lsls	r3, r3, #6
 8001802:	22ff      	movs	r2, #255	; 0xff
 8001804:	401a      	ands	r2, r3
 8001806:	1dfb      	adds	r3, r7, #7
 8001808:	781b      	ldrb	r3, [r3, #0]
 800180a:	0018      	movs	r0, r3
 800180c:	2303      	movs	r3, #3
 800180e:	4003      	ands	r3, r0
 8001810:	00db      	lsls	r3, r3, #3
 8001812:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001814:	4809      	ldr	r0, [pc, #36]	; (800183c <__NVIC_SetPriority+0xd8>)
 8001816:	1dfb      	adds	r3, r7, #7
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	001c      	movs	r4, r3
 800181c:	230f      	movs	r3, #15
 800181e:	4023      	ands	r3, r4
 8001820:	3b08      	subs	r3, #8
 8001822:	089b      	lsrs	r3, r3, #2
 8001824:	430a      	orrs	r2, r1
 8001826:	3306      	adds	r3, #6
 8001828:	009b      	lsls	r3, r3, #2
 800182a:	18c3      	adds	r3, r0, r3
 800182c:	3304      	adds	r3, #4
 800182e:	601a      	str	r2, [r3, #0]
}
 8001830:	46c0      	nop			; (mov r8, r8)
 8001832:	46bd      	mov	sp, r7
 8001834:	b003      	add	sp, #12
 8001836:	bd90      	pop	{r4, r7, pc}
 8001838:	e000e100 	.word	0xe000e100
 800183c:	e000ed00 	.word	0xe000ed00

08001840 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	1e5a      	subs	r2, r3, #1
 800184c:	2380      	movs	r3, #128	; 0x80
 800184e:	045b      	lsls	r3, r3, #17
 8001850:	429a      	cmp	r2, r3
 8001852:	d301      	bcc.n	8001858 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001854:	2301      	movs	r3, #1
 8001856:	e010      	b.n	800187a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001858:	4b0a      	ldr	r3, [pc, #40]	; (8001884 <SysTick_Config+0x44>)
 800185a:	687a      	ldr	r2, [r7, #4]
 800185c:	3a01      	subs	r2, #1
 800185e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001860:	2301      	movs	r3, #1
 8001862:	425b      	negs	r3, r3
 8001864:	2103      	movs	r1, #3
 8001866:	0018      	movs	r0, r3
 8001868:	f7ff ff7c 	bl	8001764 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800186c:	4b05      	ldr	r3, [pc, #20]	; (8001884 <SysTick_Config+0x44>)
 800186e:	2200      	movs	r2, #0
 8001870:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001872:	4b04      	ldr	r3, [pc, #16]	; (8001884 <SysTick_Config+0x44>)
 8001874:	2207      	movs	r2, #7
 8001876:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001878:	2300      	movs	r3, #0
}
 800187a:	0018      	movs	r0, r3
 800187c:	46bd      	mov	sp, r7
 800187e:	b002      	add	sp, #8
 8001880:	bd80      	pop	{r7, pc}
 8001882:	46c0      	nop			; (mov r8, r8)
 8001884:	e000e010 	.word	0xe000e010

08001888 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001888:	b580      	push	{r7, lr}
 800188a:	b084      	sub	sp, #16
 800188c:	af00      	add	r7, sp, #0
 800188e:	60b9      	str	r1, [r7, #8]
 8001890:	607a      	str	r2, [r7, #4]
 8001892:	210f      	movs	r1, #15
 8001894:	187b      	adds	r3, r7, r1
 8001896:	1c02      	adds	r2, r0, #0
 8001898:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800189a:	68ba      	ldr	r2, [r7, #8]
 800189c:	187b      	adds	r3, r7, r1
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	b25b      	sxtb	r3, r3
 80018a2:	0011      	movs	r1, r2
 80018a4:	0018      	movs	r0, r3
 80018a6:	f7ff ff5d 	bl	8001764 <__NVIC_SetPriority>
}
 80018aa:	46c0      	nop			; (mov r8, r8)
 80018ac:	46bd      	mov	sp, r7
 80018ae:	b004      	add	sp, #16
 80018b0:	bd80      	pop	{r7, pc}

080018b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018b2:	b580      	push	{r7, lr}
 80018b4:	b082      	sub	sp, #8
 80018b6:	af00      	add	r7, sp, #0
 80018b8:	0002      	movs	r2, r0
 80018ba:	1dfb      	adds	r3, r7, #7
 80018bc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018be:	1dfb      	adds	r3, r7, #7
 80018c0:	781b      	ldrb	r3, [r3, #0]
 80018c2:	b25b      	sxtb	r3, r3
 80018c4:	0018      	movs	r0, r3
 80018c6:	f7ff ff33 	bl	8001730 <__NVIC_EnableIRQ>
}
 80018ca:	46c0      	nop			; (mov r8, r8)
 80018cc:	46bd      	mov	sp, r7
 80018ce:	b002      	add	sp, #8
 80018d0:	bd80      	pop	{r7, pc}

080018d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018d2:	b580      	push	{r7, lr}
 80018d4:	b082      	sub	sp, #8
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	0018      	movs	r0, r3
 80018de:	f7ff ffaf 	bl	8001840 <SysTick_Config>
 80018e2:	0003      	movs	r3, r0
}
 80018e4:	0018      	movs	r0, r3
 80018e6:	46bd      	mov	sp, r7
 80018e8:	b002      	add	sp, #8
 80018ea:	bd80      	pop	{r7, pc}

080018ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b086      	sub	sp, #24
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
 80018f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80018f6:	2300      	movs	r3, #0
 80018f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80018fa:	2300      	movs	r3, #0
 80018fc:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80018fe:	2300      	movs	r3, #0
 8001900:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001902:	e155      	b.n	8001bb0 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	2101      	movs	r1, #1
 800190a:	697a      	ldr	r2, [r7, #20]
 800190c:	4091      	lsls	r1, r2
 800190e:	000a      	movs	r2, r1
 8001910:	4013      	ands	r3, r2
 8001912:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d100      	bne.n	800191c <HAL_GPIO_Init+0x30>
 800191a:	e146      	b.n	8001baa <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	2203      	movs	r2, #3
 8001922:	4013      	ands	r3, r2
 8001924:	2b01      	cmp	r3, #1
 8001926:	d005      	beq.n	8001934 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	2203      	movs	r2, #3
 800192e:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001930:	2b02      	cmp	r3, #2
 8001932:	d130      	bne.n	8001996 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	689b      	ldr	r3, [r3, #8]
 8001938:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800193a:	697b      	ldr	r3, [r7, #20]
 800193c:	005b      	lsls	r3, r3, #1
 800193e:	2203      	movs	r2, #3
 8001940:	409a      	lsls	r2, r3
 8001942:	0013      	movs	r3, r2
 8001944:	43da      	mvns	r2, r3
 8001946:	693b      	ldr	r3, [r7, #16]
 8001948:	4013      	ands	r3, r2
 800194a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	68da      	ldr	r2, [r3, #12]
 8001950:	697b      	ldr	r3, [r7, #20]
 8001952:	005b      	lsls	r3, r3, #1
 8001954:	409a      	lsls	r2, r3
 8001956:	0013      	movs	r3, r2
 8001958:	693a      	ldr	r2, [r7, #16]
 800195a:	4313      	orrs	r3, r2
 800195c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	693a      	ldr	r2, [r7, #16]
 8001962:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800196a:	2201      	movs	r2, #1
 800196c:	697b      	ldr	r3, [r7, #20]
 800196e:	409a      	lsls	r2, r3
 8001970:	0013      	movs	r3, r2
 8001972:	43da      	mvns	r2, r3
 8001974:	693b      	ldr	r3, [r7, #16]
 8001976:	4013      	ands	r3, r2
 8001978:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	091b      	lsrs	r3, r3, #4
 8001980:	2201      	movs	r2, #1
 8001982:	401a      	ands	r2, r3
 8001984:	697b      	ldr	r3, [r7, #20]
 8001986:	409a      	lsls	r2, r3
 8001988:	0013      	movs	r3, r2
 800198a:	693a      	ldr	r2, [r7, #16]
 800198c:	4313      	orrs	r3, r2
 800198e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	693a      	ldr	r2, [r7, #16]
 8001994:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	2203      	movs	r2, #3
 800199c:	4013      	ands	r3, r2
 800199e:	2b03      	cmp	r3, #3
 80019a0:	d017      	beq.n	80019d2 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	68db      	ldr	r3, [r3, #12]
 80019a6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	005b      	lsls	r3, r3, #1
 80019ac:	2203      	movs	r2, #3
 80019ae:	409a      	lsls	r2, r3
 80019b0:	0013      	movs	r3, r2
 80019b2:	43da      	mvns	r2, r3
 80019b4:	693b      	ldr	r3, [r7, #16]
 80019b6:	4013      	ands	r3, r2
 80019b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	689a      	ldr	r2, [r3, #8]
 80019be:	697b      	ldr	r3, [r7, #20]
 80019c0:	005b      	lsls	r3, r3, #1
 80019c2:	409a      	lsls	r2, r3
 80019c4:	0013      	movs	r3, r2
 80019c6:	693a      	ldr	r2, [r7, #16]
 80019c8:	4313      	orrs	r3, r2
 80019ca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	693a      	ldr	r2, [r7, #16]
 80019d0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	685b      	ldr	r3, [r3, #4]
 80019d6:	2203      	movs	r2, #3
 80019d8:	4013      	ands	r3, r2
 80019da:	2b02      	cmp	r3, #2
 80019dc:	d123      	bne.n	8001a26 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80019de:	697b      	ldr	r3, [r7, #20]
 80019e0:	08da      	lsrs	r2, r3, #3
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	3208      	adds	r2, #8
 80019e6:	0092      	lsls	r2, r2, #2
 80019e8:	58d3      	ldr	r3, [r2, r3]
 80019ea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80019ec:	697b      	ldr	r3, [r7, #20]
 80019ee:	2207      	movs	r2, #7
 80019f0:	4013      	ands	r3, r2
 80019f2:	009b      	lsls	r3, r3, #2
 80019f4:	220f      	movs	r2, #15
 80019f6:	409a      	lsls	r2, r3
 80019f8:	0013      	movs	r3, r2
 80019fa:	43da      	mvns	r2, r3
 80019fc:	693b      	ldr	r3, [r7, #16]
 80019fe:	4013      	ands	r3, r2
 8001a00:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	691a      	ldr	r2, [r3, #16]
 8001a06:	697b      	ldr	r3, [r7, #20]
 8001a08:	2107      	movs	r1, #7
 8001a0a:	400b      	ands	r3, r1
 8001a0c:	009b      	lsls	r3, r3, #2
 8001a0e:	409a      	lsls	r2, r3
 8001a10:	0013      	movs	r3, r2
 8001a12:	693a      	ldr	r2, [r7, #16]
 8001a14:	4313      	orrs	r3, r2
 8001a16:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	08da      	lsrs	r2, r3, #3
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	3208      	adds	r2, #8
 8001a20:	0092      	lsls	r2, r2, #2
 8001a22:	6939      	ldr	r1, [r7, #16]
 8001a24:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	005b      	lsls	r3, r3, #1
 8001a30:	2203      	movs	r2, #3
 8001a32:	409a      	lsls	r2, r3
 8001a34:	0013      	movs	r3, r2
 8001a36:	43da      	mvns	r2, r3
 8001a38:	693b      	ldr	r3, [r7, #16]
 8001a3a:	4013      	ands	r3, r2
 8001a3c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	685b      	ldr	r3, [r3, #4]
 8001a42:	2203      	movs	r2, #3
 8001a44:	401a      	ands	r2, r3
 8001a46:	697b      	ldr	r3, [r7, #20]
 8001a48:	005b      	lsls	r3, r3, #1
 8001a4a:	409a      	lsls	r2, r3
 8001a4c:	0013      	movs	r3, r2
 8001a4e:	693a      	ldr	r2, [r7, #16]
 8001a50:	4313      	orrs	r3, r2
 8001a52:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	693a      	ldr	r2, [r7, #16]
 8001a58:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	685a      	ldr	r2, [r3, #4]
 8001a5e:	23c0      	movs	r3, #192	; 0xc0
 8001a60:	029b      	lsls	r3, r3, #10
 8001a62:	4013      	ands	r3, r2
 8001a64:	d100      	bne.n	8001a68 <HAL_GPIO_Init+0x17c>
 8001a66:	e0a0      	b.n	8001baa <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a68:	4b57      	ldr	r3, [pc, #348]	; (8001bc8 <HAL_GPIO_Init+0x2dc>)
 8001a6a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a6c:	4b56      	ldr	r3, [pc, #344]	; (8001bc8 <HAL_GPIO_Init+0x2dc>)
 8001a6e:	2101      	movs	r1, #1
 8001a70:	430a      	orrs	r2, r1
 8001a72:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a74:	4a55      	ldr	r2, [pc, #340]	; (8001bcc <HAL_GPIO_Init+0x2e0>)
 8001a76:	697b      	ldr	r3, [r7, #20]
 8001a78:	089b      	lsrs	r3, r3, #2
 8001a7a:	3302      	adds	r3, #2
 8001a7c:	009b      	lsls	r3, r3, #2
 8001a7e:	589b      	ldr	r3, [r3, r2]
 8001a80:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001a82:	697b      	ldr	r3, [r7, #20]
 8001a84:	2203      	movs	r2, #3
 8001a86:	4013      	ands	r3, r2
 8001a88:	009b      	lsls	r3, r3, #2
 8001a8a:	220f      	movs	r2, #15
 8001a8c:	409a      	lsls	r2, r3
 8001a8e:	0013      	movs	r3, r2
 8001a90:	43da      	mvns	r2, r3
 8001a92:	693b      	ldr	r3, [r7, #16]
 8001a94:	4013      	ands	r3, r2
 8001a96:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001a98:	687a      	ldr	r2, [r7, #4]
 8001a9a:	23a0      	movs	r3, #160	; 0xa0
 8001a9c:	05db      	lsls	r3, r3, #23
 8001a9e:	429a      	cmp	r2, r3
 8001aa0:	d01f      	beq.n	8001ae2 <HAL_GPIO_Init+0x1f6>
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	4a4a      	ldr	r2, [pc, #296]	; (8001bd0 <HAL_GPIO_Init+0x2e4>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d019      	beq.n	8001ade <HAL_GPIO_Init+0x1f2>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	4a49      	ldr	r2, [pc, #292]	; (8001bd4 <HAL_GPIO_Init+0x2e8>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d013      	beq.n	8001ada <HAL_GPIO_Init+0x1ee>
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	4a48      	ldr	r2, [pc, #288]	; (8001bd8 <HAL_GPIO_Init+0x2ec>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d00d      	beq.n	8001ad6 <HAL_GPIO_Init+0x1ea>
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	4a47      	ldr	r2, [pc, #284]	; (8001bdc <HAL_GPIO_Init+0x2f0>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d007      	beq.n	8001ad2 <HAL_GPIO_Init+0x1e6>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	4a46      	ldr	r2, [pc, #280]	; (8001be0 <HAL_GPIO_Init+0x2f4>)
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d101      	bne.n	8001ace <HAL_GPIO_Init+0x1e2>
 8001aca:	2305      	movs	r3, #5
 8001acc:	e00a      	b.n	8001ae4 <HAL_GPIO_Init+0x1f8>
 8001ace:	2306      	movs	r3, #6
 8001ad0:	e008      	b.n	8001ae4 <HAL_GPIO_Init+0x1f8>
 8001ad2:	2304      	movs	r3, #4
 8001ad4:	e006      	b.n	8001ae4 <HAL_GPIO_Init+0x1f8>
 8001ad6:	2303      	movs	r3, #3
 8001ad8:	e004      	b.n	8001ae4 <HAL_GPIO_Init+0x1f8>
 8001ada:	2302      	movs	r3, #2
 8001adc:	e002      	b.n	8001ae4 <HAL_GPIO_Init+0x1f8>
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e000      	b.n	8001ae4 <HAL_GPIO_Init+0x1f8>
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	697a      	ldr	r2, [r7, #20]
 8001ae6:	2103      	movs	r1, #3
 8001ae8:	400a      	ands	r2, r1
 8001aea:	0092      	lsls	r2, r2, #2
 8001aec:	4093      	lsls	r3, r2
 8001aee:	693a      	ldr	r2, [r7, #16]
 8001af0:	4313      	orrs	r3, r2
 8001af2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001af4:	4935      	ldr	r1, [pc, #212]	; (8001bcc <HAL_GPIO_Init+0x2e0>)
 8001af6:	697b      	ldr	r3, [r7, #20]
 8001af8:	089b      	lsrs	r3, r3, #2
 8001afa:	3302      	adds	r3, #2
 8001afc:	009b      	lsls	r3, r3, #2
 8001afe:	693a      	ldr	r2, [r7, #16]
 8001b00:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b02:	4b38      	ldr	r3, [pc, #224]	; (8001be4 <HAL_GPIO_Init+0x2f8>)
 8001b04:	689b      	ldr	r3, [r3, #8]
 8001b06:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	43da      	mvns	r2, r3
 8001b0c:	693b      	ldr	r3, [r7, #16]
 8001b0e:	4013      	ands	r3, r2
 8001b10:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	685a      	ldr	r2, [r3, #4]
 8001b16:	2380      	movs	r3, #128	; 0x80
 8001b18:	035b      	lsls	r3, r3, #13
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	d003      	beq.n	8001b26 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8001b1e:	693a      	ldr	r2, [r7, #16]
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	4313      	orrs	r3, r2
 8001b24:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001b26:	4b2f      	ldr	r3, [pc, #188]	; (8001be4 <HAL_GPIO_Init+0x2f8>)
 8001b28:	693a      	ldr	r2, [r7, #16]
 8001b2a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001b2c:	4b2d      	ldr	r3, [pc, #180]	; (8001be4 <HAL_GPIO_Init+0x2f8>)
 8001b2e:	68db      	ldr	r3, [r3, #12]
 8001b30:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	43da      	mvns	r2, r3
 8001b36:	693b      	ldr	r3, [r7, #16]
 8001b38:	4013      	ands	r3, r2
 8001b3a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	685a      	ldr	r2, [r3, #4]
 8001b40:	2380      	movs	r3, #128	; 0x80
 8001b42:	039b      	lsls	r3, r3, #14
 8001b44:	4013      	ands	r3, r2
 8001b46:	d003      	beq.n	8001b50 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001b48:	693a      	ldr	r2, [r7, #16]
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	4313      	orrs	r3, r2
 8001b4e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001b50:	4b24      	ldr	r3, [pc, #144]	; (8001be4 <HAL_GPIO_Init+0x2f8>)
 8001b52:	693a      	ldr	r2, [r7, #16]
 8001b54:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8001b56:	4b23      	ldr	r3, [pc, #140]	; (8001be4 <HAL_GPIO_Init+0x2f8>)
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	43da      	mvns	r2, r3
 8001b60:	693b      	ldr	r3, [r7, #16]
 8001b62:	4013      	ands	r3, r2
 8001b64:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	685a      	ldr	r2, [r3, #4]
 8001b6a:	2380      	movs	r3, #128	; 0x80
 8001b6c:	029b      	lsls	r3, r3, #10
 8001b6e:	4013      	ands	r3, r2
 8001b70:	d003      	beq.n	8001b7a <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8001b72:	693a      	ldr	r2, [r7, #16]
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	4313      	orrs	r3, r2
 8001b78:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001b7a:	4b1a      	ldr	r3, [pc, #104]	; (8001be4 <HAL_GPIO_Init+0x2f8>)
 8001b7c:	693a      	ldr	r2, [r7, #16]
 8001b7e:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b80:	4b18      	ldr	r3, [pc, #96]	; (8001be4 <HAL_GPIO_Init+0x2f8>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	43da      	mvns	r2, r3
 8001b8a:	693b      	ldr	r3, [r7, #16]
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	685a      	ldr	r2, [r3, #4]
 8001b94:	2380      	movs	r3, #128	; 0x80
 8001b96:	025b      	lsls	r3, r3, #9
 8001b98:	4013      	ands	r3, r2
 8001b9a:	d003      	beq.n	8001ba4 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8001b9c:	693a      	ldr	r2, [r7, #16]
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	4313      	orrs	r3, r2
 8001ba2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001ba4:	4b0f      	ldr	r3, [pc, #60]	; (8001be4 <HAL_GPIO_Init+0x2f8>)
 8001ba6:	693a      	ldr	r2, [r7, #16]
 8001ba8:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8001baa:	697b      	ldr	r3, [r7, #20]
 8001bac:	3301      	adds	r3, #1
 8001bae:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	681a      	ldr	r2, [r3, #0]
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	40da      	lsrs	r2, r3
 8001bb8:	1e13      	subs	r3, r2, #0
 8001bba:	d000      	beq.n	8001bbe <HAL_GPIO_Init+0x2d2>
 8001bbc:	e6a2      	b.n	8001904 <HAL_GPIO_Init+0x18>
  }
}
 8001bbe:	46c0      	nop			; (mov r8, r8)
 8001bc0:	46c0      	nop			; (mov r8, r8)
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	b006      	add	sp, #24
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	40021000 	.word	0x40021000
 8001bcc:	40010000 	.word	0x40010000
 8001bd0:	50000400 	.word	0x50000400
 8001bd4:	50000800 	.word	0x50000800
 8001bd8:	50000c00 	.word	0x50000c00
 8001bdc:	50001000 	.word	0x50001000
 8001be0:	50001c00 	.word	0x50001c00
 8001be4:	40010400 	.word	0x40010400

08001be8 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b084      	sub	sp, #16
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
 8001bf0:	000a      	movs	r2, r1
 8001bf2:	1cbb      	adds	r3, r7, #2
 8001bf4:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	691b      	ldr	r3, [r3, #16]
 8001bfa:	1cba      	adds	r2, r7, #2
 8001bfc:	8812      	ldrh	r2, [r2, #0]
 8001bfe:	4013      	ands	r3, r2
 8001c00:	d004      	beq.n	8001c0c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8001c02:	230f      	movs	r3, #15
 8001c04:	18fb      	adds	r3, r7, r3
 8001c06:	2201      	movs	r2, #1
 8001c08:	701a      	strb	r2, [r3, #0]
 8001c0a:	e003      	b.n	8001c14 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001c0c:	230f      	movs	r3, #15
 8001c0e:	18fb      	adds	r3, r7, r3
 8001c10:	2200      	movs	r2, #0
 8001c12:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8001c14:	230f      	movs	r3, #15
 8001c16:	18fb      	adds	r3, r7, r3
 8001c18:	781b      	ldrb	r3, [r3, #0]
}
 8001c1a:	0018      	movs	r0, r3
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	b004      	add	sp, #16
 8001c20:	bd80      	pop	{r7, pc}

08001c22 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c22:	b580      	push	{r7, lr}
 8001c24:	b082      	sub	sp, #8
 8001c26:	af00      	add	r7, sp, #0
 8001c28:	6078      	str	r0, [r7, #4]
 8001c2a:	0008      	movs	r0, r1
 8001c2c:	0011      	movs	r1, r2
 8001c2e:	1cbb      	adds	r3, r7, #2
 8001c30:	1c02      	adds	r2, r0, #0
 8001c32:	801a      	strh	r2, [r3, #0]
 8001c34:	1c7b      	adds	r3, r7, #1
 8001c36:	1c0a      	adds	r2, r1, #0
 8001c38:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c3a:	1c7b      	adds	r3, r7, #1
 8001c3c:	781b      	ldrb	r3, [r3, #0]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d004      	beq.n	8001c4c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c42:	1cbb      	adds	r3, r7, #2
 8001c44:	881a      	ldrh	r2, [r3, #0]
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001c4a:	e003      	b.n	8001c54 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001c4c:	1cbb      	adds	r3, r7, #2
 8001c4e:	881a      	ldrh	r2, [r3, #0]
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001c54:	46c0      	nop			; (mov r8, r8)
 8001c56:	46bd      	mov	sp, r7
 8001c58:	b002      	add	sp, #8
 8001c5a:	bd80      	pop	{r7, pc}

08001c5c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c5c:	b5b0      	push	{r4, r5, r7, lr}
 8001c5e:	b08a      	sub	sp, #40	; 0x28
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d102      	bne.n	8001c70 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	f000 fbbf 	bl	80023ee <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c70:	4bc9      	ldr	r3, [pc, #804]	; (8001f98 <HAL_RCC_OscConfig+0x33c>)
 8001c72:	68db      	ldr	r3, [r3, #12]
 8001c74:	220c      	movs	r2, #12
 8001c76:	4013      	ands	r3, r2
 8001c78:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c7a:	4bc7      	ldr	r3, [pc, #796]	; (8001f98 <HAL_RCC_OscConfig+0x33c>)
 8001c7c:	68da      	ldr	r2, [r3, #12]
 8001c7e:	2380      	movs	r3, #128	; 0x80
 8001c80:	025b      	lsls	r3, r3, #9
 8001c82:	4013      	ands	r3, r2
 8001c84:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	2201      	movs	r2, #1
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	d100      	bne.n	8001c92 <HAL_RCC_OscConfig+0x36>
 8001c90:	e07e      	b.n	8001d90 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001c92:	69fb      	ldr	r3, [r7, #28]
 8001c94:	2b08      	cmp	r3, #8
 8001c96:	d007      	beq.n	8001ca8 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001c98:	69fb      	ldr	r3, [r7, #28]
 8001c9a:	2b0c      	cmp	r3, #12
 8001c9c:	d112      	bne.n	8001cc4 <HAL_RCC_OscConfig+0x68>
 8001c9e:	69ba      	ldr	r2, [r7, #24]
 8001ca0:	2380      	movs	r3, #128	; 0x80
 8001ca2:	025b      	lsls	r3, r3, #9
 8001ca4:	429a      	cmp	r2, r3
 8001ca6:	d10d      	bne.n	8001cc4 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ca8:	4bbb      	ldr	r3, [pc, #748]	; (8001f98 <HAL_RCC_OscConfig+0x33c>)
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	2380      	movs	r3, #128	; 0x80
 8001cae:	029b      	lsls	r3, r3, #10
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	d100      	bne.n	8001cb6 <HAL_RCC_OscConfig+0x5a>
 8001cb4:	e06b      	b.n	8001d8e <HAL_RCC_OscConfig+0x132>
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d167      	bne.n	8001d8e <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	f000 fb95 	bl	80023ee <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	685a      	ldr	r2, [r3, #4]
 8001cc8:	2380      	movs	r3, #128	; 0x80
 8001cca:	025b      	lsls	r3, r3, #9
 8001ccc:	429a      	cmp	r2, r3
 8001cce:	d107      	bne.n	8001ce0 <HAL_RCC_OscConfig+0x84>
 8001cd0:	4bb1      	ldr	r3, [pc, #708]	; (8001f98 <HAL_RCC_OscConfig+0x33c>)
 8001cd2:	681a      	ldr	r2, [r3, #0]
 8001cd4:	4bb0      	ldr	r3, [pc, #704]	; (8001f98 <HAL_RCC_OscConfig+0x33c>)
 8001cd6:	2180      	movs	r1, #128	; 0x80
 8001cd8:	0249      	lsls	r1, r1, #9
 8001cda:	430a      	orrs	r2, r1
 8001cdc:	601a      	str	r2, [r3, #0]
 8001cde:	e027      	b.n	8001d30 <HAL_RCC_OscConfig+0xd4>
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	685a      	ldr	r2, [r3, #4]
 8001ce4:	23a0      	movs	r3, #160	; 0xa0
 8001ce6:	02db      	lsls	r3, r3, #11
 8001ce8:	429a      	cmp	r2, r3
 8001cea:	d10e      	bne.n	8001d0a <HAL_RCC_OscConfig+0xae>
 8001cec:	4baa      	ldr	r3, [pc, #680]	; (8001f98 <HAL_RCC_OscConfig+0x33c>)
 8001cee:	681a      	ldr	r2, [r3, #0]
 8001cf0:	4ba9      	ldr	r3, [pc, #676]	; (8001f98 <HAL_RCC_OscConfig+0x33c>)
 8001cf2:	2180      	movs	r1, #128	; 0x80
 8001cf4:	02c9      	lsls	r1, r1, #11
 8001cf6:	430a      	orrs	r2, r1
 8001cf8:	601a      	str	r2, [r3, #0]
 8001cfa:	4ba7      	ldr	r3, [pc, #668]	; (8001f98 <HAL_RCC_OscConfig+0x33c>)
 8001cfc:	681a      	ldr	r2, [r3, #0]
 8001cfe:	4ba6      	ldr	r3, [pc, #664]	; (8001f98 <HAL_RCC_OscConfig+0x33c>)
 8001d00:	2180      	movs	r1, #128	; 0x80
 8001d02:	0249      	lsls	r1, r1, #9
 8001d04:	430a      	orrs	r2, r1
 8001d06:	601a      	str	r2, [r3, #0]
 8001d08:	e012      	b.n	8001d30 <HAL_RCC_OscConfig+0xd4>
 8001d0a:	4ba3      	ldr	r3, [pc, #652]	; (8001f98 <HAL_RCC_OscConfig+0x33c>)
 8001d0c:	681a      	ldr	r2, [r3, #0]
 8001d0e:	4ba2      	ldr	r3, [pc, #648]	; (8001f98 <HAL_RCC_OscConfig+0x33c>)
 8001d10:	49a2      	ldr	r1, [pc, #648]	; (8001f9c <HAL_RCC_OscConfig+0x340>)
 8001d12:	400a      	ands	r2, r1
 8001d14:	601a      	str	r2, [r3, #0]
 8001d16:	4ba0      	ldr	r3, [pc, #640]	; (8001f98 <HAL_RCC_OscConfig+0x33c>)
 8001d18:	681a      	ldr	r2, [r3, #0]
 8001d1a:	2380      	movs	r3, #128	; 0x80
 8001d1c:	025b      	lsls	r3, r3, #9
 8001d1e:	4013      	ands	r3, r2
 8001d20:	60fb      	str	r3, [r7, #12]
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	4b9c      	ldr	r3, [pc, #624]	; (8001f98 <HAL_RCC_OscConfig+0x33c>)
 8001d26:	681a      	ldr	r2, [r3, #0]
 8001d28:	4b9b      	ldr	r3, [pc, #620]	; (8001f98 <HAL_RCC_OscConfig+0x33c>)
 8001d2a:	499d      	ldr	r1, [pc, #628]	; (8001fa0 <HAL_RCC_OscConfig+0x344>)
 8001d2c:	400a      	ands	r2, r1
 8001d2e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d015      	beq.n	8001d64 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d38:	f7ff fccc 	bl	80016d4 <HAL_GetTick>
 8001d3c:	0003      	movs	r3, r0
 8001d3e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001d40:	e009      	b.n	8001d56 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d42:	f7ff fcc7 	bl	80016d4 <HAL_GetTick>
 8001d46:	0002      	movs	r2, r0
 8001d48:	697b      	ldr	r3, [r7, #20]
 8001d4a:	1ad3      	subs	r3, r2, r3
 8001d4c:	2b64      	cmp	r3, #100	; 0x64
 8001d4e:	d902      	bls.n	8001d56 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001d50:	2303      	movs	r3, #3
 8001d52:	f000 fb4c 	bl	80023ee <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001d56:	4b90      	ldr	r3, [pc, #576]	; (8001f98 <HAL_RCC_OscConfig+0x33c>)
 8001d58:	681a      	ldr	r2, [r3, #0]
 8001d5a:	2380      	movs	r3, #128	; 0x80
 8001d5c:	029b      	lsls	r3, r3, #10
 8001d5e:	4013      	ands	r3, r2
 8001d60:	d0ef      	beq.n	8001d42 <HAL_RCC_OscConfig+0xe6>
 8001d62:	e015      	b.n	8001d90 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d64:	f7ff fcb6 	bl	80016d4 <HAL_GetTick>
 8001d68:	0003      	movs	r3, r0
 8001d6a:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001d6c:	e008      	b.n	8001d80 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d6e:	f7ff fcb1 	bl	80016d4 <HAL_GetTick>
 8001d72:	0002      	movs	r2, r0
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	1ad3      	subs	r3, r2, r3
 8001d78:	2b64      	cmp	r3, #100	; 0x64
 8001d7a:	d901      	bls.n	8001d80 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8001d7c:	2303      	movs	r3, #3
 8001d7e:	e336      	b.n	80023ee <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001d80:	4b85      	ldr	r3, [pc, #532]	; (8001f98 <HAL_RCC_OscConfig+0x33c>)
 8001d82:	681a      	ldr	r2, [r3, #0]
 8001d84:	2380      	movs	r3, #128	; 0x80
 8001d86:	029b      	lsls	r3, r3, #10
 8001d88:	4013      	ands	r3, r2
 8001d8a:	d1f0      	bne.n	8001d6e <HAL_RCC_OscConfig+0x112>
 8001d8c:	e000      	b.n	8001d90 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d8e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	2202      	movs	r2, #2
 8001d96:	4013      	ands	r3, r2
 8001d98:	d100      	bne.n	8001d9c <HAL_RCC_OscConfig+0x140>
 8001d9a:	e099      	b.n	8001ed0 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	68db      	ldr	r3, [r3, #12]
 8001da0:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8001da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001da4:	2220      	movs	r2, #32
 8001da6:	4013      	ands	r3, r2
 8001da8:	d009      	beq.n	8001dbe <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001daa:	4b7b      	ldr	r3, [pc, #492]	; (8001f98 <HAL_RCC_OscConfig+0x33c>)
 8001dac:	681a      	ldr	r2, [r3, #0]
 8001dae:	4b7a      	ldr	r3, [pc, #488]	; (8001f98 <HAL_RCC_OscConfig+0x33c>)
 8001db0:	2120      	movs	r1, #32
 8001db2:	430a      	orrs	r2, r1
 8001db4:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8001db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001db8:	2220      	movs	r2, #32
 8001dba:	4393      	bics	r3, r2
 8001dbc:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001dbe:	69fb      	ldr	r3, [r7, #28]
 8001dc0:	2b04      	cmp	r3, #4
 8001dc2:	d005      	beq.n	8001dd0 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001dc4:	69fb      	ldr	r3, [r7, #28]
 8001dc6:	2b0c      	cmp	r3, #12
 8001dc8:	d13e      	bne.n	8001e48 <HAL_RCC_OscConfig+0x1ec>
 8001dca:	69bb      	ldr	r3, [r7, #24]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d13b      	bne.n	8001e48 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001dd0:	4b71      	ldr	r3, [pc, #452]	; (8001f98 <HAL_RCC_OscConfig+0x33c>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	2204      	movs	r2, #4
 8001dd6:	4013      	ands	r3, r2
 8001dd8:	d004      	beq.n	8001de4 <HAL_RCC_OscConfig+0x188>
 8001dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d101      	bne.n	8001de4 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001de0:	2301      	movs	r3, #1
 8001de2:	e304      	b.n	80023ee <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001de4:	4b6c      	ldr	r3, [pc, #432]	; (8001f98 <HAL_RCC_OscConfig+0x33c>)
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	4a6e      	ldr	r2, [pc, #440]	; (8001fa4 <HAL_RCC_OscConfig+0x348>)
 8001dea:	4013      	ands	r3, r2
 8001dec:	0019      	movs	r1, r3
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	691b      	ldr	r3, [r3, #16]
 8001df2:	021a      	lsls	r2, r3, #8
 8001df4:	4b68      	ldr	r3, [pc, #416]	; (8001f98 <HAL_RCC_OscConfig+0x33c>)
 8001df6:	430a      	orrs	r2, r1
 8001df8:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001dfa:	4b67      	ldr	r3, [pc, #412]	; (8001f98 <HAL_RCC_OscConfig+0x33c>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	2209      	movs	r2, #9
 8001e00:	4393      	bics	r3, r2
 8001e02:	0019      	movs	r1, r3
 8001e04:	4b64      	ldr	r3, [pc, #400]	; (8001f98 <HAL_RCC_OscConfig+0x33c>)
 8001e06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e08:	430a      	orrs	r2, r1
 8001e0a:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001e0c:	f000 fc42 	bl	8002694 <HAL_RCC_GetSysClockFreq>
 8001e10:	0001      	movs	r1, r0
 8001e12:	4b61      	ldr	r3, [pc, #388]	; (8001f98 <HAL_RCC_OscConfig+0x33c>)
 8001e14:	68db      	ldr	r3, [r3, #12]
 8001e16:	091b      	lsrs	r3, r3, #4
 8001e18:	220f      	movs	r2, #15
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	4a62      	ldr	r2, [pc, #392]	; (8001fa8 <HAL_RCC_OscConfig+0x34c>)
 8001e1e:	5cd3      	ldrb	r3, [r2, r3]
 8001e20:	000a      	movs	r2, r1
 8001e22:	40da      	lsrs	r2, r3
 8001e24:	4b61      	ldr	r3, [pc, #388]	; (8001fac <HAL_RCC_OscConfig+0x350>)
 8001e26:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001e28:	4b61      	ldr	r3, [pc, #388]	; (8001fb0 <HAL_RCC_OscConfig+0x354>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	2513      	movs	r5, #19
 8001e2e:	197c      	adds	r4, r7, r5
 8001e30:	0018      	movs	r0, r3
 8001e32:	f7ff fc09 	bl	8001648 <HAL_InitTick>
 8001e36:	0003      	movs	r3, r0
 8001e38:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001e3a:	197b      	adds	r3, r7, r5
 8001e3c:	781b      	ldrb	r3, [r3, #0]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d046      	beq.n	8001ed0 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8001e42:	197b      	adds	r3, r7, r5
 8001e44:	781b      	ldrb	r3, [r3, #0]
 8001e46:	e2d2      	b.n	80023ee <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d027      	beq.n	8001e9e <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001e4e:	4b52      	ldr	r3, [pc, #328]	; (8001f98 <HAL_RCC_OscConfig+0x33c>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	2209      	movs	r2, #9
 8001e54:	4393      	bics	r3, r2
 8001e56:	0019      	movs	r1, r3
 8001e58:	4b4f      	ldr	r3, [pc, #316]	; (8001f98 <HAL_RCC_OscConfig+0x33c>)
 8001e5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e5c:	430a      	orrs	r2, r1
 8001e5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e60:	f7ff fc38 	bl	80016d4 <HAL_GetTick>
 8001e64:	0003      	movs	r3, r0
 8001e66:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001e68:	e008      	b.n	8001e7c <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e6a:	f7ff fc33 	bl	80016d4 <HAL_GetTick>
 8001e6e:	0002      	movs	r2, r0
 8001e70:	697b      	ldr	r3, [r7, #20]
 8001e72:	1ad3      	subs	r3, r2, r3
 8001e74:	2b02      	cmp	r3, #2
 8001e76:	d901      	bls.n	8001e7c <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8001e78:	2303      	movs	r3, #3
 8001e7a:	e2b8      	b.n	80023ee <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001e7c:	4b46      	ldr	r3, [pc, #280]	; (8001f98 <HAL_RCC_OscConfig+0x33c>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	2204      	movs	r2, #4
 8001e82:	4013      	ands	r3, r2
 8001e84:	d0f1      	beq.n	8001e6a <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e86:	4b44      	ldr	r3, [pc, #272]	; (8001f98 <HAL_RCC_OscConfig+0x33c>)
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	4a46      	ldr	r2, [pc, #280]	; (8001fa4 <HAL_RCC_OscConfig+0x348>)
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	0019      	movs	r1, r3
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	691b      	ldr	r3, [r3, #16]
 8001e94:	021a      	lsls	r2, r3, #8
 8001e96:	4b40      	ldr	r3, [pc, #256]	; (8001f98 <HAL_RCC_OscConfig+0x33c>)
 8001e98:	430a      	orrs	r2, r1
 8001e9a:	605a      	str	r2, [r3, #4]
 8001e9c:	e018      	b.n	8001ed0 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e9e:	4b3e      	ldr	r3, [pc, #248]	; (8001f98 <HAL_RCC_OscConfig+0x33c>)
 8001ea0:	681a      	ldr	r2, [r3, #0]
 8001ea2:	4b3d      	ldr	r3, [pc, #244]	; (8001f98 <HAL_RCC_OscConfig+0x33c>)
 8001ea4:	2101      	movs	r1, #1
 8001ea6:	438a      	bics	r2, r1
 8001ea8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eaa:	f7ff fc13 	bl	80016d4 <HAL_GetTick>
 8001eae:	0003      	movs	r3, r0
 8001eb0:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001eb2:	e008      	b.n	8001ec6 <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001eb4:	f7ff fc0e 	bl	80016d4 <HAL_GetTick>
 8001eb8:	0002      	movs	r2, r0
 8001eba:	697b      	ldr	r3, [r7, #20]
 8001ebc:	1ad3      	subs	r3, r2, r3
 8001ebe:	2b02      	cmp	r3, #2
 8001ec0:	d901      	bls.n	8001ec6 <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 8001ec2:	2303      	movs	r3, #3
 8001ec4:	e293      	b.n	80023ee <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001ec6:	4b34      	ldr	r3, [pc, #208]	; (8001f98 <HAL_RCC_OscConfig+0x33c>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	2204      	movs	r2, #4
 8001ecc:	4013      	ands	r3, r2
 8001ece:	d1f1      	bne.n	8001eb4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	2210      	movs	r2, #16
 8001ed6:	4013      	ands	r3, r2
 8001ed8:	d100      	bne.n	8001edc <HAL_RCC_OscConfig+0x280>
 8001eda:	e0a2      	b.n	8002022 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001edc:	69fb      	ldr	r3, [r7, #28]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d140      	bne.n	8001f64 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001ee2:	4b2d      	ldr	r3, [pc, #180]	; (8001f98 <HAL_RCC_OscConfig+0x33c>)
 8001ee4:	681a      	ldr	r2, [r3, #0]
 8001ee6:	2380      	movs	r3, #128	; 0x80
 8001ee8:	009b      	lsls	r3, r3, #2
 8001eea:	4013      	ands	r3, r2
 8001eec:	d005      	beq.n	8001efa <HAL_RCC_OscConfig+0x29e>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	69db      	ldr	r3, [r3, #28]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d101      	bne.n	8001efa <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	e279      	b.n	80023ee <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001efa:	4b27      	ldr	r3, [pc, #156]	; (8001f98 <HAL_RCC_OscConfig+0x33c>)
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	4a2d      	ldr	r2, [pc, #180]	; (8001fb4 <HAL_RCC_OscConfig+0x358>)
 8001f00:	4013      	ands	r3, r2
 8001f02:	0019      	movs	r1, r3
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f08:	4b23      	ldr	r3, [pc, #140]	; (8001f98 <HAL_RCC_OscConfig+0x33c>)
 8001f0a:	430a      	orrs	r2, r1
 8001f0c:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001f0e:	4b22      	ldr	r3, [pc, #136]	; (8001f98 <HAL_RCC_OscConfig+0x33c>)
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	021b      	lsls	r3, r3, #8
 8001f14:	0a19      	lsrs	r1, r3, #8
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6a1b      	ldr	r3, [r3, #32]
 8001f1a:	061a      	lsls	r2, r3, #24
 8001f1c:	4b1e      	ldr	r3, [pc, #120]	; (8001f98 <HAL_RCC_OscConfig+0x33c>)
 8001f1e:	430a      	orrs	r2, r1
 8001f20:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f26:	0b5b      	lsrs	r3, r3, #13
 8001f28:	3301      	adds	r3, #1
 8001f2a:	2280      	movs	r2, #128	; 0x80
 8001f2c:	0212      	lsls	r2, r2, #8
 8001f2e:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001f30:	4b19      	ldr	r3, [pc, #100]	; (8001f98 <HAL_RCC_OscConfig+0x33c>)
 8001f32:	68db      	ldr	r3, [r3, #12]
 8001f34:	091b      	lsrs	r3, r3, #4
 8001f36:	210f      	movs	r1, #15
 8001f38:	400b      	ands	r3, r1
 8001f3a:	491b      	ldr	r1, [pc, #108]	; (8001fa8 <HAL_RCC_OscConfig+0x34c>)
 8001f3c:	5ccb      	ldrb	r3, [r1, r3]
 8001f3e:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001f40:	4b1a      	ldr	r3, [pc, #104]	; (8001fac <HAL_RCC_OscConfig+0x350>)
 8001f42:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8001f44:	4b1a      	ldr	r3, [pc, #104]	; (8001fb0 <HAL_RCC_OscConfig+0x354>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	2513      	movs	r5, #19
 8001f4a:	197c      	adds	r4, r7, r5
 8001f4c:	0018      	movs	r0, r3
 8001f4e:	f7ff fb7b 	bl	8001648 <HAL_InitTick>
 8001f52:	0003      	movs	r3, r0
 8001f54:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001f56:	197b      	adds	r3, r7, r5
 8001f58:	781b      	ldrb	r3, [r3, #0]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d061      	beq.n	8002022 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8001f5e:	197b      	adds	r3, r7, r5
 8001f60:	781b      	ldrb	r3, [r3, #0]
 8001f62:	e244      	b.n	80023ee <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	69db      	ldr	r3, [r3, #28]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d040      	beq.n	8001fee <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001f6c:	4b0a      	ldr	r3, [pc, #40]	; (8001f98 <HAL_RCC_OscConfig+0x33c>)
 8001f6e:	681a      	ldr	r2, [r3, #0]
 8001f70:	4b09      	ldr	r3, [pc, #36]	; (8001f98 <HAL_RCC_OscConfig+0x33c>)
 8001f72:	2180      	movs	r1, #128	; 0x80
 8001f74:	0049      	lsls	r1, r1, #1
 8001f76:	430a      	orrs	r2, r1
 8001f78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f7a:	f7ff fbab 	bl	80016d4 <HAL_GetTick>
 8001f7e:	0003      	movs	r3, r0
 8001f80:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001f82:	e019      	b.n	8001fb8 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001f84:	f7ff fba6 	bl	80016d4 <HAL_GetTick>
 8001f88:	0002      	movs	r2, r0
 8001f8a:	697b      	ldr	r3, [r7, #20]
 8001f8c:	1ad3      	subs	r3, r2, r3
 8001f8e:	2b02      	cmp	r3, #2
 8001f90:	d912      	bls.n	8001fb8 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 8001f92:	2303      	movs	r3, #3
 8001f94:	e22b      	b.n	80023ee <HAL_RCC_OscConfig+0x792>
 8001f96:	46c0      	nop			; (mov r8, r8)
 8001f98:	40021000 	.word	0x40021000
 8001f9c:	fffeffff 	.word	0xfffeffff
 8001fa0:	fffbffff 	.word	0xfffbffff
 8001fa4:	ffffe0ff 	.word	0xffffe0ff
 8001fa8:	08004988 	.word	0x08004988
 8001fac:	20000000 	.word	0x20000000
 8001fb0:	20000004 	.word	0x20000004
 8001fb4:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001fb8:	4bca      	ldr	r3, [pc, #808]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 8001fba:	681a      	ldr	r2, [r3, #0]
 8001fbc:	2380      	movs	r3, #128	; 0x80
 8001fbe:	009b      	lsls	r3, r3, #2
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	d0df      	beq.n	8001f84 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001fc4:	4bc7      	ldr	r3, [pc, #796]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	4ac7      	ldr	r2, [pc, #796]	; (80022e8 <HAL_RCC_OscConfig+0x68c>)
 8001fca:	4013      	ands	r3, r2
 8001fcc:	0019      	movs	r1, r3
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001fd2:	4bc4      	ldr	r3, [pc, #784]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 8001fd4:	430a      	orrs	r2, r1
 8001fd6:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001fd8:	4bc2      	ldr	r3, [pc, #776]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	021b      	lsls	r3, r3, #8
 8001fde:	0a19      	lsrs	r1, r3, #8
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6a1b      	ldr	r3, [r3, #32]
 8001fe4:	061a      	lsls	r2, r3, #24
 8001fe6:	4bbf      	ldr	r3, [pc, #764]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 8001fe8:	430a      	orrs	r2, r1
 8001fea:	605a      	str	r2, [r3, #4]
 8001fec:	e019      	b.n	8002022 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001fee:	4bbd      	ldr	r3, [pc, #756]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 8001ff0:	681a      	ldr	r2, [r3, #0]
 8001ff2:	4bbc      	ldr	r3, [pc, #752]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 8001ff4:	49bd      	ldr	r1, [pc, #756]	; (80022ec <HAL_RCC_OscConfig+0x690>)
 8001ff6:	400a      	ands	r2, r1
 8001ff8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ffa:	f7ff fb6b 	bl	80016d4 <HAL_GetTick>
 8001ffe:	0003      	movs	r3, r0
 8002000:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002002:	e008      	b.n	8002016 <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002004:	f7ff fb66 	bl	80016d4 <HAL_GetTick>
 8002008:	0002      	movs	r2, r0
 800200a:	697b      	ldr	r3, [r7, #20]
 800200c:	1ad3      	subs	r3, r2, r3
 800200e:	2b02      	cmp	r3, #2
 8002010:	d901      	bls.n	8002016 <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8002012:	2303      	movs	r3, #3
 8002014:	e1eb      	b.n	80023ee <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002016:	4bb3      	ldr	r3, [pc, #716]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 8002018:	681a      	ldr	r2, [r3, #0]
 800201a:	2380      	movs	r3, #128	; 0x80
 800201c:	009b      	lsls	r3, r3, #2
 800201e:	4013      	ands	r3, r2
 8002020:	d1f0      	bne.n	8002004 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	2208      	movs	r2, #8
 8002028:	4013      	ands	r3, r2
 800202a:	d036      	beq.n	800209a <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	695b      	ldr	r3, [r3, #20]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d019      	beq.n	8002068 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002034:	4bab      	ldr	r3, [pc, #684]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 8002036:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002038:	4baa      	ldr	r3, [pc, #680]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 800203a:	2101      	movs	r1, #1
 800203c:	430a      	orrs	r2, r1
 800203e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002040:	f7ff fb48 	bl	80016d4 <HAL_GetTick>
 8002044:	0003      	movs	r3, r0
 8002046:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002048:	e008      	b.n	800205c <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800204a:	f7ff fb43 	bl	80016d4 <HAL_GetTick>
 800204e:	0002      	movs	r2, r0
 8002050:	697b      	ldr	r3, [r7, #20]
 8002052:	1ad3      	subs	r3, r2, r3
 8002054:	2b02      	cmp	r3, #2
 8002056:	d901      	bls.n	800205c <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8002058:	2303      	movs	r3, #3
 800205a:	e1c8      	b.n	80023ee <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800205c:	4ba1      	ldr	r3, [pc, #644]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 800205e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002060:	2202      	movs	r2, #2
 8002062:	4013      	ands	r3, r2
 8002064:	d0f1      	beq.n	800204a <HAL_RCC_OscConfig+0x3ee>
 8002066:	e018      	b.n	800209a <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002068:	4b9e      	ldr	r3, [pc, #632]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 800206a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800206c:	4b9d      	ldr	r3, [pc, #628]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 800206e:	2101      	movs	r1, #1
 8002070:	438a      	bics	r2, r1
 8002072:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002074:	f7ff fb2e 	bl	80016d4 <HAL_GetTick>
 8002078:	0003      	movs	r3, r0
 800207a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800207c:	e008      	b.n	8002090 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800207e:	f7ff fb29 	bl	80016d4 <HAL_GetTick>
 8002082:	0002      	movs	r2, r0
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	1ad3      	subs	r3, r2, r3
 8002088:	2b02      	cmp	r3, #2
 800208a:	d901      	bls.n	8002090 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 800208c:	2303      	movs	r3, #3
 800208e:	e1ae      	b.n	80023ee <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002090:	4b94      	ldr	r3, [pc, #592]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 8002092:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002094:	2202      	movs	r2, #2
 8002096:	4013      	ands	r3, r2
 8002098:	d1f1      	bne.n	800207e <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	2204      	movs	r2, #4
 80020a0:	4013      	ands	r3, r2
 80020a2:	d100      	bne.n	80020a6 <HAL_RCC_OscConfig+0x44a>
 80020a4:	e0ae      	b.n	8002204 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020a6:	2023      	movs	r0, #35	; 0x23
 80020a8:	183b      	adds	r3, r7, r0
 80020aa:	2200      	movs	r2, #0
 80020ac:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020ae:	4b8d      	ldr	r3, [pc, #564]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 80020b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80020b2:	2380      	movs	r3, #128	; 0x80
 80020b4:	055b      	lsls	r3, r3, #21
 80020b6:	4013      	ands	r3, r2
 80020b8:	d109      	bne.n	80020ce <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020ba:	4b8a      	ldr	r3, [pc, #552]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 80020bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80020be:	4b89      	ldr	r3, [pc, #548]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 80020c0:	2180      	movs	r1, #128	; 0x80
 80020c2:	0549      	lsls	r1, r1, #21
 80020c4:	430a      	orrs	r2, r1
 80020c6:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80020c8:	183b      	adds	r3, r7, r0
 80020ca:	2201      	movs	r2, #1
 80020cc:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020ce:	4b88      	ldr	r3, [pc, #544]	; (80022f0 <HAL_RCC_OscConfig+0x694>)
 80020d0:	681a      	ldr	r2, [r3, #0]
 80020d2:	2380      	movs	r3, #128	; 0x80
 80020d4:	005b      	lsls	r3, r3, #1
 80020d6:	4013      	ands	r3, r2
 80020d8:	d11a      	bne.n	8002110 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020da:	4b85      	ldr	r3, [pc, #532]	; (80022f0 <HAL_RCC_OscConfig+0x694>)
 80020dc:	681a      	ldr	r2, [r3, #0]
 80020de:	4b84      	ldr	r3, [pc, #528]	; (80022f0 <HAL_RCC_OscConfig+0x694>)
 80020e0:	2180      	movs	r1, #128	; 0x80
 80020e2:	0049      	lsls	r1, r1, #1
 80020e4:	430a      	orrs	r2, r1
 80020e6:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020e8:	f7ff faf4 	bl	80016d4 <HAL_GetTick>
 80020ec:	0003      	movs	r3, r0
 80020ee:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020f0:	e008      	b.n	8002104 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020f2:	f7ff faef 	bl	80016d4 <HAL_GetTick>
 80020f6:	0002      	movs	r2, r0
 80020f8:	697b      	ldr	r3, [r7, #20]
 80020fa:	1ad3      	subs	r3, r2, r3
 80020fc:	2b64      	cmp	r3, #100	; 0x64
 80020fe:	d901      	bls.n	8002104 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8002100:	2303      	movs	r3, #3
 8002102:	e174      	b.n	80023ee <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002104:	4b7a      	ldr	r3, [pc, #488]	; (80022f0 <HAL_RCC_OscConfig+0x694>)
 8002106:	681a      	ldr	r2, [r3, #0]
 8002108:	2380      	movs	r3, #128	; 0x80
 800210a:	005b      	lsls	r3, r3, #1
 800210c:	4013      	ands	r3, r2
 800210e:	d0f0      	beq.n	80020f2 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	689a      	ldr	r2, [r3, #8]
 8002114:	2380      	movs	r3, #128	; 0x80
 8002116:	005b      	lsls	r3, r3, #1
 8002118:	429a      	cmp	r2, r3
 800211a:	d107      	bne.n	800212c <HAL_RCC_OscConfig+0x4d0>
 800211c:	4b71      	ldr	r3, [pc, #452]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 800211e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002120:	4b70      	ldr	r3, [pc, #448]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 8002122:	2180      	movs	r1, #128	; 0x80
 8002124:	0049      	lsls	r1, r1, #1
 8002126:	430a      	orrs	r2, r1
 8002128:	651a      	str	r2, [r3, #80]	; 0x50
 800212a:	e031      	b.n	8002190 <HAL_RCC_OscConfig+0x534>
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	689b      	ldr	r3, [r3, #8]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d10c      	bne.n	800214e <HAL_RCC_OscConfig+0x4f2>
 8002134:	4b6b      	ldr	r3, [pc, #428]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 8002136:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002138:	4b6a      	ldr	r3, [pc, #424]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 800213a:	496c      	ldr	r1, [pc, #432]	; (80022ec <HAL_RCC_OscConfig+0x690>)
 800213c:	400a      	ands	r2, r1
 800213e:	651a      	str	r2, [r3, #80]	; 0x50
 8002140:	4b68      	ldr	r3, [pc, #416]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 8002142:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002144:	4b67      	ldr	r3, [pc, #412]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 8002146:	496b      	ldr	r1, [pc, #428]	; (80022f4 <HAL_RCC_OscConfig+0x698>)
 8002148:	400a      	ands	r2, r1
 800214a:	651a      	str	r2, [r3, #80]	; 0x50
 800214c:	e020      	b.n	8002190 <HAL_RCC_OscConfig+0x534>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	689a      	ldr	r2, [r3, #8]
 8002152:	23a0      	movs	r3, #160	; 0xa0
 8002154:	00db      	lsls	r3, r3, #3
 8002156:	429a      	cmp	r2, r3
 8002158:	d10e      	bne.n	8002178 <HAL_RCC_OscConfig+0x51c>
 800215a:	4b62      	ldr	r3, [pc, #392]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 800215c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800215e:	4b61      	ldr	r3, [pc, #388]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 8002160:	2180      	movs	r1, #128	; 0x80
 8002162:	00c9      	lsls	r1, r1, #3
 8002164:	430a      	orrs	r2, r1
 8002166:	651a      	str	r2, [r3, #80]	; 0x50
 8002168:	4b5e      	ldr	r3, [pc, #376]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 800216a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800216c:	4b5d      	ldr	r3, [pc, #372]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 800216e:	2180      	movs	r1, #128	; 0x80
 8002170:	0049      	lsls	r1, r1, #1
 8002172:	430a      	orrs	r2, r1
 8002174:	651a      	str	r2, [r3, #80]	; 0x50
 8002176:	e00b      	b.n	8002190 <HAL_RCC_OscConfig+0x534>
 8002178:	4b5a      	ldr	r3, [pc, #360]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 800217a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800217c:	4b59      	ldr	r3, [pc, #356]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 800217e:	495b      	ldr	r1, [pc, #364]	; (80022ec <HAL_RCC_OscConfig+0x690>)
 8002180:	400a      	ands	r2, r1
 8002182:	651a      	str	r2, [r3, #80]	; 0x50
 8002184:	4b57      	ldr	r3, [pc, #348]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 8002186:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002188:	4b56      	ldr	r3, [pc, #344]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 800218a:	495a      	ldr	r1, [pc, #360]	; (80022f4 <HAL_RCC_OscConfig+0x698>)
 800218c:	400a      	ands	r2, r1
 800218e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	689b      	ldr	r3, [r3, #8]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d015      	beq.n	80021c4 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002198:	f7ff fa9c 	bl	80016d4 <HAL_GetTick>
 800219c:	0003      	movs	r3, r0
 800219e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80021a0:	e009      	b.n	80021b6 <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80021a2:	f7ff fa97 	bl	80016d4 <HAL_GetTick>
 80021a6:	0002      	movs	r2, r0
 80021a8:	697b      	ldr	r3, [r7, #20]
 80021aa:	1ad3      	subs	r3, r2, r3
 80021ac:	4a52      	ldr	r2, [pc, #328]	; (80022f8 <HAL_RCC_OscConfig+0x69c>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d901      	bls.n	80021b6 <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 80021b2:	2303      	movs	r3, #3
 80021b4:	e11b      	b.n	80023ee <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80021b6:	4b4b      	ldr	r3, [pc, #300]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 80021b8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80021ba:	2380      	movs	r3, #128	; 0x80
 80021bc:	009b      	lsls	r3, r3, #2
 80021be:	4013      	ands	r3, r2
 80021c0:	d0ef      	beq.n	80021a2 <HAL_RCC_OscConfig+0x546>
 80021c2:	e014      	b.n	80021ee <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021c4:	f7ff fa86 	bl	80016d4 <HAL_GetTick>
 80021c8:	0003      	movs	r3, r0
 80021ca:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80021cc:	e009      	b.n	80021e2 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80021ce:	f7ff fa81 	bl	80016d4 <HAL_GetTick>
 80021d2:	0002      	movs	r2, r0
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	1ad3      	subs	r3, r2, r3
 80021d8:	4a47      	ldr	r2, [pc, #284]	; (80022f8 <HAL_RCC_OscConfig+0x69c>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d901      	bls.n	80021e2 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 80021de:	2303      	movs	r3, #3
 80021e0:	e105      	b.n	80023ee <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80021e2:	4b40      	ldr	r3, [pc, #256]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 80021e4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80021e6:	2380      	movs	r3, #128	; 0x80
 80021e8:	009b      	lsls	r3, r3, #2
 80021ea:	4013      	ands	r3, r2
 80021ec:	d1ef      	bne.n	80021ce <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80021ee:	2323      	movs	r3, #35	; 0x23
 80021f0:	18fb      	adds	r3, r7, r3
 80021f2:	781b      	ldrb	r3, [r3, #0]
 80021f4:	2b01      	cmp	r3, #1
 80021f6:	d105      	bne.n	8002204 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021f8:	4b3a      	ldr	r3, [pc, #232]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 80021fa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80021fc:	4b39      	ldr	r3, [pc, #228]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 80021fe:	493f      	ldr	r1, [pc, #252]	; (80022fc <HAL_RCC_OscConfig+0x6a0>)
 8002200:	400a      	ands	r2, r1
 8002202:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	2220      	movs	r2, #32
 800220a:	4013      	ands	r3, r2
 800220c:	d049      	beq.n	80022a2 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	699b      	ldr	r3, [r3, #24]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d026      	beq.n	8002264 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8002216:	4b33      	ldr	r3, [pc, #204]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 8002218:	689a      	ldr	r2, [r3, #8]
 800221a:	4b32      	ldr	r3, [pc, #200]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 800221c:	2101      	movs	r1, #1
 800221e:	430a      	orrs	r2, r1
 8002220:	609a      	str	r2, [r3, #8]
 8002222:	4b30      	ldr	r3, [pc, #192]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 8002224:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002226:	4b2f      	ldr	r3, [pc, #188]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 8002228:	2101      	movs	r1, #1
 800222a:	430a      	orrs	r2, r1
 800222c:	635a      	str	r2, [r3, #52]	; 0x34
 800222e:	4b34      	ldr	r3, [pc, #208]	; (8002300 <HAL_RCC_OscConfig+0x6a4>)
 8002230:	6a1a      	ldr	r2, [r3, #32]
 8002232:	4b33      	ldr	r3, [pc, #204]	; (8002300 <HAL_RCC_OscConfig+0x6a4>)
 8002234:	2180      	movs	r1, #128	; 0x80
 8002236:	0189      	lsls	r1, r1, #6
 8002238:	430a      	orrs	r2, r1
 800223a:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800223c:	f7ff fa4a 	bl	80016d4 <HAL_GetTick>
 8002240:	0003      	movs	r3, r0
 8002242:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002244:	e008      	b.n	8002258 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002246:	f7ff fa45 	bl	80016d4 <HAL_GetTick>
 800224a:	0002      	movs	r2, r0
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	1ad3      	subs	r3, r2, r3
 8002250:	2b02      	cmp	r3, #2
 8002252:	d901      	bls.n	8002258 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8002254:	2303      	movs	r3, #3
 8002256:	e0ca      	b.n	80023ee <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002258:	4b22      	ldr	r3, [pc, #136]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 800225a:	689b      	ldr	r3, [r3, #8]
 800225c:	2202      	movs	r2, #2
 800225e:	4013      	ands	r3, r2
 8002260:	d0f1      	beq.n	8002246 <HAL_RCC_OscConfig+0x5ea>
 8002262:	e01e      	b.n	80022a2 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8002264:	4b1f      	ldr	r3, [pc, #124]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 8002266:	689a      	ldr	r2, [r3, #8]
 8002268:	4b1e      	ldr	r3, [pc, #120]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 800226a:	2101      	movs	r1, #1
 800226c:	438a      	bics	r2, r1
 800226e:	609a      	str	r2, [r3, #8]
 8002270:	4b23      	ldr	r3, [pc, #140]	; (8002300 <HAL_RCC_OscConfig+0x6a4>)
 8002272:	6a1a      	ldr	r2, [r3, #32]
 8002274:	4b22      	ldr	r3, [pc, #136]	; (8002300 <HAL_RCC_OscConfig+0x6a4>)
 8002276:	4923      	ldr	r1, [pc, #140]	; (8002304 <HAL_RCC_OscConfig+0x6a8>)
 8002278:	400a      	ands	r2, r1
 800227a:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800227c:	f7ff fa2a 	bl	80016d4 <HAL_GetTick>
 8002280:	0003      	movs	r3, r0
 8002282:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002284:	e008      	b.n	8002298 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002286:	f7ff fa25 	bl	80016d4 <HAL_GetTick>
 800228a:	0002      	movs	r2, r0
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	1ad3      	subs	r3, r2, r3
 8002290:	2b02      	cmp	r3, #2
 8002292:	d901      	bls.n	8002298 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8002294:	2303      	movs	r3, #3
 8002296:	e0aa      	b.n	80023ee <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002298:	4b12      	ldr	r3, [pc, #72]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	2202      	movs	r2, #2
 800229e:	4013      	ands	r3, r2
 80022a0:	d1f1      	bne.n	8002286 <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d100      	bne.n	80022ac <HAL_RCC_OscConfig+0x650>
 80022aa:	e09f      	b.n	80023ec <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022ac:	69fb      	ldr	r3, [r7, #28]
 80022ae:	2b0c      	cmp	r3, #12
 80022b0:	d100      	bne.n	80022b4 <HAL_RCC_OscConfig+0x658>
 80022b2:	e078      	b.n	80023a6 <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022b8:	2b02      	cmp	r3, #2
 80022ba:	d159      	bne.n	8002370 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022bc:	4b09      	ldr	r3, [pc, #36]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 80022be:	681a      	ldr	r2, [r3, #0]
 80022c0:	4b08      	ldr	r3, [pc, #32]	; (80022e4 <HAL_RCC_OscConfig+0x688>)
 80022c2:	4911      	ldr	r1, [pc, #68]	; (8002308 <HAL_RCC_OscConfig+0x6ac>)
 80022c4:	400a      	ands	r2, r1
 80022c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022c8:	f7ff fa04 	bl	80016d4 <HAL_GetTick>
 80022cc:	0003      	movs	r3, r0
 80022ce:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80022d0:	e01c      	b.n	800230c <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022d2:	f7ff f9ff 	bl	80016d4 <HAL_GetTick>
 80022d6:	0002      	movs	r2, r0
 80022d8:	697b      	ldr	r3, [r7, #20]
 80022da:	1ad3      	subs	r3, r2, r3
 80022dc:	2b02      	cmp	r3, #2
 80022de:	d915      	bls.n	800230c <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 80022e0:	2303      	movs	r3, #3
 80022e2:	e084      	b.n	80023ee <HAL_RCC_OscConfig+0x792>
 80022e4:	40021000 	.word	0x40021000
 80022e8:	ffff1fff 	.word	0xffff1fff
 80022ec:	fffffeff 	.word	0xfffffeff
 80022f0:	40007000 	.word	0x40007000
 80022f4:	fffffbff 	.word	0xfffffbff
 80022f8:	00001388 	.word	0x00001388
 80022fc:	efffffff 	.word	0xefffffff
 8002300:	40010000 	.word	0x40010000
 8002304:	ffffdfff 	.word	0xffffdfff
 8002308:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800230c:	4b3a      	ldr	r3, [pc, #232]	; (80023f8 <HAL_RCC_OscConfig+0x79c>)
 800230e:	681a      	ldr	r2, [r3, #0]
 8002310:	2380      	movs	r3, #128	; 0x80
 8002312:	049b      	lsls	r3, r3, #18
 8002314:	4013      	ands	r3, r2
 8002316:	d1dc      	bne.n	80022d2 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002318:	4b37      	ldr	r3, [pc, #220]	; (80023f8 <HAL_RCC_OscConfig+0x79c>)
 800231a:	68db      	ldr	r3, [r3, #12]
 800231c:	4a37      	ldr	r2, [pc, #220]	; (80023fc <HAL_RCC_OscConfig+0x7a0>)
 800231e:	4013      	ands	r3, r2
 8002320:	0019      	movs	r1, r3
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232a:	431a      	orrs	r2, r3
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002330:	431a      	orrs	r2, r3
 8002332:	4b31      	ldr	r3, [pc, #196]	; (80023f8 <HAL_RCC_OscConfig+0x79c>)
 8002334:	430a      	orrs	r2, r1
 8002336:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002338:	4b2f      	ldr	r3, [pc, #188]	; (80023f8 <HAL_RCC_OscConfig+0x79c>)
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	4b2e      	ldr	r3, [pc, #184]	; (80023f8 <HAL_RCC_OscConfig+0x79c>)
 800233e:	2180      	movs	r1, #128	; 0x80
 8002340:	0449      	lsls	r1, r1, #17
 8002342:	430a      	orrs	r2, r1
 8002344:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002346:	f7ff f9c5 	bl	80016d4 <HAL_GetTick>
 800234a:	0003      	movs	r3, r0
 800234c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800234e:	e008      	b.n	8002362 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002350:	f7ff f9c0 	bl	80016d4 <HAL_GetTick>
 8002354:	0002      	movs	r2, r0
 8002356:	697b      	ldr	r3, [r7, #20]
 8002358:	1ad3      	subs	r3, r2, r3
 800235a:	2b02      	cmp	r3, #2
 800235c:	d901      	bls.n	8002362 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 800235e:	2303      	movs	r3, #3
 8002360:	e045      	b.n	80023ee <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002362:	4b25      	ldr	r3, [pc, #148]	; (80023f8 <HAL_RCC_OscConfig+0x79c>)
 8002364:	681a      	ldr	r2, [r3, #0]
 8002366:	2380      	movs	r3, #128	; 0x80
 8002368:	049b      	lsls	r3, r3, #18
 800236a:	4013      	ands	r3, r2
 800236c:	d0f0      	beq.n	8002350 <HAL_RCC_OscConfig+0x6f4>
 800236e:	e03d      	b.n	80023ec <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002370:	4b21      	ldr	r3, [pc, #132]	; (80023f8 <HAL_RCC_OscConfig+0x79c>)
 8002372:	681a      	ldr	r2, [r3, #0]
 8002374:	4b20      	ldr	r3, [pc, #128]	; (80023f8 <HAL_RCC_OscConfig+0x79c>)
 8002376:	4922      	ldr	r1, [pc, #136]	; (8002400 <HAL_RCC_OscConfig+0x7a4>)
 8002378:	400a      	ands	r2, r1
 800237a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800237c:	f7ff f9aa 	bl	80016d4 <HAL_GetTick>
 8002380:	0003      	movs	r3, r0
 8002382:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002384:	e008      	b.n	8002398 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002386:	f7ff f9a5 	bl	80016d4 <HAL_GetTick>
 800238a:	0002      	movs	r2, r0
 800238c:	697b      	ldr	r3, [r7, #20]
 800238e:	1ad3      	subs	r3, r2, r3
 8002390:	2b02      	cmp	r3, #2
 8002392:	d901      	bls.n	8002398 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8002394:	2303      	movs	r3, #3
 8002396:	e02a      	b.n	80023ee <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002398:	4b17      	ldr	r3, [pc, #92]	; (80023f8 <HAL_RCC_OscConfig+0x79c>)
 800239a:	681a      	ldr	r2, [r3, #0]
 800239c:	2380      	movs	r3, #128	; 0x80
 800239e:	049b      	lsls	r3, r3, #18
 80023a0:	4013      	ands	r3, r2
 80023a2:	d1f0      	bne.n	8002386 <HAL_RCC_OscConfig+0x72a>
 80023a4:	e022      	b.n	80023ec <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023aa:	2b01      	cmp	r3, #1
 80023ac:	d101      	bne.n	80023b2 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 80023ae:	2301      	movs	r3, #1
 80023b0:	e01d      	b.n	80023ee <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80023b2:	4b11      	ldr	r3, [pc, #68]	; (80023f8 <HAL_RCC_OscConfig+0x79c>)
 80023b4:	68db      	ldr	r3, [r3, #12]
 80023b6:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023b8:	69ba      	ldr	r2, [r7, #24]
 80023ba:	2380      	movs	r3, #128	; 0x80
 80023bc:	025b      	lsls	r3, r3, #9
 80023be:	401a      	ands	r2, r3
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023c4:	429a      	cmp	r2, r3
 80023c6:	d10f      	bne.n	80023e8 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80023c8:	69ba      	ldr	r2, [r7, #24]
 80023ca:	23f0      	movs	r3, #240	; 0xf0
 80023cc:	039b      	lsls	r3, r3, #14
 80023ce:	401a      	ands	r2, r3
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023d4:	429a      	cmp	r2, r3
 80023d6:	d107      	bne.n	80023e8 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80023d8:	69ba      	ldr	r2, [r7, #24]
 80023da:	23c0      	movs	r3, #192	; 0xc0
 80023dc:	041b      	lsls	r3, r3, #16
 80023de:	401a      	ands	r2, r3
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80023e4:	429a      	cmp	r2, r3
 80023e6:	d001      	beq.n	80023ec <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 80023e8:	2301      	movs	r3, #1
 80023ea:	e000      	b.n	80023ee <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 80023ec:	2300      	movs	r3, #0
}
 80023ee:	0018      	movs	r0, r3
 80023f0:	46bd      	mov	sp, r7
 80023f2:	b00a      	add	sp, #40	; 0x28
 80023f4:	bdb0      	pop	{r4, r5, r7, pc}
 80023f6:	46c0      	nop			; (mov r8, r8)
 80023f8:	40021000 	.word	0x40021000
 80023fc:	ff02ffff 	.word	0xff02ffff
 8002400:	feffffff 	.word	0xfeffffff

08002404 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002404:	b5b0      	push	{r4, r5, r7, lr}
 8002406:	b084      	sub	sp, #16
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
 800240c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d101      	bne.n	8002418 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002414:	2301      	movs	r3, #1
 8002416:	e128      	b.n	800266a <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002418:	4b96      	ldr	r3, [pc, #600]	; (8002674 <HAL_RCC_ClockConfig+0x270>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	2201      	movs	r2, #1
 800241e:	4013      	ands	r3, r2
 8002420:	683a      	ldr	r2, [r7, #0]
 8002422:	429a      	cmp	r2, r3
 8002424:	d91e      	bls.n	8002464 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002426:	4b93      	ldr	r3, [pc, #588]	; (8002674 <HAL_RCC_ClockConfig+0x270>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	2201      	movs	r2, #1
 800242c:	4393      	bics	r3, r2
 800242e:	0019      	movs	r1, r3
 8002430:	4b90      	ldr	r3, [pc, #576]	; (8002674 <HAL_RCC_ClockConfig+0x270>)
 8002432:	683a      	ldr	r2, [r7, #0]
 8002434:	430a      	orrs	r2, r1
 8002436:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002438:	f7ff f94c 	bl	80016d4 <HAL_GetTick>
 800243c:	0003      	movs	r3, r0
 800243e:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002440:	e009      	b.n	8002456 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002442:	f7ff f947 	bl	80016d4 <HAL_GetTick>
 8002446:	0002      	movs	r2, r0
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	1ad3      	subs	r3, r2, r3
 800244c:	4a8a      	ldr	r2, [pc, #552]	; (8002678 <HAL_RCC_ClockConfig+0x274>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d901      	bls.n	8002456 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002452:	2303      	movs	r3, #3
 8002454:	e109      	b.n	800266a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002456:	4b87      	ldr	r3, [pc, #540]	; (8002674 <HAL_RCC_ClockConfig+0x270>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	2201      	movs	r2, #1
 800245c:	4013      	ands	r3, r2
 800245e:	683a      	ldr	r2, [r7, #0]
 8002460:	429a      	cmp	r2, r3
 8002462:	d1ee      	bne.n	8002442 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	2202      	movs	r2, #2
 800246a:	4013      	ands	r3, r2
 800246c:	d009      	beq.n	8002482 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800246e:	4b83      	ldr	r3, [pc, #524]	; (800267c <HAL_RCC_ClockConfig+0x278>)
 8002470:	68db      	ldr	r3, [r3, #12]
 8002472:	22f0      	movs	r2, #240	; 0xf0
 8002474:	4393      	bics	r3, r2
 8002476:	0019      	movs	r1, r3
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	689a      	ldr	r2, [r3, #8]
 800247c:	4b7f      	ldr	r3, [pc, #508]	; (800267c <HAL_RCC_ClockConfig+0x278>)
 800247e:	430a      	orrs	r2, r1
 8002480:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	2201      	movs	r2, #1
 8002488:	4013      	ands	r3, r2
 800248a:	d100      	bne.n	800248e <HAL_RCC_ClockConfig+0x8a>
 800248c:	e089      	b.n	80025a2 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	2b02      	cmp	r3, #2
 8002494:	d107      	bne.n	80024a6 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002496:	4b79      	ldr	r3, [pc, #484]	; (800267c <HAL_RCC_ClockConfig+0x278>)
 8002498:	681a      	ldr	r2, [r3, #0]
 800249a:	2380      	movs	r3, #128	; 0x80
 800249c:	029b      	lsls	r3, r3, #10
 800249e:	4013      	ands	r3, r2
 80024a0:	d120      	bne.n	80024e4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80024a2:	2301      	movs	r3, #1
 80024a4:	e0e1      	b.n	800266a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	2b03      	cmp	r3, #3
 80024ac:	d107      	bne.n	80024be <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80024ae:	4b73      	ldr	r3, [pc, #460]	; (800267c <HAL_RCC_ClockConfig+0x278>)
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	2380      	movs	r3, #128	; 0x80
 80024b4:	049b      	lsls	r3, r3, #18
 80024b6:	4013      	ands	r3, r2
 80024b8:	d114      	bne.n	80024e4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80024ba:	2301      	movs	r3, #1
 80024bc:	e0d5      	b.n	800266a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	2b01      	cmp	r3, #1
 80024c4:	d106      	bne.n	80024d4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80024c6:	4b6d      	ldr	r3, [pc, #436]	; (800267c <HAL_RCC_ClockConfig+0x278>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	2204      	movs	r2, #4
 80024cc:	4013      	ands	r3, r2
 80024ce:	d109      	bne.n	80024e4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80024d0:	2301      	movs	r3, #1
 80024d2:	e0ca      	b.n	800266a <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80024d4:	4b69      	ldr	r3, [pc, #420]	; (800267c <HAL_RCC_ClockConfig+0x278>)
 80024d6:	681a      	ldr	r2, [r3, #0]
 80024d8:	2380      	movs	r3, #128	; 0x80
 80024da:	009b      	lsls	r3, r3, #2
 80024dc:	4013      	ands	r3, r2
 80024de:	d101      	bne.n	80024e4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80024e0:	2301      	movs	r3, #1
 80024e2:	e0c2      	b.n	800266a <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024e4:	4b65      	ldr	r3, [pc, #404]	; (800267c <HAL_RCC_ClockConfig+0x278>)
 80024e6:	68db      	ldr	r3, [r3, #12]
 80024e8:	2203      	movs	r2, #3
 80024ea:	4393      	bics	r3, r2
 80024ec:	0019      	movs	r1, r3
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	685a      	ldr	r2, [r3, #4]
 80024f2:	4b62      	ldr	r3, [pc, #392]	; (800267c <HAL_RCC_ClockConfig+0x278>)
 80024f4:	430a      	orrs	r2, r1
 80024f6:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024f8:	f7ff f8ec 	bl	80016d4 <HAL_GetTick>
 80024fc:	0003      	movs	r3, r0
 80024fe:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	2b02      	cmp	r3, #2
 8002506:	d111      	bne.n	800252c <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002508:	e009      	b.n	800251e <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800250a:	f7ff f8e3 	bl	80016d4 <HAL_GetTick>
 800250e:	0002      	movs	r2, r0
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	1ad3      	subs	r3, r2, r3
 8002514:	4a58      	ldr	r2, [pc, #352]	; (8002678 <HAL_RCC_ClockConfig+0x274>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d901      	bls.n	800251e <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800251a:	2303      	movs	r3, #3
 800251c:	e0a5      	b.n	800266a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800251e:	4b57      	ldr	r3, [pc, #348]	; (800267c <HAL_RCC_ClockConfig+0x278>)
 8002520:	68db      	ldr	r3, [r3, #12]
 8002522:	220c      	movs	r2, #12
 8002524:	4013      	ands	r3, r2
 8002526:	2b08      	cmp	r3, #8
 8002528:	d1ef      	bne.n	800250a <HAL_RCC_ClockConfig+0x106>
 800252a:	e03a      	b.n	80025a2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	2b03      	cmp	r3, #3
 8002532:	d111      	bne.n	8002558 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002534:	e009      	b.n	800254a <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002536:	f7ff f8cd 	bl	80016d4 <HAL_GetTick>
 800253a:	0002      	movs	r2, r0
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	1ad3      	subs	r3, r2, r3
 8002540:	4a4d      	ldr	r2, [pc, #308]	; (8002678 <HAL_RCC_ClockConfig+0x274>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d901      	bls.n	800254a <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8002546:	2303      	movs	r3, #3
 8002548:	e08f      	b.n	800266a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800254a:	4b4c      	ldr	r3, [pc, #304]	; (800267c <HAL_RCC_ClockConfig+0x278>)
 800254c:	68db      	ldr	r3, [r3, #12]
 800254e:	220c      	movs	r2, #12
 8002550:	4013      	ands	r3, r2
 8002552:	2b0c      	cmp	r3, #12
 8002554:	d1ef      	bne.n	8002536 <HAL_RCC_ClockConfig+0x132>
 8002556:	e024      	b.n	80025a2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	2b01      	cmp	r3, #1
 800255e:	d11b      	bne.n	8002598 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002560:	e009      	b.n	8002576 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002562:	f7ff f8b7 	bl	80016d4 <HAL_GetTick>
 8002566:	0002      	movs	r2, r0
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	1ad3      	subs	r3, r2, r3
 800256c:	4a42      	ldr	r2, [pc, #264]	; (8002678 <HAL_RCC_ClockConfig+0x274>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d901      	bls.n	8002576 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8002572:	2303      	movs	r3, #3
 8002574:	e079      	b.n	800266a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002576:	4b41      	ldr	r3, [pc, #260]	; (800267c <HAL_RCC_ClockConfig+0x278>)
 8002578:	68db      	ldr	r3, [r3, #12]
 800257a:	220c      	movs	r2, #12
 800257c:	4013      	ands	r3, r2
 800257e:	2b04      	cmp	r3, #4
 8002580:	d1ef      	bne.n	8002562 <HAL_RCC_ClockConfig+0x15e>
 8002582:	e00e      	b.n	80025a2 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002584:	f7ff f8a6 	bl	80016d4 <HAL_GetTick>
 8002588:	0002      	movs	r2, r0
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	1ad3      	subs	r3, r2, r3
 800258e:	4a3a      	ldr	r2, [pc, #232]	; (8002678 <HAL_RCC_ClockConfig+0x274>)
 8002590:	4293      	cmp	r3, r2
 8002592:	d901      	bls.n	8002598 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8002594:	2303      	movs	r3, #3
 8002596:	e068      	b.n	800266a <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002598:	4b38      	ldr	r3, [pc, #224]	; (800267c <HAL_RCC_ClockConfig+0x278>)
 800259a:	68db      	ldr	r3, [r3, #12]
 800259c:	220c      	movs	r2, #12
 800259e:	4013      	ands	r3, r2
 80025a0:	d1f0      	bne.n	8002584 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80025a2:	4b34      	ldr	r3, [pc, #208]	; (8002674 <HAL_RCC_ClockConfig+0x270>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	2201      	movs	r2, #1
 80025a8:	4013      	ands	r3, r2
 80025aa:	683a      	ldr	r2, [r7, #0]
 80025ac:	429a      	cmp	r2, r3
 80025ae:	d21e      	bcs.n	80025ee <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025b0:	4b30      	ldr	r3, [pc, #192]	; (8002674 <HAL_RCC_ClockConfig+0x270>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	2201      	movs	r2, #1
 80025b6:	4393      	bics	r3, r2
 80025b8:	0019      	movs	r1, r3
 80025ba:	4b2e      	ldr	r3, [pc, #184]	; (8002674 <HAL_RCC_ClockConfig+0x270>)
 80025bc:	683a      	ldr	r2, [r7, #0]
 80025be:	430a      	orrs	r2, r1
 80025c0:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80025c2:	f7ff f887 	bl	80016d4 <HAL_GetTick>
 80025c6:	0003      	movs	r3, r0
 80025c8:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025ca:	e009      	b.n	80025e0 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025cc:	f7ff f882 	bl	80016d4 <HAL_GetTick>
 80025d0:	0002      	movs	r2, r0
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	1ad3      	subs	r3, r2, r3
 80025d6:	4a28      	ldr	r2, [pc, #160]	; (8002678 <HAL_RCC_ClockConfig+0x274>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	d901      	bls.n	80025e0 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80025dc:	2303      	movs	r3, #3
 80025de:	e044      	b.n	800266a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025e0:	4b24      	ldr	r3, [pc, #144]	; (8002674 <HAL_RCC_ClockConfig+0x270>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	2201      	movs	r2, #1
 80025e6:	4013      	ands	r3, r2
 80025e8:	683a      	ldr	r2, [r7, #0]
 80025ea:	429a      	cmp	r2, r3
 80025ec:	d1ee      	bne.n	80025cc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	2204      	movs	r2, #4
 80025f4:	4013      	ands	r3, r2
 80025f6:	d009      	beq.n	800260c <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80025f8:	4b20      	ldr	r3, [pc, #128]	; (800267c <HAL_RCC_ClockConfig+0x278>)
 80025fa:	68db      	ldr	r3, [r3, #12]
 80025fc:	4a20      	ldr	r2, [pc, #128]	; (8002680 <HAL_RCC_ClockConfig+0x27c>)
 80025fe:	4013      	ands	r3, r2
 8002600:	0019      	movs	r1, r3
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	68da      	ldr	r2, [r3, #12]
 8002606:	4b1d      	ldr	r3, [pc, #116]	; (800267c <HAL_RCC_ClockConfig+0x278>)
 8002608:	430a      	orrs	r2, r1
 800260a:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	2208      	movs	r2, #8
 8002612:	4013      	ands	r3, r2
 8002614:	d00a      	beq.n	800262c <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002616:	4b19      	ldr	r3, [pc, #100]	; (800267c <HAL_RCC_ClockConfig+0x278>)
 8002618:	68db      	ldr	r3, [r3, #12]
 800261a:	4a1a      	ldr	r2, [pc, #104]	; (8002684 <HAL_RCC_ClockConfig+0x280>)
 800261c:	4013      	ands	r3, r2
 800261e:	0019      	movs	r1, r3
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	691b      	ldr	r3, [r3, #16]
 8002624:	00da      	lsls	r2, r3, #3
 8002626:	4b15      	ldr	r3, [pc, #84]	; (800267c <HAL_RCC_ClockConfig+0x278>)
 8002628:	430a      	orrs	r2, r1
 800262a:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800262c:	f000 f832 	bl	8002694 <HAL_RCC_GetSysClockFreq>
 8002630:	0001      	movs	r1, r0
 8002632:	4b12      	ldr	r3, [pc, #72]	; (800267c <HAL_RCC_ClockConfig+0x278>)
 8002634:	68db      	ldr	r3, [r3, #12]
 8002636:	091b      	lsrs	r3, r3, #4
 8002638:	220f      	movs	r2, #15
 800263a:	4013      	ands	r3, r2
 800263c:	4a12      	ldr	r2, [pc, #72]	; (8002688 <HAL_RCC_ClockConfig+0x284>)
 800263e:	5cd3      	ldrb	r3, [r2, r3]
 8002640:	000a      	movs	r2, r1
 8002642:	40da      	lsrs	r2, r3
 8002644:	4b11      	ldr	r3, [pc, #68]	; (800268c <HAL_RCC_ClockConfig+0x288>)
 8002646:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002648:	4b11      	ldr	r3, [pc, #68]	; (8002690 <HAL_RCC_ClockConfig+0x28c>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	250b      	movs	r5, #11
 800264e:	197c      	adds	r4, r7, r5
 8002650:	0018      	movs	r0, r3
 8002652:	f7fe fff9 	bl	8001648 <HAL_InitTick>
 8002656:	0003      	movs	r3, r0
 8002658:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800265a:	197b      	adds	r3, r7, r5
 800265c:	781b      	ldrb	r3, [r3, #0]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d002      	beq.n	8002668 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8002662:	197b      	adds	r3, r7, r5
 8002664:	781b      	ldrb	r3, [r3, #0]
 8002666:	e000      	b.n	800266a <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8002668:	2300      	movs	r3, #0
}
 800266a:	0018      	movs	r0, r3
 800266c:	46bd      	mov	sp, r7
 800266e:	b004      	add	sp, #16
 8002670:	bdb0      	pop	{r4, r5, r7, pc}
 8002672:	46c0      	nop			; (mov r8, r8)
 8002674:	40022000 	.word	0x40022000
 8002678:	00001388 	.word	0x00001388
 800267c:	40021000 	.word	0x40021000
 8002680:	fffff8ff 	.word	0xfffff8ff
 8002684:	ffffc7ff 	.word	0xffffc7ff
 8002688:	08004988 	.word	0x08004988
 800268c:	20000000 	.word	0x20000000
 8002690:	20000004 	.word	0x20000004

08002694 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002694:	b5b0      	push	{r4, r5, r7, lr}
 8002696:	b08e      	sub	sp, #56	; 0x38
 8002698:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800269a:	4b4c      	ldr	r3, [pc, #304]	; (80027cc <HAL_RCC_GetSysClockFreq+0x138>)
 800269c:	68db      	ldr	r3, [r3, #12]
 800269e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80026a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80026a2:	230c      	movs	r3, #12
 80026a4:	4013      	ands	r3, r2
 80026a6:	2b0c      	cmp	r3, #12
 80026a8:	d014      	beq.n	80026d4 <HAL_RCC_GetSysClockFreq+0x40>
 80026aa:	d900      	bls.n	80026ae <HAL_RCC_GetSysClockFreq+0x1a>
 80026ac:	e07b      	b.n	80027a6 <HAL_RCC_GetSysClockFreq+0x112>
 80026ae:	2b04      	cmp	r3, #4
 80026b0:	d002      	beq.n	80026b8 <HAL_RCC_GetSysClockFreq+0x24>
 80026b2:	2b08      	cmp	r3, #8
 80026b4:	d00b      	beq.n	80026ce <HAL_RCC_GetSysClockFreq+0x3a>
 80026b6:	e076      	b.n	80027a6 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80026b8:	4b44      	ldr	r3, [pc, #272]	; (80027cc <HAL_RCC_GetSysClockFreq+0x138>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	2210      	movs	r2, #16
 80026be:	4013      	ands	r3, r2
 80026c0:	d002      	beq.n	80026c8 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80026c2:	4b43      	ldr	r3, [pc, #268]	; (80027d0 <HAL_RCC_GetSysClockFreq+0x13c>)
 80026c4:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80026c6:	e07c      	b.n	80027c2 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 80026c8:	4b42      	ldr	r3, [pc, #264]	; (80027d4 <HAL_RCC_GetSysClockFreq+0x140>)
 80026ca:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80026cc:	e079      	b.n	80027c2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80026ce:	4b42      	ldr	r3, [pc, #264]	; (80027d8 <HAL_RCC_GetSysClockFreq+0x144>)
 80026d0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80026d2:	e076      	b.n	80027c2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80026d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026d6:	0c9a      	lsrs	r2, r3, #18
 80026d8:	230f      	movs	r3, #15
 80026da:	401a      	ands	r2, r3
 80026dc:	4b3f      	ldr	r3, [pc, #252]	; (80027dc <HAL_RCC_GetSysClockFreq+0x148>)
 80026de:	5c9b      	ldrb	r3, [r3, r2]
 80026e0:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80026e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026e4:	0d9a      	lsrs	r2, r3, #22
 80026e6:	2303      	movs	r3, #3
 80026e8:	4013      	ands	r3, r2
 80026ea:	3301      	adds	r3, #1
 80026ec:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80026ee:	4b37      	ldr	r3, [pc, #220]	; (80027cc <HAL_RCC_GetSysClockFreq+0x138>)
 80026f0:	68da      	ldr	r2, [r3, #12]
 80026f2:	2380      	movs	r3, #128	; 0x80
 80026f4:	025b      	lsls	r3, r3, #9
 80026f6:	4013      	ands	r3, r2
 80026f8:	d01a      	beq.n	8002730 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80026fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026fc:	61bb      	str	r3, [r7, #24]
 80026fe:	2300      	movs	r3, #0
 8002700:	61fb      	str	r3, [r7, #28]
 8002702:	4a35      	ldr	r2, [pc, #212]	; (80027d8 <HAL_RCC_GetSysClockFreq+0x144>)
 8002704:	2300      	movs	r3, #0
 8002706:	69b8      	ldr	r0, [r7, #24]
 8002708:	69f9      	ldr	r1, [r7, #28]
 800270a:	f7fd fdb1 	bl	8000270 <__aeabi_lmul>
 800270e:	0002      	movs	r2, r0
 8002710:	000b      	movs	r3, r1
 8002712:	0010      	movs	r0, r2
 8002714:	0019      	movs	r1, r3
 8002716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002718:	613b      	str	r3, [r7, #16]
 800271a:	2300      	movs	r3, #0
 800271c:	617b      	str	r3, [r7, #20]
 800271e:	693a      	ldr	r2, [r7, #16]
 8002720:	697b      	ldr	r3, [r7, #20]
 8002722:	f7fd fd85 	bl	8000230 <__aeabi_uldivmod>
 8002726:	0002      	movs	r2, r0
 8002728:	000b      	movs	r3, r1
 800272a:	0013      	movs	r3, r2
 800272c:	637b      	str	r3, [r7, #52]	; 0x34
 800272e:	e037      	b.n	80027a0 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002730:	4b26      	ldr	r3, [pc, #152]	; (80027cc <HAL_RCC_GetSysClockFreq+0x138>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	2210      	movs	r2, #16
 8002736:	4013      	ands	r3, r2
 8002738:	d01a      	beq.n	8002770 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 800273a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800273c:	60bb      	str	r3, [r7, #8]
 800273e:	2300      	movs	r3, #0
 8002740:	60fb      	str	r3, [r7, #12]
 8002742:	4a23      	ldr	r2, [pc, #140]	; (80027d0 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002744:	2300      	movs	r3, #0
 8002746:	68b8      	ldr	r0, [r7, #8]
 8002748:	68f9      	ldr	r1, [r7, #12]
 800274a:	f7fd fd91 	bl	8000270 <__aeabi_lmul>
 800274e:	0002      	movs	r2, r0
 8002750:	000b      	movs	r3, r1
 8002752:	0010      	movs	r0, r2
 8002754:	0019      	movs	r1, r3
 8002756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002758:	603b      	str	r3, [r7, #0]
 800275a:	2300      	movs	r3, #0
 800275c:	607b      	str	r3, [r7, #4]
 800275e:	683a      	ldr	r2, [r7, #0]
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	f7fd fd65 	bl	8000230 <__aeabi_uldivmod>
 8002766:	0002      	movs	r2, r0
 8002768:	000b      	movs	r3, r1
 800276a:	0013      	movs	r3, r2
 800276c:	637b      	str	r3, [r7, #52]	; 0x34
 800276e:	e017      	b.n	80027a0 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002770:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002772:	0018      	movs	r0, r3
 8002774:	2300      	movs	r3, #0
 8002776:	0019      	movs	r1, r3
 8002778:	4a16      	ldr	r2, [pc, #88]	; (80027d4 <HAL_RCC_GetSysClockFreq+0x140>)
 800277a:	2300      	movs	r3, #0
 800277c:	f7fd fd78 	bl	8000270 <__aeabi_lmul>
 8002780:	0002      	movs	r2, r0
 8002782:	000b      	movs	r3, r1
 8002784:	0010      	movs	r0, r2
 8002786:	0019      	movs	r1, r3
 8002788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800278a:	001c      	movs	r4, r3
 800278c:	2300      	movs	r3, #0
 800278e:	001d      	movs	r5, r3
 8002790:	0022      	movs	r2, r4
 8002792:	002b      	movs	r3, r5
 8002794:	f7fd fd4c 	bl	8000230 <__aeabi_uldivmod>
 8002798:	0002      	movs	r2, r0
 800279a:	000b      	movs	r3, r1
 800279c:	0013      	movs	r3, r2
 800279e:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 80027a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027a2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80027a4:	e00d      	b.n	80027c2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80027a6:	4b09      	ldr	r3, [pc, #36]	; (80027cc <HAL_RCC_GetSysClockFreq+0x138>)
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	0b5b      	lsrs	r3, r3, #13
 80027ac:	2207      	movs	r2, #7
 80027ae:	4013      	ands	r3, r2
 80027b0:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80027b2:	6a3b      	ldr	r3, [r7, #32]
 80027b4:	3301      	adds	r3, #1
 80027b6:	2280      	movs	r2, #128	; 0x80
 80027b8:	0212      	lsls	r2, r2, #8
 80027ba:	409a      	lsls	r2, r3
 80027bc:	0013      	movs	r3, r2
 80027be:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80027c0:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80027c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80027c4:	0018      	movs	r0, r3
 80027c6:	46bd      	mov	sp, r7
 80027c8:	b00e      	add	sp, #56	; 0x38
 80027ca:	bdb0      	pop	{r4, r5, r7, pc}
 80027cc:	40021000 	.word	0x40021000
 80027d0:	003d0900 	.word	0x003d0900
 80027d4:	00f42400 	.word	0x00f42400
 80027d8:	007a1200 	.word	0x007a1200
 80027dc:	08004998 	.word	0x08004998

080027e0 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b086      	sub	sp, #24
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 80027e8:	2317      	movs	r3, #23
 80027ea:	18fb      	adds	r3, r7, r3
 80027ec:	2200      	movs	r2, #0
 80027ee:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	2220      	movs	r2, #32
 80027f6:	4013      	ands	r3, r2
 80027f8:	d106      	bne.n	8002808 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681a      	ldr	r2, [r3, #0]
 80027fe:	2380      	movs	r3, #128	; 0x80
 8002800:	011b      	lsls	r3, r3, #4
 8002802:	4013      	ands	r3, r2
 8002804:	d100      	bne.n	8002808 <HAL_RCCEx_PeriphCLKConfig+0x28>
 8002806:	e104      	b.n	8002a12 <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002808:	4bb9      	ldr	r3, [pc, #740]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800280a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800280c:	2380      	movs	r3, #128	; 0x80
 800280e:	055b      	lsls	r3, r3, #21
 8002810:	4013      	ands	r3, r2
 8002812:	d10a      	bne.n	800282a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002814:	4bb6      	ldr	r3, [pc, #728]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002816:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002818:	4bb5      	ldr	r3, [pc, #724]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800281a:	2180      	movs	r1, #128	; 0x80
 800281c:	0549      	lsls	r1, r1, #21
 800281e:	430a      	orrs	r2, r1
 8002820:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8002822:	2317      	movs	r3, #23
 8002824:	18fb      	adds	r3, r7, r3
 8002826:	2201      	movs	r2, #1
 8002828:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800282a:	4bb2      	ldr	r3, [pc, #712]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 800282c:	681a      	ldr	r2, [r3, #0]
 800282e:	2380      	movs	r3, #128	; 0x80
 8002830:	005b      	lsls	r3, r3, #1
 8002832:	4013      	ands	r3, r2
 8002834:	d11a      	bne.n	800286c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002836:	4baf      	ldr	r3, [pc, #700]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8002838:	681a      	ldr	r2, [r3, #0]
 800283a:	4bae      	ldr	r3, [pc, #696]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 800283c:	2180      	movs	r1, #128	; 0x80
 800283e:	0049      	lsls	r1, r1, #1
 8002840:	430a      	orrs	r2, r1
 8002842:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002844:	f7fe ff46 	bl	80016d4 <HAL_GetTick>
 8002848:	0003      	movs	r3, r0
 800284a:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800284c:	e008      	b.n	8002860 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800284e:	f7fe ff41 	bl	80016d4 <HAL_GetTick>
 8002852:	0002      	movs	r2, r0
 8002854:	693b      	ldr	r3, [r7, #16]
 8002856:	1ad3      	subs	r3, r2, r3
 8002858:	2b64      	cmp	r3, #100	; 0x64
 800285a:	d901      	bls.n	8002860 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800285c:	2303      	movs	r3, #3
 800285e:	e143      	b.n	8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x308>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002860:	4ba4      	ldr	r3, [pc, #656]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8002862:	681a      	ldr	r2, [r3, #0]
 8002864:	2380      	movs	r3, #128	; 0x80
 8002866:	005b      	lsls	r3, r3, #1
 8002868:	4013      	ands	r3, r2
 800286a:	d0f0      	beq.n	800284e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 800286c:	4ba0      	ldr	r3, [pc, #640]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	23c0      	movs	r3, #192	; 0xc0
 8002872:	039b      	lsls	r3, r3, #14
 8002874:	4013      	ands	r3, r2
 8002876:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	685a      	ldr	r2, [r3, #4]
 800287c:	23c0      	movs	r3, #192	; 0xc0
 800287e:	039b      	lsls	r3, r3, #14
 8002880:	4013      	ands	r3, r2
 8002882:	68fa      	ldr	r2, [r7, #12]
 8002884:	429a      	cmp	r2, r3
 8002886:	d107      	bne.n	8002898 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	689a      	ldr	r2, [r3, #8]
 800288c:	23c0      	movs	r3, #192	; 0xc0
 800288e:	039b      	lsls	r3, r3, #14
 8002890:	4013      	ands	r3, r2
 8002892:	68fa      	ldr	r2, [r7, #12]
 8002894:	429a      	cmp	r2, r3
 8002896:	d013      	beq.n	80028c0 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	685a      	ldr	r2, [r3, #4]
 800289c:	23c0      	movs	r3, #192	; 0xc0
 800289e:	029b      	lsls	r3, r3, #10
 80028a0:	401a      	ands	r2, r3
 80028a2:	23c0      	movs	r3, #192	; 0xc0
 80028a4:	029b      	lsls	r3, r3, #10
 80028a6:	429a      	cmp	r2, r3
 80028a8:	d10a      	bne.n	80028c0 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80028aa:	4b91      	ldr	r3, [pc, #580]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80028ac:	681a      	ldr	r2, [r3, #0]
 80028ae:	2380      	movs	r3, #128	; 0x80
 80028b0:	029b      	lsls	r3, r3, #10
 80028b2:	401a      	ands	r2, r3
 80028b4:	2380      	movs	r3, #128	; 0x80
 80028b6:	029b      	lsls	r3, r3, #10
 80028b8:	429a      	cmp	r2, r3
 80028ba:	d101      	bne.n	80028c0 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80028bc:	2301      	movs	r3, #1
 80028be:	e113      	b.n	8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x308>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80028c0:	4b8b      	ldr	r3, [pc, #556]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80028c2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80028c4:	23c0      	movs	r3, #192	; 0xc0
 80028c6:	029b      	lsls	r3, r3, #10
 80028c8:	4013      	ands	r3, r2
 80028ca:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d049      	beq.n	8002966 <HAL_RCCEx_PeriphCLKConfig+0x186>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	685a      	ldr	r2, [r3, #4]
 80028d6:	23c0      	movs	r3, #192	; 0xc0
 80028d8:	029b      	lsls	r3, r3, #10
 80028da:	4013      	ands	r3, r2
 80028dc:	68fa      	ldr	r2, [r7, #12]
 80028de:	429a      	cmp	r2, r3
 80028e0:	d004      	beq.n	80028ec <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	2220      	movs	r2, #32
 80028e8:	4013      	ands	r3, r2
 80028ea:	d10d      	bne.n	8002908 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	689a      	ldr	r2, [r3, #8]
 80028f0:	23c0      	movs	r3, #192	; 0xc0
 80028f2:	029b      	lsls	r3, r3, #10
 80028f4:	4013      	ands	r3, r2
 80028f6:	68fa      	ldr	r2, [r7, #12]
 80028f8:	429a      	cmp	r2, r3
 80028fa:	d034      	beq.n	8002966 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681a      	ldr	r2, [r3, #0]
 8002900:	2380      	movs	r3, #128	; 0x80
 8002902:	011b      	lsls	r3, r3, #4
 8002904:	4013      	ands	r3, r2
 8002906:	d02e      	beq.n	8002966 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002908:	4b79      	ldr	r3, [pc, #484]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800290a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800290c:	4a7a      	ldr	r2, [pc, #488]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 800290e:	4013      	ands	r3, r2
 8002910:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002912:	4b77      	ldr	r3, [pc, #476]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002914:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002916:	4b76      	ldr	r3, [pc, #472]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002918:	2180      	movs	r1, #128	; 0x80
 800291a:	0309      	lsls	r1, r1, #12
 800291c:	430a      	orrs	r2, r1
 800291e:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002920:	4b73      	ldr	r3, [pc, #460]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002922:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002924:	4b72      	ldr	r3, [pc, #456]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002926:	4975      	ldr	r1, [pc, #468]	; (8002afc <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8002928:	400a      	ands	r2, r1
 800292a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 800292c:	4b70      	ldr	r3, [pc, #448]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800292e:	68fa      	ldr	r2, [r7, #12]
 8002930:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002932:	68fa      	ldr	r2, [r7, #12]
 8002934:	2380      	movs	r3, #128	; 0x80
 8002936:	005b      	lsls	r3, r3, #1
 8002938:	4013      	ands	r3, r2
 800293a:	d014      	beq.n	8002966 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800293c:	f7fe feca 	bl	80016d4 <HAL_GetTick>
 8002940:	0003      	movs	r3, r0
 8002942:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002944:	e009      	b.n	800295a <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002946:	f7fe fec5 	bl	80016d4 <HAL_GetTick>
 800294a:	0002      	movs	r2, r0
 800294c:	693b      	ldr	r3, [r7, #16]
 800294e:	1ad3      	subs	r3, r2, r3
 8002950:	4a6b      	ldr	r2, [pc, #428]	; (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d901      	bls.n	800295a <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8002956:	2303      	movs	r3, #3
 8002958:	e0c6      	b.n	8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x308>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800295a:	4b65      	ldr	r3, [pc, #404]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800295c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800295e:	2380      	movs	r3, #128	; 0x80
 8002960:	009b      	lsls	r3, r3, #2
 8002962:	4013      	ands	r3, r2
 8002964:	d0ef      	beq.n	8002946 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681a      	ldr	r2, [r3, #0]
 800296a:	2380      	movs	r3, #128	; 0x80
 800296c:	011b      	lsls	r3, r3, #4
 800296e:	4013      	ands	r3, r2
 8002970:	d01f      	beq.n	80029b2 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	689a      	ldr	r2, [r3, #8]
 8002976:	23c0      	movs	r3, #192	; 0xc0
 8002978:	029b      	lsls	r3, r3, #10
 800297a:	401a      	ands	r2, r3
 800297c:	23c0      	movs	r3, #192	; 0xc0
 800297e:	029b      	lsls	r3, r3, #10
 8002980:	429a      	cmp	r2, r3
 8002982:	d10c      	bne.n	800299e <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8002984:	4b5a      	ldr	r3, [pc, #360]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a5e      	ldr	r2, [pc, #376]	; (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800298a:	4013      	ands	r3, r2
 800298c:	0019      	movs	r1, r3
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	689a      	ldr	r2, [r3, #8]
 8002992:	23c0      	movs	r3, #192	; 0xc0
 8002994:	039b      	lsls	r3, r3, #14
 8002996:	401a      	ands	r2, r3
 8002998:	4b55      	ldr	r3, [pc, #340]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800299a:	430a      	orrs	r2, r1
 800299c:	601a      	str	r2, [r3, #0]
 800299e:	4b54      	ldr	r3, [pc, #336]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80029a0:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	689a      	ldr	r2, [r3, #8]
 80029a6:	23c0      	movs	r3, #192	; 0xc0
 80029a8:	029b      	lsls	r3, r3, #10
 80029aa:	401a      	ands	r2, r3
 80029ac:	4b50      	ldr	r3, [pc, #320]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80029ae:	430a      	orrs	r2, r1
 80029b0:	651a      	str	r2, [r3, #80]	; 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	2220      	movs	r2, #32
 80029b8:	4013      	ands	r3, r2
 80029ba:	d01f      	beq.n	80029fc <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	685a      	ldr	r2, [r3, #4]
 80029c0:	23c0      	movs	r3, #192	; 0xc0
 80029c2:	029b      	lsls	r3, r3, #10
 80029c4:	401a      	ands	r2, r3
 80029c6:	23c0      	movs	r3, #192	; 0xc0
 80029c8:	029b      	lsls	r3, r3, #10
 80029ca:	429a      	cmp	r2, r3
 80029cc:	d10c      	bne.n	80029e8 <HAL_RCCEx_PeriphCLKConfig+0x208>
 80029ce:	4b48      	ldr	r3, [pc, #288]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a4c      	ldr	r2, [pc, #304]	; (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 80029d4:	4013      	ands	r3, r2
 80029d6:	0019      	movs	r1, r3
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	685a      	ldr	r2, [r3, #4]
 80029dc:	23c0      	movs	r3, #192	; 0xc0
 80029de:	039b      	lsls	r3, r3, #14
 80029e0:	401a      	ands	r2, r3
 80029e2:	4b43      	ldr	r3, [pc, #268]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80029e4:	430a      	orrs	r2, r1
 80029e6:	601a      	str	r2, [r3, #0]
 80029e8:	4b41      	ldr	r3, [pc, #260]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80029ea:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	685a      	ldr	r2, [r3, #4]
 80029f0:	23c0      	movs	r3, #192	; 0xc0
 80029f2:	029b      	lsls	r3, r3, #10
 80029f4:	401a      	ands	r2, r3
 80029f6:	4b3e      	ldr	r3, [pc, #248]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80029f8:	430a      	orrs	r2, r1
 80029fa:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80029fc:	2317      	movs	r3, #23
 80029fe:	18fb      	adds	r3, r7, r3
 8002a00:	781b      	ldrb	r3, [r3, #0]
 8002a02:	2b01      	cmp	r3, #1
 8002a04:	d105      	bne.n	8002a12 <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a06:	4b3a      	ldr	r3, [pc, #232]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a08:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002a0a:	4b39      	ldr	r3, [pc, #228]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a0c:	493e      	ldr	r1, [pc, #248]	; (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 8002a0e:	400a      	ands	r2, r1
 8002a10:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	2201      	movs	r2, #1
 8002a18:	4013      	ands	r3, r2
 8002a1a:	d009      	beq.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002a1c:	4b34      	ldr	r3, [pc, #208]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a20:	2203      	movs	r2, #3
 8002a22:	4393      	bics	r3, r2
 8002a24:	0019      	movs	r1, r3
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	68da      	ldr	r2, [r3, #12]
 8002a2a:	4b31      	ldr	r3, [pc, #196]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a2c:	430a      	orrs	r2, r1
 8002a2e:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	2202      	movs	r2, #2
 8002a36:	4013      	ands	r3, r2
 8002a38:	d009      	beq.n	8002a4e <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002a3a:	4b2d      	ldr	r3, [pc, #180]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a3e:	220c      	movs	r2, #12
 8002a40:	4393      	bics	r3, r2
 8002a42:	0019      	movs	r1, r3
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	691a      	ldr	r2, [r3, #16]
 8002a48:	4b29      	ldr	r3, [pc, #164]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a4a:	430a      	orrs	r2, r1
 8002a4c:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	2204      	movs	r2, #4
 8002a54:	4013      	ands	r3, r2
 8002a56:	d009      	beq.n	8002a6c <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002a58:	4b25      	ldr	r3, [pc, #148]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a5c:	4a2b      	ldr	r2, [pc, #172]	; (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x32c>)
 8002a5e:	4013      	ands	r3, r2
 8002a60:	0019      	movs	r1, r3
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	695a      	ldr	r2, [r3, #20]
 8002a66:	4b22      	ldr	r3, [pc, #136]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a68:	430a      	orrs	r2, r1
 8002a6a:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	2208      	movs	r2, #8
 8002a72:	4013      	ands	r3, r2
 8002a74:	d009      	beq.n	8002a8a <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002a76:	4b1e      	ldr	r3, [pc, #120]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a7a:	4a25      	ldr	r2, [pc, #148]	; (8002b10 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a7c:	4013      	ands	r3, r2
 8002a7e:	0019      	movs	r1, r3
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	699a      	ldr	r2, [r3, #24]
 8002a84:	4b1a      	ldr	r3, [pc, #104]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a86:	430a      	orrs	r2, r1
 8002a88:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	2380      	movs	r3, #128	; 0x80
 8002a90:	005b      	lsls	r3, r3, #1
 8002a92:	4013      	ands	r3, r2
 8002a94:	d009      	beq.n	8002aaa <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002a96:	4b16      	ldr	r3, [pc, #88]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a9a:	4a17      	ldr	r2, [pc, #92]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	0019      	movs	r1, r3
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	69da      	ldr	r2, [r3, #28]
 8002aa4:	4b12      	ldr	r3, [pc, #72]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002aa6:	430a      	orrs	r2, r1
 8002aa8:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	2240      	movs	r2, #64	; 0x40
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	d009      	beq.n	8002ac8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002ab4:	4b0e      	ldr	r3, [pc, #56]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002ab6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ab8:	4a16      	ldr	r2, [pc, #88]	; (8002b14 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8002aba:	4013      	ands	r3, r2
 8002abc:	0019      	movs	r1, r3
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002ac2:	4b0b      	ldr	r3, [pc, #44]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002ac4:	430a      	orrs	r2, r1
 8002ac6:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	2280      	movs	r2, #128	; 0x80
 8002ace:	4013      	ands	r3, r2
 8002ad0:	d009      	beq.n	8002ae6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002ad2:	4b07      	ldr	r3, [pc, #28]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002ad4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ad6:	4a10      	ldr	r2, [pc, #64]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002ad8:	4013      	ands	r3, r2
 8002ada:	0019      	movs	r1, r3
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6a1a      	ldr	r2, [r3, #32]
 8002ae0:	4b03      	ldr	r3, [pc, #12]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002ae2:	430a      	orrs	r2, r1
 8002ae4:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8002ae6:	2300      	movs	r3, #0
}
 8002ae8:	0018      	movs	r0, r3
 8002aea:	46bd      	mov	sp, r7
 8002aec:	b006      	add	sp, #24
 8002aee:	bd80      	pop	{r7, pc}
 8002af0:	40021000 	.word	0x40021000
 8002af4:	40007000 	.word	0x40007000
 8002af8:	fffcffff 	.word	0xfffcffff
 8002afc:	fff7ffff 	.word	0xfff7ffff
 8002b00:	00001388 	.word	0x00001388
 8002b04:	ffcfffff 	.word	0xffcfffff
 8002b08:	efffffff 	.word	0xefffffff
 8002b0c:	fffff3ff 	.word	0xfffff3ff
 8002b10:	ffffcfff 	.word	0xffffcfff
 8002b14:	fbffffff 	.word	0xfbffffff
 8002b18:	fff3ffff 	.word	0xfff3ffff

08002b1c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002b1c:	b5b0      	push	{r4, r5, r7, lr}
 8002b1e:	b084      	sub	sp, #16
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002b24:	230f      	movs	r3, #15
 8002b26:	18fb      	adds	r3, r7, r3
 8002b28:	2201      	movs	r2, #1
 8002b2a:	701a      	strb	r2, [r3, #0]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d101      	bne.n	8002b36 <HAL_RTC_Init+0x1a>
  {
    return HAL_ERROR;
 8002b32:	2301      	movs	r3, #1
 8002b34:	e088      	b.n	8002c48 <HAL_RTC_Init+0x12c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2221      	movs	r2, #33	; 0x21
 8002b3a:	5c9b      	ldrb	r3, [r3, r2]
 8002b3c:	b2db      	uxtb	r3, r3
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d107      	bne.n	8002b52 <HAL_RTC_Init+0x36>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2220      	movs	r2, #32
 8002b46:	2100      	movs	r1, #0
 8002b48:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	0018      	movs	r0, r3
 8002b4e:	f7fd ffc1 	bl	8000ad4 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2221      	movs	r2, #33	; 0x21
 8002b56:	2102      	movs	r1, #2
 8002b58:	5499      	strb	r1, [r3, r2]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	68db      	ldr	r3, [r3, #12]
 8002b60:	2210      	movs	r2, #16
 8002b62:	4013      	ands	r3, r2
 8002b64:	2b10      	cmp	r3, #16
 8002b66:	d05f      	beq.n	8002c28 <HAL_RTC_Init+0x10c>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	22ca      	movs	r2, #202	; 0xca
 8002b6e:	625a      	str	r2, [r3, #36]	; 0x24
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	2253      	movs	r2, #83	; 0x53
 8002b76:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8002b78:	250f      	movs	r5, #15
 8002b7a:	197c      	adds	r4, r7, r5
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	0018      	movs	r0, r3
 8002b80:	f000 fc62 	bl	8003448 <RTC_EnterInitMode>
 8002b84:	0003      	movs	r3, r0
 8002b86:	7023      	strb	r3, [r4, #0]

    if (status == HAL_OK)
 8002b88:	0028      	movs	r0, r5
 8002b8a:	183b      	adds	r3, r7, r0
 8002b8c:	781b      	ldrb	r3, [r3, #0]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d12c      	bne.n	8002bec <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	689a      	ldr	r2, [r3, #8]
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	492c      	ldr	r1, [pc, #176]	; (8002c50 <HAL_RTC_Init+0x134>)
 8002b9e:	400a      	ands	r2, r1
 8002ba0:	609a      	str	r2, [r3, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	6899      	ldr	r1, [r3, #8]
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	685a      	ldr	r2, [r3, #4]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	691b      	ldr	r3, [r3, #16]
 8002bb0:	431a      	orrs	r2, r3
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	699b      	ldr	r3, [r3, #24]
 8002bb6:	431a      	orrs	r2, r3
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	430a      	orrs	r2, r1
 8002bbe:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	687a      	ldr	r2, [r7, #4]
 8002bc6:	68d2      	ldr	r2, [r2, #12]
 8002bc8:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	6919      	ldr	r1, [r3, #16]
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	041a      	lsls	r2, r3, #16
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	430a      	orrs	r2, r1
 8002bdc:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8002bde:	183c      	adds	r4, r7, r0
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	0018      	movs	r0, r3
 8002be4:	f000 fc74 	bl	80034d0 <RTC_ExitInitMode>
 8002be8:	0003      	movs	r3, r0
 8002bea:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 8002bec:	230f      	movs	r3, #15
 8002bee:	18fb      	adds	r3, r7, r3
 8002bf0:	781b      	ldrb	r3, [r3, #0]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d113      	bne.n	8002c1e <HAL_RTC_Init+0x102>
    {
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	2103      	movs	r1, #3
 8002c02:	438a      	bics	r2, r1
 8002c04:	64da      	str	r2, [r3, #76]	; 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	69da      	ldr	r2, [r3, #28]
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	695b      	ldr	r3, [r3, #20]
 8002c14:	431a      	orrs	r2, r3
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	430a      	orrs	r2, r1
 8002c1c:	64da      	str	r2, [r3, #76]	; 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	22ff      	movs	r2, #255	; 0xff
 8002c24:	625a      	str	r2, [r3, #36]	; 0x24
 8002c26:	e003      	b.n	8002c30 <HAL_RTC_Init+0x114>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8002c28:	230f      	movs	r3, #15
 8002c2a:	18fb      	adds	r3, r7, r3
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	701a      	strb	r2, [r3, #0]
  }

  if (status == HAL_OK)
 8002c30:	230f      	movs	r3, #15
 8002c32:	18fb      	adds	r3, r7, r3
 8002c34:	781b      	ldrb	r3, [r3, #0]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d103      	bne.n	8002c42 <HAL_RTC_Init+0x126>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2221      	movs	r2, #33	; 0x21
 8002c3e:	2101      	movs	r1, #1
 8002c40:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8002c42:	230f      	movs	r3, #15
 8002c44:	18fb      	adds	r3, r7, r3
 8002c46:	781b      	ldrb	r3, [r3, #0]
}
 8002c48:	0018      	movs	r0, r3
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	b004      	add	sp, #16
 8002c4e:	bdb0      	pop	{r4, r5, r7, pc}
 8002c50:	ff8fffbf 	.word	0xff8fffbf

08002c54 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002c54:	b5b0      	push	{r4, r5, r7, lr}
 8002c56:	b086      	sub	sp, #24
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	60f8      	str	r0, [r7, #12]
 8002c5c:	60b9      	str	r1, [r7, #8]
 8002c5e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8002c60:	2300      	movs	r3, #0
 8002c62:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	2220      	movs	r2, #32
 8002c68:	5c9b      	ldrb	r3, [r3, r2]
 8002c6a:	2b01      	cmp	r3, #1
 8002c6c:	d101      	bne.n	8002c72 <HAL_RTC_SetTime+0x1e>
 8002c6e:	2302      	movs	r3, #2
 8002c70:	e092      	b.n	8002d98 <HAL_RTC_SetTime+0x144>
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	2220      	movs	r2, #32
 8002c76:	2101      	movs	r1, #1
 8002c78:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	2221      	movs	r2, #33	; 0x21
 8002c7e:	2102      	movs	r1, #2
 8002c80:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d125      	bne.n	8002cd4 <HAL_RTC_SetTime+0x80>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	689b      	ldr	r3, [r3, #8]
 8002c8e:	2240      	movs	r2, #64	; 0x40
 8002c90:	4013      	ands	r3, r2
 8002c92:	d102      	bne.n	8002c9a <HAL_RTC_SetTime+0x46>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002c94:	68bb      	ldr	r3, [r7, #8]
 8002c96:	2200      	movs	r2, #0
 8002c98:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002c9a:	68bb      	ldr	r3, [r7, #8]
 8002c9c:	781b      	ldrb	r3, [r3, #0]
 8002c9e:	0018      	movs	r0, r3
 8002ca0:	f000 fc40 	bl	8003524 <RTC_ByteToBcd2>
 8002ca4:	0003      	movs	r3, r0
 8002ca6:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	785b      	ldrb	r3, [r3, #1]
 8002cac:	0018      	movs	r0, r3
 8002cae:	f000 fc39 	bl	8003524 <RTC_ByteToBcd2>
 8002cb2:	0003      	movs	r3, r0
 8002cb4:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002cb6:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	789b      	ldrb	r3, [r3, #2]
 8002cbc:	0018      	movs	r0, r3
 8002cbe:	f000 fc31 	bl	8003524 <RTC_ByteToBcd2>
 8002cc2:	0003      	movs	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002cc4:	0022      	movs	r2, r4
 8002cc6:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	78db      	ldrb	r3, [r3, #3]
 8002ccc:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002cce:	4313      	orrs	r3, r2
 8002cd0:	617b      	str	r3, [r7, #20]
 8002cd2:	e017      	b.n	8002d04 <HAL_RTC_SetTime+0xb0>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	689b      	ldr	r3, [r3, #8]
 8002cda:	2240      	movs	r2, #64	; 0x40
 8002cdc:	4013      	ands	r3, r2
 8002cde:	d102      	bne.n	8002ce6 <HAL_RTC_SetTime+0x92>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002ce0:	68bb      	ldr	r3, [r7, #8]
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002ce6:	68bb      	ldr	r3, [r7, #8]
 8002ce8:	781b      	ldrb	r3, [r3, #0]
 8002cea:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	785b      	ldrb	r3, [r3, #1]
 8002cf0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002cf2:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8002cf4:	68ba      	ldr	r2, [r7, #8]
 8002cf6:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8002cf8:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8002cfa:	68bb      	ldr	r3, [r7, #8]
 8002cfc:	78db      	ldrb	r3, [r3, #3]
 8002cfe:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002d00:	4313      	orrs	r3, r2
 8002d02:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	22ca      	movs	r2, #202	; 0xca
 8002d0a:	625a      	str	r2, [r3, #36]	; 0x24
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	2253      	movs	r2, #83	; 0x53
 8002d12:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002d14:	2513      	movs	r5, #19
 8002d16:	197c      	adds	r4, r7, r5
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	0018      	movs	r0, r3
 8002d1c:	f000 fb94 	bl	8003448 <RTC_EnterInitMode>
 8002d20:	0003      	movs	r3, r0
 8002d22:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8002d24:	0028      	movs	r0, r5
 8002d26:	183b      	adds	r3, r7, r0
 8002d28:	781b      	ldrb	r3, [r3, #0]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d120      	bne.n	8002d70 <HAL_RTC_SetTime+0x11c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	697a      	ldr	r2, [r7, #20]
 8002d34:	491a      	ldr	r1, [pc, #104]	; (8002da0 <HAL_RTC_SetTime+0x14c>)
 8002d36:	400a      	ands	r2, r1
 8002d38:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	689a      	ldr	r2, [r3, #8]
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4917      	ldr	r1, [pc, #92]	; (8002da4 <HAL_RTC_SetTime+0x150>)
 8002d46:	400a      	ands	r2, r1
 8002d48:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	6899      	ldr	r1, [r3, #8]
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	68da      	ldr	r2, [r3, #12]
 8002d54:	68bb      	ldr	r3, [r7, #8]
 8002d56:	691b      	ldr	r3, [r3, #16]
 8002d58:	431a      	orrs	r2, r3
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	430a      	orrs	r2, r1
 8002d60:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002d62:	183c      	adds	r4, r7, r0
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	0018      	movs	r0, r3
 8002d68:	f000 fbb2 	bl	80034d0 <RTC_ExitInitMode>
 8002d6c:	0003      	movs	r3, r0
 8002d6e:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 8002d70:	2313      	movs	r3, #19
 8002d72:	18fb      	adds	r3, r7, r3
 8002d74:	781b      	ldrb	r3, [r3, #0]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d103      	bne.n	8002d82 <HAL_RTC_SetTime+0x12e>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	2221      	movs	r2, #33	; 0x21
 8002d7e:	2101      	movs	r1, #1
 8002d80:	5499      	strb	r1, [r3, r2]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	22ff      	movs	r2, #255	; 0xff
 8002d88:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	2220      	movs	r2, #32
 8002d8e:	2100      	movs	r1, #0
 8002d90:	5499      	strb	r1, [r3, r2]

  return status;
 8002d92:	2313      	movs	r3, #19
 8002d94:	18fb      	adds	r3, r7, r3
 8002d96:	781b      	ldrb	r3, [r3, #0]
}
 8002d98:	0018      	movs	r0, r3
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	b006      	add	sp, #24
 8002d9e:	bdb0      	pop	{r4, r5, r7, pc}
 8002da0:	007f7f7f 	.word	0x007f7f7f
 8002da4:	fffbffff 	.word	0xfffbffff

08002da8 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b086      	sub	sp, #24
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	60f8      	str	r0, [r7, #12]
 8002db0:	60b9      	str	r1, [r7, #8]
 8002db2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8002db4:	2300      	movs	r3, #0
 8002db6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002dbe:	68bb      	ldr	r3, [r7, #8]
 8002dc0:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	691b      	ldr	r3, [r3, #16]
 8002dc8:	045b      	lsls	r3, r3, #17
 8002dca:	0c5a      	lsrs	r2, r3, #17
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4a22      	ldr	r2, [pc, #136]	; (8002e60 <HAL_RTC_GetTime+0xb8>)
 8002dd8:	4013      	ands	r3, r2
 8002dda:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8002ddc:	697b      	ldr	r3, [r7, #20]
 8002dde:	0c1b      	lsrs	r3, r3, #16
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	223f      	movs	r2, #63	; 0x3f
 8002de4:	4013      	ands	r3, r2
 8002de6:	b2da      	uxtb	r2, r3
 8002de8:	68bb      	ldr	r3, [r7, #8]
 8002dea:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8002dec:	697b      	ldr	r3, [r7, #20]
 8002dee:	0a1b      	lsrs	r3, r3, #8
 8002df0:	b2db      	uxtb	r3, r3
 8002df2:	227f      	movs	r2, #127	; 0x7f
 8002df4:	4013      	ands	r3, r2
 8002df6:	b2da      	uxtb	r2, r3
 8002df8:	68bb      	ldr	r3, [r7, #8]
 8002dfa:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8002dfc:	697b      	ldr	r3, [r7, #20]
 8002dfe:	b2db      	uxtb	r3, r3
 8002e00:	227f      	movs	r2, #127	; 0x7f
 8002e02:	4013      	ands	r3, r2
 8002e04:	b2da      	uxtb	r2, r3
 8002e06:	68bb      	ldr	r3, [r7, #8]
 8002e08:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8002e0a:	697b      	ldr	r3, [r7, #20]
 8002e0c:	0d9b      	lsrs	r3, r3, #22
 8002e0e:	b2db      	uxtb	r3, r3
 8002e10:	2201      	movs	r2, #1
 8002e12:	4013      	ands	r3, r2
 8002e14:	b2da      	uxtb	r2, r3
 8002e16:	68bb      	ldr	r3, [r7, #8]
 8002e18:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d11a      	bne.n	8002e56 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	781b      	ldrb	r3, [r3, #0]
 8002e24:	0018      	movs	r0, r3
 8002e26:	f000 fb9e 	bl	8003566 <RTC_Bcd2ToByte>
 8002e2a:	0003      	movs	r3, r0
 8002e2c:	001a      	movs	r2, r3
 8002e2e:	68bb      	ldr	r3, [r7, #8]
 8002e30:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8002e32:	68bb      	ldr	r3, [r7, #8]
 8002e34:	785b      	ldrb	r3, [r3, #1]
 8002e36:	0018      	movs	r0, r3
 8002e38:	f000 fb95 	bl	8003566 <RTC_Bcd2ToByte>
 8002e3c:	0003      	movs	r3, r0
 8002e3e:	001a      	movs	r2, r3
 8002e40:	68bb      	ldr	r3, [r7, #8]
 8002e42:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	789b      	ldrb	r3, [r3, #2]
 8002e48:	0018      	movs	r0, r3
 8002e4a:	f000 fb8c 	bl	8003566 <RTC_Bcd2ToByte>
 8002e4e:	0003      	movs	r3, r0
 8002e50:	001a      	movs	r2, r3
 8002e52:	68bb      	ldr	r3, [r7, #8]
 8002e54:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8002e56:	2300      	movs	r3, #0
}
 8002e58:	0018      	movs	r0, r3
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	b006      	add	sp, #24
 8002e5e:	bd80      	pop	{r7, pc}
 8002e60:	007f7f7f 	.word	0x007f7f7f

08002e64 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002e64:	b5b0      	push	{r4, r5, r7, lr}
 8002e66:	b086      	sub	sp, #24
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	60f8      	str	r0, [r7, #12]
 8002e6c:	60b9      	str	r1, [r7, #8]
 8002e6e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8002e70:	2300      	movs	r3, #0
 8002e72:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	2220      	movs	r2, #32
 8002e78:	5c9b      	ldrb	r3, [r3, r2]
 8002e7a:	2b01      	cmp	r3, #1
 8002e7c:	d101      	bne.n	8002e82 <HAL_RTC_SetDate+0x1e>
 8002e7e:	2302      	movs	r3, #2
 8002e80:	e07e      	b.n	8002f80 <HAL_RTC_SetDate+0x11c>
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	2220      	movs	r2, #32
 8002e86:	2101      	movs	r1, #1
 8002e88:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	2221      	movs	r2, #33	; 0x21
 8002e8e:	2102      	movs	r1, #2
 8002e90:	5499      	strb	r1, [r3, r2]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d10e      	bne.n	8002eb6 <HAL_RTC_SetDate+0x52>
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	785b      	ldrb	r3, [r3, #1]
 8002e9c:	001a      	movs	r2, r3
 8002e9e:	2310      	movs	r3, #16
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	d008      	beq.n	8002eb6 <HAL_RTC_SetDate+0x52>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	785b      	ldrb	r3, [r3, #1]
 8002ea8:	2210      	movs	r2, #16
 8002eaa:	4393      	bics	r3, r2
 8002eac:	b2db      	uxtb	r3, r3
 8002eae:	330a      	adds	r3, #10
 8002eb0:	b2da      	uxtb	r2, r3
 8002eb2:	68bb      	ldr	r3, [r7, #8]
 8002eb4:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d11c      	bne.n	8002ef6 <HAL_RTC_SetDate+0x92>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	78db      	ldrb	r3, [r3, #3]
 8002ec0:	0018      	movs	r0, r3
 8002ec2:	f000 fb2f 	bl	8003524 <RTC_ByteToBcd2>
 8002ec6:	0003      	movs	r3, r0
 8002ec8:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8002eca:	68bb      	ldr	r3, [r7, #8]
 8002ecc:	785b      	ldrb	r3, [r3, #1]
 8002ece:	0018      	movs	r0, r3
 8002ed0:	f000 fb28 	bl	8003524 <RTC_ByteToBcd2>
 8002ed4:	0003      	movs	r3, r0
 8002ed6:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002ed8:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	789b      	ldrb	r3, [r3, #2]
 8002ede:	0018      	movs	r0, r3
 8002ee0:	f000 fb20 	bl	8003524 <RTC_ByteToBcd2>
 8002ee4:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8002ee6:	0022      	movs	r2, r4
 8002ee8:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8002eea:	68bb      	ldr	r3, [r7, #8]
 8002eec:	781b      	ldrb	r3, [r3, #0]
 8002eee:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002ef0:	4313      	orrs	r3, r2
 8002ef2:	617b      	str	r3, [r7, #20]
 8002ef4:	e00e      	b.n	8002f14 <HAL_RTC_SetDate+0xb0>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002ef6:	68bb      	ldr	r3, [r7, #8]
 8002ef8:	78db      	ldrb	r3, [r3, #3]
 8002efa:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8002efc:	68bb      	ldr	r3, [r7, #8]
 8002efe:	785b      	ldrb	r3, [r3, #1]
 8002f00:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002f02:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8002f04:	68ba      	ldr	r2, [r7, #8]
 8002f06:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8002f08:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8002f0a:	68bb      	ldr	r3, [r7, #8]
 8002f0c:	781b      	ldrb	r3, [r3, #0]
 8002f0e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002f10:	4313      	orrs	r3, r2
 8002f12:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	22ca      	movs	r2, #202	; 0xca
 8002f1a:	625a      	str	r2, [r3, #36]	; 0x24
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	2253      	movs	r2, #83	; 0x53
 8002f22:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002f24:	2513      	movs	r5, #19
 8002f26:	197c      	adds	r4, r7, r5
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	0018      	movs	r0, r3
 8002f2c:	f000 fa8c 	bl	8003448 <RTC_EnterInitMode>
 8002f30:	0003      	movs	r3, r0
 8002f32:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8002f34:	0028      	movs	r0, r5
 8002f36:	183b      	adds	r3, r7, r0
 8002f38:	781b      	ldrb	r3, [r3, #0]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d10c      	bne.n	8002f58 <HAL_RTC_SetDate+0xf4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	697a      	ldr	r2, [r7, #20]
 8002f44:	4910      	ldr	r1, [pc, #64]	; (8002f88 <HAL_RTC_SetDate+0x124>)
 8002f46:	400a      	ands	r2, r1
 8002f48:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002f4a:	183c      	adds	r4, r7, r0
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	0018      	movs	r0, r3
 8002f50:	f000 fabe 	bl	80034d0 <RTC_ExitInitMode>
 8002f54:	0003      	movs	r3, r0
 8002f56:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 8002f58:	2313      	movs	r3, #19
 8002f5a:	18fb      	adds	r3, r7, r3
 8002f5c:	781b      	ldrb	r3, [r3, #0]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d103      	bne.n	8002f6a <HAL_RTC_SetDate+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	2221      	movs	r2, #33	; 0x21
 8002f66:	2101      	movs	r1, #1
 8002f68:	5499      	strb	r1, [r3, r2]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	22ff      	movs	r2, #255	; 0xff
 8002f70:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	2220      	movs	r2, #32
 8002f76:	2100      	movs	r1, #0
 8002f78:	5499      	strb	r1, [r3, r2]

  return status;
 8002f7a:	2313      	movs	r3, #19
 8002f7c:	18fb      	adds	r3, r7, r3
 8002f7e:	781b      	ldrb	r3, [r3, #0]
}
 8002f80:	0018      	movs	r0, r3
 8002f82:	46bd      	mov	sp, r7
 8002f84:	b006      	add	sp, #24
 8002f86:	bdb0      	pop	{r4, r5, r7, pc}
 8002f88:	00ffff3f 	.word	0x00ffff3f

08002f8c <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b086      	sub	sp, #24
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	60f8      	str	r0, [r7, #12]
 8002f94:	60b9      	str	r1, [r7, #8]
 8002f96:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8002f98:	2300      	movs	r3, #0
 8002f9a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	4a21      	ldr	r2, [pc, #132]	; (8003028 <HAL_RTC_GetDate+0x9c>)
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8002fa8:	697b      	ldr	r3, [r7, #20]
 8002faa:	0c1b      	lsrs	r3, r3, #16
 8002fac:	b2da      	uxtb	r2, r3
 8002fae:	68bb      	ldr	r3, [r7, #8]
 8002fb0:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8002fb2:	697b      	ldr	r3, [r7, #20]
 8002fb4:	0a1b      	lsrs	r3, r3, #8
 8002fb6:	b2db      	uxtb	r3, r3
 8002fb8:	221f      	movs	r2, #31
 8002fba:	4013      	ands	r3, r2
 8002fbc:	b2da      	uxtb	r2, r3
 8002fbe:	68bb      	ldr	r3, [r7, #8]
 8002fc0:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8002fc2:	697b      	ldr	r3, [r7, #20]
 8002fc4:	b2db      	uxtb	r3, r3
 8002fc6:	223f      	movs	r2, #63	; 0x3f
 8002fc8:	4013      	ands	r3, r2
 8002fca:	b2da      	uxtb	r2, r3
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8002fd0:	697b      	ldr	r3, [r7, #20]
 8002fd2:	0b5b      	lsrs	r3, r3, #13
 8002fd4:	b2db      	uxtb	r3, r3
 8002fd6:	2207      	movs	r2, #7
 8002fd8:	4013      	ands	r3, r2
 8002fda:	b2da      	uxtb	r2, r3
 8002fdc:	68bb      	ldr	r3, [r7, #8]
 8002fde:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d11a      	bne.n	800301c <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8002fe6:	68bb      	ldr	r3, [r7, #8]
 8002fe8:	78db      	ldrb	r3, [r3, #3]
 8002fea:	0018      	movs	r0, r3
 8002fec:	f000 fabb 	bl	8003566 <RTC_Bcd2ToByte>
 8002ff0:	0003      	movs	r3, r0
 8002ff2:	001a      	movs	r2, r3
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	785b      	ldrb	r3, [r3, #1]
 8002ffc:	0018      	movs	r0, r3
 8002ffe:	f000 fab2 	bl	8003566 <RTC_Bcd2ToByte>
 8003002:	0003      	movs	r3, r0
 8003004:	001a      	movs	r2, r3
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800300a:	68bb      	ldr	r3, [r7, #8]
 800300c:	789b      	ldrb	r3, [r3, #2]
 800300e:	0018      	movs	r0, r3
 8003010:	f000 faa9 	bl	8003566 <RTC_Bcd2ToByte>
 8003014:	0003      	movs	r3, r0
 8003016:	001a      	movs	r2, r3
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800301c:	2300      	movs	r3, #0
}
 800301e:	0018      	movs	r0, r3
 8003020:	46bd      	mov	sp, r7
 8003022:	b006      	add	sp, #24
 8003024:	bd80      	pop	{r7, pc}
 8003026:	46c0      	nop			; (mov r8, r8)
 8003028:	00ffff3f 	.word	0x00ffff3f

0800302c <HAL_RTC_SetAlarm>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800302c:	b590      	push	{r4, r7, lr}
 800302e:	b089      	sub	sp, #36	; 0x24
 8003030:	af00      	add	r7, sp, #0
 8003032:	60f8      	str	r0, [r7, #12]
 8003034:	60b9      	str	r1, [r7, #8]
 8003036:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 8003038:	2300      	movs	r3, #0
 800303a:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U;
 800303c:	2300      	movs	r3, #0
 800303e:	61fb      	str	r3, [r7, #28]
  uint32_t subsecondtmpreg = 0U;
 8003040:	2300      	movs	r3, #0
 8003042:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	2220      	movs	r2, #32
 8003048:	5c9b      	ldrb	r3, [r3, r2]
 800304a:	2b01      	cmp	r3, #1
 800304c:	d101      	bne.n	8003052 <HAL_RTC_SetAlarm+0x26>
 800304e:	2302      	movs	r3, #2
 8003050:	e120      	b.n	8003294 <HAL_RTC_SetAlarm+0x268>
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	2220      	movs	r2, #32
 8003056:	2101      	movs	r1, #1
 8003058:	5499      	strb	r1, [r3, r2]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	2221      	movs	r2, #33	; 0x21
 800305e:	2102      	movs	r1, #2
 8003060:	5499      	strb	r1, [r3, r2]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d136      	bne.n	80030d6 <HAL_RTC_SetAlarm+0xaa>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	689b      	ldr	r3, [r3, #8]
 800306e:	2240      	movs	r2, #64	; 0x40
 8003070:	4013      	ands	r3, r2
 8003072:	d102      	bne.n	800307a <HAL_RTC_SetAlarm+0x4e>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003074:	68bb      	ldr	r3, [r7, #8]
 8003076:	2200      	movs	r2, #0
 8003078:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	781b      	ldrb	r3, [r3, #0]
 800307e:	0018      	movs	r0, r3
 8003080:	f000 fa50 	bl	8003524 <RTC_ByteToBcd2>
 8003084:	0003      	movs	r3, r0
 8003086:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	785b      	ldrb	r3, [r3, #1]
 800308c:	0018      	movs	r0, r3
 800308e:	f000 fa49 	bl	8003524 <RTC_ByteToBcd2>
 8003092:	0003      	movs	r3, r0
 8003094:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8003096:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8003098:	68bb      	ldr	r3, [r7, #8]
 800309a:	789b      	ldrb	r3, [r3, #2]
 800309c:	0018      	movs	r0, r3
 800309e:	f000 fa41 	bl	8003524 <RTC_ByteToBcd2>
 80030a2:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80030a4:	0022      	movs	r2, r4
 80030a6:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 80030a8:	68bb      	ldr	r3, [r7, #8]
 80030aa:	78db      	ldrb	r3, [r3, #3]
 80030ac:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 80030ae:	431a      	orrs	r2, r3
 80030b0:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 80030b2:	68bb      	ldr	r3, [r7, #8]
 80030b4:	2220      	movs	r2, #32
 80030b6:	5c9b      	ldrb	r3, [r3, r2]
 80030b8:	0018      	movs	r0, r3
 80030ba:	f000 fa33 	bl	8003524 <RTC_ByteToBcd2>
 80030be:	0003      	movs	r3, r0
 80030c0:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 80030c2:	0022      	movs	r2, r4
 80030c4:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 80030c6:	68bb      	ldr	r3, [r7, #8]
 80030c8:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 80030ca:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80030cc:	68bb      	ldr	r3, [r7, #8]
 80030ce:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80030d0:	4313      	orrs	r3, r2
 80030d2:	61fb      	str	r3, [r7, #28]
 80030d4:	e022      	b.n	800311c <HAL_RTC_SetAlarm+0xf0>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	689b      	ldr	r3, [r3, #8]
 80030dc:	2240      	movs	r2, #64	; 0x40
 80030de:	4013      	ands	r3, r2
 80030e0:	d102      	bne.n	80030e8 <HAL_RTC_SetAlarm+0xbc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80030e2:	68bb      	ldr	r3, [r7, #8]
 80030e4:	2200      	movs	r2, #0
 80030e6:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	781b      	ldrb	r3, [r3, #0]
 80030ec:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 80030ee:	68bb      	ldr	r3, [r7, #8]
 80030f0:	785b      	ldrb	r3, [r3, #1]
 80030f2:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80030f4:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 80030f6:	68ba      	ldr	r2, [r7, #8]
 80030f8:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 80030fa:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	78db      	ldrb	r3, [r3, #3]
 8003100:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8003102:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	2120      	movs	r1, #32
 8003108:	5c5b      	ldrb	r3, [r3, r1]
 800310a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 800310c:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8003112:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 8003114:	68bb      	ldr	r3, [r7, #8]
 8003116:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8003118:	4313      	orrs	r3, r2
 800311a:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800311c:	68bb      	ldr	r3, [r7, #8]
 800311e:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8003124:	4313      	orrs	r3, r2
 8003126:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	22ca      	movs	r2, #202	; 0xca
 800312e:	625a      	str	r2, [r3, #36]	; 0x24
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	2253      	movs	r2, #83	; 0x53
 8003136:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8003138:	68bb      	ldr	r3, [r7, #8]
 800313a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800313c:	2380      	movs	r3, #128	; 0x80
 800313e:	005b      	lsls	r3, r3, #1
 8003140:	429a      	cmp	r2, r3
 8003142:	d14d      	bne.n	80031e0 <HAL_RTC_SetAlarm+0x1b4>
  {
    /* Disable the Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	689a      	ldr	r2, [r3, #8]
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4953      	ldr	r1, [pc, #332]	; (800329c <HAL_RTC_SetAlarm+0x270>)
 8003150:	400a      	ands	r2, r1
 8003152:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	689a      	ldr	r2, [r3, #8]
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	4950      	ldr	r1, [pc, #320]	; (80032a0 <HAL_RTC_SetAlarm+0x274>)
 8003160:	400a      	ands	r2, r1
 8003162:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	68db      	ldr	r3, [r3, #12]
 800316a:	22ff      	movs	r2, #255	; 0xff
 800316c:	401a      	ands	r2, r3
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	494c      	ldr	r1, [pc, #304]	; (80032a4 <HAL_RTC_SetAlarm+0x278>)
 8003174:	430a      	orrs	r2, r1
 8003176:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003178:	f7fe faac 	bl	80016d4 <HAL_GetTick>
 800317c:	0003      	movs	r3, r0
 800317e:	61bb      	str	r3, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8003180:	e016      	b.n	80031b0 <HAL_RTC_SetAlarm+0x184>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003182:	f7fe faa7 	bl	80016d4 <HAL_GetTick>
 8003186:	0002      	movs	r2, r0
 8003188:	69bb      	ldr	r3, [r7, #24]
 800318a:	1ad2      	subs	r2, r2, r3
 800318c:	23fa      	movs	r3, #250	; 0xfa
 800318e:	009b      	lsls	r3, r3, #2
 8003190:	429a      	cmp	r2, r3
 8003192:	d90d      	bls.n	80031b0 <HAL_RTC_SetAlarm+0x184>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	22ff      	movs	r2, #255	; 0xff
 800319a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	2221      	movs	r2, #33	; 0x21
 80031a0:	2103      	movs	r1, #3
 80031a2:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	2220      	movs	r2, #32
 80031a8:	2100      	movs	r1, #0
 80031aa:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80031ac:	2303      	movs	r3, #3
 80031ae:	e071      	b.n	8003294 <HAL_RTC_SetAlarm+0x268>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	68db      	ldr	r3, [r3, #12]
 80031b6:	2201      	movs	r2, #1
 80031b8:	4013      	ands	r3, r2
 80031ba:	d0e2      	beq.n	8003182 <HAL_RTC_SetAlarm+0x156>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	69fa      	ldr	r2, [r7, #28]
 80031c2:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	697a      	ldr	r2, [r7, #20]
 80031ca:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	689a      	ldr	r2, [r3, #8]
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	2180      	movs	r1, #128	; 0x80
 80031d8:	0049      	lsls	r1, r1, #1
 80031da:	430a      	orrs	r2, r1
 80031dc:	609a      	str	r2, [r3, #8]
 80031de:	e04c      	b.n	800327a <HAL_RTC_SetAlarm+0x24e>
  }
  else
  {
    /* Disable the Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	689a      	ldr	r2, [r3, #8]
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	492f      	ldr	r1, [pc, #188]	; (80032a8 <HAL_RTC_SetAlarm+0x27c>)
 80031ec:	400a      	ands	r2, r1
 80031ee:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	689a      	ldr	r2, [r3, #8]
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	492c      	ldr	r1, [pc, #176]	; (80032ac <HAL_RTC_SetAlarm+0x280>)
 80031fc:	400a      	ands	r2, r1
 80031fe:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	68db      	ldr	r3, [r3, #12]
 8003206:	22ff      	movs	r2, #255	; 0xff
 8003208:	401a      	ands	r2, r3
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	4928      	ldr	r1, [pc, #160]	; (80032b0 <HAL_RTC_SetAlarm+0x284>)
 8003210:	430a      	orrs	r2, r1
 8003212:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003214:	f7fe fa5e 	bl	80016d4 <HAL_GetTick>
 8003218:	0003      	movs	r3, r0
 800321a:	61bb      	str	r3, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800321c:	e016      	b.n	800324c <HAL_RTC_SetAlarm+0x220>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800321e:	f7fe fa59 	bl	80016d4 <HAL_GetTick>
 8003222:	0002      	movs	r2, r0
 8003224:	69bb      	ldr	r3, [r7, #24]
 8003226:	1ad2      	subs	r2, r2, r3
 8003228:	23fa      	movs	r3, #250	; 0xfa
 800322a:	009b      	lsls	r3, r3, #2
 800322c:	429a      	cmp	r2, r3
 800322e:	d90d      	bls.n	800324c <HAL_RTC_SetAlarm+0x220>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	22ff      	movs	r2, #255	; 0xff
 8003236:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	2221      	movs	r2, #33	; 0x21
 800323c:	2103      	movs	r1, #3
 800323e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	2220      	movs	r2, #32
 8003244:	2100      	movs	r1, #0
 8003246:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003248:	2303      	movs	r3, #3
 800324a:	e023      	b.n	8003294 <HAL_RTC_SetAlarm+0x268>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	68db      	ldr	r3, [r3, #12]
 8003252:	2202      	movs	r2, #2
 8003254:	4013      	ands	r3, r2
 8003256:	d0e2      	beq.n	800321e <HAL_RTC_SetAlarm+0x1f2>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	69fa      	ldr	r2, [r7, #28]
 800325e:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	697a      	ldr	r2, [r7, #20]
 8003266:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	689a      	ldr	r2, [r3, #8]
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	2180      	movs	r1, #128	; 0x80
 8003274:	0089      	lsls	r1, r1, #2
 8003276:	430a      	orrs	r2, r1
 8003278:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	22ff      	movs	r2, #255	; 0xff
 8003280:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	2221      	movs	r2, #33	; 0x21
 8003286:	2101      	movs	r1, #1
 8003288:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	2220      	movs	r2, #32
 800328e:	2100      	movs	r1, #0
 8003290:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003292:	2300      	movs	r3, #0
}
 8003294:	0018      	movs	r0, r3
 8003296:	46bd      	mov	sp, r7
 8003298:	b009      	add	sp, #36	; 0x24
 800329a:	bd90      	pop	{r4, r7, pc}
 800329c:	fffffeff 	.word	0xfffffeff
 80032a0:	ffffefff 	.word	0xffffefff
 80032a4:	fffffe7f 	.word	0xfffffe7f
 80032a8:	fffffdff 	.word	0xfffffdff
 80032ac:	ffffdfff 	.word	0xffffdfff
 80032b0:	fffffd7f 	.word	0xfffffd7f

080032b4 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A: Alarm A
  *            @arg RTC_ALARM_B: Alarm B
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b084      	sub	sp, #16
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
 80032bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80032be:	2300      	movs	r3, #0
 80032c0:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2220      	movs	r2, #32
 80032c6:	5c9b      	ldrb	r3, [r3, r2]
 80032c8:	2b01      	cmp	r3, #1
 80032ca:	d101      	bne.n	80032d0 <HAL_RTC_DeactivateAlarm+0x1c>
 80032cc:	2302      	movs	r3, #2
 80032ce:	e086      	b.n	80033de <HAL_RTC_DeactivateAlarm+0x12a>
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2220      	movs	r2, #32
 80032d4:	2101      	movs	r1, #1
 80032d6:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2221      	movs	r2, #33	; 0x21
 80032dc:	2102      	movs	r1, #2
 80032de:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	22ca      	movs	r2, #202	; 0xca
 80032e6:	625a      	str	r2, [r3, #36]	; 0x24
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	2253      	movs	r2, #83	; 0x53
 80032ee:	625a      	str	r2, [r3, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 80032f0:	683a      	ldr	r2, [r7, #0]
 80032f2:	2380      	movs	r3, #128	; 0x80
 80032f4:	005b      	lsls	r3, r3, #1
 80032f6:	429a      	cmp	r2, r3
 80032f8:	d132      	bne.n	8003360 <HAL_RTC_DeactivateAlarm+0xac>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	689a      	ldr	r2, [r3, #8]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4938      	ldr	r1, [pc, #224]	; (80033e8 <HAL_RTC_DeactivateAlarm+0x134>)
 8003306:	400a      	ands	r2, r1
 8003308:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	689a      	ldr	r2, [r3, #8]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4935      	ldr	r1, [pc, #212]	; (80033ec <HAL_RTC_DeactivateAlarm+0x138>)
 8003316:	400a      	ands	r2, r1
 8003318:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 800331a:	f7fe f9db 	bl	80016d4 <HAL_GetTick>
 800331e:	0003      	movs	r3, r0
 8003320:	60fb      	str	r3, [r7, #12]

    /* Wait till RTC ALRxWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8003322:	e016      	b.n	8003352 <HAL_RTC_DeactivateAlarm+0x9e>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003324:	f7fe f9d6 	bl	80016d4 <HAL_GetTick>
 8003328:	0002      	movs	r2, r0
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	1ad2      	subs	r2, r2, r3
 800332e:	23fa      	movs	r3, #250	; 0xfa
 8003330:	009b      	lsls	r3, r3, #2
 8003332:	429a      	cmp	r2, r3
 8003334:	d90d      	bls.n	8003352 <HAL_RTC_DeactivateAlarm+0x9e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	22ff      	movs	r2, #255	; 0xff
 800333c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2221      	movs	r2, #33	; 0x21
 8003342:	2103      	movs	r1, #3
 8003344:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2220      	movs	r2, #32
 800334a:	2100      	movs	r1, #0
 800334c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800334e:	2303      	movs	r3, #3
 8003350:	e045      	b.n	80033de <HAL_RTC_DeactivateAlarm+0x12a>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	68db      	ldr	r3, [r3, #12]
 8003358:	2201      	movs	r2, #1
 800335a:	4013      	ands	r3, r2
 800335c:	d0e2      	beq.n	8003324 <HAL_RTC_DeactivateAlarm+0x70>
 800335e:	e031      	b.n	80033c4 <HAL_RTC_DeactivateAlarm+0x110>
    }
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	689a      	ldr	r2, [r3, #8]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4921      	ldr	r1, [pc, #132]	; (80033f0 <HAL_RTC_DeactivateAlarm+0x13c>)
 800336c:	400a      	ands	r2, r1
 800336e:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	689a      	ldr	r2, [r3, #8]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	491e      	ldr	r1, [pc, #120]	; (80033f4 <HAL_RTC_DeactivateAlarm+0x140>)
 800337c:	400a      	ands	r2, r1
 800337e:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003380:	f7fe f9a8 	bl	80016d4 <HAL_GetTick>
 8003384:	0003      	movs	r3, r0
 8003386:	60fb      	str	r3, [r7, #12]

    /* Wait till RTC ALRxWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8003388:	e016      	b.n	80033b8 <HAL_RTC_DeactivateAlarm+0x104>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800338a:	f7fe f9a3 	bl	80016d4 <HAL_GetTick>
 800338e:	0002      	movs	r2, r0
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	1ad2      	subs	r2, r2, r3
 8003394:	23fa      	movs	r3, #250	; 0xfa
 8003396:	009b      	lsls	r3, r3, #2
 8003398:	429a      	cmp	r2, r3
 800339a:	d90d      	bls.n	80033b8 <HAL_RTC_DeactivateAlarm+0x104>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	22ff      	movs	r2, #255	; 0xff
 80033a2:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2221      	movs	r2, #33	; 0x21
 80033a8:	2103      	movs	r1, #3
 80033aa:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2220      	movs	r2, #32
 80033b0:	2100      	movs	r1, #0
 80033b2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80033b4:	2303      	movs	r3, #3
 80033b6:	e012      	b.n	80033de <HAL_RTC_DeactivateAlarm+0x12a>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	68db      	ldr	r3, [r3, #12]
 80033be:	2202      	movs	r2, #2
 80033c0:	4013      	ands	r3, r2
 80033c2:	d0e2      	beq.n	800338a <HAL_RTC_DeactivateAlarm+0xd6>
      }
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	22ff      	movs	r2, #255	; 0xff
 80033ca:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2221      	movs	r2, #33	; 0x21
 80033d0:	2101      	movs	r1, #1
 80033d2:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2220      	movs	r2, #32
 80033d8:	2100      	movs	r1, #0
 80033da:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80033dc:	2300      	movs	r3, #0
}
 80033de:	0018      	movs	r0, r3
 80033e0:	46bd      	mov	sp, r7
 80033e2:	b004      	add	sp, #16
 80033e4:	bd80      	pop	{r7, pc}
 80033e6:	46c0      	nop			; (mov r8, r8)
 80033e8:	fffffeff 	.word	0xfffffeff
 80033ec:	ffffefff 	.word	0xffffefff
 80033f0:	fffffdff 	.word	0xfffffdff
 80033f4:	ffffdfff 	.word	0xffffdfff

080033f8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b084      	sub	sp, #16
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003400:	2300      	movs	r3, #0
 8003402:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a0e      	ldr	r2, [pc, #56]	; (8003444 <HAL_RTC_WaitForSynchro+0x4c>)
 800340a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800340c:	f7fe f962 	bl	80016d4 <HAL_GetTick>
 8003410:	0003      	movs	r3, r0
 8003412:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003414:	e00a      	b.n	800342c <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003416:	f7fe f95d 	bl	80016d4 <HAL_GetTick>
 800341a:	0002      	movs	r2, r0
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	1ad2      	subs	r2, r2, r3
 8003420:	23fa      	movs	r3, #250	; 0xfa
 8003422:	009b      	lsls	r3, r3, #2
 8003424:	429a      	cmp	r2, r3
 8003426:	d901      	bls.n	800342c <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8003428:	2303      	movs	r3, #3
 800342a:	e006      	b.n	800343a <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	68db      	ldr	r3, [r3, #12]
 8003432:	2220      	movs	r2, #32
 8003434:	4013      	ands	r3, r2
 8003436:	d0ee      	beq.n	8003416 <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 8003438:	2300      	movs	r3, #0
}
 800343a:	0018      	movs	r0, r3
 800343c:	46bd      	mov	sp, r7
 800343e:	b004      	add	sp, #16
 8003440:	bd80      	pop	{r7, pc}
 8003442:	46c0      	nop			; (mov r8, r8)
 8003444:	0001ff5f 	.word	0x0001ff5f

08003448 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b084      	sub	sp, #16
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003450:	2300      	movs	r3, #0
 8003452:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003454:	230f      	movs	r3, #15
 8003456:	18fb      	adds	r3, r7, r3
 8003458:	2200      	movs	r2, #0
 800345a:	701a      	strb	r2, [r3, #0]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	68db      	ldr	r3, [r3, #12]
 8003462:	2240      	movs	r2, #64	; 0x40
 8003464:	4013      	ands	r3, r2
 8003466:	d12c      	bne.n	80034c2 <RTC_EnterInitMode+0x7a>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	68da      	ldr	r2, [r3, #12]
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	2180      	movs	r1, #128	; 0x80
 8003474:	430a      	orrs	r2, r1
 8003476:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003478:	f7fe f92c 	bl	80016d4 <HAL_GetTick>
 800347c:	0003      	movs	r3, r0
 800347e:	60bb      	str	r3, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003480:	e014      	b.n	80034ac <RTC_EnterInitMode+0x64>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003482:	f7fe f927 	bl	80016d4 <HAL_GetTick>
 8003486:	0002      	movs	r2, r0
 8003488:	68bb      	ldr	r3, [r7, #8]
 800348a:	1ad2      	subs	r2, r2, r3
 800348c:	200f      	movs	r0, #15
 800348e:	183b      	adds	r3, r7, r0
 8003490:	1839      	adds	r1, r7, r0
 8003492:	7809      	ldrb	r1, [r1, #0]
 8003494:	7019      	strb	r1, [r3, #0]
 8003496:	23fa      	movs	r3, #250	; 0xfa
 8003498:	009b      	lsls	r3, r3, #2
 800349a:	429a      	cmp	r2, r3
 800349c:	d906      	bls.n	80034ac <RTC_EnterInitMode+0x64>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2221      	movs	r2, #33	; 0x21
 80034a2:	2104      	movs	r1, #4
 80034a4:	5499      	strb	r1, [r3, r2]
        status = HAL_ERROR;
 80034a6:	183b      	adds	r3, r7, r0
 80034a8:	2201      	movs	r2, #1
 80034aa:	701a      	strb	r2, [r3, #0]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	68db      	ldr	r3, [r3, #12]
 80034b2:	2240      	movs	r2, #64	; 0x40
 80034b4:	4013      	ands	r3, r2
 80034b6:	d104      	bne.n	80034c2 <RTC_EnterInitMode+0x7a>
 80034b8:	230f      	movs	r3, #15
 80034ba:	18fb      	adds	r3, r7, r3
 80034bc:	781b      	ldrb	r3, [r3, #0]
 80034be:	2b01      	cmp	r3, #1
 80034c0:	d1df      	bne.n	8003482 <RTC_EnterInitMode+0x3a>
      }
    }
  }

  return status;
 80034c2:	230f      	movs	r3, #15
 80034c4:	18fb      	adds	r3, r7, r3
 80034c6:	781b      	ldrb	r3, [r3, #0]
}
 80034c8:	0018      	movs	r0, r3
 80034ca:	46bd      	mov	sp, r7
 80034cc:	b004      	add	sp, #16
 80034ce:	bd80      	pop	{r7, pc}

080034d0 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80034d0:	b590      	push	{r4, r7, lr}
 80034d2:	b085      	sub	sp, #20
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034d8:	240f      	movs	r4, #15
 80034da:	193b      	adds	r3, r7, r4
 80034dc:	2200      	movs	r2, #0
 80034de:	701a      	strb	r2, [r3, #0]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	68da      	ldr	r2, [r3, #12]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	2180      	movs	r1, #128	; 0x80
 80034ec:	438a      	bics	r2, r1
 80034ee:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	689b      	ldr	r3, [r3, #8]
 80034f6:	2220      	movs	r2, #32
 80034f8:	4013      	ands	r3, r2
 80034fa:	d10c      	bne.n	8003516 <RTC_ExitInitMode+0x46>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	0018      	movs	r0, r3
 8003500:	f7ff ff7a 	bl	80033f8 <HAL_RTC_WaitForSynchro>
 8003504:	1e03      	subs	r3, r0, #0
 8003506:	d006      	beq.n	8003516 <RTC_ExitInitMode+0x46>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2221      	movs	r2, #33	; 0x21
 800350c:	2104      	movs	r1, #4
 800350e:	5499      	strb	r1, [r3, r2]
      status = HAL_ERROR;
 8003510:	193b      	adds	r3, r7, r4
 8003512:	2201      	movs	r2, #1
 8003514:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 8003516:	230f      	movs	r3, #15
 8003518:	18fb      	adds	r3, r7, r3
 800351a:	781b      	ldrb	r3, [r3, #0]
}
 800351c:	0018      	movs	r0, r3
 800351e:	46bd      	mov	sp, r7
 8003520:	b005      	add	sp, #20
 8003522:	bd90      	pop	{r4, r7, pc}

08003524 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b084      	sub	sp, #16
 8003528:	af00      	add	r7, sp, #0
 800352a:	0002      	movs	r2, r0
 800352c:	1dfb      	adds	r3, r7, #7
 800352e:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8003530:	2300      	movs	r3, #0
 8003532:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8003534:	e007      	b.n	8003546 <RTC_ByteToBcd2+0x22>
  {
    bcdhigh++;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	3301      	adds	r3, #1
 800353a:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800353c:	1dfb      	adds	r3, r7, #7
 800353e:	1dfa      	adds	r2, r7, #7
 8003540:	7812      	ldrb	r2, [r2, #0]
 8003542:	3a0a      	subs	r2, #10
 8003544:	701a      	strb	r2, [r3, #0]
  while (number >= 10U)
 8003546:	1dfb      	adds	r3, r7, #7
 8003548:	781b      	ldrb	r3, [r3, #0]
 800354a:	2b09      	cmp	r3, #9
 800354c:	d8f3      	bhi.n	8003536 <RTC_ByteToBcd2+0x12>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	b2db      	uxtb	r3, r3
 8003552:	011b      	lsls	r3, r3, #4
 8003554:	b2da      	uxtb	r2, r3
 8003556:	1dfb      	adds	r3, r7, #7
 8003558:	781b      	ldrb	r3, [r3, #0]
 800355a:	4313      	orrs	r3, r2
 800355c:	b2db      	uxtb	r3, r3
}
 800355e:	0018      	movs	r0, r3
 8003560:	46bd      	mov	sp, r7
 8003562:	b004      	add	sp, #16
 8003564:	bd80      	pop	{r7, pc}

08003566 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8003566:	b580      	push	{r7, lr}
 8003568:	b084      	sub	sp, #16
 800356a:	af00      	add	r7, sp, #0
 800356c:	0002      	movs	r2, r0
 800356e:	1dfb      	adds	r3, r7, #7
 8003570:	701a      	strb	r2, [r3, #0]
  uint32_t tens = 0U;
 8003572:	2300      	movs	r3, #0
 8003574:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8003576:	1dfb      	adds	r3, r7, #7
 8003578:	781b      	ldrb	r3, [r3, #0]
 800357a:	091b      	lsrs	r3, r3, #4
 800357c:	b2db      	uxtb	r3, r3
 800357e:	001a      	movs	r2, r3
 8003580:	0013      	movs	r3, r2
 8003582:	009b      	lsls	r3, r3, #2
 8003584:	189b      	adds	r3, r3, r2
 8003586:	005b      	lsls	r3, r3, #1
 8003588:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	b2da      	uxtb	r2, r3
 800358e:	1dfb      	adds	r3, r7, #7
 8003590:	781b      	ldrb	r3, [r3, #0]
 8003592:	210f      	movs	r1, #15
 8003594:	400b      	ands	r3, r1
 8003596:	b2db      	uxtb	r3, r3
 8003598:	18d3      	adds	r3, r2, r3
 800359a:	b2db      	uxtb	r3, r3
}
 800359c:	0018      	movs	r0, r3
 800359e:	46bd      	mov	sp, r7
 80035a0:	b004      	add	sp, #16
 80035a2:	bd80      	pop	{r7, pc}

080035a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b082      	sub	sp, #8
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d101      	bne.n	80035b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80035b2:	2301      	movs	r3, #1
 80035b4:	e032      	b.n	800361c <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2239      	movs	r2, #57	; 0x39
 80035ba:	5c9b      	ldrb	r3, [r3, r2]
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d107      	bne.n	80035d2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2238      	movs	r2, #56	; 0x38
 80035c6:	2100      	movs	r1, #0
 80035c8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	0018      	movs	r0, r3
 80035ce:	f7fd fa99 	bl	8000b04 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2239      	movs	r2, #57	; 0x39
 80035d6:	2102      	movs	r1, #2
 80035d8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681a      	ldr	r2, [r3, #0]
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	3304      	adds	r3, #4
 80035e2:	0019      	movs	r1, r3
 80035e4:	0010      	movs	r0, r2
 80035e6:	f000 fa95 	bl	8003b14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	223e      	movs	r2, #62	; 0x3e
 80035ee:	2101      	movs	r1, #1
 80035f0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	223a      	movs	r2, #58	; 0x3a
 80035f6:	2101      	movs	r1, #1
 80035f8:	5499      	strb	r1, [r3, r2]
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	223b      	movs	r2, #59	; 0x3b
 80035fe:	2101      	movs	r1, #1
 8003600:	5499      	strb	r1, [r3, r2]
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	223c      	movs	r2, #60	; 0x3c
 8003606:	2101      	movs	r1, #1
 8003608:	5499      	strb	r1, [r3, r2]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	223d      	movs	r2, #61	; 0x3d
 800360e:	2101      	movs	r1, #1
 8003610:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2239      	movs	r2, #57	; 0x39
 8003616:	2101      	movs	r1, #1
 8003618:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800361a:	2300      	movs	r3, #0
}
 800361c:	0018      	movs	r0, r3
 800361e:	46bd      	mov	sp, r7
 8003620:	b002      	add	sp, #8
 8003622:	bd80      	pop	{r7, pc}

08003624 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b084      	sub	sp, #16
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2239      	movs	r2, #57	; 0x39
 8003630:	5c9b      	ldrb	r3, [r3, r2]
 8003632:	b2db      	uxtb	r3, r3
 8003634:	2b01      	cmp	r3, #1
 8003636:	d001      	beq.n	800363c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003638:	2301      	movs	r3, #1
 800363a:	e033      	b.n	80036a4 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2239      	movs	r2, #57	; 0x39
 8003640:	2102      	movs	r1, #2
 8003642:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681a      	ldr	r2, [r3, #0]
 8003648:	2380      	movs	r3, #128	; 0x80
 800364a:	05db      	lsls	r3, r3, #23
 800364c:	429a      	cmp	r2, r3
 800364e:	d00e      	beq.n	800366e <HAL_TIM_Base_Start+0x4a>
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4a15      	ldr	r2, [pc, #84]	; (80036ac <HAL_TIM_Base_Start+0x88>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d009      	beq.n	800366e <HAL_TIM_Base_Start+0x4a>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	4a14      	ldr	r2, [pc, #80]	; (80036b0 <HAL_TIM_Base_Start+0x8c>)
 8003660:	4293      	cmp	r3, r2
 8003662:	d004      	beq.n	800366e <HAL_TIM_Base_Start+0x4a>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4a12      	ldr	r2, [pc, #72]	; (80036b4 <HAL_TIM_Base_Start+0x90>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d111      	bne.n	8003692 <HAL_TIM_Base_Start+0x6e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	2207      	movs	r2, #7
 8003676:	4013      	ands	r3, r2
 8003678:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	2b06      	cmp	r3, #6
 800367e:	d010      	beq.n	80036a2 <HAL_TIM_Base_Start+0x7e>
    {
      __HAL_TIM_ENABLE(htim);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	681a      	ldr	r2, [r3, #0]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	2101      	movs	r1, #1
 800368c:	430a      	orrs	r2, r1
 800368e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003690:	e007      	b.n	80036a2 <HAL_TIM_Base_Start+0x7e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	681a      	ldr	r2, [r3, #0]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	2101      	movs	r1, #1
 800369e:	430a      	orrs	r2, r1
 80036a0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80036a2:	2300      	movs	r3, #0
}
 80036a4:	0018      	movs	r0, r3
 80036a6:	46bd      	mov	sp, r7
 80036a8:	b004      	add	sp, #16
 80036aa:	bd80      	pop	{r7, pc}
 80036ac:	40000400 	.word	0x40000400
 80036b0:	40010800 	.word	0x40010800
 80036b4:	40011400 	.word	0x40011400

080036b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b084      	sub	sp, #16
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2239      	movs	r2, #57	; 0x39
 80036c4:	5c9b      	ldrb	r3, [r3, r2]
 80036c6:	b2db      	uxtb	r3, r3
 80036c8:	2b01      	cmp	r3, #1
 80036ca:	d001      	beq.n	80036d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80036cc:	2301      	movs	r3, #1
 80036ce:	e03b      	b.n	8003748 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2239      	movs	r2, #57	; 0x39
 80036d4:	2102      	movs	r1, #2
 80036d6:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	68da      	ldr	r2, [r3, #12]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	2101      	movs	r1, #1
 80036e4:	430a      	orrs	r2, r1
 80036e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681a      	ldr	r2, [r3, #0]
 80036ec:	2380      	movs	r3, #128	; 0x80
 80036ee:	05db      	lsls	r3, r3, #23
 80036f0:	429a      	cmp	r2, r3
 80036f2:	d00e      	beq.n	8003712 <HAL_TIM_Base_Start_IT+0x5a>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a15      	ldr	r2, [pc, #84]	; (8003750 <HAL_TIM_Base_Start_IT+0x98>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d009      	beq.n	8003712 <HAL_TIM_Base_Start_IT+0x5a>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4a14      	ldr	r2, [pc, #80]	; (8003754 <HAL_TIM_Base_Start_IT+0x9c>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d004      	beq.n	8003712 <HAL_TIM_Base_Start_IT+0x5a>
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4a12      	ldr	r2, [pc, #72]	; (8003758 <HAL_TIM_Base_Start_IT+0xa0>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d111      	bne.n	8003736 <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	2207      	movs	r2, #7
 800371a:	4013      	ands	r3, r2
 800371c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	2b06      	cmp	r3, #6
 8003722:	d010      	beq.n	8003746 <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	681a      	ldr	r2, [r3, #0]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	2101      	movs	r1, #1
 8003730:	430a      	orrs	r2, r1
 8003732:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003734:	e007      	b.n	8003746 <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	681a      	ldr	r2, [r3, #0]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	2101      	movs	r1, #1
 8003742:	430a      	orrs	r2, r1
 8003744:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003746:	2300      	movs	r3, #0
}
 8003748:	0018      	movs	r0, r3
 800374a:	46bd      	mov	sp, r7
 800374c:	b004      	add	sp, #16
 800374e:	bd80      	pop	{r7, pc}
 8003750:	40000400 	.word	0x40000400
 8003754:	40010800 	.word	0x40010800
 8003758:	40011400 	.word	0x40011400

0800375c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b082      	sub	sp, #8
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	691b      	ldr	r3, [r3, #16]
 800376a:	2202      	movs	r2, #2
 800376c:	4013      	ands	r3, r2
 800376e:	2b02      	cmp	r3, #2
 8003770:	d124      	bne.n	80037bc <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	68db      	ldr	r3, [r3, #12]
 8003778:	2202      	movs	r2, #2
 800377a:	4013      	ands	r3, r2
 800377c:	2b02      	cmp	r3, #2
 800377e:	d11d      	bne.n	80037bc <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	2203      	movs	r2, #3
 8003786:	4252      	negs	r2, r2
 8003788:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2201      	movs	r2, #1
 800378e:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	699b      	ldr	r3, [r3, #24]
 8003796:	2203      	movs	r2, #3
 8003798:	4013      	ands	r3, r2
 800379a:	d004      	beq.n	80037a6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	0018      	movs	r0, r3
 80037a0:	f000 f9a0 	bl	8003ae4 <HAL_TIM_IC_CaptureCallback>
 80037a4:	e007      	b.n	80037b6 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	0018      	movs	r0, r3
 80037aa:	f000 f993 	bl	8003ad4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	0018      	movs	r0, r3
 80037b2:	f000 f99f 	bl	8003af4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2200      	movs	r2, #0
 80037ba:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	691b      	ldr	r3, [r3, #16]
 80037c2:	2204      	movs	r2, #4
 80037c4:	4013      	ands	r3, r2
 80037c6:	2b04      	cmp	r3, #4
 80037c8:	d125      	bne.n	8003816 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	68db      	ldr	r3, [r3, #12]
 80037d0:	2204      	movs	r2, #4
 80037d2:	4013      	ands	r3, r2
 80037d4:	2b04      	cmp	r3, #4
 80037d6:	d11e      	bne.n	8003816 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	2205      	movs	r2, #5
 80037de:	4252      	negs	r2, r2
 80037e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2202      	movs	r2, #2
 80037e6:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	699a      	ldr	r2, [r3, #24]
 80037ee:	23c0      	movs	r3, #192	; 0xc0
 80037f0:	009b      	lsls	r3, r3, #2
 80037f2:	4013      	ands	r3, r2
 80037f4:	d004      	beq.n	8003800 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	0018      	movs	r0, r3
 80037fa:	f000 f973 	bl	8003ae4 <HAL_TIM_IC_CaptureCallback>
 80037fe:	e007      	b.n	8003810 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	0018      	movs	r0, r3
 8003804:	f000 f966 	bl	8003ad4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	0018      	movs	r0, r3
 800380c:	f000 f972 	bl	8003af4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2200      	movs	r2, #0
 8003814:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	691b      	ldr	r3, [r3, #16]
 800381c:	2208      	movs	r2, #8
 800381e:	4013      	ands	r3, r2
 8003820:	2b08      	cmp	r3, #8
 8003822:	d124      	bne.n	800386e <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	68db      	ldr	r3, [r3, #12]
 800382a:	2208      	movs	r2, #8
 800382c:	4013      	ands	r3, r2
 800382e:	2b08      	cmp	r3, #8
 8003830:	d11d      	bne.n	800386e <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	2209      	movs	r2, #9
 8003838:	4252      	negs	r2, r2
 800383a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2204      	movs	r2, #4
 8003840:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	69db      	ldr	r3, [r3, #28]
 8003848:	2203      	movs	r2, #3
 800384a:	4013      	ands	r3, r2
 800384c:	d004      	beq.n	8003858 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	0018      	movs	r0, r3
 8003852:	f000 f947 	bl	8003ae4 <HAL_TIM_IC_CaptureCallback>
 8003856:	e007      	b.n	8003868 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	0018      	movs	r0, r3
 800385c:	f000 f93a 	bl	8003ad4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	0018      	movs	r0, r3
 8003864:	f000 f946 	bl	8003af4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2200      	movs	r2, #0
 800386c:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	691b      	ldr	r3, [r3, #16]
 8003874:	2210      	movs	r2, #16
 8003876:	4013      	ands	r3, r2
 8003878:	2b10      	cmp	r3, #16
 800387a:	d125      	bne.n	80038c8 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	68db      	ldr	r3, [r3, #12]
 8003882:	2210      	movs	r2, #16
 8003884:	4013      	ands	r3, r2
 8003886:	2b10      	cmp	r3, #16
 8003888:	d11e      	bne.n	80038c8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	2211      	movs	r2, #17
 8003890:	4252      	negs	r2, r2
 8003892:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2208      	movs	r2, #8
 8003898:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	69da      	ldr	r2, [r3, #28]
 80038a0:	23c0      	movs	r3, #192	; 0xc0
 80038a2:	009b      	lsls	r3, r3, #2
 80038a4:	4013      	ands	r3, r2
 80038a6:	d004      	beq.n	80038b2 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	0018      	movs	r0, r3
 80038ac:	f000 f91a 	bl	8003ae4 <HAL_TIM_IC_CaptureCallback>
 80038b0:	e007      	b.n	80038c2 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	0018      	movs	r0, r3
 80038b6:	f000 f90d 	bl	8003ad4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	0018      	movs	r0, r3
 80038be:	f000 f919 	bl	8003af4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2200      	movs	r2, #0
 80038c6:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	691b      	ldr	r3, [r3, #16]
 80038ce:	2201      	movs	r2, #1
 80038d0:	4013      	ands	r3, r2
 80038d2:	2b01      	cmp	r3, #1
 80038d4:	d10f      	bne.n	80038f6 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	68db      	ldr	r3, [r3, #12]
 80038dc:	2201      	movs	r2, #1
 80038de:	4013      	ands	r3, r2
 80038e0:	2b01      	cmp	r3, #1
 80038e2:	d108      	bne.n	80038f6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	2202      	movs	r2, #2
 80038ea:	4252      	negs	r2, r2
 80038ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	0018      	movs	r0, r3
 80038f2:	f7fd f8c1 	bl	8000a78 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	691b      	ldr	r3, [r3, #16]
 80038fc:	2240      	movs	r2, #64	; 0x40
 80038fe:	4013      	ands	r3, r2
 8003900:	2b40      	cmp	r3, #64	; 0x40
 8003902:	d10f      	bne.n	8003924 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	68db      	ldr	r3, [r3, #12]
 800390a:	2240      	movs	r2, #64	; 0x40
 800390c:	4013      	ands	r3, r2
 800390e:	2b40      	cmp	r3, #64	; 0x40
 8003910:	d108      	bne.n	8003924 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	2241      	movs	r2, #65	; 0x41
 8003918:	4252      	negs	r2, r2
 800391a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	0018      	movs	r0, r3
 8003920:	f000 f8f0 	bl	8003b04 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003924:	46c0      	nop			; (mov r8, r8)
 8003926:	46bd      	mov	sp, r7
 8003928:	b002      	add	sp, #8
 800392a:	bd80      	pop	{r7, pc}

0800392c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b084      	sub	sp, #16
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
 8003934:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003936:	230f      	movs	r3, #15
 8003938:	18fb      	adds	r3, r7, r3
 800393a:	2200      	movs	r2, #0
 800393c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2238      	movs	r2, #56	; 0x38
 8003942:	5c9b      	ldrb	r3, [r3, r2]
 8003944:	2b01      	cmp	r3, #1
 8003946:	d101      	bne.n	800394c <HAL_TIM_ConfigClockSource+0x20>
 8003948:	2302      	movs	r3, #2
 800394a:	e0bc      	b.n	8003ac6 <HAL_TIM_ConfigClockSource+0x19a>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2238      	movs	r2, #56	; 0x38
 8003950:	2101      	movs	r1, #1
 8003952:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2239      	movs	r2, #57	; 0x39
 8003958:	2102      	movs	r1, #2
 800395a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	689b      	ldr	r3, [r3, #8]
 8003962:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003964:	68bb      	ldr	r3, [r7, #8]
 8003966:	2277      	movs	r2, #119	; 0x77
 8003968:	4393      	bics	r3, r2
 800396a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	4a58      	ldr	r2, [pc, #352]	; (8003ad0 <HAL_TIM_ConfigClockSource+0x1a4>)
 8003970:	4013      	ands	r3, r2
 8003972:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	68ba      	ldr	r2, [r7, #8]
 800397a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	2280      	movs	r2, #128	; 0x80
 8003982:	0192      	lsls	r2, r2, #6
 8003984:	4293      	cmp	r3, r2
 8003986:	d040      	beq.n	8003a0a <HAL_TIM_ConfigClockSource+0xde>
 8003988:	2280      	movs	r2, #128	; 0x80
 800398a:	0192      	lsls	r2, r2, #6
 800398c:	4293      	cmp	r3, r2
 800398e:	d900      	bls.n	8003992 <HAL_TIM_ConfigClockSource+0x66>
 8003990:	e088      	b.n	8003aa4 <HAL_TIM_ConfigClockSource+0x178>
 8003992:	2280      	movs	r2, #128	; 0x80
 8003994:	0152      	lsls	r2, r2, #5
 8003996:	4293      	cmp	r3, r2
 8003998:	d100      	bne.n	800399c <HAL_TIM_ConfigClockSource+0x70>
 800399a:	e088      	b.n	8003aae <HAL_TIM_ConfigClockSource+0x182>
 800399c:	2280      	movs	r2, #128	; 0x80
 800399e:	0152      	lsls	r2, r2, #5
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d900      	bls.n	80039a6 <HAL_TIM_ConfigClockSource+0x7a>
 80039a4:	e07e      	b.n	8003aa4 <HAL_TIM_ConfigClockSource+0x178>
 80039a6:	2b70      	cmp	r3, #112	; 0x70
 80039a8:	d018      	beq.n	80039dc <HAL_TIM_ConfigClockSource+0xb0>
 80039aa:	d900      	bls.n	80039ae <HAL_TIM_ConfigClockSource+0x82>
 80039ac:	e07a      	b.n	8003aa4 <HAL_TIM_ConfigClockSource+0x178>
 80039ae:	2b60      	cmp	r3, #96	; 0x60
 80039b0:	d04f      	beq.n	8003a52 <HAL_TIM_ConfigClockSource+0x126>
 80039b2:	d900      	bls.n	80039b6 <HAL_TIM_ConfigClockSource+0x8a>
 80039b4:	e076      	b.n	8003aa4 <HAL_TIM_ConfigClockSource+0x178>
 80039b6:	2b50      	cmp	r3, #80	; 0x50
 80039b8:	d03b      	beq.n	8003a32 <HAL_TIM_ConfigClockSource+0x106>
 80039ba:	d900      	bls.n	80039be <HAL_TIM_ConfigClockSource+0x92>
 80039bc:	e072      	b.n	8003aa4 <HAL_TIM_ConfigClockSource+0x178>
 80039be:	2b40      	cmp	r3, #64	; 0x40
 80039c0:	d057      	beq.n	8003a72 <HAL_TIM_ConfigClockSource+0x146>
 80039c2:	d900      	bls.n	80039c6 <HAL_TIM_ConfigClockSource+0x9a>
 80039c4:	e06e      	b.n	8003aa4 <HAL_TIM_ConfigClockSource+0x178>
 80039c6:	2b30      	cmp	r3, #48	; 0x30
 80039c8:	d063      	beq.n	8003a92 <HAL_TIM_ConfigClockSource+0x166>
 80039ca:	d86b      	bhi.n	8003aa4 <HAL_TIM_ConfigClockSource+0x178>
 80039cc:	2b20      	cmp	r3, #32
 80039ce:	d060      	beq.n	8003a92 <HAL_TIM_ConfigClockSource+0x166>
 80039d0:	d868      	bhi.n	8003aa4 <HAL_TIM_ConfigClockSource+0x178>
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d05d      	beq.n	8003a92 <HAL_TIM_ConfigClockSource+0x166>
 80039d6:	2b10      	cmp	r3, #16
 80039d8:	d05b      	beq.n	8003a92 <HAL_TIM_ConfigClockSource+0x166>
 80039da:	e063      	b.n	8003aa4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80039ec:	f000 f96a 	bl	8003cc4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80039f8:	68bb      	ldr	r3, [r7, #8]
 80039fa:	2277      	movs	r2, #119	; 0x77
 80039fc:	4313      	orrs	r3, r2
 80039fe:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	68ba      	ldr	r2, [r7, #8]
 8003a06:	609a      	str	r2, [r3, #8]
      break;
 8003a08:	e052      	b.n	8003ab0 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003a1a:	f000 f953 	bl	8003cc4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	689a      	ldr	r2, [r3, #8]
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	2180      	movs	r1, #128	; 0x80
 8003a2a:	01c9      	lsls	r1, r1, #7
 8003a2c:	430a      	orrs	r2, r1
 8003a2e:	609a      	str	r2, [r3, #8]
      break;
 8003a30:	e03e      	b.n	8003ab0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a3e:	001a      	movs	r2, r3
 8003a40:	f000 f8c6 	bl	8003bd0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	2150      	movs	r1, #80	; 0x50
 8003a4a:	0018      	movs	r0, r3
 8003a4c:	f000 f920 	bl	8003c90 <TIM_ITRx_SetConfig>
      break;
 8003a50:	e02e      	b.n	8003ab0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003a5e:	001a      	movs	r2, r3
 8003a60:	f000 f8e4 	bl	8003c2c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	2160      	movs	r1, #96	; 0x60
 8003a6a:	0018      	movs	r0, r3
 8003a6c:	f000 f910 	bl	8003c90 <TIM_ITRx_SetConfig>
      break;
 8003a70:	e01e      	b.n	8003ab0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a7e:	001a      	movs	r2, r3
 8003a80:	f000 f8a6 	bl	8003bd0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	2140      	movs	r1, #64	; 0x40
 8003a8a:	0018      	movs	r0, r3
 8003a8c:	f000 f900 	bl	8003c90 <TIM_ITRx_SetConfig>
      break;
 8003a90:	e00e      	b.n	8003ab0 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681a      	ldr	r2, [r3, #0]
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	0019      	movs	r1, r3
 8003a9c:	0010      	movs	r0, r2
 8003a9e:	f000 f8f7 	bl	8003c90 <TIM_ITRx_SetConfig>
      break;
 8003aa2:	e005      	b.n	8003ab0 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8003aa4:	230f      	movs	r3, #15
 8003aa6:	18fb      	adds	r3, r7, r3
 8003aa8:	2201      	movs	r2, #1
 8003aaa:	701a      	strb	r2, [r3, #0]
      break;
 8003aac:	e000      	b.n	8003ab0 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8003aae:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2239      	movs	r2, #57	; 0x39
 8003ab4:	2101      	movs	r1, #1
 8003ab6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2238      	movs	r2, #56	; 0x38
 8003abc:	2100      	movs	r1, #0
 8003abe:	5499      	strb	r1, [r3, r2]

  return status;
 8003ac0:	230f      	movs	r3, #15
 8003ac2:	18fb      	adds	r3, r7, r3
 8003ac4:	781b      	ldrb	r3, [r3, #0]
}
 8003ac6:	0018      	movs	r0, r3
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	b004      	add	sp, #16
 8003acc:	bd80      	pop	{r7, pc}
 8003ace:	46c0      	nop			; (mov r8, r8)
 8003ad0:	ffff00ff 	.word	0xffff00ff

08003ad4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b082      	sub	sp, #8
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003adc:	46c0      	nop			; (mov r8, r8)
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	b002      	add	sp, #8
 8003ae2:	bd80      	pop	{r7, pc}

08003ae4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b082      	sub	sp, #8
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003aec:	46c0      	nop			; (mov r8, r8)
 8003aee:	46bd      	mov	sp, r7
 8003af0:	b002      	add	sp, #8
 8003af2:	bd80      	pop	{r7, pc}

08003af4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b082      	sub	sp, #8
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003afc:	46c0      	nop			; (mov r8, r8)
 8003afe:	46bd      	mov	sp, r7
 8003b00:	b002      	add	sp, #8
 8003b02:	bd80      	pop	{r7, pc}

08003b04 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b082      	sub	sp, #8
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003b0c:	46c0      	nop			; (mov r8, r8)
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	b002      	add	sp, #8
 8003b12:	bd80      	pop	{r7, pc}

08003b14 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b084      	sub	sp, #16
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
 8003b1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003b24:	687a      	ldr	r2, [r7, #4]
 8003b26:	2380      	movs	r3, #128	; 0x80
 8003b28:	05db      	lsls	r3, r3, #23
 8003b2a:	429a      	cmp	r2, r3
 8003b2c:	d00b      	beq.n	8003b46 <TIM_Base_SetConfig+0x32>
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	4a23      	ldr	r2, [pc, #140]	; (8003bc0 <TIM_Base_SetConfig+0xac>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d007      	beq.n	8003b46 <TIM_Base_SetConfig+0x32>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	4a22      	ldr	r2, [pc, #136]	; (8003bc4 <TIM_Base_SetConfig+0xb0>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d003      	beq.n	8003b46 <TIM_Base_SetConfig+0x32>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	4a21      	ldr	r2, [pc, #132]	; (8003bc8 <TIM_Base_SetConfig+0xb4>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d108      	bne.n	8003b58 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	2270      	movs	r2, #112	; 0x70
 8003b4a:	4393      	bics	r3, r2
 8003b4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	68fa      	ldr	r2, [r7, #12]
 8003b54:	4313      	orrs	r3, r2
 8003b56:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003b58:	687a      	ldr	r2, [r7, #4]
 8003b5a:	2380      	movs	r3, #128	; 0x80
 8003b5c:	05db      	lsls	r3, r3, #23
 8003b5e:	429a      	cmp	r2, r3
 8003b60:	d00b      	beq.n	8003b7a <TIM_Base_SetConfig+0x66>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	4a16      	ldr	r2, [pc, #88]	; (8003bc0 <TIM_Base_SetConfig+0xac>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d007      	beq.n	8003b7a <TIM_Base_SetConfig+0x66>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	4a15      	ldr	r2, [pc, #84]	; (8003bc4 <TIM_Base_SetConfig+0xb0>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d003      	beq.n	8003b7a <TIM_Base_SetConfig+0x66>
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	4a14      	ldr	r2, [pc, #80]	; (8003bc8 <TIM_Base_SetConfig+0xb4>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d108      	bne.n	8003b8c <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	4a13      	ldr	r2, [pc, #76]	; (8003bcc <TIM_Base_SetConfig+0xb8>)
 8003b7e:	4013      	ands	r3, r2
 8003b80:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	68db      	ldr	r3, [r3, #12]
 8003b86:	68fa      	ldr	r2, [r7, #12]
 8003b88:	4313      	orrs	r3, r2
 8003b8a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	2280      	movs	r2, #128	; 0x80
 8003b90:	4393      	bics	r3, r2
 8003b92:	001a      	movs	r2, r3
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	691b      	ldr	r3, [r3, #16]
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	68fa      	ldr	r2, [r7, #12]
 8003ba0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	689a      	ldr	r2, [r3, #8]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	681a      	ldr	r2, [r3, #0]
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2201      	movs	r2, #1
 8003bb6:	615a      	str	r2, [r3, #20]
}
 8003bb8:	46c0      	nop			; (mov r8, r8)
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	b004      	add	sp, #16
 8003bbe:	bd80      	pop	{r7, pc}
 8003bc0:	40000400 	.word	0x40000400
 8003bc4:	40010800 	.word	0x40010800
 8003bc8:	40011400 	.word	0x40011400
 8003bcc:	fffffcff 	.word	0xfffffcff

08003bd0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b086      	sub	sp, #24
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	60f8      	str	r0, [r7, #12]
 8003bd8:	60b9      	str	r1, [r7, #8]
 8003bda:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	6a1b      	ldr	r3, [r3, #32]
 8003be0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	6a1b      	ldr	r3, [r3, #32]
 8003be6:	2201      	movs	r2, #1
 8003be8:	4393      	bics	r3, r2
 8003bea:	001a      	movs	r2, r3
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	699b      	ldr	r3, [r3, #24]
 8003bf4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003bf6:	693b      	ldr	r3, [r7, #16]
 8003bf8:	22f0      	movs	r2, #240	; 0xf0
 8003bfa:	4393      	bics	r3, r2
 8003bfc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	011b      	lsls	r3, r3, #4
 8003c02:	693a      	ldr	r2, [r7, #16]
 8003c04:	4313      	orrs	r3, r2
 8003c06:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003c08:	697b      	ldr	r3, [r7, #20]
 8003c0a:	220a      	movs	r2, #10
 8003c0c:	4393      	bics	r3, r2
 8003c0e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003c10:	697a      	ldr	r2, [r7, #20]
 8003c12:	68bb      	ldr	r3, [r7, #8]
 8003c14:	4313      	orrs	r3, r2
 8003c16:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	693a      	ldr	r2, [r7, #16]
 8003c1c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	697a      	ldr	r2, [r7, #20]
 8003c22:	621a      	str	r2, [r3, #32]
}
 8003c24:	46c0      	nop			; (mov r8, r8)
 8003c26:	46bd      	mov	sp, r7
 8003c28:	b006      	add	sp, #24
 8003c2a:	bd80      	pop	{r7, pc}

08003c2c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b086      	sub	sp, #24
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	60f8      	str	r0, [r7, #12]
 8003c34:	60b9      	str	r1, [r7, #8]
 8003c36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	6a1b      	ldr	r3, [r3, #32]
 8003c3c:	2210      	movs	r2, #16
 8003c3e:	4393      	bics	r3, r2
 8003c40:	001a      	movs	r2, r3
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	699b      	ldr	r3, [r3, #24]
 8003c4a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	6a1b      	ldr	r3, [r3, #32]
 8003c50:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003c52:	697b      	ldr	r3, [r7, #20]
 8003c54:	4a0d      	ldr	r2, [pc, #52]	; (8003c8c <TIM_TI2_ConfigInputStage+0x60>)
 8003c56:	4013      	ands	r3, r2
 8003c58:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	031b      	lsls	r3, r3, #12
 8003c5e:	697a      	ldr	r2, [r7, #20]
 8003c60:	4313      	orrs	r3, r2
 8003c62:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	22a0      	movs	r2, #160	; 0xa0
 8003c68:	4393      	bics	r3, r2
 8003c6a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003c6c:	68bb      	ldr	r3, [r7, #8]
 8003c6e:	011b      	lsls	r3, r3, #4
 8003c70:	693a      	ldr	r2, [r7, #16]
 8003c72:	4313      	orrs	r3, r2
 8003c74:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	697a      	ldr	r2, [r7, #20]
 8003c7a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	693a      	ldr	r2, [r7, #16]
 8003c80:	621a      	str	r2, [r3, #32]
}
 8003c82:	46c0      	nop			; (mov r8, r8)
 8003c84:	46bd      	mov	sp, r7
 8003c86:	b006      	add	sp, #24
 8003c88:	bd80      	pop	{r7, pc}
 8003c8a:	46c0      	nop			; (mov r8, r8)
 8003c8c:	ffff0fff 	.word	0xffff0fff

08003c90 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b084      	sub	sp, #16
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
 8003c98:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	689b      	ldr	r3, [r3, #8]
 8003c9e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	2270      	movs	r2, #112	; 0x70
 8003ca4:	4393      	bics	r3, r2
 8003ca6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003ca8:	683a      	ldr	r2, [r7, #0]
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	4313      	orrs	r3, r2
 8003cae:	2207      	movs	r2, #7
 8003cb0:	4313      	orrs	r3, r2
 8003cb2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	68fa      	ldr	r2, [r7, #12]
 8003cb8:	609a      	str	r2, [r3, #8]
}
 8003cba:	46c0      	nop			; (mov r8, r8)
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	b004      	add	sp, #16
 8003cc0:	bd80      	pop	{r7, pc}
	...

08003cc4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b086      	sub	sp, #24
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	60f8      	str	r0, [r7, #12]
 8003ccc:	60b9      	str	r1, [r7, #8]
 8003cce:	607a      	str	r2, [r7, #4]
 8003cd0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	689b      	ldr	r3, [r3, #8]
 8003cd6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	4a09      	ldr	r2, [pc, #36]	; (8003d00 <TIM_ETR_SetConfig+0x3c>)
 8003cdc:	4013      	ands	r3, r2
 8003cde:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	021a      	lsls	r2, r3, #8
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	431a      	orrs	r2, r3
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	4313      	orrs	r3, r2
 8003cec:	697a      	ldr	r2, [r7, #20]
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	697a      	ldr	r2, [r7, #20]
 8003cf6:	609a      	str	r2, [r3, #8]
}
 8003cf8:	46c0      	nop			; (mov r8, r8)
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	b006      	add	sp, #24
 8003cfe:	bd80      	pop	{r7, pc}
 8003d00:	ffff00ff 	.word	0xffff00ff

08003d04 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b084      	sub	sp, #16
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
 8003d0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2238      	movs	r2, #56	; 0x38
 8003d12:	5c9b      	ldrb	r3, [r3, r2]
 8003d14:	2b01      	cmp	r3, #1
 8003d16:	d101      	bne.n	8003d1c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003d18:	2302      	movs	r3, #2
 8003d1a:	e047      	b.n	8003dac <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2238      	movs	r2, #56	; 0x38
 8003d20:	2101      	movs	r1, #1
 8003d22:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2239      	movs	r2, #57	; 0x39
 8003d28:	2102      	movs	r1, #2
 8003d2a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	685b      	ldr	r3, [r3, #4]
 8003d32:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	689b      	ldr	r3, [r3, #8]
 8003d3a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	2270      	movs	r2, #112	; 0x70
 8003d40:	4393      	bics	r3, r2
 8003d42:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	68fa      	ldr	r2, [r7, #12]
 8003d4a:	4313      	orrs	r3, r2
 8003d4c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	68fa      	ldr	r2, [r7, #12]
 8003d54:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681a      	ldr	r2, [r3, #0]
 8003d5a:	2380      	movs	r3, #128	; 0x80
 8003d5c:	05db      	lsls	r3, r3, #23
 8003d5e:	429a      	cmp	r2, r3
 8003d60:	d00e      	beq.n	8003d80 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	4a13      	ldr	r2, [pc, #76]	; (8003db4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	d009      	beq.n	8003d80 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4a11      	ldr	r2, [pc, #68]	; (8003db8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d004      	beq.n	8003d80 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4a10      	ldr	r2, [pc, #64]	; (8003dbc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d10c      	bne.n	8003d9a <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003d80:	68bb      	ldr	r3, [r7, #8]
 8003d82:	2280      	movs	r2, #128	; 0x80
 8003d84:	4393      	bics	r3, r2
 8003d86:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	68ba      	ldr	r2, [r7, #8]
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	68ba      	ldr	r2, [r7, #8]
 8003d98:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2239      	movs	r2, #57	; 0x39
 8003d9e:	2101      	movs	r1, #1
 8003da0:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2238      	movs	r2, #56	; 0x38
 8003da6:	2100      	movs	r1, #0
 8003da8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003daa:	2300      	movs	r3, #0
}
 8003dac:	0018      	movs	r0, r3
 8003dae:	46bd      	mov	sp, r7
 8003db0:	b004      	add	sp, #16
 8003db2:	bd80      	pop	{r7, pc}
 8003db4:	40000400 	.word	0x40000400
 8003db8:	40010800 	.word	0x40010800
 8003dbc:	40011400 	.word	0x40011400

08003dc0 <findslot>:
 8003dc0:	4b0a      	ldr	r3, [pc, #40]	; (8003dec <findslot+0x2c>)
 8003dc2:	b510      	push	{r4, lr}
 8003dc4:	0004      	movs	r4, r0
 8003dc6:	6818      	ldr	r0, [r3, #0]
 8003dc8:	2800      	cmp	r0, #0
 8003dca:	d004      	beq.n	8003dd6 <findslot+0x16>
 8003dcc:	6a03      	ldr	r3, [r0, #32]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d101      	bne.n	8003dd6 <findslot+0x16>
 8003dd2:	f000 fbb1 	bl	8004538 <__sinit>
 8003dd6:	2000      	movs	r0, #0
 8003dd8:	2c13      	cmp	r4, #19
 8003dda:	d805      	bhi.n	8003de8 <findslot+0x28>
 8003ddc:	4b04      	ldr	r3, [pc, #16]	; (8003df0 <findslot+0x30>)
 8003dde:	00e4      	lsls	r4, r4, #3
 8003de0:	58e2      	ldr	r2, [r4, r3]
 8003de2:	3201      	adds	r2, #1
 8003de4:	d000      	beq.n	8003de8 <findslot+0x28>
 8003de6:	18e0      	adds	r0, r4, r3
 8003de8:	bd10      	pop	{r4, pc}
 8003dea:	46c0      	nop			; (mov r8, r8)
 8003dec:	2000006c 	.word	0x2000006c
 8003df0:	2000015c 	.word	0x2000015c

08003df4 <error>:
 8003df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003df6:	0004      	movs	r4, r0
 8003df8:	f000 fc86 	bl	8004708 <__errno>
 8003dfc:	2613      	movs	r6, #19
 8003dfe:	0005      	movs	r5, r0
 8003e00:	2700      	movs	r7, #0
 8003e02:	1c30      	adds	r0, r6, #0
 8003e04:	1c39      	adds	r1, r7, #0
 8003e06:	beab      	bkpt	0x00ab
 8003e08:	1c06      	adds	r6, r0, #0
 8003e0a:	602e      	str	r6, [r5, #0]
 8003e0c:	0020      	movs	r0, r4
 8003e0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003e10 <checkerror>:
 8003e10:	b510      	push	{r4, lr}
 8003e12:	1c43      	adds	r3, r0, #1
 8003e14:	d101      	bne.n	8003e1a <checkerror+0xa>
 8003e16:	f7ff ffed 	bl	8003df4 <error>
 8003e1a:	bd10      	pop	{r4, pc}

08003e1c <_swiread>:
 8003e1c:	b530      	push	{r4, r5, lr}
 8003e1e:	b085      	sub	sp, #20
 8003e20:	ad01      	add	r5, sp, #4
 8003e22:	9001      	str	r0, [sp, #4]
 8003e24:	9102      	str	r1, [sp, #8]
 8003e26:	9203      	str	r2, [sp, #12]
 8003e28:	2406      	movs	r4, #6
 8003e2a:	1c20      	adds	r0, r4, #0
 8003e2c:	1c29      	adds	r1, r5, #0
 8003e2e:	beab      	bkpt	0x00ab
 8003e30:	1c04      	adds	r4, r0, #0
 8003e32:	0020      	movs	r0, r4
 8003e34:	f7ff ffec 	bl	8003e10 <checkerror>
 8003e38:	b005      	add	sp, #20
 8003e3a:	bd30      	pop	{r4, r5, pc}

08003e3c <_read>:
 8003e3c:	b570      	push	{r4, r5, r6, lr}
 8003e3e:	000e      	movs	r6, r1
 8003e40:	0015      	movs	r5, r2
 8003e42:	f7ff ffbd 	bl	8003dc0 <findslot>
 8003e46:	1e04      	subs	r4, r0, #0
 8003e48:	d106      	bne.n	8003e58 <_read+0x1c>
 8003e4a:	f000 fc5d 	bl	8004708 <__errno>
 8003e4e:	2309      	movs	r3, #9
 8003e50:	6003      	str	r3, [r0, #0]
 8003e52:	2001      	movs	r0, #1
 8003e54:	4240      	negs	r0, r0
 8003e56:	bd70      	pop	{r4, r5, r6, pc}
 8003e58:	002a      	movs	r2, r5
 8003e5a:	0031      	movs	r1, r6
 8003e5c:	6800      	ldr	r0, [r0, #0]
 8003e5e:	f7ff ffdd 	bl	8003e1c <_swiread>
 8003e62:	1c43      	adds	r3, r0, #1
 8003e64:	d0f7      	beq.n	8003e56 <_read+0x1a>
 8003e66:	6863      	ldr	r3, [r4, #4]
 8003e68:	1a28      	subs	r0, r5, r0
 8003e6a:	181b      	adds	r3, r3, r0
 8003e6c:	6063      	str	r3, [r4, #4]
 8003e6e:	e7f2      	b.n	8003e56 <_read+0x1a>

08003e70 <_swilseek>:
 8003e70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003e72:	000c      	movs	r4, r1
 8003e74:	0016      	movs	r6, r2
 8003e76:	f7ff ffa3 	bl	8003dc0 <findslot>
 8003e7a:	1e05      	subs	r5, r0, #0
 8003e7c:	d107      	bne.n	8003e8e <_swilseek+0x1e>
 8003e7e:	f000 fc43 	bl	8004708 <__errno>
 8003e82:	2309      	movs	r3, #9
 8003e84:	6003      	str	r3, [r0, #0]
 8003e86:	2401      	movs	r4, #1
 8003e88:	4264      	negs	r4, r4
 8003e8a:	0020      	movs	r0, r4
 8003e8c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003e8e:	2e02      	cmp	r6, #2
 8003e90:	d903      	bls.n	8003e9a <_swilseek+0x2a>
 8003e92:	f000 fc39 	bl	8004708 <__errno>
 8003e96:	2316      	movs	r3, #22
 8003e98:	e7f4      	b.n	8003e84 <_swilseek+0x14>
 8003e9a:	2e01      	cmp	r6, #1
 8003e9c:	d112      	bne.n	8003ec4 <_swilseek+0x54>
 8003e9e:	6843      	ldr	r3, [r0, #4]
 8003ea0:	18e4      	adds	r4, r4, r3
 8003ea2:	d4f6      	bmi.n	8003e92 <_swilseek+0x22>
 8003ea4:	466f      	mov	r7, sp
 8003ea6:	682b      	ldr	r3, [r5, #0]
 8003ea8:	260a      	movs	r6, #10
 8003eaa:	9300      	str	r3, [sp, #0]
 8003eac:	607c      	str	r4, [r7, #4]
 8003eae:	1c30      	adds	r0, r6, #0
 8003eb0:	1c39      	adds	r1, r7, #0
 8003eb2:	beab      	bkpt	0x00ab
 8003eb4:	1c06      	adds	r6, r0, #0
 8003eb6:	0030      	movs	r0, r6
 8003eb8:	f7ff ffaa 	bl	8003e10 <checkerror>
 8003ebc:	2800      	cmp	r0, #0
 8003ebe:	dbe2      	blt.n	8003e86 <_swilseek+0x16>
 8003ec0:	606c      	str	r4, [r5, #4]
 8003ec2:	e7e2      	b.n	8003e8a <_swilseek+0x1a>
 8003ec4:	6803      	ldr	r3, [r0, #0]
 8003ec6:	2e02      	cmp	r6, #2
 8003ec8:	d1ec      	bne.n	8003ea4 <_swilseek+0x34>
 8003eca:	466f      	mov	r7, sp
 8003ecc:	9300      	str	r3, [sp, #0]
 8003ece:	360a      	adds	r6, #10
 8003ed0:	1c30      	adds	r0, r6, #0
 8003ed2:	1c39      	adds	r1, r7, #0
 8003ed4:	beab      	bkpt	0x00ab
 8003ed6:	1c06      	adds	r6, r0, #0
 8003ed8:	0030      	movs	r0, r6
 8003eda:	f7ff ff99 	bl	8003e10 <checkerror>
 8003ede:	1824      	adds	r4, r4, r0
 8003ee0:	3001      	adds	r0, #1
 8003ee2:	d1df      	bne.n	8003ea4 <_swilseek+0x34>
 8003ee4:	e7cf      	b.n	8003e86 <_swilseek+0x16>

08003ee6 <_lseek>:
 8003ee6:	b510      	push	{r4, lr}
 8003ee8:	f7ff ffc2 	bl	8003e70 <_swilseek>
 8003eec:	bd10      	pop	{r4, pc}

08003eee <_swiwrite>:
 8003eee:	b530      	push	{r4, r5, lr}
 8003ef0:	b085      	sub	sp, #20
 8003ef2:	ad01      	add	r5, sp, #4
 8003ef4:	9001      	str	r0, [sp, #4]
 8003ef6:	9102      	str	r1, [sp, #8]
 8003ef8:	9203      	str	r2, [sp, #12]
 8003efa:	2405      	movs	r4, #5
 8003efc:	1c20      	adds	r0, r4, #0
 8003efe:	1c29      	adds	r1, r5, #0
 8003f00:	beab      	bkpt	0x00ab
 8003f02:	1c04      	adds	r4, r0, #0
 8003f04:	0020      	movs	r0, r4
 8003f06:	f7ff ff83 	bl	8003e10 <checkerror>
 8003f0a:	b005      	add	sp, #20
 8003f0c:	bd30      	pop	{r4, r5, pc}

08003f0e <_write>:
 8003f0e:	b570      	push	{r4, r5, r6, lr}
 8003f10:	000e      	movs	r6, r1
 8003f12:	0015      	movs	r5, r2
 8003f14:	f7ff ff54 	bl	8003dc0 <findslot>
 8003f18:	1e04      	subs	r4, r0, #0
 8003f1a:	d106      	bne.n	8003f2a <_write+0x1c>
 8003f1c:	f000 fbf4 	bl	8004708 <__errno>
 8003f20:	2309      	movs	r3, #9
 8003f22:	6003      	str	r3, [r0, #0]
 8003f24:	2001      	movs	r0, #1
 8003f26:	4240      	negs	r0, r0
 8003f28:	e00f      	b.n	8003f4a <_write+0x3c>
 8003f2a:	002a      	movs	r2, r5
 8003f2c:	0031      	movs	r1, r6
 8003f2e:	6800      	ldr	r0, [r0, #0]
 8003f30:	f7ff ffdd 	bl	8003eee <_swiwrite>
 8003f34:	1e03      	subs	r3, r0, #0
 8003f36:	dbf5      	blt.n	8003f24 <_write+0x16>
 8003f38:	6862      	ldr	r2, [r4, #4]
 8003f3a:	1a28      	subs	r0, r5, r0
 8003f3c:	1812      	adds	r2, r2, r0
 8003f3e:	6062      	str	r2, [r4, #4]
 8003f40:	42ab      	cmp	r3, r5
 8003f42:	d102      	bne.n	8003f4a <_write+0x3c>
 8003f44:	2000      	movs	r0, #0
 8003f46:	f7ff ff55 	bl	8003df4 <error>
 8003f4a:	bd70      	pop	{r4, r5, r6, pc}

08003f4c <_swiclose>:
 8003f4c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003f4e:	2402      	movs	r4, #2
 8003f50:	9001      	str	r0, [sp, #4]
 8003f52:	ad01      	add	r5, sp, #4
 8003f54:	1c20      	adds	r0, r4, #0
 8003f56:	1c29      	adds	r1, r5, #0
 8003f58:	beab      	bkpt	0x00ab
 8003f5a:	1c04      	adds	r4, r0, #0
 8003f5c:	0020      	movs	r0, r4
 8003f5e:	f7ff ff57 	bl	8003e10 <checkerror>
 8003f62:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}

08003f64 <_close>:
 8003f64:	b570      	push	{r4, r5, r6, lr}
 8003f66:	0005      	movs	r5, r0
 8003f68:	f7ff ff2a 	bl	8003dc0 <findslot>
 8003f6c:	1e04      	subs	r4, r0, #0
 8003f6e:	d106      	bne.n	8003f7e <_close+0x1a>
 8003f70:	f000 fbca 	bl	8004708 <__errno>
 8003f74:	2309      	movs	r3, #9
 8003f76:	6003      	str	r3, [r0, #0]
 8003f78:	2001      	movs	r0, #1
 8003f7a:	4240      	negs	r0, r0
 8003f7c:	bd70      	pop	{r4, r5, r6, pc}
 8003f7e:	3d01      	subs	r5, #1
 8003f80:	2d01      	cmp	r5, #1
 8003f82:	d809      	bhi.n	8003f98 <_close+0x34>
 8003f84:	4b09      	ldr	r3, [pc, #36]	; (8003fac <_close+0x48>)
 8003f86:	689a      	ldr	r2, [r3, #8]
 8003f88:	691b      	ldr	r3, [r3, #16]
 8003f8a:	429a      	cmp	r2, r3
 8003f8c:	d104      	bne.n	8003f98 <_close+0x34>
 8003f8e:	2301      	movs	r3, #1
 8003f90:	425b      	negs	r3, r3
 8003f92:	6003      	str	r3, [r0, #0]
 8003f94:	2000      	movs	r0, #0
 8003f96:	e7f1      	b.n	8003f7c <_close+0x18>
 8003f98:	6820      	ldr	r0, [r4, #0]
 8003f9a:	f7ff ffd7 	bl	8003f4c <_swiclose>
 8003f9e:	2800      	cmp	r0, #0
 8003fa0:	d1ec      	bne.n	8003f7c <_close+0x18>
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	425b      	negs	r3, r3
 8003fa6:	6023      	str	r3, [r4, #0]
 8003fa8:	e7e8      	b.n	8003f7c <_close+0x18>
 8003faa:	46c0      	nop			; (mov r8, r8)
 8003fac:	2000015c 	.word	0x2000015c

08003fb0 <_swistat>:
 8003fb0:	b570      	push	{r4, r5, r6, lr}
 8003fb2:	000c      	movs	r4, r1
 8003fb4:	f7ff ff04 	bl	8003dc0 <findslot>
 8003fb8:	1e05      	subs	r5, r0, #0
 8003fba:	d106      	bne.n	8003fca <_swistat+0x1a>
 8003fbc:	f000 fba4 	bl	8004708 <__errno>
 8003fc0:	2309      	movs	r3, #9
 8003fc2:	6003      	str	r3, [r0, #0]
 8003fc4:	2001      	movs	r0, #1
 8003fc6:	4240      	negs	r0, r0
 8003fc8:	bd70      	pop	{r4, r5, r6, pc}
 8003fca:	2380      	movs	r3, #128	; 0x80
 8003fcc:	6862      	ldr	r2, [r4, #4]
 8003fce:	019b      	lsls	r3, r3, #6
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	6063      	str	r3, [r4, #4]
 8003fd4:	2380      	movs	r3, #128	; 0x80
 8003fd6:	00db      	lsls	r3, r3, #3
 8003fd8:	260c      	movs	r6, #12
 8003fda:	64a3      	str	r3, [r4, #72]	; 0x48
 8003fdc:	1c30      	adds	r0, r6, #0
 8003fde:	1c29      	adds	r1, r5, #0
 8003fe0:	beab      	bkpt	0x00ab
 8003fe2:	1c05      	adds	r5, r0, #0
 8003fe4:	0028      	movs	r0, r5
 8003fe6:	f7ff ff13 	bl	8003e10 <checkerror>
 8003fea:	1c43      	adds	r3, r0, #1
 8003fec:	d0ec      	beq.n	8003fc8 <_swistat+0x18>
 8003fee:	6120      	str	r0, [r4, #16]
 8003ff0:	2000      	movs	r0, #0
 8003ff2:	e7e9      	b.n	8003fc8 <_swistat+0x18>

08003ff4 <_stat>:
 8003ff4:	b570      	push	{r4, r5, r6, lr}
 8003ff6:	000d      	movs	r5, r1
 8003ff8:	0004      	movs	r4, r0
 8003ffa:	2258      	movs	r2, #88	; 0x58
 8003ffc:	2100      	movs	r1, #0
 8003ffe:	0028      	movs	r0, r5
 8004000:	f000 fb1a 	bl	8004638 <memset>
 8004004:	0020      	movs	r0, r4
 8004006:	2100      	movs	r1, #0
 8004008:	f000 f812 	bl	8004030 <_swiopen>
 800400c:	0004      	movs	r4, r0
 800400e:	1c43      	adds	r3, r0, #1
 8004010:	d00c      	beq.n	800402c <_stat+0x38>
 8004012:	2381      	movs	r3, #129	; 0x81
 8004014:	686a      	ldr	r2, [r5, #4]
 8004016:	021b      	lsls	r3, r3, #8
 8004018:	4313      	orrs	r3, r2
 800401a:	0029      	movs	r1, r5
 800401c:	606b      	str	r3, [r5, #4]
 800401e:	f7ff ffc7 	bl	8003fb0 <_swistat>
 8004022:	0005      	movs	r5, r0
 8004024:	0020      	movs	r0, r4
 8004026:	f7ff ff9d 	bl	8003f64 <_close>
 800402a:	002c      	movs	r4, r5
 800402c:	0020      	movs	r0, r4
 800402e:	bd70      	pop	{r4, r5, r6, pc}

08004030 <_swiopen>:
 8004030:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004032:	000d      	movs	r5, r1
 8004034:	2600      	movs	r6, #0
 8004036:	4b2b      	ldr	r3, [pc, #172]	; (80040e4 <_swiopen+0xb4>)
 8004038:	b09b      	sub	sp, #108	; 0x6c
 800403a:	9001      	str	r0, [sp, #4]
 800403c:	9302      	str	r3, [sp, #8]
 800403e:	00f3      	lsls	r3, r6, #3
 8004040:	9303      	str	r3, [sp, #12]
 8004042:	9b02      	ldr	r3, [sp, #8]
 8004044:	00f2      	lsls	r2, r6, #3
 8004046:	589c      	ldr	r4, [r3, r2]
 8004048:	1c63      	adds	r3, r4, #1
 800404a:	d036      	beq.n	80040ba <_swiopen+0x8a>
 800404c:	3601      	adds	r6, #1
 800404e:	2e14      	cmp	r6, #20
 8004050:	d1f5      	bne.n	800403e <_swiopen+0xe>
 8004052:	f000 fb59 	bl	8004708 <__errno>
 8004056:	2401      	movs	r4, #1
 8004058:	2318      	movs	r3, #24
 800405a:	4264      	negs	r4, r4
 800405c:	6003      	str	r3, [r0, #0]
 800405e:	e03d      	b.n	80040dc <_swiopen+0xac>
 8004060:	2302      	movs	r3, #2
 8004062:	03ec      	lsls	r4, r5, #15
 8004064:	0fe4      	lsrs	r4, r4, #31
 8004066:	421d      	tst	r5, r3
 8004068:	d000      	beq.n	800406c <_swiopen+0x3c>
 800406a:	431c      	orrs	r4, r3
 800406c:	4b1e      	ldr	r3, [pc, #120]	; (80040e8 <_swiopen+0xb8>)
 800406e:	421d      	tst	r5, r3
 8004070:	d001      	beq.n	8004076 <_swiopen+0x46>
 8004072:	2304      	movs	r3, #4
 8004074:	431c      	orrs	r4, r3
 8004076:	2308      	movs	r3, #8
 8004078:	421d      	tst	r5, r3
 800407a:	d002      	beq.n	8004082 <_swiopen+0x52>
 800407c:	2204      	movs	r2, #4
 800407e:	4394      	bics	r4, r2
 8004080:	431c      	orrs	r4, r3
 8004082:	9b01      	ldr	r3, [sp, #4]
 8004084:	0018      	movs	r0, r3
 8004086:	9304      	str	r3, [sp, #16]
 8004088:	f7fc f83e 	bl	8000108 <strlen>
 800408c:	607c      	str	r4, [r7, #4]
 800408e:	60b8      	str	r0, [r7, #8]
 8004090:	2401      	movs	r4, #1
 8004092:	1c20      	adds	r0, r4, #0
 8004094:	1c39      	adds	r1, r7, #0
 8004096:	beab      	bkpt	0x00ab
 8004098:	1c04      	adds	r4, r0, #0
 800409a:	2c00      	cmp	r4, #0
 800409c:	db08      	blt.n	80040b0 <_swiopen+0x80>
 800409e:	00f2      	lsls	r2, r6, #3
 80040a0:	9b02      	ldr	r3, [sp, #8]
 80040a2:	4694      	mov	ip, r2
 80040a4:	509c      	str	r4, [r3, r2]
 80040a6:	2200      	movs	r2, #0
 80040a8:	4463      	add	r3, ip
 80040aa:	0034      	movs	r4, r6
 80040ac:	605a      	str	r2, [r3, #4]
 80040ae:	e015      	b.n	80040dc <_swiopen+0xac>
 80040b0:	0020      	movs	r0, r4
 80040b2:	f7ff fe9f 	bl	8003df4 <error>
 80040b6:	0004      	movs	r4, r0
 80040b8:	e010      	b.n	80040dc <_swiopen+0xac>
 80040ba:	23a0      	movs	r3, #160	; 0xa0
 80040bc:	002a      	movs	r2, r5
 80040be:	011b      	lsls	r3, r3, #4
 80040c0:	401a      	ands	r2, r3
 80040c2:	af04      	add	r7, sp, #16
 80040c4:	429a      	cmp	r2, r3
 80040c6:	d1cb      	bne.n	8004060 <_swiopen+0x30>
 80040c8:	0039      	movs	r1, r7
 80040ca:	9801      	ldr	r0, [sp, #4]
 80040cc:	f7ff ff92 	bl	8003ff4 <_stat>
 80040d0:	3001      	adds	r0, #1
 80040d2:	d0c5      	beq.n	8004060 <_swiopen+0x30>
 80040d4:	f000 fb18 	bl	8004708 <__errno>
 80040d8:	2311      	movs	r3, #17
 80040da:	6003      	str	r3, [r0, #0]
 80040dc:	0020      	movs	r0, r4
 80040de:	b01b      	add	sp, #108	; 0x6c
 80040e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80040e2:	46c0      	nop			; (mov r8, r8)
 80040e4:	2000015c 	.word	0x2000015c
 80040e8:	00000601 	.word	0x00000601

080040ec <_get_semihosting_exts>:
 80040ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80040ee:	b085      	sub	sp, #20
 80040f0:	9000      	str	r0, [sp, #0]
 80040f2:	9101      	str	r1, [sp, #4]
 80040f4:	4827      	ldr	r0, [pc, #156]	; (8004194 <_get_semihosting_exts+0xa8>)
 80040f6:	2100      	movs	r1, #0
 80040f8:	0015      	movs	r5, r2
 80040fa:	f7ff ff99 	bl	8004030 <_swiopen>
 80040fe:	0004      	movs	r4, r0
 8004100:	002a      	movs	r2, r5
 8004102:	2100      	movs	r1, #0
 8004104:	9800      	ldr	r0, [sp, #0]
 8004106:	f000 fa97 	bl	8004638 <memset>
 800410a:	1c63      	adds	r3, r4, #1
 800410c:	d015      	beq.n	800413a <_get_semihosting_exts+0x4e>
 800410e:	0020      	movs	r0, r4
 8004110:	f7ff fe56 	bl	8003dc0 <findslot>
 8004114:	260c      	movs	r6, #12
 8004116:	0007      	movs	r7, r0
 8004118:	1c30      	adds	r0, r6, #0
 800411a:	1c39      	adds	r1, r7, #0
 800411c:	beab      	bkpt	0x00ab
 800411e:	1c06      	adds	r6, r0, #0
 8004120:	0030      	movs	r0, r6
 8004122:	f7ff fe75 	bl	8003e10 <checkerror>
 8004126:	2803      	cmp	r0, #3
 8004128:	dd02      	ble.n	8004130 <_get_semihosting_exts+0x44>
 800412a:	3803      	subs	r0, #3
 800412c:	42a8      	cmp	r0, r5
 800412e:	dc07      	bgt.n	8004140 <_get_semihosting_exts+0x54>
 8004130:	0020      	movs	r0, r4
 8004132:	2401      	movs	r4, #1
 8004134:	f7ff ff16 	bl	8003f64 <_close>
 8004138:	4264      	negs	r4, r4
 800413a:	0020      	movs	r0, r4
 800413c:	b005      	add	sp, #20
 800413e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004140:	ae03      	add	r6, sp, #12
 8004142:	2204      	movs	r2, #4
 8004144:	0031      	movs	r1, r6
 8004146:	0020      	movs	r0, r4
 8004148:	f7ff fe78 	bl	8003e3c <_read>
 800414c:	2803      	cmp	r0, #3
 800414e:	ddef      	ble.n	8004130 <_get_semihosting_exts+0x44>
 8004150:	7833      	ldrb	r3, [r6, #0]
 8004152:	2b53      	cmp	r3, #83	; 0x53
 8004154:	d1ec      	bne.n	8004130 <_get_semihosting_exts+0x44>
 8004156:	7873      	ldrb	r3, [r6, #1]
 8004158:	2b48      	cmp	r3, #72	; 0x48
 800415a:	d1e9      	bne.n	8004130 <_get_semihosting_exts+0x44>
 800415c:	78b3      	ldrb	r3, [r6, #2]
 800415e:	2b46      	cmp	r3, #70	; 0x46
 8004160:	d1e6      	bne.n	8004130 <_get_semihosting_exts+0x44>
 8004162:	78f3      	ldrb	r3, [r6, #3]
 8004164:	2b42      	cmp	r3, #66	; 0x42
 8004166:	d1e3      	bne.n	8004130 <_get_semihosting_exts+0x44>
 8004168:	2201      	movs	r2, #1
 800416a:	0020      	movs	r0, r4
 800416c:	9901      	ldr	r1, [sp, #4]
 800416e:	f7ff fe7f 	bl	8003e70 <_swilseek>
 8004172:	2800      	cmp	r0, #0
 8004174:	dbdc      	blt.n	8004130 <_get_semihosting_exts+0x44>
 8004176:	002a      	movs	r2, r5
 8004178:	9900      	ldr	r1, [sp, #0]
 800417a:	0020      	movs	r0, r4
 800417c:	f7ff fe5e 	bl	8003e3c <_read>
 8004180:	0005      	movs	r5, r0
 8004182:	0020      	movs	r0, r4
 8004184:	f7ff feee 	bl	8003f64 <_close>
 8004188:	0028      	movs	r0, r5
 800418a:	f7ff fe41 	bl	8003e10 <checkerror>
 800418e:	0004      	movs	r4, r0
 8004190:	e7d3      	b.n	800413a <_get_semihosting_exts+0x4e>
 8004192:	46c0      	nop			; (mov r8, r8)
 8004194:	080049cc 	.word	0x080049cc

08004198 <initialise_semihosting_exts>:
 8004198:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800419a:	2401      	movs	r4, #1
 800419c:	2100      	movs	r1, #0
 800419e:	4e09      	ldr	r6, [pc, #36]	; (80041c4 <initialise_semihosting_exts+0x2c>)
 80041a0:	4d09      	ldr	r5, [pc, #36]	; (80041c8 <initialise_semihosting_exts+0x30>)
 80041a2:	af01      	add	r7, sp, #4
 80041a4:	0022      	movs	r2, r4
 80041a6:	0038      	movs	r0, r7
 80041a8:	6031      	str	r1, [r6, #0]
 80041aa:	602c      	str	r4, [r5, #0]
 80041ac:	f7ff ff9e 	bl	80040ec <_get_semihosting_exts>
 80041b0:	2800      	cmp	r0, #0
 80041b2:	dd05      	ble.n	80041c0 <initialise_semihosting_exts+0x28>
 80041b4:	2202      	movs	r2, #2
 80041b6:	783b      	ldrb	r3, [r7, #0]
 80041b8:	401c      	ands	r4, r3
 80041ba:	4013      	ands	r3, r2
 80041bc:	6034      	str	r4, [r6, #0]
 80041be:	602b      	str	r3, [r5, #0]
 80041c0:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80041c2:	46c0      	nop			; (mov r8, r8)
 80041c4:	2000000c 	.word	0x2000000c
 80041c8:	20000010 	.word	0x20000010

080041cc <_has_ext_stdout_stderr>:
 80041cc:	b510      	push	{r4, lr}
 80041ce:	4c04      	ldr	r4, [pc, #16]	; (80041e0 <_has_ext_stdout_stderr+0x14>)
 80041d0:	6823      	ldr	r3, [r4, #0]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	da01      	bge.n	80041da <_has_ext_stdout_stderr+0xe>
 80041d6:	f7ff ffdf 	bl	8004198 <initialise_semihosting_exts>
 80041da:	6820      	ldr	r0, [r4, #0]
 80041dc:	bd10      	pop	{r4, pc}
 80041de:	46c0      	nop			; (mov r8, r8)
 80041e0:	20000010 	.word	0x20000010

080041e4 <initialise_monitor_handles>:
 80041e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80041e6:	4b28      	ldr	r3, [pc, #160]	; (8004288 <initialise_monitor_handles+0xa4>)
 80041e8:	b087      	sub	sp, #28
 80041ea:	9303      	str	r3, [sp, #12]
 80041ec:	2500      	movs	r5, #0
 80041ee:	9300      	str	r3, [sp, #0]
 80041f0:	2303      	movs	r3, #3
 80041f2:	ac03      	add	r4, sp, #12
 80041f4:	60a3      	str	r3, [r4, #8]
 80041f6:	2601      	movs	r6, #1
 80041f8:	6065      	str	r5, [r4, #4]
 80041fa:	1c30      	adds	r0, r6, #0
 80041fc:	1c21      	adds	r1, r4, #0
 80041fe:	beab      	bkpt	0x00ab
 8004200:	1c06      	adds	r6, r0, #0
 8004202:	2101      	movs	r1, #1
 8004204:	4b21      	ldr	r3, [pc, #132]	; (800428c <initialise_monitor_handles+0xa8>)
 8004206:	4249      	negs	r1, r1
 8004208:	9301      	str	r3, [sp, #4]
 800420a:	601e      	str	r6, [r3, #0]
 800420c:	002b      	movs	r3, r5
 800420e:	4d20      	ldr	r5, [pc, #128]	; (8004290 <initialise_monitor_handles+0xac>)
 8004210:	00da      	lsls	r2, r3, #3
 8004212:	3301      	adds	r3, #1
 8004214:	50a9      	str	r1, [r5, r2]
 8004216:	2b14      	cmp	r3, #20
 8004218:	d1fa      	bne.n	8004210 <initialise_monitor_handles+0x2c>
 800421a:	f7ff ffd7 	bl	80041cc <_has_ext_stdout_stderr>
 800421e:	2800      	cmp	r0, #0
 8004220:	d018      	beq.n	8004254 <initialise_monitor_handles+0x70>
 8004222:	9b00      	ldr	r3, [sp, #0]
 8004224:	2601      	movs	r6, #1
 8004226:	9303      	str	r3, [sp, #12]
 8004228:	2303      	movs	r3, #3
 800422a:	60a3      	str	r3, [r4, #8]
 800422c:	3301      	adds	r3, #1
 800422e:	6063      	str	r3, [r4, #4]
 8004230:	1c30      	adds	r0, r6, #0
 8004232:	1c21      	adds	r1, r4, #0
 8004234:	beab      	bkpt	0x00ab
 8004236:	1c07      	adds	r7, r0, #0
 8004238:	4b16      	ldr	r3, [pc, #88]	; (8004294 <initialise_monitor_handles+0xb0>)
 800423a:	9a00      	ldr	r2, [sp, #0]
 800423c:	601f      	str	r7, [r3, #0]
 800423e:	2303      	movs	r3, #3
 8004240:	9203      	str	r2, [sp, #12]
 8004242:	60a3      	str	r3, [r4, #8]
 8004244:	3305      	adds	r3, #5
 8004246:	6063      	str	r3, [r4, #4]
 8004248:	1c30      	adds	r0, r6, #0
 800424a:	1c21      	adds	r1, r4, #0
 800424c:	beab      	bkpt	0x00ab
 800424e:	1c06      	adds	r6, r0, #0
 8004250:	4b11      	ldr	r3, [pc, #68]	; (8004298 <initialise_monitor_handles+0xb4>)
 8004252:	601e      	str	r6, [r3, #0]
 8004254:	4e10      	ldr	r6, [pc, #64]	; (8004298 <initialise_monitor_handles+0xb4>)
 8004256:	6833      	ldr	r3, [r6, #0]
 8004258:	3301      	adds	r3, #1
 800425a:	d102      	bne.n	8004262 <initialise_monitor_handles+0x7e>
 800425c:	4b0d      	ldr	r3, [pc, #52]	; (8004294 <initialise_monitor_handles+0xb0>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	6033      	str	r3, [r6, #0]
 8004262:	2400      	movs	r4, #0
 8004264:	9b01      	ldr	r3, [sp, #4]
 8004266:	606c      	str	r4, [r5, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	602b      	str	r3, [r5, #0]
 800426c:	f7ff ffae 	bl	80041cc <_has_ext_stdout_stderr>
 8004270:	42a0      	cmp	r0, r4
 8004272:	d006      	beq.n	8004282 <initialise_monitor_handles+0x9e>
 8004274:	4b07      	ldr	r3, [pc, #28]	; (8004294 <initialise_monitor_handles+0xb0>)
 8004276:	60ec      	str	r4, [r5, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	616c      	str	r4, [r5, #20]
 800427c:	60ab      	str	r3, [r5, #8]
 800427e:	6833      	ldr	r3, [r6, #0]
 8004280:	612b      	str	r3, [r5, #16]
 8004282:	b007      	add	sp, #28
 8004284:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004286:	46c0      	nop			; (mov r8, r8)
 8004288:	080049e2 	.word	0x080049e2
 800428c:	20000154 	.word	0x20000154
 8004290:	2000015c 	.word	0x2000015c
 8004294:	20000158 	.word	0x20000158
 8004298:	20000150 	.word	0x20000150

0800429c <malloc>:
 800429c:	b510      	push	{r4, lr}
 800429e:	4b03      	ldr	r3, [pc, #12]	; (80042ac <malloc+0x10>)
 80042a0:	0001      	movs	r1, r0
 80042a2:	6818      	ldr	r0, [r3, #0]
 80042a4:	f000 f826 	bl	80042f4 <_malloc_r>
 80042a8:	bd10      	pop	{r4, pc}
 80042aa:	46c0      	nop			; (mov r8, r8)
 80042ac:	2000006c 	.word	0x2000006c

080042b0 <sbrk_aligned>:
 80042b0:	b570      	push	{r4, r5, r6, lr}
 80042b2:	4e0f      	ldr	r6, [pc, #60]	; (80042f0 <sbrk_aligned+0x40>)
 80042b4:	000d      	movs	r5, r1
 80042b6:	6831      	ldr	r1, [r6, #0]
 80042b8:	0004      	movs	r4, r0
 80042ba:	2900      	cmp	r1, #0
 80042bc:	d102      	bne.n	80042c4 <sbrk_aligned+0x14>
 80042be:	f000 f9fd 	bl	80046bc <_sbrk_r>
 80042c2:	6030      	str	r0, [r6, #0]
 80042c4:	0029      	movs	r1, r5
 80042c6:	0020      	movs	r0, r4
 80042c8:	f000 f9f8 	bl	80046bc <_sbrk_r>
 80042cc:	1c43      	adds	r3, r0, #1
 80042ce:	d00a      	beq.n	80042e6 <sbrk_aligned+0x36>
 80042d0:	2303      	movs	r3, #3
 80042d2:	1cc5      	adds	r5, r0, #3
 80042d4:	439d      	bics	r5, r3
 80042d6:	42a8      	cmp	r0, r5
 80042d8:	d007      	beq.n	80042ea <sbrk_aligned+0x3a>
 80042da:	1a29      	subs	r1, r5, r0
 80042dc:	0020      	movs	r0, r4
 80042de:	f000 f9ed 	bl	80046bc <_sbrk_r>
 80042e2:	3001      	adds	r0, #1
 80042e4:	d101      	bne.n	80042ea <sbrk_aligned+0x3a>
 80042e6:	2501      	movs	r5, #1
 80042e8:	426d      	negs	r5, r5
 80042ea:	0028      	movs	r0, r5
 80042ec:	bd70      	pop	{r4, r5, r6, pc}
 80042ee:	46c0      	nop			; (mov r8, r8)
 80042f0:	20000200 	.word	0x20000200

080042f4 <_malloc_r>:
 80042f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80042f6:	2203      	movs	r2, #3
 80042f8:	1ccb      	adds	r3, r1, #3
 80042fa:	4393      	bics	r3, r2
 80042fc:	3308      	adds	r3, #8
 80042fe:	0006      	movs	r6, r0
 8004300:	001f      	movs	r7, r3
 8004302:	2b0c      	cmp	r3, #12
 8004304:	d238      	bcs.n	8004378 <_malloc_r+0x84>
 8004306:	270c      	movs	r7, #12
 8004308:	42b9      	cmp	r1, r7
 800430a:	d837      	bhi.n	800437c <_malloc_r+0x88>
 800430c:	0030      	movs	r0, r6
 800430e:	f000 f873 	bl	80043f8 <__malloc_lock>
 8004312:	4b38      	ldr	r3, [pc, #224]	; (80043f4 <_malloc_r+0x100>)
 8004314:	9300      	str	r3, [sp, #0]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	001c      	movs	r4, r3
 800431a:	2c00      	cmp	r4, #0
 800431c:	d133      	bne.n	8004386 <_malloc_r+0x92>
 800431e:	0039      	movs	r1, r7
 8004320:	0030      	movs	r0, r6
 8004322:	f7ff ffc5 	bl	80042b0 <sbrk_aligned>
 8004326:	0004      	movs	r4, r0
 8004328:	1c43      	adds	r3, r0, #1
 800432a:	d15e      	bne.n	80043ea <_malloc_r+0xf6>
 800432c:	9b00      	ldr	r3, [sp, #0]
 800432e:	681c      	ldr	r4, [r3, #0]
 8004330:	0025      	movs	r5, r4
 8004332:	2d00      	cmp	r5, #0
 8004334:	d14e      	bne.n	80043d4 <_malloc_r+0xe0>
 8004336:	2c00      	cmp	r4, #0
 8004338:	d051      	beq.n	80043de <_malloc_r+0xea>
 800433a:	6823      	ldr	r3, [r4, #0]
 800433c:	0029      	movs	r1, r5
 800433e:	18e3      	adds	r3, r4, r3
 8004340:	0030      	movs	r0, r6
 8004342:	9301      	str	r3, [sp, #4]
 8004344:	f000 f9ba 	bl	80046bc <_sbrk_r>
 8004348:	9b01      	ldr	r3, [sp, #4]
 800434a:	4283      	cmp	r3, r0
 800434c:	d147      	bne.n	80043de <_malloc_r+0xea>
 800434e:	6823      	ldr	r3, [r4, #0]
 8004350:	0030      	movs	r0, r6
 8004352:	1aff      	subs	r7, r7, r3
 8004354:	0039      	movs	r1, r7
 8004356:	f7ff ffab 	bl	80042b0 <sbrk_aligned>
 800435a:	3001      	adds	r0, #1
 800435c:	d03f      	beq.n	80043de <_malloc_r+0xea>
 800435e:	6823      	ldr	r3, [r4, #0]
 8004360:	19db      	adds	r3, r3, r7
 8004362:	6023      	str	r3, [r4, #0]
 8004364:	9b00      	ldr	r3, [sp, #0]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d040      	beq.n	80043ee <_malloc_r+0xfa>
 800436c:	685a      	ldr	r2, [r3, #4]
 800436e:	42a2      	cmp	r2, r4
 8004370:	d133      	bne.n	80043da <_malloc_r+0xe6>
 8004372:	2200      	movs	r2, #0
 8004374:	605a      	str	r2, [r3, #4]
 8004376:	e014      	b.n	80043a2 <_malloc_r+0xae>
 8004378:	2b00      	cmp	r3, #0
 800437a:	dac5      	bge.n	8004308 <_malloc_r+0x14>
 800437c:	230c      	movs	r3, #12
 800437e:	2500      	movs	r5, #0
 8004380:	6033      	str	r3, [r6, #0]
 8004382:	0028      	movs	r0, r5
 8004384:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004386:	6821      	ldr	r1, [r4, #0]
 8004388:	1bc9      	subs	r1, r1, r7
 800438a:	d420      	bmi.n	80043ce <_malloc_r+0xda>
 800438c:	290b      	cmp	r1, #11
 800438e:	d918      	bls.n	80043c2 <_malloc_r+0xce>
 8004390:	19e2      	adds	r2, r4, r7
 8004392:	6027      	str	r7, [r4, #0]
 8004394:	42a3      	cmp	r3, r4
 8004396:	d112      	bne.n	80043be <_malloc_r+0xca>
 8004398:	9b00      	ldr	r3, [sp, #0]
 800439a:	601a      	str	r2, [r3, #0]
 800439c:	6863      	ldr	r3, [r4, #4]
 800439e:	6011      	str	r1, [r2, #0]
 80043a0:	6053      	str	r3, [r2, #4]
 80043a2:	0030      	movs	r0, r6
 80043a4:	0025      	movs	r5, r4
 80043a6:	f000 f82f 	bl	8004408 <__malloc_unlock>
 80043aa:	2207      	movs	r2, #7
 80043ac:	350b      	adds	r5, #11
 80043ae:	1d23      	adds	r3, r4, #4
 80043b0:	4395      	bics	r5, r2
 80043b2:	1aea      	subs	r2, r5, r3
 80043b4:	429d      	cmp	r5, r3
 80043b6:	d0e4      	beq.n	8004382 <_malloc_r+0x8e>
 80043b8:	1b5b      	subs	r3, r3, r5
 80043ba:	50a3      	str	r3, [r4, r2]
 80043bc:	e7e1      	b.n	8004382 <_malloc_r+0x8e>
 80043be:	605a      	str	r2, [r3, #4]
 80043c0:	e7ec      	b.n	800439c <_malloc_r+0xa8>
 80043c2:	6862      	ldr	r2, [r4, #4]
 80043c4:	42a3      	cmp	r3, r4
 80043c6:	d1d5      	bne.n	8004374 <_malloc_r+0x80>
 80043c8:	9b00      	ldr	r3, [sp, #0]
 80043ca:	601a      	str	r2, [r3, #0]
 80043cc:	e7e9      	b.n	80043a2 <_malloc_r+0xae>
 80043ce:	0023      	movs	r3, r4
 80043d0:	6864      	ldr	r4, [r4, #4]
 80043d2:	e7a2      	b.n	800431a <_malloc_r+0x26>
 80043d4:	002c      	movs	r4, r5
 80043d6:	686d      	ldr	r5, [r5, #4]
 80043d8:	e7ab      	b.n	8004332 <_malloc_r+0x3e>
 80043da:	0013      	movs	r3, r2
 80043dc:	e7c4      	b.n	8004368 <_malloc_r+0x74>
 80043de:	230c      	movs	r3, #12
 80043e0:	0030      	movs	r0, r6
 80043e2:	6033      	str	r3, [r6, #0]
 80043e4:	f000 f810 	bl	8004408 <__malloc_unlock>
 80043e8:	e7cb      	b.n	8004382 <_malloc_r+0x8e>
 80043ea:	6027      	str	r7, [r4, #0]
 80043ec:	e7d9      	b.n	80043a2 <_malloc_r+0xae>
 80043ee:	605b      	str	r3, [r3, #4]
 80043f0:	deff      	udf	#255	; 0xff
 80043f2:	46c0      	nop			; (mov r8, r8)
 80043f4:	200001fc 	.word	0x200001fc

080043f8 <__malloc_lock>:
 80043f8:	b510      	push	{r4, lr}
 80043fa:	4802      	ldr	r0, [pc, #8]	; (8004404 <__malloc_lock+0xc>)
 80043fc:	f000 f9af 	bl	800475e <__retarget_lock_acquire_recursive>
 8004400:	bd10      	pop	{r4, pc}
 8004402:	46c0      	nop			; (mov r8, r8)
 8004404:	20000344 	.word	0x20000344

08004408 <__malloc_unlock>:
 8004408:	b510      	push	{r4, lr}
 800440a:	4802      	ldr	r0, [pc, #8]	; (8004414 <__malloc_unlock+0xc>)
 800440c:	f000 f9a8 	bl	8004760 <__retarget_lock_release_recursive>
 8004410:	bd10      	pop	{r4, pc}
 8004412:	46c0      	nop			; (mov r8, r8)
 8004414:	20000344 	.word	0x20000344

08004418 <std>:
 8004418:	2300      	movs	r3, #0
 800441a:	b510      	push	{r4, lr}
 800441c:	0004      	movs	r4, r0
 800441e:	6003      	str	r3, [r0, #0]
 8004420:	6043      	str	r3, [r0, #4]
 8004422:	6083      	str	r3, [r0, #8]
 8004424:	8181      	strh	r1, [r0, #12]
 8004426:	6643      	str	r3, [r0, #100]	; 0x64
 8004428:	81c2      	strh	r2, [r0, #14]
 800442a:	6103      	str	r3, [r0, #16]
 800442c:	6143      	str	r3, [r0, #20]
 800442e:	6183      	str	r3, [r0, #24]
 8004430:	0019      	movs	r1, r3
 8004432:	2208      	movs	r2, #8
 8004434:	305c      	adds	r0, #92	; 0x5c
 8004436:	f000 f8ff 	bl	8004638 <memset>
 800443a:	4b0b      	ldr	r3, [pc, #44]	; (8004468 <std+0x50>)
 800443c:	6224      	str	r4, [r4, #32]
 800443e:	6263      	str	r3, [r4, #36]	; 0x24
 8004440:	4b0a      	ldr	r3, [pc, #40]	; (800446c <std+0x54>)
 8004442:	62a3      	str	r3, [r4, #40]	; 0x28
 8004444:	4b0a      	ldr	r3, [pc, #40]	; (8004470 <std+0x58>)
 8004446:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004448:	4b0a      	ldr	r3, [pc, #40]	; (8004474 <std+0x5c>)
 800444a:	6323      	str	r3, [r4, #48]	; 0x30
 800444c:	4b0a      	ldr	r3, [pc, #40]	; (8004478 <std+0x60>)
 800444e:	429c      	cmp	r4, r3
 8004450:	d005      	beq.n	800445e <std+0x46>
 8004452:	4b0a      	ldr	r3, [pc, #40]	; (800447c <std+0x64>)
 8004454:	429c      	cmp	r4, r3
 8004456:	d002      	beq.n	800445e <std+0x46>
 8004458:	4b09      	ldr	r3, [pc, #36]	; (8004480 <std+0x68>)
 800445a:	429c      	cmp	r4, r3
 800445c:	d103      	bne.n	8004466 <std+0x4e>
 800445e:	0020      	movs	r0, r4
 8004460:	3058      	adds	r0, #88	; 0x58
 8004462:	f000 f97b 	bl	800475c <__retarget_lock_init_recursive>
 8004466:	bd10      	pop	{r4, pc}
 8004468:	080045a1 	.word	0x080045a1
 800446c:	080045c9 	.word	0x080045c9
 8004470:	08004601 	.word	0x08004601
 8004474:	0800462d 	.word	0x0800462d
 8004478:	20000204 	.word	0x20000204
 800447c:	2000026c 	.word	0x2000026c
 8004480:	200002d4 	.word	0x200002d4

08004484 <stdio_exit_handler>:
 8004484:	b510      	push	{r4, lr}
 8004486:	4a03      	ldr	r2, [pc, #12]	; (8004494 <stdio_exit_handler+0x10>)
 8004488:	4903      	ldr	r1, [pc, #12]	; (8004498 <stdio_exit_handler+0x14>)
 800448a:	4804      	ldr	r0, [pc, #16]	; (800449c <stdio_exit_handler+0x18>)
 800448c:	f000 f86c 	bl	8004568 <_fwalk_sglue>
 8004490:	bd10      	pop	{r4, pc}
 8004492:	46c0      	nop			; (mov r8, r8)
 8004494:	20000014 	.word	0x20000014
 8004498:	0800490d 	.word	0x0800490d
 800449c:	20000020 	.word	0x20000020

080044a0 <cleanup_stdio>:
 80044a0:	6841      	ldr	r1, [r0, #4]
 80044a2:	4b0b      	ldr	r3, [pc, #44]	; (80044d0 <cleanup_stdio+0x30>)
 80044a4:	b510      	push	{r4, lr}
 80044a6:	0004      	movs	r4, r0
 80044a8:	4299      	cmp	r1, r3
 80044aa:	d001      	beq.n	80044b0 <cleanup_stdio+0x10>
 80044ac:	f000 fa2e 	bl	800490c <_fflush_r>
 80044b0:	68a1      	ldr	r1, [r4, #8]
 80044b2:	4b08      	ldr	r3, [pc, #32]	; (80044d4 <cleanup_stdio+0x34>)
 80044b4:	4299      	cmp	r1, r3
 80044b6:	d002      	beq.n	80044be <cleanup_stdio+0x1e>
 80044b8:	0020      	movs	r0, r4
 80044ba:	f000 fa27 	bl	800490c <_fflush_r>
 80044be:	68e1      	ldr	r1, [r4, #12]
 80044c0:	4b05      	ldr	r3, [pc, #20]	; (80044d8 <cleanup_stdio+0x38>)
 80044c2:	4299      	cmp	r1, r3
 80044c4:	d002      	beq.n	80044cc <cleanup_stdio+0x2c>
 80044c6:	0020      	movs	r0, r4
 80044c8:	f000 fa20 	bl	800490c <_fflush_r>
 80044cc:	bd10      	pop	{r4, pc}
 80044ce:	46c0      	nop			; (mov r8, r8)
 80044d0:	20000204 	.word	0x20000204
 80044d4:	2000026c 	.word	0x2000026c
 80044d8:	200002d4 	.word	0x200002d4

080044dc <global_stdio_init.part.0>:
 80044dc:	b510      	push	{r4, lr}
 80044de:	4b09      	ldr	r3, [pc, #36]	; (8004504 <global_stdio_init.part.0+0x28>)
 80044e0:	4a09      	ldr	r2, [pc, #36]	; (8004508 <global_stdio_init.part.0+0x2c>)
 80044e2:	2104      	movs	r1, #4
 80044e4:	601a      	str	r2, [r3, #0]
 80044e6:	4809      	ldr	r0, [pc, #36]	; (800450c <global_stdio_init.part.0+0x30>)
 80044e8:	2200      	movs	r2, #0
 80044ea:	f7ff ff95 	bl	8004418 <std>
 80044ee:	2201      	movs	r2, #1
 80044f0:	2109      	movs	r1, #9
 80044f2:	4807      	ldr	r0, [pc, #28]	; (8004510 <global_stdio_init.part.0+0x34>)
 80044f4:	f7ff ff90 	bl	8004418 <std>
 80044f8:	2202      	movs	r2, #2
 80044fa:	2112      	movs	r1, #18
 80044fc:	4805      	ldr	r0, [pc, #20]	; (8004514 <global_stdio_init.part.0+0x38>)
 80044fe:	f7ff ff8b 	bl	8004418 <std>
 8004502:	bd10      	pop	{r4, pc}
 8004504:	2000033c 	.word	0x2000033c
 8004508:	08004485 	.word	0x08004485
 800450c:	20000204 	.word	0x20000204
 8004510:	2000026c 	.word	0x2000026c
 8004514:	200002d4 	.word	0x200002d4

08004518 <__sfp_lock_acquire>:
 8004518:	b510      	push	{r4, lr}
 800451a:	4802      	ldr	r0, [pc, #8]	; (8004524 <__sfp_lock_acquire+0xc>)
 800451c:	f000 f91f 	bl	800475e <__retarget_lock_acquire_recursive>
 8004520:	bd10      	pop	{r4, pc}
 8004522:	46c0      	nop			; (mov r8, r8)
 8004524:	20000345 	.word	0x20000345

08004528 <__sfp_lock_release>:
 8004528:	b510      	push	{r4, lr}
 800452a:	4802      	ldr	r0, [pc, #8]	; (8004534 <__sfp_lock_release+0xc>)
 800452c:	f000 f918 	bl	8004760 <__retarget_lock_release_recursive>
 8004530:	bd10      	pop	{r4, pc}
 8004532:	46c0      	nop			; (mov r8, r8)
 8004534:	20000345 	.word	0x20000345

08004538 <__sinit>:
 8004538:	b510      	push	{r4, lr}
 800453a:	0004      	movs	r4, r0
 800453c:	f7ff ffec 	bl	8004518 <__sfp_lock_acquire>
 8004540:	6a23      	ldr	r3, [r4, #32]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d002      	beq.n	800454c <__sinit+0x14>
 8004546:	f7ff ffef 	bl	8004528 <__sfp_lock_release>
 800454a:	bd10      	pop	{r4, pc}
 800454c:	4b04      	ldr	r3, [pc, #16]	; (8004560 <__sinit+0x28>)
 800454e:	6223      	str	r3, [r4, #32]
 8004550:	4b04      	ldr	r3, [pc, #16]	; (8004564 <__sinit+0x2c>)
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d1f6      	bne.n	8004546 <__sinit+0xe>
 8004558:	f7ff ffc0 	bl	80044dc <global_stdio_init.part.0>
 800455c:	e7f3      	b.n	8004546 <__sinit+0xe>
 800455e:	46c0      	nop			; (mov r8, r8)
 8004560:	080044a1 	.word	0x080044a1
 8004564:	2000033c 	.word	0x2000033c

08004568 <_fwalk_sglue>:
 8004568:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800456a:	0014      	movs	r4, r2
 800456c:	2600      	movs	r6, #0
 800456e:	9000      	str	r0, [sp, #0]
 8004570:	9101      	str	r1, [sp, #4]
 8004572:	68a5      	ldr	r5, [r4, #8]
 8004574:	6867      	ldr	r7, [r4, #4]
 8004576:	3f01      	subs	r7, #1
 8004578:	d504      	bpl.n	8004584 <_fwalk_sglue+0x1c>
 800457a:	6824      	ldr	r4, [r4, #0]
 800457c:	2c00      	cmp	r4, #0
 800457e:	d1f8      	bne.n	8004572 <_fwalk_sglue+0xa>
 8004580:	0030      	movs	r0, r6
 8004582:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004584:	89ab      	ldrh	r3, [r5, #12]
 8004586:	2b01      	cmp	r3, #1
 8004588:	d908      	bls.n	800459c <_fwalk_sglue+0x34>
 800458a:	220e      	movs	r2, #14
 800458c:	5eab      	ldrsh	r3, [r5, r2]
 800458e:	3301      	adds	r3, #1
 8004590:	d004      	beq.n	800459c <_fwalk_sglue+0x34>
 8004592:	0029      	movs	r1, r5
 8004594:	9800      	ldr	r0, [sp, #0]
 8004596:	9b01      	ldr	r3, [sp, #4]
 8004598:	4798      	blx	r3
 800459a:	4306      	orrs	r6, r0
 800459c:	3568      	adds	r5, #104	; 0x68
 800459e:	e7ea      	b.n	8004576 <_fwalk_sglue+0xe>

080045a0 <__sread>:
 80045a0:	b570      	push	{r4, r5, r6, lr}
 80045a2:	000c      	movs	r4, r1
 80045a4:	250e      	movs	r5, #14
 80045a6:	5f49      	ldrsh	r1, [r1, r5]
 80045a8:	f000 f874 	bl	8004694 <_read_r>
 80045ac:	2800      	cmp	r0, #0
 80045ae:	db03      	blt.n	80045b8 <__sread+0x18>
 80045b0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80045b2:	181b      	adds	r3, r3, r0
 80045b4:	6563      	str	r3, [r4, #84]	; 0x54
 80045b6:	bd70      	pop	{r4, r5, r6, pc}
 80045b8:	89a3      	ldrh	r3, [r4, #12]
 80045ba:	4a02      	ldr	r2, [pc, #8]	; (80045c4 <__sread+0x24>)
 80045bc:	4013      	ands	r3, r2
 80045be:	81a3      	strh	r3, [r4, #12]
 80045c0:	e7f9      	b.n	80045b6 <__sread+0x16>
 80045c2:	46c0      	nop			; (mov r8, r8)
 80045c4:	ffffefff 	.word	0xffffefff

080045c8 <__swrite>:
 80045c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045ca:	001f      	movs	r7, r3
 80045cc:	898b      	ldrh	r3, [r1, #12]
 80045ce:	0005      	movs	r5, r0
 80045d0:	000c      	movs	r4, r1
 80045d2:	0016      	movs	r6, r2
 80045d4:	05db      	lsls	r3, r3, #23
 80045d6:	d505      	bpl.n	80045e4 <__swrite+0x1c>
 80045d8:	230e      	movs	r3, #14
 80045da:	5ec9      	ldrsh	r1, [r1, r3]
 80045dc:	2200      	movs	r2, #0
 80045de:	2302      	movs	r3, #2
 80045e0:	f000 f844 	bl	800466c <_lseek_r>
 80045e4:	89a3      	ldrh	r3, [r4, #12]
 80045e6:	4a05      	ldr	r2, [pc, #20]	; (80045fc <__swrite+0x34>)
 80045e8:	0028      	movs	r0, r5
 80045ea:	4013      	ands	r3, r2
 80045ec:	81a3      	strh	r3, [r4, #12]
 80045ee:	0032      	movs	r2, r6
 80045f0:	230e      	movs	r3, #14
 80045f2:	5ee1      	ldrsh	r1, [r4, r3]
 80045f4:	003b      	movs	r3, r7
 80045f6:	f000 f873 	bl	80046e0 <_write_r>
 80045fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80045fc:	ffffefff 	.word	0xffffefff

08004600 <__sseek>:
 8004600:	b570      	push	{r4, r5, r6, lr}
 8004602:	000c      	movs	r4, r1
 8004604:	250e      	movs	r5, #14
 8004606:	5f49      	ldrsh	r1, [r1, r5]
 8004608:	f000 f830 	bl	800466c <_lseek_r>
 800460c:	89a3      	ldrh	r3, [r4, #12]
 800460e:	1c42      	adds	r2, r0, #1
 8004610:	d103      	bne.n	800461a <__sseek+0x1a>
 8004612:	4a05      	ldr	r2, [pc, #20]	; (8004628 <__sseek+0x28>)
 8004614:	4013      	ands	r3, r2
 8004616:	81a3      	strh	r3, [r4, #12]
 8004618:	bd70      	pop	{r4, r5, r6, pc}
 800461a:	2280      	movs	r2, #128	; 0x80
 800461c:	0152      	lsls	r2, r2, #5
 800461e:	4313      	orrs	r3, r2
 8004620:	81a3      	strh	r3, [r4, #12]
 8004622:	6560      	str	r0, [r4, #84]	; 0x54
 8004624:	e7f8      	b.n	8004618 <__sseek+0x18>
 8004626:	46c0      	nop			; (mov r8, r8)
 8004628:	ffffefff 	.word	0xffffefff

0800462c <__sclose>:
 800462c:	b510      	push	{r4, lr}
 800462e:	230e      	movs	r3, #14
 8004630:	5ec9      	ldrsh	r1, [r1, r3]
 8004632:	f000 f809 	bl	8004648 <_close_r>
 8004636:	bd10      	pop	{r4, pc}

08004638 <memset>:
 8004638:	0003      	movs	r3, r0
 800463a:	1882      	adds	r2, r0, r2
 800463c:	4293      	cmp	r3, r2
 800463e:	d100      	bne.n	8004642 <memset+0xa>
 8004640:	4770      	bx	lr
 8004642:	7019      	strb	r1, [r3, #0]
 8004644:	3301      	adds	r3, #1
 8004646:	e7f9      	b.n	800463c <memset+0x4>

08004648 <_close_r>:
 8004648:	2300      	movs	r3, #0
 800464a:	b570      	push	{r4, r5, r6, lr}
 800464c:	4d06      	ldr	r5, [pc, #24]	; (8004668 <_close_r+0x20>)
 800464e:	0004      	movs	r4, r0
 8004650:	0008      	movs	r0, r1
 8004652:	602b      	str	r3, [r5, #0]
 8004654:	f7ff fc86 	bl	8003f64 <_close>
 8004658:	1c43      	adds	r3, r0, #1
 800465a:	d103      	bne.n	8004664 <_close_r+0x1c>
 800465c:	682b      	ldr	r3, [r5, #0]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d000      	beq.n	8004664 <_close_r+0x1c>
 8004662:	6023      	str	r3, [r4, #0]
 8004664:	bd70      	pop	{r4, r5, r6, pc}
 8004666:	46c0      	nop			; (mov r8, r8)
 8004668:	20000340 	.word	0x20000340

0800466c <_lseek_r>:
 800466c:	b570      	push	{r4, r5, r6, lr}
 800466e:	0004      	movs	r4, r0
 8004670:	0008      	movs	r0, r1
 8004672:	0011      	movs	r1, r2
 8004674:	001a      	movs	r2, r3
 8004676:	2300      	movs	r3, #0
 8004678:	4d05      	ldr	r5, [pc, #20]	; (8004690 <_lseek_r+0x24>)
 800467a:	602b      	str	r3, [r5, #0]
 800467c:	f7ff fc33 	bl	8003ee6 <_lseek>
 8004680:	1c43      	adds	r3, r0, #1
 8004682:	d103      	bne.n	800468c <_lseek_r+0x20>
 8004684:	682b      	ldr	r3, [r5, #0]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d000      	beq.n	800468c <_lseek_r+0x20>
 800468a:	6023      	str	r3, [r4, #0]
 800468c:	bd70      	pop	{r4, r5, r6, pc}
 800468e:	46c0      	nop			; (mov r8, r8)
 8004690:	20000340 	.word	0x20000340

08004694 <_read_r>:
 8004694:	b570      	push	{r4, r5, r6, lr}
 8004696:	0004      	movs	r4, r0
 8004698:	0008      	movs	r0, r1
 800469a:	0011      	movs	r1, r2
 800469c:	001a      	movs	r2, r3
 800469e:	2300      	movs	r3, #0
 80046a0:	4d05      	ldr	r5, [pc, #20]	; (80046b8 <_read_r+0x24>)
 80046a2:	602b      	str	r3, [r5, #0]
 80046a4:	f7ff fbca 	bl	8003e3c <_read>
 80046a8:	1c43      	adds	r3, r0, #1
 80046aa:	d103      	bne.n	80046b4 <_read_r+0x20>
 80046ac:	682b      	ldr	r3, [r5, #0]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d000      	beq.n	80046b4 <_read_r+0x20>
 80046b2:	6023      	str	r3, [r4, #0]
 80046b4:	bd70      	pop	{r4, r5, r6, pc}
 80046b6:	46c0      	nop			; (mov r8, r8)
 80046b8:	20000340 	.word	0x20000340

080046bc <_sbrk_r>:
 80046bc:	2300      	movs	r3, #0
 80046be:	b570      	push	{r4, r5, r6, lr}
 80046c0:	4d06      	ldr	r5, [pc, #24]	; (80046dc <_sbrk_r+0x20>)
 80046c2:	0004      	movs	r4, r0
 80046c4:	0008      	movs	r0, r1
 80046c6:	602b      	str	r3, [r5, #0]
 80046c8:	f7fc fa6c 	bl	8000ba4 <_sbrk>
 80046cc:	1c43      	adds	r3, r0, #1
 80046ce:	d103      	bne.n	80046d8 <_sbrk_r+0x1c>
 80046d0:	682b      	ldr	r3, [r5, #0]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d000      	beq.n	80046d8 <_sbrk_r+0x1c>
 80046d6:	6023      	str	r3, [r4, #0]
 80046d8:	bd70      	pop	{r4, r5, r6, pc}
 80046da:	46c0      	nop			; (mov r8, r8)
 80046dc:	20000340 	.word	0x20000340

080046e0 <_write_r>:
 80046e0:	b570      	push	{r4, r5, r6, lr}
 80046e2:	0004      	movs	r4, r0
 80046e4:	0008      	movs	r0, r1
 80046e6:	0011      	movs	r1, r2
 80046e8:	001a      	movs	r2, r3
 80046ea:	2300      	movs	r3, #0
 80046ec:	4d05      	ldr	r5, [pc, #20]	; (8004704 <_write_r+0x24>)
 80046ee:	602b      	str	r3, [r5, #0]
 80046f0:	f7ff fc0d 	bl	8003f0e <_write>
 80046f4:	1c43      	adds	r3, r0, #1
 80046f6:	d103      	bne.n	8004700 <_write_r+0x20>
 80046f8:	682b      	ldr	r3, [r5, #0]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d000      	beq.n	8004700 <_write_r+0x20>
 80046fe:	6023      	str	r3, [r4, #0]
 8004700:	bd70      	pop	{r4, r5, r6, pc}
 8004702:	46c0      	nop			; (mov r8, r8)
 8004704:	20000340 	.word	0x20000340

08004708 <__errno>:
 8004708:	4b01      	ldr	r3, [pc, #4]	; (8004710 <__errno+0x8>)
 800470a:	6818      	ldr	r0, [r3, #0]
 800470c:	4770      	bx	lr
 800470e:	46c0      	nop			; (mov r8, r8)
 8004710:	2000006c 	.word	0x2000006c

08004714 <__libc_init_array>:
 8004714:	b570      	push	{r4, r5, r6, lr}
 8004716:	2600      	movs	r6, #0
 8004718:	4c0c      	ldr	r4, [pc, #48]	; (800474c <__libc_init_array+0x38>)
 800471a:	4d0d      	ldr	r5, [pc, #52]	; (8004750 <__libc_init_array+0x3c>)
 800471c:	1b64      	subs	r4, r4, r5
 800471e:	10a4      	asrs	r4, r4, #2
 8004720:	42a6      	cmp	r6, r4
 8004722:	d109      	bne.n	8004738 <__libc_init_array+0x24>
 8004724:	2600      	movs	r6, #0
 8004726:	f000 f91d 	bl	8004964 <_init>
 800472a:	4c0a      	ldr	r4, [pc, #40]	; (8004754 <__libc_init_array+0x40>)
 800472c:	4d0a      	ldr	r5, [pc, #40]	; (8004758 <__libc_init_array+0x44>)
 800472e:	1b64      	subs	r4, r4, r5
 8004730:	10a4      	asrs	r4, r4, #2
 8004732:	42a6      	cmp	r6, r4
 8004734:	d105      	bne.n	8004742 <__libc_init_array+0x2e>
 8004736:	bd70      	pop	{r4, r5, r6, pc}
 8004738:	00b3      	lsls	r3, r6, #2
 800473a:	58eb      	ldr	r3, [r5, r3]
 800473c:	4798      	blx	r3
 800473e:	3601      	adds	r6, #1
 8004740:	e7ee      	b.n	8004720 <__libc_init_array+0xc>
 8004742:	00b3      	lsls	r3, r6, #2
 8004744:	58eb      	ldr	r3, [r5, r3]
 8004746:	4798      	blx	r3
 8004748:	3601      	adds	r6, #1
 800474a:	e7f2      	b.n	8004732 <__libc_init_array+0x1e>
 800474c:	080049f0 	.word	0x080049f0
 8004750:	080049f0 	.word	0x080049f0
 8004754:	080049f4 	.word	0x080049f4
 8004758:	080049f0 	.word	0x080049f0

0800475c <__retarget_lock_init_recursive>:
 800475c:	4770      	bx	lr

0800475e <__retarget_lock_acquire_recursive>:
 800475e:	4770      	bx	lr

08004760 <__retarget_lock_release_recursive>:
 8004760:	4770      	bx	lr
	...

08004764 <_free_r>:
 8004764:	b570      	push	{r4, r5, r6, lr}
 8004766:	0005      	movs	r5, r0
 8004768:	2900      	cmp	r1, #0
 800476a:	d010      	beq.n	800478e <_free_r+0x2a>
 800476c:	1f0c      	subs	r4, r1, #4
 800476e:	6823      	ldr	r3, [r4, #0]
 8004770:	2b00      	cmp	r3, #0
 8004772:	da00      	bge.n	8004776 <_free_r+0x12>
 8004774:	18e4      	adds	r4, r4, r3
 8004776:	0028      	movs	r0, r5
 8004778:	f7ff fe3e 	bl	80043f8 <__malloc_lock>
 800477c:	4a1d      	ldr	r2, [pc, #116]	; (80047f4 <_free_r+0x90>)
 800477e:	6813      	ldr	r3, [r2, #0]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d105      	bne.n	8004790 <_free_r+0x2c>
 8004784:	6063      	str	r3, [r4, #4]
 8004786:	6014      	str	r4, [r2, #0]
 8004788:	0028      	movs	r0, r5
 800478a:	f7ff fe3d 	bl	8004408 <__malloc_unlock>
 800478e:	bd70      	pop	{r4, r5, r6, pc}
 8004790:	42a3      	cmp	r3, r4
 8004792:	d908      	bls.n	80047a6 <_free_r+0x42>
 8004794:	6820      	ldr	r0, [r4, #0]
 8004796:	1821      	adds	r1, r4, r0
 8004798:	428b      	cmp	r3, r1
 800479a:	d1f3      	bne.n	8004784 <_free_r+0x20>
 800479c:	6819      	ldr	r1, [r3, #0]
 800479e:	685b      	ldr	r3, [r3, #4]
 80047a0:	1809      	adds	r1, r1, r0
 80047a2:	6021      	str	r1, [r4, #0]
 80047a4:	e7ee      	b.n	8004784 <_free_r+0x20>
 80047a6:	001a      	movs	r2, r3
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d001      	beq.n	80047b2 <_free_r+0x4e>
 80047ae:	42a3      	cmp	r3, r4
 80047b0:	d9f9      	bls.n	80047a6 <_free_r+0x42>
 80047b2:	6811      	ldr	r1, [r2, #0]
 80047b4:	1850      	adds	r0, r2, r1
 80047b6:	42a0      	cmp	r0, r4
 80047b8:	d10b      	bne.n	80047d2 <_free_r+0x6e>
 80047ba:	6820      	ldr	r0, [r4, #0]
 80047bc:	1809      	adds	r1, r1, r0
 80047be:	1850      	adds	r0, r2, r1
 80047c0:	6011      	str	r1, [r2, #0]
 80047c2:	4283      	cmp	r3, r0
 80047c4:	d1e0      	bne.n	8004788 <_free_r+0x24>
 80047c6:	6818      	ldr	r0, [r3, #0]
 80047c8:	685b      	ldr	r3, [r3, #4]
 80047ca:	1841      	adds	r1, r0, r1
 80047cc:	6011      	str	r1, [r2, #0]
 80047ce:	6053      	str	r3, [r2, #4]
 80047d0:	e7da      	b.n	8004788 <_free_r+0x24>
 80047d2:	42a0      	cmp	r0, r4
 80047d4:	d902      	bls.n	80047dc <_free_r+0x78>
 80047d6:	230c      	movs	r3, #12
 80047d8:	602b      	str	r3, [r5, #0]
 80047da:	e7d5      	b.n	8004788 <_free_r+0x24>
 80047dc:	6820      	ldr	r0, [r4, #0]
 80047de:	1821      	adds	r1, r4, r0
 80047e0:	428b      	cmp	r3, r1
 80047e2:	d103      	bne.n	80047ec <_free_r+0x88>
 80047e4:	6819      	ldr	r1, [r3, #0]
 80047e6:	685b      	ldr	r3, [r3, #4]
 80047e8:	1809      	adds	r1, r1, r0
 80047ea:	6021      	str	r1, [r4, #0]
 80047ec:	6063      	str	r3, [r4, #4]
 80047ee:	6054      	str	r4, [r2, #4]
 80047f0:	e7ca      	b.n	8004788 <_free_r+0x24>
 80047f2:	46c0      	nop			; (mov r8, r8)
 80047f4:	200001fc 	.word	0x200001fc

080047f8 <__sflush_r>:
 80047f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80047fa:	898b      	ldrh	r3, [r1, #12]
 80047fc:	0005      	movs	r5, r0
 80047fe:	000c      	movs	r4, r1
 8004800:	071a      	lsls	r2, r3, #28
 8004802:	d45c      	bmi.n	80048be <__sflush_r+0xc6>
 8004804:	684a      	ldr	r2, [r1, #4]
 8004806:	2a00      	cmp	r2, #0
 8004808:	dc04      	bgt.n	8004814 <__sflush_r+0x1c>
 800480a:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800480c:	2a00      	cmp	r2, #0
 800480e:	dc01      	bgt.n	8004814 <__sflush_r+0x1c>
 8004810:	2000      	movs	r0, #0
 8004812:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004814:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8004816:	2f00      	cmp	r7, #0
 8004818:	d0fa      	beq.n	8004810 <__sflush_r+0x18>
 800481a:	2200      	movs	r2, #0
 800481c:	2080      	movs	r0, #128	; 0x80
 800481e:	682e      	ldr	r6, [r5, #0]
 8004820:	602a      	str	r2, [r5, #0]
 8004822:	001a      	movs	r2, r3
 8004824:	0140      	lsls	r0, r0, #5
 8004826:	6a21      	ldr	r1, [r4, #32]
 8004828:	4002      	ands	r2, r0
 800482a:	4203      	tst	r3, r0
 800482c:	d034      	beq.n	8004898 <__sflush_r+0xa0>
 800482e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004830:	89a3      	ldrh	r3, [r4, #12]
 8004832:	075b      	lsls	r3, r3, #29
 8004834:	d506      	bpl.n	8004844 <__sflush_r+0x4c>
 8004836:	6863      	ldr	r3, [r4, #4]
 8004838:	1ac0      	subs	r0, r0, r3
 800483a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800483c:	2b00      	cmp	r3, #0
 800483e:	d001      	beq.n	8004844 <__sflush_r+0x4c>
 8004840:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004842:	1ac0      	subs	r0, r0, r3
 8004844:	0002      	movs	r2, r0
 8004846:	2300      	movs	r3, #0
 8004848:	0028      	movs	r0, r5
 800484a:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800484c:	6a21      	ldr	r1, [r4, #32]
 800484e:	47b8      	blx	r7
 8004850:	89a2      	ldrh	r2, [r4, #12]
 8004852:	1c43      	adds	r3, r0, #1
 8004854:	d106      	bne.n	8004864 <__sflush_r+0x6c>
 8004856:	6829      	ldr	r1, [r5, #0]
 8004858:	291d      	cmp	r1, #29
 800485a:	d82c      	bhi.n	80048b6 <__sflush_r+0xbe>
 800485c:	4b2a      	ldr	r3, [pc, #168]	; (8004908 <__sflush_r+0x110>)
 800485e:	410b      	asrs	r3, r1
 8004860:	07db      	lsls	r3, r3, #31
 8004862:	d428      	bmi.n	80048b6 <__sflush_r+0xbe>
 8004864:	2300      	movs	r3, #0
 8004866:	6063      	str	r3, [r4, #4]
 8004868:	6923      	ldr	r3, [r4, #16]
 800486a:	6023      	str	r3, [r4, #0]
 800486c:	04d2      	lsls	r2, r2, #19
 800486e:	d505      	bpl.n	800487c <__sflush_r+0x84>
 8004870:	1c43      	adds	r3, r0, #1
 8004872:	d102      	bne.n	800487a <__sflush_r+0x82>
 8004874:	682b      	ldr	r3, [r5, #0]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d100      	bne.n	800487c <__sflush_r+0x84>
 800487a:	6560      	str	r0, [r4, #84]	; 0x54
 800487c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800487e:	602e      	str	r6, [r5, #0]
 8004880:	2900      	cmp	r1, #0
 8004882:	d0c5      	beq.n	8004810 <__sflush_r+0x18>
 8004884:	0023      	movs	r3, r4
 8004886:	3344      	adds	r3, #68	; 0x44
 8004888:	4299      	cmp	r1, r3
 800488a:	d002      	beq.n	8004892 <__sflush_r+0x9a>
 800488c:	0028      	movs	r0, r5
 800488e:	f7ff ff69 	bl	8004764 <_free_r>
 8004892:	2000      	movs	r0, #0
 8004894:	6360      	str	r0, [r4, #52]	; 0x34
 8004896:	e7bc      	b.n	8004812 <__sflush_r+0x1a>
 8004898:	2301      	movs	r3, #1
 800489a:	0028      	movs	r0, r5
 800489c:	47b8      	blx	r7
 800489e:	1c43      	adds	r3, r0, #1
 80048a0:	d1c6      	bne.n	8004830 <__sflush_r+0x38>
 80048a2:	682b      	ldr	r3, [r5, #0]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d0c3      	beq.n	8004830 <__sflush_r+0x38>
 80048a8:	2b1d      	cmp	r3, #29
 80048aa:	d001      	beq.n	80048b0 <__sflush_r+0xb8>
 80048ac:	2b16      	cmp	r3, #22
 80048ae:	d101      	bne.n	80048b4 <__sflush_r+0xbc>
 80048b0:	602e      	str	r6, [r5, #0]
 80048b2:	e7ad      	b.n	8004810 <__sflush_r+0x18>
 80048b4:	89a2      	ldrh	r2, [r4, #12]
 80048b6:	2340      	movs	r3, #64	; 0x40
 80048b8:	4313      	orrs	r3, r2
 80048ba:	81a3      	strh	r3, [r4, #12]
 80048bc:	e7a9      	b.n	8004812 <__sflush_r+0x1a>
 80048be:	690e      	ldr	r6, [r1, #16]
 80048c0:	2e00      	cmp	r6, #0
 80048c2:	d0a5      	beq.n	8004810 <__sflush_r+0x18>
 80048c4:	680f      	ldr	r7, [r1, #0]
 80048c6:	600e      	str	r6, [r1, #0]
 80048c8:	1bba      	subs	r2, r7, r6
 80048ca:	9201      	str	r2, [sp, #4]
 80048cc:	2200      	movs	r2, #0
 80048ce:	079b      	lsls	r3, r3, #30
 80048d0:	d100      	bne.n	80048d4 <__sflush_r+0xdc>
 80048d2:	694a      	ldr	r2, [r1, #20]
 80048d4:	60a2      	str	r2, [r4, #8]
 80048d6:	9b01      	ldr	r3, [sp, #4]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	dd99      	ble.n	8004810 <__sflush_r+0x18>
 80048dc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80048de:	0032      	movs	r2, r6
 80048e0:	001f      	movs	r7, r3
 80048e2:	0028      	movs	r0, r5
 80048e4:	9b01      	ldr	r3, [sp, #4]
 80048e6:	6a21      	ldr	r1, [r4, #32]
 80048e8:	47b8      	blx	r7
 80048ea:	2800      	cmp	r0, #0
 80048ec:	dc06      	bgt.n	80048fc <__sflush_r+0x104>
 80048ee:	2340      	movs	r3, #64	; 0x40
 80048f0:	2001      	movs	r0, #1
 80048f2:	89a2      	ldrh	r2, [r4, #12]
 80048f4:	4240      	negs	r0, r0
 80048f6:	4313      	orrs	r3, r2
 80048f8:	81a3      	strh	r3, [r4, #12]
 80048fa:	e78a      	b.n	8004812 <__sflush_r+0x1a>
 80048fc:	9b01      	ldr	r3, [sp, #4]
 80048fe:	1836      	adds	r6, r6, r0
 8004900:	1a1b      	subs	r3, r3, r0
 8004902:	9301      	str	r3, [sp, #4]
 8004904:	e7e7      	b.n	80048d6 <__sflush_r+0xde>
 8004906:	46c0      	nop			; (mov r8, r8)
 8004908:	dfbffffe 	.word	0xdfbffffe

0800490c <_fflush_r>:
 800490c:	690b      	ldr	r3, [r1, #16]
 800490e:	b570      	push	{r4, r5, r6, lr}
 8004910:	0005      	movs	r5, r0
 8004912:	000c      	movs	r4, r1
 8004914:	2b00      	cmp	r3, #0
 8004916:	d102      	bne.n	800491e <_fflush_r+0x12>
 8004918:	2500      	movs	r5, #0
 800491a:	0028      	movs	r0, r5
 800491c:	bd70      	pop	{r4, r5, r6, pc}
 800491e:	2800      	cmp	r0, #0
 8004920:	d004      	beq.n	800492c <_fflush_r+0x20>
 8004922:	6a03      	ldr	r3, [r0, #32]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d101      	bne.n	800492c <_fflush_r+0x20>
 8004928:	f7ff fe06 	bl	8004538 <__sinit>
 800492c:	220c      	movs	r2, #12
 800492e:	5ea3      	ldrsh	r3, [r4, r2]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d0f1      	beq.n	8004918 <_fflush_r+0xc>
 8004934:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004936:	07d2      	lsls	r2, r2, #31
 8004938:	d404      	bmi.n	8004944 <_fflush_r+0x38>
 800493a:	059b      	lsls	r3, r3, #22
 800493c:	d402      	bmi.n	8004944 <_fflush_r+0x38>
 800493e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004940:	f7ff ff0d 	bl	800475e <__retarget_lock_acquire_recursive>
 8004944:	0028      	movs	r0, r5
 8004946:	0021      	movs	r1, r4
 8004948:	f7ff ff56 	bl	80047f8 <__sflush_r>
 800494c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800494e:	0005      	movs	r5, r0
 8004950:	07db      	lsls	r3, r3, #31
 8004952:	d4e2      	bmi.n	800491a <_fflush_r+0xe>
 8004954:	89a3      	ldrh	r3, [r4, #12]
 8004956:	059b      	lsls	r3, r3, #22
 8004958:	d4df      	bmi.n	800491a <_fflush_r+0xe>
 800495a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800495c:	f7ff ff00 	bl	8004760 <__retarget_lock_release_recursive>
 8004960:	e7db      	b.n	800491a <_fflush_r+0xe>
	...

08004964 <_init>:
 8004964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004966:	46c0      	nop			; (mov r8, r8)
 8004968:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800496a:	bc08      	pop	{r3}
 800496c:	469e      	mov	lr, r3
 800496e:	4770      	bx	lr

08004970 <_fini>:
 8004970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004972:	46c0      	nop			; (mov r8, r8)
 8004974:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004976:	bc08      	pop	{r3}
 8004978:	469e      	mov	lr, r3
 800497a:	4770      	bx	lr
