{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707385149861 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707385149862 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb  8 09:39:09 2024 " "Processing started: Thu Feb  8 09:39:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707385149862 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385149862 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385149862 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707385150097 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707385150097 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "unsaved.qsys " "Elaborating Platform Designer system entity \"unsaved.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707385157315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.09:39:20 Progress: Loading lab3_opt/unsaved.qsys " "2024.02.08.09:39:20 Progress: Loading lab3_opt/unsaved.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385160232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.09:39:20 Progress: Reading input file " "2024.02.08.09:39:20 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385160462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.09:39:20 Progress: Adding accelerometer_spi \[altera_up_avalon_accelerometer_spi 18.0\] " "2024.02.08.09:39:20 Progress: Adding accelerometer_spi \[altera_up_avalon_accelerometer_spi 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385160541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.09:39:21 Progress: Parameterizing module accelerometer_spi " "2024.02.08.09:39:21 Progress: Parameterizing module accelerometer_spi" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385161438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.09:39:21 Progress: Adding clk \[clock_source 18.1\] " "2024.02.08.09:39:21 Progress: Adding clk \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385161440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.09:39:21 Progress: Parameterizing module clk " "2024.02.08.09:39:21 Progress: Parameterizing module clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385161520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.09:39:21 Progress: Adding cpu \[altera_nios2_gen2 18.1\] " "2024.02.08.09:39:21 Progress: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385161521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.09:39:21 Progress: Parameterizing module cpu " "2024.02.08.09:39:21 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385161642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.09:39:21 Progress: Adding in_H \[altera_avalon_pio 18.1\] " "2024.02.08.09:39:21 Progress: Adding in_H \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385161647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.09:39:21 Progress: Parameterizing module in_H " "2024.02.08.09:39:21 Progress: Parameterizing module in_H" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385161667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.09:39:21 Progress: Adding in_L \[altera_avalon_pio 18.1\] " "2024.02.08.09:39:21 Progress: Adding in_L \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385161667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.09:39:21 Progress: Parameterizing module in_L " "2024.02.08.09:39:21 Progress: Parameterizing module in_L" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385161668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.09:39:21 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2024.02.08.09:39:21 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385161668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.09:39:21 Progress: Parameterizing module jtag_uart " "2024.02.08.09:39:21 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385161686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.09:39:21 Progress: Adding led \[altera_avalon_pio 18.1\] " "2024.02.08.09:39:21 Progress: Adding led \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385161688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.09:39:21 Progress: Parameterizing module led " "2024.02.08.09:39:21 Progress: Parameterizing module led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385161688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.09:39:21 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\] " "2024.02.08.09:39:21 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385161689 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.09:39:21 Progress: Parameterizing module onchip_memory " "2024.02.08.09:39:21 Progress: Parameterizing module onchip_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385161711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.09:39:21 Progress: Adding out0 \[altera_avalon_pio 18.1\] " "2024.02.08.09:39:21 Progress: Adding out0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385161711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.09:39:21 Progress: Parameterizing module out0 " "2024.02.08.09:39:21 Progress: Parameterizing module out0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385161711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.09:39:21 Progress: Adding out1 \[altera_avalon_pio 18.1\] " "2024.02.08.09:39:21 Progress: Adding out1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385161712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.09:39:21 Progress: Parameterizing module out1 " "2024.02.08.09:39:21 Progress: Parameterizing module out1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385161712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.09:39:21 Progress: Adding sample_clk \[altera_avalon_pio 18.1\] " "2024.02.08.09:39:21 Progress: Adding sample_clk \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385161713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.09:39:21 Progress: Parameterizing module sample_clk " "2024.02.08.09:39:21 Progress: Parameterizing module sample_clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385161713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.09:39:21 Progress: Adding timer \[altera_avalon_timer 18.1\] " "2024.02.08.09:39:21 Progress: Adding timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385161713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.09:39:21 Progress: Parameterizing module timer " "2024.02.08.09:39:21 Progress: Parameterizing module timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385161740 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.09:39:21 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2024.02.08.09:39:21 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385161743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.09:39:21 Progress: Parameterizing module timer_0 " "2024.02.08.09:39:21 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385161743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.09:39:21 Progress: Building connections " "2024.02.08.09:39:21 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385161744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.09:39:21 Progress: Parameterizing connections " "2024.02.08.09:39:21 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385161777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.09:39:21 Progress: Validating " "2024.02.08.09:39:21 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385161779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.09:39:22 Progress: Done reading input file " "2024.02.08.09:39:22 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385162201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved.in_H: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Unsaved.in_H: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385162722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved.in_L: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Unsaved.in_L: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385162722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Unsaved.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385162722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved: Generating unsaved \"unsaved\" for QUARTUS_SYNTH " "Unsaved: Generating unsaved \"unsaved\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385163565 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi: Starting Generation of the Accelerometer Controller in SPI mode " "Accelerometer_spi: Starting Generation of the Accelerometer Controller in SPI mode" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385166475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi: \"unsaved\" instantiated altera_up_avalon_accelerometer_spi \"accelerometer_spi\" " "Accelerometer_spi: \"unsaved\" instantiated altera_up_avalon_accelerometer_spi \"accelerometer_spi\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385166503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"unsaved\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"unsaved\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385166540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_H: Starting RTL generation for module 'unsaved_in_H' " "In_H: Starting RTL generation for module 'unsaved_in_H'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385166543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_H:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_in_H --dir=/tmp/alt9761_953346408071097623.dir/0003_in_H_gen/ --quartus_dir=/home/rahul/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9761_953346408071097623.dir/0003_in_H_gen//unsaved_in_H_component_configuration.pl  --do_build_sim=0  \] " "In_H:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_in_H --dir=/tmp/alt9761_953346408071097623.dir/0003_in_H_gen/ --quartus_dir=/home/rahul/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9761_953346408071097623.dir/0003_in_H_gen//unsaved_in_H_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385166544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_H: Done RTL generation for module 'unsaved_in_H' " "In_H: Done RTL generation for module 'unsaved_in_H'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385166640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_H: \"unsaved\" instantiated altera_avalon_pio \"in_H\" " "In_H: \"unsaved\" instantiated altera_avalon_pio \"in_H\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385166642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'unsaved_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'unsaved_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385166644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=unsaved_jtag_uart --dir=/tmp/alt9761_953346408071097623.dir/0004_jtag_uart_gen/ --quartus_dir=/home/rahul/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9761_953346408071097623.dir/0004_jtag_uart_gen//unsaved_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=unsaved_jtag_uart --dir=/tmp/alt9761_953346408071097623.dir/0004_jtag_uart_gen/ --quartus_dir=/home/rahul/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9761_953346408071097623.dir/0004_jtag_uart_gen//unsaved_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385166644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'unsaved_jtag_uart' " "Jtag_uart: Done RTL generation for module 'unsaved_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385166761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"unsaved\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"unsaved\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385166762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Starting RTL generation for module 'unsaved_led' " "Led: Starting RTL generation for module 'unsaved_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385166764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_led --dir=/tmp/alt9761_953346408071097623.dir/0005_led_gen/ --quartus_dir=/home/rahul/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9761_953346408071097623.dir/0005_led_gen//unsaved_led_component_configuration.pl  --do_build_sim=0  \] " "Led:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_led --dir=/tmp/alt9761_953346408071097623.dir/0005_led_gen/ --quartus_dir=/home/rahul/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9761_953346408071097623.dir/0005_led_gen//unsaved_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385166764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Done RTL generation for module 'unsaved_led' " "Led: Done RTL generation for module 'unsaved_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385166841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: \"unsaved\" instantiated altera_avalon_pio \"led\" " "Led: \"unsaved\" instantiated altera_avalon_pio \"led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385166842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Starting RTL generation for module 'unsaved_onchip_memory' " "Onchip_memory: Starting RTL generation for module 'unsaved_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385166844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=unsaved_onchip_memory --dir=/tmp/alt9761_953346408071097623.dir/0006_onchip_memory_gen/ --quartus_dir=/home/rahul/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9761_953346408071097623.dir/0006_onchip_memory_gen//unsaved_onchip_memory_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=unsaved_onchip_memory --dir=/tmp/alt9761_953346408071097623.dir/0006_onchip_memory_gen/ --quartus_dir=/home/rahul/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9761_953346408071097623.dir/0006_onchip_memory_gen//unsaved_onchip_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385166845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Done RTL generation for module 'unsaved_onchip_memory' " "Onchip_memory: Done RTL generation for module 'unsaved_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385166924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: \"unsaved\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\" " "Onchip_memory: \"unsaved\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385166925 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out0: Starting RTL generation for module 'unsaved_out0' " "Out0: Starting RTL generation for module 'unsaved_out0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385166927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out0:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_out0 --dir=/tmp/alt9761_953346408071097623.dir/0007_out0_gen/ --quartus_dir=/home/rahul/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9761_953346408071097623.dir/0007_out0_gen//unsaved_out0_component_configuration.pl  --do_build_sim=0  \] " "Out0:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_out0 --dir=/tmp/alt9761_953346408071097623.dir/0007_out0_gen/ --quartus_dir=/home/rahul/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9761_953346408071097623.dir/0007_out0_gen//unsaved_out0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385166927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out0: Done RTL generation for module 'unsaved_out0' " "Out0: Done RTL generation for module 'unsaved_out0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385167005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out0: \"unsaved\" instantiated altera_avalon_pio \"out0\" " "Out0: \"unsaved\" instantiated altera_avalon_pio \"out0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385167006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sample_clk: Starting RTL generation for module 'unsaved_sample_clk' " "Sample_clk: Starting RTL generation for module 'unsaved_sample_clk'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385167008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sample_clk:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_sample_clk --dir=/tmp/alt9761_953346408071097623.dir/0008_sample_clk_gen/ --quartus_dir=/home/rahul/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9761_953346408071097623.dir/0008_sample_clk_gen//unsaved_sample_clk_component_configuration.pl  --do_build_sim=0  \] " "Sample_clk:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_sample_clk --dir=/tmp/alt9761_953346408071097623.dir/0008_sample_clk_gen/ --quartus_dir=/home/rahul/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9761_953346408071097623.dir/0008_sample_clk_gen//unsaved_sample_clk_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385167008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sample_clk: Done RTL generation for module 'unsaved_sample_clk' " "Sample_clk: Done RTL generation for module 'unsaved_sample_clk'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385167084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sample_clk: \"unsaved\" instantiated altera_avalon_pio \"sample_clk\" " "Sample_clk: \"unsaved\" instantiated altera_avalon_pio \"sample_clk\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385167084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Starting RTL generation for module 'unsaved_timer' " "Timer: Starting RTL generation for module 'unsaved_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385167086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=unsaved_timer --dir=/tmp/alt9761_953346408071097623.dir/0009_timer_gen/ --quartus_dir=/home/rahul/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9761_953346408071097623.dir/0009_timer_gen//unsaved_timer_component_configuration.pl  --do_build_sim=0  \] " "Timer:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=unsaved_timer --dir=/tmp/alt9761_953346408071097623.dir/0009_timer_gen/ --quartus_dir=/home/rahul/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9761_953346408071097623.dir/0009_timer_gen//unsaved_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385167086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Done RTL generation for module 'unsaved_timer' " "Timer: Done RTL generation for module 'unsaved_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385167197 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: \"unsaved\" instantiated altera_avalon_timer \"timer\" " "Timer: \"unsaved\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385167198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'unsaved_timer_0' " "Timer_0: Starting RTL generation for module 'unsaved_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385167199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=unsaved_timer_0 --dir=/tmp/alt9761_953346408071097623.dir/0010_timer_0_gen/ --quartus_dir=/home/rahul/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9761_953346408071097623.dir/0010_timer_0_gen//unsaved_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=unsaved_timer_0 --dir=/tmp/alt9761_953346408071097623.dir/0010_timer_0_gen/ --quartus_dir=/home/rahul/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9761_953346408071097623.dir/0010_timer_0_gen//unsaved_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385167199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'unsaved_timer_0' " "Timer_0: Done RTL generation for module 'unsaved_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385167298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"unsaved\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"unsaved\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385167299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385167937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385167980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385168018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385168048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385168079 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385168110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385168140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385168169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385168203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385168234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385168267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385168293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"unsaved\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"unsaved\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385168769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"unsaved\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"unsaved\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385168773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"unsaved\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"unsaved\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385168776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'unsaved_cpu_cpu' " "Cpu: Starting RTL generation for module 'unsaved_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385168786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=unsaved_cpu_cpu --dir=/tmp/alt9761_953346408071097623.dir/0013_cpu_gen/ --quartus_bindir=/home/rahul/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt9761_953346408071097623.dir/0013_cpu_gen//unsaved_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=unsaved_cpu_cpu --dir=/tmp/alt9761_953346408071097623.dir/0013_cpu_gen/ --quartus_bindir=/home/rahul/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt9761_953346408071097623.dir/0013_cpu_gen//unsaved_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385168786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.08 09:39:29 (*) Starting Nios II generation " "Cpu: # 2024.02.08 09:39:29 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385170562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.08 09:39:29 (*)   Checking for plaintext license. " "Cpu: # 2024.02.08 09:39:29 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385170563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.08 09:39:29 (*)   Couldn't query license setup in Quartus directory /home/rahul/intelFPGA_lite/18.1/quartus/linux64/ " "Cpu: # 2024.02.08 09:39:29 (*)   Couldn't query license setup in Quartus directory /home/rahul/intelFPGA_lite/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385170563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.08 09:39:29 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.02.08 09:39:29 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385170563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.08 09:39:29 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2024.02.08 09:39:29 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385170563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.08 09:39:29 (*)   Plaintext license not found. " "Cpu: # 2024.02.08 09:39:29 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385170563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.08 09:39:29 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2024.02.08 09:39:29 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385170563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.08 09:39:29 (*)   Elaborating CPU configuration settings " "Cpu: # 2024.02.08 09:39:29 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385170563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.08 09:39:29 (*)   Creating all objects for CPU " "Cpu: # 2024.02.08 09:39:29 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385170563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.08 09:39:30 (*)   Generating RTL from CPU objects " "Cpu: # 2024.02.08 09:39:30 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385170563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.08 09:39:30 (*)   Creating plain-text RTL " "Cpu: # 2024.02.08 09:39:30 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385170563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.08 09:39:30 (*) Done Nios II generation " "Cpu: # 2024.02.08 09:39:30 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385170564 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'unsaved_cpu_cpu' " "Cpu: Done RTL generation for module 'unsaved_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385170564 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385170567 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385170568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385170569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385170569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385170570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385170570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385170576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385170580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385170584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385170587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385170591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385170592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385170596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385170599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385170606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385170620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385170621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385170624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385170637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385170638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385170650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385170650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385170651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385170652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385170652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385170674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385170693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385170697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385170699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved: Done \"unsaved\" with 38 modules, 63 files " "Unsaved: Done \"unsaved\" with 38 modules, 63 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385170699 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "unsaved.qsys " "Finished elaborating Platform Designer system entity \"unsaved.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707385172115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rahul/ELEC50009/lab3_opt/fir.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/rahul/ELEC50009/lab3_opt/fir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir " "Found entity 1: fir" {  } { { "../../fir.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/fir.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rahul/ELEC50009/lab3_opt/mult.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/rahul/ELEC50009/lab3_opt/mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "../../mult.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/unsaved/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/unsaved/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/unsaved/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/unsaved/submodules/altera_default_burst_converter.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/unsaved/submodules/altera_incr_burst_converter.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/unsaved/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172213 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172216 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172216 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172216 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172216 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172216 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707385172219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/unsaved/submodules/altera_merlin_master_agent.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/unsaved/submodules/altera_merlin_master_translator.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/unsaved/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/unsaved/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/unsaved/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/unsaved/submodules/altera_reset_controller.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/unsaved/submodules/altera_reset_synchronizer.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_up_accelerometer_spi_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_up_accelerometer_spi_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_auto_init " "Found entity 1: altera_up_accelerometer_spi_auto_init" {  } { { "db/ip/unsaved/submodules/altera_up_accelerometer_spi_auto_init.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_up_accelerometer_spi_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172228 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_accelerometer_spi_auto_init_ctrl altera_up_accelerometer_spi_auto_init_ctrl.v(51) " "Verilog Module Declaration warning at altera_up_accelerometer_spi_auto_init_ctrl.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_accelerometer_spi_auto_init_ctrl\"" {  } { { "db/ip/unsaved/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707385172229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_auto_init_ctrl " "Found entity 1: altera_up_accelerometer_spi_auto_init_ctrl" {  } { { "db/ip/unsaved/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_up_accelerometer_spi_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_serial_bus_controller " "Found entity 1: altera_up_accelerometer_spi_serial_bus_controller" {  } { { "db/ip/unsaved/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_up_accelerometer_spi_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_slow_clock_generator " "Found entity 1: altera_up_accelerometer_spi_slow_clock_generator" {  } { { "db/ip/unsaved/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172230 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/unsaved/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707385172231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/unsaved/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_accelerometer_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_accelerometer_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_accelerometer_spi " "Found entity 1: unsaved_accelerometer_spi" {  } { { "db/ip/unsaved/submodules/unsaved_accelerometer_spi.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_accelerometer_spi.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_cpu " "Found entity 1: unsaved_cpu" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/unsaved/submodules/unsaved_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_cpu_cpu_register_bank_a_module " "Found entity 1: unsaved_cpu_cpu_register_bank_a_module" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172242 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_cpu_cpu_register_bank_b_module " "Found entity 2: unsaved_cpu_cpu_register_bank_b_module" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172242 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_cpu_cpu_nios2_oci_debug " "Found entity 3: unsaved_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172242 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_cpu_cpu_nios2_oci_break " "Found entity 4: unsaved_cpu_cpu_nios2_oci_break" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172242 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_cpu_cpu_nios2_oci_xbrk " "Found entity 5: unsaved_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172242 ""} { "Info" "ISGN_ENTITY_NAME" "6 unsaved_cpu_cpu_nios2_oci_dbrk " "Found entity 6: unsaved_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172242 ""} { "Info" "ISGN_ENTITY_NAME" "7 unsaved_cpu_cpu_nios2_oci_itrace " "Found entity 7: unsaved_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172242 ""} { "Info" "ISGN_ENTITY_NAME" "8 unsaved_cpu_cpu_nios2_oci_td_mode " "Found entity 8: unsaved_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172242 ""} { "Info" "ISGN_ENTITY_NAME" "9 unsaved_cpu_cpu_nios2_oci_dtrace " "Found entity 9: unsaved_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172242 ""} { "Info" "ISGN_ENTITY_NAME" "10 unsaved_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: unsaved_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172242 ""} { "Info" "ISGN_ENTITY_NAME" "11 unsaved_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: unsaved_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172242 ""} { "Info" "ISGN_ENTITY_NAME" "12 unsaved_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: unsaved_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172242 ""} { "Info" "ISGN_ENTITY_NAME" "13 unsaved_cpu_cpu_nios2_oci_fifo " "Found entity 13: unsaved_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172242 ""} { "Info" "ISGN_ENTITY_NAME" "14 unsaved_cpu_cpu_nios2_oci_pib " "Found entity 14: unsaved_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172242 ""} { "Info" "ISGN_ENTITY_NAME" "15 unsaved_cpu_cpu_nios2_oci_im " "Found entity 15: unsaved_cpu_cpu_nios2_oci_im" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172242 ""} { "Info" "ISGN_ENTITY_NAME" "16 unsaved_cpu_cpu_nios2_performance_monitors " "Found entity 16: unsaved_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172242 ""} { "Info" "ISGN_ENTITY_NAME" "17 unsaved_cpu_cpu_nios2_avalon_reg " "Found entity 17: unsaved_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172242 ""} { "Info" "ISGN_ENTITY_NAME" "18 unsaved_cpu_cpu_ociram_sp_ram_module " "Found entity 18: unsaved_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172242 ""} { "Info" "ISGN_ENTITY_NAME" "19 unsaved_cpu_cpu_nios2_ocimem " "Found entity 19: unsaved_cpu_cpu_nios2_ocimem" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172242 ""} { "Info" "ISGN_ENTITY_NAME" "20 unsaved_cpu_cpu_nios2_oci " "Found entity 20: unsaved_cpu_cpu_nios2_oci" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172242 ""} { "Info" "ISGN_ENTITY_NAME" "21 unsaved_cpu_cpu " "Found entity 21: unsaved_cpu_cpu" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_cpu_cpu_debug_slave_sysclk " "Found entity 1: unsaved_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_sysclk.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_cpu_cpu_debug_slave_tck " "Found entity 1: unsaved_cpu_cpu_debug_slave_tck" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_tck.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_cpu_cpu_debug_slave_wrapper " "Found entity 1: unsaved_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_cpu_cpu_test_bench " "Found entity 1: unsaved_cpu_cpu_test_bench" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu_test_bench.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_in_H.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_in_H.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_in_H " "Found entity 1: unsaved_in_H" {  } { { "db/ip/unsaved/submodules/unsaved_in_H.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_in_H.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_irq_mapper " "Found entity 1: unsaved_irq_mapper" {  } { { "db/ip/unsaved/submodules/unsaved_irq_mapper.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/unsaved/submodules/unsaved_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_jtag_uart_sim_scfifo_w " "Found entity 1: unsaved_jtag_uart_sim_scfifo_w" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172248 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_jtag_uart_scfifo_w " "Found entity 2: unsaved_jtag_uart_scfifo_w" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172248 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_jtag_uart_sim_scfifo_r " "Found entity 3: unsaved_jtag_uart_sim_scfifo_r" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172248 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_jtag_uart_scfifo_r " "Found entity 4: unsaved_jtag_uart_scfifo_r" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172248 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_jtag_uart " "Found entity 5: unsaved_jtag_uart" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_led " "Found entity 1: unsaved_led" {  } { { "db/ip/unsaved/submodules/unsaved_led.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0 " "Found entity 1: unsaved_mm_interconnect_0" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_avalon_st_adapter " "Found entity 1: unsaved_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: unsaved_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: unsaved_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_demux " "Found entity 1: unsaved_mm_interconnect_0_cmd_demux" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_demux_001 " "Found entity 1: unsaved_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_mux " "Found entity 1: unsaved_mm_interconnect_0_cmd_mux" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_mux_002 " "Found entity 1: unsaved_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172262 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707385172262 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707385172262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_default_decode" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172262 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router " "Found entity 2: unsaved_mm_interconnect_0_router" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172262 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707385172263 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707385172263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_001_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172263 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_001 " "Found entity 2: unsaved_mm_interconnect_0_router_001" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172263 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707385172264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707385172264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_002_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172264 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_002 " "Found entity 2: unsaved_mm_interconnect_0_router_002" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707385172265 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707385172265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_003_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172265 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_003 " "Found entity 2: unsaved_mm_interconnect_0_router_003" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172265 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707385172266 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707385172266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_004_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172266 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_004 " "Found entity 2: unsaved_mm_interconnect_0_router_004" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_demux " "Found entity 1: unsaved_mm_interconnect_0_rsp_demux" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_mux " "Found entity 1: unsaved_mm_interconnect_0_rsp_mux" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_mux_001 " "Found entity 1: unsaved_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_onchip_memory " "Found entity 1: unsaved_onchip_memory" {  } { { "db/ip/unsaved/submodules/unsaved_onchip_memory.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_out0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_out0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_out0 " "Found entity 1: unsaved_out0" {  } { { "db/ip/unsaved/submodules/unsaved_out0.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_out0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_sample_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_sample_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_sample_clk " "Found entity 1: unsaved_sample_clk" {  } { { "db/ip/unsaved/submodules/unsaved_sample_clk.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_sample_clk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_timer " "Found entity 1: unsaved_timer" {  } { { "db/ip/unsaved/submodules/unsaved_timer.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_timer_0 " "Found entity 1: unsaved_timer_0" {  } { { "db/ip/unsaved/submodules/unsaved_timer_0.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/unsaved.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/unsaved.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved " "Found entity 1: unsaved" {  } { { "db/ip/unsaved/unsaved.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/unsaved.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172273 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE10_LITE_Golden_Top.v 1 1 " "Using design file DE10_LITE_Golden_Top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/DE10_LITE_Golden_Top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707385172372 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1707385172372 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "GPIO DE10_LITE_Golden_Top.v(96) " "Verilog HDL Procedural Assignment error at DE10_LITE_Golden_Top.v(96): object \"GPIO\" on left-hand side of assignment must have a variable data type" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/DE10_LITE_Golden_Top.v" 96 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1707385172372 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/DE10_LITE_Golden_Top.map.smsg " "Generated suppressed messages file /home/rahul/ELEC50009/lab3_opt/src/Golden_Top/DE10_LITE_Golden_Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172400 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "885 " "Peak virtual memory: 885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707385172448 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb  8 09:39:32 2024 " "Processing ended: Thu Feb  8 09:39:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707385172448 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707385172448 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707385172448 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385172448 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707385173723 ""}
