                <span class="sh2">  New Sightings </span>
                <div class="FoldIcon">
                    <div class="CollapseBtn not-collapsed collapsed" data-toggle="collapse" href="#collapseNewSightings"></div>
                </div>
            </div>
            <div id="collapseNewSightings" class="panel-collapse collapse ">
                <div class="panel-body">
                    
                    <table class="MsoNormalTable">
                        <tbody><tr>
                            <th width="5%">ID</th>
                            <th width="45%">Title</th>
                            <th width="7%">Priority</th>
                            <th width="7%">Severity</th>
                            <th width="7%">Owner</th>
                            <th width="7%">Status</th>
                            <th width="10%">Subsystem</th>
                            <th width="12%">Promoted ID</th>
                        </tr>
                        
                            
                            <tr>
                            
                            
                                <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345865">5345865</a></td>
                            
                            <td style="text-align:left;">[2017_WW04 BKC][BIOS 119.R05][P&P][Neon City FPGA]After changed the CPU from B0 QL66 to H0 QM39, the system power consumption with NLB loading test increased 5.93% (from 291.1W to 308.4W)</td>
                            <td>P2</td>
                            <td>3 Medium</td>
                            <td></td>
                            <td>New Sighting</td>
                            <td></td>
                            <td>
                                    
                                    
                                            <p>N/A</p>
                                        
                                    
                            </td>
                        </tr>
                        
                            
                            <tr>
                            
                            
                                <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345866">5345866</a></td>
                            
                            <td style="text-align:left;">[2017_WW04 BKC][BIOS 119.R05][P&P][Neon City FPGA] After changed CPU from B0 QLJ6 to H0 QM38, the MP Linpack score dropped 6.47% (from 1453.7Gflops/s to 1359.6 Gflops/s)</td>
                            <td>P2</td>
                            <td>3 Medium</td>
                            <td></td>
                            <td>New Sighting</td>
                            <td></td>
                            <td>
                                    
                                    
                                            <p>N/A</p>
                                        
                                    
                            </td>
                        </tr>
                        
                            
                            <tr>
                            
                            
                                <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345867">5345867</a></td>
                            
                            <td style="text-align:left;">[2017_WW04 BKC][BIOS 119.R05][P&P][Neon City FPGA] After changed CPU from B0 QLJ6 to H0 QM38,the MLC memory local idle latency increased 28.57% (from 65.8ns to 84.6ns)</td>
                            <td>P2</td>
                            <td>3 Medium</td>
                            <td></td>
                            <td>New Sighting</td>
                            <td></td>
                            <td>
                                    
                                    
                                            <p>N/A</p>
                                        
                                    
                            </td>
                        </tr>
                        
                            
                            <tr>
                            
                            
                                <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345868">5345868</a></td>
                            
                            <td style="text-align:left;">[2017_WW04 BKC][BIOS 119.R05][P&P][Neon City FPGA] After changed CPU from B0 QLJ6 to H0 QM38,MLC memory remote idle latency increased 9.25% (from 135.2ns to 147.7ns)</td>
                            <td>P2</td>
                            <td>3 Medium</td>
                            <td></td>
                            <td>New Sighting</td>
                            <td></td>
                            <td>
                                    
                                    
                                            <p>N/A</p>
                                        
                                    
                            </td>
                        </tr>
                        
                            
                            <tr>
                            
                            
                                <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345853">5345853</a></td>
                            
                            <td style="text-align:left;">[2017_WW04 BKC][BIOS:119_R05][Neon city FPGA]After run CPU workload by PTU , QM39 CPU frequency can’t turbo.</td>
                            <td>P3</td>
                            <td>3 Medium</td>
                            <td>kdakdemi</td>
                            <td>Assigned</td>
                            <td>uCode</td>
                            <td>
                                    
                                    
                                            <p>N/A</p>
                                        
                                    
                            </td>
                        </tr>
                        
                    
                    </tbody></table><br>
                </div>
            </div>
        </div>
        <div class="panel collapse-report-panel">
