DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
]
instances [
(Instance
name "U_2"
duLibraryName "PTR3_HVPS_lib"
duName "HVPS_acq"
elements [
(GiElement
name "WORD_SIZE"
type "integer"
value "16"
)
(GiElement
name "N_CHANNELS"
type "integer"
value "N_CHANNELS"
)
]
mwi 0
uid 312,0
)
(Instance
name "U_0"
duLibraryName "PTR3_HVPS_lib"
duName "HVPS_I2C"
elements [
]
mwi 0
uid 726,0
)
(Instance
name "U_1"
duLibraryName "PTR3_HVPS_lib"
duName "HVPS_txn"
elements [
(GiElement
name "I2C_CLK_PRESCALE"
type "std_logic_vector (15 DOWNTO 0)"
value "X\"000E\""
)
]
mwi 0
uid 808,0
)
(Instance
name "U_3"
duLibraryName "PTR3_HVPS_lib"
duName "dpram"
elements [
(GiElement
name "MEM_SIZE"
type "integer"
value "4*N_CHANNELS+4"
)
(GiElement
name "WORD_SIZE"
type "integer"
value "16"
)
]
mwi 0
uid 1923,0
)
(Instance
name "U_5"
duLibraryName "PTR3_HVPS_lib"
duName "subbus_io"
elements [
(GiElement
name "USE_BD_WR_EN"
type "std_logic"
value "'1'"
)
]
mwi 0
uid 2162,0
)
(Instance
name "U_6"
duLibraryName "PTR3_HVPS_lib"
duName "HVPS_addr"
elements [
(GiElement
name "BASE_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"0030\""
)
(GiElement
name "N_CHANNELS"
type "integer"
value "14"
)
(GiElement
name "WORD_SIZE"
type "integer"
value "16"
)
]
mwi 0
uid 2172,0
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2013.1b (Build 2)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hds\\@h@v@p@s\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hds\\@h@v@p@s\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hds\\@h@v@p@s"
)
(vvPair
variable "d_logical"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hds\\HVPS"
)
(vvPair
variable "date"
value "11/16/2016"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "16"
)
(vvPair
variable "entity_name"
value "HVPS"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "nort"
)
(vvPair
variable "graphical_source_date"
value "11/16/16"
)
(vvPair
variable "graphical_source_group"
value "Domain Users"
)
(vvPair
variable "graphical_source_time"
value "14:52:36"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "NORT-XPS14"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "PTR3_HVPS_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/PTR3_HVPS_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/PTR3_HVPS_lib/work"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "HVPS"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hds\\@h@v@p@s\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hds\\HVPS\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "PTR3_HVPS"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech64_10.3\\win64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "15:04:06"
)
(vvPair
variable "unit"
value "HVPS"
)
(vvPair
variable "user"
value "nort"
)
(vvPair
variable "version"
value "2013.1b (Build 2)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2016"
)
(vvPair
variable "yy"
value "16"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "68000,78000,85000,79000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "68200,78000,76900,79000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "85000,74000,89000,75000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "85200,74000,88200,75000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "68000,76000,85000,77000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "68200,76000,78200,77000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "64000,76000,68000,77000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "64200,76000,66300,77000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "85000,75000,105000,79000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "85200,75200,94400,76200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "89000,74000,105000,75000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "89200,74000,94100,75000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "64000,74000,85000,76000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "71150,74500,77850,75500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "64000,77000,68000,78000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "64200,77000,66300,78000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "64000,78000,68000,79000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "64200,78000,66900,79000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "68000,77000,85000,78000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "68200,77000,79500,78000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "64000,74000,105000,79000"
)
oxt "14000,66000,55000,71000"
)
*12 (Net
uid 160,0
lang 11
decl (Decl
n "rst"
t "std_ulogic"
o 32
suid 2,0
)
declText (MLText
uid 161,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5200,34500,6000"
st "rst       : std_ulogic
"
)
)
*13 (Net
uid 170,0
lang 11
decl (Decl
n "scl"
t "std_logic"
o 8
suid 3,0
)
declText (MLText
uid 171,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8400,34000,9200"
st "scl       : std_logic
"
)
)
*14 (Net
uid 180,0
lang 11
decl (Decl
n "sda"
t "std_logic"
o 9
suid 4,0
)
declText (MLText
uid 181,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9200,34000,10000"
st "sda       : std_logic
"
)
)
*15 (Net
uid 190,0
lang 11
decl (Decl
n "wb_ack_o"
t "std_logic"
o 34
suid 5,0
)
declText (MLText
uid 191,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,29400,37500,30200"
st "SIGNAL wb_ack_o  : std_logic
"
)
)
*16 (Net
uid 200,0
lang 11
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 35
suid 6,0
)
declText (MLText
uid 201,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,30200,47500,31000"
st "SIGNAL wb_adr_i  : std_logic_vector(2 DOWNTO 0)
"
)
)
*17 (Net
uid 210,0
lang 11
decl (Decl
n "wb_cyc_i"
t "std_logic"
o 36
suid 7,0
)
declText (MLText
uid 211,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,31000,37500,31800"
st "SIGNAL wb_cyc_i  : std_logic
"
)
)
*18 (Net
uid 220,0
lang 11
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 37
suid 8,0
)
declText (MLText
uid 221,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,31800,47500,32600"
st "SIGNAL wb_dat_i  : std_logic_vector(7 DOWNTO 0)
"
)
)
*19 (Net
uid 230,0
lang 11
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 38
suid 9,0
)
declText (MLText
uid 231,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,32600,47500,33400"
st "SIGNAL wb_dat_o  : std_logic_vector(7 DOWNTO 0)
"
)
)
*20 (Net
uid 240,0
lang 11
decl (Decl
n "wb_inta_o"
t "std_logic"
o 39
suid 10,0
)
declText (MLText
uid 241,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,33400,37500,34200"
st "SIGNAL wb_inta_o : std_logic
"
)
)
*21 (Net
uid 250,0
lang 11
decl (Decl
n "wb_stb_i"
t "std_logic"
o 40
suid 11,0
)
declText (MLText
uid 251,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,34200,37500,35000"
st "SIGNAL wb_stb_i  : std_logic
"
)
)
*22 (Net
uid 260,0
lang 11
decl (Decl
n "wb_we_i"
t "std_logic"
o 41
suid 12,0
)
declText (MLText
uid 261,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,35000,37500,35800"
st "SIGNAL wb_we_i   : std_logic
"
)
)
*23 (Net
uid 286,0
lang 11
decl (Decl
n "clk"
t "std_ulogic"
o 4
suid 13,0
)
declText (MLText
uid 287,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4400,34500,5200"
st "clk       : std_ulogic
"
)
)
*24 (PortIoInOut
uid 288,0
shape (CompositeShape
uid 289,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 290,0
sl 0
xt "100500,47625,102000,48375"
)
(Line
uid 291,0
sl 0
xt "100000,48000,100500,48000"
pts [
"100000,48000"
"100500,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 292,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 293,0
va (VaSet
)
xt "103000,47500,104400,48500"
st "scl"
blo "103000,48300"
tm "WireNameMgr"
)
)
)
*25 (PortIoInOut
uid 294,0
shape (CompositeShape
uid 295,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 296,0
sl 0
xt "100500,48625,102000,49375"
)
(Line
uid 297,0
sl 0
xt "100000,49000,100500,49000"
pts [
"100000,49000"
"100500,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 298,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 299,0
va (VaSet
)
xt "103000,48500,104600,49500"
st "sda"
blo "103000,49300"
tm "WireNameMgr"
)
)
)
*26 (Blk
uid 312,0
shape (Rectangle
uid 313,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "59000,42000,67000,56000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 314,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*27 (Text
uid 315,0
va (VaSet
font "Arial,8,1"
)
xt "59700,46500,66300,47500"
st "PTR3_HVPS_lib"
blo "59700,47300"
tm "BdLibraryNameMgr"
)
*28 (Text
uid 316,0
va (VaSet
font "Arial,8,1"
)
xt "59700,47500,63900,48500"
st "HVPS_acq"
blo "59700,48300"
tm "BlkNameMgr"
)
*29 (Text
uid 317,0
va (VaSet
font "Arial,8,1"
)
xt "59700,48500,61500,49500"
st "U_2"
blo "59700,49300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 318,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 319,0
text (MLText
uid 320,0
va (VaSet
font "Courier New,8,0"
)
xt "59700,56500,81700,58100"
st "WORD_SIZE  = 16            ( integer )  
N_CHANNELS = N_CHANNELS    ( integer )  "
)
header ""
)
elements [
(GiElement
name "WORD_SIZE"
type "integer"
value "16"
)
(GiElement
name "N_CHANNELS"
type "integer"
value "N_CHANNELS"
)
]
)
viewicon (ZoomableIcon
uid 321,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "59250,54250,60750,55750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
blkPorts [
"ChanAddr2"
"Done"
"Err"
"WrEn2"
"WrRdy1"
"clk"
"i2c_rdata"
"rst"
"wData2"
"Rd"
"Start"
"Stop"
"Wr"
"WrAck2"
"WrAddr1"
"WrEn1"
"i2c_wdata"
"wData1"
"RdStat"
]
)
*30 (Net
uid 334,0
decl (Decl
n "i2c_wdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 30
suid 16,0
)
declText (MLText
uid 335,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,27000,47500,27800"
st "SIGNAL i2c_wdata : std_logic_vector(7 DOWNTO 0)
"
)
)
*31 (Net
uid 356,0
decl (Decl
n "Wr"
t "std_logic"
o 21
suid 19,0
)
declText (MLText
uid 357,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,19800,37500,20600"
st "SIGNAL Wr        : std_logic
"
)
)
*32 (Net
uid 358,0
decl (Decl
n "Rd"
t "std_logic"
o 14
suid 20,0
)
declText (MLText
uid 359,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15000,37500,15800"
st "SIGNAL Rd        : std_logic
"
)
)
*33 (Net
uid 370,0
decl (Decl
n "i2c_rdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 29
suid 22,0
)
declText (MLText
uid 371,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,26200,47500,27000"
st "SIGNAL i2c_rdata : std_logic_vector(7 DOWNTO 0)
"
)
)
*34 (Net
uid 392,0
decl (Decl
n "Stop"
t "std_logic"
o 20
suid 25,0
)
declText (MLText
uid 393,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,19000,37500,19800"
st "SIGNAL Stop      : std_logic
"
)
)
*35 (Net
uid 434,0
decl (Decl
n "Done"
t "std_logic"
o 12
suid 30,0
)
declText (MLText
uid 435,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,13400,37500,14200"
st "SIGNAL Done      : std_logic
"
)
)
*36 (Net
uid 436,0
decl (Decl
n "Err"
t "std_logic"
o 13
suid 31,0
)
declText (MLText
uid 437,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,14200,37500,15000"
st "SIGNAL Err       : std_logic
"
)
)
*37 (Net
uid 452,0
decl (Decl
n "Start"
t "std_logic"
o 19
suid 32,0
)
declText (MLText
uid 453,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,18200,37500,19000"
st "SIGNAL Start     : std_logic
"
)
)
*38 (SaComponent
uid 726,0
optionalChildren [
*39 (CptPort
uid 678,0
ps "OnEdgeStrategy"
shape (Triangle
uid 679,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,51625,89000,52375"
)
tg (CPTG
uid 680,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 681,0
va (VaSet
)
xt "90000,51500,91300,52500"
st "clk"
blo "90000,52300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_ulogic"
o 12
suid 13,0
)
)
)
*40 (CptPort
uid 682,0
ps "OnEdgeStrategy"
shape (Triangle
uid 683,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,52625,89000,53375"
)
tg (CPTG
uid 684,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 685,0
va (VaSet
)
xt "90000,52500,91300,53500"
st "rst"
blo "90000,53300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst"
t "std_ulogic"
o 1
suid 14,0
)
)
)
*41 (CptPort
uid 686,0
ps "OnEdgeStrategy"
shape (Diamond
uid 687,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,47625,98750,48375"
)
tg (CPTG
uid 688,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 689,0
va (VaSet
)
xt "95600,47500,97000,48500"
st "scl"
ju 2
blo "97000,48300"
)
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "scl"
t "std_logic"
o 7
suid 15,0
)
)
)
*42 (CptPort
uid 690,0
ps "OnEdgeStrategy"
shape (Diamond
uid 691,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,48625,98750,49375"
)
tg (CPTG
uid 692,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 693,0
va (VaSet
)
xt "95400,48500,97000,49500"
st "sda"
ju 2
blo "97000,49300"
)
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "sda"
t "std_logic"
o 8
suid 16,0
)
)
)
*43 (CptPort
uid 694,0
ps "OnEdgeStrategy"
shape (Triangle
uid 695,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,49625,89000,50375"
)
tg (CPTG
uid 696,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 697,0
va (VaSet
)
xt "90000,49500,93600,50500"
st "wb_ack_o"
blo "90000,50300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "wb_ack_o"
t "std_logic"
o 9
suid 17,0
)
)
)
*44 (CptPort
uid 698,0
ps "OnEdgeStrategy"
shape (Triangle
uid 699,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,43625,89000,44375"
)
tg (CPTG
uid 700,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 701,0
va (VaSet
)
xt "90000,43500,93400,44500"
st "wb_adr_i"
blo "90000,44300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 2
suid 18,0
)
)
)
*45 (CptPort
uid 702,0
ps "OnEdgeStrategy"
shape (Triangle
uid 703,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,48625,89000,49375"
)
tg (CPTG
uid 704,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 705,0
va (VaSet
)
xt "90000,48500,93400,49500"
st "wb_cyc_i"
blo "90000,49300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wb_cyc_i"
t "std_logic"
o 3
suid 19,0
)
)
)
*46 (CptPort
uid 706,0
ps "OnEdgeStrategy"
shape (Triangle
uid 707,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,44625,89000,45375"
)
tg (CPTG
uid 708,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 709,0
va (VaSet
)
xt "90000,44500,93300,45500"
st "wb_dat_i"
blo "90000,45300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 4
suid 20,0
)
)
)
*47 (CptPort
uid 710,0
ps "OnEdgeStrategy"
shape (Triangle
uid 711,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,45625,89000,46375"
)
tg (CPTG
uid 712,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 713,0
va (VaSet
)
xt "90000,45500,93500,46500"
st "wb_dat_o"
blo "90000,46300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 10
suid 21,0
)
)
)
*48 (CptPort
uid 714,0
ps "OnEdgeStrategy"
shape (Triangle
uid 715,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,50625,89000,51375"
)
tg (CPTG
uid 716,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 717,0
va (VaSet
)
xt "90000,50500,93700,51500"
st "wb_inta_o"
blo "90000,51300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "wb_inta_o"
t "std_logic"
o 11
suid 22,0
)
)
)
*49 (CptPort
uid 718,0
ps "OnEdgeStrategy"
shape (Triangle
uid 719,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,47625,89000,48375"
)
tg (CPTG
uid 720,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 721,0
va (VaSet
)
xt "90000,47500,93300,48500"
st "wb_stb_i"
blo "90000,48300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wb_stb_i"
t "std_logic"
o 5
suid 23,0
)
)
)
*50 (CptPort
uid 722,0
ps "OnEdgeStrategy"
shape (Triangle
uid 723,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,46625,89000,47375"
)
tg (CPTG
uid 724,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 725,0
va (VaSet
)
xt "90000,46500,93200,47500"
st "wb_we_i"
blo "90000,47300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wb_we_i"
t "std_logic"
o 6
suid 24,0
)
)
)
]
shape (Rectangle
uid 727,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "89000,43000,98000,55000"
)
oxt "15000,6000,23000,18000"
ttg (MlTextGroup
uid 728,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*51 (Text
uid 729,0
va (VaSet
font "Arial,8,1"
)
xt "91700,52000,98300,53000"
st "PTR3_HVPS_lib"
blo "91700,52800"
tm "BdLibraryNameMgr"
)
*52 (Text
uid 730,0
va (VaSet
font "Arial,8,1"
)
xt "91700,53000,95800,54000"
st "HVPS_I2C"
blo "91700,53800"
tm "CptNameMgr"
)
*53 (Text
uid 731,0
va (VaSet
font "Arial,8,1"
)
xt "91700,54000,93500,55000"
st "U_0"
blo "91700,54800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 732,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 733,0
text (MLText
uid 734,0
va (VaSet
font "Courier New,8,0"
)
xt "69000,45000,69000,45000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 735,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "89250,53250,90750,54750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*54 (SaComponent
uid 808,0
optionalChildren [
*55 (CptPort
uid 736,0
ps "OnEdgeStrategy"
shape (Triangle
uid 737,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72250,51625,73000,52375"
)
tg (CPTG
uid 738,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 739,0
va (VaSet
)
xt "74000,51500,75300,52500"
st "clk"
blo "74000,52300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_ulogic"
o 1
suid 19,0
)
)
)
*56 (CptPort
uid 740,0
ps "OnEdgeStrategy"
shape (Triangle
uid 741,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72250,49625,73000,50375"
)
tg (CPTG
uid 742,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 743,0
va (VaSet
)
xt "74000,49500,76200,50500"
st "Done"
blo "74000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Done"
t "std_logic"
o 18
suid 20,0
)
)
)
*57 (CptPort
uid 744,0
ps "OnEdgeStrategy"
shape (Triangle
uid 745,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72250,50625,73000,51375"
)
tg (CPTG
uid 746,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 747,0
va (VaSet
)
xt "74000,50500,75500,51500"
st "Err"
blo "74000,51300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Err"
t "std_logic"
o 19
suid 21,0
)
)
)
*58 (CptPort
uid 748,0
ps "OnEdgeStrategy"
shape (Triangle
uid 749,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72250,44625,73000,45375"
)
tg (CPTG
uid 750,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 751,0
va (VaSet
)
xt "74000,44500,77500,45500"
st "i2c_rdata"
blo "74000,45300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "i2c_rdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 16
suid 22,0
)
)
)
*59 (CptPort
uid 752,0
ps "OnEdgeStrategy"
shape (Triangle
uid 753,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72250,43625,73000,44375"
)
tg (CPTG
uid 754,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 755,0
va (VaSet
)
xt "74000,43500,77700,44500"
st "i2c_wdata"
blo "74000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "i2c_wdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 13
suid 23,0
)
)
)
*60 (CptPort
uid 756,0
ps "OnEdgeStrategy"
shape (Triangle
uid 757,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72250,46625,73000,47375"
)
tg (CPTG
uid 758,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 759,0
va (VaSet
)
xt "74000,46500,75400,47500"
st "Rd"
blo "74000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "Rd"
t "std_logic"
o 15
suid 24,0
)
)
)
*61 (CptPort
uid 760,0
ps "OnEdgeStrategy"
shape (Triangle
uid 761,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72250,52625,73000,53375"
)
tg (CPTG
uid 762,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 763,0
va (VaSet
)
xt "74000,52500,75300,53500"
st "rst"
blo "74000,53300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst"
t "std_ulogic"
o 2
suid 25,0
)
)
)
*62 (CptPort
uid 764,0
ps "OnEdgeStrategy"
shape (Triangle
uid 765,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72250,47625,73000,48375"
)
tg (CPTG
uid 766,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 767,0
va (VaSet
)
xt "74000,47500,76000,48500"
st "Start"
blo "74000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "Start"
t "std_logic"
o 20
suid 26,0
)
)
)
*63 (CptPort
uid 768,0
ps "OnEdgeStrategy"
shape (Triangle
uid 769,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72250,48625,73000,49375"
)
tg (CPTG
uid 770,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 771,0
va (VaSet
)
xt "74000,48500,75900,49500"
st "Stop"
blo "74000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "Stop"
t "std_logic"
o 17
suid 27,0
)
)
)
*64 (CptPort
uid 772,0
ps "OnEdgeStrategy"
shape (Triangle
uid 773,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,49625,82750,50375"
)
tg (CPTG
uid 774,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 775,0
va (VaSet
)
xt "77400,49500,81000,50500"
st "wb_ack_o"
ju 2
blo "81000,50300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wb_ack_o"
t "std_logic"
o 5
suid 28,0
)
)
)
*65 (CptPort
uid 776,0
ps "OnEdgeStrategy"
shape (Triangle
uid 777,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,43625,82750,44375"
)
tg (CPTG
uid 778,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 779,0
va (VaSet
)
xt "77600,43500,81000,44500"
st "wb_adr_i"
ju 2
blo "81000,44300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 6
suid 29,0
)
)
)
*66 (CptPort
uid 780,0
ps "OnEdgeStrategy"
shape (Triangle
uid 781,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,48625,82750,49375"
)
tg (CPTG
uid 782,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 783,0
va (VaSet
)
xt "77600,48500,81000,49500"
st "wb_cyc_i"
ju 2
blo "81000,49300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "wb_cyc_i"
t "std_logic"
o 7
suid 30,0
)
)
)
*67 (CptPort
uid 784,0
ps "OnEdgeStrategy"
shape (Triangle
uid 785,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,44625,82750,45375"
)
tg (CPTG
uid 786,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 787,0
va (VaSet
)
xt "77700,44500,81000,45500"
st "wb_dat_i"
ju 2
blo "81000,45300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 8
suid 31,0
)
)
)
*68 (CptPort
uid 788,0
ps "OnEdgeStrategy"
shape (Triangle
uid 789,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,45625,82750,46375"
)
tg (CPTG
uid 790,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 791,0
va (VaSet
)
xt "77500,45500,81000,46500"
st "wb_dat_o"
ju 2
blo "81000,46300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 9
suid 32,0
)
)
)
*69 (CptPort
uid 792,0
ps "OnEdgeStrategy"
shape (Triangle
uid 793,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,50625,82750,51375"
)
tg (CPTG
uid 794,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 795,0
va (VaSet
)
xt "77300,50500,81000,51500"
st "wb_inta_o"
ju 2
blo "81000,51300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wb_inta_o"
t "std_logic"
o 10
suid 33,0
)
)
)
*70 (CptPort
uid 796,0
ps "OnEdgeStrategy"
shape (Triangle
uid 797,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,47625,82750,48375"
)
tg (CPTG
uid 798,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 799,0
va (VaSet
)
xt "77700,47500,81000,48500"
st "wb_stb_i"
ju 2
blo "81000,48300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "wb_stb_i"
t "std_logic"
o 11
suid 34,0
)
)
)
*71 (CptPort
uid 800,0
ps "OnEdgeStrategy"
shape (Triangle
uid 801,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,46625,82750,47375"
)
tg (CPTG
uid 802,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 803,0
va (VaSet
)
xt "77800,46500,81000,47500"
st "wb_we_i"
ju 2
blo "81000,47300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "wb_we_i"
t "std_logic"
o 12
suid 35,0
)
)
)
*72 (CptPort
uid 804,0
ps "OnEdgeStrategy"
shape (Triangle
uid 805,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72250,45625,73000,46375"
)
tg (CPTG
uid 806,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 807,0
va (VaSet
)
xt "74000,45500,75400,46500"
st "Wr"
blo "74000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "Wr"
t "std_logic"
o 14
suid 36,0
)
)
)
]
shape (Rectangle
uid 809,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "73000,43000,82000,55000"
)
oxt "15000,6000,23000,18000"
ttg (MlTextGroup
uid 810,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*73 (Text
uid 811,0
va (VaSet
font "Arial,8,1"
)
xt "75700,52000,82300,53000"
st "PTR3_HVPS_lib"
blo "75700,52800"
tm "BdLibraryNameMgr"
)
*74 (Text
uid 812,0
va (VaSet
font "Arial,8,1"
)
xt "75700,53000,79800,54000"
st "HVPS_txn"
blo "75700,53800"
tm "CptNameMgr"
)
*75 (Text
uid 813,0
va (VaSet
font "Arial,8,1"
)
xt "75700,54000,77500,55000"
st "U_1"
blo "75700,54800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 814,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 815,0
text (MLText
uid 816,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "57000,56200,92000,57000"
st "I2C_CLK_PRESCALE = X\"000E\"    ( std_logic_vector (15 DOWNTO 0) )  "
)
header ""
)
elements [
(GiElement
name "I2C_CLK_PRESCALE"
type "std_logic_vector (15 DOWNTO 0)"
value "X\"000E\""
)
]
)
viewicon (ZoomableIcon
uid 817,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "73250,53250,74750,54750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*76 (Net
uid 943,0
decl (Decl
n "WrEn1"
t "std_logic"
o 24
suid 40,0
)
declText (MLText
uid 944,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,23000,37500,23800"
st "SIGNAL WrEn1     : std_logic
"
)
)
*77 (Net
uid 955,0
lang 11
decl (Decl
n "wData1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 33
suid 42,0
)
declText (MLText
uid 956,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,27800,48000,28600"
st "SIGNAL wData1    : std_logic_vector(15 DOWNTO 0)
"
)
)
*78 (Net
uid 969,0
lang 11
decl (Decl
n "WrAddr1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 22
suid 45,0
)
declText (MLText
uid 970,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,21400,48000,22200"
st "SIGNAL WrAddr1   : std_logic_vector(15 DOWNTO 0)
"
)
)
*79 (SaComponent
uid 1923,0
optionalChildren [
*80 (CptPort
uid 1887,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1888,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,47625,43000,48375"
)
tg (CPTG
uid 1889,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1890,0
va (VaSet
)
xt "44000,47500,45300,48500"
st "clk"
blo "44000,48300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_ulogic"
o 5
suid 90,0
)
)
)
*81 (CptPort
uid 1891,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1892,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,44625,43000,45375"
)
tg (CPTG
uid 1893,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1894,0
va (VaSet
)
xt "44000,44500,47000,45500"
st "RdAddr"
blo "44000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "RdAddr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 91,0
)
)
)
*82 (CptPort
uid 1895,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1896,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,46625,43000,47375"
)
tg (CPTG
uid 1897,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1898,0
va (VaSet
)
xt "44000,46500,46300,47500"
st "rData"
blo "44000,47300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "rData"
t "std_logic_vector"
b "(WORD_SIZE-1 DOWNTO 0)"
o 9
suid 92,0
)
)
)
*83 (CptPort
uid 1899,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1900,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,43625,43000,44375"
)
tg (CPTG
uid 1901,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1902,0
va (VaSet
)
xt "44000,43500,46300,44500"
st "RdEn"
blo "44000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "RdEn"
t "std_logic"
o 2
suid 93,0
)
)
)
*84 (CptPort
uid 1903,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1904,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,48625,43000,49375"
)
tg (CPTG
uid 1905,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1906,0
va (VaSet
)
xt "44000,48500,45300,49500"
st "rst"
blo "44000,49300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst"
t "std_ulogic"
o 6
suid 94,0
)
)
)
*85 (CptPort
uid 1919,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1920,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "51000,44625,51750,45375"
)
tg (CPTG
uid 1921,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1922,0
va (VaSet
)
xt "47300,44500,50000,45500"
st "WrRdy"
ju 2
blo "50000,45300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "WrRdy"
t "std_logic"
o 8
suid 98,0
)
)
)
*86 (CptPort
uid 1933,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1934,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "51000,46625,51750,47375"
)
tg (CPTG
uid 1935,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1936,0
va (VaSet
)
xt "47500,46500,50000,47500"
st "wData"
ju 2
blo "50000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "wData"
t "std_logic_vector"
b "(WORD_SIZE-1 DOWNTO 0)"
o 7
)
)
)
*87 (CptPort
uid 1937,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1938,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "51000,45625,51750,46375"
)
tg (CPTG
uid 1939,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1940,0
va (VaSet
)
xt "47000,45500,50000,46500"
st "WrAddr"
ju 2
blo "50000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "WrAddr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
)
)
)
*88 (CptPort
uid 1941,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1942,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "51000,43625,51750,44375"
)
tg (CPTG
uid 1943,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1944,0
va (VaSet
)
xt "47700,43500,50000,44500"
st "WrEn"
ju 2
blo "50000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "WrEn"
t "std_logic"
o 4
)
)
)
]
shape (Rectangle
uid 1924,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "43000,43000,51000,53000"
)
oxt "15000,6000,23000,16000"
ttg (MlTextGroup
uid 1925,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*89 (Text
uid 1926,0
va (VaSet
font "Arial,8,1"
)
xt "44700,50000,51300,51000"
st "PTR3_HVPS_lib"
blo "44700,50800"
tm "BdLibraryNameMgr"
)
*90 (Text
uid 1927,0
va (VaSet
font "Arial,8,1"
)
xt "44700,51000,47500,52000"
st "dpram"
blo "44700,51800"
tm "CptNameMgr"
)
*91 (Text
uid 1928,0
va (VaSet
font "Arial,8,1"
)
xt "44700,52000,46500,53000"
st "U_3"
blo "44700,52800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1929,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1930,0
text (MLText
uid 1931,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "43000,53400,66500,55000"
st "MEM_SIZE  = 4*N_CHANNELS+4    ( integer )  
WORD_SIZE = 16                ( integer )  "
)
header ""
)
elements [
(GiElement
name "MEM_SIZE"
type "integer"
value "4*N_CHANNELS+4"
)
(GiElement
name "WORD_SIZE"
type "integer"
value "16"
)
]
)
viewicon (ZoomableIcon
uid 1932,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "43250,51250,44750,52750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*92 (SaComponent
uid 2162,0
optionalChildren [
*93 (CptPort
uid 2134,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2135,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,43625,9000,44375"
)
tg (CPTG
uid 2136,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2137,0
va (VaSet
)
xt "10000,43500,12600,44500"
st "ExpRd"
blo "10000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpRd"
t "std_ulogic"
o 1
)
)
)
*94 (CptPort
uid 2138,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2139,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,44625,9000,45375"
)
tg (CPTG
uid 2140,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2141,0
va (VaSet
)
xt "10000,44500,12600,45500"
st "ExpWr"
blo "10000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpWr"
t "std_ulogic"
o 2
)
)
)
*95 (CptPort
uid 2142,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2143,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,45625,9000,46375"
)
tg (CPTG
uid 2144,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2145,0
va (VaSet
)
xt "10000,45500,12800,46500"
st "ExpAck"
blo "10000,46300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ExpAck"
t "std_ulogic"
o 3
)
)
)
*96 (CptPort
uid 2146,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2147,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,46625,9000,47375"
)
tg (CPTG
uid 2148,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2149,0
va (VaSet
)
xt "10000,46500,12000,47500"
st "F8M"
blo "10000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "F8M"
t "std_ulogic"
o 4
)
)
)
*97 (CptPort
uid 2150,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2151,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "18000,43625,18750,44375"
)
tg (CPTG
uid 2152,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2153,0
va (VaSet
)
xt "14700,43500,17000,44500"
st "RdEn"
ju 2
blo "17000,44300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RdEn"
t "std_ulogic"
o 5
)
)
)
*98 (CptPort
uid 2154,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2155,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "18000,44625,18750,45375"
)
tg (CPTG
uid 2156,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2157,0
va (VaSet
)
xt "14700,44500,17000,45500"
st "WrEn"
ju 2
blo "17000,45300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WrEn"
t "std_ulogic"
o 6
)
)
)
*99 (CptPort
uid 2158,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2159,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "18000,45625,18750,46375"
)
tg (CPTG
uid 2160,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2161,0
va (VaSet
)
xt "14800,45500,17000,46500"
st "BdEn"
ju 2
blo "17000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "BdEn"
t "std_ulogic"
o 7
)
)
)
*100 (CptPort
uid 2700,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2701,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "18000,46625,18750,47375"
)
tg (CPTG
uid 2702,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2703,0
va (VaSet
)
xt "13800,46500,17000,47500"
st "BdWrEn"
ju 2
blo "17000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "BdWrEn"
t "std_ulogic"
o 8
)
)
)
]
shape (Rectangle
uid 2163,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "9000,43000,18000,51000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2164,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*101 (Text
uid 2165,0
va (VaSet
font "Arial,8,1"
)
xt "10700,48000,17300,49000"
st "PTR3_HVPS_lib"
blo "10700,48800"
tm "BdLibraryNameMgr"
)
*102 (Text
uid 2166,0
va (VaSet
font "Arial,8,1"
)
xt "10700,49000,15000,50000"
st "subbus_io"
blo "10700,49800"
tm "CptNameMgr"
)
*103 (Text
uid 2167,0
va (VaSet
font "Arial,8,1"
)
xt "10700,50000,12500,51000"
st "U_5"
blo "10700,50800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2168,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2169,0
text (MLText
uid 2170,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "9000,42200,29000,43000"
st "USE_BD_WR_EN = '1'    ( std_logic )  "
)
header ""
)
elements [
(GiElement
name "USE_BD_WR_EN"
type "std_logic"
value "'1'"
)
]
)
viewicon (ZoomableIcon
uid 2171,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "9250,49250,10750,50750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*104 (Blk
uid 2172,0
shape (Rectangle
uid 2173,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "26000,43000,34000,58000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2174,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*105 (Text
uid 2175,0
va (VaSet
font "Arial,8,1"
)
xt "26700,46500,33300,47500"
st "PTR3_HVPS_lib"
blo "26700,47300"
tm "BdLibraryNameMgr"
)
*106 (Text
uid 2176,0
va (VaSet
font "Arial,8,1"
)
xt "26700,47500,31300,48500"
st "HVPS_addr"
blo "26700,48300"
tm "BlkNameMgr"
)
*107 (Text
uid 2177,0
va (VaSet
font "Arial,8,1"
)
xt "26700,48500,28500,49500"
st "U_6"
blo "26700,49300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2178,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2179,0
text (MLText
uid 2180,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "26000,53400,57500,55800"
st "BASE_ADDR  = X\"0030\"    ( std_logic_vector(15 DOWNTO 0) )  
N_CHANNELS = 14         ( integer                       )  
WORD_SIZE  = 16         ( integer                       )  "
)
header ""
)
elements [
(GiElement
name "BASE_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"0030\""
)
(GiElement
name "N_CHANNELS"
type "integer"
value "14"
)
(GiElement
name "WORD_SIZE"
type "integer"
value "16"
)
]
)
viewicon (ZoomableIcon
uid 2181,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "26250,56250,27750,57750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
blkPorts [
"ExpAddr"
"RdEn"
"WrAck2"
"WrEn"
"clk"
"wData"
"BdEn"
"BdWrEn"
"ChanAddr2"
"RdAddr"
"WrEn2"
"dpRdEn"
"wData2"
"RdStat"
]
)
*108 (Net
uid 2224,0
decl (Decl
n "BdEn"
t "std_ulogic"
o 10
suid 62,0
)
declText (MLText
uid 2225,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11000,38000,11800"
st "SIGNAL BdEn      : std_ulogic
"
)
)
*109 (PortIoIn
uid 2240,0
shape (CompositeShape
uid 2241,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2242,0
sl 0
ro 270
xt "21000,51625,22500,52375"
)
(Line
uid 2243,0
sl 0
ro 270
xt "22500,52000,23000,52000"
pts [
"22500,52000"
"23000,52000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2244,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2245,0
va (VaSet
)
xt "16800,51500,20000,52500"
st "ExpAddr"
ju 2
blo "20000,52300"
tm "WireNameMgr"
)
)
)
*110 (Net
uid 2246,0
decl (Decl
n "ExpAddr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 64,0
)
declText (MLText
uid 2247,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2000,44500,2800"
st "ExpAddr   : std_logic_vector(15 DOWNTO 0)
"
)
)
*111 (Net
uid 2248,0
lang 11
decl (Decl
n "rData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
suid 65,0
)
declText (MLText
uid 2249,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7600,44500,8400"
st "rData     : std_logic_vector(15 DOWNTO 0)
"
)
)
*112 (PortIoOut
uid 2254,0
shape (CompositeShape
uid 2255,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2256,0
sl 0
ro 90
xt "39000,46625,40500,47375"
)
(Line
uid 2257,0
sl 0
ro 90
xt "40500,47000,41000,47000"
pts [
"41000,47000"
"40500,47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2258,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2259,0
va (VaSet
)
xt "35700,46500,38000,47500"
st "rData"
ju 2
blo "38000,47300"
tm "WireNameMgr"
)
)
)
*113 (Net
uid 2272,0
lang 11
decl (Decl
n "RdAddr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 15
suid 68,0
)
declText (MLText
uid 2273,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15800,48000,16600"
st "SIGNAL RdAddr    : std_logic_vector(15 DOWNTO 0)
"
)
)
*114 (Net
uid 2274,0
decl (Decl
n "dpRdEn"
t "std_logic"
o 28
suid 69,0
)
declText (MLText
uid 2275,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,25400,37500,26200"
st "SIGNAL dpRdEn    : std_logic
"
)
)
*115 (Net
uid 2276,0
decl (Decl
n "RdEn"
t "std_ulogic"
o 17
suid 70,0
)
declText (MLText
uid 2277,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,16600,38000,17400"
st "SIGNAL RdEn      : std_ulogic
"
)
)
*116 (PortIoIn
uid 2294,0
shape (CompositeShape
uid 2295,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2296,0
sl 0
ro 270
xt "5000,46625,6500,47375"
)
(Line
uid 2297,0
sl 0
ro 270
xt "6500,47000,7000,47000"
pts [
"6500,47000"
"7000,47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2298,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2299,0
va (VaSet
)
xt "2700,46500,4000,47500"
st "clk"
ju 2
blo "4000,47300"
tm "WireNameMgr"
)
)
)
*117 (Net
uid 2300,0
decl (Decl
n "ExpRd"
t "std_ulogic"
o 2
suid 76,0
)
declText (MLText
uid 2301,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2800,34500,3600"
st "ExpRd     : std_ulogic
"
)
)
*118 (PortIoIn
uid 2306,0
shape (CompositeShape
uid 2307,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2308,0
sl 0
ro 270
xt "5000,43625,6500,44375"
)
(Line
uid 2309,0
sl 0
ro 270
xt "6500,44000,7000,44000"
pts [
"6500,44000"
"7000,44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2310,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2311,0
va (VaSet
)
xt "1400,43500,4000,44500"
st "ExpRd"
ju 2
blo "4000,44300"
tm "WireNameMgr"
)
)
)
*119 (Net
uid 2312,0
decl (Decl
n "ExpWr"
t "std_ulogic"
o 3
suid 77,0
)
declText (MLText
uid 2313,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3600,34500,4400"
st "ExpWr     : std_ulogic
"
)
)
*120 (PortIoIn
uid 2318,0
shape (CompositeShape
uid 2319,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2320,0
sl 0
ro 270
xt "5000,44625,6500,45375"
)
(Line
uid 2321,0
sl 0
ro 270
xt "6500,45000,7000,45000"
pts [
"6500,45000"
"7000,45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2322,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2323,0
va (VaSet
)
xt "1400,44500,4000,45500"
st "ExpWr"
ju 2
blo "4000,45300"
tm "WireNameMgr"
)
)
)
*121 (Net
uid 2336,0
decl (Decl
n "ExpAck"
t "std_ulogic"
o 6
suid 79,0
)
declText (MLText
uid 2337,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6800,34500,7600"
st "ExpAck    : std_ulogic
"
)
)
*122 (PortIoOut
uid 2342,0
shape (CompositeShape
uid 2343,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2344,0
sl 0
ro 90
xt "5000,45625,6500,46375"
)
(Line
uid 2345,0
sl 0
ro 90
xt "6500,46000,7000,46000"
pts [
"7000,46000"
"6500,46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2346,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2347,0
va (VaSet
)
xt "1200,45500,4000,46500"
st "ExpAck"
ju 2
blo "4000,46300"
tm "WireNameMgr"
)
)
)
*123 (Net
uid 2374,0
lang 11
decl (Decl
n "WrRdy1"
t "std_logic"
o 26
suid 80,0
)
declText (MLText
uid 2375,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,24600,37500,25400"
st "SIGNAL WrRdy1    : std_logic
"
)
)
*124 (Net
uid 2509,0
decl (Decl
n "WrEn"
t "std_ulogic"
o 39
suid 85,0
)
declText (MLText
uid 2510,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,22200,38000,23000"
st "SIGNAL WrEn      : std_ulogic
"
)
)
*125 (Net
uid 2517,0
decl (Decl
n "WrEn2"
t "std_logic"
o 40
suid 86,0
)
declText (MLText
uid 2518,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,23800,37500,24600"
st "SIGNAL WrEn2     : std_logic
"
)
)
*126 (Net
uid 2664,0
decl (Decl
n "WrAck2"
t "std_logic"
o 38
suid 89,0
)
declText (MLText
uid 2665,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,20600,37500,21400"
st "SIGNAL WrAck2    : std_logic
"
)
)
*127 (Net
uid 2666,0
decl (Decl
n "wData2"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
suid 90,0
)
declText (MLText
uid 2667,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,28600,48000,29400"
st "SIGNAL wData2    : std_logic_vector(15 DOWNTO 0)
"
)
)
*128 (Net
uid 2668,0
decl (Decl
n "ChanAddr2"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 11
suid 91,0
)
declText (MLText
uid 2669,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12600,47500,13400"
st "SIGNAL ChanAddr2 : std_logic_vector(3 DOWNTO 0)
"
)
)
*129 (PortIoIn
uid 2690,0
shape (CompositeShape
uid 2691,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2692,0
sl 0
ro 270
xt "21000,52625,22500,53375"
)
(Line
uid 2693,0
sl 0
ro 270
xt "22500,53000,23000,53000"
pts [
"22500,53000"
"23000,53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2694,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2695,0
va (VaSet
)
xt "17500,52500,20000,53500"
st "wData"
ju 2
blo "20000,53300"
tm "WireNameMgr"
)
)
)
*130 (Net
uid 2696,0
decl (Decl
n "wData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 39
suid 93,0
)
declText (MLText
uid 2697,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6000,44500,6800"
st "wData     : std_logic_vector(15 DOWNTO 0)
"
)
)
*131 (Net
uid 2704,0
decl (Decl
n "BdWrEn"
t "std_ulogic"
o 40
suid 94,0
)
declText (MLText
uid 2705,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11800,38000,12600"
st "SIGNAL BdWrEn    : std_ulogic
"
)
)
*132 (Net
uid 2798,0
decl (Decl
n "RdStat"
t "std_logic"
o 41
suid 102,0
)
declText (MLText
uid 2799,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,17400,37500,18200"
st "SIGNAL RdStat    : std_logic
"
)
)
*133 (PortIoIn
uid 3022,0
shape (CompositeShape
uid 3023,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3024,0
sl 0
ro 270
xt "38000,48625,39500,49375"
)
(Line
uid 3025,0
sl 0
ro 270
xt "39500,49000,40000,49000"
pts [
"39500,49000"
"40000,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3026,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3027,0
va (VaSet
)
xt "35700,48500,37000,49500"
st "rst"
ju 2
blo "37000,49300"
tm "WireNameMgr"
)
)
)
*134 (Wire
uid 142,0
shape (OrthoPolyLine
uid 143,0
va (VaSet
vasetType 3
)
xt "85000,52000,88250,52000"
pts [
"85000,52000"
"88250,52000"
]
)
end &39
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 148,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149,0
va (VaSet
)
xt "86000,51000,87300,52000"
st "clk"
blo "86000,51800"
tm "WireNameMgr"
)
)
on &23
)
*135 (Wire
uid 152,0
shape (OrthoPolyLine
uid 153,0
va (VaSet
vasetType 3
)
xt "85000,53000,88250,53000"
pts [
"85000,53000"
"88250,53000"
]
)
end &40
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 158,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 159,0
va (VaSet
)
xt "86000,52000,87300,53000"
st "rst"
blo "86000,52800"
tm "WireNameMgr"
)
)
on &12
)
*136 (Wire
uid 162,0
shape (OrthoPolyLine
uid 163,0
va (VaSet
vasetType 3
)
xt "98750,48000,100000,48000"
pts [
"98750,48000"
"100000,48000"
]
)
start &41
end &24
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 168,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 169,0
va (VaSet
isHidden 1
)
xt "98000,47000,99400,48000"
st "scl"
blo "98000,47800"
tm "WireNameMgr"
)
)
on &13
)
*137 (Wire
uid 172,0
shape (OrthoPolyLine
uid 173,0
va (VaSet
vasetType 3
)
xt "98750,49000,100000,49000"
pts [
"98750,49000"
"100000,49000"
]
)
start &42
end &25
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 178,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 179,0
va (VaSet
isHidden 1
)
xt "98000,48000,99600,49000"
st "sda"
blo "98000,48800"
tm "WireNameMgr"
)
)
on &14
)
*138 (Wire
uid 182,0
shape (OrthoPolyLine
uid 183,0
va (VaSet
vasetType 3
)
xt "82750,50000,88250,50000"
pts [
"88250,50000"
"82750,50000"
]
)
start &43
end &64
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 188,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 189,0
va (VaSet
)
xt "84000,49000,87600,50000"
st "wb_ack_o"
blo "84000,49800"
tm "WireNameMgr"
)
)
on &15
)
*139 (Wire
uid 192,0
shape (OrthoPolyLine
uid 193,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82750,44000,88250,44000"
pts [
"82750,44000"
"88250,44000"
]
)
start &65
end &44
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 198,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 199,0
va (VaSet
)
xt "84000,43000,87400,44000"
st "wb_adr_i"
blo "84000,43800"
tm "WireNameMgr"
)
)
on &16
)
*140 (Wire
uid 202,0
shape (OrthoPolyLine
uid 203,0
va (VaSet
vasetType 3
)
xt "82750,49000,88250,49000"
pts [
"82750,49000"
"88250,49000"
]
)
start &66
end &45
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 208,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 209,0
va (VaSet
)
xt "84000,48000,87400,49000"
st "wb_cyc_i"
blo "84000,48800"
tm "WireNameMgr"
)
)
on &17
)
*141 (Wire
uid 212,0
shape (OrthoPolyLine
uid 213,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82750,45000,88250,45000"
pts [
"82750,45000"
"88250,45000"
]
)
start &67
end &46
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 218,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 219,0
va (VaSet
)
xt "84000,44000,87300,45000"
st "wb_dat_i"
blo "84000,44800"
tm "WireNameMgr"
)
)
on &18
)
*142 (Wire
uid 222,0
shape (OrthoPolyLine
uid 223,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82750,46000,88250,46000"
pts [
"88250,46000"
"82750,46000"
]
)
start &47
end &68
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 228,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 229,0
va (VaSet
)
xt "84000,45000,87500,46000"
st "wb_dat_o"
blo "84000,45800"
tm "WireNameMgr"
)
)
on &19
)
*143 (Wire
uid 232,0
shape (OrthoPolyLine
uid 233,0
va (VaSet
vasetType 3
)
xt "82750,51000,88250,51000"
pts [
"88250,51000"
"82750,51000"
]
)
start &48
end &69
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 238,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 239,0
va (VaSet
)
xt "84000,50000,87700,51000"
st "wb_inta_o"
blo "84000,50800"
tm "WireNameMgr"
)
)
on &20
)
*144 (Wire
uid 242,0
shape (OrthoPolyLine
uid 243,0
va (VaSet
vasetType 3
)
xt "82750,48000,88250,48000"
pts [
"82750,48000"
"88250,48000"
]
)
start &70
end &49
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 248,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 249,0
va (VaSet
)
xt "84000,47000,87300,48000"
st "wb_stb_i"
blo "84000,47800"
tm "WireNameMgr"
)
)
on &21
)
*145 (Wire
uid 252,0
shape (OrthoPolyLine
uid 253,0
va (VaSet
vasetType 3
)
xt "82750,47000,88250,47000"
pts [
"82750,47000"
"88250,47000"
]
)
start &71
end &50
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 258,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 259,0
va (VaSet
)
xt "84000,46000,87200,47000"
st "wb_we_i"
blo "84000,46800"
tm "WireNameMgr"
)
)
on &22
)
*146 (Wire
uid 324,0
shape (OrthoPolyLine
uid 325,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "67000,44000,72250,44000"
pts [
"67000,44000"
"72250,44000"
]
)
start &26
end &59
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 330,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 331,0
va (VaSet
)
xt "68000,43000,71700,44000"
st "i2c_wdata"
blo "68000,43800"
tm "WireNameMgr"
)
)
on &30
)
*147 (Wire
uid 338,0
shape (OrthoPolyLine
uid 339,0
va (VaSet
vasetType 3
)
xt "67000,46000,72250,46000"
pts [
"67000,46000"
"72250,46000"
]
)
start &26
end &72
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 344,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 345,0
va (VaSet
)
xt "68000,45000,69400,46000"
st "Wr"
blo "68000,45800"
tm "WireNameMgr"
)
)
on &31
)
*148 (Wire
uid 348,0
shape (OrthoPolyLine
uid 349,0
va (VaSet
vasetType 3
)
xt "67000,47000,72250,47000"
pts [
"67000,47000"
"72250,47000"
]
)
start &26
end &60
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 354,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 355,0
va (VaSet
)
xt "68000,46000,69400,47000"
st "Rd"
blo "68000,46800"
tm "WireNameMgr"
)
)
on &32
)
*149 (Wire
uid 362,0
shape (OrthoPolyLine
uid 363,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "67000,45000,72250,45000"
pts [
"72250,45000"
"67000,45000"
]
)
start &58
end &26
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 368,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 369,0
va (VaSet
)
xt "68000,44000,71500,45000"
st "i2c_rdata"
blo "68000,44800"
tm "WireNameMgr"
)
)
on &33
)
*150 (Wire
uid 384,0
shape (OrthoPolyLine
uid 385,0
va (VaSet
vasetType 3
)
xt "67000,49000,72250,49000"
pts [
"67000,49000"
"72250,49000"
]
)
start &26
end &63
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 390,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 391,0
va (VaSet
)
xt "68000,48000,69900,49000"
st "Stop"
blo "68000,48800"
tm "WireNameMgr"
)
)
on &34
)
*151 (Wire
uid 396,0
shape (OrthoPolyLine
uid 397,0
va (VaSet
vasetType 3
)
xt "67000,50000,72250,50000"
pts [
"72250,50000"
"67000,50000"
]
)
start &56
end &26
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 402,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 403,0
va (VaSet
)
xt "68000,49000,70200,50000"
st "Done"
blo "68000,49800"
tm "WireNameMgr"
)
)
on &35
)
*152 (Wire
uid 406,0
shape (OrthoPolyLine
uid 407,0
va (VaSet
vasetType 3
)
xt "67000,51000,72250,51000"
pts [
"72250,51000"
"67000,51000"
]
)
start &57
end &26
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 412,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 413,0
va (VaSet
)
xt "68000,50000,69500,51000"
st "Err"
blo "68000,50800"
tm "WireNameMgr"
)
)
on &36
)
*153 (Wire
uid 416,0
shape (OrthoPolyLine
uid 417,0
va (VaSet
vasetType 3
)
xt "69000,52000,72250,52000"
pts [
"69000,52000"
"72250,52000"
]
)
end &55
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 422,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 423,0
va (VaSet
)
xt "70000,51000,71300,52000"
st "clk"
blo "70000,51800"
tm "WireNameMgr"
)
)
on &23
)
*154 (Wire
uid 426,0
shape (OrthoPolyLine
uid 427,0
va (VaSet
vasetType 3
)
xt "69000,53000,72250,53000"
pts [
"69000,53000"
"72250,53000"
]
)
end &61
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 432,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 433,0
va (VaSet
)
xt "71000,52000,72300,53000"
st "rst"
blo "71000,52800"
tm "WireNameMgr"
)
)
on &12
)
*155 (Wire
uid 454,0
shape (OrthoPolyLine
uid 455,0
va (VaSet
vasetType 3
)
xt "67000,48000,72250,48000"
pts [
"67000,48000"
"72250,48000"
]
)
start &26
end &62
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 460,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 461,0
va (VaSet
)
xt "68000,47000,70000,48000"
st "Start"
blo "68000,47800"
tm "WireNameMgr"
)
)
on &37
)
*156 (Wire
uid 887,0
shape (OrthoPolyLine
uid 888,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "34000,45000,42250,46000"
pts [
"34000,46000"
"39000,46000"
"39000,45000"
"42250,45000"
]
)
start &104
end &81
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 893,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 894,0
va (VaSet
)
xt "39000,44000,42000,45000"
st "RdAddr"
blo "39000,44800"
tm "WireNameMgr"
)
)
on &113
)
*157 (Wire
uid 915,0
shape (OrthoPolyLine
uid 916,0
va (VaSet
vasetType 3
)
xt "39000,48000,42250,48000"
pts [
"39000,48000"
"42250,48000"
]
)
end &80
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 921,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 922,0
va (VaSet
)
xt "41000,47000,42300,48000"
st "clk"
blo "41000,47800"
tm "WireNameMgr"
)
)
on &23
)
*158 (Wire
uid 925,0
shape (OrthoPolyLine
uid 926,0
va (VaSet
vasetType 3
)
xt "40000,49000,42250,49000"
pts [
"40000,49000"
"42250,49000"
]
)
start &133
end &84
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 931,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 932,0
va (VaSet
)
xt "41000,48000,42300,49000"
st "rst"
blo "41000,48800"
tm "WireNameMgr"
)
)
on &12
)
*159 (Wire
uid 935,0
shape (OrthoPolyLine
uid 936,0
va (VaSet
vasetType 3
)
xt "51750,44000,59000,44000"
pts [
"59000,44000"
"51750,44000"
]
)
start &26
end &88
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 941,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 942,0
va (VaSet
)
xt "55000,43000,57700,44000"
st "WrEn1"
blo "55000,43800"
tm "WireNameMgr"
)
)
on &76
)
*160 (Wire
uid 947,0
shape (OrthoPolyLine
uid 948,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "51750,47000,59000,47000"
pts [
"59000,47000"
"51750,47000"
]
)
start &26
end &86
es 0
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 953,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 954,0
va (VaSet
)
xt "55000,46000,57900,47000"
st "wData1"
blo "55000,46800"
tm "WireNameMgr"
)
)
on &77
)
*161 (Wire
uid 959,0
shape (OrthoPolyLine
uid 960,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "51750,46000,59000,46000"
pts [
"59000,46000"
"51750,46000"
]
)
start &26
end &87
es 0
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 965,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 966,0
va (VaSet
)
xt "55000,45000,58400,46000"
st "WrAddr1"
blo "55000,45800"
tm "WireNameMgr"
)
)
on &78
)
*162 (Wire
uid 1693,0
shape (OrthoPolyLine
uid 1694,0
va (VaSet
vasetType 3
)
xt "51750,45000,59000,45000"
pts [
"51750,45000"
"59000,45000"
]
)
start &85
end &26
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 1699,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1700,0
va (VaSet
)
xt "55000,44000,58100,45000"
st "WrRdy1"
blo "55000,44800"
tm "WireNameMgr"
)
)
on &123
)
*163 (Wire
uid 2017,0
shape (OrthoPolyLine
uid 2018,0
va (VaSet
vasetType 3
)
xt "56000,52000,59000,52000"
pts [
"56000,52000"
"59000,52000"
]
)
end &26
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2023,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2024,0
va (VaSet
)
xt "57000,51000,58300,52000"
st "clk"
blo "57000,51800"
tm "WireNameMgr"
)
)
on &23
)
*164 (Wire
uid 2027,0
shape (OrthoPolyLine
uid 2028,0
va (VaSet
vasetType 3
)
xt "56000,53000,59000,53000"
pts [
"56000,53000"
"59000,53000"
]
)
end &26
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2033,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2034,0
va (VaSet
)
xt "57000,52000,58300,53000"
st "rst"
blo "57000,52800"
tm "WireNameMgr"
)
)
on &12
)
*165 (Wire
uid 2210,0
shape (OrthoPolyLine
uid 2211,0
va (VaSet
vasetType 3
)
xt "18750,44000,26000,44000"
pts [
"18750,44000"
"26000,44000"
]
)
start &97
end &104
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2214,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2215,0
va (VaSet
)
xt "21000,43000,23300,44000"
st "RdEn"
blo "21000,43800"
tm "WireNameMgr"
)
)
on &115
)
*166 (Wire
uid 2226,0
shape (OrthoPolyLine
uid 2227,0
va (VaSet
vasetType 3
)
xt "18750,46000,26000,46000"
pts [
"26000,46000"
"18750,46000"
]
)
start &104
end &99
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2230,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2231,0
va (VaSet
)
xt "21000,45000,23200,46000"
st "BdEn"
blo "21000,45800"
tm "WireNameMgr"
)
)
on &108
)
*167 (Wire
uid 2234,0
shape (OrthoPolyLine
uid 2235,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "23000,52000,26000,52000"
pts [
"23000,52000"
"26000,52000"
]
)
start &109
end &104
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2238,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2239,0
va (VaSet
isHidden 1
)
xt "26000,51000,29200,52000"
st "ExpAddr"
blo "26000,51800"
tm "WireNameMgr"
)
)
on &110
)
*168 (Wire
uid 2250,0
shape (OrthoPolyLine
uid 2251,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,47000,42250,47000"
pts [
"42250,47000"
"41000,47000"
]
)
start &82
end &112
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2252,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2253,0
va (VaSet
isHidden 1
)
xt "39250,46000,41550,47000"
st "rData"
blo "39250,46800"
tm "WireNameMgr"
)
)
on &111
)
*169 (Wire
uid 2266,0
shape (OrthoPolyLine
uid 2267,0
va (VaSet
vasetType 3
)
xt "34000,44000,42250,45000"
pts [
"42250,44000"
"38000,44000"
"38000,45000"
"34000,45000"
]
)
start &83
end &104
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 2270,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2271,0
va (VaSet
)
xt "39000,43000,42100,44000"
st "dpRdEn"
blo "39000,43800"
tm "WireNameMgr"
)
)
on &114
)
*170 (Wire
uid 2288,0
shape (OrthoPolyLine
uid 2289,0
va (VaSet
vasetType 3
)
xt "7000,47000,8250,47000"
pts [
"7000,47000"
"8250,47000"
]
)
start &116
end &96
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2292,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2293,0
va (VaSet
isHidden 1
)
xt "6000,46000,7300,47000"
st "clk"
blo "6000,46800"
tm "WireNameMgr"
)
)
on &23
)
*171 (Wire
uid 2302,0
shape (OrthoPolyLine
uid 2303,0
va (VaSet
vasetType 3
)
xt "7000,44000,8250,44000"
pts [
"7000,44000"
"8250,44000"
]
)
start &118
end &93
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2304,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2305,0
va (VaSet
isHidden 1
)
xt "8000,43000,10600,44000"
st "ExpRd"
blo "8000,43800"
tm "WireNameMgr"
)
)
on &117
)
*172 (Wire
uid 2314,0
shape (OrthoPolyLine
uid 2315,0
va (VaSet
vasetType 3
)
xt "7000,45000,8250,45000"
pts [
"7000,45000"
"8250,45000"
]
)
start &120
end &94
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2316,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2317,0
va (VaSet
isHidden 1
)
xt "7000,44000,9600,45000"
st "ExpWr"
blo "7000,44800"
tm "WireNameMgr"
)
)
on &119
)
*173 (Wire
uid 2338,0
shape (OrthoPolyLine
uid 2339,0
va (VaSet
vasetType 3
)
xt "7000,46000,8250,46000"
pts [
"8250,46000"
"7000,46000"
]
)
start &95
end &122
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2340,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2341,0
va (VaSet
isHidden 1
)
xt "5250,45000,8050,46000"
st "ExpAck"
blo "5250,45800"
tm "WireNameMgr"
)
)
on &121
)
*174 (Wire
uid 2388,0
shape (OrthoPolyLine
uid 2389,0
va (VaSet
vasetType 3
)
xt "23000,55000,26000,55000"
pts [
"23000,55000"
"26000,55000"
]
)
end &104
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2394,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2395,0
va (VaSet
)
xt "24000,54000,25300,55000"
st "clk"
blo "24000,54800"
tm "WireNameMgr"
)
)
on &23
)
*175 (Wire
uid 2511,0
shape (OrthoPolyLine
uid 2512,0
va (VaSet
vasetType 3
)
xt "18750,45000,26000,45000"
pts [
"18750,45000"
"26000,45000"
]
)
start &98
end &104
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2515,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2516,0
va (VaSet
)
xt "21000,44000,23300,45000"
st "WrEn"
blo "21000,44800"
tm "WireNameMgr"
)
)
on &124
)
*176 (Wire
uid 2626,0
shape (OrthoPolyLine
uid 2627,0
va (VaSet
vasetType 3
)
xt "34000,48000,59000,54000"
pts [
"34000,54000"
"52000,54000"
"52000,48000"
"59000,48000"
]
)
start &104
end &26
sat 2
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2630,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2631,0
va (VaSet
)
xt "55000,47000,57700,48000"
st "WrEn2"
blo "55000,47800"
tm "WireNameMgr"
)
)
on &125
)
*177 (Wire
uid 2634,0
shape (OrthoPolyLine
uid 2635,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "34000,50000,59000,56000"
pts [
"34000,56000"
"54000,56000"
"54000,50000"
"59000,50000"
]
)
start &104
end &26
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2638,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2639,0
va (VaSet
)
xt "54000,49000,58200,50000"
st "ChanAddr2"
blo "54000,49800"
tm "WireNameMgr"
)
)
on &128
)
*178 (Wire
uid 2642,0
shape (OrthoPolyLine
uid 2643,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "34000,51000,59000,57000"
pts [
"34000,57000"
"55000,57000"
"55000,51000"
"59000,51000"
]
)
start &104
end &26
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2646,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2647,0
va (VaSet
)
xt "55000,50000,57900,51000"
st "wData2"
blo "55000,50800"
tm "WireNameMgr"
)
)
on &127
)
*179 (Wire
uid 2652,0
shape (OrthoPolyLine
uid 2653,0
va (VaSet
vasetType 3
)
xt "34000,49000,59000,55000"
pts [
"59000,49000"
"53000,49000"
"53000,55000"
"34000,55000"
]
)
start &26
end &104
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2658,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2659,0
va (VaSet
)
xt "55000,48000,58000,49000"
st "WrAck2"
blo "55000,48800"
tm "WireNameMgr"
)
)
on &126
)
*180 (Wire
uid 2684,0
shape (OrthoPolyLine
uid 2685,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "23000,53000,26000,53000"
pts [
"23000,53000"
"26000,53000"
]
)
start &129
end &104
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2688,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2689,0
va (VaSet
isHidden 1
)
xt "21000,52000,23500,53000"
st "wData"
blo "21000,52800"
tm "WireNameMgr"
)
)
on &130
)
*181 (Wire
uid 2706,0
shape (OrthoPolyLine
uid 2707,0
va (VaSet
vasetType 3
)
xt "18750,47000,26000,47000"
pts [
"26000,47000"
"18750,47000"
]
)
start &104
end &100
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2710,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2711,0
va (VaSet
)
xt "21000,46000,24200,47000"
st "BdWrEn"
blo "21000,46800"
tm "WireNameMgr"
)
)
on &131
)
*182 (Wire
uid 2788,0
shape (OrthoPolyLine
uid 2789,0
va (VaSet
vasetType 3
)
xt "34000,42000,59000,44000"
pts [
"34000,44000"
"37000,44000"
"37000,42000"
"53000,42000"
"53000,43000"
"59000,43000"
]
)
start &104
end &26
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2794,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2795,0
va (VaSet
)
xt "37000,41000,39700,42000"
st "RdStat"
blo "37000,41800"
tm "WireNameMgr"
)
)
on &132
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *183 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*184 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*185 (MLText
uid 43,0
va (VaSet
)
xt "0,1000,12400,5000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.std_logic_unsigned.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*186 (Text
uid 45,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*187 (Text
uid 46,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*188 (MLText
uid 47,0
va (VaSet
isHidden 1
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*189 (Text
uid 48,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*190 (MLText
uid 49,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*191 (Text
uid 50,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*192 (MLText
uid 51,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1280,231,2881,1131"
viewArea "-1542,-1542,145448,81214"
cachedDiagramExtent "0,0,105000,79000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 48
yMargin 48
paperWidth 783
paperHeight 1013
windowsPaperWidth 783
windowsPaperHeight 1013
paperType "Letter"
windowsPaperName "Letter"
windowsPaperType 1
scale 65
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 3027,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*193 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*194 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*195 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*196 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*197 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*198 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*199 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*200 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*201 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*202 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*203 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*204 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*205 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*206 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*207 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*208 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*209 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*210 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*211 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*212 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*213 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "20000,10000,27100,11000"
st "Diagram Signals:"
blo "20000,10800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 102,0
usingSuid 1
emptyRow *214 (LEmptyRow
)
uid 54,0
optionalChildren [
*215 (RefLabelRowHdr
)
*216 (TitleRowHdr
)
*217 (FilterRowHdr
)
*218 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*219 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*220 (GroupColHdr
tm "GroupColHdrMgr"
)
*221 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*222 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*223 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*224 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*225 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*226 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*227 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "rst"
t "std_ulogic"
o 32
suid 2,0
)
)
uid 264,0
)
*228 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "scl"
t "std_logic"
o 8
suid 3,0
)
)
uid 266,0
)
*229 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "sda"
t "std_logic"
o 9
suid 4,0
)
)
uid 268,0
)
*230 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wb_ack_o"
t "std_logic"
o 34
suid 5,0
)
)
uid 270,0
)
*231 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 35
suid 6,0
)
)
uid 272,0
)
*232 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wb_cyc_i"
t "std_logic"
o 36
suid 7,0
)
)
uid 274,0
)
*233 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 37
suid 8,0
)
)
uid 276,0
)
*234 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 38
suid 9,0
)
)
uid 278,0
)
*235 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wb_inta_o"
t "std_logic"
o 39
suid 10,0
)
)
uid 280,0
)
*236 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wb_stb_i"
t "std_logic"
o 40
suid 11,0
)
)
uid 282,0
)
*237 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wb_we_i"
t "std_logic"
o 41
suid 12,0
)
)
uid 284,0
)
*238 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_ulogic"
o 4
suid 13,0
)
)
uid 300,0
)
*239 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "i2c_wdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 30
suid 16,0
)
)
uid 438,0
)
*240 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Wr"
t "std_logic"
o 21
suid 19,0
)
)
uid 440,0
)
*241 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Rd"
t "std_logic"
o 14
suid 20,0
)
)
uid 442,0
)
*242 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "i2c_rdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 29
suid 22,0
)
)
uid 444,0
)
*243 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Stop"
t "std_logic"
o 20
suid 25,0
)
)
uid 446,0
)
*244 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Done"
t "std_logic"
o 12
suid 30,0
)
)
uid 448,0
)
*245 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Err"
t "std_logic"
o 13
suid 31,0
)
)
uid 450,0
)
*246 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Start"
t "std_logic"
o 19
suid 32,0
)
)
uid 462,0
)
*247 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WrEn1"
t "std_logic"
o 24
suid 40,0
)
)
uid 971,0
)
*248 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wData1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 33
suid 42,0
)
)
uid 973,0
)
*249 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "WrAddr1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 22
suid 45,0
)
)
uid 975,0
)
*250 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "BdEn"
t "std_ulogic"
o 10
suid 62,0
)
)
uid 2350,0
)
*251 (LeafLogPort
port (LogicalPort
decl (Decl
n "ExpAddr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 64,0
)
)
uid 2352,0
)
*252 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "rData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
suid 65,0
)
)
uid 2354,0
)
*253 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "RdAddr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 15
suid 68,0
)
)
uid 2356,0
)
*254 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dpRdEn"
t "std_logic"
o 28
suid 69,0
)
)
uid 2358,0
)
*255 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RdEn"
t "std_ulogic"
o 17
suid 70,0
)
)
uid 2360,0
)
*256 (LeafLogPort
port (LogicalPort
decl (Decl
n "ExpRd"
t "std_ulogic"
o 2
suid 76,0
)
)
uid 2368,0
)
*257 (LeafLogPort
port (LogicalPort
decl (Decl
n "ExpWr"
t "std_ulogic"
o 3
suid 77,0
)
)
uid 2370,0
)
*258 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ExpAck"
t "std_ulogic"
o 6
suid 79,0
)
)
uid 2372,0
)
*259 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "WrRdy1"
t "std_logic"
o 26
suid 80,0
)
)
uid 2376,0
)
*260 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WrEn"
t "std_ulogic"
o 39
suid 85,0
)
)
uid 2525,0
)
*261 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WrEn2"
t "std_logic"
o 40
suid 86,0
)
)
uid 2527,0
)
*262 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WrAck2"
t "std_logic"
o 38
suid 89,0
)
)
uid 2670,0
)
*263 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wData2"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
suid 90,0
)
)
uid 2672,0
)
*264 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ChanAddr2"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 11
suid 91,0
)
)
uid 2674,0
)
*265 (LeafLogPort
port (LogicalPort
decl (Decl
n "wData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 39
suid 93,0
)
)
uid 2712,0
)
*266 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "BdWrEn"
t "std_ulogic"
o 40
suid 94,0
)
)
uid 2714,0
)
*267 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RdStat"
t "std_logic"
o 41
suid 102,0
)
)
uid 2800,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*268 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *269 (MRCItem
litem &214
pos 41
dimension 20
)
uid 69,0
optionalChildren [
*270 (MRCItem
litem &215
pos 0
dimension 20
uid 70,0
)
*271 (MRCItem
litem &216
pos 1
dimension 23
uid 71,0
)
*272 (MRCItem
litem &217
pos 2
hidden 1
dimension 20
uid 72,0
)
*273 (MRCItem
litem &227
pos 5
dimension 20
uid 265,0
)
*274 (MRCItem
litem &228
pos 7
dimension 20
uid 267,0
)
*275 (MRCItem
litem &229
pos 6
dimension 20
uid 269,0
)
*276 (MRCItem
litem &230
pos 14
dimension 20
uid 271,0
)
*277 (MRCItem
litem &231
pos 13
dimension 20
uid 273,0
)
*278 (MRCItem
litem &232
pos 12
dimension 20
uid 275,0
)
*279 (MRCItem
litem &233
pos 11
dimension 20
uid 277,0
)
*280 (MRCItem
litem &234
pos 10
dimension 20
uid 279,0
)
*281 (MRCItem
litem &235
pos 9
dimension 20
uid 281,0
)
*282 (MRCItem
litem &236
pos 8
dimension 20
uid 283,0
)
*283 (MRCItem
litem &237
pos 38
dimension 20
uid 285,0
)
*284 (MRCItem
litem &238
pos 0
dimension 20
uid 301,0
)
*285 (MRCItem
litem &239
pos 15
dimension 20
uid 439,0
)
*286 (MRCItem
litem &240
pos 17
dimension 20
uid 441,0
)
*287 (MRCItem
litem &241
pos 20
dimension 20
uid 443,0
)
*288 (MRCItem
litem &242
pos 16
dimension 20
uid 445,0
)
*289 (MRCItem
litem &243
pos 18
dimension 20
uid 447,0
)
*290 (MRCItem
litem &244
pos 22
dimension 20
uid 449,0
)
*291 (MRCItem
litem &245
pos 21
dimension 20
uid 451,0
)
*292 (MRCItem
litem &246
pos 19
dimension 20
uid 463,0
)
*293 (MRCItem
litem &247
pos 23
dimension 20
uid 972,0
)
*294 (MRCItem
litem &248
pos 24
dimension 20
uid 974,0
)
*295 (MRCItem
litem &249
pos 25
dimension 20
uid 976,0
)
*296 (MRCItem
litem &250
pos 26
dimension 20
uid 2351,0
)
*297 (MRCItem
litem &251
pos 1
dimension 20
uid 2353,0
)
*298 (MRCItem
litem &252
pos 40
dimension 20
uid 2355,0
)
*299 (MRCItem
litem &253
pos 27
dimension 20
uid 2357,0
)
*300 (MRCItem
litem &254
pos 28
dimension 20
uid 2359,0
)
*301 (MRCItem
litem &255
pos 29
dimension 20
uid 2361,0
)
*302 (MRCItem
litem &256
pos 3
dimension 20
uid 2369,0
)
*303 (MRCItem
litem &257
pos 4
dimension 20
uid 2371,0
)
*304 (MRCItem
litem &258
pos 39
dimension 20
uid 2373,0
)
*305 (MRCItem
litem &259
pos 30
dimension 20
uid 2377,0
)
*306 (MRCItem
litem &260
pos 31
dimension 20
uid 2526,0
)
*307 (MRCItem
litem &261
pos 37
dimension 20
uid 2528,0
)
*308 (MRCItem
litem &262
pos 32
dimension 20
uid 2671,0
)
*309 (MRCItem
litem &263
pos 33
dimension 20
uid 2673,0
)
*310 (MRCItem
litem &264
pos 34
dimension 20
uid 2675,0
)
*311 (MRCItem
litem &265
pos 2
dimension 20
uid 2713,0
)
*312 (MRCItem
litem &266
pos 35
dimension 20
uid 2715,0
)
*313 (MRCItem
litem &267
pos 36
dimension 20
uid 2801,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*314 (MRCItem
litem &218
pos 0
dimension 20
uid 74,0
)
*315 (MRCItem
litem &220
pos 1
dimension 50
uid 75,0
)
*316 (MRCItem
litem &221
pos 2
dimension 100
sortAscending 0
uid 76,0
)
*317 (MRCItem
litem &222
pos 3
dimension 50
uid 77,0
)
*318 (MRCItem
litem &223
pos 4
dimension 100
uid 78,0
)
*319 (MRCItem
litem &224
pos 5
dimension 100
uid 79,0
)
*320 (MRCItem
litem &225
pos 6
dimension 50
uid 80,0
)
*321 (MRCItem
litem &226
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *322 (LEmptyRow
)
uid 83,0
optionalChildren [
*323 (RefLabelRowHdr
)
*324 (TitleRowHdr
)
*325 (FilterRowHdr
)
*326 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*327 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*328 (GroupColHdr
tm "GroupColHdrMgr"
)
*329 (NameColHdr
tm "GenericNameColHdrMgr"
)
*330 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*331 (InitColHdr
tm "GenericValueColHdrMgr"
)
*332 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*333 (EolColHdr
tm "GenericEolColHdrMgr"
)
*334 (LogGeneric
generic (GiElement
name "N_CHANNELS"
type "integer"
value "14"
)
uid 2132,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*335 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *336 (MRCItem
litem &322
pos 1
dimension 20
)
uid 97,0
optionalChildren [
*337 (MRCItem
litem &323
pos 0
dimension 20
uid 98,0
)
*338 (MRCItem
litem &324
pos 1
dimension 23
uid 99,0
)
*339 (MRCItem
litem &325
pos 2
hidden 1
dimension 20
uid 100,0
)
*340 (MRCItem
litem &334
pos 0
dimension 20
uid 2133,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*341 (MRCItem
litem &326
pos 0
dimension 20
uid 102,0
)
*342 (MRCItem
litem &328
pos 1
dimension 50
uid 103,0
)
*343 (MRCItem
litem &329
pos 2
dimension 100
uid 104,0
)
*344 (MRCItem
litem &330
pos 3
dimension 100
uid 105,0
)
*345 (MRCItem
litem &331
pos 4
dimension 50
uid 106,0
)
*346 (MRCItem
litem &332
pos 5
dimension 50
uid 107,0
)
*347 (MRCItem
litem &333
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
