Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o F:/uzeyir/uygulamalar/FPGA_Lesson_projects/Donem_sonu_projesi/array_multiplier_and_wallace_carpc/main_tb_isim_beh.exe -prj F:/uzeyir/uygulamalar/FPGA_Lesson_projects/Donem_sonu_projesi/array_multiplier_and_wallace_carpc/main_tb_beh.prj work.main_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "F:/uzeyir/uygulamalar/FPGA_Lesson_projects/Donem_sonu_projesi/array_multiplier_and_wallace_carpc/full_adder.vhd" into library work
Parsing VHDL file "F:/uzeyir/uygulamalar/FPGA_Lesson_projects/Donem_sonu_projesi/array_multiplier_and_wallace_carpc/main.vhd" into library work
Parsing VHDL file "F:/uzeyir/uygulamalar/FPGA_Lesson_projects/Donem_sonu_projesi/array_multiplier_and_wallace_carpc/main_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity full_adder [full_adder_default]
Compiling architecture behavioral of entity main [main_default]
Compiling architecture behavior of entity main_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable F:/uzeyir/uygulamalar/FPGA_Lesson_projects/Donem_sonu_projesi/array_multiplier_and_wallace_carpc/main_tb_isim_beh.exe
Fuse Memory Usage: 34284 KB
Fuse CPU Usage: 639 ms
