#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Apr 23 16:09:54 2024
# Process ID: 282845
# Current directory: /workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/vivadocompile/vivadocompile.runs/synth_1
# Command line: vivado -log logicnet.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source logicnet.tcl
# Log file: /workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/vivadocompile/vivadocompile.runs/synth_1/logicnet.vds
# Journal file: /workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/vivadocompile/vivadocompile.runs/synth_1/vivado.jou
# Running On: 7ca2124810b8, OS: Linux, CPU Frequency: 4100.000 MHz, CPU Physical cores: 6, Host memory: 134810 MB
#-----------------------------------------------------------
source logicnet.tcl -notrace
Command: synth_design -top logicnet -part xcu280-fsvh2892-2L-e -directive PerformanceOptimized -retiming -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 282850
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3579.863 ; gain = 373.793 ; free physical = 88122 ; free virtual = 102257
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'logicnet' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/logicnet.v:1]
INFO: [Synth 8-6157] synthesizing module 'myreg' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/myreg.v:1]
	Parameter DataWidth bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myreg' (1#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/myreg.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N0' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N0.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N0' (2#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N0.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N1' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N1' (3#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N1.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N2' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N2' (4#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N2.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N3' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N3' (5#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N3.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N4' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N4' (6#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N4.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N5' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N5' (7#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N5.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N6' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N6.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N6' (8#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N6.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N7' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N7.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N7' (9#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N7.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N8' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N8' (10#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N8.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N9' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N9.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N9' (11#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N9.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N10' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N10.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N10' (12#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N10.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N11' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N11.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N11' (13#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N11.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N12' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N12.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N12' (14#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N12.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N13' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N13.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N13' (15#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N13.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N14' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N14.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N14' (16#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N14.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N15' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N15.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N15' (17#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N15.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N16' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N16.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N16' (18#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N16.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N17' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N17.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N17' (19#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N17.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N18' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N18.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N18' (20#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N18.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N19' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N19.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N19' (21#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N19.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N20' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N20.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N20' (22#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N20.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N21' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N21.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N21' (23#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N21.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N22' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N22.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N22' (24#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N22.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N23' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N23.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N23' (25#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N23.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N24' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N24.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N24' (26#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N24.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N25' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N25.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N25' (27#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N25.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N26' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N26.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N26' (28#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N26.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N27' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N27.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N27' (29#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N27.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N28' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N28.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N28' (30#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N28.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N29' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N29.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N29' (31#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N29.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N30' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N30.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N30' (32#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N30.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N31' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N31.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N31' (33#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N31.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N32' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N32' (34#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N32.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N33' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N33.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N33' (35#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N33.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N34' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N34.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N34' (36#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N34.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N35' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N35.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N35' (37#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N35.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N36' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N36.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N36' (38#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N36.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N37' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N37.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N37' (39#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N37.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N38' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N38.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N38' (40#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N38.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N39' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N39.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N39' (41#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N39.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N40' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N40.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N40' (42#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N40.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N41' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N41.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N41' (43#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N41.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N42' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N42.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N42' (44#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N42.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N43' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N43.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N43' (45#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N43.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N44' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N44.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N44' (46#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N44.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N45' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N45.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N45' (47#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N45.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N46' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N46.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N46' (48#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N46.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N47' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N47.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N47' (49#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N47.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N48' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N48.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N48' (50#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N48.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N49' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N49.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N49' (51#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N49.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N50' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N50.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N50' (52#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N50.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N51' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N51.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N51' (53#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N51.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N52' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N52.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N52' (54#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N52.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N53' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N53.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N53' (55#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N53.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N54' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N54.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N54' (56#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N54.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N55' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N55.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N55' (57#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N55.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N56' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N56.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N56' (58#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N56.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N57' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N57.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N57' (59#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N57.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N58' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N58.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N58' (60#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N58.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N59' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N59.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N59' (61#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N59.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N60' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N60.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N60' (62#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N60.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N61' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N61.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N61' (63#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N61.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N62' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N62.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N62' (64#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N62.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N63' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N63.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N63' (65#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N63.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N64' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N64.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N64' (66#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N64.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N65' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N65.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N65' (67#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N65.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N66' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N66.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N66' (68#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N66.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N67' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N67.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N67' (69#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N67.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N68' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N68.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N68' (70#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N68.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N69' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N69.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N69' (71#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N69.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N70' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N70.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N70' (72#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N70.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N71' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N71.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N71' (73#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N71.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N72' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N72.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N72' (74#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N72.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N73' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N73.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N73' (75#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N73.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N74' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N74.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N74' (76#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N74.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N75' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N75.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N75' (77#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N75.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N76' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N76.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N76' (78#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N76.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N77' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N77.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N77' (79#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N77.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N78' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N78.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N78' (80#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N78.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N79' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N79.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N79' (81#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N79.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N80' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N80.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N80' (82#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N80.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N81' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N81.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N81' (83#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N81.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N82' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N82.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N82' (84#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N82.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N83' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N83.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N83' (85#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N83.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N84' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N84.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N84' (86#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N84.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N85' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N85.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N85' (87#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N85.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N86' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N86.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N86' (88#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N86.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N87' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N87.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N87' (89#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N87.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N88' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N88.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N88' (90#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N88.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N89' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N89.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N89' (91#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N89.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N90' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N90.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N90' (92#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N90.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N91' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N91.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N91' (93#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N91.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N92' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N92.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N92' (94#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N92.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N93' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N93.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N93' (95#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N93.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N94' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N94.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N94' (96#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N94.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N95' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N95.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N95' (97#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N95.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N96' [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N96.v:1]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'layer0_N96' (98#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N96.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N97' (99#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N97.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N98' (100#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/layer0_N98.v:1]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 256 - type: integer 
	Parameter DataWidth bound to: 64 - type: integer 
WARNING: [Synth 8-7129] Port M0[255] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[254] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[249] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[248] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[245] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[244] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[243] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[242] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[241] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[240] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[239] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[238] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[235] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[234] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[233] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[232] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[231] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[230] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[217] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[216] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[213] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[212] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[211] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[210] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[209] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[208] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[201] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[200] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[199] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[198] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[197] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[196] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[193] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[192] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[191] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[190] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[187] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[186] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[183] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[182] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[179] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[178] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[173] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[172] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[167] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[166] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[161] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[160] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[155] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[154] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[153] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[152] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[147] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[146] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[141] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[140] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[137] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[136] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[135] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[134] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[133] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[132] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[121] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[120] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[115] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[114] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[103] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[102] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[101] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[100] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[87] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[86] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[83] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[82] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[81] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[80] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[73] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[72] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[63] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[62] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[53] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[52] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[49] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[48] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[47] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[46] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[31] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[30] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[11] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[10] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[3] in module layer0_N38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[2] in module layer0_N38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[1] in module layer0_N38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[0] in module layer0_N38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[502] in module layer0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[501] in module layer0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[498] in module layer0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[495] in module layer0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[491] in module layer0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[489] in module layer0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 4099.926 ; gain = 893.855 ; free physical = 88804 ; free virtual = 102948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 4099.926 ; gain = 893.855 ; free physical = 88895 ; free virtual = 103039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 4099.926 ; gain = 893.855 ; free physical = 88895 ; free virtual = 103039
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4099.926 ; gain = 0.000 ; free physical = 88883 ; free virtual = 103027
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/logicnet.xdc]
Finished Parsing XDC File [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/logicnet.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4178.051 ; gain = 0.000 ; free physical = 88752 ; free virtual = 102896
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4178.051 ; gain = 0.000 ; free physical = 88751 ; free virtual = 102895
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 4178.051 ; gain = 971.980 ; free physical = 88875 ; free virtual = 103019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 4178.051 ; gain = 971.980 ; free physical = 88874 ; free virtual = 103018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 4178.051 ; gain = 971.980 ; free physical = 88874 ; free virtual = 103017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:20 ; elapsed = 00:04:23 . Memory (MB): peak = 4178.051 ; gain = 971.980 ; free physical = 81143 ; free virtual = 95298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	              256 Bit    Registers := 1     
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input  512 Bit        Muxes := 1     
	   2 Input  256 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'layer1_reg/data_out_reg' and it is trimmed from '256' to '254' bits. [/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/myreg.v:9]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:09:38 ; elapsed = 00:09:43 . Memory (MB): peak = 4178.051 ; gain = 971.980 ; free physical = 81010 ; free virtual = 95215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+----------------------------------+---------------+----------------+
|Module Name | RTL Object                       | Depth x Width | Implemented As | 
+------------+----------------------------------+---------------+----------------+
|layer0_N0   | M1r                              | 16x2          | LUT            | 
|layer0_N1   | M1r                              | 16x2          | LUT            | 
|layer0_N2   | M1r                              | 16x2          | LUT            | 
|layer0_N3   | M1r                              | 16x2          | LUT            | 
|layer0_N4   | M1r                              | 16x2          | LUT            | 
|layer0_N5   | M1r                              | 16x2          | LUT            | 
|layer0_N6   | M1r                              | 16x1          | LUT            | 
|layer0_N7   | M1r                              | 16x1          | LUT            | 
|layer0_N8   | M1r                              | 16x2          | LUT            | 
|layer0_N9   | M1r                              | 16x2          | LUT            | 
|layer0_N10  | M1r                              | 16x1          | LUT            | 
|layer0_N11  | M1r                              | 16x2          | LUT            | 
|layer0_N12  | M1r                              | 16x2          | LUT            | 
|layer0_N13  | M1r                              | 16x1          | LUT            | 
|layer0_N14  | M1r                              | 16x2          | LUT            | 
|layer0_N15  | M1r                              | 16x1          | LUT            | 
|layer0_N16  | M1r                              | 16x1          | LUT            | 
|layer0_N17  | M1r                              | 16x2          | LUT            | 
|layer0_N18  | M1r                              | 16x2          | LUT            | 
|layer0_N19  | M1r                              | 16x2          | LUT            | 
|layer0_N20  | M1r                              | 16x2          | LUT            | 
|layer0_N21  | M1r                              | 16x1          | LUT            | 
|layer0_N22  | M1r                              | 16x1          | LUT            | 
|layer0_N23  | M1r                              | 16x2          | LUT            | 
|layer0_N24  | M1r                              | 16x2          | LUT            | 
|layer0_N25  | M1r                              | 16x2          | LUT            | 
|layer0_N26  | M1r                              | 16x1          | LUT            | 
|layer0_N27  | M1r                              | 16x1          | LUT            | 
|layer0_N28  | M1r                              | 16x2          | LUT            | 
|layer0_N29  | M1r                              | 16x2          | LUT            | 
|layer0_N30  | M1r                              | 16x2          | LUT            | 
|layer0_N31  | M1r                              | 16x2          | LUT            | 
|layer0_N32  | M1r                              | 16x2          | LUT            | 
|layer0_N33  | M1r                              | 16x1          | LUT            | 
|layer0_N34  | M1r                              | 16x2          | LUT            | 
|layer0_N35  | M1r                              | 16x1          | LUT            | 
|layer0_N36  | M1r                              | 16x2          | LUT            | 
|layer0_N37  | M1r                              | 16x1          | LUT            | 
|layer0_N39  | M1r                              | 16x2          | LUT            | 
|layer0_N40  | M1r                              | 16x2          | LUT            | 
|layer0_N41  | M1r                              | 16x2          | LUT            | 
|layer0_N42  | M1r                              | 16x2          | LUT            | 
|layer0_N43  | M1r                              | 16x2          | LUT            | 
|layer0_N44  | M1r                              | 16x2          | LUT            | 
|layer0_N45  | M1r                              | 16x1          | LUT            | 
|layer0_N46  | M1r                              | 16x2          | LUT            | 
|layer0_N47  | M1r                              | 16x1          | LUT            | 
|layer0_N48  | M1r                              | 16x2          | LUT            | 
|layer0_N49  | M1r                              | 16x1          | LUT            | 
|layer0_N50  | M1r                              | 16x2          | LUT            | 
|layer0_N51  | M1r                              | 16x2          | LUT            | 
|layer0_N52  | M1r                              | 16x2          | LUT            | 
|layer0_N53  | M1r                              | 16x1          | LUT            | 
|layer0_N54  | M1r                              | 16x2          | LUT            | 
|layer0_N55  | M1r                              | 16x2          | LUT            | 
|layer0_N56  | M1r                              | 16x2          | LUT            | 
|layer0_N57  | M1r                              | 16x2          | LUT            | 
|layer0_N58  | M1r                              | 16x2          | LUT            | 
|layer0_N59  | M1r                              | 16x2          | LUT            | 
|layer0_N60  | M1r                              | 16x1          | LUT            | 
|layer0_N61  | M1r                              | 16x2          | LUT            | 
|layer0_N62  | M1r                              | 16x2          | LUT            | 
|layer0_N63  | M1r                              | 16x1          | LUT            | 
|layer0_N64  | M1r                              | 16x2          | LUT            | 
|layer0_N65  | M1r                              | 16x2          | LUT            | 
|layer0_N66  | M1r                              | 16x2          | LUT            | 
|layer0_N67  | M1r                              | 16x2          | LUT            | 
|layer0_N68  | M1r                              | 16x2          | LUT            | 
|layer0_N69  | M1r                              | 16x1          | LUT            | 
|layer0_N70  | M1r                              | 16x2          | LUT            | 
|layer0_N71  | M1r                              | 16x1          | LUT            | 
|layer0_N72  | M1r                              | 16x2          | LUT            | 
|layer0_N73  | M1r                              | 16x1          | LUT            | 
|layer0_N74  | M1r                              | 16x1          | LUT            | 
|layer0_N75  | M1r                              | 16x2          | LUT            | 
|layer0_N76  | M1r                              | 16x2          | LUT            | 
|layer0_N77  | M1r                              | 16x2          | LUT            | 
|layer0_N78  | M1r                              | 16x2          | LUT            | 
|layer0_N79  | M1r                              | 16x2          | LUT            | 
|layer0_N80  | M1r                              | 16x2          | LUT            | 
|layer0_N81  | M1r                              | 16x2          | LUT            | 
|layer0_N82  | M1r                              | 16x2          | LUT            | 
|layer0_N83  | M1r                              | 16x2          | LUT            | 
|layer0_N84  | M1r                              | 16x2          | LUT            | 
|layer0_N85  | M1r                              | 16x1          | LUT            | 
|layer0_N86  | M1r                              | 16x2          | LUT            | 
|layer0_N87  | M1r                              | 16x2          | LUT            | 
|layer0_N88  | M1r                              | 16x2          | LUT            | 
|layer0_N89  | M1r                              | 16x2          | LUT            | 
|layer0_N90  | M1r                              | 16x2          | LUT            | 
|layer0_N91  | M1r                              | 16x2          | LUT            | 
|layer0_N92  | M1r                              | 16x1          | LUT            | 
|layer0_N93  | M1r                              | 16x2          | LUT            | 
|layer0_N94  | M1r                              | 16x1          | LUT            | 
|layer0_N95  | M1r                              | 16x2          | LUT            | 
|layer0_N96  | M1r                              | 16x2          | LUT            | 
|layer0_N97  | M1r                              | 16x2          | LUT            | 
|layer0_N98  | M1r                              | 16x2          | LUT            | 
|layer0_N99  | M1r                              | 16x2          | LUT            | 
|layer0_N100 | M1r                              | 16x2          | LUT            | 
|layer0_N101 | M1r                              | 16x2          | LUT            | 
|layer0_N102 | M1r                              | 16x2          | LUT            | 
|layer0_N103 | M1r                              | 16x2          | LUT            | 
|layer0_N104 | M1r                              | 16x2          | LUT            | 
|layer0_N105 | M1r                              | 16x2          | LUT            | 
|layer0_N106 | M1r                              | 16x2          | LUT            | 
|layer0_N107 | M1r                              | 16x2          | LUT            | 
|layer0_N108 | M1r                              | 16x2          | LUT            | 
|layer0_N109 | M1r                              | 16x2          | LUT            | 
|layer0_N110 | M1r                              | 16x1          | LUT            | 
|layer0_N111 | M1r                              | 16x1          | LUT            | 
|layer0_N112 | M1r                              | 16x1          | LUT            | 
|layer0_N113 | M1r                              | 16x1          | LUT            | 
|layer0_N114 | M1r                              | 16x2          | LUT            | 
|layer0_N115 | M1r                              | 16x1          | LUT            | 
|layer0_N116 | M1r                              | 16x2          | LUT            | 
|layer0_N117 | M1r                              | 16x2          | LUT            | 
|layer0_N118 | M1r                              | 16x1          | LUT            | 
|layer0_N119 | M1r                              | 16x2          | LUT            | 
|layer0_N120 | M1r                              | 16x2          | LUT            | 
|layer0_N121 | M1r                              | 16x2          | LUT            | 
|layer0_N122 | M1r                              | 16x1          | LUT            | 
|layer0_N123 | M1r                              | 16x1          | LUT            | 
|layer0_N124 | M1r                              | 16x2          | LUT            | 
|layer0_N125 | M1r                              | 16x2          | LUT            | 
|layer0_N126 | M1r                              | 16x1          | LUT            | 
|layer0_N127 | M1r                              | 16x1          | LUT            | 
|layer1_N0   | M1r                              | 256x2         | LUT            | 
|layer1_N1   | M1r                              | 256x2         | LUT            | 
|layer1_N2   | M1r                              | 256x2         | LUT            | 
|layer1_N3   | M1r                              | 256x2         | LUT            | 
|layer1_N4   | M1r                              | 256x2         | LUT            | 
|layer1_N5   | M1r                              | 256x2         | LUT            | 
|layer1_N6   | M1r                              | 256x2         | LUT            | 
|layer1_N7   | M1r                              | 256x2         | LUT            | 
|layer1_N8   | M1r                              | 256x2         | LUT            | 
|layer1_N9   | M1r                              | 256x2         | LUT            | 
|layer1_N10  | M1r                              | 256x2         | LUT            | 
|layer1_N11  | M1r                              | 256x2         | LUT            | 
|layer1_N12  | M1r                              | 256x2         | LUT            | 
|layer1_N13  | M1r                              | 256x2         | LUT            | 
|layer1_N14  | M1r                              | 256x2         | LUT            | 
|layer1_N15  | M1r                              | 256x2         | LUT            | 
|layer1_N16  | M1r                              | 256x2         | LUT            | 
|layer1_N17  | M1r                              | 256x2         | LUT            | 
|layer1_N18  | M1r                              | 256x2         | LUT            | 
|layer1_N19  | M1r                              | 256x2         | LUT            | 
|layer1_N20  | M1r                              | 256x2         | LUT            | 
|layer1_N21  | M1r                              | 256x2         | LUT            | 
|layer1_N22  | M1r                              | 256x2         | LUT            | 
|layer1_N23  | M1r                              | 256x2         | LUT            | 
|layer1_N24  | M1r                              | 256x2         | LUT            | 
|layer1_N25  | M1r                              | 256x2         | LUT            | 
|layer1_N26  | M1r                              | 256x2         | LUT            | 
|layer1_N27  | M1r                              | 256x2         | LUT            | 
|layer1_N28  | M1r                              | 256x2         | LUT            | 
|layer1_N29  | M1r                              | 256x2         | LUT            | 
|layer1_N30  | M1r                              | 256x2         | LUT            | 
|layer1_N31  | M1r                              | 256x2         | LUT            | 
|layer2_N0   | M1r                              | 16384x2       | LUT            | 
|layer2_N1   | M1r                              | 16384x2       | LUT            | 
|layer2_N2   | M1r                              | 16384x2       | LUT            | 
|layer2_N3   | M1r                              | 16384x2       | LUT            | 
|layer2_N4   | M1r                              | 16384x2       | LUT            | 
|layer2_N5   | M1r                              | 16384x2       | LUT            | 
|layer2_N6   | M1r                              | 16384x2       | LUT            | 
|layer2_N7   | M1r                              | 16384x2       | LUT            | 
|layer2_N8   | M1r                              | 16384x2       | LUT            | 
|layer2_N9   | M1r                              | 16384x2       | LUT            | 
|layer2_N10  | M1r                              | 16384x2       | LUT            | 
|layer2_N11  | M1r                              | 16384x2       | LUT            | 
|layer2_N12  | M1r                              | 16384x2       | LUT            | 
|layer2_N13  | M1r                              | 16384x2       | LUT            | 
|layer2_N14  | M1r                              | 16384x2       | LUT            | 
|logicnet    | layer0_inst/layer0_N17_inst/M1r  | 16x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N83_inst/M1r  | 16x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N84_inst/M1r  | 16x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N85_inst/M1r  | 16x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N86_inst/M1r  | 16x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N87_inst/M1r  | 16x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N88_inst/M1r  | 16x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N89_inst/M1r  | 16x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N90_inst/M1r  | 16x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N91_inst/M1r  | 16x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N92_inst/M1r  | 16x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N93_inst/M1r  | 16x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N94_inst/M1r  | 16x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N95_inst/M1r  | 16x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N96_inst/M1r  | 16x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N97_inst/M1r  | 16x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N98_inst/M1r  | 16x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N99_inst/M1r  | 16x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N100_inst/M1r | 16x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N101_inst/M1r | 16x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N102_inst/M1r | 16x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N103_inst/M1r | 16x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N104_inst/M1r | 16x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N105_inst/M1r | 16x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N106_inst/M1r | 16x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N107_inst/M1r | 16x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N108_inst/M1r | 16x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N109_inst/M1r | 16x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N110_inst/M1r | 16x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N111_inst/M1r | 16x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N112_inst/M1r | 16x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N113_inst/M1r | 16x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N114_inst/M1r | 16x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N115_inst/M1r | 16x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N116_inst/M1r | 16x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N117_inst/M1r | 16x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N118_inst/M1r | 16x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N119_inst/M1r | 16x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N120_inst/M1r | 16x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N121_inst/M1r | 16x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N122_inst/M1r | 16x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N123_inst/M1r | 16x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N124_inst/M1r | 16x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N125_inst/M1r | 16x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N126_inst/M1r | 16x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N127_inst/M1r | 16x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N0_inst/M1r   | 256x2         | LUT            | 
|logicnet    | layer1_inst/layer1_N1_inst/M1r   | 256x2         | LUT            | 
|logicnet    | layer1_inst/layer1_N2_inst/M1r   | 256x2         | LUT            | 
|logicnet    | layer1_inst/layer1_N3_inst/M1r   | 256x2         | LUT            | 
|logicnet    | layer1_inst/layer1_N4_inst/M1r   | 256x2         | LUT            | 
|logicnet    | layer1_inst/layer1_N5_inst/M1r   | 256x2         | LUT            | 
|logicnet    | layer1_inst/layer1_N6_inst/M1r   | 256x2         | LUT            | 
|logicnet    | layer1_inst/layer1_N7_inst/M1r   | 256x2         | LUT            | 
|logicnet    | layer1_inst/layer1_N8_inst/M1r   | 256x2         | LUT            | 
|logicnet    | layer1_inst/layer1_N9_inst/M1r   | 256x2         | LUT            | 
|logicnet    | layer1_inst/layer1_N10_inst/M1r  | 256x2         | LUT            | 
|logicnet    | layer1_inst/layer1_N11_inst/M1r  | 256x2         | LUT            | 
|logicnet    | layer1_inst/layer1_N12_inst/M1r  | 256x2         | LUT            | 
|logicnet    | layer1_inst/layer1_N13_inst/M1r  | 256x2         | LUT            | 
|logicnet    | layer1_inst/layer1_N14_inst/M1r  | 256x2         | LUT            | 
|logicnet    | layer1_inst/layer1_N15_inst/M1r  | 256x2         | LUT            | 
|logicnet    | layer1_inst/layer1_N16_inst/M1r  | 256x2         | LUT            | 
|logicnet    | layer1_inst/layer1_N17_inst/M1r  | 256x2         | LUT            | 
|logicnet    | layer1_inst/layer1_N18_inst/M1r  | 256x2         | LUT            | 
|logicnet    | layer1_inst/layer1_N19_inst/M1r  | 256x2         | LUT            | 
|logicnet    | layer1_inst/layer1_N20_inst/M1r  | 256x2         | LUT            | 
|logicnet    | layer1_inst/layer1_N21_inst/M1r  | 256x2         | LUT            | 
|logicnet    | layer1_inst/layer1_N22_inst/M1r  | 256x2         | LUT            | 
|logicnet    | layer1_inst/layer1_N23_inst/M1r  | 256x2         | LUT            | 
|logicnet    | layer1_inst/layer1_N24_inst/M1r  | 256x2         | LUT            | 
|logicnet    | layer1_inst/layer1_N25_inst/M1r  | 256x2         | LUT            | 
|logicnet    | layer1_inst/layer1_N26_inst/M1r  | 256x2         | LUT            | 
|logicnet    | layer1_inst/layer1_N27_inst/M1r  | 256x2         | LUT            | 
|logicnet    | layer1_inst/layer1_N28_inst/M1r  | 256x2         | LUT            | 
|logicnet    | layer1_inst/layer1_N29_inst/M1r  | 256x2         | LUT            | 
|logicnet    | layer1_inst/layer1_N30_inst/M1r  | 256x2         | LUT            | 
|logicnet    | layer1_inst/layer1_N31_inst/M1r  | 256x2         | LUT            | 
+------------+----------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:09:45 ; elapsed = 00:09:52 . Memory (MB): peak = 4221.113 ; gain = 1015.043 ; free physical = 80525 ; free virtual = 94730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:09:46 ; elapsed = 00:09:53 . Memory (MB): peak = 4224.113 ; gain = 1018.043 ; free physical = 80521 ; free virtual = 94726
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
RETIMING: forward move fails for register layer1_reg/data_out_reg[204] along load instance layer1_inst/layer1_N16_inst/i_2232
RETIMING: forward move fails for register layer1_reg/data_out_reg[204] along load instance layer1_inst/layer1_N16_inst/i_2236
RETIMING: forward move fails for register layer1_reg/data_out_reg[162] along load instance layer1_inst/layer1_N17_inst/i_2241
RETIMING: forward move fails for register layer1_reg/data_out_reg[162] along load instance layer1_inst/layer1_N17_inst/i_2242
RETIMING: forward move fails for register layer1_reg/data_out_reg[148] along load instance layer1_inst/layer1_N16_inst/i_2232
RETIMING: forward move fails for register layer1_reg/data_out_reg[148] along load instance layer1_inst/layer1_N16_inst/i_2236
RETIMING: forward move fails for register layer1_reg/data_out_reg[145] along load instance layer1_inst/layer1_N17_inst/i_2241
RETIMING: forward move fails for register layer1_reg/data_out_reg[145] along load instance layer1_inst/layer1_N17_inst/i_2242
RETIMING: forward move fails for register layer1_reg/data_out_reg[144] along load instance layer1_inst/layer1_N17_inst/i_2241
RETIMING: forward move fails for register layer1_reg/data_out_reg[144] along load instance layer1_inst/layer1_N17_inst/i_2242
RETIMING: forward move fails for register layer1_reg/data_out_reg[138] along load instance layer1_inst/layer1_N17_inst/i_2241
RETIMING: forward move fails for register layer1_reg/data_out_reg[138] along load instance layer1_inst/layer1_N17_inst/i_2242
RETIMING: forward move fails for register layer1_reg/data_out_reg[129] along load instance layer1_inst/layer1_N17_inst/i_2241
RETIMING: forward move fails for register layer1_reg/data_out_reg[129] along load instance layer1_inst/layer1_N17_inst/i_2242
RETIMING: forward move fails for register layer1_reg/data_out_reg[128] along load instance layer1_inst/layer1_N17_inst/i_2241
RETIMING: forward move fails for register layer1_reg/data_out_reg[128] along load instance layer1_inst/layer1_N17_inst/i_2242
RETIMING: forward move fails for register layer1_reg/data_out_reg[105] along load instance layer1_inst/layer1_N16_inst/i_2232
RETIMING: forward move fails for register layer1_reg/data_out_reg[105] along load instance layer1_inst/layer1_N16_inst/i_2236
RETIMING: forward move fails for register layer1_reg/data_out_reg[104] along load instance layer1_inst/layer1_N16_inst/i_2232
RETIMING: forward move fails for register layer1_reg/data_out_reg[104] along load instance layer1_inst/layer1_N16_inst/i_2236
RETIMING: forward move fails for register layer1_reg/data_out_reg[25] along load instance layer1_inst/layer1_N16_inst/i_2232
RETIMING: forward move fails for register layer1_reg/data_out_reg[25] along load instance layer1_inst/layer1_N16_inst/i_2236
RETIMING: forward move fails for register layer1_reg/data_out_reg[24] along load instance layer1_inst/layer1_N16_inst/i_2232
RETIMING: forward move fails for register layer1_reg/data_out_reg[24] along load instance layer1_inst/layer1_N16_inst/i_2236
RETIMING: forward move fails for register layer1_reg/data_out_reg[6] along load instance layer1_inst/layer1_N11_inst/i_2205
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
RETIMING: forward move fails for register layer1_reg/data_out_reg[204] along load instance layer1_inst/layer1_N16_inst/i_2232
RETIMING: forward move fails for register layer1_reg/data_out_reg[204] along load instance layer1_inst/layer1_N16_inst/i_2236
RETIMING: forward move fails for register layer1_reg/data_out_reg[162] along load instance layer1_inst/layer1_N17_inst/i_2241
RETIMING: forward move fails for register layer1_reg/data_out_reg[162] along load instance layer1_inst/layer1_N17_inst/i_2242
RETIMING: forward move fails for register layer1_reg/data_out_reg[148] along load instance layer1_inst/layer1_N16_inst/i_2232
RETIMING: forward move fails for register layer1_reg/data_out_reg[148] along load instance layer1_inst/layer1_N16_inst/i_2236
RETIMING: forward move fails for register layer1_reg/data_out_reg[145] along load instance layer1_inst/layer1_N17_inst/i_2241
RETIMING: forward move fails for register layer1_reg/data_out_reg[145] along load instance layer1_inst/layer1_N17_inst/i_2242
RETIMING: forward move fails for register layer1_reg/data_out_reg[144] along load instance layer1_inst/layer1_N17_inst/i_2241
RETIMING: forward move fails for register layer1_reg/data_out_reg[144] along load instance layer1_inst/layer1_N17_inst/i_2242
RETIMING: forward move fails for register layer1_reg/data_out_reg[138] along load instance layer1_inst/layer1_N17_inst/i_2241
RETIMING: forward move fails for register layer1_reg/data_out_reg[138] along load instance layer1_inst/layer1_N17_inst/i_2242
RETIMING: forward move fails for register layer1_reg/data_out_reg[129] along load instance layer1_inst/layer1_N17_inst/i_2241
RETIMING: forward move fails for register layer1_reg/data_out_reg[129] along load instance layer1_inst/layer1_N17_inst/i_2242
RETIMING: forward move fails for register layer1_reg/data_out_reg[128] along load instance layer1_inst/layer1_N17_inst/i_2241
RETIMING: forward move fails for register layer1_reg/data_out_reg[128] along load instance layer1_inst/layer1_N17_inst/i_2242
RETIMING: forward move fails for register layer1_reg/data_out_reg[105] along load instance layer1_inst/layer1_N16_inst/i_2232
RETIMING: forward move fails for register layer1_reg/data_out_reg[105] along load instance layer1_inst/layer1_N16_inst/i_2236
RETIMING: forward move fails for register layer1_reg/data_out_reg[104] along load instance layer1_inst/layer1_N16_inst/i_2232
RETIMING: forward move fails for register layer1_reg/data_out_reg[104] along load instance layer1_inst/layer1_N16_inst/i_2236
RETIMING: forward move fails for register layer1_reg/data_out_reg[25] along load instance layer1_inst/layer1_N16_inst/i_2232
RETIMING: forward move fails for register layer1_reg/data_out_reg[25] along load instance layer1_inst/layer1_N16_inst/i_2236
RETIMING: forward move fails for register layer1_reg/data_out_reg[24] along load instance layer1_inst/layer1_N16_inst/i_2232
RETIMING: forward move fails for register layer1_reg/data_out_reg[24] along load instance layer1_inst/layer1_N16_inst/i_2236
INFO: [Synth 8-5816] Retiming module `logicnet`
	Numbers of forward move = 5, and backward move = 0

	Retimed registers names:
		layer1_reg/data_out_reg[127]_fret
		layer1_reg/data_out_reg[127]_fret__0
		layer1_reg/data_out_reg[157]_fret
		layer1_reg/data_out_reg[50]_fret
		layer1_reg/data_out_reg[50]_fret__0
		layer1_reg/data_out_reg[50]_fret__1
		layer1_reg/data_out_reg[51]_fret
		layer1_reg/data_out_reg[51]_fret__0
		layer1_reg/data_out_reg[6]_fret
 

INFO: [Synth 8-5816] Retiming module `logicnet' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:09:47 ; elapsed = 00:09:54 . Memory (MB): peak = 4243.145 ; gain = 1037.074 ; free physical = 80612 ; free virtual = 94816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:50 ; elapsed = 00:09:57 . Memory (MB): peak = 4249.082 ; gain = 1043.012 ; free physical = 80611 ; free virtual = 94816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:50 ; elapsed = 00:09:57 . Memory (MB): peak = 4249.082 ; gain = 1043.012 ; free physical = 80611 ; free virtual = 94816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:50 ; elapsed = 00:09:57 . Memory (MB): peak = 4249.082 ; gain = 1043.012 ; free physical = 80611 ; free virtual = 94816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:09:50 ; elapsed = 00:09:57 . Memory (MB): peak = 4249.082 ; gain = 1043.012 ; free physical = 80611 ; free virtual = 94816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:50 ; elapsed = 00:09:57 . Memory (MB): peak = 4249.082 ; gain = 1043.012 ; free physical = 80611 ; free virtual = 94816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:09:50 ; elapsed = 00:09:57 . Memory (MB): peak = 4249.082 ; gain = 1043.012 ; free physical = 80611 ; free virtual = 94816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Retiming Report:
+--------------------+---+
|Retiming summary:   |   | 
+--------------------+---+
|Forward Retiming    | 5 | 
|Backward Retiming   | 0 | 
|New registers added | 9 | 
|Registers deleted   | 6 | 
+--------------------+---+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     8|
|2     |LUT2  |    33|
|3     |LUT3  |    49|
|4     |LUT4  |   130|
|5     |LUT5  |   301|
|6     |LUT6  |  1742|
|7     |MUXF7 |   180|
|8     |MUXF8 |    74|
|9     |FDRE  |   445|
|10    |FDSE  |     4|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:50 ; elapsed = 00:09:57 . Memory (MB): peak = 4249.082 ; gain = 1043.012 ; free physical = 80611 ; free virtual = 94816
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 73 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:09:49 ; elapsed = 00:09:54 . Memory (MB): peak = 4252.992 ; gain = 968.797 ; free physical = 88610 ; free virtual = 102815
Synthesis Optimization Complete : Time (s): cpu = 00:09:55 ; elapsed = 00:09:59 . Memory (MB): peak = 4252.992 ; gain = 1046.922 ; free physical = 88610 ; free virtual = 102815
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4260.051 ; gain = 0.000 ; free physical = 88605 ; free virtual = 102810
INFO: [Netlist 29-17] Analyzing 254 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4280.863 ; gain = 0.000 ; free physical = 88534 ; free virtual = 102739
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 18ee9747
INFO: [Common 17-83] Releasing license: Synthesis
220 Infos, 173 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:10:02 ; elapsed = 00:10:08 . Memory (MB): peak = 4280.863 ; gain = 1524.156 ; free physical = 88733 ; free virtual = 102938
INFO: [Common 17-1381] The checkpoint '/workspace/logicnets/experiments/15_classification_sample/cybernid_sparse/verilog/results_logicnet/vivadocompile/vivadocompile.runs/synth_1/logicnet.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file logicnet_utilization_synth.rpt -pb logicnet_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 23 16:20:13 2024...
