<stg><name>column_filter</name>


<trans_list>

<trans id="243" from="1" to="2">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="2" to="3">
<condition id="252">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="3" to="6">
<condition id="274">
<or_exp><and_exp><literal name="exitcond5_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="3" to="4">
<condition id="277">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="4" to="5">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="5" to="3">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="6" to="2">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="35" op_0_bw="32">
<![CDATA[
entry:0  %tmp_V = alloca i35

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i40* %p_dst_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="35" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(i35* %p_src_data_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:3  %p_read_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_read)

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="35" op_0_bw="64">
<![CDATA[
entry:4  %k_buf_0_val_7_V = alloca [256 x i35], align 8

]]></Node>
<StgValue><ssdm name="k_buf_0_val_7_V"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="35" op_0_bw="64">
<![CDATA[
entry:5  %k_buf_0_val_8_V = alloca [256 x i35], align 8

]]></Node>
<StgValue><ssdm name="k_buf_0_val_8_V"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="35" op_0_bw="64">
<![CDATA[
entry:6  %k_buf_0_val_9_V = alloca [256 x i35], align 8

]]></Node>
<StgValue><ssdm name="k_buf_0_val_9_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="35" op_0_bw="64">
<![CDATA[
entry:7  %k_buf_0_val_10_V = alloca [256 x i35], align 8

]]></Node>
<StgValue><ssdm name="k_buf_0_val_10_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="35" op_0_bw="64">
<![CDATA[
entry:8  %k_buf_0_val_11_V = alloca [256 x i35], align 8

]]></Node>
<StgValue><ssdm name="k_buf_0_val_11_V"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="35" op_0_bw="64">
<![CDATA[
entry:9  %k_buf_0_val_12_V = alloca [256 x i35], align 8

]]></Node>
<StgValue><ssdm name="k_buf_0_val_12_V"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="35" op_0_bw="64">
<![CDATA[
entry:10  %k_buf_0_val_13_V = alloca [256 x i35], align 8

]]></Node>
<StgValue><ssdm name="k_buf_0_val_13_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:11  call void (...)* @_ssdm_op_SpecInterface(i32* %cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:12  call void (...)* @_ssdm_op_SpecInterface(i32* %rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13  %stop_row = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %rows)

]]></Node>
<StgValue><ssdm name="stop_row"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14  %widthloop = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %cols)

]]></Node>
<StgValue><ssdm name="widthloop"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:15  call void (...)* @_ssdm_op_SpecInterface(i32* %rows_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:16  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %rows_out, i32 %stop_row)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:17  call void (...)* @_ssdm_op_SpecInterface(i32* %cols_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:18  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %cols_out, i32 %widthloop)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:19  %rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([61 x i8]* @hls_KD_KD_LineBuffe_3) nounwind

]]></Node>
<StgValue><ssdm name="rbegin_i_i"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
entry:20  %rend_i_0_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([61 x i8]* @hls_KD_KD_LineBuffe_3, i32 %rbegin_i_i) nounwind

]]></Node>
<StgValue><ssdm name="rend_i_0_i"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:21  %anchor_y_1_cast3_i2_s = select i1 %p_read_1, i32 3, i32 0

]]></Node>
<StgValue><ssdm name="anchor_y_1_cast3_i2_s"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:22  %start_row_cast_i_cas = select i1 %p_read_1, i32 3, i32 6

]]></Node>
<StgValue><ssdm name="start_row_cast_i_cas"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:23  %tmp_10_i = add i32 %stop_row, 7

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:24  %tmp_11_i = sub i32 %tmp_10_i, %anchor_y_1_cast3_i2_s

]]></Node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:25  %index = add nsw i32 %stop_row, -7

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:26  %not_read = xor i1 %p_read_1, true

]]></Node>
<StgValue><ssdm name="not_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="1">
<![CDATA[
entry:27  %y_0_1_cast_i = zext i1 %not_read to i32

]]></Node>
<StgValue><ssdm name="y_0_1_cast_i"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:28  %y_0_2_cast_i_cast = select i1 %p_read_1, i32 0, i32 2

]]></Node>
<StgValue><ssdm name="y_0_2_cast_i_cast"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:29  %y_0_3_cast_i_cast = select i1 %p_read_1, i32 0, i32 3

]]></Node>
<StgValue><ssdm name="y_0_3_cast_i_cast"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:30  %y_0_4_cast_i_cast = select i1 %p_read_1, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="y_0_4_cast_i_cast"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:31  %y_0_5_cast_i_cast = select i1 %p_read_1, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="y_0_5_cast_i_cast"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
entry:32  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %t_V = phi i32 [ 0, %entry ], [ %i_V, %5 ]

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %exitcond4_i = icmp eq i32 %t_V, %tmp_11_i

]]></Node>
<StgValue><ssdm name="exitcond4_i"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 263, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %i_V = add i32 %t_V, 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond4_i, label %.exit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_13_i = icmp ult i32 %t_V, %stop_row

]]></Node>
<StgValue><ssdm name="tmp_13_i"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_14_i = icmp ugt i32 %t_V, %start_row_cast_i_cas

]]></Node>
<StgValue><ssdm name="tmp_14_i"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_15_i = icmp ugt i32 %t_V, %stop_row

]]></Node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_138_0_i = add i32 -1, %t_V

]]></Node>
<StgValue><ssdm name="tmp_138_0_i"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_138_0_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %rev = xor i1 %tmp_13, true

]]></Node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_140_0_i = icmp slt i32 %tmp_138_0_i, %stop_row

]]></Node>
<StgValue><ssdm name="tmp_140_0_i"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %or_cond_i1_0_i = and i1 %tmp_140_0_i, %rev

]]></Node>
<StgValue><ssdm name="or_cond_i1_0_i"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_138_0_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %p_assign_4_0_i = select i1 %tmp_14, i32 0, i32 %tmp_10_i

]]></Node>
<StgValue><ssdm name="p_assign_4_0_i"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %p_assign_3_0_1_i = add i32 -2, %t_V

]]></Node>
<StgValue><ssdm name="p_assign_3_0_1_i"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_3_0_1_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  %rev2 = xor i1 %tmp_15, true

]]></Node>
<StgValue><ssdm name="rev2"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_140_0_1_i = icmp slt i32 %p_assign_3_0_1_i, %stop_row

]]></Node>
<StgValue><ssdm name="tmp_140_0_1_i"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16  %or_cond_i1_0_1_i = and i1 %tmp_140_0_1_i, %rev2

]]></Node>
<StgValue><ssdm name="or_cond_i1_0_1_i"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_3_0_1_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  %p_assign_4_0_1_i = select i1 %tmp_16, i32 0, i32 %tmp_10_i

]]></Node>
<StgValue><ssdm name="p_assign_4_0_1_i"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %p_assign_3_0_2_i = add i32 -3, %t_V

]]></Node>
<StgValue><ssdm name="p_assign_3_0_2_i"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_3_0_2_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:21  %rev3 = xor i1 %tmp_17, true

]]></Node>
<StgValue><ssdm name="rev3"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_140_0_2_i = icmp slt i32 %p_assign_3_0_2_i, %stop_row

]]></Node>
<StgValue><ssdm name="tmp_140_0_2_i"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:23  %or_cond_i1_0_2_i = and i1 %tmp_140_0_2_i, %rev3

]]></Node>
<StgValue><ssdm name="or_cond_i1_0_2_i"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:24  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_3_0_2_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %p_assign_4_0_2_i = select i1 %tmp_18, i32 0, i32 %tmp_10_i

]]></Node>
<StgValue><ssdm name="p_assign_4_0_2_i"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %p_assign_3_0_3_i = add i32 -4, %t_V

]]></Node>
<StgValue><ssdm name="p_assign_3_0_3_i"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:27  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_3_0_3_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:28  %rev4 = xor i1 %tmp_19, true

]]></Node>
<StgValue><ssdm name="rev4"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_140_0_3_i = icmp slt i32 %p_assign_3_0_3_i, %stop_row

]]></Node>
<StgValue><ssdm name="tmp_140_0_3_i"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:30  %or_cond_i1_0_3_i = and i1 %tmp_140_0_3_i, %rev4

]]></Node>
<StgValue><ssdm name="or_cond_i1_0_3_i"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:31  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_3_0_3_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:32  %p_assign_4_0_3_i = select i1 %tmp_20, i32 0, i32 %tmp_10_i

]]></Node>
<StgValue><ssdm name="p_assign_4_0_3_i"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %p_assign_3_0_4_i = add i32 -5, %t_V

]]></Node>
<StgValue><ssdm name="p_assign_3_0_4_i"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:34  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_3_0_4_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:35  %rev5 = xor i1 %tmp_21, true

]]></Node>
<StgValue><ssdm name="rev5"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_140_0_4_i = icmp slt i32 %p_assign_3_0_4_i, %stop_row

]]></Node>
<StgValue><ssdm name="tmp_140_0_4_i"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:37  %or_cond_i1_0_4_i = and i1 %tmp_140_0_4_i, %rev5

]]></Node>
<StgValue><ssdm name="or_cond_i1_0_4_i"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:38  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_3_0_4_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:39  %p_assign_4_0_4_i = select i1 %tmp_22, i32 0, i32 %tmp_10_i

]]></Node>
<StgValue><ssdm name="p_assign_4_0_4_i"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %p_assign_3_0_5_i = add i32 -6, %t_V

]]></Node>
<StgValue><ssdm name="p_assign_3_0_5_i"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:41  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_3_0_5_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:42  %rev6 = xor i1 %tmp_23, true

]]></Node>
<StgValue><ssdm name="rev6"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_140_0_5_i = icmp slt i32 %p_assign_3_0_5_i, %stop_row

]]></Node>
<StgValue><ssdm name="tmp_140_0_5_i"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:44  %or_cond_i1_0_5_i = and i1 %tmp_140_0_5_i, %rev6

]]></Node>
<StgValue><ssdm name="or_cond_i1_0_5_i"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:45  %tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_3_0_5_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:46  %p_assign_4_0_5_i = select i1 %tmp_24, i32 0, i32 %tmp_10_i

]]></Node>
<StgValue><ssdm name="p_assign_4_0_5_i"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %p_assign_3_0_6_i = add i32 -7, %t_V

]]></Node>
<StgValue><ssdm name="p_assign_3_0_6_i"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_3_0_6_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:49  %rev7 = xor i1 %tmp_25, true

]]></Node>
<StgValue><ssdm name="rev7"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %tmp_140_0_6_i = icmp slt i32 %p_assign_3_0_6_i, %stop_row

]]></Node>
<StgValue><ssdm name="tmp_140_0_6_i"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:51  %or_cond_i1_0_6_i = and i1 %tmp_140_0_6_i, %rev7

]]></Node>
<StgValue><ssdm name="or_cond_i1_0_6_i"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:52  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_3_0_6_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:53  %p_assign_4_0_6_i = select i1 %tmp_26, i32 0, i32 %tmp_10_i

]]></Node>
<StgValue><ssdm name="p_assign_4_0_6_i"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %tmp_128_0_i = icmp eq i32 %t_V, 0

]]></Node>
<StgValue><ssdm name="tmp_128_0_i"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55  %tmp_128_0_1_i = icmp eq i32 %y_0_1_cast_i, %t_V

]]></Node>
<StgValue><ssdm name="tmp_128_0_1_i"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56  %tmp_128_0_2_i = icmp eq i32 %y_0_2_cast_i_cast, %t_V

]]></Node>
<StgValue><ssdm name="tmp_128_0_2_i"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:57  %tmp_128_0_3_i = icmp eq i32 %y_0_3_cast_i_cast, %t_V

]]></Node>
<StgValue><ssdm name="tmp_128_0_3_i"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58  %tmp_128_0_4_i = icmp eq i32 %y_0_4_cast_i_cast, %t_V

]]></Node>
<StgValue><ssdm name="tmp_128_0_4_i"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:59  %tmp_128_0_5_i = icmp eq i32 %y_0_5_cast_i_cast, %t_V

]]></Node>
<StgValue><ssdm name="tmp_128_0_5_i"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:60  %tmp_128_0_6_i = icmp eq i32 %start_row_cast_i_cas, %t_V

]]></Node>
<StgValue><ssdm name="tmp_128_0_6_i"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:61  %y_1_0_i = select i1 %or_cond_i1_0_i, i32 %tmp_138_0_i, i32 %p_assign_4_0_i

]]></Node>
<StgValue><ssdm name="y_1_0_i"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  %row_assign_7_0_i = sub nsw i32 %y_1_0_i, %index

]]></Node>
<StgValue><ssdm name="row_assign_7_0_i"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="3" op_0_bw="32">
<![CDATA[
:63  %tmp_27 = trunc i32 %row_assign_7_0_i to i3

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:64  %y_1_0_1_i = select i1 %or_cond_i1_0_1_i, i32 %p_assign_3_0_1_i, i32 %p_assign_4_0_1_i

]]></Node>
<StgValue><ssdm name="y_1_0_1_i"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %row_assign_7_0_1_i = sub nsw i32 %y_1_0_1_i, %index

]]></Node>
<StgValue><ssdm name="row_assign_7_0_1_i"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="3" op_0_bw="32">
<![CDATA[
:66  %tmp_28 = trunc i32 %row_assign_7_0_1_i to i3

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:67  %y_1_0_2_i = select i1 %or_cond_i1_0_2_i, i32 %p_assign_3_0_2_i, i32 %p_assign_4_0_2_i

]]></Node>
<StgValue><ssdm name="y_1_0_2_i"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %row_assign_7_0_2_i = sub nsw i32 %y_1_0_2_i, %index

]]></Node>
<StgValue><ssdm name="row_assign_7_0_2_i"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="32">
<![CDATA[
:69  %tmp_29 = trunc i32 %row_assign_7_0_2_i to i3

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:70  %y_1_0_3_i = select i1 %or_cond_i1_0_3_i, i32 %p_assign_3_0_3_i, i32 %p_assign_4_0_3_i

]]></Node>
<StgValue><ssdm name="y_1_0_3_i"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:71  %row_assign_7_0_3_i = sub nsw i32 %y_1_0_3_i, %index

]]></Node>
<StgValue><ssdm name="row_assign_7_0_3_i"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="3" op_0_bw="32">
<![CDATA[
:72  %tmp_30 = trunc i32 %row_assign_7_0_3_i to i3

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:73  %y_1_0_4_i = select i1 %or_cond_i1_0_4_i, i32 %p_assign_3_0_4_i, i32 %p_assign_4_0_4_i

]]></Node>
<StgValue><ssdm name="y_1_0_4_i"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %row_assign_7_0_4_i = sub nsw i32 %y_1_0_4_i, %index

]]></Node>
<StgValue><ssdm name="row_assign_7_0_4_i"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="3" op_0_bw="32">
<![CDATA[
:75  %tmp_31 = trunc i32 %row_assign_7_0_4_i to i3

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:76  %y_1_0_5_i = select i1 %or_cond_i1_0_5_i, i32 %p_assign_3_0_5_i, i32 %p_assign_4_0_5_i

]]></Node>
<StgValue><ssdm name="y_1_0_5_i"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:77  %row_assign_7_0_5_i = sub nsw i32 %y_1_0_5_i, %index

]]></Node>
<StgValue><ssdm name="row_assign_7_0_5_i"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="3" op_0_bw="32">
<![CDATA[
:78  %tmp_32 = trunc i32 %row_assign_7_0_5_i to i3

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:79  %y_1_0_6_i = select i1 %or_cond_i1_0_6_i, i32 %p_assign_3_0_6_i, i32 %p_assign_4_0_6_i

]]></Node>
<StgValue><ssdm name="y_1_0_6_i"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80  %row_assign_7_0_6_i = sub nsw i32 %y_1_0_6_i, %index

]]></Node>
<StgValue><ssdm name="row_assign_7_0_6_i"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="3" op_0_bw="32">
<![CDATA[
:81  %tmp_33 = trunc i32 %row_assign_7_0_6_i to i3

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
:82  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %t_V_2 = phi i32 [ 0, %1 ], [ %j_V, %._crit_edge357.0.i ]

]]></Node>
<StgValue><ssdm name="t_V_2"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %exitcond5_i = icmp eq i32 %t_V_2, %widthloop

]]></Node>
<StgValue><ssdm name="exitcond5_i"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 256, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %j_V = add i32 %t_V_2, 1

]]></Node>
<StgValue><ssdm name="j_V"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond5_i, label %5, label %"operator().exit.0.0.i"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="32">
<![CDATA[
operator().exit.0.0.i:3  %tmp_111_0_i = zext i32 %t_V_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_111_0_i"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator().exit.0.0.i:4  %k_buf_0_val_13_V_a = getelementptr [256 x i35]* %k_buf_0_val_13_V, i64 0, i64 %tmp_111_0_i

]]></Node>
<StgValue><ssdm name="k_buf_0_val_13_V_a"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="35" op_0_bw="8">
<![CDATA[
operator().exit.0.0.i:5  %col_buf_0_val_0_V_s = load i35* %k_buf_0_val_13_V_a, align 8

]]></Node>
<StgValue><ssdm name="col_buf_0_val_0_V_s"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator().exit.0.0.i:6  %k_buf_0_val_12_V_a = getelementptr [256 x i35]* %k_buf_0_val_12_V, i64 0, i64 %tmp_111_0_i

]]></Node>
<StgValue><ssdm name="k_buf_0_val_12_V_a"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="35" op_0_bw="8">
<![CDATA[
operator().exit.0.0.i:7  %col_buf_0_val_1_V_s = load i35* %k_buf_0_val_12_V_a, align 8

]]></Node>
<StgValue><ssdm name="col_buf_0_val_1_V_s"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator().exit.0.0.i:8  %k_buf_0_val_11_V_a = getelementptr [256 x i35]* %k_buf_0_val_11_V, i64 0, i64 %tmp_111_0_i

]]></Node>
<StgValue><ssdm name="k_buf_0_val_11_V_a"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="35" op_0_bw="8">
<![CDATA[
operator().exit.0.0.i:9  %col_buf_0_val_2_V_s = load i35* %k_buf_0_val_11_V_a, align 8

]]></Node>
<StgValue><ssdm name="col_buf_0_val_2_V_s"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator().exit.0.0.i:10  %k_buf_0_val_10_V_a = getelementptr [256 x i35]* %k_buf_0_val_10_V, i64 0, i64 %tmp_111_0_i

]]></Node>
<StgValue><ssdm name="k_buf_0_val_10_V_a"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="35" op_0_bw="8">
<![CDATA[
operator().exit.0.0.i:11  %col_buf_0_val_3_V_s = load i35* %k_buf_0_val_10_V_a, align 8

]]></Node>
<StgValue><ssdm name="col_buf_0_val_3_V_s"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator().exit.0.0.i:12  %k_buf_0_val_9_V_ad = getelementptr [256 x i35]* %k_buf_0_val_9_V, i64 0, i64 %tmp_111_0_i

]]></Node>
<StgValue><ssdm name="k_buf_0_val_9_V_ad"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="35" op_0_bw="8">
<![CDATA[
operator().exit.0.0.i:13  %col_buf_0_val_4_V_s = load i35* %k_buf_0_val_9_V_ad, align 8

]]></Node>
<StgValue><ssdm name="col_buf_0_val_4_V_s"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator().exit.0.0.i:14  %k_buf_0_val_8_V_ad = getelementptr [256 x i35]* %k_buf_0_val_8_V, i64 0, i64 %tmp_111_0_i

]]></Node>
<StgValue><ssdm name="k_buf_0_val_8_V_ad"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="35" op_0_bw="8">
<![CDATA[
operator().exit.0.0.i:15  %col_buf_0_val_5_V_s = load i35* %k_buf_0_val_8_V_ad, align 8

]]></Node>
<StgValue><ssdm name="col_buf_0_val_5_V_s"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator().exit.0.0.i:16  %k_buf_0_val_7_V_ad = getelementptr [256 x i35]* %k_buf_0_val_7_V, i64 0, i64 %tmp_111_0_i

]]></Node>
<StgValue><ssdm name="k_buf_0_val_7_V_ad"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="35" op_0_bw="8">
<![CDATA[
operator().exit.0.0.i:17  %col_buf_0_val_6_V_s = load i35* %k_buf_0_val_7_V_ad, align 8

]]></Node>
<StgValue><ssdm name="col_buf_0_val_6_V_s"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
operator().exit.0.0.i:18  br i1 %tmp_13_i, label %4, label %._crit_edge352.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge352.0.i:0  br i1 %tmp_14_i, label %3, label %.preheader347.preheader.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
<literal name="tmp_14_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader347.preheader.0.i:0  br i1 %tmp_128_0_i, label %"operator().exit385.0.0.i", label %.preheader347.0.1.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
<literal name="tmp_14_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader347.0.1.i:0  br i1 %tmp_128_0_1_i, label %"operator().exit385.0.1.i", label %.preheader347.0.2.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
<literal name="tmp_14_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader347.0.2.i:0  br i1 %tmp_128_0_2_i, label %"operator().exit385.0.2.i", label %.preheader347.0.3.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
<literal name="tmp_14_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader347.0.3.i:0  br i1 %tmp_128_0_3_i, label %"operator().exit385.0.3.i", label %.preheader347.0.4.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
<literal name="tmp_14_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader347.0.4.i:0  br i1 %tmp_128_0_4_i, label %"operator().exit385.0.4.i", label %.preheader347.0.5.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
<literal name="tmp_14_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader347.0.5.i:0  br i1 %tmp_128_0_5_i, label %"operator().exit385.0.5.i", label %.preheader347.0.6.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
<literal name="tmp_14_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader347.0.6.i:0  br i1 %tmp_128_0_6_i, label %"operator().exit385.0.6.i", label %.preheader347.0.7.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
<literal name="tmp_14_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
.preheader347.0.7.i:0  br label %.loopexit.0.i_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
<literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_13_i, label %.preheader.preheader.0.i, label %._crit_edge354.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
<literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge354.0.i:0  br label %.loopexit.0.i_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit.0.i_ifconv:14  br i1 %tmp_14_i, label %"apply<ap_int<35>, ap_fixed<40, 40, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 7, 1>.exit.0.i", label %._crit_edge357.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
operator().exit.0.0.i:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
operator().exit.0.0.i:1  %tmp_4_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
operator().exit.0.0.i:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="35" op_0_bw="8">
<![CDATA[
operator().exit.0.0.i:5  %col_buf_0_val_0_V_s = load i35* %k_buf_0_val_13_V_a, align 8

]]></Node>
<StgValue><ssdm name="col_buf_0_val_0_V_s"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="35" op_0_bw="8">
<![CDATA[
operator().exit.0.0.i:7  %col_buf_0_val_1_V_s = load i35* %k_buf_0_val_12_V_a, align 8

]]></Node>
<StgValue><ssdm name="col_buf_0_val_1_V_s"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="35" op_0_bw="8">
<![CDATA[
operator().exit.0.0.i:9  %col_buf_0_val_2_V_s = load i35* %k_buf_0_val_11_V_a, align 8

]]></Node>
<StgValue><ssdm name="col_buf_0_val_2_V_s"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="35" op_0_bw="8">
<![CDATA[
operator().exit.0.0.i:11  %col_buf_0_val_3_V_s = load i35* %k_buf_0_val_10_V_a, align 8

]]></Node>
<StgValue><ssdm name="col_buf_0_val_3_V_s"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="35" op_0_bw="8">
<![CDATA[
operator().exit.0.0.i:13  %col_buf_0_val_4_V_s = load i35* %k_buf_0_val_9_V_ad, align 8

]]></Node>
<StgValue><ssdm name="col_buf_0_val_4_V_s"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="35" op_0_bw="8">
<![CDATA[
operator().exit.0.0.i:15  %col_buf_0_val_5_V_s = load i35* %k_buf_0_val_8_V_ad, align 8

]]></Node>
<StgValue><ssdm name="col_buf_0_val_5_V_s"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="35" op_0_bw="8">
<![CDATA[
operator().exit.0.0.i:17  %col_buf_0_val_6_V_s = load i35* %k_buf_0_val_7_V_ad, align 8

]]></Node>
<StgValue><ssdm name="col_buf_0_val_6_V_s"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="tmp_13_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
:0  %tmp_V_2 = call i35 @_ssdm_op_Read.ap_fifo.volatile.i35P(i35* %p_src_data_stream_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="tmp_13_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="35" op_1_bw="35">
<![CDATA[
:1  store i35 %tmp_V_2, i35* %tmp_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="tmp_13_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge352.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_15_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="35" op_0_bw="35" op_1_bw="35" op_2_bw="35" op_3_bw="35" op_4_bw="35" op_5_bw="35" op_6_bw="35" op_7_bw="35" op_8_bw="3">
<![CDATA[
.loopexit.0.i_ifconv:6  %tmp_3 = call i35 @_ssdm_op_Mux.ap_auto.7i35.i3(i35 %col_buf_0_val_0_V_s, i35 %col_buf_0_val_1_V_s, i35 %col_buf_0_val_2_V_s, i35 %col_buf_0_val_3_V_s, i35 %col_buf_0_val_4_V_s, i35 %col_buf_0_val_5_V_s, i35 %col_buf_0_val_6_V_s, i3 %tmp_30)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="35" op_0_bw="1" op_1_bw="35" op_2_bw="35">
<![CDATA[
.loopexit.0.i_ifconv:7  %src_kernel_winY_0_v_3 = select i1 %tmp_15_i, i35 %tmp_3, i35 %col_buf_0_val_3_V_s

]]></Node>
<StgValue><ssdm name="src_kernel_winY_0_v_3"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_15_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="35" op_0_bw="35" op_1_bw="35" op_2_bw="35" op_3_bw="35" op_4_bw="35" op_5_bw="35" op_6_bw="35" op_7_bw="35" op_8_bw="3">
<![CDATA[
.loopexit.0.i_ifconv:8  %tmp_4 = call i35 @_ssdm_op_Mux.ap_auto.7i35.i3(i35 %col_buf_0_val_0_V_s, i35 %col_buf_0_val_1_V_s, i35 %col_buf_0_val_2_V_s, i35 %col_buf_0_val_3_V_s, i35 %col_buf_0_val_4_V_s, i35 %col_buf_0_val_5_V_s, i35 %col_buf_0_val_6_V_s, i3 %tmp_31)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="35" op_0_bw="1" op_1_bw="35" op_2_bw="35">
<![CDATA[
.loopexit.0.i_ifconv:9  %src_kernel_winY_0_v_4 = select i1 %tmp_15_i, i35 %tmp_4, i35 %col_buf_0_val_2_V_s

]]></Node>
<StgValue><ssdm name="src_kernel_winY_0_v_4"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="tmp_15_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="35" op_0_bw="35" op_1_bw="35" op_2_bw="35" op_3_bw="35" op_4_bw="35" op_5_bw="35" op_6_bw="35" op_7_bw="35" op_8_bw="3">
<![CDATA[
.loopexit.0.i_ifconv:10  %tmp_5 = call i35 @_ssdm_op_Mux.ap_auto.7i35.i3(i35 %col_buf_0_val_0_V_s, i35 %col_buf_0_val_1_V_s, i35 %col_buf_0_val_2_V_s, i35 %col_buf_0_val_3_V_s, i35 %col_buf_0_val_4_V_s, i35 %col_buf_0_val_5_V_s, i35 %col_buf_0_val_6_V_s, i3 %tmp_32)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="35" op_0_bw="1" op_1_bw="35" op_2_bw="35">
<![CDATA[
.loopexit.0.i_ifconv:11  %src_kernel_winY_0_v_5 = select i1 %tmp_15_i, i35 %tmp_5, i35 %col_buf_0_val_1_V_s

]]></Node>
<StgValue><ssdm name="src_kernel_winY_0_v_5"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_15_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="35" op_0_bw="35" op_1_bw="35" op_2_bw="35" op_3_bw="35" op_4_bw="35" op_5_bw="35" op_6_bw="35" op_7_bw="35" op_8_bw="3">
<![CDATA[
.loopexit.0.i_ifconv:12  %tmp_6 = call i35 @_ssdm_op_Mux.ap_auto.7i35.i3(i35 %col_buf_0_val_0_V_s, i35 %col_buf_0_val_1_V_s, i35 %col_buf_0_val_2_V_s, i35 %col_buf_0_val_3_V_s, i35 %col_buf_0_val_4_V_s, i35 %col_buf_0_val_5_V_s, i35 %col_buf_0_val_6_V_s, i3 %tmp_33)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="35" op_0_bw="1" op_1_bw="35" op_2_bw="35">
<![CDATA[
.loopexit.0.i_ifconv:13  %src_kernel_winY_0_v_6 = select i1 %tmp_15_i, i35 %tmp_6, i35 %col_buf_0_val_0_V_s

]]></Node>
<StgValue><ssdm name="src_kernel_winY_0_v_6"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="36" op_0_bw="35">
<![CDATA[
apply<ap_int<35>, ap_fixed<40, 40, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 7, 1>.exit.0.i:0  %OP1_V_0_0_i = sext i35 %src_kernel_winY_0_v_6 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_0_0_i"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="36" op_0_bw="35">
<![CDATA[
apply<ap_int<35>, ap_fixed<40, 40, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 7, 1>.exit.0.i:1  %OP1_V_0_1_i = sext i35 %src_kernel_winY_0_v_5 to i36

]]></Node>
<StgValue><ssdm name="OP1_V_0_1_i"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
apply<ap_int<35>, ap_fixed<40, 40, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 7, 1>.exit.0.i:2  %addconv_i = add nsw i36 %OP1_V_0_1_i, %OP1_V_0_0_i

]]></Node>
<StgValue><ssdm name="addconv_i"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="37" op_0_bw="36">
<![CDATA[
apply<ap_int<35>, ap_fixed<40, 40, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 7, 1>.exit.0.i:3  %p_Val2_14_0_1_cast = sext i36 %addconv_i to i37

]]></Node>
<StgValue><ssdm name="p_Val2_14_0_1_cast"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="36" op_0_bw="35">
<![CDATA[
apply<ap_int<35>, ap_fixed<40, 40, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 7, 1>.exit.0.i:4  %tmp_164_0_2_cast_i_c = sext i35 %src_kernel_winY_0_v_4 to i36

]]></Node>
<StgValue><ssdm name="tmp_164_0_2_cast_i_c"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="36" op_0_bw="35">
<![CDATA[
apply<ap_int<35>, ap_fixed<40, 40, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 7, 1>.exit.0.i:5  %tmp_164_0_3_cast_i_c = sext i35 %src_kernel_winY_0_v_3 to i36

]]></Node>
<StgValue><ssdm name="tmp_164_0_3_cast_i_c"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
apply<ap_int<35>, ap_fixed<40, 40, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 7, 1>.exit.0.i:6  %tmp = add i36 %tmp_164_0_2_cast_i_c, %tmp_164_0_3_cast_i_c

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="37" op_0_bw="36">
<![CDATA[
apply<ap_int<35>, ap_fixed<40, 40, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 7, 1>.exit.0.i:7  %tmp_cast = sext i36 %tmp to i37

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
apply<ap_int<35>, ap_fixed<40, 40, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 7, 1>.exit.0.i:8  %p_Val2_14_0_3_i = add i37 %tmp_cast, %p_Val2_14_0_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_14_0_3_i"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge357.0.i:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str11, i32 %tmp_4_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge357.0.i:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp><literal name="tmp_14_i" val="0"/>
<literal name="tmp_128_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="35" op_0_bw="35">
<![CDATA[
operator().exit385.0.0.i:0  %tmp_V_load_1 = load i35* %tmp_V

]]></Node>
<StgValue><ssdm name="tmp_V_load_1"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp><literal name="tmp_14_i" val="0"/>
<literal name="tmp_128_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="35" op_1_bw="8">
<![CDATA[
operator().exit385.0.0.i:1  store i35 %tmp_V_load_1, i35* %k_buf_0_val_13_V_a, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp><literal name="tmp_14_i" val="0"/>
<literal name="tmp_128_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
operator().exit385.0.0.i:2  br label %.preheader347.0.1.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="tmp_14_i" val="0"/>
<literal name="tmp_128_0_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="35" op_0_bw="35">
<![CDATA[
operator().exit385.0.1.i:0  %tmp_V_load_2 = load i35* %tmp_V

]]></Node>
<StgValue><ssdm name="tmp_V_load_2"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="tmp_14_i" val="0"/>
<literal name="tmp_128_0_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="35" op_1_bw="8">
<![CDATA[
operator().exit385.0.1.i:1  store i35 %tmp_V_load_2, i35* %k_buf_0_val_12_V_a, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="tmp_14_i" val="0"/>
<literal name="tmp_128_0_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
operator().exit385.0.1.i:2  br label %.preheader347.0.2.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp><literal name="tmp_14_i" val="0"/>
<literal name="tmp_128_0_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="35" op_0_bw="35">
<![CDATA[
operator().exit385.0.2.i:0  %tmp_V_load_3 = load i35* %tmp_V

]]></Node>
<StgValue><ssdm name="tmp_V_load_3"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp><literal name="tmp_14_i" val="0"/>
<literal name="tmp_128_0_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="35" op_1_bw="8">
<![CDATA[
operator().exit385.0.2.i:1  store i35 %tmp_V_load_3, i35* %k_buf_0_val_11_V_a, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp><literal name="tmp_14_i" val="0"/>
<literal name="tmp_128_0_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
operator().exit385.0.2.i:2  br label %.preheader347.0.3.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_14_i" val="0"/>
<literal name="tmp_128_0_3_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="35" op_0_bw="35">
<![CDATA[
operator().exit385.0.3.i:0  %tmp_V_load_4 = load i35* %tmp_V

]]></Node>
<StgValue><ssdm name="tmp_V_load_4"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_14_i" val="0"/>
<literal name="tmp_128_0_3_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="35" op_1_bw="8">
<![CDATA[
operator().exit385.0.3.i:1  store i35 %tmp_V_load_4, i35* %k_buf_0_val_10_V_a, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_14_i" val="0"/>
<literal name="tmp_128_0_3_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
operator().exit385.0.3.i:2  br label %.preheader347.0.4.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp><literal name="tmp_14_i" val="0"/>
<literal name="tmp_128_0_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="35" op_0_bw="35">
<![CDATA[
operator().exit385.0.4.i:0  %tmp_V_load_5 = load i35* %tmp_V

]]></Node>
<StgValue><ssdm name="tmp_V_load_5"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp><literal name="tmp_14_i" val="0"/>
<literal name="tmp_128_0_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="35" op_1_bw="8">
<![CDATA[
operator().exit385.0.4.i:1  store i35 %tmp_V_load_5, i35* %k_buf_0_val_9_V_ad, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp><literal name="tmp_14_i" val="0"/>
<literal name="tmp_128_0_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
operator().exit385.0.4.i:2  br label %.preheader347.0.5.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_14_i" val="0"/>
<literal name="tmp_128_0_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="35" op_0_bw="35">
<![CDATA[
operator().exit385.0.5.i:0  %tmp_V_load_6 = load i35* %tmp_V

]]></Node>
<StgValue><ssdm name="tmp_V_load_6"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_14_i" val="0"/>
<literal name="tmp_128_0_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="35" op_1_bw="8">
<![CDATA[
operator().exit385.0.5.i:1  store i35 %tmp_V_load_6, i35* %k_buf_0_val_8_V_ad, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_14_i" val="0"/>
<literal name="tmp_128_0_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
operator().exit385.0.5.i:2  br label %.preheader347.0.6.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="tmp_14_i" val="0"/>
<literal name="tmp_128_0_6_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="35" op_0_bw="35">
<![CDATA[
operator().exit385.0.6.i:0  %tmp_V_load_7 = load i35* %tmp_V

]]></Node>
<StgValue><ssdm name="tmp_V_load_7"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="tmp_14_i" val="0"/>
<literal name="tmp_128_0_6_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="35" op_1_bw="8">
<![CDATA[
operator().exit385.0.6.i:1  store i35 %tmp_V_load_7, i35* %k_buf_0_val_7_V_ad, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="tmp_14_i" val="0"/>
<literal name="tmp_128_0_6_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
operator().exit385.0.6.i:2  br label %.preheader347.0.7.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="tmp_13_i" val="1"/>
<literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="35" op_0_bw="35">
<![CDATA[
.preheader.preheader.0.i:0  %tmp_V_load = load i35* %tmp_V

]]></Node>
<StgValue><ssdm name="tmp_V_load"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="tmp_13_i" val="1"/>
<literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="35" op_1_bw="8">
<![CDATA[
.preheader.preheader.0.i:1  store i35 %col_buf_0_val_1_V_s, i35* %k_buf_0_val_13_V_a, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="tmp_13_i" val="1"/>
<literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="35" op_1_bw="8">
<![CDATA[
.preheader.preheader.0.i:2  store i35 %col_buf_0_val_2_V_s, i35* %k_buf_0_val_12_V_a, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="tmp_13_i" val="1"/>
<literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="35" op_1_bw="8">
<![CDATA[
.preheader.preheader.0.i:3  store i35 %col_buf_0_val_3_V_s, i35* %k_buf_0_val_11_V_a, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="tmp_13_i" val="1"/>
<literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="35" op_1_bw="8">
<![CDATA[
.preheader.preheader.0.i:4  store i35 %col_buf_0_val_4_V_s, i35* %k_buf_0_val_10_V_a, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="tmp_13_i" val="1"/>
<literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="35" op_1_bw="8">
<![CDATA[
.preheader.preheader.0.i:5  store i35 %col_buf_0_val_5_V_s, i35* %k_buf_0_val_9_V_ad, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="tmp_13_i" val="1"/>
<literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="35" op_1_bw="8">
<![CDATA[
.preheader.preheader.0.i:6  store i35 %col_buf_0_val_6_V_s, i35* %k_buf_0_val_8_V_ad, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="tmp_13_i" val="1"/>
<literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="35" op_1_bw="8">
<![CDATA[
.preheader.preheader.0.i:7  store i35 %tmp_V_load, i35* %k_buf_0_val_7_V_ad, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="tmp_13_i" val="1"/>
<literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.0.i:8  br label %._crit_edge354.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp><literal name="tmp_15_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="35" op_0_bw="35" op_1_bw="35" op_2_bw="35" op_3_bw="35" op_4_bw="35" op_5_bw="35" op_6_bw="35" op_7_bw="35" op_8_bw="3">
<![CDATA[
.loopexit.0.i_ifconv:0  %tmp_s = call i35 @_ssdm_op_Mux.ap_auto.7i35.i3(i35 %col_buf_0_val_0_V_s, i35 %col_buf_0_val_1_V_s, i35 %col_buf_0_val_2_V_s, i35 %col_buf_0_val_3_V_s, i35 %col_buf_0_val_4_V_s, i35 %col_buf_0_val_5_V_s, i35 %col_buf_0_val_6_V_s, i3 %tmp_27)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="35" op_0_bw="1" op_1_bw="35" op_2_bw="35">
<![CDATA[
.loopexit.0.i_ifconv:1  %src_kernel_winY_0_v = select i1 %tmp_15_i, i35 %tmp_s, i35 %col_buf_0_val_6_V_s

]]></Node>
<StgValue><ssdm name="src_kernel_winY_0_v"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_15_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="35" op_0_bw="35" op_1_bw="35" op_2_bw="35" op_3_bw="35" op_4_bw="35" op_5_bw="35" op_6_bw="35" op_7_bw="35" op_8_bw="3">
<![CDATA[
.loopexit.0.i_ifconv:2  %tmp_1 = call i35 @_ssdm_op_Mux.ap_auto.7i35.i3(i35 %col_buf_0_val_0_V_s, i35 %col_buf_0_val_1_V_s, i35 %col_buf_0_val_2_V_s, i35 %col_buf_0_val_3_V_s, i35 %col_buf_0_val_4_V_s, i35 %col_buf_0_val_5_V_s, i35 %col_buf_0_val_6_V_s, i3 %tmp_28)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="35" op_0_bw="1" op_1_bw="35" op_2_bw="35">
<![CDATA[
.loopexit.0.i_ifconv:3  %src_kernel_winY_0_v_1 = select i1 %tmp_15_i, i35 %tmp_1, i35 %col_buf_0_val_5_V_s

]]></Node>
<StgValue><ssdm name="src_kernel_winY_0_v_1"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="tmp_15_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="35" op_0_bw="35" op_1_bw="35" op_2_bw="35" op_3_bw="35" op_4_bw="35" op_5_bw="35" op_6_bw="35" op_7_bw="35" op_8_bw="3">
<![CDATA[
.loopexit.0.i_ifconv:4  %tmp_2 = call i35 @_ssdm_op_Mux.ap_auto.7i35.i3(i35 %col_buf_0_val_0_V_s, i35 %col_buf_0_val_1_V_s, i35 %col_buf_0_val_2_V_s, i35 %col_buf_0_val_3_V_s, i35 %col_buf_0_val_4_V_s, i35 %col_buf_0_val_5_V_s, i35 %col_buf_0_val_6_V_s, i3 %tmp_29)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="35" op_0_bw="1" op_1_bw="35" op_2_bw="35">
<![CDATA[
.loopexit.0.i_ifconv:5  %src_kernel_winY_0_v_2 = select i1 %tmp_15_i, i35 %tmp_2, i35 %col_buf_0_val_4_V_s

]]></Node>
<StgValue><ssdm name="src_kernel_winY_0_v_2"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="38" op_0_bw="37">
<![CDATA[
apply<ap_int<35>, ap_fixed<40, 40, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 7, 1>.exit.0.i:9  %p_Val2_14_0_3_cast = sext i37 %p_Val2_14_0_3_i to i38

]]></Node>
<StgValue><ssdm name="p_Val2_14_0_3_cast"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="38" op_0_bw="35">
<![CDATA[
apply<ap_int<35>, ap_fixed<40, 40, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 7, 1>.exit.0.i:10  %tmp_164_0_4_cast_i = sext i35 %src_kernel_winY_0_v_2 to i38

]]></Node>
<StgValue><ssdm name="tmp_164_0_4_cast_i"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="36" op_0_bw="35">
<![CDATA[
apply<ap_int<35>, ap_fixed<40, 40, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 7, 1>.exit.0.i:11  %tmp_164_0_5_cast_i_c = sext i35 %src_kernel_winY_0_v_1 to i36

]]></Node>
<StgValue><ssdm name="tmp_164_0_5_cast_i_c"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="36" op_0_bw="35">
<![CDATA[
apply<ap_int<35>, ap_fixed<40, 40, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 7, 1>.exit.0.i:12  %tmp_164_0_6_cast_i_c = sext i35 %src_kernel_winY_0_v to i36

]]></Node>
<StgValue><ssdm name="tmp_164_0_6_cast_i_c"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
apply<ap_int<35>, ap_fixed<40, 40, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 7, 1>.exit.0.i:13  %tmp1 = add i38 %p_Val2_14_0_3_cast, %tmp_164_0_4_cast_i

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
apply<ap_int<35>, ap_fixed<40, 40, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 7, 1>.exit.0.i:14  %tmp2 = add i36 %tmp_164_0_5_cast_i_c, %tmp_164_0_6_cast_i_c

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="38" op_0_bw="36">
<![CDATA[
apply<ap_int<35>, ap_fixed<40, 40, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 7, 1>.exit.0.i:15  %tmp2_cast = sext i36 %tmp2 to i38

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
apply<ap_int<35>, ap_fixed<40, 40, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 7, 1>.exit.0.i:16  %p_Val2_14_0_6_i = add i38 %tmp2_cast, %tmp1

]]></Node>
<StgValue><ssdm name="p_Val2_14_0_6_i"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="40" op_0_bw="38">
<![CDATA[
apply<ap_int<35>, ap_fixed<40, 40, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 7, 1>.exit.0.i:17  %tmp_V_3 = sext i38 %p_Val2_14_0_6_i to i40

]]></Node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40">
<![CDATA[
apply<ap_int<35>, ap_fixed<40, 40, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 7, 1>.exit.0.i:18  call void @_ssdm_op_Write.ap_fifo.volatile.i40P(i40* %p_dst_V_V, i40 %tmp_V_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
apply<ap_int<35>, ap_fixed<40, 40, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 7, 1>.exit.0.i:19  br label %._crit_edge357.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_i)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
