Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Jun  5 22:13:10 2021
| Host         : DESKTOP-IRRHKJS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cis_sobel_wrapper_control_sets_placed.rpt
| Design       : cis_sobel_wrapper
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1476 |
|    Minimum number of control sets                        |  1391 |
|    Addition due to synthesis replication                 |    85 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  5441 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1476 |
| >= 0 to < 4        |   362 |
| >= 4 to < 6        |   197 |
| >= 6 to < 8        |    92 |
| >= 8 to < 10       |   245 |
| >= 10 to < 12      |    37 |
| >= 12 to < 14      |    30 |
| >= 14 to < 16      |    14 |
| >= 16              |   499 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3428 |          946 |
| No           | No                    | Yes                    |            1514 |          746 |
| No           | Yes                   | No                     |            1248 |          622 |
| Yes          | No                    | No                     |            7558 |         2327 |
| Yes          | No                    | Yes                    |            9360 |         2830 |
| Yes          | Yes                   | No                     |            3811 |         1079 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                                                                 Clock Signal                                                                                                |                                                                                                                                       Enable Signal                                                                                                                                       |                                                                                                  Set/Reset Signal                                                                                                 | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[1][4]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[3][3]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[3][3]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[4][5]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[4][5]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[3][7]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[3][7]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[4][6]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[5][7]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[4][7]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[5][6]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[4][6]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[4][4]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[4][4]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[3][1]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[3][1]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[5][5]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[5][6]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[5][1]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[5][2]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[5][5]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[5][4]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[3][5]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[3][5]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[5][2]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[5][1]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[5][0]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[5][3]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[5][0]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[5][4]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[4][7]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[3][5]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[3][3]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/part_remd_ena                                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                 |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[3][6]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[3][6]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[3][1]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[4][5]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[3][6]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[3][4]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[4][3]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[4][2]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[4][0]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[4][1]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[3][4]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[3][3]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[4][5]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[3][7]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[4][4]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[4][4]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[3][2]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[4][3]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[3][1]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[3][5]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[4][2]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[4][0]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[3][6]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[3][7]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[4][1]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[3][2]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[2][6]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[2][3]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[2][2]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[2][2]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[2][3]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[1][7]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[2][4]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[2][1]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[2][4]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[2][0]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[1][6]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[2][5]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[2][5]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[1][5]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[3][0]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[3][0]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[1][7]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[3][2]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[3][2]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[2][6]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[2][6]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[2][0]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[1][5]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[2][7]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[2][1]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[2][7]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[2][6]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[1][4]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[2][3]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[2][3]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[1][6]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[2][7]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[1][1]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[2][2]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[2][2]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[0][5]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[1][0]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[0][3]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[2][4]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[2][4]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[2][0]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[2][0]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[0][3]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[1][6]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[1][6]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[1][2]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[1][3]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[0][4]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[0][4]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[1][3]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[0][0]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[2][5]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[2][5]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[3][0]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[3][0]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[1][2]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[0][0]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[1][7]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[1][7]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[0][2]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[1][1]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[1][5]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[1][5]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[2][1]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[2][1]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[0][6]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[0][2]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[0][5]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[2][7]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[2][7]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[1][0]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[0][7]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[0][1]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[1][4]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[1][4]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[0][5]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[0][5]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[0][7]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[0][6]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[0][1]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[5][0]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[5][0]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[5][5]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[5][1]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[5][1]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[5][6]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[5][7]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[5][2]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[5][3]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[0][3]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[0][3]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[5][7]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[5][4]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[5][6]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[0][4]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[0][4]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[5][3]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[4][7]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[5][2]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[1][3]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[1][3]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[0][0]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[0][0]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[1][2]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[1][2]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[1][1]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[1][1]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[0][6]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[0][6]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[0][2]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[0][2]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[1][0]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[1][0]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[0][1]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[0][1]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[0][7]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[0][7]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[5][0]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[5][0]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[5][1]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[5][1]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[5][2]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[5][2]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[5][3]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[5][3]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[5][7]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[5][7]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[5][6]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[5][6]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[4][7]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[4][7]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[5][4]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[5][4]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[5][5]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[5][5]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[4][7]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[2][7]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[2][7]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[2][6]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[2][6]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[2][5]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[2][5]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[2][0]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[2][0]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[2][4]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[2][4]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[5][4]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[5][5]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[2][1]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[3][1]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[3][1]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[3][0]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[3][0]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[2][7]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[2][3]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[2][3]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[2][2]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[2][2]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[2][1]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[2][1]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[2][6]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[1][0]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[1][0]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[2][5]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[1][6]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[1][6]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[1][2]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[1][2]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[0][6]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[0][6]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[2][4]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[1][1]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[1][1]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[1][7]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[1][7]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[1][5]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[1][5]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[0][7]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[0][7]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[1][3]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[1][3]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[2][0]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[2][3]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[2][0]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[2][2]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[0][5]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[0][5]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[0][4]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[0][4]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[1][4]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[1][4]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[2][4]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[3][1]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[3][1]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[3][0]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[3][0]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[2][6]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[2][5]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[2][3]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[2][2]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[2][1]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[1][0]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[0][7]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[1][6]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[1][3]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[1][6]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[1][2]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[0][6]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[1][1]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[1][1]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[0][3]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.mesg_reg[3]_i_1_n_0                                                                                                    |                                                                                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[0][1]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[0][1]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[0][3]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[0][3]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[0][2]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[0][2]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[0][0]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[0][0]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[4][3]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[4][3]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[1][4]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[1][7]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[1][7]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[1][5]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[4][6]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[4][6]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[3][7]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[3][7]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[0][4]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[0][7]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[1][5]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[1][3]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[1][2]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[0][6]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[0][5]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[1][0]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[0][4]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[1][4]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[0][1]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[0][1]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[0][2]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[0][3]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[0][0]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[0][2]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[0][0]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[4][3]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[3][3]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[4][6]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[4][5]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[4][4]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[3][7]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[3][6]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[3][2]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[4][1]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[4][5]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[3][2]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[3][2]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[3].srl_nx1/shift                                                                                                            |                                                                                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.mesg_reg[3]_i_1__0_n_0                                                                                                 |                                                                                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[4][1]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[4][1]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[3].srl_nx1/shift                                                                                                            |                                                                                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[4][5]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[4][5]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[4][4]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[4][4]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[4][2]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[4][2]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[3][3]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[3][3]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[4][0]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[4][0]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[3][5]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[3][5]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[3][6]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[3][6]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[3][4]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[3][4]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/ov5640_rgb565_top_0/i2c_dri_clk                                                                                                                                                                | cis_sobel_i/ov5640_rgb565_top_0/inst/u_i2c_dr/scl_i_1_n_0                                                                                                                                                                                                                                 | cis_sobel_i/ov5640_rgb565_top_0/inst/u_i2c_dr/rst_n                                                                                                                                                               |                1 |              1 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___228_n_0                                                                                                                                                                                    | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[0][5]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___225_n_0                                                                                                                                                                                    | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                                                                                                      | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[3]_i_1_n_0                                                                                                                                                          | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/pre_bm_end_r_reg_4[0]                                                                                                                                                  | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/pre_bm_end_r_reg_3[0]                                                                                                                                                  | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/pre_bm_end_r_reg_2[0]                                                                                                                                                  | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/pre_bm_end_r_reg_1[0]                                                                                                                                                  | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/pre_bm_end_r_reg_0[0]                                                                                                                                                  | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                                               |                                                                                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/pre_bm_end_r_reg[0]                                                                                                                                                    | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/led_i_1_n_0                                                                                                                                                                                                                                                 | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/erst                                                                                                  |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[4][4]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                1 |              1 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                1 |              1 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                       | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                1 |              1 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                              |                1 |              1 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                              |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[4][2]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[3][3]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[3][5]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[4][0]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[4][3]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[4][2]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[4][1]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[3][7]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[4][0]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[3][5]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[3][2]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[3][6]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[3][4]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[3][4]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_send/eth_head_reg[4][6]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                               |                1 |              1 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                               |                1 |              1 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                               |                                                                                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                               |                1 |              1 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bhandshake                                                                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                1 |              1 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                              |                1 |              1 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                              |                1 |              1 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                               |                1 |              1 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                               |                1 |              1 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                               |                1 |              1 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                           |                                                                                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                              |                1 |              1 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                              |                1 |              1 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                               |                1 |              1 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                               |                1 |              1 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                               |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[5][7]_LDC_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[5][7]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[5][7]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[5][6]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[5][6]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[4][6]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[4][6]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[5][1]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[5][1]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[5][2]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[5][2]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[5][5]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[5][5]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[5][4]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[5][4]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[5][0]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[5][0]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[5][3]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[5][3]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[4][7]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[4][7]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[4][3]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[4][3]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[5][3]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[4][2]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[4][2]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[4][0]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[4][0]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[4][1]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[4][1]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[3][4]_LDC_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_send/eth_head_reg[3][4]_LDC_i_2_n_0                                                                                                                                                   |                1 |              1 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      |                                                                                                                                                                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/erst                                                                                                  |                1 |              2 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                       | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                1 |              2 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                                                |                                                                                                                                                                                                                   |                1 |              2 |
| ~cis_sobel_i/Trash_Risc_0/dut_io_pads_jtag_TCK_i_ival                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/jtag_reset                                                                           |                1 |              2 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      |                                                                                                                                                                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/wdog_io_rst                                                                      |                1 |              2 |
|  cis_sobel_i/clk_wiz_0/inst/clk_50m                                                                                                                                                                         |                                                                                                                                                                                                                                                                                           | cis_sobel_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                    |                2 |              2 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                    |                                                                                                                                                                                                                   |                1 |              2 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                    |                                                                                                                                                                                                                   |                1 |              2 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                1 |              2 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                                      |                                                                                                                                                                                                                   |                1 |              2 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      |                                                                                                                                                                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg_1                                                                    |                1 |              3 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/pre_bm_end_r_reg[0]                                                                                                                                                    | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                1 |              3 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/pre_bm_end_r_reg_2[0]                                                                                                                                                  | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                3 |              3 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___228_n_0                                                                                                                                                                                    | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                2 |              3 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                                                |                                                                                                                                                                                                                   |                2 |              3 |
|  cis_sobel_i/clk_wiz_0/inst/clk_50m                                                                                                                                                                         |                                                                                                                                                                                                                                                                                           | cis_sobel_i/wr_ddr_fifo_1/inst/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                            |                2 |              3 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__0_n_0              | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                1 |              3 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                            | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                1 |              3 |
|  cis_sobel_i/util_ds_buf_0/U0/BUFG_O[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                           | cis_sobel_i/wr_ddr_fifo_0/inst/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                            |                2 |              3 |
|  cis_sobel_i/util_ds_buf_0/U0/BUFG_O[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                           | cis_sobel_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                           |                2 |              3 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/pre_bm_end_r_reg_1[0]                                                                                                                                                  | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                2 |              3 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      |                                                                                                                                                                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_reg_0                                                                          |                1 |              3 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/pre_bm_end_r_reg_4[0]                                                                                                                                                  | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                3 |              3 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/pre_bm_end_r_reg_3[0]                                                                                                                                                  | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                2 |              3 |
|  cis_sobel_i/Trash_Risc_0/dut_io_pads_jtag_TCK_i_ival                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/corerst                                                                                               |                1 |              3 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                      |                2 |              3 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/pre_bm_end_r_reg_0[0]                                                                                                                                                  | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                1 |              3 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                      |                2 |              3 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                       |                2 |              3 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___225_n_0                                                                                                                                                                                    | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                2 |              3 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                       |                3 |              3 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                       |                3 |              3 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                       |                2 |              3 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                       |                3 |              3 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                          | cis_sobel_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                   |                2 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                                                                         |                                                                                                                                                                                                                   |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/clear                                                                       |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                2 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                   |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                             | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                2 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                       |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                         | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_state0/clear                                                                       |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                  | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[3]_i_1_n_0                                |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                    |                2 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                      |                1 |              4 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/pointer_in[3]_i_1__4_n_0                                                                                                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_state0/clear                                                                       |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/clear                                                                       |                1 |              4 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/cnt[3]_i_1_n_0                                                                                                                                       | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              4 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/E[0]                                                                                                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                                                                |                                                                                                                                                                                                                   |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                            | cis_sobel_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                      |                2 |              4 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_i/tx_fifo_clr_q_reg_0[0]                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                                                                                              | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                          |                1 |              4 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/cmd_ack_reg_0[0]                                                                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                       | cis_sobel_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                   |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                         | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                 |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                       |                                                                                                                                                                                                                   |                1 |              4 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_swrst_reg_3[0]                                                                                                                                                | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              4 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_swrst_reg_2[0]                                                                                                                                                | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              4 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_swrst_reg_1[0]                                                                                                                                                | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                   |                1 |              4 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/spi_swrst_reg[0]                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                  | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                           |                1 |              4 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_swrst_reg_3[0]                                                                                                                                                | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              4 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_swrst_reg_2[0]                                                                                                                                                | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              4 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_swrst_reg_1[0]                                                                                                                                                | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                                                                  | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                 |                1 |              4 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/spi_swrst_reg[0]                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              4 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/pointer_out[3]_i_1__8_n_0                                                                                                                                   | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                               | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                 |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                   |                2 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                                                                       |                                                                                                                                                                                                                   |                2 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/rd_ddr_fifo_0/inst/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                            |                3 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/rd_ddr_fifo_2/inst/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                            |                2 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/rst_mig_7series_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                             |                2 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                                                                         |                                                                                                                                                                                                                   |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                                                                                                              | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                          |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push122_out                                                                                                                                                             | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/SR[0]                                                                                                     |                2 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/clear                                                                       |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__5_n_0                                                                                                  | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                          |                1 |              4 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[48]_4[0]                                                                                 | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              4 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart2_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_79            |                4 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                                                         | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                          |                1 |              4 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[48]_6[0]                                                                                 | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                              | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                3 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                               | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                          |                2 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                                                                                                              | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                          |                2 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_state0/clear                                                                       |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/r_acceptance_reg[3][0]                                                                                                                                       | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                          |                2 |              4 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/pointer_in[3]_i_1__8_n_0                                                                                                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              4 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/E[0]                                                                                                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                   |                2 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/areset_reg_0[0]                                                                                                                                              |                                                                                                                                                                                                                   |                2 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/clear                                                                       |                1 |              4 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/tx_fifo_clr_q_reg_0[0]                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              4 |
|  cis_sobel_i/util_ds_buf_0/U0/BUFG_O[0]                                                                                                                                                                     | cis_sobel_i/DVP_Capture_0/inst/FrameCnt[3]_i_1_n_0                                                                                                                                                                                                                                        | cis_sobel_i/util_vector_logic_0/Res[0]                                                                                                                                                                            |                1 |              4 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_out[3]_i_1__6_n_0                                                                                                                                   | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              4 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/pointer_in[3]_i_1__6_n_0                                                                                                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              4 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_proto                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                                                    |                                                                                                                                                                                                                   |                3 |              4 |
|  cis_sobel_i/clk_wiz_0/inst/clk_200m                                                                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push122_out                                                                                                                                                             | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/SR[0]                                                                                                     |                2 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                                                                                              | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                          |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                   |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                   |                1 |              4 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_i/E[0]                                                                                                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              4 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart0_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                                                                                     |                                                                                                                                                                                                                   |                2 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                   |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__5_n_0                                                                                                  | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                          |                1 |              4 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_i/tx_fifo_clr_q_reg_0[0]                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/clear                                                                       |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                               | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                 |                2 |              4 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_15                                                                                                                | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                 |                3 |              4 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_out[3]_i_1__4_n_0                                                                                                                                   | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                2 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                                                                       |                                                                                                                                                                                                                   |                2 |              4 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_0                                                                                                                 | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                 |                2 |              4 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/r_ctrl_reg[7]                                                                                       | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              4 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart2_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                                                                                     |                                                                                                                                                                                                                   |                2 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                   |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                          | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                        |                2 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                              | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                     |                1 |              4 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_37[0]                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                   | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                          | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                3 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                      |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                                                                |                                                                                                                                                                                                                   |                2 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                 |                3 |              4 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/E[0]                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              4 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart0_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_83            |                2 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                 |                3 |              4 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.vec_31_dfflr/dp_gt0.fifo_rf_en_1                                                                                              | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2                          |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                 | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/po_cnt_dec_reg_0[0]                                                                                                               |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                  | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                 | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                   |                1 |              4 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.vec_31_dfflr/dp_gt0.fifo_rf_en_0                                                                                              | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_4                          |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                2 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__1_n_0                                                                                                                                                 | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                2 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                       | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                2 |              4 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rowbuf_cnt_d_dfflr/qout_r_reg[0]_1[0]                                                                                                                                   | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                 |                2 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                4 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                                                 | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                          |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                4 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                                                         | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                          |                2 |              4 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_1[0]                                                                                               | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                3 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                3 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                4 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                               | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                          |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                3 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                                                                  | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                 |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                               | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                 |                2 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/r_acceptance_reg[3][0]                                                                                                                                       | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                          |                2 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/areset_reg_0[0]                                                                                                                                              |                                                                                                                                                                                                                   |                2 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                                                    |                                                                                                                                                                                                                   |                2 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                                                 | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                          |                1 |              4 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                         | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                1 |              5 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                            | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              5 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                    | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                4 |              5 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_1[0]                                                                                                                         |                                                                                                                                                                                                                   |                2 |              5 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                1 |              5 |
|  cis_sobel_i/clk_wiz_0/inst/clk_200m                                                                                                                                                                        |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                   |                2 |              5 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                   | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                1 |              5 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                   |                2 |              5 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                              | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                1 |              5 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                              | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                1 |              5 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                              | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                1 |              5 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                              | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                1 |              5 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                             | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                3 |              5 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                              | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                1 |              5 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                              | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                1 |              5 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                              | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                2 |              5 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                                   | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                5 |              5 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_1_n_0                   |                3 |              5 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_17[0]                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                  |                2 |              5 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                      | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                          |                2 |              5 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                3 |              5 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       | cis_sobel_i/udp_1/inst/u_ip_send/real_add_cnt                                                                                                                                                                                                                                             | cis_sobel_i/udp_1/inst/u_ip_receive/rst_n_0                                                                                                                                                                       |                1 |              5 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/r_timer0_start0                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              5 |
| ~cis_sobel_i/Trash_Risc_0/dut_io_pads_jtag_TCK_i_ival                                                                                                                                                       | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/irReg[4]_i_1_n_0                                                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/jtag_reset                                                                           |                1 |              5 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_4[0]                                                                                                              | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                 |                1 |              5 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_6[0]                                                                                                              | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                 |                2 |              5 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/dp_gt_0.vld_set                                                                                           |                                                                                                                                                                                                                   |                5 |              5 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.vec_31_dfflr/E[0]                                                                                                                | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              5 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                 |                2 |              5 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                                      | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                   |                2 |              5 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                     | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                   |                2 |              5 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0                                                                                                                                                     | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                2 |              5 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                1 |              5 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                2 |              5 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/rx_fifo_clr_q_reg[0]                                                                                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              5 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_i/tx_fifo_clr_q_reg[0]                                                                                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              5 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_swrst_reg_0[0]                                                                                                                                                | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              5 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                     | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                   |                2 |              5 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/spi_swrst_reg_0[0]                                                                                                                                       | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              5 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/r_timer2_start0                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              5 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/r_timer3_start0                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              5 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_swrst_reg_0[0]                                                                                                                                                | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              5 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/spi_swrst_reg_0[0]                                                                                                                                       | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              5 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                                        |                                                                                                                                                                                                                   |                2 |              5 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                 |                                                                                                                                                                                                                   |                2 |              5 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                          |                3 |              5 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                    | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___124_n_0                                                                                                            |                2 |              5 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                     | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                   |                1 |              5 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/r_timer1_start0                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              5 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                          |                4 |              5 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                                        |                                                                                                                                                                                                                   |                2 |              5 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/rx_fifo_clr_q_reg[0]                                                                                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              5 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/tx_fifo_clr_q_reg[0]                                                                                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              5 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                                     | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                          |                3 |              5 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                              |                                                                                                                                                                                                                   |                3 |              5 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                     |                                                                                                                                                                                                                   |                2 |              5 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_i/rx_fifo_clr_q_reg[0]                                                                                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              5 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_i/tx_fifo_clr_q_reg[0]                                                                                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              5 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                                      | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                   |                3 |              5 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                                     | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                          |                2 |              5 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                     | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                   |                1 |              5 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                              |                                                                                                                                                                                                                   |                3 |              5 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                 |                                                                                                                                                                                                                   |                2 |              5 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                     |                                                                                                                                                                                                                   |                2 |              5 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       | cis_sobel_i/img_data_pkt_0/inst/eth_ifg_cnt[4]_i_1_n_0                                                                                                                                                                                                                                    | cis_sobel_i/util_vector_logic_6/Res[0]                                                                                                                                                                            |                2 |              5 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       | cis_sobel_i/img_data_pkt_1/inst/eth_ifg_cnt[4]_i_1_n_0                                                                                                                                                                                                                                    | cis_sobel_i/util_vector_logic_6/Res[0]                                                                                                                                                                            |                2 |              5 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       | cis_sobel_i/udp_0/inst/u_ip_send/cnt[4]_i_1__0_n_0                                                                                                                                                                                                                                        | cis_sobel_i/udp_0/inst/u_ip_receive/rst_n_0                                                                                                                                                                       |                2 |              5 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       | cis_sobel_i/udp_0/inst/u_ip_send/real_add_cnt                                                                                                                                                                                                                                             | cis_sobel_i/udp_0/inst/u_ip_receive/rst_n_0                                                                                                                                                                       |                1 |              5 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       | cis_sobel_i/udp_1/inst/u_ip_send/cnt[4]_i_1__0_n_0                                                                                                                                                                                                                                        | cis_sobel_i/udp_1/inst/u_ip_receive/rst_n_0                                                                                                                                                                       |                2 |              5 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                            | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                2 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                             | cis_sobel_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                       |                2 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                               | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                2 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                                | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                          |                1 |              6 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_8[0]                                                                                               |                                                                                                                                                                                                                   |                3 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                  | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                                | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                          |                2 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | cis_sobel_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                3 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                                              |                                                                                                                                                                                                                   |                1 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                     | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0               |                2 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                            |                                                                                                                                                                                                                   |                3 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                                                   | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                          |                1 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                            | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                2 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                                 | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                3 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                              | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              6 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/E[0]                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                 |                4 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                       | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                3 |              6 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_2[0]                                                                                |                                                                                                                                                                                                                   |                3 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                      | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                4 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[19].srl_nx1/shift_qual                                                                                                                                                   |                                                                                                                                                                                                                   |                2 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                   |                3 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | cis_sobel_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                 |                2 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                4 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[127]_i_1_n_0                             |                1 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        |                                                                                                                                                                                                                   |                3 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | cis_sobel_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                 |                2 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | cis_sobel_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                 |                3 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                       | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                              |                3 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                             | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                           |                2 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/rst_mig_7series_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                      | cis_sobel_i/rst_mig_7series_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                       |                1 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                  | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                1 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                 | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                1 |              6 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/fSCL[2]_i_1_n_0                                                                                                                              | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                1 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                3 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                             | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                2 |              6 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/FSM_sequential_c_state[4]_i_1_n_0                                                                                                            | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/read_fifo.fifo_out_data_r_reg[6][0] | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                2 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                 |                3 |              6 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[4]_2[0]                                                                                                                                                          | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                  |                3 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                             | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                                          | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              6 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/fSCL[2]_i_1__0_n_0                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              6 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/FSM_sequential_c_state[4]_i_1__0_n_0                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt[5]_i_1_n_0                                                                                              | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                1 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                       | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___125_n_0                                                                                                            |                2 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | cis_sobel_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                3 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                                            | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                1 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push_reg_0[0]                                                                                                                                                                  | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                2 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                  | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                2 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                 |                4 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                  | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                3 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[19].srl_nx1/shift_qual                                                                                                                                                   |                                                                                                                                                                                                                   |                2 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                               | cis_sobel_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                |                1 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | cis_sobel_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                2 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                            |                                                                                                                                                                                                                   |                2 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_2_n_0                                                                                                                     | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns[5]                                                    |                2 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                 | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                2 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                2 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | cis_sobel_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                 |                3 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                             | cis_sobel_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                       |                2 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | cis_sobel_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                3 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | cis_sobel_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                2 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | cis_sobel_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                 |                3 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                   |                4 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | cis_sobel_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                 |                3 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                       | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                2 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                                                   | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                          |                2 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                               | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                2 |              6 |
|  cis_sobel_i/util_ds_buf_0/U0/BUFG_O[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                           | cis_sobel_i/util_vector_logic_0/Res[0]                                                                                                                                                                            |                2 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_1_n_0                   |                2 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                                       | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                2 |              6 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                2 |              7 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]_1[0]                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                 |                2 |              7 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_2[0]                                                       | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                 |                4 |              7 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | cis_sobel_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                4 |              7 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/E[0]                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              7 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                   |                3 |              7 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                 |                4 |              7 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/E[0]                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              7 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                 |                3 |              7 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[1]_6[0]                                                                                  | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              7 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                 |                2 |              7 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                3 |              7 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                       |                                                                                                                                                                                                                   |                3 |              7 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                5 |              7 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       | cis_sobel_i/udp_0/inst/u_ip_send/eth_tx_en_i_1_n_0                                                                                                                                                                                                                                        | cis_sobel_i/udp_0/inst/u_ip_receive/rst_n_0                                                                                                                                                                       |                5 |              7 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                 |                5 |              7 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                                              |                                                                                                                                                                                                                   |                2 |              7 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       | cis_sobel_i/udp_1/inst/u_ip_send/eth_tx_en_i_1_n_0                                                                                                                                                                                                                                        | cis_sobel_i/udp_1/inst/u_ip_receive/rst_n_0                                                                                                                                                                       |                5 |              7 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | cis_sobel_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                3 |              7 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[6][7]_i_1_n_0                                                                                                                                        | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[11][7]_i_1_n_0                                                                                                                                       | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[10][7]_i_1_n_0                                                                                                                                       | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[13][7]_i_1_n_0                                                                                                                                       | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[14][7]_i_1_n_0                                                                                                                                       | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[5][7]_i_1_n_0                                                                                                                                        | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[2][7]_i_1_n_0                                                                                                                                        | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[1][7]_i_1_n_0                                                                                                                                        | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                4 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[4][7]_i_1_n_0                                                                                                                                        | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[3][7]_i_1_n_0                                                                                                                                        | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[0][7]_i_1_n_0                                                                                                                                        | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[9][7]_i_1__1_n_0                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_i/sampleData                                                                                                                                                       | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_clk_div_valid_reg_0[0]                                                                                                                                        | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/p_0_in                                                                                                                                                   | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_valid_reg_0[0]                                                                                                                                        | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/p_0_in                                                                                                                                                   | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                4 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[0][7]_i_1__0_n_0                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                4 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[10][7]_i_1__0_n_0                                                                                                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[11][7]_i_1__0_n_0                                                                                                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                4 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[13][7]_i_1__0_n_0                                                                                                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[14][7]_i_1__0_n_0                                                                                                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[2][7]_i_1__0_n_0                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[1][7]_i_1__0_n_0                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[12][7]_i_1__0_n_0                                                                                                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[11][7]_i_1__1_n_0                                                                                                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[13][7]_i_1__1_n_0                                                                                                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[0][7]_i_1__1_n_0                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[10][7]_i_1__1_n_0                                                                                                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[12][7]_i_1__1_n_0                                                                                                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[3][7]_i_1__1_n_0                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[14][7]_i_1__1_n_0                                                                                                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[1][7]_i_1__1_n_0                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[4][7]_i_1__1_n_0                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[5][7]_i_1__1_n_0                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[6][7]_i_1__1_n_0                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[7][7]_i_1__1_n_0                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[8][7]_i_1__1_n_0                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[9][7]_i_1__3_n_0                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[2][7]_i_1__1_n_0                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/sampleData                                                                                                                                                       | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[9][7]_i_1__2_n_0                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[5][7]_i_1__0_n_0                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[6][7]_i_1__0_n_0                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[8][7]_i_1__0_n_0                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[7][7]_i_1__0_n_0                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[3][7]_i_1__0_n_0                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[4][7]_i_1__0_n_0                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_i/sampleData                                                                                                                                                       | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/scnt[7]_i_1_n_0                                                                                                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]_0                                                                                                                                          | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[31]_i_1_n_0                                      |                8 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[31]_i_1__0_n_0                                   |                8 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c1_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]_0                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_52            |                3 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c1_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]_0                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[50]_6            |                4 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart1_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                                                                                     |                                                                                                                                                                                                                   |                3 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_64                                                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                5 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_65                                                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_69                                                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_67                                                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_77                                                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                4 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_71                                                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_78                                                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_80                                                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_81                                                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_82                                                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                4 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_70                                                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                4 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_2                                                                              | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                4 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/ctrl_fmt_proto[1]_i_3_0[0]                                                                          | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_76[0]                                                                                 | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_72[0]                                                                                 | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                1 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_31[0]                                                                                 | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_41[0]                                                                                 | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_48[0]                                                                                 | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_47[0]                                                                                 | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_8388m                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/clkdivider_0/inst/p_0_in                                                                                                                                                                              |                2 |              8 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_read_reg[0]_0[0]                                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                  |                2 |              8 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                      |                2 |              8 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0      |                3 |              8 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                3 |              8 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                                              | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                          |                4 |              8 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/SR[0]     |                2 |              8 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/SR[0]     |                2 |              8 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                     | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/SR[0]     |                3 |              8 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/SR[0]     |                2 |              8 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                              |                                                                                                                                                                                                                   |                1 |              8 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | cis_sobel_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                4 |              8 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | cis_sobel_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                3 |              8 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                   |                1 |              8 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                              |                                                                                                                                                                                                                   |                1 |              8 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                   |                1 |              8 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                              | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                   |                4 |              8 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                                         | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                          |                3 |              8 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                                              | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                          |                4 |              8 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                          | cis_sobel_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                4 |              8 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                              |                                                                                                                                                                                                                   |                1 |              8 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                   |                1 |              8 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                              | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                   |                3 |              8 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                                         | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                          |                3 |              8 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                          | cis_sobel_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                3 |              8 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                   |                1 |              8 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/fifo2mig_axi_1/inst/wr_data_cnt[7]_i_1_n_0                                                                                                                                                                                                                                    | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                2 |              8 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/fifo2mig_axi_0/inst/wr_data_cnt[7]_i_1_n_0                                                                                                                                                                                                                                    | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                2 |              8 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                   | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                5 |              8 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                3 |              8 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                 | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                              |                3 |              8 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_reg[0]                                                                                                                                 | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                          |                4 |              8 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_66_out                                          |                3 |              8 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                |                                                                                                                                                                                                                   |                3 |              8 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                     | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                     | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                                       | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                2 |              8 |
|  cis_sobel_i/ov5640_rgb565_top_0/i2c_dri_clk                                                                                                                                                                | cis_sobel_i/ov5640_rgb565_top_0/inst/u_i2c_cfg/i2c_exec                                                                                                                                                                                                                                   | cis_sobel_i/ov5640_rgb565_top_0/inst/u_i2c_dr/rst_n                                                                                                                                                               |                6 |              8 |
|  cis_sobel_i/util_ds_buf_0/U0/BUFG_O[0]                                                                                                                                                                     | cis_sobel_i/DVP_Capture_0/inst/p_0_in0                                                                                                                                                                                                                                                    | cis_sobel_i/util_vector_logic_0/Res[0]                                                                                                                                                                            |                1 |              8 |
|  cis_sobel_i/util_ds_buf_0/U0/BUFG_O[0]                                                                                                                                                                     | cis_sobel_i/DVP_Capture_0/inst/Hcount_reg[0]                                                                                                                                                                                                                                              | cis_sobel_i/util_vector_logic_0/Res[0]                                                                                                                                                                            |                1 |              8 |
|  cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_68[0]  |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                   |                5 |              8 |
|  cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/regs_q_reg[31]_12[0] |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                   |                2 |              8 |
|  cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/regs_q_reg[31]_1[0]  |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                   |                4 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_in_stage/E[0]                                                                                                                                                       | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/E[0]                                                                                                                                                       | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/E[0]                                                                                                                                                       | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/E[0]                                                                                                                                                       | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[12][7]_i_1_n_0                                                                                                                                       | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                4 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[7][7]_i_1_n_0                                                                                                                                        | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              8 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[8][7]_i_1_n_0                                                                                                                                        | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              8 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[14]                                                                                                                                                                           |                                                                                                                                                                                                                   |                3 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[13]                                                                                                                                                                           |                                                                                                                                                                                                                   |                3 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[1][8]_i_1__1_n_0                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              9 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_1[0]                                                                                                                                                              | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                 |                3 |              9 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_4[0]                                                                                                                                                              | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                 |                4 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                   |                4 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[12]                                                                                                                                                                           |                                                                                                                                                                                                                   |                3 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[7]                                                                                                                                                                            |                                                                                                                                                                                                                   |                3 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[6]                                                                                                                                                                            |                                                                                                                                                                                                                   |                3 |              9 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_10[0]                                                                                                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                 |                4 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[0]                                                                                                                                                             | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                         |                2 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[11]                                                                                                                                                                           |                                                                                                                                                                                                                   |                3 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[3]                                                                                                                                                                            |                                                                                                                                                                                                                   |                3 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[1]                                                                                                                                                                            |                                                                                                                                                                                                                   |                4 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                                                                                                 | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                          |                3 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                                                                                                                    | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                          |                3 |              9 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg[0]                                                                                                                                                                | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                 |                4 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[10]                                                                                                                                                                           |                                                                                                                                                                                                                   |                3 |              9 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_6[0]                                                                                                                                                              | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                 |                2 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[9]                                                                                                                                                                            |                                                                                                                                                                                                                   |                3 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[5]                                                                                                                                                                            |                                                                                                                                                                                                                   |                3 |              9 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_0[0]                                                                                                                                                              | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                 |                5 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[4]                                                                                                                                                                            |                                                                                                                                                                                                                   |                3 |              9 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_13[0]                                                                                                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                 |                2 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[2]                                                                                                                                                                            |                                                                                                                                                                                                                   |                3 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[8]                                                                                                                                                                            |                                                                                                                                                                                                                   |                3 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                   |                3 |              9 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_2[0]                                                                                                                                                              | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                 |                6 |              9 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_5[0]                                                                                                                                                              | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                 |                4 |              9 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_7[0]                                                                                                                                                              | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                 |                2 |              9 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_8[0]                                                                                                                                                              | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                 |                2 |              9 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_9[0]                                                                                                                                                              | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                 |                2 |              9 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_3[0]                                                                                                                                                              | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                 |                3 |              9 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_11[0]                                                                                                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                 |                3 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                4 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[7][8]_i_1__1_n_0                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[5][8]_i_1_n_0                                                                                                                                        | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[4][8]_i_1_n_0                                                                                                                                        | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[2][8]_i_1_n_0                                                                                                                                        | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                5 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/pass_open_bank_r_lcl_reg_1                                                  |                4 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[8][8]_i_1_n_0                                                                                                                                        | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                5 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[9][8]_i_1__1_n_0                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                4 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[9][8]_i_1__3_n_0                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                4 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[6][8]_i_1_n_0                                                                                                                                        | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[8]                                                                                                                                                                            |                                                                                                                                                                                                                   |                3 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[7][8]_i_1_n_0                                                                                                                                        | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[0][8]_i_1__1_n_0                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[9]                                                                                                                                                                            |                                                                                                                                                                                                                   |                3 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[12]                                                                                                                                                                           |                                                                                                                                                                                                                   |                3 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[12][8]_i_1_n_0                                                                                                                                       | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[3]                                                                                                                                                                            |                                                                                                                                                                                                                   |                4 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[4]                                                                                                                                                                            |                                                                                                                                                                                                                   |                3 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[5]                                                                                                                                                                            |                                                                                                                                                                                                                   |                3 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[13]                                                                                                                                                                           |                                                                                                                                                                                                                   |                3 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[2]                                                                                                                                                                            |                                                                                                                                                                                                                   |                3 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                   |                3 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[6]                                                                                                                                                                            |                                                                                                                                                                                                                   |                3 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[14]                                                                                                                                                                           |                                                                                                                                                                                                                   |                3 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[11]                                                                                                                                                                           |                                                                                                                                                                                                                   |                3 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[1]                                                                                                                                                                            |                                                                                                                                                                                                                   |                4 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[10]                                                                                                                                                                           |                                                                                                                                                                                                                   |                3 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[0]                                                                                                                                                             | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                         |                2 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[7]                                                                                                                                                                            |                                                                                                                                                                                                                   |                4 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[11][8]_i_1_n_0                                                                                                                                       | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[3][8]_i_1_n_0                                                                                                                                        | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                                                                                                                    | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                          |                3 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[14][8]_i_1_n_0                                                                                                                                       | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___103_n_0                                                                                                            |                4 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[13][8]_i_1_n_0                                                                                                                                       | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/pass_open_bank_r_lcl_reg_0                                                  |                5 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/pass_open_bank_r_lcl_reg_0                                                  |                3 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/pass_open_bank_r_lcl_reg_0                                                  |                6 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/pass_open_bank_r_lcl_reg_0                                                  |                5 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/pass_open_bank_r_lcl_reg_1                                                  |                6 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/pass_open_bank_r_lcl_reg_0                                                  |                4 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[10][8]_i_1_n_0                                                                                                                                       | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[0][8]_i_1_n_0                                                                                                                                        | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[2][8]_i_1__0_n_0                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                4 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[1][8]_i_1_n_0                                                                                                                                        | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                 | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                4 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[3][8]_i_1__0_n_0                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[0][8]_i_1__0_n_0                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[14][8]_i_1__0_n_0                                                                                                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[12][8]_i_1__0_n_0                                                                                                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              9 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/E[0]                                                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                 |                5 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[13][8]_i_1__0_n_0                                                                                                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[8][8]_i_1__0_n_0                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[6][8]_i_1__0_n_0                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[5][8]_i_1__0_n_0                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[1][8]_i_1__0_n_0                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[11][8]_i_1__0_n_0                                                                                                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[9][8]_i_1__2_n_0                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                7 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[4][8]_i_1__0_n_0                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[10][8]_i_1__0_n_0                                                                                                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                      |                4 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[7][8]_i_1__0_n_0                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[3][8]_i_1__1_n_0                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[12][8]_i_1__1_n_0                                                                                                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[5][8]_i_1__1_n_0                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[4][8]_i_1__1_n_0                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[14][8]_i_1__1_n_0                                                                                                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[11][8]_i_1__1_n_0                                                                                                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                   |                3 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                2 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                             | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                3 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[8][8]_i_1__1_n_0                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[13][8]_i_1__1_n_0                                                                                                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[2][8]_i_1__1_n_0                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[10][8]_i_1__1_n_0                                                                                                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                                                                                                 | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                          |                4 |              9 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_12[0]                                                                                                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                 |                2 |              9 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[6][8]_i_1__1_n_0                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |              9 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                       | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |             10 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.vec_31_dfflr/dp_gt0.fifo_rf_en_1                                                                                              |                                                                                                                                                                                                                   |                3 |             10 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.vec_31_dfflr/dp_gt0.fifo_rf_en_0                                                                                              |                                                                                                                                                                                                                   |                2 |             10 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/state_reg[s_ready_i][0]                                                                                                                                      | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                          |                4 |             10 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                2 |             10 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/state_reg[s_ready_i][0]                                                                                                                                      | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                          |                5 |             10 |
|  cis_sobel_i/clk_wiz_0/inst/clk_50m                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/valid                                                                                                                                                                                                                                                        | cis_sobel_i/icb_sobel_0/inst/u_rgbtogry/rst_n_0                                                                                                                                                                   |                4 |             10 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                       |                3 |             10 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                3 |             10 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       | cis_sobel_i/img_data_pkt_0/inst/img_h_cnt[9]_i_1_n_0                                                                                                                                                                                                                                      | cis_sobel_i/util_vector_logic_6/Res[0]                                                                                                                                                                            |                3 |             10 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       | cis_sobel_i/img_data_pkt_1/inst/img_h_cnt[9]_i_1_n_0                                                                                                                                                                                                                                      | cis_sobel_i/util_vector_logic_6/Res[0]                                                                                                                                                                            |                3 |             10 |
|  cis_sobel_i/clk_wiz_0/inst/clk_50m                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/ROW_cnt[9]_i_1_n_0                                                                                                                                                                                                                                           | cis_sobel_i/icb_sobel_0/inst/u_rgbtogry/rst_n_0                                                                                                                                                                   |                4 |             10 |
|  cis_sobel_i/util_ds_buf_0/U0/BUFG_O[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                           | cis_sobel_i/icb_sobel_0/inst/u_rgbtogry/rst_n_0                                                                                                                                                                   |                4 |             10 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___93_n_0                                                                                                             |                5 |             10 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                8 |             10 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       | cis_sobel_i/udp_0/inst/u_ip_send/ip_head[6][31]_i_1_n_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                   |                6 |             11 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/reg_bit_count_next                                                                                                                                               | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |             11 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/dcnt                                                                                                                                                        | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |             11 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      |                                                                                                                                                                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/crossing_reset                                                                |                3 |             11 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/dcnt                                                                                                                                                        | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                4 |             11 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                4 |             11 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/reg_bit_count_next                                                                                                                                               | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |             11 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                4 |             11 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/rd_ddr_fifo_2/inst/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                     |                3 |             11 |
|  cis_sobel_i/clk_wiz_0/inst/clk_100m                                                                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/ov5640_rgb565_top_0/inst/u_i2c_dr/rst_n                                                                                                                                                               |                3 |             11 |
|  cis_sobel_i/clk_wiz_0/inst/clk_200m                                                                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                            | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                  |                3 |             11 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/rd_ddr_fifo_0/inst/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                     |                4 |             11 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                         |                                                                                                                                                                                                                   |                3 |             11 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                         |                                                                                                                                                                                                                   |                4 |             11 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_i/reg_bit_count_next                                                                                                                                               | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |             11 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_39[0]                                                                                 | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                2 |             11 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_29[0]                                                                                 | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |             11 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                                                                                                                |                                                                                                                                                                                                                   |                4 |             11 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                                                                                                                |                                                                                                                                                                                                                   |                4 |             11 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       | cis_sobel_i/udp_1/inst/u_ip_send/tx_done_reg_0                                                                                                                                                                                                                                            | cis_sobel_i/util_vector_logic_6/Res[0]                                                                                                                                                                            |                3 |             11 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       | cis_sobel_i/udp_1/inst/u_ip_send/ip_head[6][31]_i_1_n_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                   |                6 |             11 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       | cis_sobel_i/udp_0/inst/u_ip_send/tx_done_reg_0                                                                                                                                                                                                                                            | cis_sobel_i/util_vector_logic_6/Res[0]                                                                                                                                                                            |                3 |             11 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                         | cis_sobel_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                       |                6 |             12 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                         | cis_sobel_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                       |                4 |             12 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                      |                3 |             12 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                      |                4 |             12 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                         | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                         | cis_sobel_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                       |                2 |             12 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                         | cis_sobel_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                       |                5 |             12 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                         | cis_sobel_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                       |                6 |             12 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                     | cis_sobel_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                      |                3 |             12 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/ctrl_cs_mode[1]_i_4_0[0]                                                                            | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                4 |             12 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/wr_ddr_fifo_0/inst/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                         | cis_sobel_i/wr_ddr_fifo_0/inst/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                     |                2 |             12 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                 | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                         | cis_sobel_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                       |                4 |             12 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                4 |             12 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      |                                                                                                                                                                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                 |                6 |             12 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                                                                   | cis_sobel_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                       |                4 |             12 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                         | cis_sobel_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                       |                3 |             12 |
|  cis_sobel_i/clk_wiz_0/inst/clk_200m                                                                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                4 |             12 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                         | cis_sobel_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                       |                5 |             12 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/wr_ddr_fifo_1/inst/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                         | cis_sobel_i/wr_ddr_fifo_1/inst/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                     |                2 |             12 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                   |               12 |             12 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                         | cis_sobel_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                       |                3 |             12 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[46]_i_1_n_0                              |                4 |             12 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                     | cis_sobel_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                      |                5 |             12 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                                   | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                3 |             12 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                      |                4 |             12 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                5 |             13 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ren_0                                                                                                                           |                                                                                                                                                                                                                   |                8 |             13 |
|  cis_sobel_i/clk_wiz_0/inst/clk_200m                                                                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                5 |             13 |
|  cis_sobel_i/ov5640_rgb565_top_0/i2c_dri_clk                                                                                                                                                                | cis_sobel_i/ov5640_rgb565_top_0/inst/u_i2c_cfg/sel                                                                                                                                                                                                                                        | cis_sobel_i/ov5640_rgb565_top_0/inst/u_i2c_dr/rst_n                                                                                                                                                               |                4 |             13 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                8 |             14 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       | cis_sobel_i/udp_0/inst/u_ip_send/tx_data_num0                                                                                                                                                                                                                                             | cis_sobel_i/udp_0/inst/u_ip_receive/rst_n_0                                                                                                                                                                       |                8 |             14 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[53]                                                                                      |                                                                                                                                                                                                                   |                8 |             14 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                8 |             14 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       | cis_sobel_i/udp_1/inst/u_ip_send/tx_data_num0                                                                                                                                                                                                                                             | cis_sobel_i/udp_1/inst/u_ip_receive/rst_n_0                                                                                                                                                                       |                9 |             14 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_pol                                                                                                                                       | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                4 |             14 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                   |                8 |             15 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_1/inst/u_ip_receive/rst_n_0                                                                                                                                                                       |                8 |             15 |
|  cis_sobel_i/clk_wiz_0/inst/clk_200m                                                                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                    |                4 |             15 |
|  cis_sobel_i/clk_wiz_0/inst/clk_50m                                                                                                                                                                         |                                                                                                                                                                                                                                                                                           | cis_sobel_i/icb_sobel_0/inst/u_rgbtogry/rst_n_0                                                                                                                                                                   |                7 |             15 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                   |                7 |             15 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/udp_0/inst/u_ip_receive/rst_n_0                                                                                                                                                                       |                9 |             15 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                5 |             15 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_3                                                                                   | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_2           |                3 |             15 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]_3[1]                                                                                                                                                          | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                  |                5 |             16 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/cnt[15]_i_1_n_0                                                                                                                              | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |             16 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_49[0]                                                                                 | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                6 |             16 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |                4 |             16 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/FSM_sequential_state_reg[2]_6[0]                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                5 |             16 |
|  cis_sobel_i/clk_wiz_0/inst/clk_50m                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/u_sobel/mul_rady                                                                                                                                                                                                                                             |                                                                                                                                                                                                                   |                4 |             16 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       | cis_sobel_i/udp_0/inst/u_ip_send/data_cnt                                                                                                                                                                                                                                                 | cis_sobel_i/udp_0/inst/u_ip_receive/rst_n_0                                                                                                                                                                       |                4 |             16 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_73[0]                                                                                 | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                5 |             16 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                     | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                4 |             16 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/p_0_in2_out                                                                                         |                                                                                                                                                                                                                   |                2 |             16 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       | cis_sobel_i/img_data_pkt_0/inst/wr_sw                                                                                                                                                                                                                                                     | cis_sobel_i/util_vector_logic_6/Res[0]                                                                                                                                                                            |                3 |             16 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                 |                                                                                                                                                                                                                   |                2 |             16 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       | cis_sobel_i/udp_0/inst/u_ip_send/ip_head[2][15]_i_1_n_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                   |                7 |             16 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/FSM_sequential_state_reg[2]_5[0]                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                5 |             16 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[3]_i_1_n_0                                |                8 |             16 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/macaddr[47]_i_1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                   |                3 |             16 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       | cis_sobel_i/img_data_pkt_1/inst/wr_sw                                                                                                                                                                                                                                                     | cis_sobel_i/util_vector_logic_6/Res[0]                                                                                                                                                                            |                4 |             16 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/run                                                                                                                                                                | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                 |                4 |             16 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       | cis_sobel_i/rd_ddr_fifo_0/inst/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                          | cis_sobel_i/rd_ddr_fifo_0/inst/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                     |                4 |             16 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_counter/r_counter                                                                                                                                                   | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               10 |             16 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/tx_CS_reg[0][0]                                                                                                                                          | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |             16 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_1[0]                                                                                                                                                          | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                  |                5 |             16 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       | cis_sobel_i/rd_ddr_fifo_2/inst/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                          | cis_sobel_i/rd_ddr_fifo_2/inst/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                     |                2 |             16 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/cnt[15]_i_1__0_n_0                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                4 |             16 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       | cis_sobel_i/udp_0/inst/u_ip_send/ip_head[1][31]_i_1_n_0                                                                                                                                                                                                                                   | cis_sobel_i/udp_0/inst/u_ip_receive/rst_n_0                                                                                                                                                                       |                5 |             16 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter                                                                                                                                                   | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                9 |             16 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       | cis_sobel_i/udp_1/inst/u_ip_send/data_cnt                                                                                                                                                                                                                                                 | cis_sobel_i/udp_1/inst/u_ip_receive/rst_n_0                                                                                                                                                                       |                4 |             16 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/p_1_in                                                                                                                                            |                                                                                                                                                                                                                   |                2 |             16 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       | cis_sobel_i/udp_1/inst/u_ip_send/ip_head[1][31]_i_1_n_0                                                                                                                                                                                                                                   | cis_sobel_i/udp_1/inst/u_ip_receive/rst_n_0                                                                                                                                                                       |                5 |             16 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/wr_ddr_fifo_0/inst/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                     |                4 |             16 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/wr_ddr_fifo_1/inst/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                     |                4 |             16 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       | cis_sobel_i/udp_1/inst/u_ip_send/ip_head[2][15]_i_1_n_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                   |                4 |             16 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/r_counter                                                                                                                                                   | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               10 |             16 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_counter/r_counter                                                                                                                                                   | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               12 |             16 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/FSM_sequential_state_reg[2]_5[0]                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                6 |             16 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[0]_i_1__138[0]                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                 |                3 |             16 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_7[0]                                                                                                              |                                                                                                                                                                                                                   |               16 |             16 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c0_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                                                                                      |                                                                                                                                                                                                                   |                7 |             16 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[1]_4[0]                                                                                  | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                8 |             16 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[1]_3[0]                                                                                  | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                6 |             16 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/tx_CS_reg[0][0]                                                                                                                                          | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |             16 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/FSM_sequential_state_reg[2]_6[0]                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                4 |             16 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_3                                                                                   |                                                                                                                                                                                                                   |                8 |             17 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/E[0]                                                                                                |                                                                                                                                                                                                                   |               11 |             17 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       | cis_sobel_i/rd_ddr_fifo_2/inst/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                         | cis_sobel_i/rd_ddr_fifo_2/inst/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                     |                4 |             18 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_6[0]                                                                              | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                8 |             18 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_10[0]                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               10 |             18 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_34[0]                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |             18 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                6 |             18 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_36[0]                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                7 |             18 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_26[0]                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                5 |             18 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_25[0]                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                5 |             18 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/icb_wr_en_pllcfg                                                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                6 |             18 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_16[0]                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                6 |             18 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_20[0]                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                5 |             18 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_14[0]                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                4 |             18 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_15[0]                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                8 |             18 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_42[0]                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                7 |             18 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_35[0]                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                6 |             18 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/rd_ddr_fifo_2/inst/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                  | cis_sobel_i/rd_ddr_fifo_2/inst/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                            |                3 |             18 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_4[0]                                                                              | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                6 |             18 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_24[0]                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                3 |             18 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/rd_ddr_fifo_0/inst/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                  | cis_sobel_i/rd_ddr_fifo_0/inst/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                            |                3 |             18 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_30[0]                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                7 |             18 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_5[0]                                                                              | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                8 |             18 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       | cis_sobel_i/rd_ddr_fifo_0/inst/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                         | cis_sobel_i/rd_ddr_fifo_0/inst/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                     |                6 |             18 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_7[0]                                                                              | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                7 |             19 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.vec_31_dfflr/dp_gt0.fifo_rf_en_0                                                                                              | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_3                          |                5 |             19 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_8[0]                                                                              | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                6 |             19 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_19[0]                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                4 |             19 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_28[0]                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                7 |             19 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_9[0]                                                                              | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                6 |             19 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_12[0]                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                5 |             19 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.vec_31_dfflr/dp_gt0.fifo_rf_en_1                                                                                              | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1                          |                4 |             19 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      |                                                                                                                                                                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                  |               12 |             19 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/mc_ras_n_ns[0]                                                                        |               12 |             19 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_41[0]                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                5 |             19 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/E[0]                                                                                                                            | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                 |                9 |             19 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_22[0]                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                7 |             19 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_18[0]                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                8 |             19 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_17[0]                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                5 |             19 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_39[0]                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                5 |             19 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_44[0]                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                8 |             19 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_27[0]                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                5 |             19 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_32[0]                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                7 |             19 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_29[0]                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                6 |             19 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_40[0]                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                7 |             19 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_1                                                              |                5 |             20 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_2                                                              |                8 |             20 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       | cis_sobel_i/img_data_pkt_0/inst/u_sync_fifo_1024x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                         | cis_sobel_i/util_vector_logic_6/Res[0]                                                                                                                                                                            |                6 |             20 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       | cis_sobel_i/img_data_pkt_1/inst/u_sync_fifo_1024x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                         | cis_sobel_i/util_vector_logic_6/Res[0]                                                                                                                                                                            |                5 |             20 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/fifo2mig_axi_0/inst/m_axi_awaddr[27]_i_1_n_0                                                                                                                                                                                                                                  | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                4 |             20 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/fifo2mig_axi_0/inst/m_axi_araddr[27]_i_1_n_0                                                                                                                                                                                                                                  | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                4 |             20 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         |                                                                                                                                                                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/corerst                                                                                               |                3 |             20 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/fifo2mig_axi_1/inst/m_axi_awaddr[27]_i_1_n_0                                                                                                                                                                                                                                  | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                3 |             20 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       | cis_sobel_i/udp_1/inst/u_ip_send/check_buffer                                                                                                                                                                                                                                             | cis_sobel_i/udp_1/inst/u_ip_receive/rst_n_0                                                                                                                                                                       |                3 |             20 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       | cis_sobel_i/udp_0/inst/u_ip_send/check_buffer                                                                                                                                                                                                                                             | cis_sobel_i/udp_0/inst/u_ip_receive/rst_n_0                                                                                                                                                                       |                6 |             20 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_38[0]                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                6 |             20 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_1_n_0                                                                                                                                | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___127_n_0                                                                                                            |                5 |             20 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       | cis_sobel_i/img_data_pkt_1/inst/u_sync_fifo_1024x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                         | cis_sobel_i/util_vector_logic_6/Res[0]                                                                                                                                                                            |                5 |             20 |
|  cis_sobel_i/clk_wiz_0/inst/clk_50m                                                                                                                                                                         | cis_sobel_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                                 | cis_sobel_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                    |                5 |             20 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       | cis_sobel_i/img_data_pkt_0/inst/u_sync_fifo_1024x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                         | cis_sobel_i/util_vector_logic_6/Res[0]                                                                                                                                                                            |                4 |             20 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/fifo2mig_axi_1/inst/m_axi_araddr[27]_i_1_n_0                                                                                                                                                                                                                                  | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                3 |             20 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i__n_0                                                                                                                 |               10 |             21 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_43[0]                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                4 |             21 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_11[0]                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                4 |             21 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/mc_cas_n_ns[0]                                                                        |               13 |             21 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_21[0]                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                6 |             21 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                   |               14 |             21 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_31[0]                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                5 |             21 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       | cis_sobel_i/img_data_pkt_0/inst/img_ifg_cnt0                                                                                                                                                                                                                                              | cis_sobel_i/util_vector_logic_6/Res[0]                                                                                                                                                                            |                6 |             22 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |               12 |             22 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       | cis_sobel_i/img_data_pkt_1/inst/img_ifg_cnt0                                                                                                                                                                                                                                              | cis_sobel_i/util_vector_logic_6/Res[0]                                                                                                                                                                            |                6 |             22 |
|  cis_sobel_i/ov5640_rgb565_top_0/i2c_dri_clk                                                                                                                                                                | cis_sobel_i/ov5640_rgb565_top_0/inst/u_i2c_dr/addr_t                                                                                                                                                                                                                                      | cis_sobel_i/ov5640_rgb565_top_0/inst/u_i2c_dr/rst_n                                                                                                                                                               |                7 |             23 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |               11 |             23 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                         | cis_sobel_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                       |                8 |             24 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/E[0]                                                                                                                                                                              | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |               13 |             24 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                                 | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                9 |             24 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                         | cis_sobel_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                       |                8 |             24 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__0_19[2]                                                                                | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                5 |             24 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__0_19[6]                                                                                | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                8 |             24 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__0_19[1]                                                                                | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                6 |             24 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__0_19[4]                                                                                | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                5 |             24 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__0_19[3]                                                                                | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                9 |             24 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__0_19[5]                                                                                | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                6 |             24 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__0_19[7]                                                                                | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                6 |             24 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__0_12[6]                                                                                | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                5 |             24 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__0_12[2]                                                                                | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                7 |             24 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__0_12[0]                                                                                | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                8 |             24 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__0_19[0]                                                                                | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                4 |             24 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__0_12[3]                                                                                | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                4 |             24 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__0_12[5]                                                                                | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                7 |             24 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__0_12[1]                                                                                | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                6 |             24 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__0_12[7]                                                                                | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                7 |             24 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__0_12[4]                                                                                | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                9 |             24 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                                                                                     |                                                                                                                                                                                                                   |               24 |             24 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]_0                                                                                                                                          |                                                                                                                                                                                                                   |               24 |             24 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                      |               10 |             24 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                      |                7 |             24 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                         | cis_sobel_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                       |                8 |             24 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                         | cis_sobel_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                       |                9 |             24 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                      |                8 |             24 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                      |                9 |             24 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                9 |             25 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                        |               13 |             25 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                9 |             25 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                   |                7 |             26 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/zerocmp_reg[0]                                                                                                                                                                 | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                  |                9 |             26 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                   |                6 |             26 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                   |                5 |             26 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                   |                5 |             26 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |               13 |             26 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]_3[0]                                                                                                                                                          | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                  |                9 |             26 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                   |                5 |             27 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                   |                6 |             27 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                   |                8 |             27 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                   |                6 |             27 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                   |                5 |             27 |
|  cis_sobel_i/util_ds_buf_0/U0/BUFG_O[0]                                                                                                                                                                     | cis_sobel_i/wr_ddr_fifo_0/inst/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                  | cis_sobel_i/wr_ddr_fifo_0/inst/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                            |                5 |             27 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                   |                6 |             27 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                   |               11 |             27 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                   |                8 |             27 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                   |               11 |             27 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                   |               10 |             27 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                               |                                                                                                                                                                                                                   |                4 |             27 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                   |                7 |             27 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                   |                5 |             27 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                               |                                                                                                                                                                                                                   |                5 |             27 |
|  cis_sobel_i/clk_wiz_0/inst/clk_50m                                                                                                                                                                         | cis_sobel_i/wr_ddr_fifo_1/inst/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                  | cis_sobel_i/wr_ddr_fifo_1/inst/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                            |                4 |             27 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                   |                7 |             27 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         |                                                                                                                                                                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/erst                                                                                                  |                5 |             27 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                   |               12 |             27 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_43[0]                                                                                 | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                7 |             28 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                               |                                                                                                                                                                                                                   |                4 |             28 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/a_source_reg[1][0]                                                                                                                                   | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                9 |             28 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/util_vector_logic_6/Res[0]                                                                                                                                                                            |               15 |             28 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_33[0]                                                                                 | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               10 |             28 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                   |                6 |             28 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                               |                                                                                                                                                                                                                   |                6 |             28 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                   |                7 |             28 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                                      |                                                                                                                                                                                                                   |                7 |             29 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |               11 |             29 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                                      |                                                                                                                                                                                                                   |                7 |             29 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___3_n_0                                                                                                                                                                       |                                                                                                                                                                                                                   |                6 |             29 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___3_n_0                                                                                                                                                                       |                                                                                                                                                                                                                   |                7 |             29 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                          |               15 |             30 |
|  cis_sobel_i/util_ds_buf_0/U0/BUFG_O[0]                                                                                                                                                                     | cis_sobel_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                 | cis_sobel_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                           |                6 |             30 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/T_1527_reg[1][0]                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                9 |             30 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                          |               16 |             30 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[1]_2[0]                                                                                  | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               12 |             30 |
|  cis_sobel_i/Trash_Risc_0/dut_io_pads_jtag_TCK_i_ival                                                                                                                                                       |                                                                                                                                                                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/jtag_reset                                                                           |                6 |             30 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push122_out                                                                                                                                                             |                                                                                                                                                                                                                   |               11 |             31 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r_reg[0]_10[0]                                                                                          | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                 |               14 |             31 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[77]_3[0]                                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                9 |             31 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_dfflr/E[0]                                                                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                 |               13 |             31 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push122_out                                                                                                                                                             |                                                                                                                                                                                                                   |               12 |             31 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_5[0]                                                                                                              | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                 |               12 |             31 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_8[0]                                                                                                              | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               10 |             31 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/full_reg_4[0]                                                                                                                                 | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                8 |             31 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[4]_1[0]                                                                                                   |                                                                                                                                                                                                                   |               11 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[4]_0[0]                                                                                                   |                                                                                                                                                                                                                   |               14 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_3[0]                                                                                                   |                                                                                                                                                                                                                   |               14 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[2]_1[0]                                                                                                   |                                                                                                                                                                                                                   |               11 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_9[0]                                                                                                   |                                                                                                                                                                                                                   |               16 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_6[0]                                                                                                   |                                                                                                                                                                                                                   |               12 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_8[0]                                                                                                   |                                                                                                                                                                                                                   |               11 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_2[0]                                                                                                   |                                                                                                                                                                                                                   |               18 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_1[0]                                                                                                   |                                                                                                                                                                                                                   |               13 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_19[0]                                                                                                  |                                                                                                                                                                                                                   |               17 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_4[0]                                                                                                   |                                                                                                                                                                                                                   |               14 |             32 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___3_n_0                                                                                                                                                                       |                                                                                                                                                                                                                   |                6 |             32 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                                      |                                                                                                                                                                                                                   |                7 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_15[0]                                                                                                  |                                                                                                                                                                                                                   |               16 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[4]_3[0]                                                                                                   |                                                                                                                                                                                                                   |               13 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__0_15[0]                                                                                | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                5 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/E[0]                                                                                                                 |                                                                                                                                                                                                                   |               11 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__0_22[0]                                                                                | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                6 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__0_14[0]                                                                                | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                8 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_20[0]                                                                                                  |                                                                                                                                                                                                                   |               19 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__0_25[0]                                                                                | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                8 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__0_18[0]                                                                                | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                8 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__0_16[0]                                                                                | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                9 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_17[0]                                                                                                  |                                                                                                                                                                                                                   |               21 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__0_21[0]                                                                                | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                9 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_45[0]                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                9 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[4]_6[0]                                                                                                   |                                                                                                                                                                                                                   |               20 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_10[0]                                                                                                  |                                                                                                                                                                                                                   |               13 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__0_20[0]                                                                                | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               10 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__0_23[0]                                                                                | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                5 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__0_24[0]                                                                                | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               11 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/minstret_dfflr/minstreth_ena                                                                                                                       | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                 |                8 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_51[0]                                                                                 | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                7 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_35[0]                                                                                 | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                9 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycle_dfflr/mcycleh_ena                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                 |                8 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/minstret_ena                                                                                                 | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                 |                8 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_32[0]                                                                                 | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               11 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_45[0]                                                                                 | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               11 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_42[0]                                                                                 | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               11 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_54[0]                                                                                 | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                8 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[48]_1[0]                                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                9 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_33[0]                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               10 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[48]_0[0]                                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               10 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_14[0]                                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               12 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_23[0]                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               10 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/HP_in[5][31]_i_1_n_0                                                                                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/u_rgbtogry/rst_n_0                                                                                                                                                                   |               10 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/HP_in[7][31]_i_1_n_0                                                                                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/u_rgbtogry/rst_n_0                                                                                                                                                                   |               13 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/HP_in[1][31]_i_1_n_0                                                                                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/u_rgbtogry/rst_n_0                                                                                                                                                                   |               11 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/HP_in[0][31]_i_1_n_0                                                                                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/u_rgbtogry/rst_n_0                                                                                                                                                                   |               12 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/HP_in[3][31]_i_1_n_0                                                                                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/u_rgbtogry/rst_n_0                                                                                                                                                                   |               11 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/HP_in[8][31]_i_1_n_0                                                                                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/u_rgbtogry/rst_n_0                                                                                                                                                                   |               12 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/HP_in[4][31]_i_1_n_0                                                                                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/u_rgbtogry/rst_n_0                                                                                                                                                                   |               13 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_13[0]                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                9 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/HP_in[2][31]_i_1_n_0                                                                                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/u_rgbtogry/rst_n_0                                                                                                                                                                   |               10 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_13[0]                                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               12 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/E[0]                                                                                                                                                                                | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                8 |             32 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       | cis_sobel_i/udp_1/inst/u_ip_send/E[0]                                                                                                                                                                                                                                                     | cis_sobel_i/udp_1/inst/u_ip_receive/rst_n_0                                                                                                                                                                       |               10 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[38]_4[0]                                                                                                                                                                 | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               13 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[38]_1[0]                                                                                                                                                                 | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                8 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[38]_6[0]                                                                                                                                                                 | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                9 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[38]_0[0]                                                                                                                                                                 | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               14 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[38]_2[0]                                                                                                                                                                 | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                8 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[38]_5[0]                                                                                                                                                                 | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               11 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi2_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                                                                                      |                                                                                                                                                                                                                   |               18 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi1_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                                                                                      |                                                                                                                                                                                                                   |               17 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_pwm_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                                                                                       |                                                                                                                                                                                                                   |               16 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__0_13[0]                                                                                | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                9 |             32 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       | cis_sobel_i/img_data_pkt_0/inst/wr_fifo_data[31]_i_1_n_0                                                                                                                                                                                                                                  | cis_sobel_i/util_vector_logic_6/Res[0]                                                                                                                                                                            |                5 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_vld_set                                                                                                                                                                  | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                7 |             32 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       | cis_sobel_i/img_data_pkt_1/inst/wr_fifo_data[31]_i_1_n_0                                                                                                                                                                                                                                  | cis_sobel_i/util_vector_logic_6/Res[0]                                                                                                                                                                            |                7 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__0_17[0]                                                                                | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                8 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/HP_in[6][31]_i_1_n_0                                                                                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/u_rgbtogry/rst_n_0                                                                                                                                                                   |               10 |             32 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       | cis_sobel_i/udp_0/inst/u_ip_send/E[0]                                                                                                                                                                                                                                                     | cis_sobel_i/udp_0/inst/u_ip_receive/rst_n_0                                                                                                                                                                       |               11 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/macaddr[31]_i_1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                   |               12 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/VP_in[8][31]_i_1_n_0                                                                                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/u_rgbtogry/rst_n_0                                                                                                                                                                   |               12 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/VP_in[2][31]_i_1_n_0                                                                                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/u_rgbtogry/rst_n_0                                                                                                                                                                   |               10 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/VP_in[6][31]_i_1_n_0                                                                                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/u_rgbtogry/rst_n_0                                                                                                                                                                   |               10 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/VP_in[5][31]_i_1_n_0                                                                                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/u_rgbtogry/rst_n_0                                                                                                                                                                   |               10 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/VP_in[3][31]_i_1_n_0                                                                                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/u_rgbtogry/rst_n_0                                                                                                                                                                   |               15 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/VP_in[4][31]_i_1_n_0                                                                                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/u_rgbtogry/rst_n_0                                                                                                                                                                   |               12 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/VP_in[1][31]_i_1_n_0                                                                                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/u_rgbtogry/rst_n_0                                                                                                                                                                   |               11 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/VP_in[7][31]_i_1_n_0                                                                                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/u_rgbtogry/rst_n_0                                                                                                                                                                   |               13 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/VP_in[0][31]_i_1_n_0                                                                                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/u_rgbtogry/rst_n_0                                                                                                                                                                   |               12 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/addr                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                   |                9 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/shift_num                                                                                                                                                                                                                                                    | cis_sobel_i/icb_sobel_0/inst/u_rgbtogry/rst_n_0                                                                                                                                                                   |                5 |             32 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_16[0]                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                  |               10 |             32 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_9[0]                                                                                                                                                          |                                                                                                                                                                                                                   |               10 |             32 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_3[0]                                                                                                                                                          |                                                                                                                                                                                                                   |                8 |             32 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_15[0]                                                                                                                                                         |                                                                                                                                                                                                                   |               12 |             32 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_8[0]                                                                                                                                                          |                                                                                                                                                                                                                   |               10 |             32 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_14[0]                                                                                                                                                         |                                                                                                                                                                                                                   |               10 |             32 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_12[0]                                                                                                                                                         |                                                                                                                                                                                                                   |               13 |             32 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_10[0]                                                                                                                                                         |                                                                                                                                                                                                                   |               13 |             32 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_7[0]                                                                                                                                                          |                                                                                                                                                                                                                   |               10 |             32 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_1[0]                                                                                                                                                          |                                                                                                                                                                                                                   |                6 |             32 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_4[0]                                                                                                                                                          |                                                                                                                                                                                                                   |               11 |             32 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_0[0]                                                                                                                                                          |                                                                                                                                                                                                                   |               16 |             32 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_13[0]                                                                                                                                                         |                                                                                                                                                                                                                   |               10 |             32 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_2[0]                                                                                                                                                          |                                                                                                                                                                                                                   |                7 |             32 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_6[0]                                                                                                                                                          |                                                                                                                                                                                                                   |                9 |             32 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_5[0]                                                                                                                                                          |                                                                                                                                                                                                                   |                9 |             32 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_11[0]                                                                                                                                                         |                                                                                                                                                                                                                   |               12 |             32 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/E[0]                                                                                                                  | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/crossing_reset                                                                |               17 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_rxfifo/buffer[7][31]_i_1__0_n_0                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               14 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_rxfifo/buffer[4][31]_i_1__0_n_0                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               10 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_rxfifo/buffer[8][31]_i_1__2_n_0                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                7 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_rxfifo/buffer[5][31]_i_1__0_n_0                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                6 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_rxfifo/buffer[6][31]_i_1__0_n_0                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               12 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_rxfifo/buffer[3][31]_i_1__0_n_0                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               11 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_rxfifo/buffer[2][31]_i_1__0_n_0                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               10 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_rxfifo/buffer[1][31]_i_1__0_n_0                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                6 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_rxfifo/buffer[0][31]_i_1__0_n_0                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               11 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_rxfifo/buffer                                                                                                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               10 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/E[0]                                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               12 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/buffer[3][31]_i_1__1_n_0                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               11 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/buffer[7][31]_i_1__1_n_0                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                8 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/buffer[4][31]_i_1__1_n_0                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               10 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/buffer[5][31]_i_1__1_n_0                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                7 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/buffer                                                                                                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                9 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/buffer[2][31]_i_1__1_n_0                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                7 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/buffer[1][31]_i_1__1_n_0                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                5 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/buffer[0][31]_i_1__1_n_0                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                7 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/buffer[8][31]_i_1_n_0                                                                                                                                              | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                9 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/buffer[6][31]_i_1__1_n_0                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                6 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer[2][31]_i_1_n_0                                                                                                                                              | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               12 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer[7][31]_i_1_n_0                                                                                                                                              | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               12 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer[5][31]_i_1_n_0                                                                                                                                              | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                8 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer[3][31]_i_1_n_0                                                                                                                                              | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               11 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer[8][31]_i_1__0_n_0                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               10 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer[6][31]_i_1_n_0                                                                                                                                              | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                9 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer[1][31]_i_1_n_0                                                                                                                                              | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                7 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer[4][31]_i_1_n_0                                                                                                                                              | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                8 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer[0][31]_i_1_n_0                                                                                                                                              | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                7 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer                                                                                                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                7 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/E[0]                                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               13 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_txfifo/buffer[5][31]_i_1__2_n_0                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               12 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_txfifo/buffer[0][31]_i_1__2_n_0                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               11 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_txfifo/buffer                                                                                                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                7 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_txfifo/buffer[8][31]_i_1__1_n_0                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                6 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_txfifo/buffer[3][31]_i_1__2_n_0                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               10 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_txfifo/buffer[7][31]_i_1__2_n_0                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               10 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_txfifo/buffer[1][31]_i_1__2_n_0                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                8 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_txfifo/buffer[2][31]_i_1__2_n_0                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                8 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_txfifo/buffer[6][31]_i_1__2_n_0                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               10 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_txfifo/buffer[4][31]_i_1__2_n_0                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               11 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/qout_r_reg[1]_4[0]                                                                                                                                          | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                 |                8 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rowbuf_cnt_d_dfflr/qout_r_reg[1]_0[0]                                                                                                                                   | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                 |               18 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rowbuf_cnt_d_dfflr/E[0]                                                                                                                                                 | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                 |               11 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/lbuf_cnt_dfflr/qout_r_reg[1]_0[0]                                                                                                                                       | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                 |               11 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/lbuf_cnt_dfflr/E[0]                                                                                                                                                     | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                 |                9 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/maddr_acc_ena                                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                 |                9 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rcv_data_buf_valid_dfflr/rcv_data_buf_valid                                                                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                 |               14 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_7[0]                                                                                                              | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                 |               22 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_4[0]                                                                                                              | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                 |               17 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_3[0]                                                                                                              | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                 |               18 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[10]_3[0]                                                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               14 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mcycle_ena                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                 |                8 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_0[0]                                                                                                   |                                                                                                                                                                                                                   |               14 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_11[0]                                                                                                  |                                                                                                                                                                                                                   |               15 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[4]_4[0]                                                                                                   |                                                                                                                                                                                                                   |               15 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_7[0]                                                                                                   |                                                                                                                                                                                                                   |               20 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[2]_0[0]                                                                                                   |                                                                                                                                                                                                                   |               11 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_13[0]                                                                                                  |                                                                                                                                                                                                                   |               22 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_5[0]                                                                                                   |                                                                                                                                                                                                                   |               11 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_14[0]                                                                                                  |                                                                                                                                                                                                                   |               12 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_18[0]                                                                                                  |                                                                                                                                                                                                                   |               17 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_12[0]                                                                                                  |                                                                                                                                                                                                                   |               18 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[4]_2[0]                                                                                                   |                                                                                                                                                                                                                   |                8 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_16[0]                                                                                                  |                                                                                                                                                                                                                   |               16 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[4]_5[0]                                                                                                   |                                                                                                                                                                                                                   |                9 |             32 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/E[0]                                                                                               |                                                                                                                                                                                                                   |                6 |             33 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_counter/s_do_update                                                                                                                                                 | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               11 |             33 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/s_do_update                                                                                                                                                 | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               11 |             33 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                                |                                                                                                                                                                                                                   |                5 |             33 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[1]_2[0]                                                                                        |                                                                                                                                                                                                                   |               31 |             33 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                   |                5 |             33 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[1]_7[0]                                                                                        |                                                                                                                                                                                                                   |               27 |             33 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |               13 |             33 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/s_do_update                                                                                                                                                 | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               11 |             33 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                                      |                                                                                                                                                                                                                   |                6 |             33 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___3_n_0                                                                                                                                                                       |                                                                                                                                                                                                                   |                8 |             33 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_counter/s_do_update                                                                                                                                                 | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               11 |             33 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                   |                5 |             33 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                   | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |               11 |             33 |
|  cis_sobel_i/util_ds_buf_0/U0/BUFG_O[0]                                                                                                                                                                     | cis_sobel_i/DVP_Capture_0/inst/DataValid                                                                                                                                                                                                                                                  | cis_sobel_i/icb_sobel_0/inst/u_rgbtogry/rst_n_0                                                                                                                                                                   |               10 |             33 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                                |                                                                                                                                                                                                                   |                6 |             33 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_85[0]                                                                                                             |                                                                                                                                                                                                                   |               10 |             33 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.vec_31_dfflr/E[0]                                                                                              |                                                                                                                                                                                                                   |               13 |             33 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/dp_gt0.wen                                                                                                                      |                                                                                                                                                                                                                   |               16 |             33 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_25[0]                                                                                 | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               18 |             33 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_26[0]                                                                                 | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               19 |             33 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/dp_gt0.wen                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_4_0                                        |               10 |             33 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.wptr_vec_0_dfflrs/E[0]                                                                                                      |                                                                                                                                                                                                                   |                5 |             33 |
|  cis_sobel_i/Trash_Risc_0/dut_io_pads_jtag_TCK_i_ival                                                                                                                                                       | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_dfflr/E[0]                                                                                                                                               | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/jtag_reset                                                                           |                5 |             34 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/qout_r_reg[1]_6[0]                                                                                                                                          | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                 |               15 |             34 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/buf_nrdy_dfflr/E[0]                                                                                                                                                                               | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               11 |             34 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |               13 |             35 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                  |               11 |             35 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_91[0]                                                                                                             |                                                                                                                                                                                                                   |               15 |             37 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92[0]                                                                                                             |                                                                                                                                                                                                                   |               12 |             37 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/dp_gt_0.vld_set                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[38]_i_1__3_n_0             |               16 |             38 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                         | cis_sobel_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                 |               10 |             40 |
|  cis_sobel_i/Trash_Risc_0/dut_io_pads_jtag_TCK_i_ival                                                                                                                                                       | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/shiftReg                                                                                                                                                                             | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/shiftReg0                                                                                                    |               13 |             41 |
|  cis_sobel_i/Trash_Risc_0/dut_io_pads_jtag_TCK_i_ival                                                                                                                                                       | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/buf_nrdy_dfflr/E[0]                                                                                                                                              | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/jtag_reset                                                                           |                6 |             41 |
|  cis_sobel_i/Trash_Risc_0/dut_io_pads_jtag_TCK_i_ival                                                                                                                                                       | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_0                                                                                                                                                                            | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/jtag_reset                                                                           |                7 |             41 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/i_rdy_dfflr/qout_r_reg[0]_0[0]                                                                                                                                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |                9 |             41 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               21 |             43 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/p_1_in                                                                                                                                                                                  | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/qout_r_reg[0]_0                                                                                                 |                7 |             43 |
|  cis_sobel_i/ov5640_rgb565_top_0/i2c_dri_clk                                                                                                                                                                |                                                                                                                                                                                                                                                                                           | cis_sobel_i/ov5640_rgb565_top_0/inst/u_i2c_dr/rst_n                                                                                                                                                               |               32 |             44 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |               23 |             44 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                         | cis_sobel_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                 |               13 |             46 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |               13 |             47 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |               18 |             47 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/running_reg_4                                                                                                                                            | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               16 |             48 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/running_reg_4                                                                                                                                            | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               13 |             48 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/buf_nrdy_dfflr/E[0]                                                                                                                                                          | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               17 |             48 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |               17 |             48 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |               17 |             48 |
|  cis_sobel_i/clkdivider_0/inst/clk_out                                                                                                                                                                      | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/E[0]                                                                                                                                                                                    | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/crossing_reset                                                                |               10 |             48 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/E[0]                                                                                                 |                                                                                                                                                                                                                   |               37 |             51 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                         | cis_sobel_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                 |               11 |             53 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                         | cis_sobel_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                 |               11 |             53 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_10[0]                                                                                       |                                                                                                                                                                                                                   |               27 |             55 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                         | cis_sobel_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                 |               13 |             59 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                         | cis_sobel_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                 |               12 |             59 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_154_out                                                                                                                 | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0               |               13 |             64 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                  |                                                                                                                                                                                                                   |               12 |             64 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                  |                                                                                                                                                                                                                   |               12 |             64 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                                   |                8 |             64 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                                   |                8 |             64 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                            |                                                                                                                                                                                                                   |               13 |             64 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                                   |                8 |             64 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                         |                                                                                                                                                                                                                   |               18 |             64 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/E[0]                                                                                                 |                                                                                                                                                                                                                   |               19 |             65 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.wptr_vec_0_dfflrs/E[0]                                                                                                        |                                                                                                                                                                                                                   |               23 |             65 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/E[0]                                                                                               |                                                                                                                                                                                                                   |               21 |             65 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_reg[0]_0[0]                                                                                        |                                                                                                                                                                                                                   |               19 |             65 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                                   |                9 |             72 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                                   |                9 |             72 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                                   |                9 |             72 |
|  eth_tx_clk_IBUF_BUFG                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                   |               22 |             84 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         |                                                                                                                                                                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                 |               53 |             86 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                   |               11 |             88 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                   |               11 |             88 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_counter/E[0]                                                                                                                                                        | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               22 |             95 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/E[0]                                                                                                                                                        | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               24 |             95 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_counter/E[0]                                                                                                                                                        | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               23 |             95 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/E[0]                                                                                                                                                        | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |               30 |             95 |
|  cis_sobel_i/clk_wiz_0/inst/clk_50m                                                                                                                                                                         |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                   |               24 |            107 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                   |               14 |            112 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                   |               14 |            112 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                   |               14 |            112 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                   |               14 |            112 |
|  cis_sobel_i/util_ds_buf_0/U0/BUFG_O[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                   |               29 |            121 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/wr_ddr_fifo_0/inst/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                          | cis_sobel_i/wr_ddr_fifo_0/inst/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                     |               19 |            128 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/wr_ddr_fifo_1/inst/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                          | cis_sobel_i/wr_ddr_fifo_1/inst/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                     |               23 |            128 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/sel                                 |                                                                                                                                                                                                                   |               33 |            128 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                   |               24 |            129 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                                 |                                                                                                                                                                                                                   |               21 |            129 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                                      |                                                                                                                                                                                                                   |               33 |            130 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/push                                                                                                                                   |                                                                                                                                                                                                                   |               35 |            130 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_thread_loop[0].r_packing_boundary_reg[0][0]                                                                                                     |                                                                                                                                                                                                                   |               35 |            130 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/push                                                                                                                                   |                                                                                                                                                                                                                   |               33 |            130 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                                      |                                                                                                                                                                                                                   |               34 |            130 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_thread_loop[0].r_packing_boundary_reg[0][0]                                                                                                     |                                                                                                                                                                                                                   |               33 |            130 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                                |                                                                                                                                                                                                                   |               44 |            131 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                   |               26 |            131 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                   |               25 |            132 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                                |                                                                                                                                                                                                                   |               42 |            132 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                                                   |                                                                                                                                                                                                                   |               21 |            135 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                                                   |                                                                                                                                                                                                                   |               23 |            135 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                          | cis_sobel_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |               26 |            136 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                          | cis_sobel_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |               26 |            136 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                           | cis_sobel_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |               25 |            142 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                      |                                                                                                                                                                                                                   |               33 |            144 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[223].srl_nx1/push                                                                                                                                                      |                                                                                                                                                                                                                   |               38 |            144 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[223].srl_nx1/push                                                                                                                                                      |                                                                                                                                                                                                                   |               37 |            144 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                   |               25 |            144 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                                 |                                                                                                                                                                                                                   |               22 |            144 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                                                                    |                                                                                                                                                                                                                   |               38 |            145 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                   |               22 |            145 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                                |                                                                                                                                                                                                                   |               21 |            145 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                                                                    |                                                                                                                                                                                                                   |               39 |            145 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                   |               20 |            145 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                                |                                                                                                                                                                                                                   |               21 |            145 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                          | cis_sobel_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |               28 |            150 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                          | cis_sobel_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |               28 |            154 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                          | cis_sobel_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |               28 |            154 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                              |                                                                                                                                                                                                                   |               23 |            184 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                              |                                                                                                                                                                                                                   |               23 |            184 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                              |                                                                                                                                                                                                                   |               23 |            184 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                               |                                                                                                                                                                                                                   |               24 |            192 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                              |                                                                                                                                                                                                                   |               25 |            200 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                              |                                                                                                                                                                                                                   |               25 |            200 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        | cis_sobel_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                              |                                                                                                                                                                                                                   |               25 |            200 |
|  cis_sobel_i/clk_wiz_0/inst/clk_50m                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/u_sobel/data_rady015_out                                                                                                                                                                                                                                     |                                                                                                                                                                                                                   |               72 |            234 |
|  cis_sobel_i/clk_wiz_0/inst/clk_50m                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/line_buf2                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                   |              120 |            504 |
|  cis_sobel_i/clk_wiz_0/inst/clk_50m                                                                                                                                                                         | cis_sobel_i/icb_sobel_0/inst/line_buf2                                                                                                                                                                                                                                                    | cis_sobel_i/icb_sobel_0/inst/u_rgbtogry/rst_n_0                                                                                                                                                                   |              151 |            711 |
|  cis_sobel_i/clk_wiz_0/inst/clk_16m                                                                                                                                                                         |                                                                                                                                                                                                                                                                                           | cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                 |              354 |            890 |
|  cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                                                                                                        |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                   |              843 |           3101 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


