{
  "valid"     : "dut.cpu0.monitor_valid",
  "order"     : "dut.cpu0.monitor_order",
  "inst"      : "dut.cpu0.monitor_inst",
  "rs1_addr"  : "dut.cpu0.monitor_rs1_addr",
  "rs2_addr"  : "dut.cpu0.monitor_rs2_addr",
  "rs1_rdata" : "dut.cpu0.monitor_rs1_rdata",
  "rs2_rdata" : "dut.cpu0.monitor_rs2_rdata",
  "rd_addr"   : "dut.cpu0.monitor_rd_addr",
  "rd_wdata"  : "dut.cpu0.monitor_rd_wdata",
  "pc_rdata"  : "dut.cpu0.monitor_pc_rdata",
  "pc_wdata"  : "dut.cpu0.monitor_pc_wdata",
  "mem_addr"  : "dut.cpu0.monitor_mem_addr",
  "mem_rmask" : "dut.cpu0.monitor_mem_rmask",
  "mem_wmask" : "dut.cpu0.monitor_mem_wmask",
  "mem_rdata" : "dut.cpu0.monitor_mem_rdata",
  "mem_wdata" : "dut.cpu0.monitor_mem_wdata"
}
