
---------- Begin Simulation Statistics ----------
final_tick                                59027067500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                                 914616                       # Number of bytes of host memory used
host_seconds                                  1632.78                       # Real time elapsed on the host
host_tick_rate                               36151352                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.059027                       # Number of seconds simulated
sim_ticks                                 59027067500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 148054357                       # number of cc regfile reads
system.cpu.cc_regfile_writes                154767076                       # number of cc regfile writes
system.cpu.committedInsts::0                100000000                       # Number of Instructions Simulated
system.cpu.committedInsts::1                 88835501                       # Number of Instructions Simulated
system.cpu.committedInsts::total            188835501                       # Number of Instructions Simulated
system.cpu.committedOps::0                  163090816                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  164916263                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              328007079                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            1.180541                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            1.328907                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.625169                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   9850758                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  6850443                       # number of floating regfile writes
system.cpu.idleCycles                           41649                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1025401                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0              10129064                       # Number of branches executed
system.cpu.iew.exec_branches::1              18491294                       # Number of branches executed
system.cpu.iew.exec_branches::total          28620358                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.848693                       # Inst execution rate
system.cpu.iew.exec_refs::0                  25999845                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  40260697                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total              66260542                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                10003770                       # Number of stores executed
system.cpu.iew.exec_stores::1                14738935                       # Number of stores executed
system.cpu.iew.exec_stores::total            24742705                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                14459219                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              43730350                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                356                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             26307946                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           357095831                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           15996075                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           25521762                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       41517837                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            794331                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             336300004                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   7132                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  6568                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1002776                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 18733                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          17826                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       497917                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         527484                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              235323165                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              199645145                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          434968310                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  165625865                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  170380164                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              336006029                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.580899                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.600649                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.589964                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              136698991                       # num instructions producing a value
system.cpu.iew.wb_producers::1              119916752                       # num instructions producing a value
system.cpu.iew.wb_producers::total          256615743                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    1.402965                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    1.443238                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                2.846203                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   165668444                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   170435644                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               336104088                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                533364589                       # number of integer regfile reads
system.cpu.int_regfile_writes               279997413                       # number of integer regfile writes
system.cpu.ipc::0                            0.847069                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.752498                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.599567                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3657401      2.20%      2.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             130165782     78.37%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              5570500      3.35%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                184002      0.11%     84.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              109971      0.07%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   93      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  886      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   12      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  480      0.00%     84.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              178133      0.11%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                126      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               3      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               9      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             16137968      9.72%     93.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             9732475      5.86%     99.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           27219      0.02%     99.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         323667      0.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              166088729                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass           1238310      0.72%      0.72% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu             124327584     72.62%     73.34% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult               270430      0.16%     73.50% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                  1761      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd              925974      0.54%     74.04% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     74.04% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                   0      0.00%     74.04% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     74.04% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     74.04% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     74.04% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     74.04% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     74.04% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                  716      0.00%     74.04% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     74.04% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu              1165251      0.68%     74.72% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                    0      0.00%     74.72% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                  186      0.00%     74.72% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc             1491199      0.87%     75.60% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     75.60% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     75.60% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                  6      0.00%     75.60% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     75.60% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     75.60% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     75.60% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd          124399      0.07%     75.67% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     75.67% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     75.67% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt          942522      0.55%     76.22% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv            4962      0.00%     76.22% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     76.22% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult           7456      0.00%     76.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     76.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     76.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     76.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     76.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     76.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     76.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     76.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     76.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     76.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     76.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     76.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     76.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     76.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     76.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     76.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     76.23% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             22940022     13.40%     89.63% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite            12970550      7.58%     97.20% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead         2962513      1.73%     98.93% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite        1828511      1.07%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              171202352                       # Type of FU issued
system.cpu.iq.FU_type::total                337291081      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                34229697                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            45094073                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     10653599                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           12285139                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                 78716469                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                 79465314                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total            158181783                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.233378                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.235599                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.468977                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               100803129     63.73%     63.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                7336030      4.64%     68.36% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                   19714      0.01%     68.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               3744967      2.37%     70.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     70.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     70.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     70.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     70.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     70.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     70.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     70.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    567      0.00%     70.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     70.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                1334289      0.84%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    233      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc               1330618      0.84%     72.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     72.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     72.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   39      0.00%     72.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     72.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     72.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     72.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             28400      0.02%     72.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     72.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     72.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt           1055118      0.67%     73.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv             14266      0.01%     73.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     73.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult             2114      0.00%     73.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     73.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     73.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     73.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     73.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     73.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     73.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     73.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     73.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     73.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     73.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     73.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     73.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     73.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     73.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     73.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     73.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               10911776      6.90%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              27693239     17.51%     97.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1597431      1.01%     98.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite          2309853      1.46%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              614516175                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1069401410                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    325352430                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         373917125                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  357094684                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 337291081                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1147                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        29088642                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           5550336                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            606                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     55770819                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     118012487                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.858097                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.265119                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2573429      2.18%      2.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            12428024     10.53%     12.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            34079969     28.88%     41.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            33511065     28.40%     69.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            23416523     19.84%     89.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             9729118      8.24%     98.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2071533      1.76%     99.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              193564      0.16%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                9262      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       118012487                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.857088                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            325076                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           990523                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             16835924                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            10532130                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads           3256340                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores          2023458                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             26894426                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores            15775816                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               115583425                       # number of misc regfile reads
system.cpu.numCycles                        118054136                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1280                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                   21                       # Number of system calls
system.cpu.workload1.numSyscalls                   16                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         39840                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         2298                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       427253                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       856088                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
sim_insts                                   188835501                       # Number of instructions simulated
sim_ops                                     328007079                       # Number of ops (including micro ops) simulated
host_inst_rate                                 115653                       # Simulator instruction rate (inst/s)
host_op_rate                                   200889                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                32825474                       # Number of BP lookups
system.cpu.branchPred.condPredicted          22957497                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1302038                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             21642134                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                20691874                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             95.609213                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2972921                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               2130                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1034558                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             975029                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            59529                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       174634                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        27567722                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             541                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            984569                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    117986407                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.780041                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.483054                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        23441335     19.87%     19.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        22767105     19.30%     39.16% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        18691635     15.84%     55.01% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        14858950     12.59%     67.60% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4        12511787     10.60%     78.20% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         6692610      5.67%     83.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         4649651      3.94%     87.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         3114922      2.64%     90.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        11258412      9.54%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    117986407                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0         100000000                       # Number of instructions committed
system.cpu.commit.instsCommitted::1          88835501                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     188835501                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           163090816                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           164916263                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       328007079                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 25511179                       # Number of memory references committed
system.cpu.commit.memRefs::1                 39061426                       # Number of memory references committed
system.cpu.commit.memRefs::total             64572605                       # Number of memory references committed
system.cpu.commit.loads::0                   15568310                       # Number of loads committed
system.cpu.commit.loads::1                   24478162                       # Number of loads committed
system.cpu.commit.loads::total               40046472                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                       18                       # Number of memory barriers committed
system.cpu.commit.membars::1                      340                       # Number of memory barriers committed
system.cpu.commit.membars::total                  358                       # Number of memory barriers committed
system.cpu.commit.branches::0                10045652                       # Number of branches committed
system.cpu.commit.branches::1                18125125                       # Number of branches committed
system.cpu.commit.branches::total            28170777                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                  578907                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                 9891306                       # Number of committed floating point instructions.
system.cpu.commit.floating::total            10470213                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                159434446                       # Number of committed integer instructions.
system.cpu.commit.integer::1                159974687                       # Number of committed integer instructions.
system.cpu.commit.integer::total            319409133                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0             107667                       # Number of function calls committed.
system.cpu.commit.functionCalls::1            2625340                       # Number of function calls committed.
system.cpu.commit.functionCalls::total        2733007                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      3548093      2.18%      2.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    128023985     78.50%     80.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      5559775      3.41%     84.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       179990      0.11%     84.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        88439      0.05%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd           86      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu          623      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt          388      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       178114      0.11%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          120      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            3      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            7      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     15545153      9.53%     93.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      9655261      5.92%     99.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        23157      0.01%     99.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       287608      0.18%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    163090816                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass      1172973      0.71%      0.71% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu    119861297     72.68%     73.39% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult       269171      0.16%     73.55% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv         1232      0.00%     73.56% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd       838456      0.51%     74.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     74.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt            0      0.00%     74.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     74.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     74.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     74.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     74.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     74.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd          676      0.00%     74.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     74.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu      1162384      0.70%     74.77% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp            0      0.00%     74.77% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt          166      0.00%     74.77% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc      1484864      0.90%     75.67% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     75.67% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     75.67% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift            6      0.00%     75.67% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     75.67% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     75.67% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     75.67% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd       124041      0.08%     75.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     75.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     75.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt       927153      0.56%     76.31% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv         4962      0.00%     76.31% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     76.31% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult         7456      0.00%     76.31% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     76.31% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     76.31% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     76.31% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     76.31% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     76.31% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     76.31% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     76.31% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     76.31% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     76.31% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     76.31% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     76.31% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     76.31% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     76.31% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     76.31% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     76.31% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     76.31% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     21660475     13.13%     89.45% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite     12761486      7.74%     97.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead      2817687      1.71%     98.90% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite      1821778      1.10%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    164916263                       # Class of committed instruction
system.cpu.commit.committedInstType::total    328007079      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples      11258412                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     63938660                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         63938660                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     63939468                       # number of overall hits
system.cpu.dcache.overall_hits::total        63939468                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        77936                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          77936                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        77939                       # number of overall misses
system.cpu.dcache.overall_misses::total         77939                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    886874498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    886874498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    886874498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    886874498                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     64016596                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     64016596                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     64017407                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     64017407                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001217                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001217                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001217                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001217                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 11379.522916                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11379.522916                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 11379.084900                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11379.084900                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          135                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1707                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             275                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.285714                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     6.207273                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        63666                       # number of writebacks
system.cpu.dcache.writebacks::total             63666                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        13205                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        13205                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        13205                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        13205                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        64731                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        64731                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        64734                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        64734                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    713643999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    713643999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    713667999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    713667999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001011                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001011                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001011                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001011                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 11024.764008                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11024.764008                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 11024.623830                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11024.623830                       # average overall mshr miss latency
system.cpu.dcache.replacements                  63666                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     39451792                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        39451792                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        36784                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         36784                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    352414000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    352414000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     39488576                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     39488576                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000932                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000932                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9580.632884                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9580.632884                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        13184                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13184                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        23600                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        23600                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    221119000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    221119000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000598                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000598                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data  9369.449153                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  9369.449153                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     24486868                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       24486868                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        41152                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        41152                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    534460498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    534460498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     24528020                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     24528020                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001678                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001678                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 12987.473221                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12987.473221                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           21                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        41131                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        41131                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    492524999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    492524999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001677                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001677                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 11974.544723                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11974.544723                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          808                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           808                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          811                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          811                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.003699                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.003699                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data        24000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total        24000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.003699                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.003699                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data         8000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total         8000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  59027067500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.794923                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            64004223                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             64690                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            989.399026                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.794923                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998823                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998823                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1014                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         128099504                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        128099504                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59027067500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 94491177                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              41173474                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  85447544                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              13910003                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1002776                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             20145184                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                319004                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              361937528                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               6100324                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    41683615                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    24746363                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        173621                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         23909                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59027067500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  59027067500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59027067500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1157943                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      216126027                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    32825474                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           24639824                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     116447437                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1320438                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                       5106                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                19517                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  65079880                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 40228                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                     7018                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          118012487                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.188719                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.875513                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 14869722     12.60%     12.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 15115757     12.81%     25.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 14171950     12.01%     37.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 12356914     10.47%     47.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 11712443      9.92%     57.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 49785701     42.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                5                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            118012487                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.278054                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.830737                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     64709370                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         64709370                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     64709370                       # number of overall hits
system.cpu.icache.overall_hits::total        64709370                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       370094                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         370094                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       370094                       # number of overall misses
system.cpu.icache.overall_misses::total        370094                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   3210078133                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3210078133                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   3210078133                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3210078133                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     65079464                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     65079464                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     65079464                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     65079464                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005687                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005687                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005687                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005687                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst  8673.683262                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8673.683262                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst  8673.683262                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8673.683262                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       212171                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          897                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             14863                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              10                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    14.275113                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    89.700000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       363570                       # number of writebacks
system.cpu.icache.writebacks::total            363570                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         5976                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         5976                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         5976                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         5976                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       364118                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       364118                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       364118                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       364118                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2966012711                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2966012711                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2966012711                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2966012711                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005595                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005595                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005595                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005595                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  8145.745915                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  8145.745915                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  8145.745915                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  8145.745915                       # average overall mshr miss latency
system.cpu.icache.replacements                 363570                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     64709370                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        64709370                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       370094                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        370094                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   3210078133                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3210078133                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     65079464                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     65079464                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005687                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005687                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst  8673.683262                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8673.683262                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         5976                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         5976                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       364118                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       364118                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2966012711                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2966012711                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005595                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005595                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  8145.745915                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  8145.745915                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  59027067500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.054022                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            65073488                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            364118                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            178.715383                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.054022                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996199                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996199                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          319                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         130523046                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        130523046                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59027067500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    65087162                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         34100                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59027067500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  59027067500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59027067500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       50133                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1267608                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   97                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                2348                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 589261                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  684                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     92                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                     1912123                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                 2416258                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                 2110                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation               15478                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                1192548                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                64622                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                    131                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  59027067500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1002776                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                105414271                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                23119419                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            321                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  89825355                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              16662832                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              358584939                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               1556891                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                480420                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               11461357                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                1515592                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents         1210859                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           472121482                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   865403201                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                569756598                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  10488634                       # Number of floating rename lookups
system.cpu.rename.committedMaps             431878030                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 40243276                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      11                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  10                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  29145071                       # count of insts added to the skid buffer
system.cpu.rob.reads                       1144532222                       # The number of ROB reads
system.cpu.rob.writes                       715082330                       # The number of ROB writes
system.cpu.thread0.numInsts                  88835501                       # Number of Instructions committed
system.cpu.thread0.numOps                   164916263                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               360768                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                62255                       # number of demand (read+write) hits
system.l2.demand_hits::total                   423023                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              360768                       # number of overall hits
system.l2.overall_hits::.cpu.data               62255                       # number of overall hits
system.l2.overall_hits::total                  423023                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3296                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2435                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5731                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3296                       # number of overall misses
system.l2.overall_misses::.cpu.data              2435                       # number of overall misses
system.l2.overall_misses::total                  5731                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    235348500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    208138500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        443487000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    235348500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    208138500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       443487000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           364064                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            64690                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               428754                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          364064                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           64690                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              428754                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.009053                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.037641                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.013367                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.009053                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.037641                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.013367                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71404.277913                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85477.823409                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77383.877159                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71404.277913                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85477.823409                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77383.877159                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data              90                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  90                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             90                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 90                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          3296                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2345                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5641                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3296                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2345                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        34199                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39840                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    215572500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    179549500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    395122000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    215572500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    179549500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2048365941                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2443487941                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.009053                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.036250                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.013157                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.009053                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.036250                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.092920                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65404.277913                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76566.950959                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70044.672930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65404.277913                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76566.950959                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 59895.492295                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61332.528640                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        62398                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            62398                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        62398                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        62398                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       364820                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           364820                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       364820                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       364820                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        34199                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          34199                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2048365941                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2048365941                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 59895.492295                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 59895.492295                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data               44                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   44                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               44                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             39056                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 39056                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2036                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2036                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    175451000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     175451000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         41092                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             41092                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.049547                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.049547                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86174.361493                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86174.361493                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           89                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               89                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data         1947                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1947                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    149311000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    149311000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.047381                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.047381                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76687.724705                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76687.724705                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         360768                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             360768                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3296                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3296                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    235348500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    235348500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       364064                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         364064                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.009053                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009053                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71404.277913                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71404.277913                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3296                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3296                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    215572500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    215572500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.009053                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009053                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65404.277913                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65404.277913                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         23199                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             23199                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          399                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             399                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     32687500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     32687500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        23598                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         23598                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.016908                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.016908                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81923.558897                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81923.558897                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          398                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          398                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     30238500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     30238500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.016866                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.016866                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75976.130653                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75976.130653                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  59027067500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  266219                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              266220                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 21700                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  59027067500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 39447.387414                       # Cycle average of tags in use
system.l2.tags.total_refs                      890125                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39840                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     22.342495                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      3234.989703                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2317.712771                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 33894.684940                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.049362                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.035365                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.517192                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.601919                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         34199                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          5641                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        34199                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5640                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.521835                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.086075                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13736096                       # Number of tag accesses
system.l2.tags.data_accesses                 13736096                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59027067500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      3296.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2345.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     34199.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000670500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               91964                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       39840                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39840                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39840                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26862                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2549760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     43.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   58051534500                       # Total gap between requests
system.mem_ctrls.avgGap                    1457116.83                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       210944                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       150080                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      2188736                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3573682.531323447358                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 2542562.359209188260                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 37080209.007503211498                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3296                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         2345                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        34199                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     93238305                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     91804530                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    985482958                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28288.32                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     39149.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     28816.13                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       210944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       150080                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      2188736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2549760                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       210944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       210944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3296                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2345                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        34199                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          39840                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3573683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      2542562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     37080209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         43196454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3573683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3573683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3573683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      2542562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     37080209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        43196454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                39840                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2458                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2414                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2489                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2450                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2482                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2440                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2338                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2360                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2318                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2469                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2617                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2635                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2588                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2619                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2594                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2569                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               423525793                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             199200000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1170525793                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10630.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29380.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               36128                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            90.68                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3712                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   686.896552                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   463.913881                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   413.043270                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          613     16.51%     16.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          384     10.34%     26.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          192      5.17%     32.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          143      3.85%     35.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          120      3.23%     39.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           66      1.78%     40.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           61      1.64%     42.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           48      1.29%     43.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2085     56.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3712                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2549760                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               43.196454                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.34                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               90.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  59027067500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        11995200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         6375600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      138737340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4658971200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1380873450                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  21503553120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   27700505910                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   469.284806                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  55887595026                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1970800000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1168672474                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        14508480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         7711440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      145720260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4658971200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1634696160                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  21289807680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   27751415220                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   470.147280                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  55329786679                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1970800000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1726480821                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  59027067500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              37893                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1947                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1947                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         37893                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        79680                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        79680                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  79680                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2549760                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2549760                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2549760                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39840                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39840    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39840                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  59027067500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy            61780283                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          208414275                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            387716                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        62398                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       364838                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            38676                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              44                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             44                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            41092                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           41092                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        364118                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        23598                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1091752                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       193134                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1284886                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     46568576                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8214784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               54783360                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           38730                       # Total snoops (count)
system.tol2bus.snoopTraffic                      3456                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           467528                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004937                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.070087                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 465220     99.51%     99.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2308      0.49%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             467528                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  59027067500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          855280000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         546181491                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          97070473                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
