#Verilog pipelined cycle CPU<br />
This is a pipelined cycle CPU compiled in Xilinx ISE 11.4<br />
This CPU use ipcore-memory as data and instruction memory.<br />
Download the [ISE project] folder for the full Xilinx ISE project.<br />
The [.bit file] folder is for the executable file that you can directly upload to your Spartan board.<br />
Please see the pin config (at file ucf.ucf) and other source code at [.v source code] folder.<br />
<br />
Under license GNU GPL 2.0