Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date              : Tue Feb 23 23:11:02 2021
| Host              : correlator2.fnal.gov running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command           : report_timing -file ./report/myproject_timing_synth.rpt
| Design            : myproject
| Device            : xcvu9p-flgb2104
| Speed File        : -2  PRODUCTION 1.20 05-21-2018
| Temperature Grade : I
--------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 conv_2d_cl_array_array_ap_fixed_64u_config11_U0/tmp_4109_reg_28378_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            conv_2d_cl_array_array_ap_fixed_64u_config11_U0/data_window_15_V_V_fifo_U/U_fifo_w16_d24_A_x_ram/SRL_SIG_reg[23][0]_srl24/CE
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.648ns (17.509%)  route 3.053ns (82.491%))
  Logic Levels:           13  (LUT2=3 LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157825, unset)       0.000     0.000    conv_2d_cl_array_array_ap_fixed_64u_config11_U0/ap_clk
                         FDRE                                         r  conv_2d_cl_array_array_ap_fixed_64u_config11_U0/tmp_4109_reg_28378_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  conv_2d_cl_array_array_ap_fixed_64u_config11_U0/tmp_4109_reg_28378_reg[0]/Q
                         net (fo=16, unplaced)        0.145     0.222    conv_2d_cl_array_array_ap_fixed_64u_config11_U0/data_window_105_V_V_fifo_U/U_fifo_w16_d24_A_x_ram/tmp_4109_reg_28378_reg[0]
                         LUT3 (Prop_LUT3_I1_O)        0.053     0.275 f  conv_2d_cl_array_array_ap_fixed_64u_config11_U0/data_window_105_V_V_fifo_U/U_fifo_w16_d24_A_x_ram/i_ih_cast_mid2_v_reg_82720[2]_i_1/O
                         net (fo=4, unplaced)         0.210     0.485    conv_2d_cl_array_array_ap_fixed_64u_config11_U0/data_window_105_V_V_fifo_U/U_fifo_w16_d24_A_x_ram/i_ih_cast_mid2_v_reg_82720_reg[2]
                         LUT6 (Prop_LUT6_I2_O)        0.038     0.523 r  conv_2d_cl_array_array_ap_fixed_64u_config11_U0/data_window_105_V_V_fifo_U/U_fifo_w16_d24_A_x_ram/tmp_915_reg_82755[0]_i_7/O
                         net (fo=12, unplaced)        0.235     0.758    conv_2d_cl_array_array_ap_fixed_64u_config11_U0/data_window_105_V_V_fifo_U/U_fifo_w16_d24_A_x_ram/tmp_915_reg_82755_reg[0]
                         LUT4 (Prop_LUT4_I3_O)        0.038     0.796 r  conv_2d_cl_array_array_ap_fixed_64u_config11_U0/data_window_105_V_V_fifo_U/U_fifo_w16_d24_A_x_ram/SRL_SIG_reg[23][0]_srl24_i_10/O
                         net (fo=1, unplaced)         0.156     0.952    conv_2d_cl_array_array_ap_fixed_64u_config11_U0/data_window_105_V_V_fifo_U/U_fifo_w16_d24_A_x_ram/p_Val2_s_fu_41576_p26[1]
                         LUT5 (Prop_LUT5_I1_O)        0.100     1.052 f  conv_2d_cl_array_array_ap_fixed_64u_config11_U0/data_window_105_V_V_fifo_U/U_fifo_w16_d24_A_x_ram/SRL_SIG_reg[23][0]_srl24_i_8__3/O
                         net (fo=23, unplaced)        0.249     1.301    conv_2d_cl_array_array_ap_fixed_64u_config11_U0/data_window_96_V_V_fifo_U/U_fifo_w16_d24_A_x_ram/p_Val2_s_fu_41576_p27[0]
                         LUT2 (Prop_LUT2_I0_O)        0.038     1.339 f  conv_2d_cl_array_array_ap_fixed_64u_config11_U0/data_window_96_V_V_fifo_U/U_fifo_w16_d24_A_x_ram/indvar_flatten_next_reg_82729[6]_i_236/O
                         net (fo=1, unplaced)         0.197     1.536    conv_2d_cl_array_array_ap_fixed_64u_config11_U0/data_window_347_V_V_fifo_U/U_fifo_w16_d24_A_x_ram/data_window_96_V_V_full_n
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.574 f  conv_2d_cl_array_array_ap_fixed_64u_config11_U0/data_window_347_V_V_fifo_U/U_fifo_w16_d24_A_x_ram/indvar_flatten_next_reg_82729[6]_i_217/O
                         net (fo=1, unplaced)         0.197     1.771    conv_2d_cl_array_array_ap_fixed_64u_config11_U0/data_window_542_V_V_fifo_U/U_fifo_w16_d24_A_x_ram/internal_full_n_reg_1
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.809 f  conv_2d_cl_array_array_ap_fixed_64u_config11_U0/data_window_542_V_V_fifo_U/U_fifo_w16_d24_A_x_ram/indvar_flatten_next_reg_82729[6]_i_149/O
                         net (fo=1, unplaced)         0.197     2.006    conv_2d_cl_array_array_ap_fixed_64u_config11_U0/data_window_345_V_V_fifo_U/U_fifo_w16_d24_A_x_ram/internal_full_n_reg_3
                         LUT6 (Prop_LUT6_I5_O)        0.038     2.044 f  conv_2d_cl_array_array_ap_fixed_64u_config11_U0/data_window_345_V_V_fifo_U/U_fifo_w16_d24_A_x_ram/indvar_flatten_next_reg_82729[6]_i_76/O
                         net (fo=1, unplaced)         0.197     2.241    conv_2d_cl_array_array_ap_fixed_64u_config11_U0/data_window_345_V_V_fifo_U/U_fifo_w16_d24_A_x_ram/indvar_flatten_next_reg_82729[6]_i_76_n_6
                         LUT4 (Prop_LUT4_I0_O)        0.038     2.279 f  conv_2d_cl_array_array_ap_fixed_64u_config11_U0/data_window_345_V_V_fifo_U/U_fifo_w16_d24_A_x_ram/indvar_flatten_next_reg_82729[6]_i_31/O
                         net (fo=1, unplaced)         0.197     2.476    conv_2d_cl_array_array_ap_fixed_64u_config11_U0/data_window_345_V_V_fifo_U/U_fifo_w16_d24_A_x_ram/indvar_flatten_next_reg_82729[6]_i_31_n_6
                         LUT6 (Prop_LUT6_I0_O)        0.038     2.514 f  conv_2d_cl_array_array_ap_fixed_64u_config11_U0/data_window_345_V_V_fifo_U/U_fifo_w16_d24_A_x_ram/indvar_flatten_next_reg_82729[6]_i_7/O
                         net (fo=1, unplaced)         0.197     2.711    conv_2d_cl_array_array_ap_fixed_64u_config11_U0/data_window_501_V_V_fifo_U/U_fifo_w16_d24_A_x_ram/dout_valid_reg
                         LUT6 (Prop_LUT6_I4_O)        0.038     2.749 r  conv_2d_cl_array_array_ap_fixed_64u_config11_U0/data_window_501_V_V_fifo_U/U_fifo_w16_d24_A_x_ram/indvar_flatten_next_reg_82729[6]_i_1/O
                         net (fo=637, unplaced)       0.325     3.074    conv_2d_cl_array_array_ap_fixed_64u_config11_U0/data_window_501_V_V_fifo_U/U_fifo_w16_d24_A_x_ram/i_ih_cast_mid2_v_reg_82720_reg[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.112 r  conv_2d_cl_array_array_ap_fixed_64u_config11_U0/data_window_501_V_V_fifo_U/U_fifo_w16_d24_A_x_ram/SRL_SIG_reg[23][0]_srl24_i_7__77/O
                         net (fo=424, unplaced)       0.315     3.427    conv_2d_cl_array_array_ap_fixed_64u_config11_U0/data_window_501_V_V_fifo_U/U_fifo_w16_d24_A_x_ram/data_window_0_V_V_write
                         LUT2 (Prop_LUT2_I0_O)        0.038     3.465 r  conv_2d_cl_array_array_ap_fixed_64u_config11_U0/data_window_501_V_V_fifo_U/U_fifo_w16_d24_A_x_ram/SRL_SIG_reg[23][0]_srl24_i_1__562/O
                         net (fo=17, unplaced)        0.236     3.701    conv_2d_cl_array_array_ap_fixed_64u_config11_U0/data_window_15_V_V_fifo_U/U_fifo_w16_d24_A_x_ram/shiftReg_ce
                         SRLC32E                                      r  conv_2d_cl_array_array_ap_fixed_64u_config11_U0/data_window_15_V_V_fifo_U/U_fifo_w16_d24_A_x_ram/SRL_SIG_reg[23][0]_srl24/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=157825, unset)       0.000     5.000    conv_2d_cl_array_array_ap_fixed_64u_config11_U0/data_window_15_V_V_fifo_U/U_fifo_w16_d24_A_x_ram/ap_clk
                         SRLC32E                                      r  conv_2d_cl_array_array_ap_fixed_64u_config11_U0/data_window_15_V_V_fifo_U/U_fifo_w16_d24_A_x_ram/SRL_SIG_reg[23][0]_srl24/CLK
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         SRLC32E (Setup_SRLC32E_CLK_CE)
                                                     -0.180     4.785    conv_2d_cl_array_array_ap_fixed_64u_config11_U0/data_window_15_V_V_fifo_U/U_fifo_w16_d24_A_x_ram/SRL_SIG_reg[23][0]_srl24
  -------------------------------------------------------------------
                         required time                          4.785    
                         arrival time                          -3.701    
  -------------------------------------------------------------------
                         slack                                  1.084    




