## maker-info/riscv
RISC-V Information

### Terminology
- ISA : Instruction Set Architecture
- RISC : Reduced Instruction Set Computing


### History
- 2019/10/14 [**Why we need RISC-V**](https://hackernoon.com/why-we-need-risc-v-f94e3929891b)
- 2019/10/14 [Samsung To Fabricate RISC-V Chip With 14LPP In Partnership With SemiFive](https://wccftech.com/samsung-risc-v-chip-14nm/)
- 2019/06/26 [Alibaba Is Open-Sourcing Its Powerful New RISC-V Processor for 5G and AI](https://medium.com/syncedreview/alibaba-is-open-sourcing-its-powerful-new-risc-v-processor-for-5g-and-ai-dcb6f4eebbc4)
- 2019/06/24 [**Docker Containers on RISC-V Architecture**](https://medium.com/@carlosedp/docker-containers-on-risc-v-architecture-5bc45725624b)
- 2019/06/10 [Xiaomi Mi Band 4 likely to use Huami’s RISC-V based Huangshan No.1 Chip](https://www.gizmochina.com/2019/06/10/xiaomi-mi-band-4-likely-to-use-huamis-risc-v-based-huangshan-no-1-chip/)


### Domestic News
- [오픈소스 칩 설계 아키텍처, ‘리스크-V(RISC-V)를 주목하라!’](http://www.itbiznews.com/news/articleView.html?idxno=14524)


### Information
- [RISC-V - Wikipedia](https://en.wikipedia.org/wiki/RISC-V)
- [SiFive](https://www.sifive.com/) - [HiFive1](https://www.sifive.com/boards/hifive1)
- [lowRISC](https://www.lowrisc.org/) - Open to the core Enabling open source silicon through collaborative engineering
- [PULP Platform](https://pulp-platform.org/)
- [Using FreeRTOS on RISC-V Microcontrollers](https://www.freertos.org/Using-FreeRTOS-on-RISC-V.html)
- [Sipeed MAIX : The World First RISC-V 64 AI Module](https://www.indiegogo.com/projects/sipeed-maix-the-world-first-risc-v-64-ai-module#/)



### Open Source
- [riscv](https://github.com/riscv) - RISC-V
- [chipsalliance/rocket-tools](https://github.com/chipsalliance/rocket-tools) - Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)
- [riscv/riscv-go](https://github.com/riscv/riscv-go)
- [**carlosedp/riscv-bringup**](https://github.com/carlosedp/riscv-bringup) - Risc-V journey thru containers and new projects



### Sldies
- 2019 [**RISC-V Past, Present, Future**](https://syntacore.com/media/riscv_moscow_2019/RISC-V%20Foundation%20State%20of%20the%20Union_Krste.pdf)
- 2019 [Porting Debian to the RISC-V architecture](https://archive.fosdem.org/2019/schedule/event/riscvdebian/attachments/slides/3179/export/events/attachments/riscvdebian/slides/3179/Porting_Debian_to_the_RISC_V_architecture_FOSDEM_2019.pdf)


### Papers
- 2017 [Implementation and Benchmarking of RISC-V Microprocessors](https://www.csem.ch/Doc.aspx?id=49372)




