ARM GAS  /tmp/ccsHuCD1.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB69:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2026 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
ARM GAS  /tmp/ccsHuCD1.s 			page 2


  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** CAN_HandleTypeDef hcan;
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE BEGIN PV */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* USER CODE END PV */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  52:Core/Src/main.c **** void SystemClock_Config(void);
  53:Core/Src/main.c **** static void MX_GPIO_Init(void);
  54:Core/Src/main.c **** static void MX_CAN_Init(void);
  55:Core/Src/main.c **** static void MX_SPI1_Init(void);
  56:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* USER CODE END PFP */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  61:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* USER CODE END 0 */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /**
  66:Core/Src/main.c ****   * @brief  The application entry point.
  67:Core/Src/main.c ****   * @retval int
  68:Core/Src/main.c ****   */
  69:Core/Src/main.c **** int main(void)
  70:Core/Src/main.c **** {
  71:Core/Src/main.c **** 
  72:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /* USER CODE END 1 */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  79:Core/Src/main.c ****   HAL_Init();
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE END Init */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* Configure the system clock */
  86:Core/Src/main.c ****   SystemClock_Config();
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* USER CODE END SysInit */
ARM GAS  /tmp/ccsHuCD1.s 			page 3


  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* Initialize all configured peripherals */
  93:Core/Src/main.c ****   MX_GPIO_Init();
  94:Core/Src/main.c ****   MX_CAN_Init();
  95:Core/Src/main.c ****   MX_SPI1_Init();
  96:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  97:Core/Src/main.c ****   
  98:Core/Src/main.c ****   /* USER CODE END 2 */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* Infinite loop */
 101:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 102:Core/Src/main.c ****   while (1)
 103:Core/Src/main.c ****   {
 104:Core/Src/main.c ****     /* USER CODE END WHILE */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 107:Core/Src/main.c ****   }
 108:Core/Src/main.c ****   /* USER CODE END 3 */
 109:Core/Src/main.c **** }
 110:Core/Src/main.c **** 
 111:Core/Src/main.c **** /**
 112:Core/Src/main.c ****   * @brief System Clock Configuration
 113:Core/Src/main.c ****   * @retval None
 114:Core/Src/main.c ****   */
 115:Core/Src/main.c **** void SystemClock_Config(void)
 116:Core/Src/main.c **** {
 117:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 118:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 119:Core/Src/main.c **** 
 120:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 121:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 122:Core/Src/main.c ****   */
 123:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 124:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 125:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 126:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 127:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 128:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 129:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL3;
 130:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 131:Core/Src/main.c ****   {
 132:Core/Src/main.c ****     Error_Handler();
 133:Core/Src/main.c ****   }
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 136:Core/Src/main.c ****   */
 137:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 138:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 139:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 140:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 141:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 142:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 143:Core/Src/main.c **** 
 144:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 145:Core/Src/main.c ****   {
 146:Core/Src/main.c ****     Error_Handler();
 147:Core/Src/main.c ****   }
ARM GAS  /tmp/ccsHuCD1.s 			page 4


 148:Core/Src/main.c **** }
 149:Core/Src/main.c **** 
 150:Core/Src/main.c **** /**
 151:Core/Src/main.c ****   * @brief CAN Initialization Function
 152:Core/Src/main.c ****   * @param None
 153:Core/Src/main.c ****   * @retval None
 154:Core/Src/main.c ****   */
 155:Core/Src/main.c **** static void MX_CAN_Init(void)
 156:Core/Src/main.c **** {
 157:Core/Src/main.c **** 
 158:Core/Src/main.c ****   /* USER CODE BEGIN CAN_Init 0 */
 159:Core/Src/main.c **** 
 160:Core/Src/main.c ****   /* USER CODE END CAN_Init 0 */
 161:Core/Src/main.c **** 
 162:Core/Src/main.c ****   /* USER CODE BEGIN CAN_Init 1 */
 163:Core/Src/main.c **** 
 164:Core/Src/main.c ****   /* USER CODE END CAN_Init 1 */
 165:Core/Src/main.c ****   hcan.Instance = CAN1;
 166:Core/Src/main.c ****   hcan.Init.Prescaler = 16;
 167:Core/Src/main.c ****   hcan.Init.Mode = CAN_MODE_NORMAL;
 168:Core/Src/main.c ****   hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 169:Core/Src/main.c ****   hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 170:Core/Src/main.c ****   hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 171:Core/Src/main.c ****   hcan.Init.TimeTriggeredMode = DISABLE;
 172:Core/Src/main.c ****   hcan.Init.AutoBusOff = DISABLE;
 173:Core/Src/main.c ****   hcan.Init.AutoWakeUp = DISABLE;
 174:Core/Src/main.c ****   hcan.Init.AutoRetransmission = DISABLE;
 175:Core/Src/main.c ****   hcan.Init.ReceiveFifoLocked = DISABLE;
 176:Core/Src/main.c ****   hcan.Init.TransmitFifoPriority = DISABLE;
 177:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan) != HAL_OK)
 178:Core/Src/main.c ****   {
 179:Core/Src/main.c ****     Error_Handler();
 180:Core/Src/main.c ****   }
 181:Core/Src/main.c ****   /* USER CODE BEGIN CAN_Init 2 */
 182:Core/Src/main.c **** 
 183:Core/Src/main.c ****   /* USER CODE END CAN_Init 2 */
 184:Core/Src/main.c **** 
 185:Core/Src/main.c **** }
 186:Core/Src/main.c **** 
 187:Core/Src/main.c **** /**
 188:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 189:Core/Src/main.c ****   * @param None
 190:Core/Src/main.c ****   * @retval None
 191:Core/Src/main.c ****   */
 192:Core/Src/main.c **** static void MX_SPI1_Init(void)
 193:Core/Src/main.c **** {
 194:Core/Src/main.c **** 
 195:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 196:Core/Src/main.c **** 
 197:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 198:Core/Src/main.c **** 
 199:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 200:Core/Src/main.c **** 
 201:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 202:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 203:Core/Src/main.c ****   hspi1.Instance = SPI1;
 204:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
ARM GAS  /tmp/ccsHuCD1.s 			page 5


 205:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 206:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 207:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 208:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 209:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 210:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 211:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 212:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 213:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 214:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 215:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 216:Core/Src/main.c ****   {
 217:Core/Src/main.c ****     Error_Handler();
 218:Core/Src/main.c ****   }
 219:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 220:Core/Src/main.c **** 
 221:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 222:Core/Src/main.c **** 
 223:Core/Src/main.c **** }
 224:Core/Src/main.c **** 
 225:Core/Src/main.c **** /**
 226:Core/Src/main.c ****   * @brief GPIO Initialization Function
 227:Core/Src/main.c ****   * @param None
 228:Core/Src/main.c ****   * @retval None
 229:Core/Src/main.c ****   */
 230:Core/Src/main.c **** static void MX_GPIO_Init(void)
 231:Core/Src/main.c **** {
  26              		.loc 1 231 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 70B5     		push	{r4, r5, r6, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 16
  33              		.cfi_offset 4, -16
  34              		.cfi_offset 5, -12
  35              		.cfi_offset 6, -8
  36              		.cfi_offset 14, -4
  37 0002 88B0     		sub	sp, sp, #32
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 48
 232:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  40              		.loc 1 232 3 view .LVU1
  41              		.loc 1 232 20 is_stmt 0 view .LVU2
  42 0004 04AD     		add	r5, sp, #16
  43 0006 0024     		movs	r4, #0
  44 0008 0494     		str	r4, [sp, #16]
  45 000a 0594     		str	r4, [sp, #20]
  46 000c 0694     		str	r4, [sp, #24]
  47 000e 0794     		str	r4, [sp, #28]
 233:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 234:Core/Src/main.c **** 
 235:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 236:Core/Src/main.c **** 
 237:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 238:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  48              		.loc 1 238 3 is_stmt 1 view .LVU3
ARM GAS  /tmp/ccsHuCD1.s 			page 6


  49              	.LBB4:
  50              		.loc 1 238 3 view .LVU4
  51              		.loc 1 238 3 view .LVU5
  52 0010 184B     		ldr	r3, .L3
  53 0012 9A69     		ldr	r2, [r3, #24]
  54 0014 42F01002 		orr	r2, r2, #16
  55 0018 9A61     		str	r2, [r3, #24]
  56              		.loc 1 238 3 view .LVU6
  57 001a 9A69     		ldr	r2, [r3, #24]
  58 001c 02F01002 		and	r2, r2, #16
  59 0020 0192     		str	r2, [sp, #4]
  60              		.loc 1 238 3 view .LVU7
  61 0022 019A     		ldr	r2, [sp, #4]
  62              	.LBE4:
  63              		.loc 1 238 3 view .LVU8
 239:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  64              		.loc 1 239 3 view .LVU9
  65              	.LBB5:
  66              		.loc 1 239 3 view .LVU10
  67              		.loc 1 239 3 view .LVU11
  68 0024 9A69     		ldr	r2, [r3, #24]
  69 0026 42F02002 		orr	r2, r2, #32
  70 002a 9A61     		str	r2, [r3, #24]
  71              		.loc 1 239 3 view .LVU12
  72 002c 9A69     		ldr	r2, [r3, #24]
  73 002e 02F02002 		and	r2, r2, #32
  74 0032 0292     		str	r2, [sp, #8]
  75              		.loc 1 239 3 view .LVU13
  76 0034 029A     		ldr	r2, [sp, #8]
  77              	.LBE5:
  78              		.loc 1 239 3 view .LVU14
 240:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  79              		.loc 1 240 3 view .LVU15
  80              	.LBB6:
  81              		.loc 1 240 3 view .LVU16
  82              		.loc 1 240 3 view .LVU17
  83 0036 9A69     		ldr	r2, [r3, #24]
  84 0038 42F00402 		orr	r2, r2, #4
  85 003c 9A61     		str	r2, [r3, #24]
  86              		.loc 1 240 3 view .LVU18
  87 003e 9B69     		ldr	r3, [r3, #24]
  88 0040 03F00403 		and	r3, r3, #4
  89 0044 0393     		str	r3, [sp, #12]
  90              		.loc 1 240 3 view .LVU19
  91 0046 039B     		ldr	r3, [sp, #12]
  92              	.LBE6:
  93              		.loc 1 240 3 view .LVU20
 241:Core/Src/main.c **** 
 242:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 243:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
  94              		.loc 1 243 3 view .LVU21
  95 0048 0B4E     		ldr	r6, .L3+4
  96 004a 2246     		mov	r2, r4
  97 004c 4FF40051 		mov	r1, #8192
  98 0050 3046     		mov	r0, r6
  99 0052 FFF7FEFF 		bl	HAL_GPIO_WritePin
 100              	.LVL0:
ARM GAS  /tmp/ccsHuCD1.s 			page 7


 244:Core/Src/main.c **** 
 245:Core/Src/main.c ****   /*Configure GPIO pin : PC13 */
 246:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13;
 101              		.loc 1 246 3 view .LVU22
 102              		.loc 1 246 23 is_stmt 0 view .LVU23
 103 0056 4FF40053 		mov	r3, #8192
 104 005a 0493     		str	r3, [sp, #16]
 247:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 105              		.loc 1 247 3 is_stmt 1 view .LVU24
 106              		.loc 1 247 24 is_stmt 0 view .LVU25
 107 005c 0123     		movs	r3, #1
 108 005e 0593     		str	r3, [sp, #20]
 248:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 109              		.loc 1 248 3 is_stmt 1 view .LVU26
 110              		.loc 1 248 24 is_stmt 0 view .LVU27
 111 0060 0694     		str	r4, [sp, #24]
 249:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 112              		.loc 1 249 3 is_stmt 1 view .LVU28
 113              		.loc 1 249 25 is_stmt 0 view .LVU29
 114 0062 0223     		movs	r3, #2
 115 0064 0793     		str	r3, [sp, #28]
 250:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 116              		.loc 1 250 3 is_stmt 1 view .LVU30
 117 0066 2946     		mov	r1, r5
 118 0068 3046     		mov	r0, r6
 119 006a FFF7FEFF 		bl	HAL_GPIO_Init
 120              	.LVL1:
 251:Core/Src/main.c **** 
 252:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 253:Core/Src/main.c **** 
 254:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 255:Core/Src/main.c **** }
 121              		.loc 1 255 1 is_stmt 0 view .LVU31
 122 006e 08B0     		add	sp, sp, #32
 123              	.LCFI2:
 124              		.cfi_def_cfa_offset 16
 125              		@ sp needed
 126 0070 70BD     		pop	{r4, r5, r6, pc}
 127              	.L4:
 128 0072 00BF     		.align	2
 129              	.L3:
 130 0074 00100240 		.word	1073876992
 131 0078 00100140 		.word	1073811456
 132              		.cfi_endproc
 133              	.LFE69:
 135              		.section	.text.Error_Handler,"ax",%progbits
 136              		.align	1
 137              		.global	Error_Handler
 138              		.syntax unified
 139              		.thumb
 140              		.thumb_func
 142              	Error_Handler:
 143              	.LFB70:
 256:Core/Src/main.c **** 
 257:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 258:Core/Src/main.c **** 
 259:Core/Src/main.c **** /* USER CODE END 4 */
ARM GAS  /tmp/ccsHuCD1.s 			page 8


 260:Core/Src/main.c **** 
 261:Core/Src/main.c **** /**
 262:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 263:Core/Src/main.c ****   * @retval None
 264:Core/Src/main.c ****   */
 265:Core/Src/main.c **** void Error_Handler(void)
 266:Core/Src/main.c **** {
 144              		.loc 1 266 1 is_stmt 1 view -0
 145              		.cfi_startproc
 146              		@ Volatile: function does not return.
 147              		@ args = 0, pretend = 0, frame = 0
 148              		@ frame_needed = 0, uses_anonymous_args = 0
 149              		@ link register save eliminated.
 267:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 268:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 269:Core/Src/main.c ****   __disable_irq();
 150              		.loc 1 269 3 view .LVU33
 151              	.LBB7:
 152              	.LBI7:
 153              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccsHuCD1.s 			page 9


  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
ARM GAS  /tmp/ccsHuCD1.s 			page 10


  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 154              		.loc 2 140 27 view .LVU34
 155              	.LBB8:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 156              		.loc 2 142 3 view .LVU35
 157              		.syntax unified
 158              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 159 0000 72B6     		cpsid i
 160              	@ 0 "" 2
 161              		.thumb
 162              		.syntax unified
ARM GAS  /tmp/ccsHuCD1.s 			page 11


 163              	.L6:
 164              	.LBE8:
 165              	.LBE7:
 270:Core/Src/main.c ****   while (1)
 166              		.loc 1 270 3 view .LVU36
 271:Core/Src/main.c ****   {
 272:Core/Src/main.c ****   }
 167              		.loc 1 272 3 view .LVU37
 270:Core/Src/main.c ****   while (1)
 168              		.loc 1 270 9 view .LVU38
 169 0002 FEE7     		b	.L6
 170              		.cfi_endproc
 171              	.LFE70:
 173              		.section	.text.MX_CAN_Init,"ax",%progbits
 174              		.align	1
 175              		.syntax unified
 176              		.thumb
 177              		.thumb_func
 179              	MX_CAN_Init:
 180              	.LFB67:
 156:Core/Src/main.c **** 
 181              		.loc 1 156 1 view -0
 182              		.cfi_startproc
 183              		@ args = 0, pretend = 0, frame = 0
 184              		@ frame_needed = 0, uses_anonymous_args = 0
 185 0000 08B5     		push	{r3, lr}
 186              	.LCFI3:
 187              		.cfi_def_cfa_offset 8
 188              		.cfi_offset 3, -8
 189              		.cfi_offset 14, -4
 165:Core/Src/main.c ****   hcan.Init.Prescaler = 16;
 190              		.loc 1 165 3 view .LVU40
 165:Core/Src/main.c ****   hcan.Init.Prescaler = 16;
 191              		.loc 1 165 17 is_stmt 0 view .LVU41
 192 0002 0B48     		ldr	r0, .L11
 193 0004 0B4B     		ldr	r3, .L11+4
 194 0006 0360     		str	r3, [r0]
 166:Core/Src/main.c ****   hcan.Init.Mode = CAN_MODE_NORMAL;
 195              		.loc 1 166 3 is_stmt 1 view .LVU42
 166:Core/Src/main.c ****   hcan.Init.Mode = CAN_MODE_NORMAL;
 196              		.loc 1 166 23 is_stmt 0 view .LVU43
 197 0008 1023     		movs	r3, #16
 198 000a 4360     		str	r3, [r0, #4]
 167:Core/Src/main.c ****   hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 199              		.loc 1 167 3 is_stmt 1 view .LVU44
 167:Core/Src/main.c ****   hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 200              		.loc 1 167 18 is_stmt 0 view .LVU45
 201 000c 0023     		movs	r3, #0
 202 000e 8360     		str	r3, [r0, #8]
 168:Core/Src/main.c ****   hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 203              		.loc 1 168 3 is_stmt 1 view .LVU46
 168:Core/Src/main.c ****   hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 204              		.loc 1 168 27 is_stmt 0 view .LVU47
 205 0010 C360     		str	r3, [r0, #12]
 169:Core/Src/main.c ****   hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 206              		.loc 1 169 3 is_stmt 1 view .LVU48
 169:Core/Src/main.c ****   hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
ARM GAS  /tmp/ccsHuCD1.s 			page 12


 207              		.loc 1 169 22 is_stmt 0 view .LVU49
 208 0012 0361     		str	r3, [r0, #16]
 170:Core/Src/main.c ****   hcan.Init.TimeTriggeredMode = DISABLE;
 209              		.loc 1 170 3 is_stmt 1 view .LVU50
 170:Core/Src/main.c ****   hcan.Init.TimeTriggeredMode = DISABLE;
 210              		.loc 1 170 22 is_stmt 0 view .LVU51
 211 0014 4361     		str	r3, [r0, #20]
 171:Core/Src/main.c ****   hcan.Init.AutoBusOff = DISABLE;
 212              		.loc 1 171 3 is_stmt 1 view .LVU52
 171:Core/Src/main.c ****   hcan.Init.AutoBusOff = DISABLE;
 213              		.loc 1 171 31 is_stmt 0 view .LVU53
 214 0016 0376     		strb	r3, [r0, #24]
 172:Core/Src/main.c ****   hcan.Init.AutoWakeUp = DISABLE;
 215              		.loc 1 172 3 is_stmt 1 view .LVU54
 172:Core/Src/main.c ****   hcan.Init.AutoWakeUp = DISABLE;
 216              		.loc 1 172 24 is_stmt 0 view .LVU55
 217 0018 4376     		strb	r3, [r0, #25]
 173:Core/Src/main.c ****   hcan.Init.AutoRetransmission = DISABLE;
 218              		.loc 1 173 3 is_stmt 1 view .LVU56
 173:Core/Src/main.c ****   hcan.Init.AutoRetransmission = DISABLE;
 219              		.loc 1 173 24 is_stmt 0 view .LVU57
 220 001a 8376     		strb	r3, [r0, #26]
 174:Core/Src/main.c ****   hcan.Init.ReceiveFifoLocked = DISABLE;
 221              		.loc 1 174 3 is_stmt 1 view .LVU58
 174:Core/Src/main.c ****   hcan.Init.ReceiveFifoLocked = DISABLE;
 222              		.loc 1 174 32 is_stmt 0 view .LVU59
 223 001c C376     		strb	r3, [r0, #27]
 175:Core/Src/main.c ****   hcan.Init.TransmitFifoPriority = DISABLE;
 224              		.loc 1 175 3 is_stmt 1 view .LVU60
 175:Core/Src/main.c ****   hcan.Init.TransmitFifoPriority = DISABLE;
 225              		.loc 1 175 31 is_stmt 0 view .LVU61
 226 001e 0377     		strb	r3, [r0, #28]
 176:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan) != HAL_OK)
 227              		.loc 1 176 3 is_stmt 1 view .LVU62
 176:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan) != HAL_OK)
 228              		.loc 1 176 34 is_stmt 0 view .LVU63
 229 0020 4377     		strb	r3, [r0, #29]
 177:Core/Src/main.c ****   {
 230              		.loc 1 177 3 is_stmt 1 view .LVU64
 177:Core/Src/main.c ****   {
 231              		.loc 1 177 7 is_stmt 0 view .LVU65
 232 0022 FFF7FEFF 		bl	HAL_CAN_Init
 233              	.LVL2:
 177:Core/Src/main.c ****   {
 234              		.loc 1 177 6 discriminator 1 view .LVU66
 235 0026 00B9     		cbnz	r0, .L10
 185:Core/Src/main.c **** 
 236              		.loc 1 185 1 view .LVU67
 237 0028 08BD     		pop	{r3, pc}
 238              	.L10:
 179:Core/Src/main.c ****   }
 239              		.loc 1 179 5 is_stmt 1 view .LVU68
 240 002a FFF7FEFF 		bl	Error_Handler
 241              	.LVL3:
 242              	.L12:
 243 002e 00BF     		.align	2
 244              	.L11:
ARM GAS  /tmp/ccsHuCD1.s 			page 13


 245 0030 00000000 		.word	hcan
 246 0034 00640040 		.word	1073767424
 247              		.cfi_endproc
 248              	.LFE67:
 250              		.section	.text.MX_SPI1_Init,"ax",%progbits
 251              		.align	1
 252              		.syntax unified
 253              		.thumb
 254              		.thumb_func
 256              	MX_SPI1_Init:
 257              	.LFB68:
 193:Core/Src/main.c **** 
 258              		.loc 1 193 1 view -0
 259              		.cfi_startproc
 260              		@ args = 0, pretend = 0, frame = 0
 261              		@ frame_needed = 0, uses_anonymous_args = 0
 262 0000 08B5     		push	{r3, lr}
 263              	.LCFI4:
 264              		.cfi_def_cfa_offset 8
 265              		.cfi_offset 3, -8
 266              		.cfi_offset 14, -4
 203:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 267              		.loc 1 203 3 view .LVU70
 203:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 268              		.loc 1 203 18 is_stmt 0 view .LVU71
 269 0002 0E48     		ldr	r0, .L17
 270 0004 0E4B     		ldr	r3, .L17+4
 271 0006 0360     		str	r3, [r0]
 204:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 272              		.loc 1 204 3 is_stmt 1 view .LVU72
 204:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 273              		.loc 1 204 19 is_stmt 0 view .LVU73
 274 0008 4FF48273 		mov	r3, #260
 275 000c 4360     		str	r3, [r0, #4]
 205:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 276              		.loc 1 205 3 is_stmt 1 view .LVU74
 205:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 277              		.loc 1 205 24 is_stmt 0 view .LVU75
 278 000e 4FF40043 		mov	r3, #32768
 279 0012 8360     		str	r3, [r0, #8]
 206:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 280              		.loc 1 206 3 is_stmt 1 view .LVU76
 206:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 281              		.loc 1 206 23 is_stmt 0 view .LVU77
 282 0014 0023     		movs	r3, #0
 283 0016 C360     		str	r3, [r0, #12]
 207:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 284              		.loc 1 207 3 is_stmt 1 view .LVU78
 207:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 285              		.loc 1 207 26 is_stmt 0 view .LVU79
 286 0018 0361     		str	r3, [r0, #16]
 208:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 287              		.loc 1 208 3 is_stmt 1 view .LVU80
 208:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 288              		.loc 1 208 23 is_stmt 0 view .LVU81
 289 001a 4361     		str	r3, [r0, #20]
 209:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
ARM GAS  /tmp/ccsHuCD1.s 			page 14


 290              		.loc 1 209 3 is_stmt 1 view .LVU82
 209:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 291              		.loc 1 209 18 is_stmt 0 view .LVU83
 292 001c 4FF48022 		mov	r2, #262144
 293 0020 8261     		str	r2, [r0, #24]
 210:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 294              		.loc 1 210 3 is_stmt 1 view .LVU84
 210:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 295              		.loc 1 210 32 is_stmt 0 view .LVU85
 296 0022 C361     		str	r3, [r0, #28]
 211:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 297              		.loc 1 211 3 is_stmt 1 view .LVU86
 211:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 298              		.loc 1 211 23 is_stmt 0 view .LVU87
 299 0024 0362     		str	r3, [r0, #32]
 212:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 300              		.loc 1 212 3 is_stmt 1 view .LVU88
 212:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 301              		.loc 1 212 21 is_stmt 0 view .LVU89
 302 0026 4362     		str	r3, [r0, #36]
 213:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 303              		.loc 1 213 3 is_stmt 1 view .LVU90
 213:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 304              		.loc 1 213 29 is_stmt 0 view .LVU91
 305 0028 8362     		str	r3, [r0, #40]
 214:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 306              		.loc 1 214 3 is_stmt 1 view .LVU92
 214:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 307              		.loc 1 214 28 is_stmt 0 view .LVU93
 308 002a 0A23     		movs	r3, #10
 309 002c C362     		str	r3, [r0, #44]
 215:Core/Src/main.c ****   {
 310              		.loc 1 215 3 is_stmt 1 view .LVU94
 215:Core/Src/main.c ****   {
 311              		.loc 1 215 7 is_stmt 0 view .LVU95
 312 002e FFF7FEFF 		bl	HAL_SPI_Init
 313              	.LVL4:
 215:Core/Src/main.c ****   {
 314              		.loc 1 215 6 discriminator 1 view .LVU96
 315 0032 00B9     		cbnz	r0, .L16
 223:Core/Src/main.c **** 
 316              		.loc 1 223 1 view .LVU97
 317 0034 08BD     		pop	{r3, pc}
 318              	.L16:
 217:Core/Src/main.c ****   }
 319              		.loc 1 217 5 is_stmt 1 view .LVU98
 320 0036 FFF7FEFF 		bl	Error_Handler
 321              	.LVL5:
 322              	.L18:
 323 003a 00BF     		.align	2
 324              	.L17:
 325 003c 00000000 		.word	hspi1
 326 0040 00300140 		.word	1073819648
 327              		.cfi_endproc
 328              	.LFE68:
 330              		.section	.text.SystemClock_Config,"ax",%progbits
 331              		.align	1
ARM GAS  /tmp/ccsHuCD1.s 			page 15


 332              		.global	SystemClock_Config
 333              		.syntax unified
 334              		.thumb
 335              		.thumb_func
 337              	SystemClock_Config:
 338              	.LFB66:
 116:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 339              		.loc 1 116 1 view -0
 340              		.cfi_startproc
 341              		@ args = 0, pretend = 0, frame = 64
 342              		@ frame_needed = 0, uses_anonymous_args = 0
 343 0000 10B5     		push	{r4, lr}
 344              	.LCFI5:
 345              		.cfi_def_cfa_offset 8
 346              		.cfi_offset 4, -8
 347              		.cfi_offset 14, -4
 348 0002 90B0     		sub	sp, sp, #64
 349              	.LCFI6:
 350              		.cfi_def_cfa_offset 72
 117:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 351              		.loc 1 117 3 view .LVU100
 117:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 352              		.loc 1 117 22 is_stmt 0 view .LVU101
 353 0004 06AC     		add	r4, sp, #24
 354 0006 2822     		movs	r2, #40
 355 0008 0021     		movs	r1, #0
 356 000a 2046     		mov	r0, r4
 357 000c FFF7FEFF 		bl	memset
 358              	.LVL6:
 118:Core/Src/main.c **** 
 359              		.loc 1 118 3 is_stmt 1 view .LVU102
 118:Core/Src/main.c **** 
 360              		.loc 1 118 22 is_stmt 0 view .LVU103
 361 0010 0023     		movs	r3, #0
 362 0012 0193     		str	r3, [sp, #4]
 363 0014 0293     		str	r3, [sp, #8]
 364 0016 0393     		str	r3, [sp, #12]
 365 0018 0493     		str	r3, [sp, #16]
 366 001a 0593     		str	r3, [sp, #20]
 123:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 367              		.loc 1 123 3 is_stmt 1 view .LVU104
 123:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 368              		.loc 1 123 36 is_stmt 0 view .LVU105
 369 001c 0122     		movs	r2, #1
 370 001e 0692     		str	r2, [sp, #24]
 124:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 371              		.loc 1 124 3 is_stmt 1 view .LVU106
 124:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 372              		.loc 1 124 30 is_stmt 0 view .LVU107
 373 0020 4FF48033 		mov	r3, #65536
 374 0024 0793     		str	r3, [sp, #28]
 125:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 375              		.loc 1 125 3 is_stmt 1 view .LVU108
 126:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 376              		.loc 1 126 3 view .LVU109
 126:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 377              		.loc 1 126 30 is_stmt 0 view .LVU110
ARM GAS  /tmp/ccsHuCD1.s 			page 16


 378 0026 0A92     		str	r2, [sp, #40]
 127:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 379              		.loc 1 127 3 is_stmt 1 view .LVU111
 127:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 380              		.loc 1 127 34 is_stmt 0 view .LVU112
 381 0028 0222     		movs	r2, #2
 382 002a 0D92     		str	r2, [sp, #52]
 128:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL3;
 383              		.loc 1 128 3 is_stmt 1 view .LVU113
 128:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL3;
 384              		.loc 1 128 35 is_stmt 0 view .LVU114
 385 002c 0E93     		str	r3, [sp, #56]
 129:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 386              		.loc 1 129 3 is_stmt 1 view .LVU115
 129:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 387              		.loc 1 129 32 is_stmt 0 view .LVU116
 388 002e 4FF48023 		mov	r3, #262144
 389 0032 0F93     		str	r3, [sp, #60]
 130:Core/Src/main.c ****   {
 390              		.loc 1 130 3 is_stmt 1 view .LVU117
 130:Core/Src/main.c ****   {
 391              		.loc 1 130 7 is_stmt 0 view .LVU118
 392 0034 2046     		mov	r0, r4
 393 0036 FFF7FEFF 		bl	HAL_RCC_OscConfig
 394              	.LVL7:
 130:Core/Src/main.c ****   {
 395              		.loc 1 130 6 discriminator 1 view .LVU119
 396 003a 68B9     		cbnz	r0, .L23
 137:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 397              		.loc 1 137 3 is_stmt 1 view .LVU120
 137:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 398              		.loc 1 137 31 is_stmt 0 view .LVU121
 399 003c 0F23     		movs	r3, #15
 400 003e 0193     		str	r3, [sp, #4]
 139:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 401              		.loc 1 139 3 is_stmt 1 view .LVU122
 139:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 402              		.loc 1 139 34 is_stmt 0 view .LVU123
 403 0040 0223     		movs	r3, #2
 404 0042 0293     		str	r3, [sp, #8]
 140:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 405              		.loc 1 140 3 is_stmt 1 view .LVU124
 140:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 406              		.loc 1 140 35 is_stmt 0 view .LVU125
 407 0044 0146     		mov	r1, r0
 408 0046 0390     		str	r0, [sp, #12]
 141:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 409              		.loc 1 141 3 is_stmt 1 view .LVU126
 141:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 410              		.loc 1 141 36 is_stmt 0 view .LVU127
 411 0048 0490     		str	r0, [sp, #16]
 142:Core/Src/main.c **** 
 412              		.loc 1 142 3 is_stmt 1 view .LVU128
 142:Core/Src/main.c **** 
 413              		.loc 1 142 36 is_stmt 0 view .LVU129
 414 004a 0590     		str	r0, [sp, #20]
 144:Core/Src/main.c ****   {
ARM GAS  /tmp/ccsHuCD1.s 			page 17


 415              		.loc 1 144 3 is_stmt 1 view .LVU130
 144:Core/Src/main.c ****   {
 416              		.loc 1 144 7 is_stmt 0 view .LVU131
 417 004c 01A8     		add	r0, sp, #4
 418 004e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 419              	.LVL8:
 144:Core/Src/main.c ****   {
 420              		.loc 1 144 6 discriminator 1 view .LVU132
 421 0052 18B9     		cbnz	r0, .L24
 148:Core/Src/main.c **** 
 422              		.loc 1 148 1 view .LVU133
 423 0054 10B0     		add	sp, sp, #64
 424              	.LCFI7:
 425              		.cfi_remember_state
 426              		.cfi_def_cfa_offset 8
 427              		@ sp needed
 428 0056 10BD     		pop	{r4, pc}
 429              	.L23:
 430              	.LCFI8:
 431              		.cfi_restore_state
 132:Core/Src/main.c ****   }
 432              		.loc 1 132 5 is_stmt 1 view .LVU134
 433 0058 FFF7FEFF 		bl	Error_Handler
 434              	.LVL9:
 435              	.L24:
 146:Core/Src/main.c ****   }
 436              		.loc 1 146 5 view .LVU135
 437 005c FFF7FEFF 		bl	Error_Handler
 438              	.LVL10:
 439              		.cfi_endproc
 440              	.LFE66:
 442              		.section	.text.main,"ax",%progbits
 443              		.align	1
 444              		.global	main
 445              		.syntax unified
 446              		.thumb
 447              		.thumb_func
 449              	main:
 450              	.LFB65:
  70:Core/Src/main.c **** 
 451              		.loc 1 70 1 view -0
 452              		.cfi_startproc
 453              		@ Volatile: function does not return.
 454              		@ args = 0, pretend = 0, frame = 0
 455              		@ frame_needed = 0, uses_anonymous_args = 0
 456 0000 08B5     		push	{r3, lr}
 457              	.LCFI9:
 458              		.cfi_def_cfa_offset 8
 459              		.cfi_offset 3, -8
 460              		.cfi_offset 14, -4
  79:Core/Src/main.c **** 
 461              		.loc 1 79 3 view .LVU137
 462 0002 FFF7FEFF 		bl	HAL_Init
 463              	.LVL11:
  86:Core/Src/main.c **** 
 464              		.loc 1 86 3 view .LVU138
 465 0006 FFF7FEFF 		bl	SystemClock_Config
ARM GAS  /tmp/ccsHuCD1.s 			page 18


 466              	.LVL12:
  93:Core/Src/main.c ****   MX_CAN_Init();
 467              		.loc 1 93 3 view .LVU139
 468 000a FFF7FEFF 		bl	MX_GPIO_Init
 469              	.LVL13:
  94:Core/Src/main.c ****   MX_SPI1_Init();
 470              		.loc 1 94 3 view .LVU140
 471 000e FFF7FEFF 		bl	MX_CAN_Init
 472              	.LVL14:
  95:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 473              		.loc 1 95 3 view .LVU141
 474 0012 FFF7FEFF 		bl	MX_SPI1_Init
 475              	.LVL15:
 476              	.L26:
 102:Core/Src/main.c ****   {
 477              		.loc 1 102 3 view .LVU142
 107:Core/Src/main.c ****   /* USER CODE END 3 */
 478              		.loc 1 107 3 view .LVU143
 102:Core/Src/main.c ****   {
 479              		.loc 1 102 9 view .LVU144
 480 0016 FEE7     		b	.L26
 481              		.cfi_endproc
 482              	.LFE65:
 484              		.global	hspi1
 485              		.section	.bss.hspi1,"aw",%nobits
 486              		.align	2
 489              	hspi1:
 490 0000 00000000 		.space	88
 490      00000000 
 490      00000000 
 490      00000000 
 490      00000000 
 491              		.global	hcan
 492              		.section	.bss.hcan,"aw",%nobits
 493              		.align	2
 496              	hcan:
 497 0000 00000000 		.space	40
 497      00000000 
 497      00000000 
 497      00000000 
 497      00000000 
 498              		.text
 499              	.Letext0:
 500              		.file 3 "/opt/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 501              		.file 4 "/opt/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 502              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 503              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 504              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 505              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 506              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 507              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 508              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 509              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_can.h"
 510              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 511              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 512              		.file 15 "<built-in>"
ARM GAS  /tmp/ccsHuCD1.s 			page 19


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/ccsHuCD1.s:19     .text.MX_GPIO_Init:00000000 $t
     /tmp/ccsHuCD1.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/ccsHuCD1.s:130    .text.MX_GPIO_Init:00000074 $d
     /tmp/ccsHuCD1.s:136    .text.Error_Handler:00000000 $t
     /tmp/ccsHuCD1.s:142    .text.Error_Handler:00000000 Error_Handler
     /tmp/ccsHuCD1.s:174    .text.MX_CAN_Init:00000000 $t
     /tmp/ccsHuCD1.s:179    .text.MX_CAN_Init:00000000 MX_CAN_Init
     /tmp/ccsHuCD1.s:245    .text.MX_CAN_Init:00000030 $d
     /tmp/ccsHuCD1.s:496    .bss.hcan:00000000 hcan
     /tmp/ccsHuCD1.s:251    .text.MX_SPI1_Init:00000000 $t
     /tmp/ccsHuCD1.s:256    .text.MX_SPI1_Init:00000000 MX_SPI1_Init
     /tmp/ccsHuCD1.s:325    .text.MX_SPI1_Init:0000003c $d
     /tmp/ccsHuCD1.s:489    .bss.hspi1:00000000 hspi1
     /tmp/ccsHuCD1.s:331    .text.SystemClock_Config:00000000 $t
     /tmp/ccsHuCD1.s:337    .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/ccsHuCD1.s:443    .text.main:00000000 $t
     /tmp/ccsHuCD1.s:449    .text.main:00000000 main
     /tmp/ccsHuCD1.s:486    .bss.hspi1:00000000 $d
     /tmp/ccsHuCD1.s:493    .bss.hcan:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_CAN_Init
HAL_SPI_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
