<stg><name>keccak_absorb.1_Pipeline_VITIS_LOOP_425_7</name>


<trans_list>

<trans id="42" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_53 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_53"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:1 %add_ln31_3_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %add_ln31_3

]]></Node>
<StgValue><ssdm name="add_ln31_3_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:2 %zext_ln419_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln419_2

]]></Node>
<StgValue><ssdm name="zext_ln419_2_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:3 %sext_ln384_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln384

]]></Node>
<StgValue><ssdm name="sext_ln384_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="13" op_0_bw="8">
<![CDATA[
newFuncRoot:4 %zext_ln419_2_cast = zext i8 %zext_ln419_2_read

]]></Node>
<StgValue><ssdm name="zext_ln419_2_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="33" op_0_bw="9">
<![CDATA[
newFuncRoot:5 %sext_ln384_cast = sext i9 %sext_ln384_read

]]></Node>
<StgValue><ssdm name="sext_ln384_cast"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sm, void @empty_11, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i32 0, i32 %i_53

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.inc93

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc93:0 %i = load i32 %i_53

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc93:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="33" op_0_bw="32">
<![CDATA[
for.inc93:2 %zext_ln425_1 = zext i32 %i

]]></Node>
<StgValue><ssdm name="zext_ln425_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.inc93:3 %icmp_ln425 = icmp_ugt  i33 %sext_ln384_cast, i33 %zext_ln425_1

]]></Node>
<StgValue><ssdm name="icmp_ln425"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc93:4 %i_63 = add i32 %i, i32 1

]]></Node>
<StgValue><ssdm name="i_63"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc93:5 %br_ln425 = br i1 %icmp_ln425, void %for.inc.i62.preheader.exitStub, void %for.inc93.split

]]></Node>
<StgValue><ssdm name="br_ln425"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="13" op_0_bw="32">
<![CDATA[
for.inc93.split:1 %trunc_ln425 = trunc i32 %i

]]></Node>
<StgValue><ssdm name="trunc_ln425"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc93.split:3 %add_ln426 = add i13 %zext_ln419_2_cast, i13 %trunc_ln425

]]></Node>
<StgValue><ssdm name="add_ln426"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc93.split:4 %add_ln426_1 = add i13 %add_ln426, i13 %add_ln31_3_read

]]></Node>
<StgValue><ssdm name="add_ln426_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="13">
<![CDATA[
for.inc93.split:5 %zext_ln426 = zext i13 %add_ln426_1

]]></Node>
<StgValue><ssdm name="zext_ln426"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc93.split:6 %sm_addr = getelementptr i8 %sm, i64 0, i64 %zext_ln426

]]></Node>
<StgValue><ssdm name="sm_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="13">
<![CDATA[
for.inc93.split:7 %sm_load = load i13 %sm_addr

]]></Node>
<StgValue><ssdm name="sm_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc93.split:10 %store_ln425 = store i32 %i_63, i32 %i_53

]]></Node>
<StgValue><ssdm name="store_ln425"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0">
<![CDATA[
for.inc.i62.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="32">
<![CDATA[
for.inc93.split:0 %zext_ln425 = zext i32 %i

]]></Node>
<StgValue><ssdm name="zext_ln425"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc93.split:2 %specloopname_ln386 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln386"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="13">
<![CDATA[
for.inc93.split:7 %sm_load = load i13 %sm_addr

]]></Node>
<StgValue><ssdm name="sm_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc93.split:8 %t_addr = getelementptr i8 %t, i64 0, i64 %zext_ln425

]]></Node>
<StgValue><ssdm name="t_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
for.inc93.split:9 %store_ln426 = store i8 %sm_load, i3 %t_addr

]]></Node>
<StgValue><ssdm name="store_ln426"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
for.inc93.split:11 %br_ln425 = br void %for.inc93

]]></Node>
<StgValue><ssdm name="br_ln425"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
