// Seed: 1810382420
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_9 = id_9;
  tri  id_10 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd98,
    parameter id_4 = 32'd90,
    parameter id_5 = 32'd24
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    _id_5
);
  inout wire _id_5;
  input wire _id_4;
  input wire _id_3;
  output logic [7:0] id_2;
  inout wire id_1;
  wire [id_4 : ~  id_3] id_6 = ~id_6;
  assign id_2[id_5] = (-1 < id_6);
  localparam id_7 = 1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_7,
      id_6,
      id_6,
      id_7,
      id_6,
      id_7
  );
  logic id_8;
  ;
  logic id_9;
  assign id_6 = id_7;
  always @(posedge id_8, posedge -1) $signed(14);
  ;
endmodule
