Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.32 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.33 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc3s250e-4-tq144

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "nBitCounter2.v" in library work
Compiling verilog file "LUTSel.v" in library work
Module <eightBitCounter> compiled
Compiling verilog file "inverter.v" in library work
Module <LUTSel> compiled
Compiling verilog file "DisplayController.v" in library work
Module <inverter> compiled
Compiling verilog file "Counter.v" in library work
Module <DisplayController> compiled
WARNING:HDLCompilers:301 - "Counter.v" line 40 Too many digits specified in hex constant
Compiling verilog file "BinToBCD.v" in library work
Module <nBitCounter> compiled
Compiling verilog file "UART_transmitter.v" in library work
Module <BinToBCD> compiled
Module <UART_transmitter> compiled
Compiling verilog file "SensorController.v" in library work
Module <uart_send> compiled
Compiling verilog file "RingOsc1.v" in library work
Module <SensorController> compiled
Compiling verilog file "DCM.v" in library work
Module <RingOsc2> compiled
Compiling verilog file "Duty_Cycle_Circuit.v" in library work
Module <DCM> compiled
Compiling verilog file "Counting_circuit.v" in library work
Module <Duty_Cycle_Circuit> compiled
Compiling verilog file "Top.v" in library work
Module <Counting_circuit> compiled
Module <Top> compiled
No errors in compilation
Analysis of file <"Top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Top> in library <work>.

Analyzing hierarchy for module <DCM> in library <work>.

Analyzing hierarchy for module <RingOsc2> in library <work> with parameters.
	LENGTH = "00000000000000000000000000011100"

Analyzing hierarchy for module <Counting_circuit> in library <work> with parameters.
	max = "00000000000000000000000001100011"

Analyzing hierarchy for module <Duty_Cycle_Circuit> in library <work>.

Analyzing hierarchy for module <SensorController> in library <work>.

Analyzing hierarchy for module <uart_send> in library <work> with parameters.
	BAUD_RATE = "00000000000000000010010110000000"
	CLOCK_SPEED_MHZ = "00000000000000000000000001100100"
	CYCLES_WAIT = 10417
	DATA_BIT = "00000000000000000000000000000011"
	END_BIT = "00000000000000000000000000000010"
	IDLE = "00000000000000000000000000000000"
	START_BIT = "00000000000000000000000000000001"

Analyzing hierarchy for module <uart_send> in library <work> with parameters.
	BAUD_RATE = "00000000000000111000010000000000"
	CLOCK_SPEED_MHZ = "00000000000000000000000001100100"
	CYCLES_WAIT = 434
	DATA_BIT = "00000000000000000000000000000011"
	END_BIT = "00000000000000000000000000000010"
	IDLE = "00000000000000000000000000000000"
	START_BIT = "00000000000000000000000000000001"

Analyzing hierarchy for module <LUTSel> in library <work>.

Analyzing hierarchy for module <inverter> in library <work>.

Analyzing hierarchy for module <nBitCounter> in library <work> with parameters.
	n = "00000000000000000000000000000111"

Analyzing hierarchy for module <eightBitCounter> in library <work> with parameters.
	n = "00000000000000000000000000000111"

Analyzing hierarchy for module <BinToBCD> in library <work>.

Analyzing hierarchy for module <DisplayController> in library <work> with parameters.
	N = "00000000000000000000000000010010"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Top>.
WARNING:Xst:852 - "Top.v" line 35: Unconnected input port 'RST_IN' of instance 'dcm_clk' is tied to GND.
Module <Top> is correct for synthesis.
 
Analyzing module <DCM> in library <work>.
Module <DCM> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <DCM>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <DCM>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <DCM>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <DCM>.
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <DCM_SP_INST> in unit <DCM>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_SP_INST> in unit <DCM>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_SP_INST> in unit <DCM>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <DCM>.
    Set user-defined property "CLKIN_PERIOD =  10.000000" for instance <DCM_SP_INST> in unit <DCM>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <DCM>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <DCM>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <DCM>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <DCM>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <DCM>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <DCM>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <DCM>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <DCM>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <DCM>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <DCM>.
Analyzing module <RingOsc2> in library <work>.
	LENGTH = 32'sb00000000000000000000000000011100
Module <RingOsc2> is correct for synthesis.
 
    Set user-defined property "S =  TRUE" for signal <connect_wire>.
Analyzing module <LUTSel> in library <work>.
Module <LUTSel> is correct for synthesis.
 
Analyzing module <inverter> in library <work>.
Module <inverter> is correct for synthesis.
 
Analyzing module <Counting_circuit> in library <work>.
	max = 32'sb00000000000000000000000001100011
Module <Counting_circuit> is correct for synthesis.
 
Analyzing module <nBitCounter> in library <work>.
	n = 32'sb00000000000000000000000000000111
Module <nBitCounter> is correct for synthesis.
 
Analyzing module <Duty_Cycle_Circuit> in library <work>.
Module <Duty_Cycle_Circuit> is correct for synthesis.
 
Analyzing module <eightBitCounter> in library <work>.
	n = 32'sb00000000000000000000000000000111
Module <eightBitCounter> is correct for synthesis.
 
Analyzing module <SensorController> in library <work>.
Module <SensorController> is correct for synthesis.
 
Analyzing module <BinToBCD> in library <work>.
Module <BinToBCD> is correct for synthesis.
 
Analyzing module <DisplayController> in library <work>.
	N = 32'sb00000000000000000000000000010010
Module <DisplayController> is correct for synthesis.
 
Analyzing module <uart_send.1> in library <work>.
	BAUD_RATE = 32'sb00000000000000000010010110000000
	CLOCK_SPEED_MHZ = 32'sb00000000000000000000000001100100
	CYCLES_WAIT = 10417
	DATA_BIT = 32'sb00000000000000000000000000000011
	END_BIT = 32'sb00000000000000000000000000000010
	IDLE = 32'sb00000000000000000000000000000000
	START_BIT = 32'sb00000000000000000000000000000001
Module <uart_send.1> is correct for synthesis.
 
Analyzing module <uart_send.2> in library <work>.
	BAUD_RATE = 32'sb00000000000000111000010000000000
	CLOCK_SPEED_MHZ = 32'sb00000000000000000000000001100100
	CYCLES_WAIT = 434
	DATA_BIT = 32'sb00000000000000000000000000000011
	END_BIT = 32'sb00000000000000000000000000000010
	IDLE = 32'sb00000000000000000000000000000000
	START_BIT = 32'sb00000000000000000000000000000001
Module <uart_send.2> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <uart_send_1>.
    Related source file is "UART_transmitter.v".
    Found 4-bit register for signal <bit_index>.
    Found 4-bit adder for signal <bit_index$addsub0000> created at line 72.
    Found 16-bit up counter for signal <cycle_count>.
    Found 8-bit register for signal <data>.
    Found 3-bit register for signal <state>.
    Summary:
	inferred   1 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <uart_send_1> synthesized.


Synthesizing Unit <uart_send_2>.
    Related source file is "UART_transmitter.v".
    Found 4-bit register for signal <bit_index>.
    Found 4-bit adder for signal <bit_index$addsub0000> created at line 72.
    Found 16-bit up counter for signal <cycle_count>.
    Found 8-bit register for signal <data>.
    Found 3-bit register for signal <state>.
    Summary:
	inferred   1 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <uart_send_2> synthesized.


Synthesizing Unit <LUTSel>.
    Related source file is "LUTSel.v".
Unit <LUTSel> synthesized.


Synthesizing Unit <inverter>.
    Related source file is "inverter.v".
Unit <inverter> synthesized.


Synthesizing Unit <nBitCounter>.
    Related source file is "Counter.v".
    Found 1-bit register for signal <carry>.
    Found 8-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <nBitCounter> synthesized.


Synthesizing Unit <eightBitCounter>.
    Related source file is "nBitCounter2.v".
    Found 8-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <eightBitCounter> synthesized.


Synthesizing Unit <BinToBCD>.
    Related source file is "BinToBCD.v".
    Found 4-bit register for signal <un>.
    Found 4-bit register for signal <milh>.
    Found 4-bit register for signal <cent>.
    Found 4-bit register for signal <dec>.
    Found 4-bit adder for signal <$add0000> created at line 50.
    Found 4-bit adder for signal <$add0001> created at line 50.
    Found 4-bit adder for signal <$add0002> created at line 50.
    Found 4-bit adder for signal <$add0003> created at line 47.
    Found 4-bit adder for signal <$add0004> created at line 50.
    Found 4-bit adder for signal <$add0005> created at line 47.
    Found 4-bit adder for signal <$add0006> created at line 50.
    Found 4-bit adder for signal <$add0007> created at line 47.
    Found 4-bit adder for signal <$add0008> created at line 50.
    Found 4-bit adder for signal <$add0009> created at line 44.
    Found 4-bit adder for signal <$add0010> created at line 47.
    Found 4-bit adder for signal <$add0011> created at line 50.
    Found 4-bit adder for signal <$add0012> created at line 44.
    Found 4-bit adder for signal <$add0013> created at line 47.
    Found 4-bit adder for signal <$add0014> created at line 50.
    Found 4-bit adder for signal <$add0015> created at line 44.
    Found 4-bit adder for signal <$add0016> created at line 47.
    Found 4-bit adder for signal <$add0017> created at line 50.
    Found 4-bit adder for signal <$add0018> created at line 41.
    Found 4-bit adder for signal <$add0019> created at line 44.
    Found 4-bit adder for signal <$add0020> created at line 47.
    Found 4-bit adder for signal <$add0021> created at line 50.
    Found 4-bit adder for signal <$add0022> created at line 41.
    Found 4-bit adder for signal <$add0023> created at line 44.
    Found 4-bit adder for signal <$add0024> created at line 47.
    Found 4-bit adder for signal <$add0025> created at line 50.
    Found 4-bit adder for signal <$add0026> created at line 41.
    Found 4-bit adder for signal <$add0027> created at line 44.
    Found 4-bit adder for signal <$add0028> created at line 47.
    Found 4-bit adder for signal <$add0029> created at line 50.
    Found 4-bit adder for signal <$add0030> created at line 41.
    Found 4-bit adder for signal <$add0031> created at line 44.
    Found 4-bit adder for signal <$add0032> created at line 47.
    Found 4-bit adder for signal <$add0033> created at line 50.
    Found 4-bit comparator greatequal for signal <cent_0$cmp_ge0000> created at line 46.
    Found 4-bit comparator greatequal for signal <cent_0$cmp_ge0001> created at line 46.
    Found 4-bit comparator greatequal for signal <cent_0$cmp_ge0002> created at line 46.
    Found 4-bit comparator greatequal for signal <cent_0$cmp_ge0003> created at line 46.
    Found 4-bit comparator greatequal for signal <cent_0$cmp_ge0004> created at line 46.
    Found 4-bit comparator greatequal for signal <cent_0$cmp_ge0005> created at line 46.
    Found 4-bit comparator greatequal for signal <cent_0$cmp_ge0006> created at line 46.
    Found 4-bit comparator greatequal for signal <cent_0$cmp_ge0007> created at line 46.
    Found 4-bit comparator greatequal for signal <cent_0$cmp_ge0008> created at line 46.
    Found 4-bit comparator greatequal for signal <cent_0$cmp_ge0009> created at line 46.
    Found 4-bit comparator greatequal for signal <dec_0$cmp_ge0000> created at line 49.
    Found 4-bit comparator greatequal for signal <dec_0$cmp_ge0001> created at line 49.
    Found 4-bit comparator greatequal for signal <dec_0$cmp_ge0002> created at line 49.
    Found 4-bit comparator greatequal for signal <dec_0$cmp_ge0003> created at line 49.
    Found 4-bit comparator greatequal for signal <dec_0$cmp_ge0004> created at line 49.
    Found 4-bit comparator greatequal for signal <dec_0$cmp_ge0005> created at line 49.
    Found 4-bit comparator greatequal for signal <dec_0$cmp_ge0006> created at line 49.
    Found 4-bit comparator greatequal for signal <dec_0$cmp_ge0007> created at line 49.
    Found 4-bit comparator greatequal for signal <dec_0$cmp_ge0008> created at line 49.
    Found 4-bit comparator greatequal for signal <dec_0$cmp_ge0009> created at line 49.
    Found 4-bit comparator greatequal for signal <dec_0$cmp_ge0010> created at line 49.
    Found 4-bit comparator greatequal for signal <dec_0$cmp_ge0011> created at line 49.
    Found 4-bit comparator greatequal for signal <dec_0$cmp_ge0012> created at line 49.
    Found 4-bit comparator greatequal for signal <milh$cmp_ge0000> created at line 40.
    Found 4-bit comparator greatequal for signal <milh$cmp_ge0001> created at line 40.
    Found 4-bit comparator greatequal for signal <milh$cmp_ge0002> created at line 40.
    Found 4-bit comparator greatequal for signal <milh$cmp_ge0003> created at line 40.
    Found 4-bit comparator greatequal for signal <milh_0$cmp_ge0000> created at line 43.
    Found 4-bit comparator greatequal for signal <milh_0$cmp_ge0001> created at line 43.
    Found 4-bit comparator greatequal for signal <milh_0$cmp_ge0002> created at line 43.
    Found 4-bit comparator greatequal for signal <milh_0$cmp_ge0003> created at line 43.
    Found 4-bit comparator greatequal for signal <milh_0$cmp_ge0004> created at line 43.
    Found 4-bit comparator greatequal for signal <milh_0$cmp_ge0005> created at line 43.
    Found 4-bit comparator greatequal for signal <milh_0$cmp_ge0006> created at line 43.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  34 Adder/Subtractor(s).
	inferred  34 Comparator(s).
Unit <BinToBCD> synthesized.


Synthesizing Unit <DisplayController>.
    Related source file is "DisplayController.v".
    Found 16x7-bit ROM for signal <sseg_temp>.
    Found 1-of-4 decoder for signal <an_temp>.
    Found 18-bit up counter for signal <count>.
    Found 4-bit 4-to-1 multiplexer for signal <sseg>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <DisplayController> synthesized.


Synthesizing Unit <DCM>.
    Related source file is "DCM.v".
Unit <DCM> synthesized.


Synthesizing Unit <RingOsc2>.
    Related source file is "RingOsc1.v".
Unit <RingOsc2> synthesized.


Synthesizing Unit <Counting_circuit>.
    Related source file is "Counting_circuit.v".
WARNING:Xst:1780 - Signal <reset> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit register for signal <value_out>.
    Found 1-bit register for signal <rst>.
    Found 16-bit comparator lessequal for signal <rst$cmp_le0000> created at line 39.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Counting_circuit> synthesized.


Synthesizing Unit <Duty_Cycle_Circuit>.
    Related source file is "Duty_Cycle_Circuit.v".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <carry2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <C1_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <rst>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Duty_Cycle_Circuit> synthesized.


Synthesizing Unit <SensorController>.
    Related source file is "SensorController.v".
Unit <SensorController> synthesized.


Synthesizing Unit <Top>.
    Related source file is "Top.v".
WARNING:Xst:653 - Signal <rst> is used but never assigned. This sourceless signal will be automatically connected to value 1.
WARNING:Xst:1780 - Signal <reset> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <enable> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clk2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <value2>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <Top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 36
 4-bit adder                                           : 36
# Counters                                             : 7
 16-bit up counter                                     : 2
 18-bit up counter                                     : 1
 8-bit up counter                                      : 4
# Registers                                            : 29
 1-bit register                                        : 21
 16-bit register                                       : 1
 3-bit register                                        : 2
 4-bit register                                        : 2
 8-bit register                                        : 3
# Comparators                                          : 35
 16-bit comparator lessequal                           : 1
 4-bit comparator greatequal                           : 34
# Multiplexers                                         : 3
 1-bit 8-to-1 multiplexer                              : 2
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:79 - Model 'DCM' has different characteristics in destination library
WARNING:Xst:80 - Model name has been changed to 'DCM1'
INFO:Xst:2261 - The FF/Latch <value_out_8> in Unit <Counter> is equivalent to the following 7 FFs/Latches, which will be removed : <value_out_9> <value_out_10> <value_out_11> <value_out_12> <value_out_13> <value_out_14> <value_out_15> 
WARNING:Xst:2677 - Node <value_out_8> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2404 -  FFs/Latches <value_out<15:8>> (without init value) have a constant value of 0 in block <Counting_circuit>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 36
 3-bit adder                                           : 4
 4-bit adder                                           : 32
# Counters                                             : 7
 16-bit up counter                                     : 2
 18-bit up counter                                     : 1
 8-bit up counter                                      : 4
# Registers                                            : 67
 Flip-Flops                                            : 67
# Comparators                                          : 35
 16-bit comparator lessequal                           : 1
 4-bit comparator greatequal                           : 34
# Multiplexers                                         : 3
 1-bit 8-to-1 multiplexer                              : 2
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <state_2> has a constant value of 0 in block <uart_send_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <state_2> has a constant value of 0 in block <uart_send_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Counter/Counter1/carry> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <Counter/Counter2/carry> of sequential type is unconnected in block <Top>.
WARNING:Xst:1293 - FF/Latch <milh_1> has a constant value of 0 in block <BinToBCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <milh_3> has a constant value of 0 in block <BinToBCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <milh_2> has a constant value of 0 in block <BinToBCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cent_2> has a constant value of 0 in block <BinToBCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <milh_0> has a constant value of 0 in block <BinToBCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cent_3> has a constant value of 0 in block <BinToBCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2170 - Unit RingOsc2 : the following signal(s) form a combinatorial loop: connect_wire<10>, connect_wire<13>, connect_wire<27>, connect_wire<25>, connect_wire<21>, connect_wire<1>, connect_wire<4>, connect_wire<7>, connect_wire<16>, connect_wire<22>, connect_wire<12>, connect_wire<15>, connect_wire<24>, connect_wire<19>, connect_wire<0>, connect_wire<3>, connect_wire<6>, connect_wire<17>, connect_wire<9>, connect_wire<11>, connect_wire<14>, connect_wire<26>, connect_wire<23>, connect_wire<18>, connect_wire<20>, LUTSel1/OUTSel_and0000, connect_wire<2>, connect_wire<28>, connect_wire<5>, connect_wire<8>.

Optimizing unit <Top> ...

Optimizing unit <uart_send_1> ...
WARNING:Xst:1293 - FF/Latch <bit_index_3> has a constant value of 0 in block <uart_send_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bit_index_3> has a constant value of 0 in block <uart_send_1>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <uart_send_2> ...
WARNING:Xst:1293 - FF/Latch <bit_index_3> has a constant value of 0 in block <uart_send_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bit_index_3> has a constant value of 0 in block <uart_send_2>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <BinToBCD> ...

Optimizing unit <RingOsc2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 5.
FlipFlop value2_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop value2_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop value2_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop value2_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop value2_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop value2_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop value2_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop value2_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 145
 Flip-Flops                                            : 145

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Top.ngr
Top Level Output File Name         : Top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 29

Cell Usage :
# BELS                             : 401
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 103
#      LUT2                        : 16
#      LUT3                        : 26
#      LUT4                        : 61
#      LUT4_D                      : 2
#      LUT4_L                      : 2
#      MUXCY                       : 75
#      MUXF5                       : 20
#      MUXF6                       : 3
#      VCC                         : 1
#      XORCY                       : 82
# FlipFlops/Latches                : 145
#      FD                          : 46
#      FDCE                        : 32
#      FDE                         : 33
#      FDR                         : 34
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 29
#      IBUF                        : 3
#      IBUFG                       : 1
#      OBUF                        : 25
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250etq144-4 

 Number of Slices:                      116  out of   2448     4%  
 Number of Slice Flip Flops:            137  out of   4896     2%  
 Number of 4 input LUTs:                219  out of   4896     4%  
 Number of IOs:                          29
 Number of bonded IOBs:                  29  out of    108    26%  
    IOB Flip Flops:                       8
 Number of GCLKs:                         2  out of     24     8%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------+-----------------------------+-------+
Clock Signal                                                    | Clock buffer(FF name)       | Load  |
----------------------------------------------------------------+-----------------------------+-------+
Dut/Counter1/carry                                              | NONE(value2_0)              | 16    |
RingOscillator/connect_wire<0>(RingOscillator/LUTSel1/OUTSel1:O)| NONE(*)(Counter/value_out_7)| 17    |
fpga_clk1                                                       | dcm_clk/DCM_SP_INST:CLK0    | 112   |
----------------------------------------------------------------+-----------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------+-------------------------------+-------+
Control Signal                                                         | Buffer(FF name)               | Load  |
-----------------------------------------------------------------------+-------------------------------+-------+
Counter/rst_inv(Counter/rst_inv1_INV_0:O)                              | NONE(Counter/Counter1/count_0)| 16    |
Dut/Counter1/carry_and0000_inv(Dut/Counter1/carry_and0000_inv1_INV_0:O)| NONE(Dut/Counter1/count_0)    | 16    |
-----------------------------------------------------------------------+-------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.569ns (Maximum Frequency: 152.230MHz)
   Minimum input arrival time before clock: 40.705ns
   Maximum output required time after clock: 8.027ns
   Maximum combinational path delay: 43.422ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'RingOscillator/connect_wire<0>'
  Clock period: 4.516ns (frequency: 221.435MHz)
  Total number of paths / destination ports: 108 / 24
-------------------------------------------------------------------------
Delay:               4.516ns (Levels of Logic = 2)
  Source:            Counter/Counter2/count_1 (FF)
  Destination:       Counter/Counter2/count_0 (FF)
  Source Clock:      RingOscillator/connect_wire<0> rising
  Destination Clock: RingOscillator/connect_wire<0> rising

  Data Path: Counter/Counter2/count_1 to Counter/Counter2/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.591   0.706  Counter/Counter2/count_1 (Counter/Counter2/count_1)
     LUT4:I0->O            1   0.704   0.499  Counter/Counter2/count_not000125 (Counter/Counter2/count_not000125)
     LUT2:I1->O            8   0.704   0.757  Counter/Counter2/count_not000126 (Counter/Counter2/count_not0001)
     FDCE:CE                   0.555          Counter/Counter2/count_0
    ----------------------------------------
    Total                      4.516ns (2.554ns logic, 1.962ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_clk1'
  Clock period: 6.569ns (frequency: 152.230MHz)
  Total number of paths / destination ports: 1519 / 159
-------------------------------------------------------------------------
Delay:               6.569ns (Levels of Logic = 3)
  Source:            CCsender/cycle_count_4 (FF)
  Destination:       CCsender/cycle_count_15 (FF)
  Source Clock:      fpga_clk1 rising
  Destination Clock: fpga_clk1 rising

  Data Path: CCsender/cycle_count_4 to CCsender/cycle_count_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  CCsender/cycle_count_4 (CCsender/cycle_count_4)
     LUT4:I0->O            1   0.704   0.595  CCsender/cycle_count_cmp_eq00007 (CCsender/cycle_count_cmp_eq00007)
     LUT4:I0->O            6   0.704   0.704  CCsender/cycle_count_cmp_eq000067 (CCsender/cycle_count_cmp_eq0000)
     LUT3:I2->O           16   0.704   1.034  CCsender/cycle_count_or00001 (CCsender/cycle_count_or0000)
     FDR:R                     0.911          CCsender/cycle_count_0
    ----------------------------------------
    Total                      6.569ns (3.614ns logic, 2.955ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_clk1'
  Total number of paths / destination ports: 56 / 48
-------------------------------------------------------------------------
Offset:              40.705ns (Levels of Logic = 30)
  Source:            Mode (PAD)
  Destination:       Dut/Counter2/count_0 (FF)
  Destination Clock: fpga_clk1 rising

  Data Path: Mode to Dut/Counter2/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.595  Mode_IBUF (Mode_IBUF)
     LUT3:I0->O            1   0.704   0.595  RingOscillator/LUTSel1/OUTSel1 (RingOscillator/connect_wire<0>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[1].Lut/o1 (RingOscillator/connect_wire<1>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[2].Lut/o1 (RingOscillator/connect_wire<2>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[3].Lut/o1 (RingOscillator/connect_wire<3>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[4].Lut/o1 (RingOscillator/connect_wire<4>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[5].Lut/o1 (RingOscillator/connect_wire<5>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[6].Lut/o1 (RingOscillator/connect_wire<6>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[7].Lut/o1 (RingOscillator/connect_wire<7>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[8].Lut/o1 (RingOscillator/connect_wire<8>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[9].Lut/o1 (RingOscillator/connect_wire<9>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[10].Lut/o1 (RingOscillator/connect_wire<10>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[11].Lut/o1 (RingOscillator/connect_wire<11>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[12].Lut/o1 (RingOscillator/connect_wire<12>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[13].Lut/o1 (RingOscillator/connect_wire<13>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[14].Lut/o1 (RingOscillator/connect_wire<14>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[15].Lut/o1 (RingOscillator/connect_wire<15>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[16].Lut/o1 (RingOscillator/connect_wire<16>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[17].Lut/o1 (RingOscillator/connect_wire<17>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[18].Lut/o1 (RingOscillator/connect_wire<18>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[19].Lut/o1 (RingOscillator/connect_wire<19>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[20].Lut/o1 (RingOscillator/connect_wire<20>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[21].Lut/o1 (RingOscillator/connect_wire<21>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[22].Lut/o1 (RingOscillator/connect_wire<22>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[23].Lut/o1 (RingOscillator/connect_wire<23>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[24].Lut/o1 (RingOscillator/connect_wire<24>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[25].Lut/o1 (RingOscillator/connect_wire<25>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[26].Lut/o1 (RingOscillator/connect_wire<26>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[27].Lut/o1 (RingOscillator/connect_wire<27>)
     LUT1:I0->O           27   0.704   1.261  RingOscillator/Lut[28].Lut/o1 (RingOscillator/connect_wire<28>)
     FDCE:CE                   0.555          Dut/Counter2/count_0
    ----------------------------------------
    Total                     40.705ns (22.189ns logic, 18.516ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_clk1'
  Total number of paths / destination ports: 184 / 14
-------------------------------------------------------------------------
Offset:              8.027ns (Levels of Logic = 5)
  Source:            CCsender/bit_index_0 (FF)
  Destination:       CCout (PAD)
  Source Clock:      fpga_clk1 rising

  Data Path: CCsender/bit_index_0 to CCout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.591   0.995  CCsender/bit_index_0 (CCsender/bit_index_0)
     LUT3:I0->O            1   0.704   0.000  CCsender/Mmux__COND_14_4 (CCsender/Mmux__COND_14_4)
     MUXF5:I1->O           1   0.321   0.000  CCsender/Mmux__COND_14_3_f5 (CCsender/Mmux__COND_14_3_f5)
     MUXF6:I1->O           1   0.521   0.499  CCsender/Mmux__COND_14_2_f6 (CCsender/_COND_14)
     LUT3:I1->O            1   0.704   0.420  CCsender/tx1 (CCout_OBUF)
     OBUF:I->O                 3.272          CCout_OBUF (CCout)
    ----------------------------------------
    Total                      8.027ns (6.113ns logic, 1.914ns route)
                                       (76.2% logic, 23.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Dut/Counter1/carry'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            value2_7_1 (FF)
  Destination:       value2<7> (PAD)
  Source Clock:      Dut/Counter1/carry rising

  Data Path: value2_7_1 to value2<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.420  value2_7_1 (value2_7_1)
     OBUF:I->O                 3.272          value2_7_OBUF (value2<7>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               43.422ns (Levels of Logic = 31)
  Source:            Mode (PAD)
  Destination:       ring_out (PAD)

  Data Path: Mode to ring_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.595  Mode_IBUF (Mode_IBUF)
     LUT3:I0->O            1   0.704   0.595  RingOscillator/LUTSel1/OUTSel1 (RingOscillator/connect_wire<0>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[1].Lut/o1 (RingOscillator/connect_wire<1>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[2].Lut/o1 (RingOscillator/connect_wire<2>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[3].Lut/o1 (RingOscillator/connect_wire<3>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[4].Lut/o1 (RingOscillator/connect_wire<4>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[5].Lut/o1 (RingOscillator/connect_wire<5>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[6].Lut/o1 (RingOscillator/connect_wire<6>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[7].Lut/o1 (RingOscillator/connect_wire<7>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[8].Lut/o1 (RingOscillator/connect_wire<8>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[9].Lut/o1 (RingOscillator/connect_wire<9>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[10].Lut/o1 (RingOscillator/connect_wire<10>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[11].Lut/o1 (RingOscillator/connect_wire<11>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[12].Lut/o1 (RingOscillator/connect_wire<12>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[13].Lut/o1 (RingOscillator/connect_wire<13>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[14].Lut/o1 (RingOscillator/connect_wire<14>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[15].Lut/o1 (RingOscillator/connect_wire<15>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[16].Lut/o1 (RingOscillator/connect_wire<16>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[17].Lut/o1 (RingOscillator/connect_wire<17>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[18].Lut/o1 (RingOscillator/connect_wire<18>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[19].Lut/o1 (RingOscillator/connect_wire<19>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[20].Lut/o1 (RingOscillator/connect_wire<20>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[21].Lut/o1 (RingOscillator/connect_wire<21>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[22].Lut/o1 (RingOscillator/connect_wire<22>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[23].Lut/o1 (RingOscillator/connect_wire<23>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[24].Lut/o1 (RingOscillator/connect_wire<24>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[25].Lut/o1 (RingOscillator/connect_wire<25>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[26].Lut/o1 (RingOscillator/connect_wire<26>)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut[27].Lut/o1 (RingOscillator/connect_wire<27>)
     LUT1:I0->O           27   0.704   1.261  RingOscillator/Lut[28].Lut/o1 (RingOscillator/connect_wire<28>)
     OBUF:I->O                 3.272          ring_out_OBUF (ring_out)
    ----------------------------------------
    Total                     43.422ns (24.906ns logic, 18.516ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.12 secs
 
--> 

Total memory usage is 281256 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   35 (   0 filtered)
Number of infos    :    2 (   0 filtered)

