# soft-core-riscv-cpu
 5-stage pipelined RISC-V soft core in Verilog â€” hazard detection, forwarding, test bench, and implementation on Spartan-7 FPGA .
