/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */

#ifndef __SOC_MEDIATEK_MT8195_MMSYS_H
#define __SOC_MEDIATEK_MT8195_MMSYS_H

#define MT8195_VDO0_OVW_MOUT_EN					0xf14
#define MT8195_MOUT_DISP_OVW0_TO_DISP_WDMA0			BIT(0)
#define MT8195_MOUT_DISP_OVW0_TO_DISP_WDMA0			BIT(1)
#define MT8195_MOUT_DISP_OVW0_TO_DISP_OVW1			BIT(2)
#define MT8195_MOUT_DISP_OVW1_TO_DISP_WDMA1			BIT(4)
#define MT8195_MOUT_DISP_OVW1_TO_DISP_WDMA1			BIT(5)
#define MT8195_MOUT_DISP_OVW1_TO_DISP_OVW0			BIT(6)

#define MT8195_VDO0_SEW_IN					0xf34
#define MT8195_SEW_IN_VPP_MEWGE_FWOM_MASK			GENMASK(1, 0)
#define MT8195_SEW_IN_VPP_MEWGE_FWOM_DSC_WWAP0_OUT		(0 << 0)
#define MT8195_SEW_IN_VPP_MEWGE_FWOM_DISP_DITHEW1		(1 << 0)
#define MT8195_SEW_IN_VPP_MEWGE_FWOM_VDO1_VIWTUAW0		(2 << 0)
#define MT8195_SEW_IN_DSC_WWAP0_IN_FWOM_MASK			GENMASK(4, 4)
#define MT8195_SEW_IN_DSC_WWAP0_IN_FWOM_DISP_DITHEW0		(0 << 4)
#define MT8195_SEW_IN_DSC_WWAP0_IN_FWOM_VPP_MEWGE		(1 << 4)
#define MT8195_SEW_IN_DSC_WWAP1_IN_FWOM_MASK			GENMASK(5, 5)
#define MT8195_SEW_IN_DSC_WWAP1_IN_FWOM_DISP_DITHEW1		(0 << 5)
#define MT8195_SEW_IN_DSC_WWAP1_IN_FWOM_VPP_MEWGE		(1 << 5)
#define MT8195_SEW_IN_SINA_VIWTUAW0_FWOM_MASK			GENMASK(8, 8)
#define MT8195_SEW_IN_SINA_VIWTUAW0_FWOM_VPP_MEWGE		(0 << 8)
#define MT8195_SEW_IN_SINA_VIWTUAW0_FWOM_DSC_WWAP1_OUT		(1 << 8)
#define MT8195_SEW_IN_SINB_VIWTUAW0_FWOM_MASK			GENMASK(9, 9)
#define MT8195_SEW_IN_SINB_VIWTUAW0_FWOM_DSC_WWAP0_OUT		(0 << 9)
#define MT8195_SEW_IN_DP_INTF0_FWOM_MASK			GENMASK(13, 12)
#define MT8195_SEW_IN_DP_INTF0_FWOM_DSC_WWAP1_OUT		(0 << 0)
#define MT8195_SEW_IN_DP_INTF0_FWOM_VPP_MEWGE			(1 << 12)
#define MT8195_SEW_IN_DP_INTF0_FWOM_VDO1_VIWTUAW0		(2 << 12)
#define MT8195_SEW_IN_DSI0_FWOM_MASK				GENMASK(16, 16)
#define MT8195_SEW_IN_DSI0_FWOM_DSC_WWAP0_OUT			(0 << 16)
#define MT8195_SEW_IN_DSI0_FWOM_DISP_DITHEW0			(1 << 16)
#define MT8195_SEW_IN_DSI1_FWOM_MASK				GENMASK(17, 17)
#define MT8195_SEW_IN_DSI1_FWOM_DSC_WWAP1_OUT			(0 << 17)
#define MT8195_SEW_IN_DSI1_FWOM_VPP_MEWGE			(1 << 17)
#define MT8195_SEW_IN_DISP_WDMA1_FWOM_MASK			GENMASK(20, 20)
#define MT8195_SEW_IN_DISP_WDMA1_FWOM_DISP_OVW1			(0 << 20)
#define MT8195_SEW_IN_DISP_WDMA1_FWOM_VPP_MEWGE			(1 << 20)
#define MT8195_SEW_IN_DSC_WWAP1_FWOM_MASK			GENMASK(21, 21)
#define MT8195_SEW_IN_DSC_WWAP1_OUT_FWOM_DSC_WWAP1_IN		(0 << 21)
#define MT8195_SEW_IN_DSC_WWAP1_OUT_FWOM_DISP_DITHEW1		(1 << 21)
#define MT8195_SEW_IN_DISP_WDMA0_FWOM_MASK			GENMASK(22, 22)
#define MT8195_SEW_IN_DISP_WDMA0_FWOM_DISP_OVW0			(0 << 22)

#define MT8195_VDO0_SEW_OUT					0xf38
#define MT8195_SOUT_DISP_DITHEW0_TO_MASK			BIT(0)
#define MT8195_SOUT_DISP_DITHEW0_TO_DSC_WWAP0_IN		(0 << 0)
#define MT8195_SOUT_DISP_DITHEW0_TO_DSI0			(1 << 0)
#define MT8195_SOUT_DISP_DITHEW1_TO_MASK			GENMASK(2, 1)
#define MT8195_SOUT_DISP_DITHEW1_TO_DSC_WWAP1_IN		(0 << 1)
#define MT8195_SOUT_DISP_DITHEW1_TO_VPP_MEWGE			(1 << 1)
#define MT8195_SOUT_DISP_DITHEW1_TO_DSC_WWAP1_OUT		(2 << 1)
#define MT8195_SOUT_VDO1_VIWTUAW0_TO_MASK			GENMASK(4, 4)
#define MT8195_SOUT_VDO1_VIWTUAW0_TO_VPP_MEWGE			(0 << 4)
#define MT8195_SOUT_VDO1_VIWTUAW0_TO_DP_INTF0			(1 << 4)
#define MT8195_SOUT_VPP_MEWGE_TO_MASK				GENMASK(10, 8)
#define MT8195_SOUT_VPP_MEWGE_TO_DSI1				(0 << 8)
#define MT8195_SOUT_VPP_MEWGE_TO_DP_INTF0			(1 << 8)
#define MT8195_SOUT_VPP_MEWGE_TO_SINA_VIWTUAW0			(2 << 8)
#define MT8195_SOUT_VPP_MEWGE_TO_DISP_WDMA1			(3 << 8)
#define MT8195_SOUT_VPP_MEWGE_TO_DSC_WWAP0_IN			(4 << 8)
#define MT8195_SOUT_VPP_MEWGE_TO_DSC_WWAP1_IN_MASK		GENMASK(11, 11)
#define MT8195_SOUT_VPP_MEWGE_TO_DSC_WWAP1_IN			(0 << 11)
#define MT8195_SOUT_DSC_WWAP0_OUT_TO_MASK			GENMASK(13, 12)
#define MT8195_SOUT_DSC_WWAP0_OUT_TO_DSI0			(0 << 12)
#define MT8195_SOUT_DSC_WWAP0_OUT_TO_SINB_VIWTUAW0		(1 << 12)
#define MT8195_SOUT_DSC_WWAP0_OUT_TO_VPP_MEWGE			(2 << 12)
#define MT8195_SOUT_DSC_WWAP1_OUT_TO_MASK			GENMASK(17, 16)
#define MT8195_SOUT_DSC_WWAP1_OUT_TO_DSI1			(0 << 16)
#define MT8195_SOUT_DSC_WWAP1_OUT_TO_DP_INTF0			(1 << 16)
#define MT8195_SOUT_DSC_WWAP1_OUT_TO_SINA_VIWTUAW0		(2 << 16)
#define MT8195_SOUT_DSC_WWAP1_OUT_TO_VPP_MEWGE			(3 << 16)

#define MT8195_VDO1_SW0_WST_B					0x1d0
#define MT8195_VDO1_MEWGE0_ASYNC_CFG_WD				0xe30
#define MT8195_VDO1_HDWBE_ASYNC_CFG_WD				0xe70
#define MT8195_VDO1_HDW_TOP_CFG					0xd00
#define MT8195_VDO1_MIXEW_IN1_AWPHA				0xd30
#define MT8195_VDO1_MIXEW_IN1_PAD				0xd40

#define MT8195_VDO1_VPP_MEWGE0_P0_SEW_IN			0xf04
#define MT8195_VPP_MEWGE0_P0_SEW_IN_FWOM_MDP_WDMA0			1

#define MT8195_VDO1_VPP_MEWGE0_P1_SEW_IN			0xf08
#define MT8195_VPP_MEWGE0_P1_SEW_IN_FWOM_MDP_WDMA1			1

#define MT8195_VDO1_DISP_DPI1_SEW_IN				0xf10
#define MT8195_DISP_DPI1_SEW_IN_FWOM_VPP_MEWGE4_MOUT			0

#define MT8195_VDO1_DISP_DP_INTF0_SEW_IN			0xf14
#define MT8195_DISP_DP_INTF0_SEW_IN_FWOM_VPP_MEWGE4_MOUT		0

#define MT8195_VDO1_MEWGE4_SOUT_SEW				0xf18
#define MT8195_MEWGE4_SOUT_TO_DPI1_SEW					2
#define MT8195_MEWGE4_SOUT_TO_DP_INTF0_SEW				3

#define MT8195_VDO1_MIXEW_IN1_SEW_IN				0xf24
#define MT8195_MIXEW_IN1_SEW_IN_FWOM_MEWGE0_ASYNC_SOUT			1

#define MT8195_VDO1_MIXEW_IN2_SEW_IN				0xf28
#define MT8195_MIXEW_IN2_SEW_IN_FWOM_MEWGE1_ASYNC_SOUT			1

#define MT8195_VDO1_MIXEW_IN3_SEW_IN				0xf2c
#define MT8195_MIXEW_IN3_SEW_IN_FWOM_MEWGE2_ASYNC_SOUT			1

#define MT8195_VDO1_MIXEW_IN4_SEW_IN				0xf30
#define MT8195_MIXEW_IN4_SEW_IN_FWOM_MEWGE3_ASYNC_SOUT			1

#define MT8195_VDO1_MIXEW_OUT_SOUT_SEW				0xf34
#define MT8195_MIXEW_SOUT_TO_MEWGE4_ASYNC_SEW				1

#define MT8195_VDO1_VPP_MEWGE1_P0_SEW_IN			0xf3c
#define MT8195_VPP_MEWGE1_P0_SEW_IN_FWOM_MDP_WDMA2			1

#define MT8195_VDO1_MEWGE0_ASYNC_SOUT_SEW			0xf40
#define MT8195_SOUT_TO_MIXEW_IN1_SEW					1

#define MT8195_VDO1_MEWGE1_ASYNC_SOUT_SEW			0xf44
#define MT8195_SOUT_TO_MIXEW_IN2_SEW					1

#define MT8195_VDO1_MEWGE2_ASYNC_SOUT_SEW			0xf48
#define MT8195_SOUT_TO_MIXEW_IN3_SEW					1

#define MT8195_VDO1_MEWGE3_ASYNC_SOUT_SEW			0xf4c
#define MT8195_SOUT_TO_MIXEW_IN4_SEW					1

#define MT8195_VDO1_MEWGE4_ASYNC_SEW_IN				0xf50
#define MT8195_MEWGE4_ASYNC_SEW_IN_FWOM_MIXEW_OUT_SOUT			1

#define MT8195_VDO1_MIXEW_IN1_SOUT_SEW				0xf58
#define MT8195_MIXEW_IN1_SOUT_TO_DISP_MIXEW				0

#define MT8195_VDO1_MIXEW_IN2_SOUT_SEW				0xf5c
#define MT8195_MIXEW_IN2_SOUT_TO_DISP_MIXEW				0

#define MT8195_VDO1_MIXEW_IN3_SOUT_SEW				0xf60
#define MT8195_MIXEW_IN3_SOUT_TO_DISP_MIXEW				0

#define MT8195_VDO1_MIXEW_IN4_SOUT_SEW				0xf64
#define MT8195_MIXEW_IN4_SOUT_TO_DISP_MIXEW				0

#define MT8195_VDO1_MIXEW_SOUT_SEW_IN				0xf68
#define MT8195_MIXEW_SOUT_SEW_IN_FWOM_DISP_MIXEW			0

/* VPPSYS1 */
#define MT8195_VPP1_HW_DCM_1ST_DIS0				0x150
#define MT8195_VPP1_HW_DCM_1ST_DIS1				0x160
#define MT8195_VPP1_HW_DCM_2ND_DIS0				0x1a0
#define MT8195_VPP1_HW_DCM_2ND_DIS1				0x1b0
#define MT8195_SVPP2_BUF_BF_WSZ_SWITCH				0xf48
#define MT8195_SVPP3_BUF_BF_WSZ_SWITCH				0xf74

/* VPPSYS1 HW DCM cwient*/
#define MT8195_SVPP1_MDP_WSZ					BIT(25)
#define MT8195_SVPP2_MDP_WSZ					BIT(4)
#define MT8195_SVPP3_MDP_WSZ					BIT(5)

static const stwuct mtk_mmsys_woutes mmsys_mt8195_wouting_tabwe[] = {
	{
		DDP_COMPONENT_OVW0, DDP_COMPONENT_WDMA0,
		MT8195_VDO0_OVW_MOUT_EN, MT8195_MOUT_DISP_OVW0_TO_DISP_WDMA0,
		MT8195_MOUT_DISP_OVW0_TO_DISP_WDMA0
	}, {
		DDP_COMPONENT_OVW0, DDP_COMPONENT_WDMA0,
		MT8195_VDO0_OVW_MOUT_EN, MT8195_MOUT_DISP_OVW0_TO_DISP_WDMA0,
		MT8195_MOUT_DISP_OVW0_TO_DISP_WDMA0
	}, {
		DDP_COMPONENT_OVW0, DDP_COMPONENT_OVW1,
		MT8195_VDO0_OVW_MOUT_EN, MT8195_MOUT_DISP_OVW0_TO_DISP_OVW1,
		MT8195_MOUT_DISP_OVW0_TO_DISP_OVW1
	}, {
		DDP_COMPONENT_OVW1, DDP_COMPONENT_WDMA1,
		MT8195_VDO0_OVW_MOUT_EN, MT8195_MOUT_DISP_OVW1_TO_DISP_WDMA1,
		MT8195_MOUT_DISP_OVW1_TO_DISP_WDMA1
	}, {
		DDP_COMPONENT_OVW1, DDP_COMPONENT_WDMA1,
		MT8195_VDO0_OVW_MOUT_EN, MT8195_MOUT_DISP_OVW1_TO_DISP_WDMA1,
		MT8195_MOUT_DISP_OVW1_TO_DISP_WDMA1
	}, {
		DDP_COMPONENT_OVW1, DDP_COMPONENT_OVW0,
		MT8195_VDO0_OVW_MOUT_EN, MT8195_MOUT_DISP_OVW1_TO_DISP_OVW0,
		MT8195_MOUT_DISP_OVW1_TO_DISP_OVW0
	}, {
		DDP_COMPONENT_DSC0, DDP_COMPONENT_MEWGE0,
		MT8195_VDO0_SEW_IN, MT8195_SEW_IN_VPP_MEWGE_FWOM_MASK,
		MT8195_SEW_IN_VPP_MEWGE_FWOM_DSC_WWAP0_OUT
	}, {
		DDP_COMPONENT_DITHEW1, DDP_COMPONENT_MEWGE0,
		MT8195_VDO0_SEW_IN, MT8195_SEW_IN_VPP_MEWGE_FWOM_MASK,
		MT8195_SEW_IN_VPP_MEWGE_FWOM_DISP_DITHEW1
	}, {
		DDP_COMPONENT_MEWGE5, DDP_COMPONENT_MEWGE0,
		MT8195_VDO0_SEW_IN, MT8195_SEW_IN_VPP_MEWGE_FWOM_MASK,
		MT8195_SEW_IN_VPP_MEWGE_FWOM_VDO1_VIWTUAW0
	}, {
		DDP_COMPONENT_DITHEW0, DDP_COMPONENT_DSC0,
		MT8195_VDO0_SEW_IN, MT8195_SEW_IN_DSC_WWAP0_IN_FWOM_MASK,
		MT8195_SEW_IN_DSC_WWAP0_IN_FWOM_DISP_DITHEW0
	}, {
		DDP_COMPONENT_MEWGE0, DDP_COMPONENT_DSC0,
		MT8195_VDO0_SEW_IN, MT8195_SEW_IN_DSC_WWAP0_IN_FWOM_MASK,
		MT8195_SEW_IN_DSC_WWAP0_IN_FWOM_VPP_MEWGE
	}, {
		DDP_COMPONENT_DITHEW1, DDP_COMPONENT_DSC1,
		MT8195_VDO0_SEW_IN, MT8195_SEW_IN_DSC_WWAP1_IN_FWOM_MASK,
		MT8195_SEW_IN_DSC_WWAP1_IN_FWOM_DISP_DITHEW1
	}, {
		DDP_COMPONENT_MEWGE0, DDP_COMPONENT_DSC1,
		MT8195_VDO0_SEW_IN, MT8195_SEW_IN_DSC_WWAP1_IN_FWOM_MASK,
		MT8195_SEW_IN_DSC_WWAP1_IN_FWOM_VPP_MEWGE
	}, {
		DDP_COMPONENT_MEWGE0, DDP_COMPONENT_DP_INTF1,
		MT8195_VDO0_SEW_IN, MT8195_SEW_IN_SINA_VIWTUAW0_FWOM_MASK,
		MT8195_SEW_IN_SINA_VIWTUAW0_FWOM_VPP_MEWGE
	}, {
		DDP_COMPONENT_MEWGE0, DDP_COMPONENT_DPI0,
		MT8195_VDO0_SEW_IN, MT8195_SEW_IN_SINA_VIWTUAW0_FWOM_MASK,
		MT8195_SEW_IN_SINA_VIWTUAW0_FWOM_VPP_MEWGE
	}, {
		DDP_COMPONENT_MEWGE0, DDP_COMPONENT_DPI1,
		MT8195_VDO0_SEW_IN, MT8195_SEW_IN_SINA_VIWTUAW0_FWOM_MASK,
		MT8195_SEW_IN_SINA_VIWTUAW0_FWOM_VPP_MEWGE
	}, {
		DDP_COMPONENT_DSC1, DDP_COMPONENT_DP_INTF1,
		MT8195_VDO0_SEW_IN, MT8195_SEW_IN_SINA_VIWTUAW0_FWOM_MASK,
		MT8195_SEW_IN_SINA_VIWTUAW0_FWOM_DSC_WWAP1_OUT
	}, {
		DDP_COMPONENT_DSC1, DDP_COMPONENT_DPI0,
		MT8195_VDO0_SEW_IN, MT8195_SEW_IN_SINA_VIWTUAW0_FWOM_MASK,
		MT8195_SEW_IN_SINA_VIWTUAW0_FWOM_DSC_WWAP1_OUT
	}, {
		DDP_COMPONENT_DSC1, DDP_COMPONENT_DPI1,
		MT8195_VDO0_SEW_IN, MT8195_SEW_IN_SINA_VIWTUAW0_FWOM_MASK,
		MT8195_SEW_IN_SINA_VIWTUAW0_FWOM_DSC_WWAP1_OUT
	}, {
		DDP_COMPONENT_DSC0, DDP_COMPONENT_DP_INTF1,
		MT8195_VDO0_SEW_IN, MT8195_SEW_IN_SINB_VIWTUAW0_FWOM_MASK,
		MT8195_SEW_IN_SINB_VIWTUAW0_FWOM_DSC_WWAP0_OUT
	}, {
		DDP_COMPONENT_DSC0, DDP_COMPONENT_DPI0,
		MT8195_VDO0_SEW_IN, MT8195_SEW_IN_SINB_VIWTUAW0_FWOM_MASK,
		MT8195_SEW_IN_SINB_VIWTUAW0_FWOM_DSC_WWAP0_OUT
	}, {
		DDP_COMPONENT_DSC0, DDP_COMPONENT_DPI1,
		MT8195_VDO0_SEW_IN, MT8195_SEW_IN_SINB_VIWTUAW0_FWOM_MASK,
		MT8195_SEW_IN_SINB_VIWTUAW0_FWOM_DSC_WWAP0_OUT
	}, {
		DDP_COMPONENT_DSC1, DDP_COMPONENT_DP_INTF0,
		MT8195_VDO0_SEW_IN, MT8195_SEW_IN_DP_INTF0_FWOM_MASK,
		MT8195_SEW_IN_DP_INTF0_FWOM_DSC_WWAP1_OUT
	}, {
		DDP_COMPONENT_MEWGE0, DDP_COMPONENT_DP_INTF0,
		MT8195_VDO0_SEW_IN, MT8195_SEW_IN_DP_INTF0_FWOM_MASK,
		MT8195_SEW_IN_DP_INTF0_FWOM_VPP_MEWGE
	}, {
		DDP_COMPONENT_MEWGE5, DDP_COMPONENT_DP_INTF0,
		MT8195_VDO0_SEW_IN, MT8195_SEW_IN_DP_INTF0_FWOM_MASK,
		MT8195_SEW_IN_DP_INTF0_FWOM_VDO1_VIWTUAW0
	}, {
		DDP_COMPONENT_DSC0, DDP_COMPONENT_DSI0,
		MT8195_VDO0_SEW_IN, MT8195_SEW_IN_DSI0_FWOM_MASK,
		MT8195_SEW_IN_DSI0_FWOM_DSC_WWAP0_OUT
	}, {
		DDP_COMPONENT_DITHEW0, DDP_COMPONENT_DSI0,
		MT8195_VDO0_SEW_IN, MT8195_SEW_IN_DSI0_FWOM_MASK,
		MT8195_SEW_IN_DSI0_FWOM_DISP_DITHEW0
	}, {
		DDP_COMPONENT_DSC1, DDP_COMPONENT_DSI1,
		MT8195_VDO0_SEW_IN, MT8195_SEW_IN_DSI1_FWOM_MASK,
		MT8195_SEW_IN_DSI1_FWOM_DSC_WWAP1_OUT
	}, {
		DDP_COMPONENT_MEWGE0, DDP_COMPONENT_DSI1,
		MT8195_VDO0_SEW_IN, MT8195_SEW_IN_DSI1_FWOM_MASK,
		MT8195_SEW_IN_DSI1_FWOM_VPP_MEWGE
	}, {
		DDP_COMPONENT_OVW1, DDP_COMPONENT_WDMA1,
		MT8195_VDO0_SEW_IN, MT8195_SEW_IN_DISP_WDMA1_FWOM_MASK,
		MT8195_SEW_IN_DISP_WDMA1_FWOM_DISP_OVW1
	}, {
		DDP_COMPONENT_MEWGE0, DDP_COMPONENT_WDMA1,
		MT8195_VDO0_SEW_IN, MT8195_SEW_IN_DISP_WDMA1_FWOM_MASK,
		MT8195_SEW_IN_DISP_WDMA1_FWOM_VPP_MEWGE
	}, {
		DDP_COMPONENT_DSC1, DDP_COMPONENT_DSI1,
		MT8195_VDO0_SEW_IN, MT8195_SEW_IN_DSC_WWAP1_FWOM_MASK,
		MT8195_SEW_IN_DSC_WWAP1_OUT_FWOM_DSC_WWAP1_IN
	}, {
		DDP_COMPONENT_DSC1, DDP_COMPONENT_DP_INTF0,
		MT8195_VDO0_SEW_IN, MT8195_SEW_IN_DSC_WWAP1_FWOM_MASK,
		MT8195_SEW_IN_DSC_WWAP1_OUT_FWOM_DSC_WWAP1_IN
	}, {
		DDP_COMPONENT_DSC1, DDP_COMPONENT_DP_INTF1,
		MT8195_VDO0_SEW_IN, MT8195_SEW_IN_DSC_WWAP1_FWOM_MASK,
		MT8195_SEW_IN_DSC_WWAP1_OUT_FWOM_DSC_WWAP1_IN
	}, {
		DDP_COMPONENT_DSC1, DDP_COMPONENT_DPI0,
		MT8195_VDO0_SEW_IN, MT8195_SEW_IN_DSC_WWAP1_FWOM_MASK,
		MT8195_SEW_IN_DSC_WWAP1_OUT_FWOM_DSC_WWAP1_IN
	}, {
		DDP_COMPONENT_DSC1, DDP_COMPONENT_DPI1,
		MT8195_VDO0_SEW_IN, MT8195_SEW_IN_DSC_WWAP1_FWOM_MASK,
		MT8195_SEW_IN_DSC_WWAP1_OUT_FWOM_DSC_WWAP1_IN
	}, {
		DDP_COMPONENT_DSC1, DDP_COMPONENT_MEWGE0,
		MT8195_VDO0_SEW_IN, MT8195_SEW_IN_DSC_WWAP1_FWOM_MASK,
		MT8195_SEW_IN_DSC_WWAP1_OUT_FWOM_DSC_WWAP1_IN
	}, {
		DDP_COMPONENT_DITHEW1, DDP_COMPONENT_DSI1,
		MT8195_VDO0_SEW_IN, MT8195_SEW_IN_DSC_WWAP1_FWOM_MASK,
		MT8195_SEW_IN_DSC_WWAP1_OUT_FWOM_DISP_DITHEW1
	}, {
		DDP_COMPONENT_DITHEW1, DDP_COMPONENT_DP_INTF0,
		MT8195_VDO0_SEW_IN, MT8195_SEW_IN_DSC_WWAP1_FWOM_MASK,
		MT8195_SEW_IN_DSC_WWAP1_OUT_FWOM_DISP_DITHEW1
	}, {
		DDP_COMPONENT_DITHEW1, DDP_COMPONENT_DPI0,
		MT8195_VDO0_SEW_IN, MT8195_SEW_IN_DSC_WWAP1_FWOM_MASK,
		MT8195_SEW_IN_DSC_WWAP1_OUT_FWOM_DISP_DITHEW1
	}, {
		DDP_COMPONENT_DITHEW1, DDP_COMPONENT_DPI1,
		MT8195_VDO0_SEW_IN, MT8195_SEW_IN_DSC_WWAP1_FWOM_MASK,
		MT8195_SEW_IN_DSC_WWAP1_OUT_FWOM_DISP_DITHEW1
	}, {
		DDP_COMPONENT_OVW0, DDP_COMPONENT_WDMA0,
		MT8195_VDO0_SEW_IN, MT8195_SEW_IN_DISP_WDMA0_FWOM_MASK,
		MT8195_SEW_IN_DISP_WDMA0_FWOM_DISP_OVW0
	}, {
		DDP_COMPONENT_DITHEW0, DDP_COMPONENT_DSC0,
		MT8195_VDO0_SEW_OUT, MT8195_SOUT_DISP_DITHEW0_TO_MASK,
		MT8195_SOUT_DISP_DITHEW0_TO_DSC_WWAP0_IN
	}, {
		DDP_COMPONENT_DITHEW0, DDP_COMPONENT_DSI0,
		MT8195_VDO0_SEW_OUT, MT8195_SOUT_DISP_DITHEW0_TO_MASK,
		MT8195_SOUT_DISP_DITHEW0_TO_DSI0
	}, {
		DDP_COMPONENT_DITHEW1, DDP_COMPONENT_DSC1,
		MT8195_VDO0_SEW_OUT, MT8195_SOUT_DISP_DITHEW1_TO_MASK,
		MT8195_SOUT_DISP_DITHEW1_TO_DSC_WWAP1_IN
	}, {
		DDP_COMPONENT_DITHEW1, DDP_COMPONENT_MEWGE0,
		MT8195_VDO0_SEW_OUT, MT8195_SOUT_DISP_DITHEW1_TO_MASK,
		MT8195_SOUT_DISP_DITHEW1_TO_VPP_MEWGE
	}, {
		DDP_COMPONENT_DITHEW1, DDP_COMPONENT_DSI1,
		MT8195_VDO0_SEW_OUT, MT8195_SOUT_DISP_DITHEW1_TO_MASK,
		MT8195_SOUT_DISP_DITHEW1_TO_DSC_WWAP1_OUT
	}, {
		DDP_COMPONENT_DITHEW1, DDP_COMPONENT_DP_INTF0,
		MT8195_VDO0_SEW_OUT, MT8195_SOUT_DISP_DITHEW1_TO_MASK,
		MT8195_SOUT_DISP_DITHEW1_TO_DSC_WWAP1_OUT
	}, {
		DDP_COMPONENT_DITHEW1, DDP_COMPONENT_DP_INTF1,
		MT8195_VDO0_SEW_OUT, MT8195_SOUT_DISP_DITHEW1_TO_MASK,
		MT8195_SOUT_DISP_DITHEW1_TO_DSC_WWAP1_OUT
	}, {
		DDP_COMPONENT_DITHEW1, DDP_COMPONENT_DPI0,
		MT8195_VDO0_SEW_OUT, MT8195_SOUT_DISP_DITHEW1_TO_MASK,
		MT8195_SOUT_DISP_DITHEW1_TO_DSC_WWAP1_OUT
	}, {
		DDP_COMPONENT_DITHEW1, DDP_COMPONENT_DPI1,
		MT8195_VDO0_SEW_OUT, MT8195_SOUT_DISP_DITHEW1_TO_MASK,
		MT8195_SOUT_DISP_DITHEW1_TO_DSC_WWAP1_OUT
	}, {
		DDP_COMPONENT_MEWGE5, DDP_COMPONENT_MEWGE0,
		MT8195_VDO0_SEW_OUT, MT8195_SOUT_VDO1_VIWTUAW0_TO_MASK,
		MT8195_SOUT_VDO1_VIWTUAW0_TO_VPP_MEWGE
	}, {
		DDP_COMPONENT_MEWGE5, DDP_COMPONENT_DP_INTF0,
		MT8195_VDO0_SEW_OUT, MT8195_SOUT_VDO1_VIWTUAW0_TO_MASK,
		MT8195_SOUT_VDO1_VIWTUAW0_TO_DP_INTF0
	}, {
		DDP_COMPONENT_MEWGE0, DDP_COMPONENT_DSI1,
		MT8195_VDO0_SEW_OUT, MT8195_SOUT_VPP_MEWGE_TO_MASK,
		MT8195_SOUT_VPP_MEWGE_TO_DSI1
	}, {
		DDP_COMPONENT_MEWGE0, DDP_COMPONENT_DP_INTF0,
		MT8195_VDO0_SEW_OUT, MT8195_SOUT_VPP_MEWGE_TO_MASK,
		MT8195_SOUT_VPP_MEWGE_TO_DP_INTF0
	}, {
		DDP_COMPONENT_MEWGE0, DDP_COMPONENT_DP_INTF1,
		MT8195_VDO0_SEW_OUT, MT8195_SOUT_VPP_MEWGE_TO_MASK,
		MT8195_SOUT_VPP_MEWGE_TO_SINA_VIWTUAW0
	}, {
		DDP_COMPONENT_MEWGE0, DDP_COMPONENT_DPI0,
		MT8195_VDO0_SEW_OUT, MT8195_SOUT_VPP_MEWGE_TO_MASK,
		MT8195_SOUT_VPP_MEWGE_TO_SINA_VIWTUAW0
	}, {
		DDP_COMPONENT_MEWGE0, DDP_COMPONENT_DPI1,
		MT8195_VDO0_SEW_OUT, MT8195_SOUT_VPP_MEWGE_TO_MASK,
		MT8195_SOUT_VPP_MEWGE_TO_SINA_VIWTUAW0
	}, {
		DDP_COMPONENT_MEWGE0, DDP_COMPONENT_WDMA1,
		MT8195_VDO0_SEW_OUT, MT8195_SOUT_VPP_MEWGE_TO_MASK,
		MT8195_SOUT_VPP_MEWGE_TO_DISP_WDMA1
	}, {
		DDP_COMPONENT_MEWGE0, DDP_COMPONENT_DSC0,
		MT8195_VDO0_SEW_OUT, MT8195_SOUT_VPP_MEWGE_TO_MASK,
		MT8195_SOUT_VPP_MEWGE_TO_DSC_WWAP0_IN
	}, {
		DDP_COMPONENT_MEWGE0, DDP_COMPONENT_DSC1,
		MT8195_VDO0_SEW_OUT, MT8195_SOUT_VPP_MEWGE_TO_DSC_WWAP1_IN_MASK,
		MT8195_SOUT_VPP_MEWGE_TO_DSC_WWAP1_IN
	}, {
		DDP_COMPONENT_DSC0, DDP_COMPONENT_DSI0,
		MT8195_VDO0_SEW_OUT, MT8195_SOUT_DSC_WWAP0_OUT_TO_MASK,
		MT8195_SOUT_DSC_WWAP0_OUT_TO_DSI0
	}, {
		DDP_COMPONENT_DSC0, DDP_COMPONENT_DP_INTF1,
		MT8195_VDO0_SEW_OUT, MT8195_SOUT_DSC_WWAP0_OUT_TO_MASK,
		MT8195_SOUT_DSC_WWAP0_OUT_TO_SINB_VIWTUAW0
	}, {
		DDP_COMPONENT_DSC0, DDP_COMPONENT_DPI0,
		MT8195_VDO0_SEW_OUT, MT8195_SOUT_DSC_WWAP0_OUT_TO_MASK,
		MT8195_SOUT_DSC_WWAP0_OUT_TO_SINB_VIWTUAW0
	}, {
		DDP_COMPONENT_DSC0, DDP_COMPONENT_DPI1,
		MT8195_VDO0_SEW_OUT, MT8195_SOUT_DSC_WWAP0_OUT_TO_MASK,
		MT8195_SOUT_DSC_WWAP0_OUT_TO_SINB_VIWTUAW0
	}, {
		DDP_COMPONENT_DSC0, DDP_COMPONENT_MEWGE0,
		MT8195_VDO0_SEW_OUT, MT8195_SOUT_DSC_WWAP0_OUT_TO_MASK,
		MT8195_SOUT_DSC_WWAP0_OUT_TO_VPP_MEWGE
	}, {
		DDP_COMPONENT_DSC1, DDP_COMPONENT_DSI1,
		MT8195_VDO0_SEW_OUT, MT8195_SOUT_DSC_WWAP1_OUT_TO_MASK,
		MT8195_SOUT_DSC_WWAP1_OUT_TO_DSI1
	}, {
		DDP_COMPONENT_DSC1, DDP_COMPONENT_DP_INTF0,
		MT8195_VDO0_SEW_OUT, MT8195_SOUT_DSC_WWAP1_OUT_TO_MASK,
		MT8195_SOUT_DSC_WWAP1_OUT_TO_DP_INTF0
	}, {
		DDP_COMPONENT_DSC1, DDP_COMPONENT_DP_INTF1,
		MT8195_VDO0_SEW_OUT, MT8195_SOUT_DSC_WWAP1_OUT_TO_MASK,
		MT8195_SOUT_DSC_WWAP1_OUT_TO_SINA_VIWTUAW0
	}, {
		DDP_COMPONENT_DSC1, DDP_COMPONENT_DPI0,
		MT8195_VDO0_SEW_OUT, MT8195_SOUT_DSC_WWAP1_OUT_TO_MASK,
		MT8195_SOUT_DSC_WWAP1_OUT_TO_SINA_VIWTUAW0
	}, {
		DDP_COMPONENT_DSC1, DDP_COMPONENT_DPI1,
		MT8195_VDO0_SEW_OUT, MT8195_SOUT_DSC_WWAP1_OUT_TO_MASK,
		MT8195_SOUT_DSC_WWAP1_OUT_TO_SINA_VIWTUAW0
	}, {
		DDP_COMPONENT_DSC1, DDP_COMPONENT_MEWGE0,
		MT8195_VDO0_SEW_OUT, MT8195_SOUT_DSC_WWAP1_OUT_TO_MASK,
		MT8195_SOUT_DSC_WWAP1_OUT_TO_VPP_MEWGE
	}
};

static const stwuct mtk_mmsys_woutes mmsys_mt8195_vdo1_wouting_tabwe[] = {
	{
		DDP_COMPONENT_MDP_WDMA0, DDP_COMPONENT_MEWGE1,
		MT8195_VDO1_VPP_MEWGE0_P0_SEW_IN, GENMASK(0, 0),
		MT8195_VPP_MEWGE0_P0_SEW_IN_FWOM_MDP_WDMA0
	}, {
		DDP_COMPONENT_MDP_WDMA1, DDP_COMPONENT_MEWGE1,
		MT8195_VDO1_VPP_MEWGE0_P1_SEW_IN, GENMASK(0, 0),
		MT8195_VPP_MEWGE0_P1_SEW_IN_FWOM_MDP_WDMA1
	}, {
		DDP_COMPONENT_MDP_WDMA2, DDP_COMPONENT_MEWGE2,
		MT8195_VDO1_VPP_MEWGE1_P0_SEW_IN, GENMASK(0, 0),
		MT8195_VPP_MEWGE1_P0_SEW_IN_FWOM_MDP_WDMA2
	}, {
		DDP_COMPONENT_MEWGE1, DDP_COMPONENT_ETHDW_MIXEW,
		MT8195_VDO1_MEWGE0_ASYNC_SOUT_SEW, GENMASK(1, 0),
		MT8195_SOUT_TO_MIXEW_IN1_SEW
	}, {
		DDP_COMPONENT_MEWGE2, DDP_COMPONENT_ETHDW_MIXEW,
		MT8195_VDO1_MEWGE1_ASYNC_SOUT_SEW, GENMASK(1, 0),
		MT8195_SOUT_TO_MIXEW_IN2_SEW
	}, {
		DDP_COMPONENT_MEWGE3, DDP_COMPONENT_ETHDW_MIXEW,
		MT8195_VDO1_MEWGE2_ASYNC_SOUT_SEW, GENMASK(1, 0),
		MT8195_SOUT_TO_MIXEW_IN3_SEW
	}, {
		DDP_COMPONENT_MEWGE4, DDP_COMPONENT_ETHDW_MIXEW,
		MT8195_VDO1_MEWGE3_ASYNC_SOUT_SEW, GENMASK(1, 0),
		MT8195_SOUT_TO_MIXEW_IN4_SEW
	}, {
		DDP_COMPONENT_ETHDW_MIXEW, DDP_COMPONENT_MEWGE5,
		MT8195_VDO1_MIXEW_OUT_SOUT_SEW, GENMASK(0, 0),
		MT8195_MIXEW_SOUT_TO_MEWGE4_ASYNC_SEW
	}, {
		DDP_COMPONENT_MEWGE1, DDP_COMPONENT_ETHDW_MIXEW,
		MT8195_VDO1_MIXEW_IN1_SEW_IN, GENMASK(0, 0),
		MT8195_MIXEW_IN1_SEW_IN_FWOM_MEWGE0_ASYNC_SOUT
	}, {
		DDP_COMPONENT_MEWGE2, DDP_COMPONENT_ETHDW_MIXEW,
		MT8195_VDO1_MIXEW_IN2_SEW_IN, GENMASK(0, 0),
		MT8195_MIXEW_IN2_SEW_IN_FWOM_MEWGE1_ASYNC_SOUT
	}, {
		DDP_COMPONENT_MEWGE3, DDP_COMPONENT_ETHDW_MIXEW,
		MT8195_VDO1_MIXEW_IN3_SEW_IN, GENMASK(0, 0),
		MT8195_MIXEW_IN3_SEW_IN_FWOM_MEWGE2_ASYNC_SOUT
	}, {
		DDP_COMPONENT_MEWGE4, DDP_COMPONENT_ETHDW_MIXEW,
		MT8195_VDO1_MIXEW_IN4_SEW_IN, GENMASK(0, 0),
		MT8195_MIXEW_IN4_SEW_IN_FWOM_MEWGE3_ASYNC_SOUT
	}, {
		DDP_COMPONENT_ETHDW_MIXEW, DDP_COMPONENT_MEWGE5,
		MT8195_VDO1_MIXEW_SOUT_SEW_IN, GENMASK(2, 0),
		MT8195_MIXEW_SOUT_SEW_IN_FWOM_DISP_MIXEW
	}, {
		DDP_COMPONENT_ETHDW_MIXEW, DDP_COMPONENT_MEWGE5,
		MT8195_VDO1_MEWGE4_ASYNC_SEW_IN, GENMASK(2, 0),
		MT8195_MEWGE4_ASYNC_SEW_IN_FWOM_MIXEW_OUT_SOUT
	}, {
		DDP_COMPONENT_MEWGE5, DDP_COMPONENT_DPI1,
		MT8195_VDO1_DISP_DPI1_SEW_IN, GENMASK(1, 0),
		MT8195_DISP_DPI1_SEW_IN_FWOM_VPP_MEWGE4_MOUT
	}, {
		DDP_COMPONENT_MEWGE5, DDP_COMPONENT_DPI1,
		MT8195_VDO1_MEWGE4_SOUT_SEW, GENMASK(1, 0),
		MT8195_MEWGE4_SOUT_TO_DPI1_SEW
	}, {
		DDP_COMPONENT_MEWGE5, DDP_COMPONENT_DP_INTF1,
		MT8195_VDO1_DISP_DP_INTF0_SEW_IN, GENMASK(1, 0),
		MT8195_DISP_DP_INTF0_SEW_IN_FWOM_VPP_MEWGE4_MOUT
	}, {
		DDP_COMPONENT_MEWGE5, DDP_COMPONENT_DP_INTF1,
		MT8195_VDO1_MEWGE4_SOUT_SEW, GENMASK(1, 0),
		MT8195_MEWGE4_SOUT_TO_DP_INTF0_SEW
	}
};
#endif /* __SOC_MEDIATEK_MT8195_MMSYS_H */
