{"Source Block": ["oh/emesh/dv/ememory.v@30:40@HdlIdDef", "   wire [MAW-1:0]   addr;\n   wire [63:0]      din;\n   wire [63:0] \t    dout;\n   wire \t    en; \n   wire \t    mem_rd;\n   wire \t    mem_wr;\n   reg [7:0] \t    wen;\n\n   //State\n   reg \t\t    access_out;   \n   reg \t\t    write_out;   \n"], "Clone Blocks": [["oh/emesh/dv/ememory.v@29:39", "\n   wire [MAW-1:0]   addr;\n   wire [63:0]      din;\n   wire [63:0] \t    dout;\n   wire \t    en; \n   wire \t    mem_rd;\n   wire \t    mem_wr;\n   reg [7:0] \t    wen;\n\n   //State\n   reg \t\t    access_out;   \n"], ["oh/emesh/dv/ememory.v@25:35", "   //back to mesh (readback data)\n   output \t    access_out;\n   output [PW-1:0]  packet_out;        \n   input \t    wait_in;   //pushback\n\n   wire [MAW-1:0]   addr;\n   wire [63:0]      din;\n   wire [63:0] \t    dout;\n   wire \t    en; \n   wire \t    mem_rd;\n   wire \t    mem_wr;\n"], ["oh/emesh/dv/ememory.v@26:36", "   output \t    access_out;\n   output [PW-1:0]  packet_out;        \n   input \t    wait_in;   //pushback\n\n   wire [MAW-1:0]   addr;\n   wire [63:0]      din;\n   wire [63:0] \t    dout;\n   wire \t    en; \n   wire \t    mem_rd;\n   wire \t    mem_wr;\n   reg [7:0] \t    wen;\n"], ["oh/emesh/dv/ememory.v@31:41", "   wire [63:0]      din;\n   wire [63:0] \t    dout;\n   wire \t    en; \n   wire \t    mem_rd;\n   wire \t    mem_wr;\n   reg [7:0] \t    wen;\n\n   //State\n   reg \t\t    access_out;   \n   reg \t\t    write_out;   \n   reg [1:0] \t    datamode_out;\n"], ["oh/emesh/dv/ememory.v@28:38", "   input \t    wait_in;   //pushback\n\n   wire [MAW-1:0]   addr;\n   wire [63:0]      din;\n   wire [63:0] \t    dout;\n   wire \t    en; \n   wire \t    mem_rd;\n   wire \t    mem_wr;\n   reg [7:0] \t    wen;\n\n   //State\n"], ["oh/emesh/dv/ememory.v@27:37", "   output [PW-1:0]  packet_out;        \n   input \t    wait_in;   //pushback\n\n   wire [MAW-1:0]   addr;\n   wire [63:0]      din;\n   wire [63:0] \t    dout;\n   wire \t    en; \n   wire \t    mem_rd;\n   wire \t    mem_wr;\n   reg [7:0] \t    wen;\n\n"]], "Diff Content": {"Delete": [[35, "   wire \t    mem_wr;\n"]], "Add": []}}