---
aliases:
  - Compute architecture and scheduling
date: 2025-04-18
links:
---

## üìñ Source
**Title**:  _Programming Massively Parallel Processors: A Hands-on Approach_
**Author(s)**:  Wen-mei W. Hwu, David B. Kirk, and Izzat El Hajj  
**Chapter**:  04

---

## üß† Main Ideas / Summary


---

## üß© Key Concepts
- [[1744799109|GPU architecture]]
	- [[1744799197|Streaming Multiprocessor]]
		- [[1744799272|Core]]
		- [[1744799324|Warp]]
	- [[1744799400|SIMT]]
	- [[1744799718|Memory Hierarchy]]
		- [[1744799422|Global Memory]]
		- [[1744799462|Shared Memory]]
		- [[1744799684|Registers]]
- [[1744800461|SM Assignment and Warp Execution]]
- [[1744800971|Synchronization]]
	- [[1744801002|Barrier synchronization]]
	- [[1744801089|Atomic Operations]]
	- [[1744801136|Memory Fences]]
	- [[1744801254|Race Condition]]
	- [[1744801298|Memory consistency models]]
- [[1744807149|Thread Blocks Run Isolated in GPUs]]
	- [[1744807477|Thread Blocks Execute in Any Order]]
	- [[1744807536|Blocks Execute Sequentially or in Parallel]]
- [[1744807644|Transparent Scalability]]
- [[1744807979|Dead Lock]]
- [[1744809440|Control divergence]]
- [[1744810600|Latency Hiding]]
- [[1744812053|Occupancy]]

---

## üìù Notes

---

