module top_module (
    input [3:0] x,
    input [3:0] y, 
    output [4:0] sum);

    wire carry [4:0];

    assign carry[0]=1'b0;

    genvar i;
    generate
        for(i=0;i<4;i++) begin : adder_generate
            fa adders(x[i],y[i],carry[i],carry[i+1],sum[i]); 
        end
    endgenerate
    assign sum[4] = carry[4];
    
endmodule

module fa(input a,b,cin,output carry, sum);
    assign {carry,sum} = a+b+cin;
endmodule
