// Seed: 105638257
module module_0 (
    input tri   id_0,
    input uwire id_1,
    input tri1  id_2
);
  assign id_4[1<1] = id_1;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input wor id_2,
    input wire id_3,
    input uwire id_4,
    output uwire id_5,
    output supply0 id_6,
    input wor id_7,
    output logic id_8,
    output supply0 id_9,
    output uwire id_10,
    input supply0 id_11,
    output tri id_12,
    input supply1 id_13
);
  always
  fork
    case (id_3)
      1 == id_13: id_8 <= #1 1;
    endcase
    forever #0;
  join
  wire id_15;
  wire id_16;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_2
  );
endmodule
