#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Dec 28 19:17:58 2019
# Process ID: 1104
# Current directory: C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/synth_1
# Command line: vivado.exe -log TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl
# Log file: C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/synth_1/TOP.vds
# Journal file: C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4872 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 425.852 ; gain = 106.813
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port ce is neither a static name nor a globally static expression [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_stage.vhd:165]
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/TOP_Arty.vhd:79]
	Parameter G_BEHAVIOURAL bound to: 0 - type: bool 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUF_inst' to cell 'IBUF' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/TOP_Arty.vhd:290]
INFO: [Synth 8-3491] module 'MMCM' declared at 'C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/synth_1/.Xil/Vivado-1104-Hugo/realtime/MMCM_stub.vhdl:5' bound to instance 'U_MMCM' of component 'MMCM' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/TOP_Arty.vhd:304]
INFO: [Synth 8-638] synthesizing module 'MMCM' [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/synth_1/.Xil/Vivado-1104-Hugo/realtime/MMCM_stub.vhdl:16]
INFO: [Synth 8-3491] module 'MMCM_112' declared at 'C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/synth_1/.Xil/Vivado-1104-Hugo/realtime/MMCM_112_stub.vhdl:5' bound to instance 'U_MMCM_112' of component 'MMCM_112' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/TOP_Arty.vhd:323]
INFO: [Synth 8-638] synthesizing module 'MMCM_112' [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/synth_1/.Xil/Vivado-1104-Hugo/realtime/MMCM_112_stub.vhdl:15]
INFO: [Synth 8-3491] module 'Hearbeat' declared at 'C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/synth_1/.Xil/Vivado-1104-Hugo/realtime/Hearbeat_stub.vhdl:5' bound to instance 'U_Hearbeat' of component 'Hearbeat' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/TOP_Arty.vhd:339]
INFO: [Synth 8-638] synthesizing module 'Hearbeat' [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/synth_1/.Xil/Vivado-1104-Hugo/realtime/Hearbeat_stub.vhdl:14]
INFO: [Synth 8-3491] module 'UART_Wrapper' declared at 'C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/synth_1/.Xil/Vivado-1104-Hugo/realtime/UART_Wrapper_stub.vhdl:5' bound to instance 'U_UART_Wrapper' of component 'UART_Wrapper' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/TOP_Arty.vhd:348]
INFO: [Synth 8-638] synthesizing module 'UART_Wrapper' [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/synth_1/.Xil/Vivado-1104-Hugo/realtime/UART_Wrapper_stub.vhdl:17]
INFO: [Synth 8-3491] module 'VGA_Controller' declared at 'C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/synth_1/.Xil/Vivado-1104-Hugo/realtime/VGA_Controller_stub.vhdl:5' bound to instance 'U_VGA_controller' of component 'VGA_controller' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/TOP_Arty.vhd:360]
INFO: [Synth 8-638] synthesizing module 'VGA_Controller' [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/synth_1/.Xil/Vivado-1104-Hugo/realtime/VGA_Controller_stub.vhdl:24]
INFO: [Synth 8-3491] module 'VGA_interface_top' declared at 'C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/synth_1/.Xil/Vivado-1104-Hugo/realtime/VGA_interface_top_stub.vhdl:5' bound to instance 'U_VGA_interface_top' of component 'VGA_interface_top' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/TOP_Arty.vhd:385]
INFO: [Synth 8-638] synthesizing module 'VGA_interface_top' [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/synth_1/.Xil/Vivado-1104-Hugo/realtime/VGA_interface_top_stub.vhdl:28]
INFO: [Synth 8-3491] module 'VGA_interface_bottom' declared at 'C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/synth_1/.Xil/Vivado-1104-Hugo/realtime/VGA_interface_bottom_stub.vhdl:5' bound to instance 'U_VGA_interface_bottom' of component 'VGA_interface_bottom' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/TOP_Arty.vhd:408]
INFO: [Synth 8-638] synthesizing module 'VGA_interface_bottom' [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/synth_1/.Xil/Vivado-1104-Hugo/realtime/VGA_interface_bottom_stub.vhdl:28]
INFO: [Synth 8-3491] module 'Audio_channel' declared at 'C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/Audio_channel.vhd:32' bound to instance 'U_Audio_channel_right' of component 'Audio_channel' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/TOP_Arty.vhd:431]
INFO: [Synth 8-638] synthesizing module 'Audio_channel' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/Audio_channel.vhd:65]
INFO: [Synth 8-3491] module 'FIR_interface' declared at 'C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/synth_1/.Xil/Vivado-1104-Hugo/realtime/FIR_interface_stub.vhdl:5' bound to instance 'U_FIR_interface' of component 'FIR_interface' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/Audio_channel.vhd:179]
INFO: [Synth 8-638] synthesizing module 'FIR_interface' [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/synth_1/.Xil/Vivado-1104-Hugo/realtime/FIR_interface_stub.vhdl:16]
INFO: [Synth 8-3491] module 'VU_metre' declared at 'C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_metre.vhd:32' bound to instance 'U_VU_metre' of component 'VU_metre' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/Audio_channel.vhd:190]
INFO: [Synth 8-638] synthesizing module 'VU_metre' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_metre.vhd:54]
INFO: [Synth 8-3491] module 'VU_stage' declared at 'C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_stage.vhd:32' bound to instance 'U_VU_stage' of component 'VU_stage' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_metre.vhd:106]
INFO: [Synth 8-638] synthesizing module 'VU_stage' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_stage.vhd:58]
INFO: [Synth 8-3491] module 'RAM_4096_8bit' declared at 'c:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/RAM_4096_8bit/synth/RAM_4096_8bit.vhd:59' bound to instance 'U_RAM' of component 'RAM_4096_8bit' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_stage.vhd:115]
INFO: [Synth 8-638] synthesizing module 'RAM_4096_8bit' [c:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/RAM_4096_8bit/synth/RAM_4096_8bit.vhd:70]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: RAM_4096_8bit.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.535699 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'c:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/RAM_4096_16bit/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [c:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/RAM_4096_8bit/synth/RAM_4096_8bit.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'RAM_4096_8bit' (9#1) [c:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/RAM_4096_8bit/synth/RAM_4096_8bit.vhd:70]
INFO: [Synth 8-3491] module 'Accu_u20' declared at 'c:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Accu_u20/synth/Accu_u20.vhd:59' bound to instance 'U_Accu' of component 'Accu_u20' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_stage.vhd:162]
INFO: [Synth 8-638] synthesizing module 'Accu_u20' [c:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Accu_u20/synth/Accu_u20.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_IMPLEMENTATION bound to: 1 - type: integer 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 8 - type: integer 
	Parameter C_OUT_WIDTH bound to: 20 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_SCALE bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_accum_v12_0_12' declared at 'c:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Accu_u27/hdl/c_accum_v12_0_vh_rfs.vhd:2296' bound to instance 'U0' of component 'c_accum_v12_0_12' [c:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Accu_u20/synth/Accu_u20.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'Accu_u20' (16#1) [c:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Accu_u20/synth/Accu_u20.vhd:69]
WARNING: [Synth 8-3936] Found unconnected internal register 'VU_level_reg' and it is trimmed from '32' to '31' bits. [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_stage.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'VU_stage' (17#1) [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_stage.vhd:58]
INFO: [Synth 8-3491] module 'VU_stage' declared at 'C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_stage.vhd:32' bound to instance 'U_VU_stage' of component 'VU_stage' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_metre.vhd:106]
INFO: [Synth 8-3491] module 'VU_stage' declared at 'C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_stage.vhd:32' bound to instance 'U_VU_stage' of component 'VU_stage' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_metre.vhd:106]
INFO: [Synth 8-3491] module 'VU_stage' declared at 'C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_stage.vhd:32' bound to instance 'U_VU_stage' of component 'VU_stage' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_metre.vhd:106]
INFO: [Synth 8-3491] module 'VU_stage' declared at 'C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_stage.vhd:32' bound to instance 'U_VU_stage' of component 'VU_stage' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_metre.vhd:106]
INFO: [Synth 8-3491] module 'VU_stage' declared at 'C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_stage.vhd:32' bound to instance 'U_VU_stage' of component 'VU_stage' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_metre.vhd:106]
INFO: [Synth 8-3491] module 'VU_stage' declared at 'C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_stage.vhd:32' bound to instance 'U_VU_stage' of component 'VU_stage' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_metre.vhd:106]
INFO: [Synth 8-3491] module 'VU_stage' declared at 'C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_stage.vhd:32' bound to instance 'U_VU_stage' of component 'VU_stage' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_metre.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'VU_metre' (18#1) [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_metre.vhd:54]
INFO: [Synth 8-3491] module 'EQ_stage' declared at 'C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/synth_1/.Xil/Vivado-1104-Hugo/realtime/EQ_stage_stub.vhdl:5' bound to instance 'U_EQ_stage' of component 'EQ_stage' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/Audio_channel.vhd:201]
INFO: [Synth 8-638] synthesizing module 'EQ_stage' [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/synth_1/.Xil/Vivado-1104-Hugo/realtime/EQ_stage_stub.vhdl:21]
INFO: [Synth 8-3491] module 'FFT_Wrapper' declared at 'C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/synth_1/.Xil/Vivado-1104-Hugo/realtime/FFT_Wrapper_stub.vhdl:5' bound to instance 'U_FFT_Wrapper' of component 'FFT_Wrapper' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/Audio_channel.vhd:230]
INFO: [Synth 8-638] synthesizing module 'FFT_Wrapper' [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/synth_1/.Xil/Vivado-1104-Hugo/realtime/FFT_Wrapper_stub.vhdl:23]
INFO: [Synth 8-3491] module 'NRM_Wrapper' declared at 'C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/synth_1/.Xil/Vivado-1104-Hugo/realtime/NRM_Wrapper_stub.vhdl:5' bound to instance 'U_NRM_Wrapper' of component 'NRM_Wrapper' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/Audio_channel.vhd:248]
INFO: [Synth 8-638] synthesizing module 'NRM_Wrapper' [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/synth_1/.Xil/Vivado-1104-Hugo/realtime/NRM_Wrapper_stub.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'Audio_channel' (19#1) [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/Audio_channel.vhd:65]
INFO: [Synth 8-3491] module 'Audio_channel' declared at 'C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/Audio_channel.vhd:32' bound to instance 'U_Audio_channel_left' of component 'Audio_channel' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/TOP_Arty.vhd:452]
INFO: [Synth 8-3491] module 'I2S_Wrapper' declared at 'C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/synth_1/.Xil/Vivado-1104-Hugo/realtime/I2S_Wrapper_stub.vhdl:5' bound to instance 'U_I2S_Wrapper' of component 'I2S_Wrapper' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/TOP_Arty.vhd:473]
INFO: [Synth 8-638] synthesizing module 'I2S_Wrapper' [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/synth_1/.Xil/Vivado-1104-Hugo/realtime/I2S_Wrapper_stub.vhdl:23]
INFO: [Synth 8-3491] module 'Audio_Interface' declared at 'C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/Audio_Interface.vhd:31' bound to instance 'U_Audio_Interface' of component 'Audio_Interface' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/TOP_Arty.vhd:503]
INFO: [Synth 8-638] synthesizing module 'Audio_Interface' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/Audio_Interface.vhd:61]
INFO: [Synth 8-3491] module 'FIFO_32bit' declared at 'C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/synth_1/.Xil/Vivado-1104-Hugo/realtime/FIFO_32bit_stub.vhdl:5' bound to instance 'U_FIFO_32bit_MISO' of component 'FIFO_32bit' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/Audio_Interface.vhd:98]
INFO: [Synth 8-638] synthesizing module 'FIFO_32bit' [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/synth_1/.Xil/Vivado-1104-Hugo/realtime/FIFO_32bit_stub.vhdl:19]
INFO: [Synth 8-3491] module 'FIFO_32bit' declared at 'C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/synth_1/.Xil/Vivado-1104-Hugo/realtime/FIFO_32bit_stub.vhdl:5' bound to instance 'U_FIFO_32bit_MOSI' of component 'FIFO_32bit' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/Audio_Interface.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'Audio_Interface' (20#1) [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/Audio_Interface.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'TOP' (21#1) [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/TOP_Arty.vhd:79]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 733.305 ; gain = 414.266
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 733.305 ; gain = 414.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 733.305 ; gain = 414.266
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/Hearbeat_synth_1/Hearbeat/Hearbeat_in_context.xdc] for cell 'U_Hearbeat'
Finished Parsing XDC File [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/Hearbeat_synth_1/Hearbeat/Hearbeat_in_context.xdc] for cell 'U_Hearbeat'
Parsing XDC File [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/UART_Wrapper_synth_1/UART_Wrapper/UART_Wrapper_in_context.xdc] for cell 'U_UART_Wrapper'
Finished Parsing XDC File [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/UART_Wrapper_synth_1/UART_Wrapper/UART_Wrapper_in_context.xdc] for cell 'U_UART_Wrapper'
Parsing XDC File [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/VGA_Controller_synth_1/VGA_Controller/VGA_Controller_in_context.xdc] for cell 'U_VGA_controller'
Finished Parsing XDC File [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/VGA_Controller_synth_1/VGA_Controller/VGA_Controller_in_context.xdc] for cell 'U_VGA_controller'
Parsing XDC File [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/FFT_Wrapper_synth_1/FFT_Wrapper/FFT_Wrapper_in_context.xdc] for cell 'U_Audio_channel_right/U_FFT_Wrapper'
Finished Parsing XDC File [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/FFT_Wrapper_synth_1/FFT_Wrapper/FFT_Wrapper_in_context.xdc] for cell 'U_Audio_channel_right/U_FFT_Wrapper'
Parsing XDC File [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/FFT_Wrapper_synth_1/FFT_Wrapper/FFT_Wrapper_in_context.xdc] for cell 'U_Audio_channel_left/U_FFT_Wrapper'
Finished Parsing XDC File [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/FFT_Wrapper_synth_1/FFT_Wrapper/FFT_Wrapper_in_context.xdc] for cell 'U_Audio_channel_left/U_FFT_Wrapper'
Parsing XDC File [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/EQ_stage_synth_1/EQ_stage/EQ_stage_in_context.xdc] for cell 'U_Audio_channel_right/U_EQ_stage'
Finished Parsing XDC File [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/EQ_stage_synth_1/EQ_stage/EQ_stage_in_context.xdc] for cell 'U_Audio_channel_right/U_EQ_stage'
Parsing XDC File [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/EQ_stage_synth_1/EQ_stage/EQ_stage_in_context.xdc] for cell 'U_Audio_channel_left/U_EQ_stage'
Finished Parsing XDC File [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/EQ_stage_synth_1/EQ_stage/EQ_stage_in_context.xdc] for cell 'U_Audio_channel_left/U_EQ_stage'
Parsing XDC File [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/NRM_Wrapper_synth_1/NRM_Wrapper/NRM_Wrapper_in_context.xdc] for cell 'U_Audio_channel_right/U_NRM_Wrapper'
Finished Parsing XDC File [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/NRM_Wrapper_synth_1/NRM_Wrapper/NRM_Wrapper_in_context.xdc] for cell 'U_Audio_channel_right/U_NRM_Wrapper'
Parsing XDC File [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/NRM_Wrapper_synth_1/NRM_Wrapper/NRM_Wrapper_in_context.xdc] for cell 'U_Audio_channel_left/U_NRM_Wrapper'
Finished Parsing XDC File [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/NRM_Wrapper_synth_1/NRM_Wrapper/NRM_Wrapper_in_context.xdc] for cell 'U_Audio_channel_left/U_NRM_Wrapper'
Parsing XDC File [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/I2S_Wrapper_synth_1/I2S_Wrapper/I2S_Wrapper_in_context.xdc] for cell 'U_I2S_Wrapper'
Finished Parsing XDC File [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/I2S_Wrapper_synth_1/I2S_Wrapper/I2S_Wrapper_in_context.xdc] for cell 'U_I2S_Wrapper'
Parsing XDC File [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/VGA_interface_bottom_synth_1/VGA_interface_bottom/VGA_interface_bottom_in_context.xdc] for cell 'U_VGA_interface_bottom'
Finished Parsing XDC File [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/VGA_interface_bottom_synth_1/VGA_interface_bottom/VGA_interface_bottom_in_context.xdc] for cell 'U_VGA_interface_bottom'
Parsing XDC File [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/VGA_interface_top_synth_1/VGA_interface_top/VGA_interface_top_in_context.xdc] for cell 'U_VGA_interface_top'
Finished Parsing XDC File [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/VGA_interface_top_synth_1/VGA_interface_top/VGA_interface_top_in_context.xdc] for cell 'U_VGA_interface_top'
Parsing XDC File [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/FIR_interface_synth_1/FIR_interface/FIR_interface_in_context.xdc] for cell 'U_Audio_channel_right/U_FIR_interface'
Finished Parsing XDC File [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/FIR_interface_synth_1/FIR_interface/FIR_interface_in_context.xdc] for cell 'U_Audio_channel_right/U_FIR_interface'
Parsing XDC File [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/FIR_interface_synth_1/FIR_interface/FIR_interface_in_context.xdc] for cell 'U_Audio_channel_left/U_FIR_interface'
Finished Parsing XDC File [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/FIR_interface_synth_1/FIR_interface/FIR_interface_in_context.xdc] for cell 'U_Audio_channel_left/U_FIR_interface'
Parsing XDC File [c:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/MMCM/MMCM/MMCM_in_context.xdc] for cell 'MMCM_GEN.U_MMCM'
Finished Parsing XDC File [c:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/MMCM/MMCM/MMCM_in_context.xdc] for cell 'MMCM_GEN.U_MMCM'
Parsing XDC File [c:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/MMCM_112/MMCM_112/MMCM_112_in_context.xdc] for cell 'MMCM_GEN_112.U_MMCM_112'
Finished Parsing XDC File [c:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/MMCM_112/MMCM_112/MMCM_112_in_context.xdc] for cell 'MMCM_GEN_112.U_MMCM_112'
Parsing XDC File [c:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/FIFO_32bit/FIFO_32bit/FIFO_32bit_in_context.xdc] for cell 'U_Audio_Interface/U_FIFO_32bit_MISO'
Finished Parsing XDC File [c:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/FIFO_32bit/FIFO_32bit/FIFO_32bit_in_context.xdc] for cell 'U_Audio_Interface/U_FIFO_32bit_MISO'
Parsing XDC File [c:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/FIFO_32bit/FIFO_32bit/FIFO_32bit_in_context.xdc] for cell 'U_Audio_Interface/U_FIFO_32bit_MOSI'
Finished Parsing XDC File [c:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/FIFO_32bit/FIFO_32bit/FIFO_32bit_in_context.xdc] for cell 'U_Audio_Interface/U_FIFO_32bit_MOSI'
Parsing XDC File [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/Contraintes_Arty.xdc]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/Contraintes_Arty.xdc:194]
WARNING: [Vivado 12-508] No pins matched 'U_VGA_controller/h_addr_counter_reg[0]/C'. [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/Contraintes_Arty.xdc:195]
WARNING: [Vivado 12-508] No pins matched 'U_VGA_controller/h_addr_counter_reg[1]/C'. [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/Contraintes_Arty.xdc:195]
WARNING: [Vivado 12-508] No pins matched 'U_VGA_controller/h_addr_counter_reg[2]/C'. [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/Contraintes_Arty.xdc:195]
WARNING: [Vivado 12-508] No pins matched 'U_VGA_controller/h_addr_counter_reg[3]/C'. [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/Contraintes_Arty.xdc:195]
WARNING: [Vivado 12-508] No pins matched 'U_VGA_controller/h_addr_counter_reg[4]/C'. [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/Contraintes_Arty.xdc:195]
WARNING: [Vivado 12-508] No pins matched 'U_VGA_controller/h_addr_counter_reg[5]/C'. [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/Contraintes_Arty.xdc:195]
WARNING: [Vivado 12-508] No pins matched 'U_VGA_controller/h_addr_counter_reg[6]/C'. [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/Contraintes_Arty.xdc:195]
WARNING: [Vivado 12-508] No pins matched 'U_VGA_controller/h_addr_counter_reg[7]/C'. [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/Contraintes_Arty.xdc:195]
WARNING: [Vivado 12-508] No pins matched 'U_VGA_controller/h_addr_counter_reg[8]/C'. [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/Contraintes_Arty.xdc:195]
WARNING: [Vivado 12-508] No pins matched 'U_VGA_controller/h_addr_counter_reg[9]/C'. [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/Contraintes_Arty.xdc:195]
WARNING: [Vivado 12-508] No pins matched 'U_VGA_controller/h_addr_counter_reg[10]/C'. [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/Contraintes_Arty.xdc:195]
WARNING: [Vivado 12-508] No pins matched 'U_VGA_controller/h_addr_counter_reg[11]/C'. [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/Contraintes_Arty.xdc:195]
WARNING: [Vivado 12-508] No pins matched 'U_VGA_controller/h_addr_counter_reg[12]/C'. [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/Contraintes_Arty.xdc:195]
WARNING: [Vivado 12-508] No pins matched 'U_VGA_controller/h_addr_counter_reg[13]/C'. [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/Contraintes_Arty.xdc:195]
WARNING: [Vivado 12-508] No pins matched 'U_VGA_controller/h_addr_counter_reg[14]/C'. [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/Contraintes_Arty.xdc:195]
WARNING: [Vivado 12-508] No pins matched 'U_VGA_controller/h_addr_counter_reg[15]/C'. [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/Contraintes_Arty.xdc:195]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter { NAME =~  "*U_NRM_RAM*" && NAME =~  "*ADDRARDADDR*" }'. [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/Contraintes_Arty.xdc:195]
Finished Parsing XDC File [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/Contraintes_Arty.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/Contraintes_Arty.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TOP_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/Contraintes_Arty.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 847.543 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.002 . Memory (MB): peak = 847.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E => DSP48E1: 16 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 847.543 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 847.543 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'U_Audio_Interface/U_FIFO_32bit_MISO' at clock pin 'rd_clk' is different from the actual clock period '8.889', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'U_Audio_Interface/U_FIFO_32bit_MOSI' at clock pin 'rd_clk' is different from the actual clock period '4.630', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 847.543 ; gain = 528.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 847.543 ; gain = 528.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U_Audio_channel_right/U_VU_metre/\GEN_VU[0].U_VU_stage /U_RAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_Audio_channel_right/U_VU_metre/\GEN_VU[1].U_VU_stage /U_RAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_Audio_channel_right/U_VU_metre/\GEN_VU[2].U_VU_stage /U_RAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_Audio_channel_right/U_VU_metre/\GEN_VU[3].U_VU_stage /U_RAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_Audio_channel_right/U_VU_metre/\GEN_VU[4].U_VU_stage /U_RAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_Audio_channel_right/U_VU_metre/\GEN_VU[5].U_VU_stage /U_RAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_Audio_channel_right/U_VU_metre/\GEN_VU[6].U_VU_stage /U_RAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_Audio_channel_right/U_VU_metre/\GEN_VU[7].U_VU_stage /U_RAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_Audio_channel_left/U_VU_metre/\GEN_VU[0].U_VU_stage /U_RAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_Audio_channel_left/U_VU_metre/\GEN_VU[1].U_VU_stage /U_RAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_Audio_channel_left/U_VU_metre/\GEN_VU[2].U_VU_stage /U_RAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_Audio_channel_left/U_VU_metre/\GEN_VU[3].U_VU_stage /U_RAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_Audio_channel_left/U_VU_metre/\GEN_VU[4].U_VU_stage /U_RAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_Audio_channel_left/U_VU_metre/\GEN_VU[5].U_VU_stage /U_RAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_Audio_channel_left/U_VU_metre/\GEN_VU[6].U_VU_stage /U_RAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_Audio_channel_left/U_VU_metre/\GEN_VU[7].U_VU_stage /U_RAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_Audio_channel_right/U_VU_metre/\GEN_VU[0].U_VU_stage /U_Accu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_Audio_channel_right/U_VU_metre/\GEN_VU[1].U_VU_stage /U_Accu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_Audio_channel_right/U_VU_metre/\GEN_VU[2].U_VU_stage /U_Accu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_Audio_channel_right/U_VU_metre/\GEN_VU[3].U_VU_stage /U_Accu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_Audio_channel_right/U_VU_metre/\GEN_VU[4].U_VU_stage /U_Accu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_Audio_channel_right/U_VU_metre/\GEN_VU[5].U_VU_stage /U_Accu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_Audio_channel_right/U_VU_metre/\GEN_VU[6].U_VU_stage /U_Accu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_Audio_channel_right/U_VU_metre/\GEN_VU[7].U_VU_stage /U_Accu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_Audio_channel_left/U_VU_metre/\GEN_VU[0].U_VU_stage /U_Accu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_Audio_channel_left/U_VU_metre/\GEN_VU[1].U_VU_stage /U_Accu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_Audio_channel_left/U_VU_metre/\GEN_VU[2].U_VU_stage /U_Accu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_Audio_channel_left/U_VU_metre/\GEN_VU[3].U_VU_stage /U_Accu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_Audio_channel_left/U_VU_metre/\GEN_VU[4].U_VU_stage /U_Accu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_Audio_channel_left/U_VU_metre/\GEN_VU[5].U_VU_stage /U_Accu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_Audio_channel_left/U_VU_metre/\GEN_VU[6].U_VU_stage /U_Accu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_Audio_channel_left/U_VU_metre/\GEN_VU[7].U_VU_stage /U_Accu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \MMCM_GEN.U_MMCM . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \MMCM_GEN_112.U_MMCM_112 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_Audio_Interface/U_FIFO_32bit_MISO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_Audio_Interface/U_FIFO_32bit_MOSI. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 847.543 ; gain = 528.504
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "VU_level" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "VU_level" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "VU_level" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "VU_level" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "VU_level" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "VU_level" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "VU_level" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "VU_level" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'VU_metre__xdcDup__1'
INFO: [Synth 8-5546] ROM "cnt_write_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_read_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "VU_level" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "VU_level" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "VU_level" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "VU_level" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "VU_level" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "VU_level" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "VU_level" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "VU_level" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'VU_metre'
INFO: [Synth 8-5546] ROM "cnt_write_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_read_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                vu_reset |                              000 |                              000
                vu_clean |                              001 |                              001
                 vu_idle |                              010 |                              010
                vu_store |                              011 |                              011
                 vu_accu |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'VU_metre__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                vu_reset |                              000 |                              000
                vu_clean |                              001 |                              001
                 vu_idle |                              010 |                              010
                vu_store |                              011 |                              011
                 vu_accu |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'VU_metre'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 847.543 ; gain = 528.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "cnt_write_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_read_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_write_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_read_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'U_Audio_channel_left/New_sample_d_reg' into 'U_Audio_channel_right/New_sample_d_reg' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/Audio_channel.vhd:167]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_Audio_channel_left/U_VU_metre /\GEN_VU[0].U_VU_stage /\RAM_in_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_Audio_channel_left/U_VU_metre /\GEN_VU[1].U_VU_stage /\RAM_in_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_Audio_channel_left/U_VU_metre /\GEN_VU[2].U_VU_stage /\RAM_in_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_Audio_channel_left/U_VU_metre /\GEN_VU[3].U_VU_stage /\RAM_in_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_Audio_channel_left/U_VU_metre /\GEN_VU[4].U_VU_stage /\RAM_in_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_Audio_channel_left/U_VU_metre /\GEN_VU[5].U_VU_stage /\RAM_in_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_Audio_channel_left/U_VU_metre /\GEN_VU[6].U_VU_stage /\RAM_in_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_Audio_channel_left/U_VU_metre /\GEN_VU[7].U_VU_stage /\RAM_in_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_Audio_channel_right/U_VU_metre /\GEN_VU[0].U_VU_stage /\RAM_in_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_Audio_channel_right/U_VU_metre /\GEN_VU[1].U_VU_stage /\RAM_in_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_Audio_channel_right/U_VU_metre /\GEN_VU[2].U_VU_stage /\RAM_in_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_Audio_channel_right/U_VU_metre /\GEN_VU[3].U_VU_stage /\RAM_in_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_Audio_channel_right/U_VU_metre /\GEN_VU[4].U_VU_stage /\RAM_in_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_Audio_channel_right/U_VU_metre /\GEN_VU[5].U_VU_stage /\RAM_in_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_Audio_channel_right/U_VU_metre /\GEN_VU[6].U_VU_stage /\RAM_in_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_Audio_channel_right/U_VU_metre /\GEN_VU[7].U_VU_stage /\RAM_in_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:01:34 . Memory (MB): peak = 847.543 ; gain = 528.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'MMCM_GEN.U_MMCM/CLK12MHZ' to pin 'IBUF_inst/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'MMCM_GEN.U_MMCM/clk_108' to pin 'MMCM_GEN.U_MMCM/bbstub_clk_108/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'MMCM_GEN.U_MMCM/CLK12MHZ' to 'IBUF_inst/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'MMCM_GEN.U_MMCM/clk_216' to pin 'MMCM_GEN.U_MMCM/bbstub_clk_216/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'MMCM_GEN.U_MMCM/CLK12MHZ' to 'IBUF_inst/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'MMCM_GEN_112.U_MMCM_112/CLK12MHZ' to pin 'IBUF_inst/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'MMCM_GEN_112.U_MMCM_112/clk_112' to pin 'MMCM_GEN_112.U_MMCM_112/bbstub_clk_112/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'MMCM_GEN_112.U_MMCM_112/CLK12MHZ' to 'IBUF_inst/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:37 ; elapsed = 00:01:41 . Memory (MB): peak = 847.543 ; gain = 528.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:01:42 . Memory (MB): peak = 847.543 ; gain = 528.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[0].U_VU_stage/RAM_addr_reg[0]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[0].U_VU_stage/RAM_addr_reg[1]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[0].U_VU_stage/RAM_addr_reg[2]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[0].U_VU_stage/RAM_addr_reg[3]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[0].U_VU_stage/RAM_addr_reg[4]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[0].U_VU_stage/RAM_addr_reg[5]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[0].U_VU_stage/RAM_addr_reg[6]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[0].U_VU_stage/RAM_addr_reg[7]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[0].U_VU_stage/RAM_addr_reg[8]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[0].U_VU_stage/RAM_addr_reg[9]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[9]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[0].U_VU_stage/RAM_addr_reg[10]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[10]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[0].U_VU_stage/RAM_addr_reg[11]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[0].U_VU_stage/RAM_write_reg[0]' (FDR) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_write_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[1].U_VU_stage/RAM_addr_reg[0]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[1].U_VU_stage/RAM_addr_reg[1]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[1].U_VU_stage/RAM_addr_reg[2]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[1].U_VU_stage/RAM_addr_reg[3]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[1].U_VU_stage/RAM_addr_reg[4]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[1].U_VU_stage/RAM_addr_reg[5]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[1].U_VU_stage/RAM_addr_reg[6]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[1].U_VU_stage/RAM_addr_reg[7]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[1].U_VU_stage/RAM_addr_reg[8]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[1].U_VU_stage/RAM_addr_reg[9]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[9]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[1].U_VU_stage/RAM_addr_reg[10]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[10]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[1].U_VU_stage/RAM_addr_reg[11]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[1].U_VU_stage/RAM_write_reg[0]' (FDR) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_write_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[2].U_VU_stage/RAM_addr_reg[0]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[2].U_VU_stage/RAM_addr_reg[1]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[2].U_VU_stage/RAM_addr_reg[2]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[2].U_VU_stage/RAM_addr_reg[3]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[2].U_VU_stage/RAM_addr_reg[4]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[2].U_VU_stage/RAM_addr_reg[5]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[2].U_VU_stage/RAM_addr_reg[6]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[2].U_VU_stage/RAM_addr_reg[7]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[2].U_VU_stage/RAM_addr_reg[8]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[2].U_VU_stage/RAM_addr_reg[9]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[9]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[2].U_VU_stage/RAM_addr_reg[10]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[10]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[2].U_VU_stage/RAM_addr_reg[11]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[2].U_VU_stage/RAM_write_reg[0]' (FDR) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_write_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[3].U_VU_stage/RAM_addr_reg[0]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[3].U_VU_stage/RAM_addr_reg[1]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[3].U_VU_stage/RAM_addr_reg[2]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[3].U_VU_stage/RAM_addr_reg[3]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[3].U_VU_stage/RAM_addr_reg[4]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[3].U_VU_stage/RAM_addr_reg[5]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[3].U_VU_stage/RAM_addr_reg[6]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[3].U_VU_stage/RAM_addr_reg[7]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[3].U_VU_stage/RAM_addr_reg[8]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[3].U_VU_stage/RAM_addr_reg[9]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[9]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[3].U_VU_stage/RAM_addr_reg[10]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[10]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[3].U_VU_stage/RAM_addr_reg[11]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[3].U_VU_stage/RAM_write_reg[0]' (FDR) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_write_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[4].U_VU_stage/RAM_addr_reg[0]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[4].U_VU_stage/RAM_addr_reg[1]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[4].U_VU_stage/RAM_addr_reg[2]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[4].U_VU_stage/RAM_addr_reg[3]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[4].U_VU_stage/RAM_addr_reg[4]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[4].U_VU_stage/RAM_addr_reg[5]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[4].U_VU_stage/RAM_addr_reg[6]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[4].U_VU_stage/RAM_addr_reg[7]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[4].U_VU_stage/RAM_addr_reg[8]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[4].U_VU_stage/RAM_addr_reg[9]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[9]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[4].U_VU_stage/RAM_addr_reg[10]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[10]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[4].U_VU_stage/RAM_addr_reg[11]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[4].U_VU_stage/RAM_write_reg[0]' (FDR) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_write_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[5].U_VU_stage/RAM_addr_reg[0]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[5].U_VU_stage/RAM_addr_reg[1]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[5].U_VU_stage/RAM_addr_reg[2]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[5].U_VU_stage/RAM_addr_reg[3]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[5].U_VU_stage/RAM_addr_reg[4]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[5].U_VU_stage/RAM_addr_reg[5]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[5].U_VU_stage/RAM_addr_reg[6]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[5].U_VU_stage/RAM_addr_reg[7]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[5].U_VU_stage/RAM_addr_reg[8]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[5].U_VU_stage/RAM_addr_reg[9]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[9]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[5].U_VU_stage/RAM_addr_reg[10]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[10]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[5].U_VU_stage/RAM_addr_reg[11]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[5].U_VU_stage/RAM_write_reg[0]' (FDR) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_write_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[6].U_VU_stage/RAM_addr_reg[0]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[6].U_VU_stage/RAM_addr_reg[1]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[6].U_VU_stage/RAM_addr_reg[2]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[6].U_VU_stage/RAM_addr_reg[3]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[6].U_VU_stage/RAM_addr_reg[4]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[6].U_VU_stage/RAM_addr_reg[5]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[6].U_VU_stage/RAM_addr_reg[6]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[6].U_VU_stage/RAM_addr_reg[7]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[6].U_VU_stage/RAM_addr_reg[8]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[6].U_VU_stage/RAM_addr_reg[9]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[9]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[6].U_VU_stage/RAM_addr_reg[10]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[10]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[6].U_VU_stage/RAM_addr_reg[11]' (FD) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_left/U_VU_metre/GEN_VU[6].U_VU_stage/RAM_write_reg[0]' (FDR) to 'U_Audio_channel_left/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_write_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_right/U_VU_metre/GEN_VU[0].U_VU_stage/RAM_addr_reg[0]' (FD) to 'U_Audio_channel_right/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_right/U_VU_metre/GEN_VU[0].U_VU_stage/RAM_addr_reg[1]' (FD) to 'U_Audio_channel_right/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_right/U_VU_metre/GEN_VU[0].U_VU_stage/RAM_addr_reg[2]' (FD) to 'U_Audio_channel_right/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_right/U_VU_metre/GEN_VU[0].U_VU_stage/RAM_addr_reg[3]' (FD) to 'U_Audio_channel_right/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_right/U_VU_metre/GEN_VU[0].U_VU_stage/RAM_addr_reg[4]' (FD) to 'U_Audio_channel_right/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_right/U_VU_metre/GEN_VU[0].U_VU_stage/RAM_addr_reg[5]' (FD) to 'U_Audio_channel_right/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_right/U_VU_metre/GEN_VU[0].U_VU_stage/RAM_addr_reg[6]' (FD) to 'U_Audio_channel_right/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_right/U_VU_metre/GEN_VU[0].U_VU_stage/RAM_addr_reg[7]' (FD) to 'U_Audio_channel_right/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'U_Audio_channel_right/U_VU_metre/GEN_VU[0].U_VU_stage/RAM_addr_reg[8]' (FD) to 'U_Audio_channel_right/U_VU_metre/GEN_VU[7].U_VU_stage/RAM_addr_reg[8]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:40 ; elapsed = 00:01:44 . Memory (MB): peak = 895.203 ; gain = 576.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:41 ; elapsed = 00:01:45 . Memory (MB): peak = 895.203 ; gain = 576.164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:41 ; elapsed = 00:01:45 . Memory (MB): peak = 895.203 ; gain = 576.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:41 ; elapsed = 00:01:46 . Memory (MB): peak = 895.203 ; gain = 576.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:41 ; elapsed = 00:01:46 . Memory (MB): peak = 895.203 ; gain = 576.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:42 ; elapsed = 00:01:46 . Memory (MB): peak = 895.203 ; gain = 576.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:42 ; elapsed = 00:01:46 . Memory (MB): peak = 895.203 ; gain = 576.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |Hearbeat             |         1|
|2     |UART_Wrapper         |         1|
|3     |VGA_Controller       |         1|
|4     |VGA_interface_top    |         1|
|5     |VGA_interface_bottom |         1|
|6     |I2S_Wrapper          |         1|
|7     |MMCM                 |         1|
|8     |MMCM_112             |         1|
|9     |FIFO_32bit           |         2|
|10    |FIR_interface        |         2|
|11    |EQ_stage             |         2|
|12    |FFT_Wrapper          |         2|
|13    |NRM_Wrapper          |         2|
|14    |DSP48E               |        16|
+------+---------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |DSP48E_bbox_9               |     1|
|2     |DSP48E_bbox_9__16           |     1|
|3     |DSP48E_bbox_9__17           |     1|
|4     |DSP48E_bbox_9__18           |     1|
|5     |DSP48E_bbox_9__19           |     1|
|6     |DSP48E_bbox_9__20           |     1|
|7     |DSP48E_bbox_9__21           |     1|
|8     |DSP48E_bbox_9__22           |     1|
|9     |DSP48E_bbox_9__23           |     1|
|10    |DSP48E_bbox_9__24           |     1|
|11    |DSP48E_bbox_9__25           |     1|
|12    |DSP48E_bbox_9__26           |     1|
|13    |DSP48E_bbox_9__27           |     1|
|14    |DSP48E_bbox_9__28           |     1|
|15    |DSP48E_bbox_9__29           |     1|
|16    |DSP48E_bbox_9__30           |     1|
|17    |EQ_stage_bbox_10            |     1|
|18    |EQ_stage_bbox_10__2         |     1|
|19    |FFT_Wrapper_bbox_11         |     1|
|20    |FFT_Wrapper_bbox_11__2      |     1|
|21    |FIFO_32bit_bbox_14          |     1|
|22    |FIFO_32bit_bbox_15          |     1|
|23    |FIR_interface_bbox_8        |     1|
|24    |FIR_interface_bbox_8__2     |     1|
|25    |Hearbeat_bbox_3             |     1|
|26    |I2S_Wrapper_bbox_13         |     1|
|27    |MMCM_112_bbox_2             |     1|
|28    |MMCM_bbox_1                 |     1|
|29    |NRM_Wrapper_bbox_12         |     1|
|30    |NRM_Wrapper_bbox_12__2      |     1|
|31    |UART_Wrapper_bbox_4         |     1|
|32    |VGA_Controller_bbox_5       |     1|
|33    |VGA_interface_bottom_bbox_7 |     1|
|34    |VGA_interface_top_bbox_6    |     1|
|35    |CARRY4                      |    12|
|36    |LUT1                        |    54|
|37    |LUT2                        |   234|
|38    |LUT3                        |   340|
|39    |LUT4                        |   258|
|40    |LUT5                        |   404|
|41    |LUT6                        |   772|
|42    |RAMB36E1                    |    16|
|43    |FDCE                        |   993|
|44    |FDPE                        |    48|
|45    |FDRE                        |   266|
|46    |IBUF                        |    10|
|47    |OBUF                        |    23|
+------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:42 ; elapsed = 00:01:46 . Memory (MB): peak = 895.203 ; gain = 576.164
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 155 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:01:28 . Memory (MB): peak = 895.203 ; gain = 461.926
Synthesis Optimization Complete : Time (s): cpu = 00:01:42 ; elapsed = 00:01:46 . Memory (MB): peak = 895.203 ; gain = 576.164
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 896.852 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E => DSP48E1: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
233 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:53 ; elapsed = 00:01:59 . Memory (MB): peak = 896.852 ; gain = 587.770
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 896.852 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 28 19:20:12 2019...
