// Seed: 2297985243
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input wor id_2,
    input tri1 id_3,
    input uwire id_4,
    input wand id_5,
    input tri1 id_6,
    output wor id_7
);
  id_9(
      id_4
  );
  wire id_10;
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    input wand id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    output wire id_6,
    output tri id_7,
    output tri id_8,
    input supply1 id_9,
    output wor id_10,
    input wire id_11,
    input wire id_12,
    input wire id_13
);
  assign id_6 = 1;
  xnor (id_8, id_9, id_12, id_1, id_4, id_11, id_2, id_3, id_0);
  module_0(
      id_3, id_4, id_12, id_9, id_5, id_9, id_13, id_8
  );
endmodule
