// Seed: 700684658
module module_0 (
    input  tri1 id_0,
    input  wire id_1,
    input  wand id_2,
    output wire id_3
);
  wire id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd55
) (
    output tri id_0,
    input tri _id_1,
    input supply0 id_2,
    input tri1 id_3,
    input tri id_4,
    output uwire id_5
);
  wire [id_1 : -1 'b0] id_7;
  logic [1 : id_1] id_8;
  ;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_4,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always @(id_2 == id_2) $signed(56);
  ;
endmodule
module module_3 #(
    parameter id_4 = 32'd83,
    parameter id_6 = 32'd93
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire _id_6;
  output wire id_5;
  inout wire _id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  module_2 modCall_1 (
      id_8,
      id_8,
      id_3
  );
  wire [id_4  ==  1 : ""] id_13;
  assign id_13 = id_4;
  wire id_14;
  ;
  logic [1 : id_6] id_15;
  ;
endmodule
