#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-20-g14375567c)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x57542bb48e60 .scope module, "testbench" "testbench" 2 2;
 .timescale 0 0;
v0x57542bb73510_0 .net "bus", 15 0, L_0x57542bb76050;  1 drivers
v0x57542bb735f0_0 .var "clock", 0 0;
v0x57542bb73690_0 .var "iin", 15 0;
v0x57542bb73730_0 .var "resetn", 0 0;
S_0x57542bb4bc00 .scope module, "p" "processador" 2 14, 3 7 0, S_0x57542bb48e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 16 "iin";
    .port_info 3 /OUTPUT 16 "bus";
L_0x57542bb76050 .functor BUFZ 16, v0x57542bb6e2d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x57542bb71db0_0 .net "a_reg_enable", 0 0, L_0x57542bb19b60;  1 drivers
v0x57542bb71ec0_0 .net "a_reg_out", 15 0, v0x57542bb49220_0;  1 drivers
v0x57542bb71f80_0 .net "alu_op_select", 1 0, L_0x57542bb75160;  1 drivers
v0x57542bb72050_0 .net "alu_out", 15 0, v0x57542bb6ea30_0;  1 drivers
v0x57542bb72140_0 .net "alu_reg_enable", 0 0, L_0x57542bb74860;  1 drivers
v0x57542bb72280_0 .net "bus", 15 0, L_0x57542bb76050;  alias, 1 drivers
v0x57542bb72340_0 .net "clear", 0 0, v0x57542bb6cc80_0;  1 drivers
v0x57542bb72430_0 .net "clock", 0 0, v0x57542bb735f0_0;  1 drivers
v0x57542bb724d0_0 .net "data_bus", 15 0, v0x57542bb6e2d0_0;  1 drivers
v0x57542bb72620_0 .net "iin", 15 0, v0x57542bb73690_0;  1 drivers
v0x57542bb72700_0 .net "imm", 15 0, L_0x57542bb73820;  1 drivers
v0x57542bb727c0_0 .net "mux_select", 3 0, v0x57542bb6cee0_0;  1 drivers
v0x57542bb728d0_0 .net "r0_out", 15 0, v0x57542bb6f000_0;  1 drivers
v0x57542bb729e0_0 .net "r1_out", 15 0, v0x57542bb6f760_0;  1 drivers
v0x57542bb72af0_0 .net "r2_out", 15 0, v0x57542bb6fde0_0;  1 drivers
v0x57542bb72c00_0 .net "r3_out", 15 0, v0x57542bb703d0_0;  1 drivers
v0x57542bb72d10_0 .net "r4_out", 15 0, v0x57542bb709c0_0;  1 drivers
v0x57542bb72f30_0 .net "r5_out", 15 0, v0x57542bb71000_0;  1 drivers
v0x57542bb73040_0 .net "r6_out", 15 0, v0x57542bb715b0_0;  1 drivers
v0x57542bb73150_0 .net "r7_out", 15 0, v0x57542bb71b60_0;  1 drivers
v0x57542bb73260_0 .net "regs_enable", 7 0, L_0x57542bb75640;  1 drivers
v0x57542bb73320_0 .net "resetn", 0 0, v0x57542bb73730_0;  1 drivers
v0x57542bb733c0_0 .net "saida_contador", 1 0, v0x57542bb19cb0_0;  1 drivers
L_0x57542bb73b40 .part v0x57542bb73690_0, 0, 10;
L_0x57542bb758b0 .part v0x57542bb73690_0, 7, 9;
L_0x57542bb75950 .part L_0x57542bb75640, 0, 1;
L_0x57542bb759f0 .part L_0x57542bb75640, 1, 1;
L_0x57542bb75a90 .part L_0x57542bb75640, 2, 1;
L_0x57542bb75b30 .part L_0x57542bb75640, 3, 1;
L_0x57542bb75c10 .part L_0x57542bb75640, 4, 1;
L_0x57542bb75cb0 .part L_0x57542bb75640, 5, 1;
L_0x57542bb75eb0 .part L_0x57542bb75640, 6, 1;
L_0x57542bb75f50 .part L_0x57542bb75640, 7, 1;
S_0x57542bb4b2e0 .scope module, "a" "registrador" 3 36, 4 1 0, S_0x57542bb4bc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x57542bb4a460_0 .net "clock", 0 0, v0x57542bb735f0_0;  alias, 1 drivers
v0x57542bb49b40_0 .net "entrada_reg", 15 0, v0x57542bb6e2d0_0;  alias, 1 drivers
v0x57542bb49220_0 .var "saida_reg", 15 0;
v0x57542bb48900_0 .net "wr_enable", 0 0, L_0x57542bb19b60;  alias, 1 drivers
E_0x57542bb2d570 .event posedge, v0x57542bb4a460_0;
S_0x57542bb698b0 .scope module, "cont" "contador" 3 21, 5 1 0, S_0x57542bb4bc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /OUTPUT 2 "saida_cont";
v0x57542bb48050_0 .net "clear", 0 0, v0x57542bb6cc80_0;  alias, 1 drivers
v0x57542bb4cd60_0 .net "clock", 0 0, v0x57542bb735f0_0;  alias, 1 drivers
v0x57542bb19cb0_0 .var "saida_cont", 1 0;
E_0x57542bb2d320 .event anyedge, v0x57542bb48050_0;
S_0x57542bb69bb0 .scope module, "ext" "extensor" 3 22, 6 1 0, S_0x57542bb4bc00;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "iin";
    .port_info 1 /OUTPUT 16 "imediato";
L_0x57542bb49110 .functor BUFZ 10, L_0x57542bb73b40, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x57542bb69e10_0 .net *"_ivl_10", 5 0, L_0x57542bb73a00;  1 drivers
v0x57542bb69ef0_0 .net *"_ivl_3", 9 0, L_0x57542bb49110;  1 drivers
v0x57542bb69fd0_0 .net *"_ivl_8", 0 0, L_0x57542bb73910;  1 drivers
v0x57542bb6a0c0_0 .net "iin", 9 0, L_0x57542bb73b40;  1 drivers
v0x57542bb6a1a0_0 .net "imediato", 15 0, L_0x57542bb73820;  alias, 1 drivers
L_0x57542bb73820 .concat8 [ 10 6 0 0], L_0x57542bb49110, L_0x57542bb73a00;
L_0x57542bb73910 .part L_0x57542bb73b40, 9, 1;
L_0x57542bb73a00 .repeat 6, 6, L_0x57542bb73910;
S_0x57542bb6a330 .scope module, "log_ctl" "logica_de_controle" 3 25, 7 3 0, S_0x57542bb4bc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "resetn";
    .port_info 1 /INPUT 2 "counter";
    .port_info 2 /INPUT 9 "iin";
    .port_info 3 /OUTPUT 4 "mux_select";
    .port_info 4 /OUTPUT 8 "regs_enable";
    .port_info 5 /OUTPUT 2 "alu_op_select";
    .port_info 6 /OUTPUT 1 "a_reg_enable";
    .port_info 7 /OUTPUT 1 "alu_reg_enable";
    .port_info 8 /OUTPUT 1 "clear";
L_0x57542bb47f40 .functor OR 1, L_0x57542bb73d20, L_0x57542bb73e10, C4<0>, C4<0>;
L_0x57542bb4cc50 .functor OR 1, L_0x57542bb47f40, L_0x57542bb73ff0, C4<0>, C4<0>;
L_0x57542bb19b60 .functor AND 1, L_0x57542bb73c30, L_0x57542bb4cc50, C4<1>, C4<1>;
L_0x57542bb2acc0 .functor OR 1, L_0x57542bb74310, L_0x57542bb74480, C4<0>, C4<0>;
L_0x57542bb74750 .functor OR 1, L_0x57542bb2acc0, L_0x57542bb74610, C4<0>, C4<0>;
L_0x57542bb74860 .functor AND 1, L_0x57542bb74270, L_0x57542bb74750, C4<1>, C4<1>;
L_0x57542bb74d40 .functor OR 1, L_0x57542bb74a40, L_0x57542bb74ae0, C4<0>, C4<0>;
L_0x57542bb74ef0 .functor OR 1, L_0x57542bb74d40, L_0x57542bb74e00, C4<0>, C4<0>;
L_0x57542bb750f0 .functor AND 1, L_0x57542bb75340, L_0x57542bb754b0, C4<1>, C4<1>;
L_0x77cd4b86b018 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x57542bb6aa90_0 .net/2u *"_ivl_0", 1 0, L_0x77cd4b86b018;  1 drivers
v0x57542bb6ab70_0 .net *"_ivl_10", 0 0, L_0x57542bb73e10;  1 drivers
v0x57542bb6ac30_0 .net *"_ivl_13", 0 0, L_0x57542bb47f40;  1 drivers
L_0x77cd4b86b0f0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x57542bb6acd0_0 .net/2u *"_ivl_14", 2 0, L_0x77cd4b86b0f0;  1 drivers
v0x57542bb6adb0_0 .net *"_ivl_16", 0 0, L_0x57542bb73ff0;  1 drivers
v0x57542bb6aec0_0 .net *"_ivl_19", 0 0, L_0x57542bb4cc50;  1 drivers
v0x57542bb6af80_0 .net *"_ivl_2", 0 0, L_0x57542bb73c30;  1 drivers
L_0x77cd4b86b138 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x57542bb6b040_0 .net/2u *"_ivl_22", 1 0, L_0x77cd4b86b138;  1 drivers
v0x57542bb6b120_0 .net *"_ivl_24", 0 0, L_0x57542bb74270;  1 drivers
L_0x77cd4b86b180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x57542bb6b270_0 .net/2u *"_ivl_26", 2 0, L_0x77cd4b86b180;  1 drivers
v0x57542bb6b350_0 .net *"_ivl_28", 0 0, L_0x57542bb74310;  1 drivers
L_0x77cd4b86b1c8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x57542bb6b410_0 .net/2u *"_ivl_30", 2 0, L_0x77cd4b86b1c8;  1 drivers
v0x57542bb6b4f0_0 .net *"_ivl_32", 0 0, L_0x57542bb74480;  1 drivers
v0x57542bb6b5b0_0 .net *"_ivl_35", 0 0, L_0x57542bb2acc0;  1 drivers
L_0x77cd4b86b210 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x57542bb6b670_0 .net/2u *"_ivl_36", 2 0, L_0x77cd4b86b210;  1 drivers
v0x57542bb6b750_0 .net *"_ivl_38", 0 0, L_0x57542bb74610;  1 drivers
L_0x77cd4b86b060 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x57542bb6b810_0 .net/2u *"_ivl_4", 2 0, L_0x77cd4b86b060;  1 drivers
v0x57542bb6b8f0_0 .net *"_ivl_41", 0 0, L_0x57542bb74750;  1 drivers
L_0x77cd4b86b258 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x57542bb6b9b0_0 .net/2u *"_ivl_44", 2 0, L_0x77cd4b86b258;  1 drivers
v0x57542bb6ba90_0 .net *"_ivl_46", 0 0, L_0x57542bb74a40;  1 drivers
L_0x77cd4b86b2a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x57542bb6bb50_0 .net/2u *"_ivl_48", 2 0, L_0x77cd4b86b2a0;  1 drivers
v0x57542bb6bc30_0 .net *"_ivl_50", 0 0, L_0x57542bb74ae0;  1 drivers
v0x57542bb6bcf0_0 .net *"_ivl_53", 0 0, L_0x57542bb74d40;  1 drivers
L_0x77cd4b86b2e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x57542bb6bdb0_0 .net/2u *"_ivl_54", 2 0, L_0x77cd4b86b2e8;  1 drivers
v0x57542bb6be90_0 .net *"_ivl_56", 0 0, L_0x57542bb74e00;  1 drivers
v0x57542bb6bf50_0 .net *"_ivl_59", 0 0, L_0x57542bb74ef0;  1 drivers
v0x57542bb6c010_0 .net *"_ivl_6", 0 0, L_0x57542bb73d20;  1 drivers
v0x57542bb6c0d0_0 .net *"_ivl_61", 1 0, L_0x57542bb75050;  1 drivers
L_0x77cd4b86b330 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x57542bb6c1b0_0 .net/2u *"_ivl_62", 1 0, L_0x77cd4b86b330;  1 drivers
L_0x77cd4b86b378 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x57542bb6c290_0 .net/2u *"_ivl_66", 1 0, L_0x77cd4b86b378;  1 drivers
v0x57542bb6c370_0 .net *"_ivl_68", 0 0, L_0x57542bb75340;  1 drivers
L_0x77cd4b86b3c0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x57542bb6c430_0 .net/2u *"_ivl_70", 2 0, L_0x77cd4b86b3c0;  1 drivers
v0x57542bb6c510_0 .net *"_ivl_72", 0 0, L_0x57542bb754b0;  1 drivers
v0x57542bb6c7e0_0 .net *"_ivl_75", 0 0, L_0x57542bb750f0;  1 drivers
L_0x77cd4b86b408 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x57542bb6c8a0_0 .net/2u *"_ivl_76", 7 0, L_0x77cd4b86b408;  1 drivers
L_0x77cd4b86b0a8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x57542bb6c980_0 .net/2u *"_ivl_8", 2 0, L_0x77cd4b86b0a8;  1 drivers
v0x57542bb6ca60_0 .net "a_reg_enable", 0 0, L_0x57542bb19b60;  alias, 1 drivers
v0x57542bb6cb00_0 .net "alu_op_select", 1 0, L_0x57542bb75160;  alias, 1 drivers
v0x57542bb6cbc0_0 .net "alu_reg_enable", 0 0, L_0x57542bb74860;  alias, 1 drivers
v0x57542bb6cc80_0 .var "clear", 0 0;
v0x57542bb6cd50_0 .net "counter", 1 0, v0x57542bb19cb0_0;  alias, 1 drivers
v0x57542bb6ce20_0 .net "iin", 8 0, L_0x57542bb758b0;  1 drivers
v0x57542bb6cee0_0 .var "mux_select", 3 0;
v0x57542bb6cfc0_0 .var "opcode", 2 0;
v0x57542bb6d0a0_0 .net "regs_enable", 7 0, L_0x57542bb75640;  alias, 1 drivers
v0x57542bb6d180_0 .net "regs_select", 7 0, v0x57542bb6a950_0;  1 drivers
v0x57542bb6d270_0 .net "resetn", 0 0, v0x57542bb73730_0;  alias, 1 drivers
v0x57542bb6d310_0 .var "rx", 2 0;
v0x57542bb6d400_0 .var "ry", 2 0;
E_0x57542bb2d980 .event negedge, v0x57542bb6d270_0;
E_0x57542bb081e0 .event anyedge, v0x57542bb19cb0_0;
L_0x57542bb73c30 .cmp/eq 2, v0x57542bb19cb0_0, L_0x77cd4b86b018;
L_0x57542bb73d20 .cmp/eq 3, v0x57542bb6cfc0_0, L_0x77cd4b86b060;
L_0x57542bb73e10 .cmp/eq 3, v0x57542bb6cfc0_0, L_0x77cd4b86b0a8;
L_0x57542bb73ff0 .cmp/eq 3, v0x57542bb6cfc0_0, L_0x77cd4b86b0f0;
L_0x57542bb74270 .cmp/eq 2, v0x57542bb19cb0_0, L_0x77cd4b86b138;
L_0x57542bb74310 .cmp/eq 3, v0x57542bb6cfc0_0, L_0x77cd4b86b180;
L_0x57542bb74480 .cmp/eq 3, v0x57542bb6cfc0_0, L_0x77cd4b86b1c8;
L_0x57542bb74610 .cmp/eq 3, v0x57542bb6cfc0_0, L_0x77cd4b86b210;
L_0x57542bb74a40 .cmp/eq 3, v0x57542bb6cfc0_0, L_0x77cd4b86b258;
L_0x57542bb74ae0 .cmp/eq 3, v0x57542bb6cfc0_0, L_0x77cd4b86b2a0;
L_0x57542bb74e00 .cmp/eq 3, v0x57542bb6cfc0_0, L_0x77cd4b86b2e8;
L_0x57542bb75050 .part v0x57542bb6cfc0_0, 0, 2;
L_0x57542bb75160 .functor MUXZ 2, L_0x77cd4b86b330, L_0x57542bb75050, L_0x57542bb74ef0, C4<>;
L_0x57542bb75340 .cmp/eq 2, v0x57542bb19cb0_0, L_0x77cd4b86b378;
L_0x57542bb754b0 .cmp/ne 3, v0x57542bb6cfc0_0, L_0x77cd4b86b3c0;
L_0x57542bb75640 .functor MUXZ 8, L_0x77cd4b86b408, v0x57542bb6a950_0, L_0x57542bb750f0, C4<>;
S_0x57542bb6a5a0 .scope module, "decode" "decodificador" 7 29, 8 1 0, S_0x57542bb6a330;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "chave";
    .port_info 1 /OUTPUT 8 "saida";
v0x57542bb6a850_0 .net "chave", 2 0, v0x57542bb6d310_0;  1 drivers
v0x57542bb6a950_0 .var "saida", 7 0;
E_0x57542bb4dfd0 .event anyedge, v0x57542bb6a850_0;
S_0x57542bb6d5e0 .scope module, "mux" "multiplexador" 3 23, 9 1 0, S_0x57542bb4bc00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "select";
    .port_info 1 /INPUT 16 "immediate";
    .port_info 2 /INPUT 16 "r0";
    .port_info 3 /INPUT 16 "r1";
    .port_info 4 /INPUT 16 "r2";
    .port_info 5 /INPUT 16 "r3";
    .port_info 6 /INPUT 16 "r4";
    .port_info 7 /INPUT 16 "r5";
    .port_info 8 /INPUT 16 "r6";
    .port_info 9 /INPUT 16 "r7";
    .port_info 10 /INPUT 16 "r";
    .port_info 11 /OUTPUT 16 "saida";
v0x57542bb6d9d0_0 .net "immediate", 15 0, L_0x57542bb73820;  alias, 1 drivers
v0x57542bb6dab0_0 .net "r", 15 0, v0x57542bb6ea30_0;  alias, 1 drivers
v0x57542bb6db70_0 .net "r0", 15 0, v0x57542bb6f000_0;  alias, 1 drivers
v0x57542bb6dc60_0 .net "r1", 15 0, v0x57542bb6f760_0;  alias, 1 drivers
v0x57542bb6dd40_0 .net "r2", 15 0, v0x57542bb6fde0_0;  alias, 1 drivers
v0x57542bb6de70_0 .net "r3", 15 0, v0x57542bb703d0_0;  alias, 1 drivers
v0x57542bb6df50_0 .net "r4", 15 0, v0x57542bb709c0_0;  alias, 1 drivers
v0x57542bb6e030_0 .net "r5", 15 0, v0x57542bb71000_0;  alias, 1 drivers
v0x57542bb6e110_0 .net "r6", 15 0, v0x57542bb715b0_0;  alias, 1 drivers
v0x57542bb6e1f0_0 .net "r7", 15 0, v0x57542bb71b60_0;  alias, 1 drivers
v0x57542bb6e2d0_0 .var "saida", 15 0;
v0x57542bb6e390_0 .net "select", 3 0, v0x57542bb6cee0_0;  alias, 1 drivers
E_0x57542bb4e010/0 .event anyedge, v0x57542bb6cee0_0, v0x57542bb6db70_0, v0x57542bb6dc60_0, v0x57542bb6dd40_0;
E_0x57542bb4e010/1 .event anyedge, v0x57542bb6de70_0, v0x57542bb6df50_0, v0x57542bb6e030_0, v0x57542bb6e110_0;
E_0x57542bb4e010/2 .event anyedge, v0x57542bb6e1f0_0, v0x57542bb6a1a0_0, v0x57542bb6dab0_0;
E_0x57542bb4e010 .event/or E_0x57542bb4e010/0, E_0x57542bb4e010/1, E_0x57542bb4e010/2;
S_0x57542bb6e5c0 .scope module, "r" "registrador" 3 37, 4 1 0, S_0x57542bb4bc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x57542bb6e810_0 .net "clock", 0 0, v0x57542bb735f0_0;  alias, 1 drivers
v0x57542bb6e920_0 .net "entrada_reg", 15 0, v0x57542bb6e2d0_0;  alias, 1 drivers
v0x57542bb6ea30_0 .var "saida_reg", 15 0;
v0x57542bb6ead0_0 .net "wr_enable", 0 0, L_0x57542bb74860;  alias, 1 drivers
S_0x57542bb6ec10 .scope module, "r0" "registrador" 3 28, 4 1 0, S_0x57542bb4bc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x57542bb6ee80_0 .net "clock", 0 0, v0x57542bb735f0_0;  alias, 1 drivers
v0x57542bb6ef40_0 .net "entrada_reg", 15 0, v0x57542bb6e2d0_0;  alias, 1 drivers
v0x57542bb6f000_0 .var "saida_reg", 15 0;
v0x57542bb6f100_0 .net "wr_enable", 0 0, L_0x57542bb75950;  1 drivers
S_0x57542bb6f250 .scope module, "r1" "registrador" 3 29, 4 1 0, S_0x57542bb4bc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x57542bb6f4c0_0 .net "clock", 0 0, v0x57542bb735f0_0;  alias, 1 drivers
v0x57542bb6f610_0 .net "entrada_reg", 15 0, v0x57542bb6e2d0_0;  alias, 1 drivers
v0x57542bb6f760_0 .var "saida_reg", 15 0;
v0x57542bb6f860_0 .net "wr_enable", 0 0, L_0x57542bb759f0;  1 drivers
S_0x57542bb6f9b0 .scope module, "r2" "registrador" 3 30, 4 1 0, S_0x57542bb4bc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x57542bb6fc60_0 .net "clock", 0 0, v0x57542bb735f0_0;  alias, 1 drivers
v0x57542bb6fd20_0 .net "entrada_reg", 15 0, v0x57542bb6e2d0_0;  alias, 1 drivers
v0x57542bb6fde0_0 .var "saida_reg", 15 0;
v0x57542bb6fee0_0 .net "wr_enable", 0 0, L_0x57542bb75a90;  1 drivers
S_0x57542bb70030 .scope module, "r3" "registrador" 3 31, 4 1 0, S_0x57542bb4bc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x57542bb70250_0 .net "clock", 0 0, v0x57542bb735f0_0;  alias, 1 drivers
v0x57542bb70310_0 .net "entrada_reg", 15 0, v0x57542bb6e2d0_0;  alias, 1 drivers
v0x57542bb703d0_0 .var "saida_reg", 15 0;
v0x57542bb704d0_0 .net "wr_enable", 0 0, L_0x57542bb75b30;  1 drivers
S_0x57542bb70620 .scope module, "r4" "registrador" 3 32, 4 1 0, S_0x57542bb4bc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x57542bb70840_0 .net "clock", 0 0, v0x57542bb735f0_0;  alias, 1 drivers
v0x57542bb70900_0 .net "entrada_reg", 15 0, v0x57542bb6e2d0_0;  alias, 1 drivers
v0x57542bb709c0_0 .var "saida_reg", 15 0;
v0x57542bb70ac0_0 .net "wr_enable", 0 0, L_0x57542bb75c10;  1 drivers
S_0x57542bb70c10 .scope module, "r5" "registrador" 3 33, 4 1 0, S_0x57542bb4bc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x57542bb70e80_0 .net "clock", 0 0, v0x57542bb735f0_0;  alias, 1 drivers
v0x57542bb70f40_0 .net "entrada_reg", 15 0, v0x57542bb6e2d0_0;  alias, 1 drivers
v0x57542bb71000_0 .var "saida_reg", 15 0;
v0x57542bb71100_0 .net "wr_enable", 0 0, L_0x57542bb75cb0;  1 drivers
S_0x57542bb71250 .scope module, "r6" "registrador" 3 34, 4 1 0, S_0x57542bb4bc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x57542bb71430_0 .net "clock", 0 0, v0x57542bb735f0_0;  alias, 1 drivers
v0x57542bb714f0_0 .net "entrada_reg", 15 0, v0x57542bb6e2d0_0;  alias, 1 drivers
v0x57542bb715b0_0 .var "saida_reg", 15 0;
v0x57542bb716b0_0 .net "wr_enable", 0 0, L_0x57542bb75eb0;  1 drivers
S_0x57542bb71800 .scope module, "r7" "registrador" 3 35, 4 1 0, S_0x57542bb4bc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x57542bb719e0_0 .net "clock", 0 0, v0x57542bb735f0_0;  alias, 1 drivers
v0x57542bb71aa0_0 .net "entrada_reg", 15 0, v0x57542bb6e2d0_0;  alias, 1 drivers
v0x57542bb71b60_0 .var "saida_reg", 15 0;
v0x57542bb71c60_0 .net "wr_enable", 0 0, L_0x57542bb75f50;  1 drivers
    .scope S_0x57542bb698b0;
T_0 ;
    %wait E_0x57542bb2d320;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x57542bb19cb0_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x57542bb698b0;
T_1 ;
    %wait E_0x57542bb2d570;
    %load/vec4 v0x57542bb19cb0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x57542bb19cb0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x57542bb6d5e0;
T_2 ;
    %wait E_0x57542bb4e010;
    %load/vec4 v0x57542bb6e390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0x57542bb6e2d0_0, 0, 16;
    %jmp T_2.11;
T_2.0 ;
    %load/vec4 v0x57542bb6db70_0;
    %store/vec4 v0x57542bb6e2d0_0, 0, 16;
    %jmp T_2.11;
T_2.1 ;
    %load/vec4 v0x57542bb6dc60_0;
    %store/vec4 v0x57542bb6e2d0_0, 0, 16;
    %jmp T_2.11;
T_2.2 ;
    %load/vec4 v0x57542bb6dd40_0;
    %store/vec4 v0x57542bb6e2d0_0, 0, 16;
    %jmp T_2.11;
T_2.3 ;
    %load/vec4 v0x57542bb6de70_0;
    %store/vec4 v0x57542bb6e2d0_0, 0, 16;
    %jmp T_2.11;
T_2.4 ;
    %load/vec4 v0x57542bb6df50_0;
    %store/vec4 v0x57542bb6e2d0_0, 0, 16;
    %jmp T_2.11;
T_2.5 ;
    %load/vec4 v0x57542bb6e030_0;
    %store/vec4 v0x57542bb6e2d0_0, 0, 16;
    %jmp T_2.11;
T_2.6 ;
    %load/vec4 v0x57542bb6e110_0;
    %store/vec4 v0x57542bb6e2d0_0, 0, 16;
    %jmp T_2.11;
T_2.7 ;
    %load/vec4 v0x57542bb6e1f0_0;
    %store/vec4 v0x57542bb6e2d0_0, 0, 16;
    %jmp T_2.11;
T_2.8 ;
    %load/vec4 v0x57542bb6d9d0_0;
    %store/vec4 v0x57542bb6e2d0_0, 0, 16;
    %jmp T_2.11;
T_2.9 ;
    %load/vec4 v0x57542bb6dab0_0;
    %store/vec4 v0x57542bb6e2d0_0, 0, 16;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x57542bb6a5a0;
T_3 ;
    %wait E_0x57542bb4dfd0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x57542bb6a950_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v0x57542bb6a850_0;
    %store/vec4 v0x57542bb6a950_0, 4, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x57542bb6a330;
T_4 ;
    %wait E_0x57542bb081e0;
    %load/vec4 v0x57542bb6cd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x57542bb6cee0_0, 0;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x57542bb6ce20_0;
    %parti/s 3, 6, 4;
    %store/vec4 v0x57542bb6cfc0_0, 0, 3;
    %load/vec4 v0x57542bb6ce20_0;
    %parti/s 3, 3, 3;
    %store/vec4 v0x57542bb6d310_0, 0, 3;
    %load/vec4 v0x57542bb6ce20_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x57542bb6d400_0, 0, 3;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x57542bb6cee0_0, 0, 4;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x57542bb6cfc0_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x57542bb6d310_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x57542bb6cee0_0, 0;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x57542bb6cee0_0, 0;
    %jmp T_4.8;
T_4.6 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x57542bb6cee0_0, 0;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x57542bb6cfc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x57542bb6d400_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x57542bb6cee0_0, 0;
    %jmp T_4.15;
T_4.9 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x57542bb6cee0_0, 0;
    %jmp T_4.15;
T_4.10 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x57542bb6cee0_0, 0;
    %jmp T_4.15;
T_4.11 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x57542bb6cee0_0, 0;
    %jmp T_4.15;
T_4.12 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x57542bb6cee0_0, 0;
    %jmp T_4.15;
T_4.13 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x57542bb6d310_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x57542bb6cee0_0, 0;
    %jmp T_4.15;
T_4.15 ;
    %pop/vec4 1;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x57542bb6a330;
T_5 ;
    %wait E_0x57542bb2d980;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57542bb6cc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57542bb6cc80_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x57542bb6ec10;
T_6 ;
    %wait E_0x57542bb2d570;
    %load/vec4 v0x57542bb6f100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x57542bb6ef40_0;
    %assign/vec4 v0x57542bb6f000_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x57542bb6f250;
T_7 ;
    %wait E_0x57542bb2d570;
    %load/vec4 v0x57542bb6f860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x57542bb6f610_0;
    %assign/vec4 v0x57542bb6f760_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x57542bb6f9b0;
T_8 ;
    %wait E_0x57542bb2d570;
    %load/vec4 v0x57542bb6fee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x57542bb6fd20_0;
    %assign/vec4 v0x57542bb6fde0_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x57542bb70030;
T_9 ;
    %wait E_0x57542bb2d570;
    %load/vec4 v0x57542bb704d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x57542bb70310_0;
    %assign/vec4 v0x57542bb703d0_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x57542bb70620;
T_10 ;
    %wait E_0x57542bb2d570;
    %load/vec4 v0x57542bb70ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x57542bb70900_0;
    %assign/vec4 v0x57542bb709c0_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x57542bb70c10;
T_11 ;
    %wait E_0x57542bb2d570;
    %load/vec4 v0x57542bb71100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x57542bb70f40_0;
    %assign/vec4 v0x57542bb71000_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x57542bb71250;
T_12 ;
    %wait E_0x57542bb2d570;
    %load/vec4 v0x57542bb716b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x57542bb714f0_0;
    %assign/vec4 v0x57542bb715b0_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x57542bb71800;
T_13 ;
    %wait E_0x57542bb2d570;
    %load/vec4 v0x57542bb71c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x57542bb71aa0_0;
    %assign/vec4 v0x57542bb71b60_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x57542bb4b2e0;
T_14 ;
    %wait E_0x57542bb2d570;
    %load/vec4 v0x57542bb48900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x57542bb49b40_0;
    %assign/vec4 v0x57542bb49220_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x57542bb6e5c0;
T_15 ;
    %wait E_0x57542bb2d570;
    %load/vec4 v0x57542bb6ead0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x57542bb6e920_0;
    %assign/vec4 v0x57542bb6ea30_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x57542bb48e60;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57542bb735f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57542bb73730_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x57542bb48e60;
T_17 ;
    %delay 1, 0;
    %load/vec4 v0x57542bb735f0_0;
    %nor/r;
    %store/vec4 v0x57542bb735f0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x57542bb48e60;
T_18 ;
    %vpi_call 2 11 "$dumpfile", "testbench.vcd" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x57542bb48e60;
T_19 ;
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x57542bb48e60 {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x57542bb48e60;
T_20 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57542bb73730_0, 0;
    %delay 0, 0;
    %pushi/vec4 40988, 0, 16;
    %assign/vec4 v0x57542bb73690_0, 0;
    %delay 8, 0;
    %pushi/vec4 41994, 0, 16;
    %store/vec4 v0x57542bb73690_0, 0, 16;
    %delay 8, 0;
    %pushi/vec4 33792, 0, 16;
    %store/vec4 v0x57542bb73690_0, 0, 16;
    %delay 8, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./processador.v";
    "./registrador.v";
    "./contador.v";
    "./extensor.v";
    "./logica_de_controle.v";
    "./decodificador.v";
    "./multiplexador.v";
