# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1680 0.000128 4096 170 6650 147904 28.4113 3493.33 838.579 4360.38 4360.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1680 0.000128 4096 170 6650 147888 28.3525 4188.68 838.92 5056.01 5056.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1680 0.000128 4096 170 6650 147920 28.4427 4344.48 838.232 5211.21 5211.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1680 0.000128 4096 170 6650 147840 28.4103 4048.25 837.662 4914.38 4914.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1680 0.000128 4096 170 6650 147900 28.4218 4100.24 838.056 4966.77 4966.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1680 0.000128 4096 170 6650 147840 28.416 4185.43 838.488 5052.39 5052.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1680 0.000128 4096 170 6650 147840 28.3668 4215.33 837.765 5081.51 5081.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1680 0.000128 4096 170 6650 147840 28.4142 4085.54 838.121 4952.13 4952.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1680 0.000128 4096 170 6650 147648 28.4166 4128.62 837.309 4994.41 4994.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1680 0.000128 4096 170 6650 147800 28.4594 4409.54 838.855 5276.91 5276.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1680 0.000128 4096 170 6650 147712 28.3977 5151.7 838.222 6018.38 6018.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1680 0.000128 4096 170 6645 147968 28.45 3583.56 838.837 4450.9 4450.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1680 0.000128 4096 170 6645 147960 28.4463 3610.56 838.911 4477.97 4478.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1680 0.000128 4096 170 6645 147936 28.4611 3598.13 838.65 4465.3 4465.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1680 0.000128 4096 170 6645 147952 28.4431 3664.51 838.879 4531.88 4531.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1680 0.000128 4096 170 6645 147904 28.4385 3567.13 837.959 4433.59 4433.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1680 0.000128 4096 170 6645 147888 28.4226 4226.76 838.695 5093.93 5093.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1680 0.000128 4096 170 6645 147920 28.459 4119.64 837.983 4986.14 4986.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1680 0.000128 4096 170 6645 147840 28.4368 4377.75 837.782 5244.02 5244.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1680 0.000128 4096 170 6645 147900 28.4652 4354.34 838.742 5221.6 5221.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1680 0.000128 4096 170 6645 147840 28.4303 4384.22 838.582 5251.3 5251.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1680 0.000128 4096 170 6645 147840 28.4269 4332.1 837.892 5198.47 5198.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1680 0.000128 4096 170 6645 147840 28.4441 4157.41 838.038 5023.94 5023.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1680 0.000128 4096 170 6645 147648 28.4377 4821.17 837.801 5687.46 5687.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1680 0.000128 4096 170 6645 147800 28.4527 4880.8 838.136 5747.45 5747.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1680 0.000128 4096 170 6645 147712 28.4385 4442.65 837.731 5308.88 5308.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1680 0.000128 4096 170 6660 147968 28.4429 3374.4 838.421 4241.32 4241.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1680 0.000128 4096 170 6660 147960 28.4396 3790.75 839.164 4658.41 4658.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1680 0.000128 4096 170 6660 147936 28.4447 3531.89 838.138 4398.53 4398.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1680 0.000128 4096 170 6660 147896 28.414 3579.27 837.98 4445.72 4445.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1680 0.000128 4096 170 6660 147904 28.4303 3436.9 838.051 4303.44 4303.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1680 0.000128 4096 170 6660 147888 28.4248 4436.88 838.623 5303.98 5304.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1680 0.000128 4096 170 6660 147744 28.4228 3083.94 838.41 3950.83 3950.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1680 0.000128 4096 170 6660 147920 28.4309 4278.74 838.847 5146.08 5146.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1680 0.000128 4096 170 6660 147840 28.4362 2991.68 839.111 3859.28 3859.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1680 0.000128 4096 170 6660 147840 28.4201 4014.86 838.665 4882 4882.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1680 0.000128 4096 170 6660 147648 28.4269 2856.77 838.07 3723.32 3723.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1680 0.000128 4096 170 6660 147900 28.4303 4189.6 838.921 5057.01 5057.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1680 0.000128 4096 170 6660 147800 28.4428 2948.12 838.24 3814.86 3814.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1680 0.000128 4096 170 6660 147840 28.4157 5329.79 837.982 6196.25 6196.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1680 0.000128 4096 170 6660 147616 28.425 3503.92 837.359 4369.76 4369.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1680 0.000128 4096 170 6660 147840 28.423 5135.1 846.019 6009.6 6009.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1680 0.000128 4096 170 6660 147600 28.4099 3466.66 838.14 4333.27 4333.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1680 0.000128 4096 170 6660 147840 28.4347 5006.79 838.74 5874.02 5874.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1680 0.000128 4096 170 6660 147712 28.4283 3356.74 838.632 4223.85 4223.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1680 0.000128 4096 170 6660 147648 28.4303 4381.68 837.334 5247.5 5247.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1680 0.000128 4096 170 6660 147456 28.4303 3039.71 845.535 3913.74 3913.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1680 0.000128 4096 170 6660 147800 28.4365 4493.69 838.21 5360.39 5360.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1680 0.000128 4096 170 6660 147600 28.4365 3240.42 838.822 4107.73 4107.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1680 0.000128 4096 170 6648 147968 28.4581 3335.2 838.189 4201.9 4201.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1680 0.000128 4096 170 6648 147960 28.4579 3516.15 838.278 4382.94 4382.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1680 0.000128 4096 170 6648 147936 28.4447 3463.3 838.637 4330.44 4330.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1680 0.000128 4096 170 6648 147840 28.436 2233.81 837.802 3100.11 3100.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1680 0.000128 4096 170 6648 147952 28.4549 4025.85 838.965 4893.33 4893.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1680 0.000128 4096 170 6648 147840 28.4303 2528.08 837.902 3394.47 3394.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1680 0.000128 4096 170 6648 147904 28.4408 3671.8 838.09 4538.39 4538.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1680 0.000128 4096 170 6648 147840 28.4303 2345.41 838.099 3212 3212.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1680 0.000128 4096 170 6648 147888 28.4238 4248.69 838.542 5115.72 5115.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1680 0.000128 4096 170 6648 147744 28.4517 2983.8 838.154 3850.47 3850.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1680 0.000128 4096 170 6648 147920 28.4514 4038.07 838.124 4904.7 4904.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1680 0.000128 4096 170 6648 147840 28.4518 2885.6 838.831 3752.94 3752.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1680 0.000128 4096 170 6648 147840 28.4303 5151.41 837.796 6017.69 6017.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1680 0.000128 4096 170 6648 147648 28.44 3317.82 837.19 4183.51 4183.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1680 0.000128 4096 170 6648 147900 28.4607 5091.96 838.144 5958.62 5958.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1680 0.000128 4096 170 6648 147800 28.449 3449.98 838.83 4317.32 4317.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1680 0.000128 4096 170 6648 147840 28.4391 4997.57 837.739 5863.8 5863.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1680 0.000128 4096 170 6648 147616 28.4319 3286.95 838.071 4153.51 4153.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1680 0.000128 4096 170 6648 147840 28.4223 4822.15 838.233 5688.86 5688.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1680 0.000128 4096 170 6648 147600 28.4433 3109.72 837.408 3975.63 3975.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1680 0.000128 4096 170 6648 147840 28.427 4616.57 838.666 5483.72 5483.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1680 0.000128 4096 170 6648 147712 28.4292 3135.77 838.094 4002.35 4002.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1680 0.000128 4096 170 6650 147968 28.4296 3760.49 838.178 4627.15 4627.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1680 0.000128 4096 170 6650 147960 28.4201 3381.43 837.995 4247.9 4247.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1680 0.000128 4096 170 6650 147920 28.4168 2180.65 838.155 3047.28 3047.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1680 0.000128 4096 170 6650 147936 28.426 3596.83 837.867 4463.19 4463.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1680 0.000128 4096 170 6650 147840 28.4048 2324.52 837.732 3190.72 3190.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1680 0.000128 4096 170 6650 147952 28.3852 3865.69 838.341 4732.48 4732.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1680 0.000128 4096 170 6650 147840 28.3998 2433.09 837.798 3299.35 3299.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1680 0.000128 4096 170 6650 147904 28.4001 3863.38 838.703 4730.54 4730.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1680 0.000128 4096 170 6650 147840 28.4099 2445.98 838.775 3313.22 3313.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1680 0.000128 4096 170 6650 147888 28.3551 4257.88 837.927 5124.22 5124.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1680 0.000128 4096 170 6650 147744 28.3956 3052.03 838.363 3918.84 3918.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1680 0.000128 4096 170 6650 147920 28.4198 4123.76 838.695 4990.93 4990.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1680 0.000128 4096 170 6650 147840 28.4221 2896.69 838.865 3764.03 3764.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1680 0.000128 4096 170 6650 147840 28.4012 5026.86 838.435 5893.75 5893.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1680 0.000128 4096 170 6650 147648 28.4054 3369.43 837.39 4235.28 4235.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1680 0.000128 4096 170 6650 147900 28.4302 5063.71 838.169 5930.36 5930.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1680 0.000128 4096 170 6650 147800 28.4203 3393.83 838.95 4261.25 4261.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1680 0.000128 4096 170 6650 147840 28.4017 4877.57 838.486 5744.52 5744.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1680 0.000128 4096 170 6650 147616 28.4096 3189.64 837.839 4055.95 4056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1680 0.000128 4096 170 6650 147840 28.3587 4715.6 838.082 5582.1 5582.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1680 0.000128 4096 170 6650 147600 28.4058 3134.9 837.421 4000.78 4000.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1680 0.000128 4096 170 6650 147840 28.4133 4519.77 837.999 5386.25 5386.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1680 0.000128 4096 170 6650 147712 28.41 3227.39 838.006 4093.86 4093.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1680 0.000128 4096 170 6656 147968 28.4648 3296.53 838.324 4163.38 4163.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1680 0.000128 4096 170 6656 147904 28.4541 2119.81 838.142 2986.47 2986.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1680 0.000128 4096 170 6656 147960 28.4514 3373.47 838.322 4240.3 4240.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1680 0.000128 4096 170 6656 147920 28.4549 2168.37 838.176 3035.06 3035.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1680 0.000128 4096 170 6656 147936 28.4426 3647.53 838.061 4514.09 4514.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1680 0.000128 4096 170 6656 147840 28.4351 2328.12 838.548 3195.16 3195.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1680 0.000128 4096 170 6656 147952 28.4454 3582.97 838.252 4449.72 4449.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1680 0.000128 4096 170 6656 147840 28.4221 2291.69 838.748 3158.92 3158.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1680 0.000128 4096 170 6656 147840 28.4419 1885.43 839.002 2752.93 2752.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1680 0.000128 4096 170 6656 147904 28.4422 3470.65 846.026 4345.17 4345.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1680 0.000128 4096 170 6656 147840 28.4385 2225.29 838.818 3092.6 3092.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1680 0.000128 4096 170 6656 147648 28.4418 1858.01 837.486 2724 2724.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1680 0.000128 4096 170 6656 147888 28.4302 5166.07 838.614 6033.17 6033.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1680 0.000128 4096 170 6656 147744 28.4364 3320.7 838.384 4187.58 4187.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1680 0.000128 4096 170 6656 147744 28.4399 2715.07 838.692 3582.25 3582.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1680 0.000128 4096 170 6656 147920 28.4562 4860.17 838.896 5727.58 5727.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1680 0.000128 4096 170 6656 147840 28.4452 3272.99 838.892 4140.39 4140.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1680 0.000128 4096 170 6656 147600 28.442 2739.61 837.327 3605.43 3605.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1680 0.000128 4096 170 6656 147840 28.4305 4572.73 838.47 5439.68 5439.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1680 0.000128 4096 170 6656 147648 28.4344 2963.14 837.969 3829.59 3829.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1680 0.000128 4096 170 6656 147456 28.4328 2572.68 837.614 3438.79 3438.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1680 0.000128 4096 170 6656 147900 28.4447 4525.65 838.316 5392.47 5392.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1680 0.000128 4096 170 6656 147800 28.4697 3179.76 838.982 4047.28 4047.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1680 0.000128 4096 170 6656 147600 28.4385 2617 838.443 3483.93 3483.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1680 0.000128 4096 170 6656 147840 28.4447 4422.27 838.635 5289.41 5289.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1680 0.000128 4096 170 6656 147616 28.4425 3078.38 837.32 3944.2 3944.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1680 0.000128 4096 170 6656 147504 28.4464 2521.12 837.95 3387.58 3387.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1680 0.000128 4096 170 6656 147840 28.4344 4366.99 838.767 5234.25 5234.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1680 0.000128 4096 170 6656 147600 28.4365 3073.97 838.015 3940.48 3940.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1680 0.000128 4096 170 6656 147600 28.4406 2577.65 837.986 3444.14 3444.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1680 0.000128 4096 170 6656 147840 28.4345 4331.37 837.902 5197.76 5197.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1680 0.000128 4096 170 6656 147712 28.4494 2933.92 838.649 3801.08 3801.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1680 0.000128 4096 170 6656 147456 28.4469 2684.05 837.295 3549.85 3549.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1680 0.000128 4096 170 6680 147936 28.4549 3359.93 838.198 4226.65 4226.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1680 0.000128 4096 170 6680 147904 28.4672 2156.12 838.923 3023.57 3023.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1680 0.000128 4096 170 6680 147920 28.4529 3834.86 838.842 4702.21 4702.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1680 0.000128 4096 170 6680 147840 28.4228 2423.04 838.056 3289.58 3289.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1680 0.000128 4096 170 6680 147840 28.4486 1984.5 837.945 2850.95 2851.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1680 0.000128 4096 170 6680 147888 28.4655 3518.11 838.076 4384.71 4384.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1680 0.000128 4096 170 6680 147840 28.4405 2300.46 838.148 3167.1 3167.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1680 0.000128 4096 170 6680 147744 28.416 1886.47 837.772 2752.71 2752.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1680 0.000128 4096 170 6680 147896 28.4337 5015.24 838.09 5881.82 5881.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1680 0.000128 4096 170 6680 147840 28.4483 3160.54 838.79 4027.84 4027.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1680 0.000128 4096 170 6680 147672 28.4385 2563.52 838.299 3430.32 3430.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1680 0.000128 4096 170 6680 147904 28.4628 4624.23 838.31 5491.05 5491.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1680 0.000128 4096 170 6680 147840 28.4473 2812.9 838.213 3679.62 3679.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1680 0.000128 4096 170 6680 147648 28.4385 2323.51 837.499 3189.51 3189.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1680 0.000128 4096 170 6680 147888 28.4447 4800.42 838.761 5667.68 5667.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1680 0.000128 4096 170 6680 147744 28.4324 3113.06 837.728 3979.28 3979.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1680 0.000128 4096 170 6680 147744 28.4533 2750.39 838.063 3616.96 3617.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1680 0.000128 4096 170 6680 147456 28.4542 2451.31 836.829 3316.66 3316.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1680 0.000128 4096 170 6680 147840 28.4688 4505.5 838.716 5372.74 5372.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1680 0.000128 4096 170 6680 147680 28.4467 3071.97 837.735 3938.21 3938.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1680 0.000128 4096 170 6680 147600 28.4365 2568.13 837.617 3434.24 3434.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1680 0.000128 4096 170 6680 147520 28.4464 2558.08 837.507 3424.09 3424.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1680 0.000128 4096 170 6680 147840 28.4382 4298.26 838.154 5164.91 5164.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1680 0.000128 4096 170 6680 147648 28.4487 3026.39 838.028 3892.92 3892.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1680 0.000128 4096 170 6680 147456 28.4489 2486.46 837.866 3352.83 3352.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1680 0.000128 4096 170 6680 147456 28.4293 2329.72 837.532 3195.74 3195.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1680 0.000128 4096 170 6680 147800 28.4426 4409.01 838.466 5275.98 5276.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1680 0.000128 4096 170 6680 147600 28.446 2993.85 837.186 3859.54 3859.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1680 0.000128 4096 170 6680 147600 28.4466 2681.14 837.823 3547.47 3547.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1680 0.000128 4096 170 6680 147200 28.4684 2373.02 844.203 3245.75 3245.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1680 0.000128 4096 170 6672 147936 28.4547 3621.67 838.72 4488.9 4488.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1680 0.000128 4096 170 6672 147904 28.4588 2319.83 838.918 3187.27 3187.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1680 0.000128 4096 170 6672 147840 28.4263 1922.3 838.029 2788.81 2788.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1680 0.000128 4096 170 6672 147920 28.4426 3505.42 838.056 4371.97 4372.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1680 0.000128 4096 170 6672 147840 28.4308 2293.47 838.475 3160.43 3160.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1680 0.000128 4096 170 6672 147840 28.4363 1872.55 838.094 2739.13 2739.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1680 0.000128 4096 170 6672 147936 28.4465 4866.48 838.166 5733.15 5733.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1680 0.000128 4096 170 6672 147840 28.4321 3064.44 838.556 3931.49 3931.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1680 0.000128 4096 170 6672 147744 28.4241 2467.48 837.825 3333.78 3333.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1680 0.000128 4096 170 6672 147648 28.4425 2086.94 837.975 2953.41 2953.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1680 0.000128 4096 170 6672 147896 28.4524 4494.05 838.823 5361.38 5361.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1680 0.000128 4096 170 6672 147840 28.4545 2848.5 838.072 3715.08 3715.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1680 0.000128 4096 170 6672 147672 28.4311 2338.97 837.17 3204.63 3204.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1680 0.000128 4096 170 6672 147616 28.458 2104.02 838.165 2970.7 2970.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1680 0.000128 4096 170 6672 147904 28.4508 4236.26 838.932 5103.7 5103.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1680 0.000128 4096 170 6672 147840 28.4464 2680.54 838.158 3547.2 3547.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1680 0.000128 4096 170 6672 147648 28.4508 2195.7 837.627 3061.84 3061.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1680 0.000128 4096 170 6672 147712 28.4555 1942.75 838.911 2810.18 2810.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1680 0.000128 4096 170 6672 147888 28.4368 4345.2 838.082 5211.78 5211.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1680 0.000128 4096 170 6672 147744 28.4508 3004.08 837.635 3870.22 3870.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1680 0.000128 4096 170 6672 147744 28.4452 2536.45 838.785 3403.73 3403.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1680 0.000128 4096 170 6672 147456 28.4486 2527.74 837.529 3393.77 3393.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1680 0.000128 4096 170 6672 147840 28.4263 4297.57 837.894 5163.95 5164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1680 0.000128 4096 170 6672 147680 28.4533 3043.73 837.555 3909.8 3909.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1680 0.000128 4096 170 6672 147600 28.442 2510.03 837.56 3376.09 3376.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1680 0.000128 4096 170 6672 147520 28.4568 2329.89 838.151 3196.56 3196.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1680 0.000128 4096 170 6650 147968 28.418 3759.8 838.863 4627.14 4627.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1680 0.000128 4096 170 6650 147904 28.4037 2398.15 838.127 3264.73 3264.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1680 0.000128 4096 170 6650 147840 28.4054 1968.9 837.647 2835.01 2835.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1680 0.000128 4096 170 6650 147960 28.4153 3513.2 838.941 4380.61 4380.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1680 0.000128 4096 170 6650 147920 28.4204 2256.86 837.98 3123.31 3123.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1680 0.000128 4096 170 6650 147840 28.3647 1879.75 837.78 2745.95 2746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1680 0.000128 4096 170 6650 147840 28.4262 1618.73 838.977 2486.19 2486.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1680 0.000128 4096 170 6650 147936 28.412 4765.2 838.772 5632.44 5632.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1680 0.000128 4096 170 6650 147840 28.4104 2974.05 838.502 3841.02 3841.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1680 0.000128 4096 170 6650 147744 28.3968 2423.89 838.145 3290.49 3290.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1680 0.000128 4096 170 6650 147648 28.3988 2063.14 838.095 2929.68 2929.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1680 0.000128 4096 170 6650 147952 28.3929 4391.17 838.213 5257.83 5257.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1680 0.000128 4096 170 6650 147840 28.3998 2787.69 837.916 3654.06 3654.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1680 0.000128 4096 170 6650 147840 28.3955 2286.24 838.007 3152.7 3152.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1680 0.000128 4096 170 6650 147616 28.4095 2052.29 837.501 2918.26 2918.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1680 0.000128 4096 170 6650 147904 28.4086 4224.76 838 5091.23 5091.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1680 0.000128 4096 170 6650 147840 28.3929 2751.08 837.988 3617.52 3617.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1680 0.000128 4096 170 6650 147648 28.4079 2256.95 837.99 3123.4 3123.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1680 0.000128 4096 170 6650 147712 28.4019 1970.3 837.993 2836.75 2836.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1680 0.000128 4096 170 6650 147888 28.3476 4495.94 838.557 5362.9 5362.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1680 0.000128 4096 170 6650 147744 28.402 3192.83 838.248 4059.54 4059.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1680 0.000128 4096 170 6650 147744 28.3414 2628.3 838.081 3494.78 3494.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1680 0.000128 4096 170 6650 147456 28.4037 2471.35 836.551 3336.36 3336.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1680 0.000128 4096 170 6650 147600 28.3443 2260.17 838.569 3127.14 3127.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1680 0.000128 4096 170 6650 147920 28.414 4337.87 838.007 5204.34 5204.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1680 0.000128 4096 170 6650 147840 28.4167 2973.93 838.155 3840.56 3840.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1680 0.000128 4096 170 6650 147600 28.3976 2555.08 837.279 3420.81 3420.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1680 0.000128 4096 170 6650 147520 28.4062 2321.37 837.902 3187.73 3187.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1680 0.000128 4096 170 6650 147600 28.414 2237.77 838.287 3104.53 3104.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1680 0.000128 4096 170 6660 147968 28.4297 3483.69 838.14 4350.31 4350.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1680 0.000128 4096 170 6660 147904 28.4445 2278.96 838.554 3146.01 3146.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1680 0.000128 4096 170 6660 147840 28.4131 1840.34 838.803 2707.61 2707.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1680 0.000128 4096 170 6660 147840 28.4242 1598.55 837.99 2465.02 2465.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1680 0.000128 4096 170 6660 147960 28.439 4787.75 838.927 5655.17 5655.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1680 0.000128 4096 170 6660 147920 28.4323 2980.19 839.108 3847.79 3847.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1680 0.000128 4096 170 6660 147840 28.4261 2425 838.007 3291.48 3291.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1680 0.000128 4096 170 6660 147840 28.4288 2057.97 838.926 2925.38 2925.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1680 0.000128 4096 170 6660 147936 28.4251 4398.61 838.263 5265.36 5265.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1680 0.000128 4096 170 6660 147840 28.46 2756.72 837.884 3623.12 3623.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1680 0.000128 4096 170 6660 147744 28.4184 2268.44 838.24 3135.16 3135.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1680 0.000128 4096 170 6660 147648 28.414 2042.08 838.137 2908.69 2908.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1680 0.000128 4096 170 6660 147600 28.4375 1770.93 838.349 2637.78 2637.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1680 0.000128 4096 170 6660 147896 28.4106 4202.62 838.767 5069.86 5069.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1680 0.000128 4096 170 6660 147840 28.4184 2665.69 837.81 3531.97 3532.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1680 0.000128 4096 170 6660 147672 28.4365 2237.37 837.956 3103.82 3103.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1680 0.000128 4096 170 6660 147616 28.4191 1964.75 837.495 2830.72 2830.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1680 0.000128 4096 170 6660 147560 28.4083 1732.51 837.227 2598.2 2598.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1680 0.000128 4096 170 6660 147904 28.4425 3827.25 838.044 4693.8 4693.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1680 0.000128 4096 170 6660 147840 28.4431 2557.83 838.852 3425.18 3425.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1680 0.000128 4096 170 6660 147648 28.4322 2110.88 837.409 2976.77 2976.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1680 0.000128 4096 170 6660 147712 28.4252 1879.44 838.679 2746.6 2746.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1680 0.000128 4096 170 6660 147520 28.4303 1731.55 837.939 2597.98 2598.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1680 0.000128 4096 170 6656 147968 28.4555 3424.77 838.209 4291.5 4291.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1680 0.000128 4096 170 6656 147904 28.4427 2193.53 837.843 3059.87 3059.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1680 0.000128 4096 170 6656 147840 28.434 1813.75 837.855 2680.1 2680.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1680 0.000128 4096 170 6656 147840 28.4529 1569.36 847.045 2444.91 2444.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1680 0.000128 4096 170 6656 147960 28.4534 4614.62 838.808 5481.94 5482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1680 0.000128 4096 170 6656 147920 28.4677 2803.86 838.894 3671.27 3671.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1680 0.000128 4096 170 6656 147840 28.4331 2322.52 837.976 3188.99 3189.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1680 0.000128 4096 170 6656 147840 28.4637 1992.39 838.908 2859.81 2859.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1680 0.000128 4096 170 6656 147800 28.4451 1817.9 838.195 2684.6 2684.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1680 0.000128 4096 170 6656 147936 28.448 4235.47 838.823 5102.8 5102.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1680 0.000128 4096 170 6656 147840 28.4284 2653.17 837.969 3519.62 3519.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1680 0.000128 4096 170 6656 147744 28.4283 2183.07 838.412 3049.96 3050.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1680 0.000128 4096 170 6656 147648 28.4467 1936.58 837.55 2802.63 2802.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1680 0.000128 4096 170 6656 147600 28.4388 1703.54 837.112 2569.15 2569.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1680 0.000128 4096 170 6656 147952 28.4544 3994.72 838.312 4861.55 4861.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1680 0.000128 4096 170 6656 147840 28.4204 2539.66 837.723 3405.85 3405.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1680 0.000128 4096 170 6656 147840 28.4413 2143.16 838.93 3010.58 3010.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1680 0.000128 4096 170 6656 147616 28.444 1880.11 838.145 2746.76 2746.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1680 0.000128 4096 170 6656 147560 28.4321 1663.98 837.283 2529.75 2529.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1680 0.000128 4096 170 6656 147904 28.4444 3812.56 838.81 4679.87 4680
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1680 0.000128 4096 170 6656 147840 28.4616 2481.66 838.456 3348.63 3348.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1680 0.000128 4096 170 6656 147648 28.4446 2041.06 838.14 2907.7 2907.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1680 0.000128 4096 170 6656 147712 28.4616 1826.3 838.93 2693.75 2693.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1680 0.000128 4096 170 6656 147520 28.4442 1675.46 837.972 2541.92 2541.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1680 0.000128 4096 170 6656 147456 28.4405 1540.2 838.033 2406.72 2406.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1680 0.000128 4096 170 6656 147984 28.457 3410.57 838.328 4277.41 4277.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1680 0.000128 4096 170 6656 147968 28.4526 3817.2 838.727 4684.44 4684.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1680 0.000128 4096 170 6656 147904 28.4621 2469.8 838.819 3337.14 3337.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1680 0.000128 4096 170 6656 147840 28.4533 2014.4 837.97 2880.88 2880.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1680 0.000128 4096 170 6656 147840 28.4573 1799.06 838.809 2666.39 2666.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1680 0.000128 4096 170 6656 147840 28.4611 1647.37 838.302 2514.19 2514.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1680 0.000128 4096 170 6656 147648 28.4429 1519.87 837.348 2385.72 2385.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1680 0.000128 4096 170 6656 147616 28.4452 1426.33 838.039 2292.88 2292.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1680 0.000128 4096 170 6656 147712 28.4505 1358.94 837.788 2225.24 2225.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1680 0.000128 4096 170 6660 147616 28.4239 1325.76 837.973 2192.22 2192.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1680 0.000128 4096 170 6656 147616 28.4406 1295.74 837.376 2161.62 2161.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1680 0.000128 4096 170 6650 147560 28.4058 1330.07 837.221 2195.75 2195.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1680 0.000128 4096 170 6672 147560 28.4365 1328.35 838.138 2194.98 2195.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1680 0.000128 4096 170 6656 147840 28.4426 1524.93 838.019 2391.45 2391.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1680 0.000128 4096 170 6656 147360 28.4466 2302.36 846.621 3177.49 3177.55
