// Seed: 2716660137
module module_0 #(
    parameter id_3 = 32'd65
) (
    id_1,
    id_2
);
  output supply0 id_2;
  output wire id_1;
  logic _id_3;
  assign module_1.id_3 = 0;
  wire [id_3 : -1  !==  1] id_4;
  assign id_2 = 1;
  logic id_5 = {id_5, 1, 1, id_4 * 1 - id_3};
  assign id_1 = id_5;
endmodule
module module_1 (
    output wand  id_0,
    output tri   id_1,
    output uwire id_2,
    output wire  id_3
);
  logic id_5;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
