


ARM Macro Assembler    Page 1 


    1 00000000         ;(p803 datasheet de lm3s9b92.pdf)
    2 00000000         ;; RD BV - Evalbot (Cortex M3 de Texas Instrument);
    3 00000000         ; Configure and display content on OLED
    4 00000000         
    5 00000000         ;----------------------------------------SYSTEM VAR-----
                       ------------------;
    6 00000000         
    7 00000000 400FE104 
                       SYSCTL_RCGC1_R
                               EQU              0X400FE104  ; SYSCTL_RCGC1_R (p
                                                            283 datasheet de lm
                                                            3s9b92.pdf)
    8 00000000         
    9 00000000         ; This register controls the clock gating logic in norma
                       l Run mode
   10 00000000 400FE108 
                       SYSCTL_RCGC2_R
                               EQU              0x400FE108  ; SYSCTL_RCGC2_R (p
                                                            291 datasheet de lm
                                                            3s9b92.pdf)
   11 00000000         
   12 00000000         ;----------------------------------------GPIO VAR-------
                       ----------------;
   13 00000000         
   14 00000000 40026000 
                       GPIO_PORT_G_BASE
                               EQU              0x40026000
   15 00000000         
   16 00000000 00000420 
                       GPIO_AFSEL
                               EQU              0X420       ;GPIO Alternate Fun
                                                            ction Select (p426 
                                                            datasheet de lm3s9b
                                                            92.pdf)
   17 00000000         
   18 00000000 0000050C 
                       GPIO_O_DR
                               EQU              0X50C       ;GPIO Open Drain Se
                                                            lect (p431 datashee
                                                            t de lm3s9b92.pdf)
   19 00000000         
   20 00000000 0000052C 
                       GPIO_0_PCTL
                               EQU              0X52C       ;GPIO Port Control 
                                                            (p426 datasheet de 
                                                            lm3s9b92.pdf)
   21 00000000         
   22 00000000         ;----------------------------------------I2C VAR--------
                       ---------------;
   23 00000000         
   24 00000000 40021000 
                       I2C_1   EQU              0x40021000  ;(p818 datasheet de
                                                             lm3s9b92.pdf)
   25 00000000         
   26 00000000 00000020 
                       I2C_M_CR
                               EQU              0x020       ;I2C Master Configu
                                                            ration (p818 datash
                                                            eet de lm3s9b92.pdf



ARM Macro Assembler    Page 2 


                                                            )
   27 00000000         
   28 00000000 0000000C 
                       I2C_M_TPR
                               EQU              0x00C       ;I2C Master Timer P
                                                            eriod (p813 datashe
                                                            et de lm3s9b92.pdf)
                                                            
   29 00000000         
   30 00000000 00000000 
                       I2C_M_SA
                               EQU              0x000       ;I2C Master Slave A
                                                            dress (p806 datashe
                                                            et de lm3s9b92.pdf)
                                                            
   31 00000000         
   32 00000000 00000008 
                       I2C_M_DR
                               EQU              0x008       ;I2C Master Data (p
                                                            812 datasheet de lm
                                                            3s9b92.pdf)
   33 00000000         
   34 00000000 00000004 
                       I2C_M_CS
                               EQU              0x004       ;I2C Master Control
                                                            /Status (p807 datas
                                                            heet de lm3s9b92.pd
                                                            f)
   35 00000000         
   36 00000000         ;----------------------------------------PINS-----------
                       ------------;
   37 00000000 00000003 
                       BROCHE_G_0_1
                               EQU              0X03
   38 00000000         
   39 00000000                 AREA             _CONFIG_OLED_, CODE, READONLY
   40 00000000                 ENTRY
   41 00000000         
   42 00000000                 EXPORT           __CONFIG_0LED
   43 00000000                 EXPORT           __DISPLAY_BYTE_DATA
   44 00000000         
   45 00000000         ;----------------------------------------START OLED CONF
                       IGURATION-----------------------------------------------
                       -;
   46 00000000         __CONFIG_0LED
   47 00000000         ; ;; Enable the I2C peripheral clock   (p279 datasheet d
                       e lm3s9B96.pdf)
   48 00000000 4E1D            LDR              R6, =SYSCTL_RCGC1_R ;; RCGC1
   49 00000002 6830            LDR              R0, [R6]
   50 00000004 F040 0010       ORR              R0, R0, #0x00000010 
                                                            ;; Enable I2C CLock
                                                            
   51 00000008 6030            STR              R0, [R6]
   52 0000000A         
   53 0000000A         ; ;; Enable the Port G peripheral clock  (p1261 & 291 da
                       tasheet de lm3s9B96.pdf)
   54 0000000A 4E1C            LDR              R6, =SYSCTL_RCGC2_R ;; RCGC2
   55 0000000C 6830            LDR              R0, [R6]
   56 0000000E F040 0060       ORR              R0, R0, #0x60 ;; Enable clock o



ARM Macro Assembler    Page 3 


                                                            n GPIO G (0x40 == 0
                                                            b0100 0000) where O
                                                            LED were connected 
                                                            on (0x03 == 0b0000 
                                                            0011)
   57 00000012         ; ;;              (GPIO::HGFE DCBA)     
   58 00000012 6030            STR              R0, [R6]
   59 00000014         
   60 00000014         ; ;; "There must be a delay of 3 system clocks before an
                       y GPIO reg. access  (p413 datasheet de lm3s9B92.pdf)
   61 00000014 BF00            NOP
   62 00000016 BF00            NOP
   63 00000018 BF00            NOP
   64 0000001A         
   65 0000001A         ;Follow (p803 datasheet de lm3s9B92.pdf) for make this c
                       onfiguration
   66 0000001A         ;----------------------------------------GPIO CONFIGURAT
                       ION-----------------------;
   67 0000001A         
   68 0000001A         ;Alternate Function Select (AFSEL) (p 426), PE2 et PE3 u
                       se QEI so Alternate funct
   69 0000001A         ;;so PE2 et PE3 = 1
   70 0000001A 4E19            LDR              R6, = GPIO_PORT_G_BASE+GPIO_AFS
EL
   71 0000001C F046 0003       ORR              R0, R6, #0x03
   72 00000020 6030            STR              R0, [R6]
   73 00000022         
   74 00000022 F04F 0600       LDR              R6, =0x00
   75 00000026         
   76 00000026         ;;GPIO Open Drain Select (GPIOODR) (p431)
   77 00000026 4E17            LDR              R6, =GPIO_PORT_G_BASE+GPIO_O_DR
 
                                                            ;; Enable the I2C p
                                                            ins for open-drain 
                                                            operation
   78 00000028 F04F 0001       LDR              R0, =0x01
   79 0000002C 6030            STR              R0, [R6]
   80 0000002E         
   81 0000002E         ;;GPIO Port Control (GPIOPCTL) (p444)
   82 0000002E 4E16            LDR              R6, =GPIO_PORT_G_BASE+GPIO_0_PC
TL 
                                                            ;; Configure PORT
   83 00000030 F04F 0003       LDR              R0, =0x03   ;Switch on I2C on P
                                                            ort G0 & G1 with pu
                                                            t 1 on the third bi
                                                            t
   84 00000034 6030            STR              R0, [R6]
   85 00000036         
   86 00000036         ;----------------------------------------I2C CONFIGURATI
                       ON-----------------------;
   87 00000036         
   88 00000036 4E15            LDR              R6, =I2C_1+I2C_M_CR ;; Initiali
                                                            ze the I2C master
   89 00000038 F04F 0010       LDR              R0, =0x00000010
   90 0000003C 6030            STR              R0, [R6]
   91 0000003E         
   92 0000003E 4E14            LDR              R6, =I2C_1+I2C_M_TPR ;; Set the
                                                             number of system c
                                                            lock periods in one



ARM Macro Assembler    Page 4 


                                                             SCL clock period 
   93 00000040 F04F 0009       LDR              R0, =0x00000009
   94 00000044 6030            STR              R0, [R6]
   95 00000046         
   96 00000046 4E13            LDR              R6, =I2C_1+I2C_M_SA ;; Set the 
                                                            number of system cl
                                                            ock periods in one 
                                                            SCL clock period 
   97 00000048 F04F 0076       LDR              R0, =0x00000076
   98 0000004C 6030            STR              R0, [R6]
   99 0000004E         
  100 0000004E 4770            BX               LR
  101 00000050         ;----------------------------------------END OLED CONFIG
                       URATION------------------------------------------------;
                       
  102 00000050         
  103 00000050         ;----------------------------------------START DISPLAY B
                       YTE DATA CONFIGURATION----------------------------------
                       --------------;
  104 00000050         
  105 00000050         __DISPLAY_BYTE_DATA
  106 00000050 4E11            LDR              R6, =I2C_0+I2C_M_CR ;;Prepare d
                                                            ata to be transmitt
                                                            ed
  107 00000052 6032            STR              R2, [R6]
  108 00000054         
  109 00000054 4E10            LDR              R6, =I2C_0+I2C_M_CS ;;Initiate 
                                                            a single byte trans
                                                            mit of data from Ma
                                                            ster to Slave
  110 00000056 F04F 0007       LDR              R0, =0X00000007
  111 0000005A 6032            STR              R2, [R6]
  112 0000005C         
  113 0000005C         start_while_transmission_is_not_clear
  114 0000005C         ;Check if I2C are finished to transmit
  115 0000005C F04F 0020       LDR              R0, =2_00100000
  116 00000060 4631            MOV              R1, R6
  117 00000062 EA00 0001       AND              R0, R1
  118 00000066         
  119 00000066 2801            CMP              R0, #1      ;If the bus it's bu
                                                            sy we return to the
                                                             start
  120 00000068 D0F8            BEQ              start_while_transmission_is_not
_clear
  121 0000006A         end_while_transmission_is_not_clear
  122 0000006A         
  123 0000006A F04F 0002       LDR              R0, =2_00000010
  124 0000006E 4631            MOV              R1, R6
  125 00000070 EA00 0001       AND              R0, R1
  126 00000074         
  127 00000074 2800            CMP              R0, #0      ;Check if the bus d
                                                            oesn't throw error
  128 00000076         
  129 00000076 4770            BX               LR
  130 00000078         ;----------------------------------------END DISPLAY BYT
                       E DATA CONFIGURATION------------------------------------
                       ------------;
  131 00000078         
  132 00000078                 END



ARM Macro Assembler    Page 5 


              400FE104 
              400FE108 
              40026420 
              4002650C 
              4002652C 
              40021020 
              4002100C 
              40021000 
              00000000 
              00000000 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M3 --apcs=interw
ork --depend=.\objects\rd_bv_config_oled.d -o.\objects\rd_bv_config_oled.o -I.\
RTE\_Target_1 -ID:\ProgramFiles\Armv52\ARM\CMSIS\5.5.1\CMSIS\Core\Include -ID:\
ProgramFiles\Armv52\ARM\CMSIS\5.5.1\Device\ARM\ARMCM3\Include --predefine="__EV
AL SETA 1" --predefine="__UVISION_VERSION SETA 528" --predefine="_RTE_ SETA 1" 
--predefine="ARMCM3 SETA 1" --list=.\listings\rd_bv_config_oled.lst RD_BV_CONFI
G_OLED.s
