// Seed: 3831297048
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input tri1 id_2
);
  id_4(
      id_1, id_1 ^ id_0, !id_1 - id_1 * (id_1), id_0, id_0
  );
  assign id_4 = id_4;
endmodule
module module_1 (
    input wire id_0,
    input tri id_1,
    output wire id_2,
    input tri0 id_3,
    input supply0 id_4,
    output wire id_5,
    input wor id_6,
    input tri id_7,
    input tri0 id_8,
    input tri id_9,
    input wor id_10,
    input tri1 id_11,
    input tri0 id_12,
    input tri id_13,
    input wand id_14,
    input tri id_15,
    input tri0 id_16,
    output wor id_17,
    input supply0 id_18,
    output supply0 id_19,
    output supply1 id_20
);
  id_22(
      id_4, 1'b0, id_11, (1) & id_10
  ); module_0(
      id_9, id_10, id_1
  );
endmodule
