Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/software/vivado-2023.2/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pc_adder
Compiling module xil_defaultlib.inst_memory
Compiling module xil_defaultlib.ifid_pipeline_reg
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.reg_multiplex
Compiling module xil_defaultlib.forward_a_mux
Compiling module xil_defaultlib.forward_b_mux
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.immediate_extender
Compiling module xil_defaultlib.id_exe_pipeline_reg
Compiling module xil_defaultlib.alu_multiplex
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exemem_pipeline_reg
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.memwb_pipeline_reg
Compiling module xil_defaultlib.wb_mux
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
