
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 632 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/step3/step3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/step3/step3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/step3/step3.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/step3/step3.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/step3/step3.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/step3/step3.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/INTRA/rauno.padari/workspace/soc-audio-mixer/ip_repo/zedboard_audio/constraints/zed_audio.xdc]
Finished Parsing XDC File [/home/INTRA/rauno.padari/workspace/soc-audio-mixer/ip_repo/zedboard_audio/constraints/zed_audio.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1205.816 ; gain = 300.223 ; free physical = 9671 ; free virtual = 14748
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -154 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1214.828 ; gain = 6.012 ; free physical = 9666 ; free virtual = 14743
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: dfb93381

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.87 . Memory (MB): peak = 1681.336 ; gain = 0.000 ; free physical = 9307 ; free virtual = 14376

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 16 cells.
Phase 2 Constant Propagation | Checksum: 16714b586

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1681.336 ; gain = 0.000 ; free physical = 9306 ; free virtual = 14375

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 2032 unconnected nets.
INFO: [Opt 31-11] Eliminated 269 unconnected cells.
Phase 3 Sweep | Checksum: 11e748a9e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1681.336 ; gain = 0.000 ; free physical = 9306 ; free virtual = 14375

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1681.336 ; gain = 0.000 ; free physical = 9306 ; free virtual = 14375
Ending Logic Optimization Task | Checksum: 11e748a9e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1681.336 ; gain = 0.000 ; free physical = 9306 ; free virtual = 14375
Implement Debug Cores | Checksum: 84f7fbb8
Logic Optimization | Checksum: 84f7fbb8

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 2
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: a595ea14

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1687.336 ; gain = 0.000 ; free physical = 9296 ; free virtual = 14365
Ending Power Optimization Task | Checksum: a595ea14

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1687.336 ; gain = 6.000 ; free physical = 9296 ; free virtual = 14365
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1687.336 ; gain = 481.520 ; free physical = 9296 ; free virtual = 14365
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1719.352 ; gain = 0.000 ; free physical = 9295 ; free virtual = 14365
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/step3/step3.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -154 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 5fc656d6

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1721.352 ; gain = 0.000 ; free physical = 9292 ; free virtual = 14364

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1721.352 ; gain = 0.000 ; free physical = 9292 ; free virtual = 14364
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1721.352 ; gain = 0.000 ; free physical = 9291 ; free virtual = 14364

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 511a382b

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.96 . Memory (MB): peak = 1721.352 ; gain = 0.000 ; free physical = 9291 ; free virtual = 14364
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 511a382b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1757.352 ; gain = 36.000 ; free physical = 9267 ; free virtual = 14339

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 511a382b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1757.352 ; gain = 36.000 ; free physical = 9267 ; free virtual = 14339

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: f7b5bd48

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1757.352 ; gain = 36.000 ; free physical = 9267 ; free virtual = 14339
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12b4c62f9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1757.352 ; gain = 36.000 ; free physical = 9267 ; free virtual = 14339

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 1cab8f45d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1757.352 ; gain = 36.000 ; free physical = 9235 ; free virtual = 14307
Phase 2.2.1 Place Init Design | Checksum: 17842d18b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1795.148 ; gain = 73.797 ; free physical = 9175 ; free virtual = 14247
Phase 2.2 Build Placer Netlist Model | Checksum: 17842d18b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1795.148 ; gain = 73.797 ; free physical = 9175 ; free virtual = 14247

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 17842d18b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1795.148 ; gain = 73.797 ; free physical = 9175 ; free virtual = 14247
Phase 2.3 Constrain Clocks/Macros | Checksum: 17842d18b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1795.148 ; gain = 73.797 ; free physical = 9175 ; free virtual = 14247
Phase 2 Placer Initialization | Checksum: 17842d18b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1795.148 ; gain = 73.797 ; free physical = 9175 ; free virtual = 14247

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1092f3a59

Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 1846.555 ; gain = 125.203 ; free physical = 9143 ; free virtual = 14215

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1092f3a59

Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 1846.555 ; gain = 125.203 ; free physical = 9143 ; free virtual = 14215

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: be23e0d2

Time (s): cpu = 00:00:59 ; elapsed = 00:00:30 . Memory (MB): peak = 1846.555 ; gain = 125.203 ; free physical = 9143 ; free virtual = 14215

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: c878ff03

Time (s): cpu = 00:00:59 ; elapsed = 00:00:30 . Memory (MB): peak = 1846.555 ; gain = 125.203 ; free physical = 9143 ; free virtual = 14215

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: c878ff03

Time (s): cpu = 00:00:59 ; elapsed = 00:00:31 . Memory (MB): peak = 1846.555 ; gain = 125.203 ; free physical = 9143 ; free virtual = 14215

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 6a475605

Time (s): cpu = 00:01:03 ; elapsed = 00:00:32 . Memory (MB): peak = 1846.555 ; gain = 125.203 ; free physical = 9143 ; free virtual = 14215

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1523c8806

Time (s): cpu = 00:01:03 ; elapsed = 00:00:32 . Memory (MB): peak = 1846.555 ; gain = 125.203 ; free physical = 9143 ; free virtual = 14215

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 14894f348

Time (s): cpu = 00:01:08 ; elapsed = 00:00:36 . Memory (MB): peak = 1846.555 ; gain = 125.203 ; free physical = 9143 ; free virtual = 14215
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 14894f348

Time (s): cpu = 00:01:08 ; elapsed = 00:00:36 . Memory (MB): peak = 1846.555 ; gain = 125.203 ; free physical = 9143 ; free virtual = 14215

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 14894f348

Time (s): cpu = 00:01:09 ; elapsed = 00:00:36 . Memory (MB): peak = 1846.555 ; gain = 125.203 ; free physical = 9143 ; free virtual = 14215

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 14894f348

Time (s): cpu = 00:01:09 ; elapsed = 00:00:36 . Memory (MB): peak = 1846.555 ; gain = 125.203 ; free physical = 9143 ; free virtual = 14215
Phase 4.6 Small Shape Detail Placement | Checksum: 14894f348

Time (s): cpu = 00:01:09 ; elapsed = 00:00:36 . Memory (MB): peak = 1846.555 ; gain = 125.203 ; free physical = 9143 ; free virtual = 14215

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 14894f348

Time (s): cpu = 00:01:09 ; elapsed = 00:00:37 . Memory (MB): peak = 1846.555 ; gain = 125.203 ; free physical = 9143 ; free virtual = 14215
Phase 4 Detail Placement | Checksum: 14894f348

Time (s): cpu = 00:01:09 ; elapsed = 00:00:37 . Memory (MB): peak = 1846.555 ; gain = 125.203 ; free physical = 9143 ; free virtual = 14215

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 12777fa96

Time (s): cpu = 00:01:10 ; elapsed = 00:00:37 . Memory (MB): peak = 1846.555 ; gain = 125.203 ; free physical = 9143 ; free virtual = 14215

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 12777fa96

Time (s): cpu = 00:01:10 ; elapsed = 00:00:37 . Memory (MB): peak = 1846.555 ; gain = 125.203 ; free physical = 9143 ; free virtual = 14215

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 13a249a7b

Time (s): cpu = 00:01:42 ; elapsed = 00:01:04 . Memory (MB): peak = 1846.555 ; gain = 125.203 ; free physical = 9144 ; free virtual = 14216
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.700. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 13a249a7b

Time (s): cpu = 00:01:42 ; elapsed = 00:01:04 . Memory (MB): peak = 1846.555 ; gain = 125.203 ; free physical = 9144 ; free virtual = 14216
Phase 5.2.2 Post Placement Optimization | Checksum: 13a249a7b

Time (s): cpu = 00:01:42 ; elapsed = 00:01:04 . Memory (MB): peak = 1846.555 ; gain = 125.203 ; free physical = 9144 ; free virtual = 14216
Phase 5.2 Post Commit Optimization | Checksum: 13a249a7b

Time (s): cpu = 00:01:42 ; elapsed = 00:01:04 . Memory (MB): peak = 1846.555 ; gain = 125.203 ; free physical = 9144 ; free virtual = 14216

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 13a249a7b

Time (s): cpu = 00:01:42 ; elapsed = 00:01:04 . Memory (MB): peak = 1846.555 ; gain = 125.203 ; free physical = 9144 ; free virtual = 14216

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 13a249a7b

Time (s): cpu = 00:01:42 ; elapsed = 00:01:04 . Memory (MB): peak = 1846.555 ; gain = 125.203 ; free physical = 9144 ; free virtual = 14216

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 13a249a7b

Time (s): cpu = 00:01:42 ; elapsed = 00:01:04 . Memory (MB): peak = 1846.555 ; gain = 125.203 ; free physical = 9144 ; free virtual = 14216
Phase 5.5 Placer Reporting | Checksum: 13a249a7b

Time (s): cpu = 00:01:42 ; elapsed = 00:01:04 . Memory (MB): peak = 1846.555 ; gain = 125.203 ; free physical = 9144 ; free virtual = 14216

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 186fddc60

Time (s): cpu = 00:01:42 ; elapsed = 00:01:04 . Memory (MB): peak = 1846.555 ; gain = 125.203 ; free physical = 9144 ; free virtual = 14216
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 186fddc60

Time (s): cpu = 00:01:42 ; elapsed = 00:01:04 . Memory (MB): peak = 1846.555 ; gain = 125.203 ; free physical = 9144 ; free virtual = 14216
Ending Placer Task | Checksum: 11f20bb19

Time (s): cpu = 00:01:42 ; elapsed = 00:01:04 . Memory (MB): peak = 1846.555 ; gain = 125.203 ; free physical = 9144 ; free virtual = 14216
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:45 ; elapsed = 00:01:06 . Memory (MB): peak = 1846.555 ; gain = 127.191 ; free physical = 9144 ; free virtual = 14216
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1846.555 ; gain = 0.000 ; free physical = 9119 ; free virtual = 14217
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1846.555 ; gain = 0.000 ; free physical = 9138 ; free virtual = 14215
report_utilization: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.45 . Memory (MB): peak = 1846.555 ; gain = 0.000 ; free physical = 9138 ; free virtual = 14215
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1846.555 ; gain = 0.000 ; free physical = 9138 ; free virtual = 14215
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -154 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15d53bd4e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1867.215 ; gain = 20.660 ; free physical = 9094 ; free virtual = 14172

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15d53bd4e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1873.215 ; gain = 26.660 ; free physical = 9091 ; free virtual = 14169

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 15d53bd4e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1889.215 ; gain = 42.660 ; free physical = 9075 ; free virtual = 14153
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1b0ec4912

Time (s): cpu = 00:00:45 ; elapsed = 00:00:26 . Memory (MB): peak = 1923.941 ; gain = 77.387 ; free physical = 9040 ; free virtual = 14118
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.695 | TNS=-222.357| WHS=-2.070 | THS=-366.817|

Phase 2 Router Initialization | Checksum: 11410ca76

Time (s): cpu = 00:00:52 ; elapsed = 00:00:28 . Memory (MB): peak = 1923.941 ; gain = 77.387 ; free physical = 9040 ; free virtual = 14117

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: a94d35c2

Time (s): cpu = 00:03:06 ; elapsed = 00:01:05 . Memory (MB): peak = 2768.938 ; gain = 922.383 ; free physical = 8193 ; free virtual = 13270

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1666
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 145fecc26

Time (s): cpu = 00:05:08 ; elapsed = 00:01:45 . Memory (MB): peak = 2768.938 ; gain = 922.383 ; free physical = 8199 ; free virtual = 13277
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.773 | TNS=-880.081| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 214adb13b

Time (s): cpu = 00:05:08 ; elapsed = 00:01:45 . Memory (MB): peak = 2768.938 ; gain = 922.383 ; free physical = 8199 ; free virtual = 13277

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 19608c4e8

Time (s): cpu = 00:05:09 ; elapsed = 00:01:46 . Memory (MB): peak = 2768.938 ; gain = 922.383 ; free physical = 8199 ; free virtual = 13277
Phase 4.1.2 GlobIterForTiming | Checksum: 210652fc0

Time (s): cpu = 00:05:09 ; elapsed = 00:01:46 . Memory (MB): peak = 2768.938 ; gain = 922.383 ; free physical = 8199 ; free virtual = 13277
Phase 4.1 Global Iteration 0 | Checksum: 210652fc0

Time (s): cpu = 00:05:09 ; elapsed = 00:01:46 . Memory (MB): peak = 2768.938 ; gain = 922.383 ; free physical = 8199 ; free virtual = 13277

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1029b277d

Time (s): cpu = 00:05:10 ; elapsed = 00:01:46 . Memory (MB): peak = 2768.938 ; gain = 922.383 ; free physical = 8199 ; free virtual = 13276
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.773 | TNS=-880.081| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: f050062c

Time (s): cpu = 00:05:10 ; elapsed = 00:01:47 . Memory (MB): peak = 2768.938 ; gain = 922.383 ; free physical = 8198 ; free virtual = 13276
Phase 4 Rip-up And Reroute | Checksum: f050062c

Time (s): cpu = 00:05:10 ; elapsed = 00:01:47 . Memory (MB): peak = 2768.938 ; gain = 922.383 ; free physical = 8198 ; free virtual = 13276

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17b391457

Time (s): cpu = 00:05:13 ; elapsed = 00:01:47 . Memory (MB): peak = 2768.938 ; gain = 922.383 ; free physical = 8198 ; free virtual = 13276
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.773 | TNS=-874.639| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 102999eaf

Time (s): cpu = 00:05:13 ; elapsed = 00:01:48 . Memory (MB): peak = 2768.938 ; gain = 922.383 ; free physical = 8198 ; free virtual = 13276

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 102999eaf

Time (s): cpu = 00:05:13 ; elapsed = 00:01:48 . Memory (MB): peak = 2768.938 ; gain = 922.383 ; free physical = 8198 ; free virtual = 13276
Phase 5 Delay and Skew Optimization | Checksum: 102999eaf

Time (s): cpu = 00:05:13 ; elapsed = 00:01:48 . Memory (MB): peak = 2768.938 ; gain = 922.383 ; free physical = 8198 ; free virtual = 13276

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1102fffb5

Time (s): cpu = 00:05:17 ; elapsed = 00:01:49 . Memory (MB): peak = 2768.938 ; gain = 922.383 ; free physical = 8198 ; free virtual = 13275
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.773 | TNS=-735.834| WHS=-0.365 | THS=-1.132 |

Phase 6 Post Hold Fix | Checksum: 20f1a7957

Time (s): cpu = 00:05:18 ; elapsed = 00:01:49 . Memory (MB): peak = 2768.938 ; gain = 922.383 ; free physical = 8198 ; free virtual = 13275

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.62302 %
  Global Horizontal Routing Utilization  = 4.12593 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 54.0541%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 70.2703%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.
Phase 7 Route finalize | Checksum: 260e50ace

Time (s): cpu = 00:05:18 ; elapsed = 00:01:49 . Memory (MB): peak = 2768.938 ; gain = 922.383 ; free physical = 8198 ; free virtual = 13275

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 260e50ace

Time (s): cpu = 00:05:18 ; elapsed = 00:01:49 . Memory (MB): peak = 2768.938 ; gain = 922.383 ; free physical = 8198 ; free virtual = 13275

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a00004a9

Time (s): cpu = 00:05:19 ; elapsed = 00:01:51 . Memory (MB): peak = 2768.938 ; gain = 922.383 ; free physical = 8199 ; free virtual = 13276

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1a00004a9

Time (s): cpu = 00:05:23 ; elapsed = 00:01:52 . Memory (MB): peak = 2768.938 ; gain = 922.383 ; free physical = 8199 ; free virtual = 13276
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.773 | TNS=-758.554| WHS=0.052  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1a00004a9

Time (s): cpu = 00:05:23 ; elapsed = 00:01:52 . Memory (MB): peak = 2768.938 ; gain = 922.383 ; free physical = 8199 ; free virtual = 13276
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:23 ; elapsed = 00:01:52 . Memory (MB): peak = 2768.938 ; gain = 922.383 ; free physical = 8199 ; free virtual = 13276

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:26 ; elapsed = 00:01:53 . Memory (MB): peak = 2768.938 ; gain = 922.383 ; free physical = 8199 ; free virtual = 13276
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2784.945 ; gain = 0.000 ; free physical = 8168 ; free virtual = 13278
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/step3/step3.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2784.949 ; gain = 0.000 ; free physical = 8192 ; free virtual = 13276
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -154 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 2784.949 ; gain = 0.000 ; free physical = 8174 ; free virtual = 13276
INFO: [Common 17-206] Exiting Vivado at Thu Jun  2 12:03:26 2016...
