# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Miz_sys.ip_user_files/ip/ila_0/ila_0_sim_netlist.v" \
"../../../../Miz_sys.srcs/sources_1/new/Divider_Multiple_top.v" \
"../../../../Miz_sys.srcs/sim_1/new/Divider_Multiple_top_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
