
main_board.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010f04  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a8  080110d8  080110d8  000210d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08011580  08011580  00021580  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08011588  08011588  00021588  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0801158c  0801158c  0002158c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000000a4  20000000  08011590  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00019f50  200000a8  08011634  000300a8  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  20019ff8  08011634  00039ff8  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000300a4  2**0
                  CONTENTS, READONLY
 10 .debug_info   00038b79  00000000  00000000  000300d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000626d  00000000  00000000  00068c4d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001d58  00000000  00000000  0006eec0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001af8  00000000  00000000  00070c18  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00010431  00000000  00000000  00072710  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000914d  00000000  00000000  00082b41  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0008bc8e  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00007abc  00000000  00000000  0008bd0c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000a8 	.word	0x200000a8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080110bc 	.word	0x080110bc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000ac 	.word	0x200000ac
 800020c:	080110bc 	.word	0x080110bc

08000210 <__aeabi_drsub>:
 8000210:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000214:	e002      	b.n	800021c <__adddf3>
 8000216:	bf00      	nop

08000218 <__aeabi_dsub>:
 8000218:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800021c <__adddf3>:
 800021c:	b530      	push	{r4, r5, lr}
 800021e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000222:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000226:	ea94 0f05 	teq	r4, r5
 800022a:	bf08      	it	eq
 800022c:	ea90 0f02 	teqeq	r0, r2
 8000230:	bf1f      	itttt	ne
 8000232:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000236:	ea55 0c02 	orrsne.w	ip, r5, r2
 800023a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800023e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000242:	f000 80e2 	beq.w	800040a <__adddf3+0x1ee>
 8000246:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800024a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800024e:	bfb8      	it	lt
 8000250:	426d      	neglt	r5, r5
 8000252:	dd0c      	ble.n	800026e <__adddf3+0x52>
 8000254:	442c      	add	r4, r5
 8000256:	ea80 0202 	eor.w	r2, r0, r2
 800025a:	ea81 0303 	eor.w	r3, r1, r3
 800025e:	ea82 0000 	eor.w	r0, r2, r0
 8000262:	ea83 0101 	eor.w	r1, r3, r1
 8000266:	ea80 0202 	eor.w	r2, r0, r2
 800026a:	ea81 0303 	eor.w	r3, r1, r3
 800026e:	2d36      	cmp	r5, #54	; 0x36
 8000270:	bf88      	it	hi
 8000272:	bd30      	pophi	{r4, r5, pc}
 8000274:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000278:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800027c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000280:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000284:	d002      	beq.n	800028c <__adddf3+0x70>
 8000286:	4240      	negs	r0, r0
 8000288:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800028c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000290:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000294:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000298:	d002      	beq.n	80002a0 <__adddf3+0x84>
 800029a:	4252      	negs	r2, r2
 800029c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a0:	ea94 0f05 	teq	r4, r5
 80002a4:	f000 80a7 	beq.w	80003f6 <__adddf3+0x1da>
 80002a8:	f1a4 0401 	sub.w	r4, r4, #1
 80002ac:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b0:	db0d      	blt.n	80002ce <__adddf3+0xb2>
 80002b2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002b6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ba:	1880      	adds	r0, r0, r2
 80002bc:	f141 0100 	adc.w	r1, r1, #0
 80002c0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002c4:	1880      	adds	r0, r0, r2
 80002c6:	fa43 f305 	asr.w	r3, r3, r5
 80002ca:	4159      	adcs	r1, r3
 80002cc:	e00e      	b.n	80002ec <__adddf3+0xd0>
 80002ce:	f1a5 0520 	sub.w	r5, r5, #32
 80002d2:	f10e 0e20 	add.w	lr, lr, #32
 80002d6:	2a01      	cmp	r2, #1
 80002d8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002dc:	bf28      	it	cs
 80002de:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002e2:	fa43 f305 	asr.w	r3, r3, r5
 80002e6:	18c0      	adds	r0, r0, r3
 80002e8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002f0:	d507      	bpl.n	8000302 <__adddf3+0xe6>
 80002f2:	f04f 0e00 	mov.w	lr, #0
 80002f6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002fa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002fe:	eb6e 0101 	sbc.w	r1, lr, r1
 8000302:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000306:	d31b      	bcc.n	8000340 <__adddf3+0x124>
 8000308:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800030c:	d30c      	bcc.n	8000328 <__adddf3+0x10c>
 800030e:	0849      	lsrs	r1, r1, #1
 8000310:	ea5f 0030 	movs.w	r0, r0, rrx
 8000314:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000318:	f104 0401 	add.w	r4, r4, #1
 800031c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000320:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000324:	f080 809a 	bcs.w	800045c <__adddf3+0x240>
 8000328:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800032c:	bf08      	it	eq
 800032e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000332:	f150 0000 	adcs.w	r0, r0, #0
 8000336:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800033a:	ea41 0105 	orr.w	r1, r1, r5
 800033e:	bd30      	pop	{r4, r5, pc}
 8000340:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000344:	4140      	adcs	r0, r0
 8000346:	eb41 0101 	adc.w	r1, r1, r1
 800034a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800034e:	f1a4 0401 	sub.w	r4, r4, #1
 8000352:	d1e9      	bne.n	8000328 <__adddf3+0x10c>
 8000354:	f091 0f00 	teq	r1, #0
 8000358:	bf04      	itt	eq
 800035a:	4601      	moveq	r1, r0
 800035c:	2000      	moveq	r0, #0
 800035e:	fab1 f381 	clz	r3, r1
 8000362:	bf08      	it	eq
 8000364:	3320      	addeq	r3, #32
 8000366:	f1a3 030b 	sub.w	r3, r3, #11
 800036a:	f1b3 0220 	subs.w	r2, r3, #32
 800036e:	da0c      	bge.n	800038a <__adddf3+0x16e>
 8000370:	320c      	adds	r2, #12
 8000372:	dd08      	ble.n	8000386 <__adddf3+0x16a>
 8000374:	f102 0c14 	add.w	ip, r2, #20
 8000378:	f1c2 020c 	rsb	r2, r2, #12
 800037c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000380:	fa21 f102 	lsr.w	r1, r1, r2
 8000384:	e00c      	b.n	80003a0 <__adddf3+0x184>
 8000386:	f102 0214 	add.w	r2, r2, #20
 800038a:	bfd8      	it	le
 800038c:	f1c2 0c20 	rsble	ip, r2, #32
 8000390:	fa01 f102 	lsl.w	r1, r1, r2
 8000394:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000398:	bfdc      	itt	le
 800039a:	ea41 010c 	orrle.w	r1, r1, ip
 800039e:	4090      	lslle	r0, r2
 80003a0:	1ae4      	subs	r4, r4, r3
 80003a2:	bfa2      	ittt	ge
 80003a4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a8:	4329      	orrge	r1, r5
 80003aa:	bd30      	popge	{r4, r5, pc}
 80003ac:	ea6f 0404 	mvn.w	r4, r4
 80003b0:	3c1f      	subs	r4, #31
 80003b2:	da1c      	bge.n	80003ee <__adddf3+0x1d2>
 80003b4:	340c      	adds	r4, #12
 80003b6:	dc0e      	bgt.n	80003d6 <__adddf3+0x1ba>
 80003b8:	f104 0414 	add.w	r4, r4, #20
 80003bc:	f1c4 0220 	rsb	r2, r4, #32
 80003c0:	fa20 f004 	lsr.w	r0, r0, r4
 80003c4:	fa01 f302 	lsl.w	r3, r1, r2
 80003c8:	ea40 0003 	orr.w	r0, r0, r3
 80003cc:	fa21 f304 	lsr.w	r3, r1, r4
 80003d0:	ea45 0103 	orr.w	r1, r5, r3
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f1c4 040c 	rsb	r4, r4, #12
 80003da:	f1c4 0220 	rsb	r2, r4, #32
 80003de:	fa20 f002 	lsr.w	r0, r0, r2
 80003e2:	fa01 f304 	lsl.w	r3, r1, r4
 80003e6:	ea40 0003 	orr.w	r0, r0, r3
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	fa21 f004 	lsr.w	r0, r1, r4
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f094 0f00 	teq	r4, #0
 80003fa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003fe:	bf06      	itte	eq
 8000400:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000404:	3401      	addeq	r4, #1
 8000406:	3d01      	subne	r5, #1
 8000408:	e74e      	b.n	80002a8 <__adddf3+0x8c>
 800040a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800040e:	bf18      	it	ne
 8000410:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000414:	d029      	beq.n	800046a <__adddf3+0x24e>
 8000416:	ea94 0f05 	teq	r4, r5
 800041a:	bf08      	it	eq
 800041c:	ea90 0f02 	teqeq	r0, r2
 8000420:	d005      	beq.n	800042e <__adddf3+0x212>
 8000422:	ea54 0c00 	orrs.w	ip, r4, r0
 8000426:	bf04      	itt	eq
 8000428:	4619      	moveq	r1, r3
 800042a:	4610      	moveq	r0, r2
 800042c:	bd30      	pop	{r4, r5, pc}
 800042e:	ea91 0f03 	teq	r1, r3
 8000432:	bf1e      	ittt	ne
 8000434:	2100      	movne	r1, #0
 8000436:	2000      	movne	r0, #0
 8000438:	bd30      	popne	{r4, r5, pc}
 800043a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800043e:	d105      	bne.n	800044c <__adddf3+0x230>
 8000440:	0040      	lsls	r0, r0, #1
 8000442:	4149      	adcs	r1, r1
 8000444:	bf28      	it	cs
 8000446:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800044a:	bd30      	pop	{r4, r5, pc}
 800044c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000450:	bf3c      	itt	cc
 8000452:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000456:	bd30      	popcc	{r4, r5, pc}
 8000458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800045c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000460:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000464:	f04f 0000 	mov.w	r0, #0
 8000468:	bd30      	pop	{r4, r5, pc}
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf1a      	itte	ne
 8000470:	4619      	movne	r1, r3
 8000472:	4610      	movne	r0, r2
 8000474:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000478:	bf1c      	itt	ne
 800047a:	460b      	movne	r3, r1
 800047c:	4602      	movne	r2, r0
 800047e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000482:	bf06      	itte	eq
 8000484:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000488:	ea91 0f03 	teqeq	r1, r3
 800048c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	bf00      	nop

08000494 <__aeabi_ui2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a8:	f04f 0500 	mov.w	r5, #0
 80004ac:	f04f 0100 	mov.w	r1, #0
 80004b0:	e750      	b.n	8000354 <__adddf3+0x138>
 80004b2:	bf00      	nop

080004b4 <__aeabi_i2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004cc:	bf48      	it	mi
 80004ce:	4240      	negmi	r0, r0
 80004d0:	f04f 0100 	mov.w	r1, #0
 80004d4:	e73e      	b.n	8000354 <__adddf3+0x138>
 80004d6:	bf00      	nop

080004d8 <__aeabi_f2d>:
 80004d8:	0042      	lsls	r2, r0, #1
 80004da:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004de:	ea4f 0131 	mov.w	r1, r1, rrx
 80004e2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004e6:	bf1f      	itttt	ne
 80004e8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ec:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004f4:	4770      	bxne	lr
 80004f6:	f092 0f00 	teq	r2, #0
 80004fa:	bf14      	ite	ne
 80004fc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000510:	e720      	b.n	8000354 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_ul2d>:
 8000514:	ea50 0201 	orrs.w	r2, r0, r1
 8000518:	bf08      	it	eq
 800051a:	4770      	bxeq	lr
 800051c:	b530      	push	{r4, r5, lr}
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	e00a      	b.n	800053a <__aeabi_l2d+0x16>

08000524 <__aeabi_l2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000532:	d502      	bpl.n	800053a <__aeabi_l2d+0x16>
 8000534:	4240      	negs	r0, r0
 8000536:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800053a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800053e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000542:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000546:	f43f aedc 	beq.w	8000302 <__adddf3+0xe6>
 800054a:	f04f 0203 	mov.w	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000562:	f1c2 0320 	rsb	r3, r2, #32
 8000566:	fa00 fc03 	lsl.w	ip, r0, r3
 800056a:	fa20 f002 	lsr.w	r0, r0, r2
 800056e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000572:	ea40 000e 	orr.w	r0, r0, lr
 8000576:	fa21 f102 	lsr.w	r1, r1, r2
 800057a:	4414      	add	r4, r2
 800057c:	e6c1      	b.n	8000302 <__adddf3+0xe6>
 800057e:	bf00      	nop

08000580 <__aeabi_dmul>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000586:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800058a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800058e:	bf1d      	ittte	ne
 8000590:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000594:	ea94 0f0c 	teqne	r4, ip
 8000598:	ea95 0f0c 	teqne	r5, ip
 800059c:	f000 f8de 	bleq	800075c <__aeabi_dmul+0x1dc>
 80005a0:	442c      	add	r4, r5
 80005a2:	ea81 0603 	eor.w	r6, r1, r3
 80005a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005b2:	bf18      	it	ne
 80005b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005c0:	d038      	beq.n	8000634 <__aeabi_dmul+0xb4>
 80005c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005d6:	f04f 0600 	mov.w	r6, #0
 80005da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005de:	f09c 0f00 	teq	ip, #0
 80005e2:	bf18      	it	ne
 80005e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005f4:	d204      	bcs.n	8000600 <__aeabi_dmul+0x80>
 80005f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005fa:	416d      	adcs	r5, r5
 80005fc:	eb46 0606 	adc.w	r6, r6, r6
 8000600:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000604:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000608:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800060c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000610:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000614:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000618:	bf88      	it	hi
 800061a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800061e:	d81e      	bhi.n	800065e <__aeabi_dmul+0xde>
 8000620:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000624:	bf08      	it	eq
 8000626:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800062a:	f150 0000 	adcs.w	r0, r0, #0
 800062e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000638:	ea46 0101 	orr.w	r1, r6, r1
 800063c:	ea40 0002 	orr.w	r0, r0, r2
 8000640:	ea81 0103 	eor.w	r1, r1, r3
 8000644:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000648:	bfc2      	ittt	gt
 800064a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800064e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000652:	bd70      	popgt	{r4, r5, r6, pc}
 8000654:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000658:	f04f 0e00 	mov.w	lr, #0
 800065c:	3c01      	subs	r4, #1
 800065e:	f300 80ab 	bgt.w	80007b8 <__aeabi_dmul+0x238>
 8000662:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000666:	bfde      	ittt	le
 8000668:	2000      	movle	r0, #0
 800066a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800066e:	bd70      	pople	{r4, r5, r6, pc}
 8000670:	f1c4 0400 	rsb	r4, r4, #0
 8000674:	3c20      	subs	r4, #32
 8000676:	da35      	bge.n	80006e4 <__aeabi_dmul+0x164>
 8000678:	340c      	adds	r4, #12
 800067a:	dc1b      	bgt.n	80006b4 <__aeabi_dmul+0x134>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f305 	lsl.w	r3, r0, r5
 8000688:	fa20 f004 	lsr.w	r0, r0, r4
 800068c:	fa01 f205 	lsl.w	r2, r1, r5
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000698:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800069c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a0:	fa21 f604 	lsr.w	r6, r1, r4
 80006a4:	eb42 0106 	adc.w	r1, r2, r6
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 040c 	rsb	r4, r4, #12
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f304 	lsl.w	r3, r0, r4
 80006c0:	fa20 f005 	lsr.w	r0, r0, r5
 80006c4:	fa01 f204 	lsl.w	r2, r1, r4
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d4:	f141 0100 	adc.w	r1, r1, #0
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 0520 	rsb	r5, r4, #32
 80006e8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80006f0:	fa20 f304 	lsr.w	r3, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea43 0302 	orr.w	r3, r3, r2
 80006fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	fa21 f204 	lsr.w	r2, r1, r4
 8000708:	ea20 0002 	bic.w	r0, r0, r2
 800070c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f094 0f00 	teq	r4, #0
 8000720:	d10f      	bne.n	8000742 <__aeabi_dmul+0x1c2>
 8000722:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000726:	0040      	lsls	r0, r0, #1
 8000728:	eb41 0101 	adc.w	r1, r1, r1
 800072c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000730:	bf08      	it	eq
 8000732:	3c01      	subeq	r4, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1a6>
 8000736:	ea41 0106 	orr.w	r1, r1, r6
 800073a:	f095 0f00 	teq	r5, #0
 800073e:	bf18      	it	ne
 8000740:	4770      	bxne	lr
 8000742:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000746:	0052      	lsls	r2, r2, #1
 8000748:	eb43 0303 	adc.w	r3, r3, r3
 800074c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000750:	bf08      	it	eq
 8000752:	3d01      	subeq	r5, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1c6>
 8000756:	ea43 0306 	orr.w	r3, r3, r6
 800075a:	4770      	bx	lr
 800075c:	ea94 0f0c 	teq	r4, ip
 8000760:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000764:	bf18      	it	ne
 8000766:	ea95 0f0c 	teqne	r5, ip
 800076a:	d00c      	beq.n	8000786 <__aeabi_dmul+0x206>
 800076c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000770:	bf18      	it	ne
 8000772:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000776:	d1d1      	bne.n	800071c <__aeabi_dmul+0x19c>
 8000778:	ea81 0103 	eor.w	r1, r1, r3
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	f04f 0000 	mov.w	r0, #0
 8000784:	bd70      	pop	{r4, r5, r6, pc}
 8000786:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800078a:	bf06      	itte	eq
 800078c:	4610      	moveq	r0, r2
 800078e:	4619      	moveq	r1, r3
 8000790:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000794:	d019      	beq.n	80007ca <__aeabi_dmul+0x24a>
 8000796:	ea94 0f0c 	teq	r4, ip
 800079a:	d102      	bne.n	80007a2 <__aeabi_dmul+0x222>
 800079c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007a0:	d113      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007a2:	ea95 0f0c 	teq	r5, ip
 80007a6:	d105      	bne.n	80007b4 <__aeabi_dmul+0x234>
 80007a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ac:	bf1c      	itt	ne
 80007ae:	4610      	movne	r0, r2
 80007b0:	4619      	movne	r1, r3
 80007b2:	d10a      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007b4:	ea81 0103 	eor.w	r1, r1, r3
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	bd70      	pop	{r4, r5, r6, pc}
 80007ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007d2:	bd70      	pop	{r4, r5, r6, pc}

080007d4 <__aeabi_ddiv>:
 80007d4:	b570      	push	{r4, r5, r6, lr}
 80007d6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007da:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007e2:	bf1d      	ittte	ne
 80007e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e8:	ea94 0f0c 	teqne	r4, ip
 80007ec:	ea95 0f0c 	teqne	r5, ip
 80007f0:	f000 f8a7 	bleq	8000942 <__aeabi_ddiv+0x16e>
 80007f4:	eba4 0405 	sub.w	r4, r4, r5
 80007f8:	ea81 0e03 	eor.w	lr, r1, r3
 80007fc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000800:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000804:	f000 8088 	beq.w	8000918 <__aeabi_ddiv+0x144>
 8000808:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800080c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000810:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000814:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000818:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800081c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000820:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000824:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000828:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800082c:	429d      	cmp	r5, r3
 800082e:	bf08      	it	eq
 8000830:	4296      	cmpeq	r6, r2
 8000832:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000836:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800083a:	d202      	bcs.n	8000842 <__aeabi_ddiv+0x6e>
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	1ab6      	subs	r6, r6, r2
 8000844:	eb65 0503 	sbc.w	r5, r5, r3
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000852:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 000c 	orrcs.w	r0, r0, ip
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008b0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008b4:	d018      	beq.n	80008e8 <__aeabi_ddiv+0x114>
 80008b6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008be:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008c6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008d2:	d1c0      	bne.n	8000856 <__aeabi_ddiv+0x82>
 80008d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d8:	d10b      	bne.n	80008f2 <__aeabi_ddiv+0x11e>
 80008da:	ea41 0100 	orr.w	r1, r1, r0
 80008de:	f04f 0000 	mov.w	r0, #0
 80008e2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008e6:	e7b6      	b.n	8000856 <__aeabi_ddiv+0x82>
 80008e8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ec:	bf04      	itt	eq
 80008ee:	4301      	orreq	r1, r0
 80008f0:	2000      	moveq	r0, #0
 80008f2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008f6:	bf88      	it	hi
 80008f8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008fc:	f63f aeaf 	bhi.w	800065e <__aeabi_dmul+0xde>
 8000900:	ebb5 0c03 	subs.w	ip, r5, r3
 8000904:	bf04      	itt	eq
 8000906:	ebb6 0c02 	subseq.w	ip, r6, r2
 800090a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800090e:	f150 0000 	adcs.w	r0, r0, #0
 8000912:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000916:	bd70      	pop	{r4, r5, r6, pc}
 8000918:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800091c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000920:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000924:	bfc2      	ittt	gt
 8000926:	ebd4 050c 	rsbsgt	r5, r4, ip
 800092a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800092e:	bd70      	popgt	{r4, r5, r6, pc}
 8000930:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000934:	f04f 0e00 	mov.w	lr, #0
 8000938:	3c01      	subs	r4, #1
 800093a:	e690      	b.n	800065e <__aeabi_dmul+0xde>
 800093c:	ea45 0e06 	orr.w	lr, r5, r6
 8000940:	e68d      	b.n	800065e <__aeabi_dmul+0xde>
 8000942:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000946:	ea94 0f0c 	teq	r4, ip
 800094a:	bf08      	it	eq
 800094c:	ea95 0f0c 	teqeq	r5, ip
 8000950:	f43f af3b 	beq.w	80007ca <__aeabi_dmul+0x24a>
 8000954:	ea94 0f0c 	teq	r4, ip
 8000958:	d10a      	bne.n	8000970 <__aeabi_ddiv+0x19c>
 800095a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800095e:	f47f af34 	bne.w	80007ca <__aeabi_dmul+0x24a>
 8000962:	ea95 0f0c 	teq	r5, ip
 8000966:	f47f af25 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800096a:	4610      	mov	r0, r2
 800096c:	4619      	mov	r1, r3
 800096e:	e72c      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000970:	ea95 0f0c 	teq	r5, ip
 8000974:	d106      	bne.n	8000984 <__aeabi_ddiv+0x1b0>
 8000976:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800097a:	f43f aefd 	beq.w	8000778 <__aeabi_dmul+0x1f8>
 800097e:	4610      	mov	r0, r2
 8000980:	4619      	mov	r1, r3
 8000982:	e722      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000984:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800098e:	f47f aec5 	bne.w	800071c <__aeabi_dmul+0x19c>
 8000992:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000996:	f47f af0d 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800099a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800099e:	f47f aeeb 	bne.w	8000778 <__aeabi_dmul+0x1f8>
 80009a2:	e712      	b.n	80007ca <__aeabi_dmul+0x24a>

080009a4 <__gedf2>:
 80009a4:	f04f 3cff 	mov.w	ip, #4294967295
 80009a8:	e006      	b.n	80009b8 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__ledf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	e002      	b.n	80009b8 <__cmpdf2+0x4>
 80009b2:	bf00      	nop

080009b4 <__cmpdf2>:
 80009b4:	f04f 0c01 	mov.w	ip, #1
 80009b8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c8:	bf18      	it	ne
 80009ca:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ce:	d01b      	beq.n	8000a08 <__cmpdf2+0x54>
 80009d0:	b001      	add	sp, #4
 80009d2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009d6:	bf0c      	ite	eq
 80009d8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009dc:	ea91 0f03 	teqne	r1, r3
 80009e0:	bf02      	ittt	eq
 80009e2:	ea90 0f02 	teqeq	r0, r2
 80009e6:	2000      	moveq	r0, #0
 80009e8:	4770      	bxeq	lr
 80009ea:	f110 0f00 	cmn.w	r0, #0
 80009ee:	ea91 0f03 	teq	r1, r3
 80009f2:	bf58      	it	pl
 80009f4:	4299      	cmppl	r1, r3
 80009f6:	bf08      	it	eq
 80009f8:	4290      	cmpeq	r0, r2
 80009fa:	bf2c      	ite	cs
 80009fc:	17d8      	asrcs	r0, r3, #31
 80009fe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a02:	f040 0001 	orr.w	r0, r0, #1
 8000a06:	4770      	bx	lr
 8000a08:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a10:	d102      	bne.n	8000a18 <__cmpdf2+0x64>
 8000a12:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a16:	d107      	bne.n	8000a28 <__cmpdf2+0x74>
 8000a18:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d1d6      	bne.n	80009d0 <__cmpdf2+0x1c>
 8000a22:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a26:	d0d3      	beq.n	80009d0 <__cmpdf2+0x1c>
 8000a28:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop

08000a30 <__aeabi_cdrcmple>:
 8000a30:	4684      	mov	ip, r0
 8000a32:	4610      	mov	r0, r2
 8000a34:	4662      	mov	r2, ip
 8000a36:	468c      	mov	ip, r1
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4663      	mov	r3, ip
 8000a3c:	e000      	b.n	8000a40 <__aeabi_cdcmpeq>
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdcmpeq>:
 8000a40:	b501      	push	{r0, lr}
 8000a42:	f7ff ffb7 	bl	80009b4 <__cmpdf2>
 8000a46:	2800      	cmp	r0, #0
 8000a48:	bf48      	it	mi
 8000a4a:	f110 0f00 	cmnmi.w	r0, #0
 8000a4e:	bd01      	pop	{r0, pc}

08000a50 <__aeabi_dcmpeq>:
 8000a50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a54:	f7ff fff4 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a58:	bf0c      	ite	eq
 8000a5a:	2001      	moveq	r0, #1
 8000a5c:	2000      	movne	r0, #0
 8000a5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a62:	bf00      	nop

08000a64 <__aeabi_dcmplt>:
 8000a64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a68:	f7ff ffea 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a6c:	bf34      	ite	cc
 8000a6e:	2001      	movcc	r0, #1
 8000a70:	2000      	movcs	r0, #0
 8000a72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a76:	bf00      	nop

08000a78 <__aeabi_dcmple>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff ffe0 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a80:	bf94      	ite	ls
 8000a82:	2001      	movls	r0, #1
 8000a84:	2000      	movhi	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmpge>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffce 	bl	8000a30 <__aeabi_cdrcmple>
 8000a94:	bf94      	ite	ls
 8000a96:	2001      	movls	r0, #1
 8000a98:	2000      	movhi	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmpgt>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffc4 	bl	8000a30 <__aeabi_cdrcmple>
 8000aa8:	bf34      	ite	cc
 8000aaa:	2001      	movcc	r0, #1
 8000aac:	2000      	movcs	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_d2iz>:
 8000ab4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000abc:	d215      	bcs.n	8000aea <__aeabi_d2iz+0x36>
 8000abe:	d511      	bpl.n	8000ae4 <__aeabi_d2iz+0x30>
 8000ac0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac8:	d912      	bls.n	8000af0 <__aeabi_d2iz+0x3c>
 8000aca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ace:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ad2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ada:	fa23 f002 	lsr.w	r0, r3, r2
 8000ade:	bf18      	it	ne
 8000ae0:	4240      	negne	r0, r0
 8000ae2:	4770      	bx	lr
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aee:	d105      	bne.n	8000afc <__aeabi_d2iz+0x48>
 8000af0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af4:	bf08      	it	eq
 8000af6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000afa:	4770      	bx	lr
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	bf00      	nop

08000b04 <__aeabi_d2f>:
 8000b04:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b08:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b0c:	bf24      	itt	cs
 8000b0e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b12:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b16:	d90d      	bls.n	8000b34 <__aeabi_d2f+0x30>
 8000b18:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b1c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b20:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b24:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b28:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b2c:	bf08      	it	eq
 8000b2e:	f020 0001 	biceq.w	r0, r0, #1
 8000b32:	4770      	bx	lr
 8000b34:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b38:	d121      	bne.n	8000b7e <__aeabi_d2f+0x7a>
 8000b3a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b3e:	bfbc      	itt	lt
 8000b40:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b44:	4770      	bxlt	lr
 8000b46:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b4a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b4e:	f1c2 0218 	rsb	r2, r2, #24
 8000b52:	f1c2 0c20 	rsb	ip, r2, #32
 8000b56:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b5a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b5e:	bf18      	it	ne
 8000b60:	f040 0001 	orrne.w	r0, r0, #1
 8000b64:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b68:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b6c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b70:	ea40 000c 	orr.w	r0, r0, ip
 8000b74:	fa23 f302 	lsr.w	r3, r3, r2
 8000b78:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b7c:	e7cc      	b.n	8000b18 <__aeabi_d2f+0x14>
 8000b7e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b82:	d107      	bne.n	8000b94 <__aeabi_d2f+0x90>
 8000b84:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b88:	bf1e      	ittt	ne
 8000b8a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b8e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b92:	4770      	bxne	lr
 8000b94:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ba0:	4770      	bx	lr
 8000ba2:	bf00      	nop

08000ba4 <__aeabi_uldivmod>:
 8000ba4:	b953      	cbnz	r3, 8000bbc <__aeabi_uldivmod+0x18>
 8000ba6:	b94a      	cbnz	r2, 8000bbc <__aeabi_uldivmod+0x18>
 8000ba8:	2900      	cmp	r1, #0
 8000baa:	bf08      	it	eq
 8000bac:	2800      	cmpeq	r0, #0
 8000bae:	bf1c      	itt	ne
 8000bb0:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb4:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb8:	f000 b97a 	b.w	8000eb0 <__aeabi_idiv0>
 8000bbc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc4:	f000 f806 	bl	8000bd4 <__udivmoddi4>
 8000bc8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bcc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd0:	b004      	add	sp, #16
 8000bd2:	4770      	bx	lr

08000bd4 <__udivmoddi4>:
 8000bd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bd8:	468c      	mov	ip, r1
 8000bda:	460d      	mov	r5, r1
 8000bdc:	4604      	mov	r4, r0
 8000bde:	9e08      	ldr	r6, [sp, #32]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d151      	bne.n	8000c88 <__udivmoddi4+0xb4>
 8000be4:	428a      	cmp	r2, r1
 8000be6:	4617      	mov	r7, r2
 8000be8:	d96d      	bls.n	8000cc6 <__udivmoddi4+0xf2>
 8000bea:	fab2 fe82 	clz	lr, r2
 8000bee:	f1be 0f00 	cmp.w	lr, #0
 8000bf2:	d00b      	beq.n	8000c0c <__udivmoddi4+0x38>
 8000bf4:	f1ce 0c20 	rsb	ip, lr, #32
 8000bf8:	fa01 f50e 	lsl.w	r5, r1, lr
 8000bfc:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000c00:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c04:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c08:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c0c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c10:	0c25      	lsrs	r5, r4, #16
 8000c12:	fbbc f8fa 	udiv	r8, ip, sl
 8000c16:	fa1f f987 	uxth.w	r9, r7
 8000c1a:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c1e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c22:	fb08 f309 	mul.w	r3, r8, r9
 8000c26:	42ab      	cmp	r3, r5
 8000c28:	d90a      	bls.n	8000c40 <__udivmoddi4+0x6c>
 8000c2a:	19ed      	adds	r5, r5, r7
 8000c2c:	f108 32ff 	add.w	r2, r8, #4294967295
 8000c30:	f080 8123 	bcs.w	8000e7a <__udivmoddi4+0x2a6>
 8000c34:	42ab      	cmp	r3, r5
 8000c36:	f240 8120 	bls.w	8000e7a <__udivmoddi4+0x2a6>
 8000c3a:	f1a8 0802 	sub.w	r8, r8, #2
 8000c3e:	443d      	add	r5, r7
 8000c40:	1aed      	subs	r5, r5, r3
 8000c42:	b2a4      	uxth	r4, r4
 8000c44:	fbb5 f0fa 	udiv	r0, r5, sl
 8000c48:	fb0a 5510 	mls	r5, sl, r0, r5
 8000c4c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c50:	fb00 f909 	mul.w	r9, r0, r9
 8000c54:	45a1      	cmp	r9, r4
 8000c56:	d909      	bls.n	8000c6c <__udivmoddi4+0x98>
 8000c58:	19e4      	adds	r4, r4, r7
 8000c5a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5e:	f080 810a 	bcs.w	8000e76 <__udivmoddi4+0x2a2>
 8000c62:	45a1      	cmp	r9, r4
 8000c64:	f240 8107 	bls.w	8000e76 <__udivmoddi4+0x2a2>
 8000c68:	3802      	subs	r0, #2
 8000c6a:	443c      	add	r4, r7
 8000c6c:	eba4 0409 	sub.w	r4, r4, r9
 8000c70:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c74:	2100      	movs	r1, #0
 8000c76:	2e00      	cmp	r6, #0
 8000c78:	d061      	beq.n	8000d3e <__udivmoddi4+0x16a>
 8000c7a:	fa24 f40e 	lsr.w	r4, r4, lr
 8000c7e:	2300      	movs	r3, #0
 8000c80:	6034      	str	r4, [r6, #0]
 8000c82:	6073      	str	r3, [r6, #4]
 8000c84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c88:	428b      	cmp	r3, r1
 8000c8a:	d907      	bls.n	8000c9c <__udivmoddi4+0xc8>
 8000c8c:	2e00      	cmp	r6, #0
 8000c8e:	d054      	beq.n	8000d3a <__udivmoddi4+0x166>
 8000c90:	2100      	movs	r1, #0
 8000c92:	e886 0021 	stmia.w	r6, {r0, r5}
 8000c96:	4608      	mov	r0, r1
 8000c98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9c:	fab3 f183 	clz	r1, r3
 8000ca0:	2900      	cmp	r1, #0
 8000ca2:	f040 808e 	bne.w	8000dc2 <__udivmoddi4+0x1ee>
 8000ca6:	42ab      	cmp	r3, r5
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xdc>
 8000caa:	4282      	cmp	r2, r0
 8000cac:	f200 80fa 	bhi.w	8000ea4 <__udivmoddi4+0x2d0>
 8000cb0:	1a84      	subs	r4, r0, r2
 8000cb2:	eb65 0503 	sbc.w	r5, r5, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	46ac      	mov	ip, r5
 8000cba:	2e00      	cmp	r6, #0
 8000cbc:	d03f      	beq.n	8000d3e <__udivmoddi4+0x16a>
 8000cbe:	e886 1010 	stmia.w	r6, {r4, ip}
 8000cc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc6:	b912      	cbnz	r2, 8000cce <__udivmoddi4+0xfa>
 8000cc8:	2701      	movs	r7, #1
 8000cca:	fbb7 f7f2 	udiv	r7, r7, r2
 8000cce:	fab7 fe87 	clz	lr, r7
 8000cd2:	f1be 0f00 	cmp.w	lr, #0
 8000cd6:	d134      	bne.n	8000d42 <__udivmoddi4+0x16e>
 8000cd8:	1beb      	subs	r3, r5, r7
 8000cda:	0c3a      	lsrs	r2, r7, #16
 8000cdc:	fa1f fc87 	uxth.w	ip, r7
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	fbb3 f8f2 	udiv	r8, r3, r2
 8000ce6:	0c25      	lsrs	r5, r4, #16
 8000ce8:	fb02 3318 	mls	r3, r2, r8, r3
 8000cec:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000cf0:	fb0c f308 	mul.w	r3, ip, r8
 8000cf4:	42ab      	cmp	r3, r5
 8000cf6:	d907      	bls.n	8000d08 <__udivmoddi4+0x134>
 8000cf8:	19ed      	adds	r5, r5, r7
 8000cfa:	f108 30ff 	add.w	r0, r8, #4294967295
 8000cfe:	d202      	bcs.n	8000d06 <__udivmoddi4+0x132>
 8000d00:	42ab      	cmp	r3, r5
 8000d02:	f200 80d1 	bhi.w	8000ea8 <__udivmoddi4+0x2d4>
 8000d06:	4680      	mov	r8, r0
 8000d08:	1aed      	subs	r5, r5, r3
 8000d0a:	b2a3      	uxth	r3, r4
 8000d0c:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d10:	fb02 5510 	mls	r5, r2, r0, r5
 8000d14:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d18:	fb0c fc00 	mul.w	ip, ip, r0
 8000d1c:	45a4      	cmp	ip, r4
 8000d1e:	d907      	bls.n	8000d30 <__udivmoddi4+0x15c>
 8000d20:	19e4      	adds	r4, r4, r7
 8000d22:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d26:	d202      	bcs.n	8000d2e <__udivmoddi4+0x15a>
 8000d28:	45a4      	cmp	ip, r4
 8000d2a:	f200 80b8 	bhi.w	8000e9e <__udivmoddi4+0x2ca>
 8000d2e:	4618      	mov	r0, r3
 8000d30:	eba4 040c 	sub.w	r4, r4, ip
 8000d34:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d38:	e79d      	b.n	8000c76 <__udivmoddi4+0xa2>
 8000d3a:	4631      	mov	r1, r6
 8000d3c:	4630      	mov	r0, r6
 8000d3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d42:	f1ce 0420 	rsb	r4, lr, #32
 8000d46:	fa05 f30e 	lsl.w	r3, r5, lr
 8000d4a:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d4e:	fa20 f804 	lsr.w	r8, r0, r4
 8000d52:	0c3a      	lsrs	r2, r7, #16
 8000d54:	fa25 f404 	lsr.w	r4, r5, r4
 8000d58:	ea48 0803 	orr.w	r8, r8, r3
 8000d5c:	fbb4 f1f2 	udiv	r1, r4, r2
 8000d60:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000d64:	fb02 4411 	mls	r4, r2, r1, r4
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000d70:	fb01 f30c 	mul.w	r3, r1, ip
 8000d74:	42ab      	cmp	r3, r5
 8000d76:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d7a:	d909      	bls.n	8000d90 <__udivmoddi4+0x1bc>
 8000d7c:	19ed      	adds	r5, r5, r7
 8000d7e:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d82:	f080 808a 	bcs.w	8000e9a <__udivmoddi4+0x2c6>
 8000d86:	42ab      	cmp	r3, r5
 8000d88:	f240 8087 	bls.w	8000e9a <__udivmoddi4+0x2c6>
 8000d8c:	3902      	subs	r1, #2
 8000d8e:	443d      	add	r5, r7
 8000d90:	1aeb      	subs	r3, r5, r3
 8000d92:	fa1f f588 	uxth.w	r5, r8
 8000d96:	fbb3 f0f2 	udiv	r0, r3, r2
 8000d9a:	fb02 3310 	mls	r3, r2, r0, r3
 8000d9e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000da2:	fb00 f30c 	mul.w	r3, r0, ip
 8000da6:	42ab      	cmp	r3, r5
 8000da8:	d907      	bls.n	8000dba <__udivmoddi4+0x1e6>
 8000daa:	19ed      	adds	r5, r5, r7
 8000dac:	f100 38ff 	add.w	r8, r0, #4294967295
 8000db0:	d26f      	bcs.n	8000e92 <__udivmoddi4+0x2be>
 8000db2:	42ab      	cmp	r3, r5
 8000db4:	d96d      	bls.n	8000e92 <__udivmoddi4+0x2be>
 8000db6:	3802      	subs	r0, #2
 8000db8:	443d      	add	r5, r7
 8000dba:	1aeb      	subs	r3, r5, r3
 8000dbc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dc0:	e78f      	b.n	8000ce2 <__udivmoddi4+0x10e>
 8000dc2:	f1c1 0720 	rsb	r7, r1, #32
 8000dc6:	fa22 f807 	lsr.w	r8, r2, r7
 8000dca:	408b      	lsls	r3, r1
 8000dcc:	fa05 f401 	lsl.w	r4, r5, r1
 8000dd0:	ea48 0303 	orr.w	r3, r8, r3
 8000dd4:	fa20 fe07 	lsr.w	lr, r0, r7
 8000dd8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000ddc:	40fd      	lsrs	r5, r7
 8000dde:	ea4e 0e04 	orr.w	lr, lr, r4
 8000de2:	fbb5 f9fc 	udiv	r9, r5, ip
 8000de6:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000dea:	fb0c 5519 	mls	r5, ip, r9, r5
 8000dee:	fa1f f883 	uxth.w	r8, r3
 8000df2:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000df6:	fb09 f408 	mul.w	r4, r9, r8
 8000dfa:	42ac      	cmp	r4, r5
 8000dfc:	fa02 f201 	lsl.w	r2, r2, r1
 8000e00:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e04:	d908      	bls.n	8000e18 <__udivmoddi4+0x244>
 8000e06:	18ed      	adds	r5, r5, r3
 8000e08:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e0c:	d243      	bcs.n	8000e96 <__udivmoddi4+0x2c2>
 8000e0e:	42ac      	cmp	r4, r5
 8000e10:	d941      	bls.n	8000e96 <__udivmoddi4+0x2c2>
 8000e12:	f1a9 0902 	sub.w	r9, r9, #2
 8000e16:	441d      	add	r5, r3
 8000e18:	1b2d      	subs	r5, r5, r4
 8000e1a:	fa1f fe8e 	uxth.w	lr, lr
 8000e1e:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e22:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e26:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e2a:	fb00 f808 	mul.w	r8, r0, r8
 8000e2e:	45a0      	cmp	r8, r4
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x26e>
 8000e32:	18e4      	adds	r4, r4, r3
 8000e34:	f100 35ff 	add.w	r5, r0, #4294967295
 8000e38:	d229      	bcs.n	8000e8e <__udivmoddi4+0x2ba>
 8000e3a:	45a0      	cmp	r8, r4
 8000e3c:	d927      	bls.n	8000e8e <__udivmoddi4+0x2ba>
 8000e3e:	3802      	subs	r0, #2
 8000e40:	441c      	add	r4, r3
 8000e42:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e46:	eba4 0408 	sub.w	r4, r4, r8
 8000e4a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e4e:	454c      	cmp	r4, r9
 8000e50:	46c6      	mov	lr, r8
 8000e52:	464d      	mov	r5, r9
 8000e54:	d315      	bcc.n	8000e82 <__udivmoddi4+0x2ae>
 8000e56:	d012      	beq.n	8000e7e <__udivmoddi4+0x2aa>
 8000e58:	b156      	cbz	r6, 8000e70 <__udivmoddi4+0x29c>
 8000e5a:	ebba 030e 	subs.w	r3, sl, lr
 8000e5e:	eb64 0405 	sbc.w	r4, r4, r5
 8000e62:	fa04 f707 	lsl.w	r7, r4, r7
 8000e66:	40cb      	lsrs	r3, r1
 8000e68:	431f      	orrs	r7, r3
 8000e6a:	40cc      	lsrs	r4, r1
 8000e6c:	6037      	str	r7, [r6, #0]
 8000e6e:	6074      	str	r4, [r6, #4]
 8000e70:	2100      	movs	r1, #0
 8000e72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e76:	4618      	mov	r0, r3
 8000e78:	e6f8      	b.n	8000c6c <__udivmoddi4+0x98>
 8000e7a:	4690      	mov	r8, r2
 8000e7c:	e6e0      	b.n	8000c40 <__udivmoddi4+0x6c>
 8000e7e:	45c2      	cmp	sl, r8
 8000e80:	d2ea      	bcs.n	8000e58 <__udivmoddi4+0x284>
 8000e82:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e86:	eb69 0503 	sbc.w	r5, r9, r3
 8000e8a:	3801      	subs	r0, #1
 8000e8c:	e7e4      	b.n	8000e58 <__udivmoddi4+0x284>
 8000e8e:	4628      	mov	r0, r5
 8000e90:	e7d7      	b.n	8000e42 <__udivmoddi4+0x26e>
 8000e92:	4640      	mov	r0, r8
 8000e94:	e791      	b.n	8000dba <__udivmoddi4+0x1e6>
 8000e96:	4681      	mov	r9, r0
 8000e98:	e7be      	b.n	8000e18 <__udivmoddi4+0x244>
 8000e9a:	4601      	mov	r1, r0
 8000e9c:	e778      	b.n	8000d90 <__udivmoddi4+0x1bc>
 8000e9e:	3802      	subs	r0, #2
 8000ea0:	443c      	add	r4, r7
 8000ea2:	e745      	b.n	8000d30 <__udivmoddi4+0x15c>
 8000ea4:	4608      	mov	r0, r1
 8000ea6:	e708      	b.n	8000cba <__udivmoddi4+0xe6>
 8000ea8:	f1a8 0802 	sub.w	r8, r8, #2
 8000eac:	443d      	add	r5, r7
 8000eae:	e72b      	b.n	8000d08 <__udivmoddi4+0x134>

08000eb0 <__aeabi_idiv0>:
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop

08000eb4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000eb8:	4a0e      	ldr	r2, [pc, #56]	; (8000ef4 <HAL_Init+0x40>)
 8000eba:	4b0e      	ldr	r3, [pc, #56]	; (8000ef4 <HAL_Init+0x40>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ec2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ec4:	4a0b      	ldr	r2, [pc, #44]	; (8000ef4 <HAL_Init+0x40>)
 8000ec6:	4b0b      	ldr	r3, [pc, #44]	; (8000ef4 <HAL_Init+0x40>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000ece:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ed0:	4a08      	ldr	r2, [pc, #32]	; (8000ef4 <HAL_Init+0x40>)
 8000ed2:	4b08      	ldr	r3, [pc, #32]	; (8000ef4 <HAL_Init+0x40>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000eda:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000edc:	2003      	movs	r0, #3
 8000ede:	f000 fe25 	bl	8001b2c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ee2:	2000      	movs	r0, #0
 8000ee4:	f00f fce6 	bl	80108b4 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000ee8:	f00e fe7a 	bl	800fbe0 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8000eec:	2300      	movs	r3, #0
}
 8000eee:	4618      	mov	r0, r3
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	40023c00 	.word	0x40023c00

08000ef8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0
  uwTick++;
 8000efc:	4b04      	ldr	r3, [pc, #16]	; (8000f10 <HAL_IncTick+0x18>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	3301      	adds	r3, #1
 8000f02:	4a03      	ldr	r2, [pc, #12]	; (8000f10 <HAL_IncTick+0x18>)
 8000f04:	6013      	str	r3, [r2, #0]
}
 8000f06:	bf00      	nop
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0e:	4770      	bx	lr
 8000f10:	20018928 	.word	0x20018928

08000f14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	af00      	add	r7, sp, #0
  return uwTick;
 8000f18:	4b03      	ldr	r3, [pc, #12]	; (8000f28 <HAL_GetTick+0x14>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
}
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f24:	4770      	bx	lr
 8000f26:	bf00      	nop
 8000f28:	20018928 	.word	0x20018928

08000f2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b084      	sub	sp, #16
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f34:	f7ff ffee 	bl	8000f14 <HAL_GetTick>
 8000f38:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	60fb      	str	r3, [r7, #12]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f44:	d002      	beq.n	8000f4c <HAL_Delay+0x20>
  {
     wait++;
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	3301      	adds	r3, #1
 8000f4a:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000f4c:	bf00      	nop
 8000f4e:	f7ff ffe1 	bl	8000f14 <HAL_GetTick>
 8000f52:	4602      	mov	r2, r0
 8000f54:	68bb      	ldr	r3, [r7, #8]
 8000f56:	1ad2      	subs	r2, r2, r3
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	429a      	cmp	r2, r3
 8000f5c:	d3f7      	bcc.n	8000f4e <HAL_Delay+0x22>
  {
  }
}
 8000f5e:	bf00      	nop
 8000f60:	3710      	adds	r7, #16
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}

08000f66 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000f66:	b580      	push	{r7, lr}
 8000f68:	b084      	sub	sp, #16
 8000f6a:	af00      	add	r7, sp, #0
 8000f6c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d101      	bne.n	8000f7c <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8000f78:	2301      	movs	r3, #1
 8000f7a:	e033      	b.n	8000fe4 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d109      	bne.n	8000f98 <HAL_ADC_Init+0x32>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	2200      	movs	r2, #0
 8000f88:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000f92:	6878      	ldr	r0, [r7, #4]
 8000f94:	f00e fe56 	bl	800fc44 <HAL_ADC_MspInit>
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f9c:	f003 0310 	and.w	r3, r3, #16
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d118      	bne.n	8000fd6 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fa8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000fac:	f023 0302 	bic.w	r3, r3, #2
 8000fb0:	f043 0202 	orr.w	r2, r3, #2
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8000fb8:	6878      	ldr	r0, [r7, #4]
 8000fba:	f000 fb71 	bl	80016a0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fc8:	f023 0303 	bic.w	r3, r3, #3
 8000fcc:	f043 0201 	orr.w	r2, r3, #1
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	641a      	str	r2, [r3, #64]	; 0x40
 8000fd4:	e001      	b.n	8000fda <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	2200      	movs	r2, #0
 8000fde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8000fe2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	3710      	adds	r7, #16
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}

08000fec <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b084      	sub	sp, #16
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	60fb      	str	r3, [r7, #12]
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	f003 0302 	and.w	r3, r3, #2
 8001006:	2b02      	cmp	r3, #2
 8001008:	bf0c      	ite	eq
 800100a:	2301      	moveq	r3, #1
 800100c:	2300      	movne	r3, #0
 800100e:	b2db      	uxtb	r3, r3
 8001010:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	685b      	ldr	r3, [r3, #4]
 8001018:	f003 0320 	and.w	r3, r3, #32
 800101c:	2b20      	cmp	r3, #32
 800101e:	bf0c      	ite	eq
 8001020:	2301      	moveq	r3, #1
 8001022:	2300      	movne	r3, #0
 8001024:	b2db      	uxtb	r3, r3
 8001026:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d049      	beq.n	80010c2 <HAL_ADC_IRQHandler+0xd6>
 800102e:	68bb      	ldr	r3, [r7, #8]
 8001030:	2b00      	cmp	r3, #0
 8001032:	d046      	beq.n	80010c2 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001038:	f003 0310 	and.w	r3, r3, #16
 800103c:	2b00      	cmp	r3, #0
 800103e:	d105      	bne.n	800104c <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001044:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	689b      	ldr	r3, [r3, #8]
 8001052:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001056:	2b00      	cmp	r3, #0
 8001058:	d12b      	bne.n	80010b2 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800105e:	2b00      	cmp	r3, #0
 8001060:	d127      	bne.n	80010b2 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001068:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800106c:	2b00      	cmp	r3, #0
 800106e:	d006      	beq.n	800107e <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	689b      	ldr	r3, [r3, #8]
 8001076:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800107a:	2b00      	cmp	r3, #0
 800107c:	d119      	bne.n	80010b2 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	687a      	ldr	r2, [r7, #4]
 8001084:	6812      	ldr	r2, [r2, #0]
 8001086:	6852      	ldr	r2, [r2, #4]
 8001088:	f022 0220 	bic.w	r2, r2, #32
 800108c:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001092:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800109e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d105      	bne.n	80010b2 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010aa:	f043 0201 	orr.w	r2, r3, #1
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    
    /* Conversion complete callback */ 
    HAL_ADC_ConvCpltCallback(hadc);
 80010b2:	6878      	ldr	r0, [r7, #4]
 80010b4:	f009 fd1e 	bl	800aaf4 <HAL_ADC_ConvCpltCallback>
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	f06f 0212 	mvn.w	r2, #18
 80010c0:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	f003 0304 	and.w	r3, r3, #4
 80010cc:	2b04      	cmp	r3, #4
 80010ce:	bf0c      	ite	eq
 80010d0:	2301      	moveq	r3, #1
 80010d2:	2300      	movne	r3, #0
 80010d4:	b2db      	uxtb	r3, r3
 80010d6:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010e2:	2b80      	cmp	r3, #128	; 0x80
 80010e4:	bf0c      	ite	eq
 80010e6:	2301      	moveq	r3, #1
 80010e8:	2300      	movne	r3, #0
 80010ea:	b2db      	uxtb	r3, r3
 80010ec:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d057      	beq.n	80011a4 <HAL_ADC_IRQHandler+0x1b8>
 80010f4:	68bb      	ldr	r3, [r7, #8]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d054      	beq.n	80011a4 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010fe:	f003 0310 	and.w	r3, r3, #16
 8001102:	2b00      	cmp	r3, #0
 8001104:	d105      	bne.n	8001112 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800110a:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	689b      	ldr	r3, [r3, #8]
 8001118:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800111c:	2b00      	cmp	r3, #0
 800111e:	d139      	bne.n	8001194 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001126:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800112a:	2b00      	cmp	r3, #0
 800112c:	d006      	beq.n	800113c <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	689b      	ldr	r3, [r3, #8]
 8001134:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001138:	2b00      	cmp	r3, #0
 800113a:	d12b      	bne.n	8001194 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	685b      	ldr	r3, [r3, #4]
 8001142:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001146:	2b00      	cmp	r3, #0
 8001148:	d124      	bne.n	8001194 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	689b      	ldr	r3, [r3, #8]
 8001150:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001154:	2b00      	cmp	r3, #0
 8001156:	d11d      	bne.n	8001194 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	699b      	ldr	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800115c:	2b00      	cmp	r3, #0
 800115e:	d119      	bne.n	8001194 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	687a      	ldr	r2, [r7, #4]
 8001166:	6812      	ldr	r2, [r2, #0]
 8001168:	6852      	ldr	r2, [r2, #4]
 800116a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800116e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001174:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001180:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001184:	2b00      	cmp	r3, #0
 8001186:	d105      	bne.n	8001194 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800118c:	f043 0201 	orr.w	r2, r3, #1
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }

    /* Conversion complete callback */ 
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001194:	6878      	ldr	r0, [r7, #4]
 8001196:	f000 fbf5 	bl	8001984 <HAL_ADCEx_InjectedConvCpltCallback>
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f06f 020c 	mvn.w	r2, #12
 80011a2:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f003 0301 	and.w	r3, r3, #1
 80011ae:	2b01      	cmp	r3, #1
 80011b0:	bf0c      	ite	eq
 80011b2:	2301      	moveq	r3, #1
 80011b4:	2300      	movne	r3, #0
 80011b6:	b2db      	uxtb	r3, r3
 80011b8:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	685b      	ldr	r3, [r3, #4]
 80011c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80011c4:	2b40      	cmp	r3, #64	; 0x40
 80011c6:	bf0c      	ite	eq
 80011c8:	2301      	moveq	r3, #1
 80011ca:	2300      	movne	r3, #0
 80011cc:	b2db      	uxtb	r3, r3
 80011ce:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d017      	beq.n	8001206 <HAL_ADC_IRQHandler+0x21a>
 80011d6:	68bb      	ldr	r3, [r7, #8]
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d014      	beq.n	8001206 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	f003 0301 	and.w	r3, r3, #1
 80011e6:	2b01      	cmp	r3, #1
 80011e8:	d10d      	bne.n	8001206 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011ee:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */ 
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80011f6:	6878      	ldr	r0, [r7, #4]
 80011f8:	f000 f916 	bl	8001428 <HAL_ADC_LevelOutOfWindowCallback>
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	f06f 0201 	mvn.w	r2, #1
 8001204:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f003 0320 	and.w	r3, r3, #32
 8001210:	2b20      	cmp	r3, #32
 8001212:	bf0c      	ite	eq
 8001214:	2301      	moveq	r3, #1
 8001216:	2300      	movne	r3, #0
 8001218:	b2db      	uxtb	r3, r3
 800121a:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	685b      	ldr	r3, [r3, #4]
 8001222:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001226:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800122a:	bf0c      	ite	eq
 800122c:	2301      	moveq	r3, #1
 800122e:	2300      	movne	r3, #0
 8001230:	b2db      	uxtb	r3, r3
 8001232:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d015      	beq.n	8001266 <HAL_ADC_IRQHandler+0x27a>
 800123a:	68bb      	ldr	r3, [r7, #8]
 800123c:	2b00      	cmp	r3, #0
 800123e:	d012      	beq.n	8001266 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001244:	f043 0202 	orr.w	r2, r3, #2
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	f06f 0220 	mvn.w	r2, #32
 8001254:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADC_ErrorCallback(hadc);
 8001256:	6878      	ldr	r0, [r7, #4]
 8001258:	f000 f8f0 	bl	800143c <HAL_ADC_ErrorCallback>
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	f06f 0220 	mvn.w	r2, #32
 8001264:	601a      	str	r2, [r3, #0]
  }
}
 8001266:	bf00      	nop
 8001268:	3710      	adds	r7, #16
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
	...

08001270 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b086      	sub	sp, #24
 8001274:	af00      	add	r7, sp, #0
 8001276:	60f8      	str	r0, [r7, #12]
 8001278:	60b9      	str	r1, [r7, #8]
 800127a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800127c:	2300      	movs	r3, #0
 800127e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001286:	2b01      	cmp	r3, #1
 8001288:	d101      	bne.n	800128e <HAL_ADC_Start_DMA+0x1e>
 800128a:	2302      	movs	r3, #2
 800128c:	e0b0      	b.n	80013f0 <HAL_ADC_Start_DMA+0x180>
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	2201      	movs	r2, #1
 8001292:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	689b      	ldr	r3, [r3, #8]
 800129c:	f003 0301 	and.w	r3, r3, #1
 80012a0:	2b01      	cmp	r3, #1
 80012a2:	d018      	beq.n	80012d6 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	68fa      	ldr	r2, [r7, #12]
 80012aa:	6812      	ldr	r2, [r2, #0]
 80012ac:	6892      	ldr	r2, [r2, #8]
 80012ae:	f042 0201 	orr.w	r2, r2, #1
 80012b2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80012b4:	4b50      	ldr	r3, [pc, #320]	; (80013f8 <HAL_ADC_Start_DMA+0x188>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a50      	ldr	r2, [pc, #320]	; (80013fc <HAL_ADC_Start_DMA+0x18c>)
 80012ba:	fba2 2303 	umull	r2, r3, r2, r3
 80012be:	0c9a      	lsrs	r2, r3, #18
 80012c0:	4613      	mov	r3, r2
 80012c2:	005b      	lsls	r3, r3, #1
 80012c4:	4413      	add	r3, r2
 80012c6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80012c8:	e002      	b.n	80012d0 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80012ca:	693b      	ldr	r3, [r7, #16]
 80012cc:	3b01      	subs	r3, #1
 80012ce:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80012d0:	693b      	ldr	r3, [r7, #16]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d1f9      	bne.n	80012ca <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	689b      	ldr	r3, [r3, #8]
 80012dc:	f003 0301 	and.w	r3, r3, #1
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	f000 8084 	beq.w	80013ee <HAL_ADC_Start_DMA+0x17e>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ea:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80012ee:	f023 0301 	bic.w	r3, r3, #1
 80012f2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001304:	2b00      	cmp	r3, #0
 8001306:	d007      	beq.n	8001318 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800130c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001310:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800131c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001320:	2b00      	cmp	r3, #0
 8001322:	d006      	beq.n	8001332 <HAL_ADC_Start_DMA+0xc2>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001328:	f023 0206 	bic.w	r2, r3, #6
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	645a      	str	r2, [r3, #68]	; 0x44
 8001330:	e002      	b.n	8001338 <HAL_ADC_Start_DMA+0xc8>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	2200      	movs	r2, #0
 8001336:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	2200      	movs	r2, #0
 800133c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001340:	4b2f      	ldr	r3, [pc, #188]	; (8001400 <HAL_ADC_Start_DMA+0x190>)
 8001342:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001348:	4a2e      	ldr	r2, [pc, #184]	; (8001404 <HAL_ADC_Start_DMA+0x194>)
 800134a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001350:	4a2d      	ldr	r2, [pc, #180]	; (8001408 <HAL_ADC_Start_DMA+0x198>)
 8001352:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001358:	4a2c      	ldr	r2, [pc, #176]	; (800140c <HAL_ADC_Start_DMA+0x19c>)
 800135a:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001364:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	68fa      	ldr	r2, [r7, #12]
 800136c:	6812      	ldr	r2, [r2, #0]
 800136e:	6852      	ldr	r2, [r2, #4]
 8001370:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001374:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	68fa      	ldr	r2, [r7, #12]
 800137c:	6812      	ldr	r2, [r2, #0]
 800137e:	6892      	ldr	r2, [r2, #8]
 8001380:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001384:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	334c      	adds	r3, #76	; 0x4c
 8001390:	4619      	mov	r1, r3
 8001392:	68ba      	ldr	r2, [r7, #8]
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	f000 fcd5 	bl	8001d44 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800139a:	697b      	ldr	r3, [r7, #20]
 800139c:	685b      	ldr	r3, [r3, #4]
 800139e:	f003 031f 	and.w	r3, r3, #31
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d10f      	bne.n	80013c6 <HAL_ADC_Start_DMA+0x156>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	689b      	ldr	r3, [r3, #8]
 80013ac:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d11c      	bne.n	80013ee <HAL_ADC_Start_DMA+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	68fa      	ldr	r2, [r7, #12]
 80013ba:	6812      	ldr	r2, [r2, #0]
 80013bc:	6892      	ldr	r2, [r2, #8]
 80013be:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80013c2:	609a      	str	r2, [r3, #8]
 80013c4:	e013      	b.n	80013ee <HAL_ADC_Start_DMA+0x17e>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4a11      	ldr	r2, [pc, #68]	; (8001410 <HAL_ADC_Start_DMA+0x1a0>)
 80013cc:	4293      	cmp	r3, r2
 80013ce:	d10e      	bne.n	80013ee <HAL_ADC_Start_DMA+0x17e>
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	689b      	ldr	r3, [r3, #8]
 80013d6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d107      	bne.n	80013ee <HAL_ADC_Start_DMA+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	68fa      	ldr	r2, [r7, #12]
 80013e4:	6812      	ldr	r2, [r2, #0]
 80013e6:	6892      	ldr	r2, [r2, #8]
 80013e8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80013ec:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80013ee:	2300      	movs	r3, #0
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	3718      	adds	r7, #24
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	20000038 	.word	0x20000038
 80013fc:	431bde83 	.word	0x431bde83
 8001400:	40012300 	.word	0x40012300
 8001404:	08001895 	.word	0x08001895
 8001408:	0800193b 	.word	0x0800193b
 800140c:	08001957 	.word	0x08001957
 8001410:	40012000 	.word	0x40012000

08001414 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001414:	b480      	push	{r7}
 8001416:	b083      	sub	sp, #12
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800141c:	bf00      	nop
 800141e:	370c      	adds	r7, #12
 8001420:	46bd      	mov	sp, r7
 8001422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001426:	4770      	bx	lr

08001428 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001428:	b480      	push	{r7}
 800142a:	b083      	sub	sp, #12
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8001430:	bf00      	nop
 8001432:	370c      	adds	r7, #12
 8001434:	46bd      	mov	sp, r7
 8001436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143a:	4770      	bx	lr

0800143c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800143c:	b480      	push	{r7}
 800143e:	b083      	sub	sp, #12
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001444:	bf00      	nop
 8001446:	370c      	adds	r7, #12
 8001448:	46bd      	mov	sp, r7
 800144a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144e:	4770      	bx	lr

08001450 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001450:	b490      	push	{r4, r7}
 8001452:	b084      	sub	sp, #16
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
 8001458:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800145a:	2300      	movs	r3, #0
 800145c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001464:	2b01      	cmp	r3, #1
 8001466:	d101      	bne.n	800146c <HAL_ADC_ConfigChannel+0x1c>
 8001468:	2302      	movs	r3, #2
 800146a:	e109      	b.n	8001680 <HAL_ADC_ConfigChannel+0x230>
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	2201      	movs	r2, #1
 8001470:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	2b09      	cmp	r3, #9
 800147a:	d926      	bls.n	80014ca <HAL_ADC_ConfigChannel+0x7a>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681a      	ldr	r2, [r3, #0]
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	68d9      	ldr	r1, [r3, #12]
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	b29b      	uxth	r3, r3
 800148c:	4618      	mov	r0, r3
 800148e:	4603      	mov	r3, r0
 8001490:	005b      	lsls	r3, r3, #1
 8001492:	4403      	add	r3, r0
 8001494:	3b1e      	subs	r3, #30
 8001496:	2007      	movs	r0, #7
 8001498:	fa00 f303 	lsl.w	r3, r0, r3
 800149c:	43db      	mvns	r3, r3
 800149e:	400b      	ands	r3, r1
 80014a0:	60d3      	str	r3, [r2, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681a      	ldr	r2, [r3, #0]
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	68d9      	ldr	r1, [r3, #12]
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	6898      	ldr	r0, [r3, #8]
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	b29b      	uxth	r3, r3
 80014b6:	461c      	mov	r4, r3
 80014b8:	4623      	mov	r3, r4
 80014ba:	005b      	lsls	r3, r3, #1
 80014bc:	4423      	add	r3, r4
 80014be:	3b1e      	subs	r3, #30
 80014c0:	fa00 f303 	lsl.w	r3, r0, r3
 80014c4:	430b      	orrs	r3, r1
 80014c6:	60d3      	str	r3, [r2, #12]
 80014c8:	e023      	b.n	8001512 <HAL_ADC_ConfigChannel+0xc2>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681a      	ldr	r2, [r3, #0]
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	6919      	ldr	r1, [r3, #16]
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	b29b      	uxth	r3, r3
 80014da:	4618      	mov	r0, r3
 80014dc:	4603      	mov	r3, r0
 80014de:	005b      	lsls	r3, r3, #1
 80014e0:	4403      	add	r3, r0
 80014e2:	2007      	movs	r0, #7
 80014e4:	fa00 f303 	lsl.w	r3, r0, r3
 80014e8:	43db      	mvns	r3, r3
 80014ea:	400b      	ands	r3, r1
 80014ec:	6113      	str	r3, [r2, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681a      	ldr	r2, [r3, #0]
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	6919      	ldr	r1, [r3, #16]
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	6898      	ldr	r0, [r3, #8]
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	b29b      	uxth	r3, r3
 8001502:	461c      	mov	r4, r3
 8001504:	4623      	mov	r3, r4
 8001506:	005b      	lsls	r3, r3, #1
 8001508:	4423      	add	r3, r4
 800150a:	fa00 f303 	lsl.w	r3, r0, r3
 800150e:	430b      	orrs	r3, r1
 8001510:	6113      	str	r3, [r2, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	2b06      	cmp	r3, #6
 8001518:	d824      	bhi.n	8001564 <HAL_ADC_ConfigChannel+0x114>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	6819      	ldr	r1, [r3, #0]
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	685a      	ldr	r2, [r3, #4]
 8001528:	4613      	mov	r3, r2
 800152a:	009b      	lsls	r3, r3, #2
 800152c:	4413      	add	r3, r2
 800152e:	3b05      	subs	r3, #5
 8001530:	221f      	movs	r2, #31
 8001532:	fa02 f303 	lsl.w	r3, r2, r3
 8001536:	43db      	mvns	r3, r3
 8001538:	4003      	ands	r3, r0
 800153a:	634b      	str	r3, [r1, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	6819      	ldr	r1, [r3, #0]
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	b29b      	uxth	r3, r3
 800154c:	461c      	mov	r4, r3
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	685a      	ldr	r2, [r3, #4]
 8001552:	4613      	mov	r3, r2
 8001554:	009b      	lsls	r3, r3, #2
 8001556:	4413      	add	r3, r2
 8001558:	3b05      	subs	r3, #5
 800155a:	fa04 f303 	lsl.w	r3, r4, r3
 800155e:	4303      	orrs	r3, r0
 8001560:	634b      	str	r3, [r1, #52]	; 0x34
 8001562:	e04c      	b.n	80015fe <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	2b0c      	cmp	r3, #12
 800156a:	d824      	bhi.n	80015b6 <HAL_ADC_ConfigChannel+0x166>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	6819      	ldr	r1, [r3, #0]
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	685a      	ldr	r2, [r3, #4]
 800157a:	4613      	mov	r3, r2
 800157c:	009b      	lsls	r3, r3, #2
 800157e:	4413      	add	r3, r2
 8001580:	3b23      	subs	r3, #35	; 0x23
 8001582:	221f      	movs	r2, #31
 8001584:	fa02 f303 	lsl.w	r3, r2, r3
 8001588:	43db      	mvns	r3, r3
 800158a:	4003      	ands	r3, r0
 800158c:	630b      	str	r3, [r1, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	6819      	ldr	r1, [r3, #0]
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	b29b      	uxth	r3, r3
 800159e:	461c      	mov	r4, r3
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	685a      	ldr	r2, [r3, #4]
 80015a4:	4613      	mov	r3, r2
 80015a6:	009b      	lsls	r3, r3, #2
 80015a8:	4413      	add	r3, r2
 80015aa:	3b23      	subs	r3, #35	; 0x23
 80015ac:	fa04 f303 	lsl.w	r3, r4, r3
 80015b0:	4303      	orrs	r3, r0
 80015b2:	630b      	str	r3, [r1, #48]	; 0x30
 80015b4:	e023      	b.n	80015fe <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	6819      	ldr	r1, [r3, #0]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	685a      	ldr	r2, [r3, #4]
 80015c4:	4613      	mov	r3, r2
 80015c6:	009b      	lsls	r3, r3, #2
 80015c8:	4413      	add	r3, r2
 80015ca:	3b41      	subs	r3, #65	; 0x41
 80015cc:	221f      	movs	r2, #31
 80015ce:	fa02 f303 	lsl.w	r3, r2, r3
 80015d2:	43db      	mvns	r3, r3
 80015d4:	4003      	ands	r3, r0
 80015d6:	62cb      	str	r3, [r1, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	6819      	ldr	r1, [r3, #0]
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	b29b      	uxth	r3, r3
 80015e8:	461c      	mov	r4, r3
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	685a      	ldr	r2, [r3, #4]
 80015ee:	4613      	mov	r3, r2
 80015f0:	009b      	lsls	r3, r3, #2
 80015f2:	4413      	add	r3, r2
 80015f4:	3b41      	subs	r3, #65	; 0x41
 80015f6:	fa04 f303 	lsl.w	r3, r4, r3
 80015fa:	4303      	orrs	r3, r0
 80015fc:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80015fe:	4b23      	ldr	r3, [pc, #140]	; (800168c <HAL_ADC_ConfigChannel+0x23c>)
 8001600:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4a22      	ldr	r2, [pc, #136]	; (8001690 <HAL_ADC_ConfigChannel+0x240>)
 8001608:	4293      	cmp	r3, r2
 800160a:	d109      	bne.n	8001620 <HAL_ADC_ConfigChannel+0x1d0>
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	2b12      	cmp	r3, #18
 8001612:	d105      	bne.n	8001620 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4a1a      	ldr	r2, [pc, #104]	; (8001690 <HAL_ADC_ConfigChannel+0x240>)
 8001626:	4293      	cmp	r3, r2
 8001628:	d125      	bne.n	8001676 <HAL_ADC_ConfigChannel+0x226>
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	4a19      	ldr	r2, [pc, #100]	; (8001694 <HAL_ADC_ConfigChannel+0x244>)
 8001630:	4293      	cmp	r3, r2
 8001632:	d003      	beq.n	800163c <HAL_ADC_ConfigChannel+0x1ec>
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	2b11      	cmp	r3, #17
 800163a:	d11c      	bne.n	8001676 <HAL_ADC_ConfigChannel+0x226>
  {
    /* Enable the TSVREFE channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	685b      	ldr	r3, [r3, #4]
 8001640:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4a11      	ldr	r2, [pc, #68]	; (8001694 <HAL_ADC_ConfigChannel+0x244>)
 800164e:	4293      	cmp	r3, r2
 8001650:	d111      	bne.n	8001676 <HAL_ADC_ConfigChannel+0x226>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001652:	4b11      	ldr	r3, [pc, #68]	; (8001698 <HAL_ADC_ConfigChannel+0x248>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4a11      	ldr	r2, [pc, #68]	; (800169c <HAL_ADC_ConfigChannel+0x24c>)
 8001658:	fba2 2303 	umull	r2, r3, r2, r3
 800165c:	0c9a      	lsrs	r2, r3, #18
 800165e:	4613      	mov	r3, r2
 8001660:	009b      	lsls	r3, r3, #2
 8001662:	4413      	add	r3, r2
 8001664:	005b      	lsls	r3, r3, #1
 8001666:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001668:	e002      	b.n	8001670 <HAL_ADC_ConfigChannel+0x220>
      {
        counter--;
 800166a:	68bb      	ldr	r3, [r7, #8]
 800166c:	3b01      	subs	r3, #1
 800166e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001670:	68bb      	ldr	r3, [r7, #8]
 8001672:	2b00      	cmp	r3, #0
 8001674:	d1f9      	bne.n	800166a <HAL_ADC_ConfigChannel+0x21a>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	2200      	movs	r2, #0
 800167a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800167e:	2300      	movs	r3, #0
}
 8001680:	4618      	mov	r0, r3
 8001682:	3710      	adds	r7, #16
 8001684:	46bd      	mov	sp, r7
 8001686:	bc90      	pop	{r4, r7}
 8001688:	4770      	bx	lr
 800168a:	bf00      	nop
 800168c:	40012300 	.word	0x40012300
 8001690:	40012000 	.word	0x40012000
 8001694:	10000012 	.word	0x10000012
 8001698:	20000038 	.word	0x20000038
 800169c:	431bde83 	.word	0x431bde83

080016a0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80016a0:	b480      	push	{r7}
 80016a2:	b085      	sub	sp, #20
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80016a8:	4b78      	ldr	r3, [pc, #480]	; (800188c <ADC_Init+0x1ec>)
 80016aa:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	685a      	ldr	r2, [r3, #4]
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	431a      	orrs	r2, r3
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	687a      	ldr	r2, [r7, #4]
 80016cc:	6812      	ldr	r2, [r2, #0]
 80016ce:	6852      	ldr	r2, [r2, #4]
 80016d0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80016d4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	687a      	ldr	r2, [r7, #4]
 80016dc:	6812      	ldr	r2, [r2, #0]
 80016de:	6851      	ldr	r1, [r2, #4]
 80016e0:	687a      	ldr	r2, [r7, #4]
 80016e2:	6912      	ldr	r2, [r2, #16]
 80016e4:	0212      	lsls	r2, r2, #8
 80016e6:	430a      	orrs	r2, r1
 80016e8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	687a      	ldr	r2, [r7, #4]
 80016f0:	6812      	ldr	r2, [r2, #0]
 80016f2:	6852      	ldr	r2, [r2, #4]
 80016f4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80016f8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	687a      	ldr	r2, [r7, #4]
 8001700:	6812      	ldr	r2, [r2, #0]
 8001702:	6851      	ldr	r1, [r2, #4]
 8001704:	687a      	ldr	r2, [r7, #4]
 8001706:	6892      	ldr	r2, [r2, #8]
 8001708:	430a      	orrs	r2, r1
 800170a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	687a      	ldr	r2, [r7, #4]
 8001712:	6812      	ldr	r2, [r2, #0]
 8001714:	6892      	ldr	r2, [r2, #8]
 8001716:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800171a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	687a      	ldr	r2, [r7, #4]
 8001722:	6812      	ldr	r2, [r2, #0]
 8001724:	6891      	ldr	r1, [r2, #8]
 8001726:	687a      	ldr	r2, [r7, #4]
 8001728:	68d2      	ldr	r2, [r2, #12]
 800172a:	430a      	orrs	r2, r1
 800172c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001732:	4a57      	ldr	r2, [pc, #348]	; (8001890 <ADC_Init+0x1f0>)
 8001734:	4293      	cmp	r3, r2
 8001736:	d022      	beq.n	800177e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	687a      	ldr	r2, [r7, #4]
 800173e:	6812      	ldr	r2, [r2, #0]
 8001740:	6892      	ldr	r2, [r2, #8]
 8001742:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001746:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	687a      	ldr	r2, [r7, #4]
 800174e:	6812      	ldr	r2, [r2, #0]
 8001750:	6891      	ldr	r1, [r2, #8]
 8001752:	687a      	ldr	r2, [r7, #4]
 8001754:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001756:	430a      	orrs	r2, r1
 8001758:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	687a      	ldr	r2, [r7, #4]
 8001760:	6812      	ldr	r2, [r2, #0]
 8001762:	6892      	ldr	r2, [r2, #8]
 8001764:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001768:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	687a      	ldr	r2, [r7, #4]
 8001770:	6812      	ldr	r2, [r2, #0]
 8001772:	6891      	ldr	r1, [r2, #8]
 8001774:	687a      	ldr	r2, [r7, #4]
 8001776:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001778:	430a      	orrs	r2, r1
 800177a:	609a      	str	r2, [r3, #8]
 800177c:	e00f      	b.n	800179e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	687a      	ldr	r2, [r7, #4]
 8001784:	6812      	ldr	r2, [r2, #0]
 8001786:	6892      	ldr	r2, [r2, #8]
 8001788:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800178c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	687a      	ldr	r2, [r7, #4]
 8001794:	6812      	ldr	r2, [r2, #0]
 8001796:	6892      	ldr	r2, [r2, #8]
 8001798:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800179c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	687a      	ldr	r2, [r7, #4]
 80017a4:	6812      	ldr	r2, [r2, #0]
 80017a6:	6892      	ldr	r2, [r2, #8]
 80017a8:	f022 0202 	bic.w	r2, r2, #2
 80017ac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	687a      	ldr	r2, [r7, #4]
 80017b4:	6812      	ldr	r2, [r2, #0]
 80017b6:	6891      	ldr	r1, [r2, #8]
 80017b8:	687a      	ldr	r2, [r7, #4]
 80017ba:	6992      	ldr	r2, [r2, #24]
 80017bc:	0052      	lsls	r2, r2, #1
 80017be:	430a      	orrs	r2, r1
 80017c0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6a1b      	ldr	r3, [r3, #32]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d01b      	beq.n	8001802 <ADC_Init+0x162>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	687a      	ldr	r2, [r7, #4]
 80017d0:	6812      	ldr	r2, [r2, #0]
 80017d2:	6852      	ldr	r2, [r2, #4]
 80017d4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80017d8:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	687a      	ldr	r2, [r7, #4]
 80017e0:	6812      	ldr	r2, [r2, #0]
 80017e2:	6852      	ldr	r2, [r2, #4]
 80017e4:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80017e8:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	687a      	ldr	r2, [r7, #4]
 80017f0:	6812      	ldr	r2, [r2, #0]
 80017f2:	6851      	ldr	r1, [r2, #4]
 80017f4:	687a      	ldr	r2, [r7, #4]
 80017f6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80017f8:	3a01      	subs	r2, #1
 80017fa:	0352      	lsls	r2, r2, #13
 80017fc:	430a      	orrs	r2, r1
 80017fe:	605a      	str	r2, [r3, #4]
 8001800:	e007      	b.n	8001812 <ADC_Init+0x172>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	687a      	ldr	r2, [r7, #4]
 8001808:	6812      	ldr	r2, [r2, #0]
 800180a:	6852      	ldr	r2, [r2, #4]
 800180c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001810:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	687a      	ldr	r2, [r7, #4]
 8001818:	6812      	ldr	r2, [r2, #0]
 800181a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800181c:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001820:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	687a      	ldr	r2, [r7, #4]
 8001828:	6812      	ldr	r2, [r2, #0]
 800182a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800182c:	687a      	ldr	r2, [r7, #4]
 800182e:	69d2      	ldr	r2, [r2, #28]
 8001830:	3a01      	subs	r2, #1
 8001832:	0512      	lsls	r2, r2, #20
 8001834:	430a      	orrs	r2, r1
 8001836:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	687a      	ldr	r2, [r7, #4]
 800183e:	6812      	ldr	r2, [r2, #0]
 8001840:	6892      	ldr	r2, [r2, #8]
 8001842:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001846:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	687a      	ldr	r2, [r7, #4]
 800184e:	6812      	ldr	r2, [r2, #0]
 8001850:	6891      	ldr	r1, [r2, #8]
 8001852:	687a      	ldr	r2, [r7, #4]
 8001854:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001856:	0252      	lsls	r2, r2, #9
 8001858:	430a      	orrs	r2, r1
 800185a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	687a      	ldr	r2, [r7, #4]
 8001862:	6812      	ldr	r2, [r2, #0]
 8001864:	6892      	ldr	r2, [r2, #8]
 8001866:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800186a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	687a      	ldr	r2, [r7, #4]
 8001872:	6812      	ldr	r2, [r2, #0]
 8001874:	6891      	ldr	r1, [r2, #8]
 8001876:	687a      	ldr	r2, [r7, #4]
 8001878:	6952      	ldr	r2, [r2, #20]
 800187a:	0292      	lsls	r2, r2, #10
 800187c:	430a      	orrs	r2, r1
 800187e:	609a      	str	r2, [r3, #8]
}
 8001880:	bf00      	nop
 8001882:	3714      	adds	r7, #20
 8001884:	46bd      	mov	sp, r7
 8001886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188a:	4770      	bx	lr
 800188c:	40012300 	.word	0x40012300
 8001890:	0f000001 	.word	0x0f000001

08001894 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b084      	sub	sp, #16
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018a0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018a6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d13c      	bne.n	8001928 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018b2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	689b      	ldr	r3, [r3, #8]
 80018c0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d12b      	bne.n	8001920 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d127      	bne.n	8001920 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018d6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d006      	beq.n	80018ec <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	689b      	ldr	r3, [r3, #8]
 80018e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d119      	bne.n	8001920 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	68fa      	ldr	r2, [r7, #12]
 80018f2:	6812      	ldr	r2, [r2, #0]
 80018f4:	6852      	ldr	r2, [r2, #4]
 80018f6:	f022 0220 	bic.w	r2, r2, #32
 80018fa:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001900:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800190c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001910:	2b00      	cmp	r3, #0
 8001912:	d105      	bne.n	8001920 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001918:	f043 0201 	orr.w	r2, r3, #1
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc);
 8001920:	68f8      	ldr	r0, [r7, #12]
 8001922:	f009 f8e7 	bl	800aaf4 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8001926:	e004      	b.n	8001932 <ADC_DMAConvCplt+0x9e>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800192c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800192e:	6878      	ldr	r0, [r7, #4]
 8001930:	4798      	blx	r3
}
 8001932:	bf00      	nop
 8001934:	3710      	adds	r7, #16
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}

0800193a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800193a:	b580      	push	{r7, lr}
 800193c:	b084      	sub	sp, #16
 800193e:	af00      	add	r7, sp, #0
 8001940:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001946:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8001948:	68f8      	ldr	r0, [r7, #12]
 800194a:	f7ff fd63 	bl	8001414 <HAL_ADC_ConvHalfCpltCallback>
}
 800194e:	bf00      	nop
 8001950:	3710      	adds	r7, #16
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}

08001956 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001956:	b580      	push	{r7, lr}
 8001958:	b084      	sub	sp, #16
 800195a:	af00      	add	r7, sp, #0
 800195c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001962:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	2240      	movs	r2, #64	; 0x40
 8001968:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800196e:	f043 0204 	orr.w	r2, r3, #4
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	645a      	str	r2, [r3, #68]	; 0x44
  HAL_ADC_ErrorCallback(hadc); 
 8001976:	68f8      	ldr	r0, [r7, #12]
 8001978:	f7ff fd60 	bl	800143c <HAL_ADC_ErrorCallback>
}
 800197c:	bf00      	nop
 800197e:	3710      	adds	r7, #16
 8001980:	46bd      	mov	sp, r7
 8001982:	bd80      	pop	{r7, pc}

08001984 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001984:	b480      	push	{r7}
 8001986:	b083      	sub	sp, #12
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800198c:	bf00      	nop
 800198e:	370c      	adds	r7, #12
 8001990:	46bd      	mov	sp, r7
 8001992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001996:	4770      	bx	lr

08001998 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001998:	b480      	push	{r7}
 800199a:	b085      	sub	sp, #20
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	f003 0307 	and.w	r3, r3, #7
 80019a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019a8:	4b0c      	ldr	r3, [pc, #48]	; (80019dc <NVIC_SetPriorityGrouping+0x44>)
 80019aa:	68db      	ldr	r3, [r3, #12]
 80019ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019ae:	68ba      	ldr	r2, [r7, #8]
 80019b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80019b4:	4013      	ands	r3, r2
 80019b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019bc:	68bb      	ldr	r3, [r7, #8]
 80019be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80019c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019ca:	4a04      	ldr	r2, [pc, #16]	; (80019dc <NVIC_SetPriorityGrouping+0x44>)
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	60d3      	str	r3, [r2, #12]
}
 80019d0:	bf00      	nop
 80019d2:	3714      	adds	r7, #20
 80019d4:	46bd      	mov	sp, r7
 80019d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019da:	4770      	bx	lr
 80019dc:	e000ed00 	.word	0xe000ed00

080019e0 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019e4:	4b04      	ldr	r3, [pc, #16]	; (80019f8 <NVIC_GetPriorityGrouping+0x18>)
 80019e6:	68db      	ldr	r3, [r3, #12]
 80019e8:	0a1b      	lsrs	r3, r3, #8
 80019ea:	f003 0307 	and.w	r3, r3, #7
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	46bd      	mov	sp, r7
 80019f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f6:	4770      	bx	lr
 80019f8:	e000ed00 	.word	0xe000ed00

080019fc <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019fc:	b480      	push	{r7}
 80019fe:	b083      	sub	sp, #12
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	4603      	mov	r3, r0
 8001a04:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001a06:	4909      	ldr	r1, [pc, #36]	; (8001a2c <NVIC_EnableIRQ+0x30>)
 8001a08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a0c:	095b      	lsrs	r3, r3, #5
 8001a0e:	79fa      	ldrb	r2, [r7, #7]
 8001a10:	f002 021f 	and.w	r2, r2, #31
 8001a14:	2001      	movs	r0, #1
 8001a16:	fa00 f202 	lsl.w	r2, r0, r2
 8001a1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001a1e:	bf00      	nop
 8001a20:	370c      	adds	r7, #12
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr
 8001a2a:	bf00      	nop
 8001a2c:	e000e100 	.word	0xe000e100

08001a30 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a30:	b480      	push	{r7}
 8001a32:	b083      	sub	sp, #12
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	4603      	mov	r3, r0
 8001a38:	6039      	str	r1, [r7, #0]
 8001a3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001a3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	da0b      	bge.n	8001a5c <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a44:	490d      	ldr	r1, [pc, #52]	; (8001a7c <NVIC_SetPriority+0x4c>)
 8001a46:	79fb      	ldrb	r3, [r7, #7]
 8001a48:	f003 030f 	and.w	r3, r3, #15
 8001a4c:	3b04      	subs	r3, #4
 8001a4e:	683a      	ldr	r2, [r7, #0]
 8001a50:	b2d2      	uxtb	r2, r2
 8001a52:	0112      	lsls	r2, r2, #4
 8001a54:	b2d2      	uxtb	r2, r2
 8001a56:	440b      	add	r3, r1
 8001a58:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a5a:	e009      	b.n	8001a70 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a5c:	4908      	ldr	r1, [pc, #32]	; (8001a80 <NVIC_SetPriority+0x50>)
 8001a5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a62:	683a      	ldr	r2, [r7, #0]
 8001a64:	b2d2      	uxtb	r2, r2
 8001a66:	0112      	lsls	r2, r2, #4
 8001a68:	b2d2      	uxtb	r2, r2
 8001a6a:	440b      	add	r3, r1
 8001a6c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001a70:	bf00      	nop
 8001a72:	370c      	adds	r7, #12
 8001a74:	46bd      	mov	sp, r7
 8001a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7a:	4770      	bx	lr
 8001a7c:	e000ed00 	.word	0xe000ed00
 8001a80:	e000e100 	.word	0xe000e100

08001a84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a84:	b480      	push	{r7}
 8001a86:	b089      	sub	sp, #36	; 0x24
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	60f8      	str	r0, [r7, #12]
 8001a8c:	60b9      	str	r1, [r7, #8]
 8001a8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	f003 0307 	and.w	r3, r3, #7
 8001a96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a98:	69fb      	ldr	r3, [r7, #28]
 8001a9a:	f1c3 0307 	rsb	r3, r3, #7
 8001a9e:	2b04      	cmp	r3, #4
 8001aa0:	bf28      	it	cs
 8001aa2:	2304      	movcs	r3, #4
 8001aa4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001aa6:	69fb      	ldr	r3, [r7, #28]
 8001aa8:	3304      	adds	r3, #4
 8001aaa:	2b06      	cmp	r3, #6
 8001aac:	d902      	bls.n	8001ab4 <NVIC_EncodePriority+0x30>
 8001aae:	69fb      	ldr	r3, [r7, #28]
 8001ab0:	3b03      	subs	r3, #3
 8001ab2:	e000      	b.n	8001ab6 <NVIC_EncodePriority+0x32>
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ab8:	2201      	movs	r2, #1
 8001aba:	69bb      	ldr	r3, [r7, #24]
 8001abc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac0:	1e5a      	subs	r2, r3, #1
 8001ac2:	68bb      	ldr	r3, [r7, #8]
 8001ac4:	401a      	ands	r2, r3
 8001ac6:	697b      	ldr	r3, [r7, #20]
 8001ac8:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001aca:	2101      	movs	r1, #1
 8001acc:	697b      	ldr	r3, [r7, #20]
 8001ace:	fa01 f303 	lsl.w	r3, r1, r3
 8001ad2:	1e59      	subs	r1, r3, #1
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ad8:	4313      	orrs	r3, r2
         );
}
 8001ada:	4618      	mov	r0, r3
 8001adc:	3724      	adds	r7, #36	; 0x24
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae4:	4770      	bx	lr
	...

08001ae8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b082      	sub	sp, #8
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	3b01      	subs	r3, #1
 8001af4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001af8:	d301      	bcc.n	8001afe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001afa:	2301      	movs	r3, #1
 8001afc:	e00f      	b.n	8001b1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001afe:	4a0a      	ldr	r2, [pc, #40]	; (8001b28 <SysTick_Config+0x40>)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	3b01      	subs	r3, #1
 8001b04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b06:	210f      	movs	r1, #15
 8001b08:	f04f 30ff 	mov.w	r0, #4294967295
 8001b0c:	f7ff ff90 	bl	8001a30 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b10:	4b05      	ldr	r3, [pc, #20]	; (8001b28 <SysTick_Config+0x40>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b16:	4b04      	ldr	r3, [pc, #16]	; (8001b28 <SysTick_Config+0x40>)
 8001b18:	2207      	movs	r2, #7
 8001b1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b1c:	2300      	movs	r3, #0
}
 8001b1e:	4618      	mov	r0, r3
 8001b20:	3708      	adds	r7, #8
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	e000e010 	.word	0xe000e010

08001b2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b082      	sub	sp, #8
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b34:	6878      	ldr	r0, [r7, #4]
 8001b36:	f7ff ff2f 	bl	8001998 <NVIC_SetPriorityGrouping>
}
 8001b3a:	bf00      	nop
 8001b3c:	3708      	adds	r7, #8
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}

08001b42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b42:	b580      	push	{r7, lr}
 8001b44:	b086      	sub	sp, #24
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	4603      	mov	r3, r0
 8001b4a:	60b9      	str	r1, [r7, #8]
 8001b4c:	607a      	str	r2, [r7, #4]
 8001b4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b50:	2300      	movs	r3, #0
 8001b52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b54:	f7ff ff44 	bl	80019e0 <NVIC_GetPriorityGrouping>
 8001b58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b5a:	687a      	ldr	r2, [r7, #4]
 8001b5c:	68b9      	ldr	r1, [r7, #8]
 8001b5e:	6978      	ldr	r0, [r7, #20]
 8001b60:	f7ff ff90 	bl	8001a84 <NVIC_EncodePriority>
 8001b64:	4602      	mov	r2, r0
 8001b66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b6a:	4611      	mov	r1, r2
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f7ff ff5f 	bl	8001a30 <NVIC_SetPriority>
}
 8001b72:	bf00      	nop
 8001b74:	3718      	adds	r7, #24
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}

08001b7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b7a:	b580      	push	{r7, lr}
 8001b7c:	b082      	sub	sp, #8
 8001b7e:	af00      	add	r7, sp, #0
 8001b80:	4603      	mov	r3, r0
 8001b82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f7ff ff37 	bl	80019fc <NVIC_EnableIRQ>
}
 8001b8e:	bf00      	nop
 8001b90:	3708      	adds	r7, #8
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}

08001b96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b96:	b580      	push	{r7, lr}
 8001b98:	b082      	sub	sp, #8
 8001b9a:	af00      	add	r7, sp, #0
 8001b9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b9e:	6878      	ldr	r0, [r7, #4]
 8001ba0:	f7ff ffa2 	bl	8001ae8 <SysTick_Config>
 8001ba4:	4603      	mov	r3, r0
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	3708      	adds	r7, #8
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}
	...

08001bb0 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2b04      	cmp	r3, #4
 8001bbc:	d106      	bne.n	8001bcc <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001bbe:	4a09      	ldr	r2, [pc, #36]	; (8001be4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001bc0:	4b08      	ldr	r3, [pc, #32]	; (8001be4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f043 0304 	orr.w	r3, r3, #4
 8001bc8:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8001bca:	e005      	b.n	8001bd8 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001bcc:	4a05      	ldr	r2, [pc, #20]	; (8001be4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001bce:	4b05      	ldr	r3, [pc, #20]	; (8001be4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f023 0304 	bic.w	r3, r3, #4
 8001bd6:	6013      	str	r3, [r2, #0]
}
 8001bd8:	bf00      	nop
 8001bda:	370c      	adds	r7, #12
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr
 8001be4:	e000e010 	.word	0xe000e010

08001be8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b086      	sub	sp, #24
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001bf4:	f7ff f98e 	bl	8000f14 <HAL_GetTick>
 8001bf8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d101      	bne.n	8001c04 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001c00:	2301      	movs	r3, #1
 8001c02:	e099      	b.n	8001d38 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2200      	movs	r2, #0
 8001c08:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2202      	movs	r2, #2
 8001c10:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	687a      	ldr	r2, [r7, #4]
 8001c1a:	6812      	ldr	r2, [r2, #0]
 8001c1c:	6812      	ldr	r2, [r2, #0]
 8001c1e:	f022 0201 	bic.w	r2, r2, #1
 8001c22:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c24:	e00f      	b.n	8001c46 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001c26:	f7ff f975 	bl	8000f14 <HAL_GetTick>
 8001c2a:	4602      	mov	r2, r0
 8001c2c:	693b      	ldr	r3, [r7, #16]
 8001c2e:	1ad3      	subs	r3, r2, r3
 8001c30:	2b05      	cmp	r3, #5
 8001c32:	d908      	bls.n	8001c46 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	2220      	movs	r2, #32
 8001c38:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	2203      	movs	r2, #3
 8001c3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001c42:	2303      	movs	r3, #3
 8001c44:	e078      	b.n	8001d38 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f003 0301 	and.w	r3, r3, #1
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d1e8      	bne.n	8001c26 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001c5c:	697a      	ldr	r2, [r7, #20]
 8001c5e:	4b38      	ldr	r3, [pc, #224]	; (8001d40 <HAL_DMA_Init+0x158>)
 8001c60:	4013      	ands	r3, r2
 8001c62:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	685a      	ldr	r2, [r3, #4]
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	689b      	ldr	r3, [r3, #8]
 8001c6c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001c72:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	691b      	ldr	r3, [r3, #16]
 8001c78:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c7e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	699b      	ldr	r3, [r3, #24]
 8001c84:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c8a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6a1b      	ldr	r3, [r3, #32]
 8001c90:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001c92:	697a      	ldr	r2, [r7, #20]
 8001c94:	4313      	orrs	r3, r2
 8001c96:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c9c:	2b04      	cmp	r3, #4
 8001c9e:	d107      	bne.n	8001cb0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ca8:	4313      	orrs	r3, r2
 8001caa:	697a      	ldr	r2, [r7, #20]
 8001cac:	4313      	orrs	r3, r2
 8001cae:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	697a      	ldr	r2, [r7, #20]
 8001cb6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	695b      	ldr	r3, [r3, #20]
 8001cbe:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001cc0:	697b      	ldr	r3, [r7, #20]
 8001cc2:	f023 0307 	bic.w	r3, r3, #7
 8001cc6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ccc:	697a      	ldr	r2, [r7, #20]
 8001cce:	4313      	orrs	r3, r2
 8001cd0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cd6:	2b04      	cmp	r3, #4
 8001cd8:	d117      	bne.n	8001d0a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cde:	697a      	ldr	r2, [r7, #20]
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d00e      	beq.n	8001d0a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001cec:	6878      	ldr	r0, [r7, #4]
 8001cee:	f000 fa99 	bl	8002224 <DMA_CheckFifoParam>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d008      	beq.n	8001d0a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2240      	movs	r2, #64	; 0x40
 8001cfc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	2201      	movs	r2, #1
 8001d02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001d06:	2301      	movs	r3, #1
 8001d08:	e016      	b.n	8001d38 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	697a      	ldr	r2, [r7, #20]
 8001d10:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001d12:	6878      	ldr	r0, [r7, #4]
 8001d14:	f000 fa50 	bl	80021b8 <DMA_CalcBaseAndBitshift>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d20:	223f      	movs	r2, #63	; 0x3f
 8001d22:	409a      	lsls	r2, r3
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	2201      	movs	r2, #1
 8001d32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001d36:	2300      	movs	r3, #0
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	3718      	adds	r7, #24
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}
 8001d40:	f010803f 	.word	0xf010803f

08001d44 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b086      	sub	sp, #24
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	60f8      	str	r0, [r7, #12]
 8001d4c:	60b9      	str	r1, [r7, #8]
 8001d4e:	607a      	str	r2, [r7, #4]
 8001d50:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d52:	2300      	movs	r3, #0
 8001d54:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d5a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001d62:	2b01      	cmp	r3, #1
 8001d64:	d101      	bne.n	8001d6a <HAL_DMA_Start_IT+0x26>
 8001d66:	2302      	movs	r3, #2
 8001d68:	e048      	b.n	8001dfc <HAL_DMA_Start_IT+0xb8>
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001d78:	b2db      	uxtb	r3, r3
 8001d7a:	2b01      	cmp	r3, #1
 8001d7c:	d137      	bne.n	8001dee <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	2202      	movs	r2, #2
 8001d82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	2200      	movs	r2, #0
 8001d8a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	687a      	ldr	r2, [r7, #4]
 8001d90:	68b9      	ldr	r1, [r7, #8]
 8001d92:	68f8      	ldr	r0, [r7, #12]
 8001d94:	f000 f9e2 	bl	800215c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d9c:	223f      	movs	r2, #63	; 0x3f
 8001d9e:	409a      	lsls	r2, r3
 8001da0:	693b      	ldr	r3, [r7, #16]
 8001da2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	68fa      	ldr	r2, [r7, #12]
 8001daa:	6812      	ldr	r2, [r2, #0]
 8001dac:	6812      	ldr	r2, [r2, #0]
 8001dae:	f042 0216 	orr.w	r2, r2, #22
 8001db2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	68fa      	ldr	r2, [r7, #12]
 8001dba:	6812      	ldr	r2, [r2, #0]
 8001dbc:	6952      	ldr	r2, [r2, #20]
 8001dbe:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001dc2:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d007      	beq.n	8001ddc <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	68fa      	ldr	r2, [r7, #12]
 8001dd2:	6812      	ldr	r2, [r2, #0]
 8001dd4:	6812      	ldr	r2, [r2, #0]
 8001dd6:	f042 0208 	orr.w	r2, r2, #8
 8001dda:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	68fa      	ldr	r2, [r7, #12]
 8001de2:	6812      	ldr	r2, [r2, #0]
 8001de4:	6812      	ldr	r2, [r2, #0]
 8001de6:	f042 0201 	orr.w	r2, r2, #1
 8001dea:	601a      	str	r2, [r3, #0]
 8001dec:	e005      	b.n	8001dfa <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	2200      	movs	r2, #0
 8001df2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001df6:	2302      	movs	r3, #2
 8001df8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001dfa:	7dfb      	ldrb	r3, [r7, #23]
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	3718      	adds	r7, #24
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}

08001e04 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b083      	sub	sp, #12
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001e12:	b2db      	uxtb	r3, r3
 8001e14:	2b02      	cmp	r3, #2
 8001e16:	d004      	beq.n	8001e22 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2280      	movs	r2, #128	; 0x80
 8001e1c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	e00c      	b.n	8001e3c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	2205      	movs	r2, #5
 8001e26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	687a      	ldr	r2, [r7, #4]
 8001e30:	6812      	ldr	r2, [r2, #0]
 8001e32:	6812      	ldr	r2, [r2, #0]
 8001e34:	f022 0201 	bic.w	r2, r2, #1
 8001e38:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001e3a:	2300      	movs	r3, #0
}
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	370c      	adds	r7, #12
 8001e40:	46bd      	mov	sp, r7
 8001e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e46:	4770      	bx	lr

08001e48 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b086      	sub	sp, #24
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001e50:	2300      	movs	r3, #0
 8001e52:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001e54:	4b92      	ldr	r3, [pc, #584]	; (80020a0 <HAL_DMA_IRQHandler+0x258>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a92      	ldr	r2, [pc, #584]	; (80020a4 <HAL_DMA_IRQHandler+0x25c>)
 8001e5a:	fba2 2303 	umull	r2, r3, r2, r3
 8001e5e:	0a9b      	lsrs	r3, r3, #10
 8001e60:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e66:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001e68:	693b      	ldr	r3, [r7, #16]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e72:	2208      	movs	r2, #8
 8001e74:	409a      	lsls	r2, r3
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	4013      	ands	r3, r2
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d01a      	beq.n	8001eb4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f003 0304 	and.w	r3, r3, #4
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d013      	beq.n	8001eb4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	687a      	ldr	r2, [r7, #4]
 8001e92:	6812      	ldr	r2, [r2, #0]
 8001e94:	6812      	ldr	r2, [r2, #0]
 8001e96:	f022 0204 	bic.w	r2, r2, #4
 8001e9a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ea0:	2208      	movs	r2, #8
 8001ea2:	409a      	lsls	r2, r3
 8001ea4:	693b      	ldr	r3, [r7, #16]
 8001ea6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001eac:	f043 0201 	orr.w	r2, r3, #1
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001eb8:	2201      	movs	r2, #1
 8001eba:	409a      	lsls	r2, r3
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	4013      	ands	r3, r2
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d012      	beq.n	8001eea <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	695b      	ldr	r3, [r3, #20]
 8001eca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d00b      	beq.n	8001eea <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ed6:	2201      	movs	r2, #1
 8001ed8:	409a      	lsls	r2, r3
 8001eda:	693b      	ldr	r3, [r7, #16]
 8001edc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ee2:	f043 0202 	orr.w	r2, r3, #2
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001eee:	2204      	movs	r2, #4
 8001ef0:	409a      	lsls	r2, r3
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d012      	beq.n	8001f20 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f003 0302 	and.w	r3, r3, #2
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d00b      	beq.n	8001f20 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f0c:	2204      	movs	r2, #4
 8001f0e:	409a      	lsls	r2, r3
 8001f10:	693b      	ldr	r3, [r7, #16]
 8001f12:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f18:	f043 0204 	orr.w	r2, r3, #4
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f24:	2210      	movs	r2, #16
 8001f26:	409a      	lsls	r2, r3
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	4013      	ands	r3, r2
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d043      	beq.n	8001fb8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f003 0308 	and.w	r3, r3, #8
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d03c      	beq.n	8001fb8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f42:	2210      	movs	r2, #16
 8001f44:	409a      	lsls	r2, r3
 8001f46:	693b      	ldr	r3, [r7, #16]
 8001f48:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d018      	beq.n	8001f8a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d108      	bne.n	8001f78 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d024      	beq.n	8001fb8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f72:	6878      	ldr	r0, [r7, #4]
 8001f74:	4798      	blx	r3
 8001f76:	e01f      	b.n	8001fb8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d01b      	beq.n	8001fb8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f84:	6878      	ldr	r0, [r7, #4]
 8001f86:	4798      	blx	r3
 8001f88:	e016      	b.n	8001fb8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d107      	bne.n	8001fa8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	687a      	ldr	r2, [r7, #4]
 8001f9e:	6812      	ldr	r2, [r2, #0]
 8001fa0:	6812      	ldr	r2, [r2, #0]
 8001fa2:	f022 0208 	bic.w	r2, r2, #8
 8001fa6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d003      	beq.n	8001fb8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb4:	6878      	ldr	r0, [r7, #4]
 8001fb6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fbc:	2220      	movs	r2, #32
 8001fbe:	409a      	lsls	r2, r3
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	f000 808e 	beq.w	80020e6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 0310 	and.w	r3, r3, #16
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	f000 8086 	beq.w	80020e6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fde:	2220      	movs	r2, #32
 8001fe0:	409a      	lsls	r2, r3
 8001fe2:	693b      	ldr	r3, [r7, #16]
 8001fe4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	2b05      	cmp	r3, #5
 8001ff0:	d136      	bne.n	8002060 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	687a      	ldr	r2, [r7, #4]
 8001ff8:	6812      	ldr	r2, [r2, #0]
 8001ffa:	6812      	ldr	r2, [r2, #0]
 8001ffc:	f022 0216 	bic.w	r2, r2, #22
 8002000:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	687a      	ldr	r2, [r7, #4]
 8002008:	6812      	ldr	r2, [r2, #0]
 800200a:	6952      	ldr	r2, [r2, #20]
 800200c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002010:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002016:	2b00      	cmp	r3, #0
 8002018:	d103      	bne.n	8002022 <HAL_DMA_IRQHandler+0x1da>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800201e:	2b00      	cmp	r3, #0
 8002020:	d007      	beq.n	8002032 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	687a      	ldr	r2, [r7, #4]
 8002028:	6812      	ldr	r2, [r2, #0]
 800202a:	6812      	ldr	r2, [r2, #0]
 800202c:	f022 0208 	bic.w	r2, r2, #8
 8002030:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002036:	223f      	movs	r2, #63	; 0x3f
 8002038:	409a      	lsls	r2, r3
 800203a:	693b      	ldr	r3, [r7, #16]
 800203c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2200      	movs	r2, #0
 8002042:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2201      	movs	r2, #1
 800204a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002052:	2b00      	cmp	r3, #0
 8002054:	d07d      	beq.n	8002152 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800205a:	6878      	ldr	r0, [r7, #4]
 800205c:	4798      	blx	r3
        }
        return;
 800205e:	e078      	b.n	8002152 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800206a:	2b00      	cmp	r3, #0
 800206c:	d01c      	beq.n	80020a8 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002078:	2b00      	cmp	r3, #0
 800207a:	d108      	bne.n	800208e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002080:	2b00      	cmp	r3, #0
 8002082:	d030      	beq.n	80020e6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002088:	6878      	ldr	r0, [r7, #4]
 800208a:	4798      	blx	r3
 800208c:	e02b      	b.n	80020e6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002092:	2b00      	cmp	r3, #0
 8002094:	d027      	beq.n	80020e6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800209a:	6878      	ldr	r0, [r7, #4]
 800209c:	4798      	blx	r3
 800209e:	e022      	b.n	80020e6 <HAL_DMA_IRQHandler+0x29e>
 80020a0:	20000038 	.word	0x20000038
 80020a4:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d10f      	bne.n	80020d6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	687a      	ldr	r2, [r7, #4]
 80020bc:	6812      	ldr	r2, [r2, #0]
 80020be:	6812      	ldr	r2, [r2, #0]
 80020c0:	f022 0210 	bic.w	r2, r2, #16
 80020c4:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2200      	movs	r2, #0
 80020ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2201      	movs	r2, #1
 80020d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d003      	beq.n	80020e6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020e2:	6878      	ldr	r0, [r7, #4]
 80020e4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d032      	beq.n	8002154 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020f2:	f003 0301 	and.w	r3, r3, #1
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d022      	beq.n	8002140 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2205      	movs	r2, #5
 80020fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	687a      	ldr	r2, [r7, #4]
 8002108:	6812      	ldr	r2, [r2, #0]
 800210a:	6812      	ldr	r2, [r2, #0]
 800210c:	f022 0201 	bic.w	r2, r2, #1
 8002110:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002112:	68bb      	ldr	r3, [r7, #8]
 8002114:	3301      	adds	r3, #1
 8002116:	60bb      	str	r3, [r7, #8]
 8002118:	697a      	ldr	r2, [r7, #20]
 800211a:	4293      	cmp	r3, r2
 800211c:	d807      	bhi.n	800212e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f003 0301 	and.w	r3, r3, #1
 8002128:	2b00      	cmp	r3, #0
 800212a:	d1f2      	bne.n	8002112 <HAL_DMA_IRQHandler+0x2ca>
 800212c:	e000      	b.n	8002130 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800212e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2200      	movs	r2, #0
 8002134:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2201      	movs	r2, #1
 800213c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002144:	2b00      	cmp	r3, #0
 8002146:	d005      	beq.n	8002154 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800214c:	6878      	ldr	r0, [r7, #4]
 800214e:	4798      	blx	r3
 8002150:	e000      	b.n	8002154 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002152:	bf00      	nop
    }
  }
}
 8002154:	3718      	adds	r7, #24
 8002156:	46bd      	mov	sp, r7
 8002158:	bd80      	pop	{r7, pc}
 800215a:	bf00      	nop

0800215c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800215c:	b480      	push	{r7}
 800215e:	b085      	sub	sp, #20
 8002160:	af00      	add	r7, sp, #0
 8002162:	60f8      	str	r0, [r7, #12]
 8002164:	60b9      	str	r1, [r7, #8]
 8002166:	607a      	str	r2, [r7, #4]
 8002168:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	68fa      	ldr	r2, [r7, #12]
 8002170:	6812      	ldr	r2, [r2, #0]
 8002172:	6812      	ldr	r2, [r2, #0]
 8002174:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002178:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	683a      	ldr	r2, [r7, #0]
 8002180:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	689b      	ldr	r3, [r3, #8]
 8002186:	2b40      	cmp	r3, #64	; 0x40
 8002188:	d108      	bne.n	800219c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	687a      	ldr	r2, [r7, #4]
 8002190:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	68ba      	ldr	r2, [r7, #8]
 8002198:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800219a:	e007      	b.n	80021ac <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	68ba      	ldr	r2, [r7, #8]
 80021a2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	687a      	ldr	r2, [r7, #4]
 80021aa:	60da      	str	r2, [r3, #12]
}
 80021ac:	bf00      	nop
 80021ae:	3714      	adds	r7, #20
 80021b0:	46bd      	mov	sp, r7
 80021b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b6:	4770      	bx	lr

080021b8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b085      	sub	sp, #20
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	b2db      	uxtb	r3, r3
 80021c6:	3b10      	subs	r3, #16
 80021c8:	4a14      	ldr	r2, [pc, #80]	; (800221c <DMA_CalcBaseAndBitshift+0x64>)
 80021ca:	fba2 2303 	umull	r2, r3, r2, r3
 80021ce:	091b      	lsrs	r3, r3, #4
 80021d0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80021d2:	4a13      	ldr	r2, [pc, #76]	; (8002220 <DMA_CalcBaseAndBitshift+0x68>)
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	4413      	add	r3, r2
 80021d8:	781b      	ldrb	r3, [r3, #0]
 80021da:	461a      	mov	r2, r3
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	2b03      	cmp	r3, #3
 80021e4:	d909      	bls.n	80021fa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80021ee:	f023 0303 	bic.w	r3, r3, #3
 80021f2:	1d1a      	adds	r2, r3, #4
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	659a      	str	r2, [r3, #88]	; 0x58
 80021f8:	e007      	b.n	800220a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002202:	f023 0303 	bic.w	r3, r3, #3
 8002206:	687a      	ldr	r2, [r7, #4]
 8002208:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800220e:	4618      	mov	r0, r3
 8002210:	3714      	adds	r7, #20
 8002212:	46bd      	mov	sp, r7
 8002214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002218:	4770      	bx	lr
 800221a:	bf00      	nop
 800221c:	aaaaaaab 	.word	0xaaaaaaab
 8002220:	08011528 	.word	0x08011528

08002224 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002224:	b480      	push	{r7}
 8002226:	b085      	sub	sp, #20
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800222c:	2300      	movs	r3, #0
 800222e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002234:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	699b      	ldr	r3, [r3, #24]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d11f      	bne.n	800227e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800223e:	68bb      	ldr	r3, [r7, #8]
 8002240:	2b03      	cmp	r3, #3
 8002242:	d855      	bhi.n	80022f0 <DMA_CheckFifoParam+0xcc>
 8002244:	a201      	add	r2, pc, #4	; (adr r2, 800224c <DMA_CheckFifoParam+0x28>)
 8002246:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800224a:	bf00      	nop
 800224c:	0800225d 	.word	0x0800225d
 8002250:	0800226f 	.word	0x0800226f
 8002254:	0800225d 	.word	0x0800225d
 8002258:	080022f1 	.word	0x080022f1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002260:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002264:	2b00      	cmp	r3, #0
 8002266:	d045      	beq.n	80022f4 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8002268:	2301      	movs	r3, #1
 800226a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800226c:	e042      	b.n	80022f4 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002272:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002276:	d13f      	bne.n	80022f8 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8002278:	2301      	movs	r3, #1
 800227a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800227c:	e03c      	b.n	80022f8 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	699b      	ldr	r3, [r3, #24]
 8002282:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002286:	d121      	bne.n	80022cc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002288:	68bb      	ldr	r3, [r7, #8]
 800228a:	2b03      	cmp	r3, #3
 800228c:	d836      	bhi.n	80022fc <DMA_CheckFifoParam+0xd8>
 800228e:	a201      	add	r2, pc, #4	; (adr r2, 8002294 <DMA_CheckFifoParam+0x70>)
 8002290:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002294:	080022a5 	.word	0x080022a5
 8002298:	080022ab 	.word	0x080022ab
 800229c:	080022a5 	.word	0x080022a5
 80022a0:	080022bd 	.word	0x080022bd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80022a4:	2301      	movs	r3, #1
 80022a6:	73fb      	strb	r3, [r7, #15]
      break;
 80022a8:	e02f      	b.n	800230a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022ae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d024      	beq.n	8002300 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80022b6:	2301      	movs	r3, #1
 80022b8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80022ba:	e021      	b.n	8002300 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022c0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80022c4:	d11e      	bne.n	8002304 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80022c6:	2301      	movs	r3, #1
 80022c8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80022ca:	e01b      	b.n	8002304 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80022cc:	68bb      	ldr	r3, [r7, #8]
 80022ce:	2b02      	cmp	r3, #2
 80022d0:	d902      	bls.n	80022d8 <DMA_CheckFifoParam+0xb4>
 80022d2:	2b03      	cmp	r3, #3
 80022d4:	d003      	beq.n	80022de <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80022d6:	e018      	b.n	800230a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80022d8:	2301      	movs	r3, #1
 80022da:	73fb      	strb	r3, [r7, #15]
      break;
 80022dc:	e015      	b.n	800230a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022e2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d00e      	beq.n	8002308 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80022ea:	2301      	movs	r3, #1
 80022ec:	73fb      	strb	r3, [r7, #15]
      break;
 80022ee:	e00b      	b.n	8002308 <DMA_CheckFifoParam+0xe4>
      break;
 80022f0:	bf00      	nop
 80022f2:	e00a      	b.n	800230a <DMA_CheckFifoParam+0xe6>
      break;
 80022f4:	bf00      	nop
 80022f6:	e008      	b.n	800230a <DMA_CheckFifoParam+0xe6>
      break;
 80022f8:	bf00      	nop
 80022fa:	e006      	b.n	800230a <DMA_CheckFifoParam+0xe6>
      break;
 80022fc:	bf00      	nop
 80022fe:	e004      	b.n	800230a <DMA_CheckFifoParam+0xe6>
      break;
 8002300:	bf00      	nop
 8002302:	e002      	b.n	800230a <DMA_CheckFifoParam+0xe6>
      break;   
 8002304:	bf00      	nop
 8002306:	e000      	b.n	800230a <DMA_CheckFifoParam+0xe6>
      break;
 8002308:	bf00      	nop
    }
  } 
  
  return status; 
 800230a:	7bfb      	ldrb	r3, [r7, #15]
}
 800230c:	4618      	mov	r0, r3
 800230e:	3714      	adds	r7, #20
 8002310:	46bd      	mov	sp, r7
 8002312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002316:	4770      	bx	lr

08002318 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002318:	b480      	push	{r7}
 800231a:	b089      	sub	sp, #36	; 0x24
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
 8002320:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002322:	2300      	movs	r3, #0
 8002324:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002326:	2300      	movs	r3, #0
 8002328:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800232a:	2300      	movs	r3, #0
 800232c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800232e:	2300      	movs	r3, #0
 8002330:	61fb      	str	r3, [r7, #28]
 8002332:	e165      	b.n	8002600 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002334:	2201      	movs	r2, #1
 8002336:	69fb      	ldr	r3, [r7, #28]
 8002338:	fa02 f303 	lsl.w	r3, r2, r3
 800233c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	681a      	ldr	r2, [r3, #0]
 8002342:	697b      	ldr	r3, [r7, #20]
 8002344:	4013      	ands	r3, r2
 8002346:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002348:	693a      	ldr	r2, [r7, #16]
 800234a:	697b      	ldr	r3, [r7, #20]
 800234c:	429a      	cmp	r2, r3
 800234e:	f040 8154 	bne.w	80025fa <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	2b02      	cmp	r3, #2
 8002358:	d003      	beq.n	8002362 <HAL_GPIO_Init+0x4a>
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	2b12      	cmp	r3, #18
 8002360:	d123      	bne.n	80023aa <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002362:	69fb      	ldr	r3, [r7, #28]
 8002364:	08da      	lsrs	r2, r3, #3
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	3208      	adds	r2, #8
 800236a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800236e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002370:	69fb      	ldr	r3, [r7, #28]
 8002372:	f003 0307 	and.w	r3, r3, #7
 8002376:	009b      	lsls	r3, r3, #2
 8002378:	220f      	movs	r2, #15
 800237a:	fa02 f303 	lsl.w	r3, r2, r3
 800237e:	43db      	mvns	r3, r3
 8002380:	69ba      	ldr	r2, [r7, #24]
 8002382:	4013      	ands	r3, r2
 8002384:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	691a      	ldr	r2, [r3, #16]
 800238a:	69fb      	ldr	r3, [r7, #28]
 800238c:	f003 0307 	and.w	r3, r3, #7
 8002390:	009b      	lsls	r3, r3, #2
 8002392:	fa02 f303 	lsl.w	r3, r2, r3
 8002396:	69ba      	ldr	r2, [r7, #24]
 8002398:	4313      	orrs	r3, r2
 800239a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800239c:	69fb      	ldr	r3, [r7, #28]
 800239e:	08da      	lsrs	r2, r3, #3
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	3208      	adds	r2, #8
 80023a4:	69b9      	ldr	r1, [r7, #24]
 80023a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80023b0:	69fb      	ldr	r3, [r7, #28]
 80023b2:	005b      	lsls	r3, r3, #1
 80023b4:	2203      	movs	r2, #3
 80023b6:	fa02 f303 	lsl.w	r3, r2, r3
 80023ba:	43db      	mvns	r3, r3
 80023bc:	69ba      	ldr	r2, [r7, #24]
 80023be:	4013      	ands	r3, r2
 80023c0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	f003 0203 	and.w	r2, r3, #3
 80023ca:	69fb      	ldr	r3, [r7, #28]
 80023cc:	005b      	lsls	r3, r3, #1
 80023ce:	fa02 f303 	lsl.w	r3, r2, r3
 80023d2:	69ba      	ldr	r2, [r7, #24]
 80023d4:	4313      	orrs	r3, r2
 80023d6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	69ba      	ldr	r2, [r7, #24]
 80023dc:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	2b01      	cmp	r3, #1
 80023e4:	d00b      	beq.n	80023fe <HAL_GPIO_Init+0xe6>
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	2b02      	cmp	r3, #2
 80023ec:	d007      	beq.n	80023fe <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80023f2:	2b11      	cmp	r3, #17
 80023f4:	d003      	beq.n	80023fe <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	2b12      	cmp	r3, #18
 80023fc:	d130      	bne.n	8002460 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	689b      	ldr	r3, [r3, #8]
 8002402:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002404:	69fb      	ldr	r3, [r7, #28]
 8002406:	005b      	lsls	r3, r3, #1
 8002408:	2203      	movs	r2, #3
 800240a:	fa02 f303 	lsl.w	r3, r2, r3
 800240e:	43db      	mvns	r3, r3
 8002410:	69ba      	ldr	r2, [r7, #24]
 8002412:	4013      	ands	r3, r2
 8002414:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	68da      	ldr	r2, [r3, #12]
 800241a:	69fb      	ldr	r3, [r7, #28]
 800241c:	005b      	lsls	r3, r3, #1
 800241e:	fa02 f303 	lsl.w	r3, r2, r3
 8002422:	69ba      	ldr	r2, [r7, #24]
 8002424:	4313      	orrs	r3, r2
 8002426:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	69ba      	ldr	r2, [r7, #24]
 800242c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002434:	2201      	movs	r2, #1
 8002436:	69fb      	ldr	r3, [r7, #28]
 8002438:	fa02 f303 	lsl.w	r3, r2, r3
 800243c:	43db      	mvns	r3, r3
 800243e:	69ba      	ldr	r2, [r7, #24]
 8002440:	4013      	ands	r3, r2
 8002442:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	091b      	lsrs	r3, r3, #4
 800244a:	f003 0201 	and.w	r2, r3, #1
 800244e:	69fb      	ldr	r3, [r7, #28]
 8002450:	fa02 f303 	lsl.w	r3, r2, r3
 8002454:	69ba      	ldr	r2, [r7, #24]
 8002456:	4313      	orrs	r3, r2
 8002458:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	69ba      	ldr	r2, [r7, #24]
 800245e:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	68db      	ldr	r3, [r3, #12]
 8002464:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002466:	69fb      	ldr	r3, [r7, #28]
 8002468:	005b      	lsls	r3, r3, #1
 800246a:	2203      	movs	r2, #3
 800246c:	fa02 f303 	lsl.w	r3, r2, r3
 8002470:	43db      	mvns	r3, r3
 8002472:	69ba      	ldr	r2, [r7, #24]
 8002474:	4013      	ands	r3, r2
 8002476:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	689a      	ldr	r2, [r3, #8]
 800247c:	69fb      	ldr	r3, [r7, #28]
 800247e:	005b      	lsls	r3, r3, #1
 8002480:	fa02 f303 	lsl.w	r3, r2, r3
 8002484:	69ba      	ldr	r2, [r7, #24]
 8002486:	4313      	orrs	r3, r2
 8002488:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	69ba      	ldr	r2, [r7, #24]
 800248e:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002498:	2b00      	cmp	r3, #0
 800249a:	f000 80ae 	beq.w	80025fa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800249e:	2300      	movs	r3, #0
 80024a0:	60fb      	str	r3, [r7, #12]
 80024a2:	4a5c      	ldr	r2, [pc, #368]	; (8002614 <HAL_GPIO_Init+0x2fc>)
 80024a4:	4b5b      	ldr	r3, [pc, #364]	; (8002614 <HAL_GPIO_Init+0x2fc>)
 80024a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024ac:	6453      	str	r3, [r2, #68]	; 0x44
 80024ae:	4b59      	ldr	r3, [pc, #356]	; (8002614 <HAL_GPIO_Init+0x2fc>)
 80024b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024b6:	60fb      	str	r3, [r7, #12]
 80024b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80024ba:	4a57      	ldr	r2, [pc, #348]	; (8002618 <HAL_GPIO_Init+0x300>)
 80024bc:	69fb      	ldr	r3, [r7, #28]
 80024be:	089b      	lsrs	r3, r3, #2
 80024c0:	3302      	adds	r3, #2
 80024c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80024c8:	69fb      	ldr	r3, [r7, #28]
 80024ca:	f003 0303 	and.w	r3, r3, #3
 80024ce:	009b      	lsls	r3, r3, #2
 80024d0:	220f      	movs	r2, #15
 80024d2:	fa02 f303 	lsl.w	r3, r2, r3
 80024d6:	43db      	mvns	r3, r3
 80024d8:	69ba      	ldr	r2, [r7, #24]
 80024da:	4013      	ands	r3, r2
 80024dc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	4a4e      	ldr	r2, [pc, #312]	; (800261c <HAL_GPIO_Init+0x304>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d025      	beq.n	8002532 <HAL_GPIO_Init+0x21a>
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	4a4d      	ldr	r2, [pc, #308]	; (8002620 <HAL_GPIO_Init+0x308>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d01f      	beq.n	800252e <HAL_GPIO_Init+0x216>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	4a4c      	ldr	r2, [pc, #304]	; (8002624 <HAL_GPIO_Init+0x30c>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d019      	beq.n	800252a <HAL_GPIO_Init+0x212>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	4a4b      	ldr	r2, [pc, #300]	; (8002628 <HAL_GPIO_Init+0x310>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d013      	beq.n	8002526 <HAL_GPIO_Init+0x20e>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	4a4a      	ldr	r2, [pc, #296]	; (800262c <HAL_GPIO_Init+0x314>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d00d      	beq.n	8002522 <HAL_GPIO_Init+0x20a>
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	4a49      	ldr	r2, [pc, #292]	; (8002630 <HAL_GPIO_Init+0x318>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d007      	beq.n	800251e <HAL_GPIO_Init+0x206>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	4a48      	ldr	r2, [pc, #288]	; (8002634 <HAL_GPIO_Init+0x31c>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d101      	bne.n	800251a <HAL_GPIO_Init+0x202>
 8002516:	2306      	movs	r3, #6
 8002518:	e00c      	b.n	8002534 <HAL_GPIO_Init+0x21c>
 800251a:	2307      	movs	r3, #7
 800251c:	e00a      	b.n	8002534 <HAL_GPIO_Init+0x21c>
 800251e:	2305      	movs	r3, #5
 8002520:	e008      	b.n	8002534 <HAL_GPIO_Init+0x21c>
 8002522:	2304      	movs	r3, #4
 8002524:	e006      	b.n	8002534 <HAL_GPIO_Init+0x21c>
 8002526:	2303      	movs	r3, #3
 8002528:	e004      	b.n	8002534 <HAL_GPIO_Init+0x21c>
 800252a:	2302      	movs	r3, #2
 800252c:	e002      	b.n	8002534 <HAL_GPIO_Init+0x21c>
 800252e:	2301      	movs	r3, #1
 8002530:	e000      	b.n	8002534 <HAL_GPIO_Init+0x21c>
 8002532:	2300      	movs	r3, #0
 8002534:	69fa      	ldr	r2, [r7, #28]
 8002536:	f002 0203 	and.w	r2, r2, #3
 800253a:	0092      	lsls	r2, r2, #2
 800253c:	4093      	lsls	r3, r2
 800253e:	69ba      	ldr	r2, [r7, #24]
 8002540:	4313      	orrs	r3, r2
 8002542:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002544:	4934      	ldr	r1, [pc, #208]	; (8002618 <HAL_GPIO_Init+0x300>)
 8002546:	69fb      	ldr	r3, [r7, #28]
 8002548:	089b      	lsrs	r3, r3, #2
 800254a:	3302      	adds	r3, #2
 800254c:	69ba      	ldr	r2, [r7, #24]
 800254e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002552:	4b39      	ldr	r3, [pc, #228]	; (8002638 <HAL_GPIO_Init+0x320>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002558:	693b      	ldr	r3, [r7, #16]
 800255a:	43db      	mvns	r3, r3
 800255c:	69ba      	ldr	r2, [r7, #24]
 800255e:	4013      	ands	r3, r2
 8002560:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800256a:	2b00      	cmp	r3, #0
 800256c:	d003      	beq.n	8002576 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800256e:	69ba      	ldr	r2, [r7, #24]
 8002570:	693b      	ldr	r3, [r7, #16]
 8002572:	4313      	orrs	r3, r2
 8002574:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002576:	4a30      	ldr	r2, [pc, #192]	; (8002638 <HAL_GPIO_Init+0x320>)
 8002578:	69bb      	ldr	r3, [r7, #24]
 800257a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800257c:	4b2e      	ldr	r3, [pc, #184]	; (8002638 <HAL_GPIO_Init+0x320>)
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002582:	693b      	ldr	r3, [r7, #16]
 8002584:	43db      	mvns	r3, r3
 8002586:	69ba      	ldr	r2, [r7, #24]
 8002588:	4013      	ands	r3, r2
 800258a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002594:	2b00      	cmp	r3, #0
 8002596:	d003      	beq.n	80025a0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002598:	69ba      	ldr	r2, [r7, #24]
 800259a:	693b      	ldr	r3, [r7, #16]
 800259c:	4313      	orrs	r3, r2
 800259e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80025a0:	4a25      	ldr	r2, [pc, #148]	; (8002638 <HAL_GPIO_Init+0x320>)
 80025a2:	69bb      	ldr	r3, [r7, #24]
 80025a4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80025a6:	4b24      	ldr	r3, [pc, #144]	; (8002638 <HAL_GPIO_Init+0x320>)
 80025a8:	689b      	ldr	r3, [r3, #8]
 80025aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025ac:	693b      	ldr	r3, [r7, #16]
 80025ae:	43db      	mvns	r3, r3
 80025b0:	69ba      	ldr	r2, [r7, #24]
 80025b2:	4013      	ands	r3, r2
 80025b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d003      	beq.n	80025ca <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80025c2:	69ba      	ldr	r2, [r7, #24]
 80025c4:	693b      	ldr	r3, [r7, #16]
 80025c6:	4313      	orrs	r3, r2
 80025c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80025ca:	4a1b      	ldr	r2, [pc, #108]	; (8002638 <HAL_GPIO_Init+0x320>)
 80025cc:	69bb      	ldr	r3, [r7, #24]
 80025ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80025d0:	4b19      	ldr	r3, [pc, #100]	; (8002638 <HAL_GPIO_Init+0x320>)
 80025d2:	68db      	ldr	r3, [r3, #12]
 80025d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025d6:	693b      	ldr	r3, [r7, #16]
 80025d8:	43db      	mvns	r3, r3
 80025da:	69ba      	ldr	r2, [r7, #24]
 80025dc:	4013      	ands	r3, r2
 80025de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d003      	beq.n	80025f4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80025ec:	69ba      	ldr	r2, [r7, #24]
 80025ee:	693b      	ldr	r3, [r7, #16]
 80025f0:	4313      	orrs	r3, r2
 80025f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80025f4:	4a10      	ldr	r2, [pc, #64]	; (8002638 <HAL_GPIO_Init+0x320>)
 80025f6:	69bb      	ldr	r3, [r7, #24]
 80025f8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80025fa:	69fb      	ldr	r3, [r7, #28]
 80025fc:	3301      	adds	r3, #1
 80025fe:	61fb      	str	r3, [r7, #28]
 8002600:	69fb      	ldr	r3, [r7, #28]
 8002602:	2b0f      	cmp	r3, #15
 8002604:	f67f ae96 	bls.w	8002334 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002608:	bf00      	nop
 800260a:	3724      	adds	r7, #36	; 0x24
 800260c:	46bd      	mov	sp, r7
 800260e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002612:	4770      	bx	lr
 8002614:	40023800 	.word	0x40023800
 8002618:	40013800 	.word	0x40013800
 800261c:	40020000 	.word	0x40020000
 8002620:	40020400 	.word	0x40020400
 8002624:	40020800 	.word	0x40020800
 8002628:	40020c00 	.word	0x40020c00
 800262c:	40021000 	.word	0x40021000
 8002630:	40021400 	.word	0x40021400
 8002634:	40021800 	.word	0x40021800
 8002638:	40013c00 	.word	0x40013c00

0800263c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800263c:	b480      	push	{r7}
 800263e:	b085      	sub	sp, #20
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
 8002644:	460b      	mov	r3, r1
 8002646:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	691a      	ldr	r2, [r3, #16]
 800264c:	887b      	ldrh	r3, [r7, #2]
 800264e:	4013      	ands	r3, r2
 8002650:	2b00      	cmp	r3, #0
 8002652:	d002      	beq.n	800265a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002654:	2301      	movs	r3, #1
 8002656:	73fb      	strb	r3, [r7, #15]
 8002658:	e001      	b.n	800265e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800265a:	2300      	movs	r3, #0
 800265c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800265e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002660:	4618      	mov	r0, r3
 8002662:	3714      	adds	r7, #20
 8002664:	46bd      	mov	sp, r7
 8002666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266a:	4770      	bx	lr

0800266c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800266c:	b480      	push	{r7}
 800266e:	b083      	sub	sp, #12
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
 8002674:	460b      	mov	r3, r1
 8002676:	807b      	strh	r3, [r7, #2]
 8002678:	4613      	mov	r3, r2
 800267a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800267c:	787b      	ldrb	r3, [r7, #1]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d003      	beq.n	800268a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002682:	887a      	ldrh	r2, [r7, #2]
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002688:	e003      	b.n	8002692 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800268a:	887b      	ldrh	r3, [r7, #2]
 800268c:	041a      	lsls	r2, r3, #16
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	619a      	str	r2, [r3, #24]
}
 8002692:	bf00      	nop
 8002694:	370c      	adds	r7, #12
 8002696:	46bd      	mov	sp, r7
 8002698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269c:	4770      	bx	lr

0800269e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800269e:	b480      	push	{r7}
 80026a0:	b083      	sub	sp, #12
 80026a2:	af00      	add	r7, sp, #0
 80026a4:	6078      	str	r0, [r7, #4]
 80026a6:	460b      	mov	r3, r1
 80026a8:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	695a      	ldr	r2, [r3, #20]
 80026ae:	887b      	ldrh	r3, [r7, #2]
 80026b0:	405a      	eors	r2, r3
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	615a      	str	r2, [r3, #20]
}
 80026b6:	bf00      	nop
 80026b8:	370c      	adds	r7, #12
 80026ba:	46bd      	mov	sp, r7
 80026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c0:	4770      	bx	lr
	...

080026c4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b082      	sub	sp, #8
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	4603      	mov	r3, r0
 80026cc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80026ce:	4b08      	ldr	r3, [pc, #32]	; (80026f0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80026d0:	695a      	ldr	r2, [r3, #20]
 80026d2:	88fb      	ldrh	r3, [r7, #6]
 80026d4:	4013      	ands	r3, r2
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d006      	beq.n	80026e8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80026da:	4a05      	ldr	r2, [pc, #20]	; (80026f0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80026dc:	88fb      	ldrh	r3, [r7, #6]
 80026de:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80026e0:	88fb      	ldrh	r3, [r7, #6]
 80026e2:	4618      	mov	r0, r3
 80026e4:	f00a fd2a 	bl	800d13c <HAL_GPIO_EXTI_Callback>
  }
}
 80026e8:	bf00      	nop
 80026ea:	3708      	adds	r7, #8
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bd80      	pop	{r7, pc}
 80026f0:	40013c00 	.word	0x40013c00

080026f4 <HAL_I2C_Init>:
  * @param  hi2c pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b084      	sub	sp, #16
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange = 0U;
 80026fc:	2300      	movs	r3, #0
 80026fe:	60fb      	str	r3, [r7, #12]
  uint32_t pclk1 = 0U;
 8002700:	2300      	movs	r3, #0
 8002702:	60bb      	str	r3, [r7, #8]

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d101      	bne.n	800270e <HAL_I2C_Init+0x1a>
  {
    return HAL_ERROR;
 800270a:	2301      	movs	r3, #1
 800270c:	e0c8      	b.n	80028a0 <HAL_I2C_Init+0x1ac>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002714:	b2db      	uxtb	r3, r3
 8002716:	2b00      	cmp	r3, #0
 8002718:	d106      	bne.n	8002728 <HAL_I2C_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2200      	movs	r2, #0
 800271e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002722:	6878      	ldr	r0, [r7, #4]
 8002724:	f00d fbd8 	bl	800fed8 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2224      	movs	r2, #36	; 0x24
 800272c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	687a      	ldr	r2, [r7, #4]
 8002736:	6812      	ldr	r2, [r2, #0]
 8002738:	6812      	ldr	r2, [r2, #0]
 800273a:	f022 0201 	bic.w	r2, r2, #1
 800273e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002740:	f001 fbfa 	bl	8003f38 <HAL_RCC_GetPCLK1Freq>
 8002744:	60b8      	str	r0, [r7, #8]

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002746:	68bb      	ldr	r3, [r7, #8]
 8002748:	4a57      	ldr	r2, [pc, #348]	; (80028a8 <HAL_I2C_Init+0x1b4>)
 800274a:	fba2 2303 	umull	r2, r3, r2, r3
 800274e:	0c9b      	lsrs	r3, r3, #18
 8002750:	60fb      	str	r3, [r7, #12]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	68fa      	ldr	r2, [r7, #12]
 8002758:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681a      	ldr	r2, [r3, #0]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	4952      	ldr	r1, [pc, #328]	; (80028ac <HAL_I2C_Init+0x1b8>)
 8002764:	428b      	cmp	r3, r1
 8002766:	d802      	bhi.n	800276e <HAL_I2C_Init+0x7a>
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	3301      	adds	r3, #1
 800276c:	e009      	b.n	8002782 <HAL_I2C_Init+0x8e>
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8002774:	fb01 f303 	mul.w	r3, r1, r3
 8002778:	494d      	ldr	r1, [pc, #308]	; (80028b0 <HAL_I2C_Init+0x1bc>)
 800277a:	fba1 1303 	umull	r1, r3, r1, r3
 800277e:	099b      	lsrs	r3, r3, #6
 8002780:	3301      	adds	r3, #1
 8002782:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6819      	ldr	r1, [r3, #0]
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	4a47      	ldr	r2, [pc, #284]	; (80028ac <HAL_I2C_Init+0x1b8>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d812      	bhi.n	80027b8 <HAL_I2C_Init+0xc4>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	005b      	lsls	r3, r3, #1
 8002798:	68ba      	ldr	r2, [r7, #8]
 800279a:	fbb2 f3f3 	udiv	r3, r2, r3
 800279e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027a2:	2b03      	cmp	r3, #3
 80027a4:	d906      	bls.n	80027b4 <HAL_I2C_Init+0xc0>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	005b      	lsls	r3, r3, #1
 80027ac:	68ba      	ldr	r2, [r7, #8]
 80027ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80027b2:	e045      	b.n	8002840 <HAL_I2C_Init+0x14c>
 80027b4:	2304      	movs	r3, #4
 80027b6:	e043      	b.n	8002840 <HAL_I2C_Init+0x14c>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d10f      	bne.n	80027e0 <HAL_I2C_Init+0xec>
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	685a      	ldr	r2, [r3, #4]
 80027c4:	4613      	mov	r3, r2
 80027c6:	005b      	lsls	r3, r3, #1
 80027c8:	4413      	add	r3, r2
 80027ca:	68ba      	ldr	r2, [r7, #8]
 80027cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80027d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	bf0c      	ite	eq
 80027d8:	2301      	moveq	r3, #1
 80027da:	2300      	movne	r3, #0
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	e010      	b.n	8002802 <HAL_I2C_Init+0x10e>
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	685a      	ldr	r2, [r3, #4]
 80027e4:	4613      	mov	r3, r2
 80027e6:	009b      	lsls	r3, r3, #2
 80027e8:	4413      	add	r3, r2
 80027ea:	009a      	lsls	r2, r3, #2
 80027ec:	4413      	add	r3, r2
 80027ee:	68ba      	ldr	r2, [r7, #8]
 80027f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80027f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	bf0c      	ite	eq
 80027fc:	2301      	moveq	r3, #1
 80027fe:	2300      	movne	r3, #0
 8002800:	b2db      	uxtb	r3, r3
 8002802:	2b00      	cmp	r3, #0
 8002804:	d001      	beq.n	800280a <HAL_I2C_Init+0x116>
 8002806:	2301      	movs	r3, #1
 8002808:	e01a      	b.n	8002840 <HAL_I2C_Init+0x14c>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	689b      	ldr	r3, [r3, #8]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d10a      	bne.n	8002828 <HAL_I2C_Init+0x134>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	685a      	ldr	r2, [r3, #4]
 8002816:	4613      	mov	r3, r2
 8002818:	005b      	lsls	r3, r3, #1
 800281a:	4413      	add	r3, r2
 800281c:	68ba      	ldr	r2, [r7, #8]
 800281e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002822:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002826:	e00b      	b.n	8002840 <HAL_I2C_Init+0x14c>
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	685a      	ldr	r2, [r3, #4]
 800282c:	4613      	mov	r3, r2
 800282e:	009b      	lsls	r3, r3, #2
 8002830:	4413      	add	r3, r2
 8002832:	009a      	lsls	r2, r3, #2
 8002834:	4413      	add	r3, r2
 8002836:	68ba      	ldr	r2, [r7, #8]
 8002838:	fbb2 f3f3 	udiv	r3, r2, r3
 800283c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002840:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	687a      	ldr	r2, [r7, #4]
 8002848:	69d1      	ldr	r1, [r2, #28]
 800284a:	687a      	ldr	r2, [r7, #4]
 800284c:	6a12      	ldr	r2, [r2, #32]
 800284e:	430a      	orrs	r2, r1
 8002850:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	687a      	ldr	r2, [r7, #4]
 8002858:	6911      	ldr	r1, [r2, #16]
 800285a:	687a      	ldr	r2, [r7, #4]
 800285c:	68d2      	ldr	r2, [r2, #12]
 800285e:	430a      	orrs	r2, r1
 8002860:	609a      	str	r2, [r3, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	687a      	ldr	r2, [r7, #4]
 8002868:	6951      	ldr	r1, [r2, #20]
 800286a:	687a      	ldr	r2, [r7, #4]
 800286c:	6992      	ldr	r2, [r2, #24]
 800286e:	430a      	orrs	r2, r1
 8002870:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	687a      	ldr	r2, [r7, #4]
 8002878:	6812      	ldr	r2, [r2, #0]
 800287a:	6812      	ldr	r2, [r2, #0]
 800287c:	f042 0201 	orr.w	r2, r2, #1
 8002880:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2200      	movs	r2, #0
 8002886:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2220      	movs	r2, #32
 800288c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2200      	movs	r2, #0
 8002894:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2200      	movs	r2, #0
 800289a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800289e:	2300      	movs	r3, #0
}
 80028a0:	4618      	mov	r0, r3
 80028a2:	3710      	adds	r7, #16
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bd80      	pop	{r7, pc}
 80028a8:	431bde83 	.word	0x431bde83
 80028ac:	000186a0 	.word	0x000186a0
 80028b0:	10624dd3 	.word	0x10624dd3

080028b4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b086      	sub	sp, #24
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  uint32_t sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	699b      	ldr	r3, [r3, #24]
 80028c2:	617b      	str	r3, [r7, #20]
  uint32_t sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	695b      	ldr	r3, [r3, #20]
 80028ca:	613b      	str	r3, [r7, #16]
  uint32_t itsources    = READ_REG(hi2c->Instance->CR2);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	60fb      	str	r3, [r7, #12]

  uint32_t CurrentMode  = hi2c->Mode;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80028da:	b2db      	uxtb	r3, r3
 80028dc:	60bb      	str	r3, [r7, #8]

  /* Master or Memory mode selected */
  if((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80028de:	68bb      	ldr	r3, [r7, #8]
 80028e0:	2b10      	cmp	r3, #16
 80028e2:	d002      	beq.n	80028ea <HAL_I2C_EV_IRQHandler+0x36>
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	2b40      	cmp	r3, #64	; 0x40
 80028e8:	d172      	bne.n	80029d0 <HAL_I2C_EV_IRQHandler+0x11c>
  {
    /* SB Set ----------------------------------------------------------------*/
    if(((sr1itflags & I2C_FLAG_SB) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 80028ea:	693b      	ldr	r3, [r7, #16]
 80028ec:	f003 1301 	and.w	r3, r3, #65537	; 0x10001
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d008      	beq.n	8002906 <HAL_I2C_EV_IRQHandler+0x52>
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d003      	beq.n	8002906 <HAL_I2C_EV_IRQHandler+0x52>
    {
      I2C_Master_SB(hi2c);
 80028fe:	6878      	ldr	r0, [r7, #4]
 8002900:	f000 fc8c 	bl	800321c <I2C_Master_SB>
 8002904:	e01a      	b.n	800293c <HAL_I2C_EV_IRQHandler+0x88>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if(((sr1itflags & I2C_FLAG_ADD10) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002906:	693a      	ldr	r2, [r7, #16]
 8002908:	4b65      	ldr	r3, [pc, #404]	; (8002aa0 <HAL_I2C_EV_IRQHandler+0x1ec>)
 800290a:	4013      	ands	r3, r2
 800290c:	2b00      	cmp	r3, #0
 800290e:	d008      	beq.n	8002922 <HAL_I2C_EV_IRQHandler+0x6e>
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002916:	2b00      	cmp	r3, #0
 8002918:	d003      	beq.n	8002922 <HAL_I2C_EV_IRQHandler+0x6e>
    {
      I2C_Master_ADD10(hi2c);
 800291a:	6878      	ldr	r0, [r7, #4]
 800291c:	f000 fce9 	bl	80032f2 <I2C_Master_ADD10>
 8002920:	e00c      	b.n	800293c <HAL_I2C_EV_IRQHandler+0x88>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002922:	693a      	ldr	r2, [r7, #16]
 8002924:	4b5f      	ldr	r3, [pc, #380]	; (8002aa4 <HAL_I2C_EV_IRQHandler+0x1f0>)
 8002926:	4013      	ands	r3, r2
 8002928:	2b00      	cmp	r3, #0
 800292a:	d007      	beq.n	800293c <HAL_I2C_EV_IRQHandler+0x88>
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002932:	2b00      	cmp	r3, #0
 8002934:	d002      	beq.n	800293c <HAL_I2C_EV_IRQHandler+0x88>
    {
      I2C_Master_ADDR(hi2c);
 8002936:	6878      	ldr	r0, [r7, #4]
 8002938:	f000 fcec 	bl	8003314 <I2C_Master_ADDR>
    }

    /* I2C in mode Transmitter -----------------------------------------------*/
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 800293c:	697a      	ldr	r2, [r7, #20]
 800293e:	4b5a      	ldr	r3, [pc, #360]	; (8002aa8 <HAL_I2C_EV_IRQHandler+0x1f4>)
 8002940:	4013      	ands	r3, r2
 8002942:	2b00      	cmp	r3, #0
 8002944:	d022      	beq.n	800298c <HAL_I2C_EV_IRQHandler+0xd8>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8002946:	693a      	ldr	r2, [r7, #16]
 8002948:	4b58      	ldr	r3, [pc, #352]	; (8002aac <HAL_I2C_EV_IRQHandler+0x1f8>)
 800294a:	4013      	ands	r3, r2
 800294c:	2b00      	cmp	r3, #0
 800294e:	d00d      	beq.n	800296c <HAL_I2C_EV_IRQHandler+0xb8>
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002956:	2b00      	cmp	r3, #0
 8002958:	d008      	beq.n	800296c <HAL_I2C_EV_IRQHandler+0xb8>
 800295a:	693a      	ldr	r2, [r7, #16]
 800295c:	4b54      	ldr	r3, [pc, #336]	; (8002ab0 <HAL_I2C_EV_IRQHandler+0x1fc>)
 800295e:	4013      	ands	r3, r2
 8002960:	2b00      	cmp	r3, #0
 8002962:	d103      	bne.n	800296c <HAL_I2C_EV_IRQHandler+0xb8>
      {
        I2C_MasterTransmit_TXE(hi2c);
 8002964:	6878      	ldr	r0, [r7, #4]
 8002966:	f000 f9a7 	bl	8002cb8 <I2C_MasterTransmit_TXE>
 800296a:	e030      	b.n	80029ce <HAL_I2C_EV_IRQHandler+0x11a>
      }
      /* BTF set -------------------------------------------------------------*/
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 800296c:	693a      	ldr	r2, [r7, #16]
 800296e:	4b50      	ldr	r3, [pc, #320]	; (8002ab0 <HAL_I2C_EV_IRQHandler+0x1fc>)
 8002970:	4013      	ands	r3, r2
 8002972:	2b00      	cmp	r3, #0
 8002974:	f000 808f 	beq.w	8002a96 <HAL_I2C_EV_IRQHandler+0x1e2>
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800297e:	2b00      	cmp	r3, #0
 8002980:	f000 8089 	beq.w	8002a96 <HAL_I2C_EV_IRQHandler+0x1e2>
      {
        I2C_MasterTransmit_BTF(hi2c);
 8002984:	6878      	ldr	r0, [r7, #4]
 8002986:	f000 fa8c 	bl	8002ea2 <I2C_MasterTransmit_BTF>
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 800298a:	e084      	b.n	8002a96 <HAL_I2C_EV_IRQHandler+0x1e2>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset -----------------------------------------------*/
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 800298c:	693a      	ldr	r2, [r7, #16]
 800298e:	4b49      	ldr	r3, [pc, #292]	; (8002ab4 <HAL_I2C_EV_IRQHandler+0x200>)
 8002990:	4013      	ands	r3, r2
 8002992:	2b00      	cmp	r3, #0
 8002994:	d00d      	beq.n	80029b2 <HAL_I2C_EV_IRQHandler+0xfe>
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800299c:	2b00      	cmp	r3, #0
 800299e:	d008      	beq.n	80029b2 <HAL_I2C_EV_IRQHandler+0xfe>
 80029a0:	693a      	ldr	r2, [r7, #16]
 80029a2:	4b43      	ldr	r3, [pc, #268]	; (8002ab0 <HAL_I2C_EV_IRQHandler+0x1fc>)
 80029a4:	4013      	ands	r3, r2
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d103      	bne.n	80029b2 <HAL_I2C_EV_IRQHandler+0xfe>
      {
        I2C_MasterReceive_RXNE(hi2c);
 80029aa:	6878      	ldr	r0, [r7, #4]
 80029ac:	f000 faee 	bl	8002f8c <I2C_MasterReceive_RXNE>
 80029b0:	e00d      	b.n	80029ce <HAL_I2C_EV_IRQHandler+0x11a>
      }
      /* BTF set -------------------------------------------------------------*/
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 80029b2:	693a      	ldr	r2, [r7, #16]
 80029b4:	4b3e      	ldr	r3, [pc, #248]	; (8002ab0 <HAL_I2C_EV_IRQHandler+0x1fc>)
 80029b6:	4013      	ands	r3, r2
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d06c      	beq.n	8002a96 <HAL_I2C_EV_IRQHandler+0x1e2>
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d067      	beq.n	8002a96 <HAL_I2C_EV_IRQHandler+0x1e2>
      {
        I2C_MasterReceive_BTF(hi2c);
 80029c6:	6878      	ldr	r0, [r7, #4]
 80029c8:	f000 fb5a 	bl	8003080 <I2C_MasterReceive_BTF>
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 80029cc:	e063      	b.n	8002a96 <HAL_I2C_EV_IRQHandler+0x1e2>
 80029ce:	e062      	b.n	8002a96 <HAL_I2C_EV_IRQHandler+0x1e2>
  }
  /* Slave mode selected */
  else
  {
    /* ADDR set --------------------------------------------------------------*/
    if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 80029d0:	693a      	ldr	r2, [r7, #16]
 80029d2:	4b34      	ldr	r3, [pc, #208]	; (8002aa4 <HAL_I2C_EV_IRQHandler+0x1f0>)
 80029d4:	4013      	ands	r3, r2
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d008      	beq.n	80029ec <HAL_I2C_EV_IRQHandler+0x138>
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d003      	beq.n	80029ec <HAL_I2C_EV_IRQHandler+0x138>
    {
      I2C_Slave_ADDR(hi2c);
 80029e4:	6878      	ldr	r0, [r7, #4]
 80029e6:	f000 feb4 	bl	8003752 <I2C_Slave_ADDR>
 80029ea:	e055      	b.n	8002a98 <HAL_I2C_EV_IRQHandler+0x1e4>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if(((sr1itflags & I2C_FLAG_STOPF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 80029ec:	693a      	ldr	r2, [r7, #16]
 80029ee:	4b32      	ldr	r3, [pc, #200]	; (8002ab8 <HAL_I2C_EV_IRQHandler+0x204>)
 80029f0:	4013      	ands	r3, r2
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d008      	beq.n	8002a08 <HAL_I2C_EV_IRQHandler+0x154>
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d003      	beq.n	8002a08 <HAL_I2C_EV_IRQHandler+0x154>
    {
      I2C_Slave_STOPF(hi2c);
 8002a00:	6878      	ldr	r0, [r7, #4]
 8002a02:	f000 fed1 	bl	80037a8 <I2C_Slave_STOPF>
 8002a06:	e047      	b.n	8002a98 <HAL_I2C_EV_IRQHandler+0x1e4>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8002a08:	697a      	ldr	r2, [r7, #20]
 8002a0a:	4b27      	ldr	r3, [pc, #156]	; (8002aa8 <HAL_I2C_EV_IRQHandler+0x1f4>)
 8002a0c:	4013      	ands	r3, r2
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d020      	beq.n	8002a54 <HAL_I2C_EV_IRQHandler+0x1a0>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8002a12:	693a      	ldr	r2, [r7, #16]
 8002a14:	4b25      	ldr	r3, [pc, #148]	; (8002aac <HAL_I2C_EV_IRQHandler+0x1f8>)
 8002a16:	4013      	ands	r3, r2
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d00d      	beq.n	8002a38 <HAL_I2C_EV_IRQHandler+0x184>
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d008      	beq.n	8002a38 <HAL_I2C_EV_IRQHandler+0x184>
 8002a26:	693a      	ldr	r2, [r7, #16]
 8002a28:	4b21      	ldr	r3, [pc, #132]	; (8002ab0 <HAL_I2C_EV_IRQHandler+0x1fc>)
 8002a2a:	4013      	ands	r3, r2
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d103      	bne.n	8002a38 <HAL_I2C_EV_IRQHandler+0x184>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8002a30:	6878      	ldr	r0, [r7, #4]
 8002a32:	f000 fdd2 	bl	80035da <I2C_SlaveTransmit_TXE>
 8002a36:	e02f      	b.n	8002a98 <HAL_I2C_EV_IRQHandler+0x1e4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002a38:	693a      	ldr	r2, [r7, #16]
 8002a3a:	4b1d      	ldr	r3, [pc, #116]	; (8002ab0 <HAL_I2C_EV_IRQHandler+0x1fc>)
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d02a      	beq.n	8002a98 <HAL_I2C_EV_IRQHandler+0x1e4>
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d025      	beq.n	8002a98 <HAL_I2C_EV_IRQHandler+0x1e4>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8002a4c:	6878      	ldr	r0, [r7, #4]
 8002a4e:	f000 fe01 	bl	8003654 <I2C_SlaveTransmit_BTF>
      {
        I2C_SlaveReceive_BTF(hi2c);
      }
    }
  }
}
 8002a52:	e021      	b.n	8002a98 <HAL_I2C_EV_IRQHandler+0x1e4>
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8002a54:	693a      	ldr	r2, [r7, #16]
 8002a56:	4b17      	ldr	r3, [pc, #92]	; (8002ab4 <HAL_I2C_EV_IRQHandler+0x200>)
 8002a58:	4013      	ands	r3, r2
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d00d      	beq.n	8002a7a <HAL_I2C_EV_IRQHandler+0x1c6>
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d008      	beq.n	8002a7a <HAL_I2C_EV_IRQHandler+0x1c6>
 8002a68:	693a      	ldr	r2, [r7, #16]
 8002a6a:	4b11      	ldr	r3, [pc, #68]	; (8002ab0 <HAL_I2C_EV_IRQHandler+0x1fc>)
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d103      	bne.n	8002a7a <HAL_I2C_EV_IRQHandler+0x1c6>
        I2C_SlaveReceive_RXNE(hi2c);
 8002a72:	6878      	ldr	r0, [r7, #4]
 8002a74:	f000 fe0e 	bl	8003694 <I2C_SlaveReceive_RXNE>
 8002a78:	e00e      	b.n	8002a98 <HAL_I2C_EV_IRQHandler+0x1e4>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002a7a:	693a      	ldr	r2, [r7, #16]
 8002a7c:	4b0c      	ldr	r3, [pc, #48]	; (8002ab0 <HAL_I2C_EV_IRQHandler+0x1fc>)
 8002a7e:	4013      	ands	r3, r2
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d009      	beq.n	8002a98 <HAL_I2C_EV_IRQHandler+0x1e4>
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d004      	beq.n	8002a98 <HAL_I2C_EV_IRQHandler+0x1e4>
        I2C_SlaveReceive_BTF(hi2c);
 8002a8e:	6878      	ldr	r0, [r7, #4]
 8002a90:	f000 fe3e 	bl	8003710 <I2C_SlaveReceive_BTF>
}
 8002a94:	e000      	b.n	8002a98 <HAL_I2C_EV_IRQHandler+0x1e4>
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8002a96:	bf00      	nop
}
 8002a98:	bf00      	nop
 8002a9a:	3718      	adds	r7, #24
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}
 8002aa0:	00010008 	.word	0x00010008
 8002aa4:	00010002 	.word	0x00010002
 8002aa8:	00100004 	.word	0x00100004
 8002aac:	00010080 	.word	0x00010080
 8002ab0:	00010004 	.word	0x00010004
 8002ab4:	00010040 	.word	0x00010040
 8002ab8:	00010010 	.word	0x00010010

08002abc <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b088      	sub	sp, #32
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U, tmp3 = 0U, tmp4 = 0U;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	61fb      	str	r3, [r7, #28]
 8002ac8:	2300      	movs	r3, #0
 8002aca:	61bb      	str	r3, [r7, #24]
 8002acc:	2300      	movs	r3, #0
 8002ace:	617b      	str	r3, [r7, #20]
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	613b      	str	r3, [r7, #16]
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	695b      	ldr	r3, [r3, #20]
 8002ada:	60fb      	str	r3, [r7, #12]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	60bb      	str	r3, [r7, #8]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8002ae4:	68fa      	ldr	r2, [r7, #12]
 8002ae6:	4b49      	ldr	r3, [pc, #292]	; (8002c0c <HAL_I2C_ER_IRQHandler+0x150>)
 8002ae8:	4013      	ands	r3, r2
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d00f      	beq.n	8002b0e <HAL_I2C_ER_IRQHandler+0x52>
 8002aee:	68bb      	ldr	r3, [r7, #8]
 8002af0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d00a      	beq.n	8002b0e <HAL_I2C_ER_IRQHandler+0x52>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002afc:	f043 0201 	orr.w	r2, r3, #1
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	641a      	str	r2, [r3, #64]	; 0x40

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002b0c:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Loss error interrupt occurred ---------------------------*/
  if(((sr1itflags & I2C_FLAG_ARLO) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	f403 3381 	and.w	r3, r3, #66048	; 0x10200
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d00f      	beq.n	8002b38 <HAL_I2C_ER_IRQHandler+0x7c>
 8002b18:	68bb      	ldr	r3, [r7, #8]
 8002b1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d00a      	beq.n	8002b38 <HAL_I2C_ER_IRQHandler+0x7c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b26:	f043 0202 	orr.w	r2, r3, #2
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8002b36:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if(((sr1itflags & I2C_FLAG_AF) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	f403 3382 	and.w	r3, r3, #66560	; 0x10400
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d044      	beq.n	8002bcc <HAL_I2C_ER_IRQHandler+0x110>
 8002b42:	68bb      	ldr	r3, [r7, #8]
 8002b44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d03f      	beq.n	8002bcc <HAL_I2C_ER_IRQHandler+0x110>
  {
    tmp1 = hi2c->Mode;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002b52:	b2db      	uxtb	r3, r3
 8002b54:	61fb      	str	r3, [r7, #28]
    tmp2 = hi2c->XferCount;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b5a:	b29b      	uxth	r3, r3
 8002b5c:	61bb      	str	r3, [r7, #24]
    tmp3 = hi2c->State;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b64:	b2db      	uxtb	r3, r3
 8002b66:	617b      	str	r3, [r7, #20]
    tmp4 = hi2c->PreviousState;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b6c:	613b      	str	r3, [r7, #16]
    if((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8002b6e:	69fb      	ldr	r3, [r7, #28]
 8002b70:	2b20      	cmp	r3, #32
 8002b72:	d112      	bne.n	8002b9a <HAL_I2C_ER_IRQHandler+0xde>
 8002b74:	69bb      	ldr	r3, [r7, #24]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d10f      	bne.n	8002b9a <HAL_I2C_ER_IRQHandler+0xde>
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	2b21      	cmp	r3, #33	; 0x21
 8002b7e:	d008      	beq.n	8002b92 <HAL_I2C_ER_IRQHandler+0xd6>
      ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	2b29      	cmp	r3, #41	; 0x29
 8002b84:	d005      	beq.n	8002b92 <HAL_I2C_ER_IRQHandler+0xd6>
 8002b86:	697b      	ldr	r3, [r7, #20]
 8002b88:	2b28      	cmp	r3, #40	; 0x28
 8002b8a:	d106      	bne.n	8002b9a <HAL_I2C_ER_IRQHandler+0xde>
      ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8002b8c:	693b      	ldr	r3, [r7, #16]
 8002b8e:	2b21      	cmp	r3, #33	; 0x21
 8002b90:	d103      	bne.n	8002b9a <HAL_I2C_ER_IRQHandler+0xde>
    {
      I2C_Slave_AF(hi2c);
 8002b92:	6878      	ldr	r0, [r7, #4]
 8002b94:	f000 fece 	bl	8003934 <I2C_Slave_AF>
 8002b98:	e018      	b.n	8002bcc <HAL_I2C_ER_IRQHandler+0x110>
    }
    else
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b9e:	f043 0204 	orr.w	r2, r3, #4
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if(hi2c->Mode == HAL_I2C_MODE_MASTER)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	2b10      	cmp	r3, #16
 8002bb0:	d107      	bne.n	8002bc2 <HAL_I2C_ER_IRQHandler+0x106>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1,I2C_CR1_STOP);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	687a      	ldr	r2, [r7, #4]
 8002bb8:	6812      	ldr	r2, [r2, #0]
 8002bba:	6812      	ldr	r2, [r2, #0]
 8002bbc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002bc0:	601a      	str	r2, [r3, #0]
      }

      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002bca:	615a      	str	r2, [r3, #20]
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if(((sr1itflags & I2C_FLAG_OVR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	f403 3384 	and.w	r3, r3, #67584	; 0x10800
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d00f      	beq.n	8002bf6 <HAL_I2C_ER_IRQHandler+0x13a>
 8002bd6:	68bb      	ldr	r3, [r7, #8]
 8002bd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d00a      	beq.n	8002bf6 <HAL_I2C_ER_IRQHandler+0x13a>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be4:	f043 0208 	orr.w	r2, r3, #8
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	641a      	str	r2, [r3, #64]	; 0x40
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8002bf4:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d002      	beq.n	8002c04 <HAL_I2C_ER_IRQHandler+0x148>
  {
    I2C_ITError(hi2c);
 8002bfe:	6878      	ldr	r0, [r7, #4]
 8002c00:	f000 ff0a 	bl	8003a18 <I2C_ITError>
  }
}
 8002c04:	bf00      	nop
 8002c06:	3720      	adds	r7, #32
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}
 8002c0c:	00010100 	.word	0x00010100

08002c10 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002c10:	b480      	push	{r7}
 8002c12:	b083      	sub	sp, #12
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback can be implemented in the user file
   */
}
 8002c18:	bf00      	nop
 8002c1a:	370c      	adds	r7, #12
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c22:	4770      	bx	lr

08002c24 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b083      	sub	sp, #12
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback can be implemented in the user file
   */
}
 8002c2c:	bf00      	nop
 8002c2e:	370c      	adds	r7, #12
 8002c30:	46bd      	mov	sp, r7
 8002c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c36:	4770      	bx	lr

08002c38 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferOptions_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b083      	sub	sp, #12
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
 8002c40:	460b      	mov	r3, r1
 8002c42:	70fb      	strb	r3, [r7, #3]
 8002c44:	4613      	mov	r3, r2
 8002c46:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback can be implemented in the user file
   */
}
 8002c48:	bf00      	nop
 8002c4a:	370c      	adds	r7, #12
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c52:	4770      	bx	lr

08002c54 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002c54:	b480      	push	{r7}
 8002c56:	b083      	sub	sp, #12
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

    /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback can be implemented in the user file
   */
}
 8002c5c:	bf00      	nop
 8002c5e:	370c      	adds	r7, #12
 8002c60:	46bd      	mov	sp, r7
 8002c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c66:	4770      	bx	lr

08002c68 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b083      	sub	sp, #12
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback can be implemented in the user file
   */
}
 8002c70:	bf00      	nop
 8002c72:	370c      	adds	r7, #12
 8002c74:	46bd      	mov	sp, r7
 8002c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7a:	4770      	bx	lr

08002c7c <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b083      	sub	sp, #12
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback can be implemented in the user file
   */
}
 8002c84:	bf00      	nop
 8002c86:	370c      	adds	r7, #12
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8e:	4770      	bx	lr

08002c90 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b083      	sub	sp, #12
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback can be implemented in the user file
   */
}
 8002c98:	bf00      	nop
 8002c9a:	370c      	adds	r7, #12
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca2:	4770      	bx	lr

08002ca4 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b083      	sub	sp, #12
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002cac:	bf00      	nop
 8002cae:	370c      	adds	r7, #12
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb6:	4770      	bx	lr

08002cb8 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b086      	sub	sp, #24
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState       = hi2c->State;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002cc6:	b2db      	uxtb	r3, r3
 8002cc8:	617b      	str	r3, [r7, #20]
  uint32_t CurrentMode        = hi2c->Mode;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002cd0:	b2db      	uxtb	r3, r3
 8002cd2:	613b      	str	r3, [r7, #16]
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cd8:	60fb      	str	r3, [r7, #12]

  if((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d150      	bne.n	8002d84 <I2C_MasterTransmit_TXE+0xcc>
 8002ce2:	697b      	ldr	r3, [r7, #20]
 8002ce4:	2b21      	cmp	r3, #33	; 0x21
 8002ce6:	d14d      	bne.n	8002d84 <I2C_MasterTransmit_TXE+0xcc>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	2b04      	cmp	r3, #4
 8002cec:	d01d      	beq.n	8002d2a <I2C_MasterTransmit_TXE+0x72>
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	2b08      	cmp	r3, #8
 8002cf2:	d01a      	beq.n	8002d2a <I2C_MasterTransmit_TXE+0x72>
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002cfa:	d016      	beq.n	8002d2a <I2C_MasterTransmit_TXE+0x72>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	687a      	ldr	r2, [r7, #4]
 8002d02:	6812      	ldr	r2, [r2, #0]
 8002d04:	6852      	ldr	r2, [r2, #4]
 8002d06:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002d0a:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2211      	movs	r2, #17
 8002d10:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2200      	movs	r2, #0
 8002d16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2220      	movs	r2, #32
 8002d1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      HAL_I2C_MasterTxCpltCallback(hi2c);
 8002d22:	6878      	ldr	r0, [r7, #4]
 8002d24:	f00b fe22 	bl	800e96c <HAL_I2C_MasterTxCpltCallback>
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002d28:	e0b6      	b.n	8002e98 <I2C_MasterTransmit_TXE+0x1e0>
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	687a      	ldr	r2, [r7, #4]
 8002d30:	6812      	ldr	r2, [r2, #0]
 8002d32:	6852      	ldr	r2, [r2, #4]
 8002d34:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002d38:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	687a      	ldr	r2, [r7, #4]
 8002d40:	6812      	ldr	r2, [r2, #0]
 8002d42:	6812      	ldr	r2, [r2, #0]
 8002d44:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d48:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2220      	movs	r2, #32
 8002d54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002d5e:	b2db      	uxtb	r3, r3
 8002d60:	2b40      	cmp	r3, #64	; 0x40
 8002d62:	d107      	bne.n	8002d74 <I2C_MasterTransmit_TXE+0xbc>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2200      	movs	r2, #0
 8002d68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MemTxCpltCallback(hi2c);
 8002d6c:	6878      	ldr	r0, [r7, #4]
 8002d6e:	f7ff ff7b 	bl	8002c68 <HAL_I2C_MemTxCpltCallback>
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002d72:	e091      	b.n	8002e98 <I2C_MasterTransmit_TXE+0x1e0>
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2200      	movs	r2, #0
 8002d78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002d7c:	6878      	ldr	r0, [r7, #4]
 8002d7e:	f00b fdf5 	bl	800e96c <HAL_I2C_MasterTxCpltCallback>
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002d82:	e089      	b.n	8002e98 <I2C_MasterTransmit_TXE+0x1e0>
      }
    }
  }
  else if((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8002d84:	697b      	ldr	r3, [r7, #20]
 8002d86:	2b21      	cmp	r3, #33	; 0x21
 8002d88:	d006      	beq.n	8002d98 <I2C_MasterTransmit_TXE+0xe0>
 8002d8a:	693b      	ldr	r3, [r7, #16]
 8002d8c:	2b40      	cmp	r3, #64	; 0x40
 8002d8e:	f040 8083 	bne.w	8002e98 <I2C_MasterTransmit_TXE+0x1e0>
    ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	2b22      	cmp	r3, #34	; 0x22
 8002d96:	d17f      	bne.n	8002e98 <I2C_MasterTransmit_TXE+0x1e0>
  {
    if(hi2c->XferCount == 0U)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d9c:	b29b      	uxth	r3, r3
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d108      	bne.n	8002db4 <I2C_MasterTransmit_TXE+0xfc>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	687a      	ldr	r2, [r7, #4]
 8002da8:	6812      	ldr	r2, [r2, #0]
 8002daa:	6852      	ldr	r2, [r2, #4]
 8002dac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002db0:	605a      	str	r2, [r3, #4]
 8002db2:	e071      	b.n	8002e98 <I2C_MasterTransmit_TXE+0x1e0>
    }
    else
    {
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002dba:	b2db      	uxtb	r3, r3
 8002dbc:	2b40      	cmp	r3, #64	; 0x40
 8002dbe:	d15b      	bne.n	8002e78 <I2C_MasterTransmit_TXE+0x1c0>
      {
        if(hi2c->EventCount == 0)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d11d      	bne.n	8002e04 <I2C_MasterTransmit_TXE+0x14c>
        {
          /* If Memory address size is 8Bit */
          if(hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002dcc:	2b01      	cmp	r3, #1
 8002dce:	d10b      	bne.n	8002de8 <I2C_MasterTransmit_TXE+0x130>
          {
            /* Send Memory Address */
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	687a      	ldr	r2, [r7, #4]
 8002dd6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002dd8:	b2d2      	uxtb	r2, r2
 8002dda:	611a      	str	r2, [r3, #16]
            
            hi2c->EventCount += 2;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002de0:	1c9a      	adds	r2, r3, #2
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	651a      	str	r2, [r3, #80]	; 0x50
 8002de6:	e057      	b.n	8002e98 <I2C_MasterTransmit_TXE+0x1e0>
          }
          /* If Memory address size is 16Bit */
          else
          {
            /* Send MSB of Memory Address */
            hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	687a      	ldr	r2, [r7, #4]
 8002dee:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002df0:	b292      	uxth	r2, r2
 8002df2:	1212      	asrs	r2, r2, #8
 8002df4:	b2d2      	uxtb	r2, r2
 8002df6:	611a      	str	r2, [r3, #16]
            
            hi2c->EventCount++;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002dfc:	1c5a      	adds	r2, r3, #1
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	651a      	str	r2, [r3, #80]	; 0x50
 8002e02:	e049      	b.n	8002e98 <I2C_MasterTransmit_TXE+0x1e0>
          }
        }
        else if(hi2c->EventCount == 1)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e08:	2b01      	cmp	r3, #1
 8002e0a:	d10b      	bne.n	8002e24 <I2C_MasterTransmit_TXE+0x16c>
        {
          /* Send LSB of Memory Address */
          hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	687a      	ldr	r2, [r7, #4]
 8002e12:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002e14:	b2d2      	uxtb	r2, r2
 8002e16:	611a      	str	r2, [r3, #16]
          
          hi2c->EventCount++;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e1c:	1c5a      	adds	r2, r3, #1
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	651a      	str	r2, [r3, #80]	; 0x50
 8002e22:	e039      	b.n	8002e98 <I2C_MasterTransmit_TXE+0x1e0>
        }
        else if(hi2c->EventCount == 2)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e28:	2b02      	cmp	r3, #2
 8002e2a:	d135      	bne.n	8002e98 <I2C_MasterTransmit_TXE+0x1e0>
        {
          if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e32:	b2db      	uxtb	r3, r3
 8002e34:	2b22      	cmp	r3, #34	; 0x22
 8002e36:	d108      	bne.n	8002e4a <I2C_MasterTransmit_TXE+0x192>
          {
            /* Generate Restart */
            hi2c->Instance->CR1 |= I2C_CR1_START;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	687a      	ldr	r2, [r7, #4]
 8002e3e:	6812      	ldr	r2, [r2, #0]
 8002e40:	6812      	ldr	r2, [r2, #0]
 8002e42:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e46:	601a      	str	r2, [r3, #0]
 8002e48:	e026      	b.n	8002e98 <I2C_MasterTransmit_TXE+0x1e0>
          }
          else if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e50:	b2db      	uxtb	r3, r3
 8002e52:	2b21      	cmp	r3, #33	; 0x21
 8002e54:	d120      	bne.n	8002e98 <I2C_MasterTransmit_TXE+0x1e0>
          {
            /* Write data to DR */
            hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e5e:	1c58      	adds	r0, r3, #1
 8002e60:	6879      	ldr	r1, [r7, #4]
 8002e62:	6248      	str	r0, [r1, #36]	; 0x24
 8002e64:	781b      	ldrb	r3, [r3, #0]
 8002e66:	6113      	str	r3, [r2, #16]
            hi2c->XferCount--;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e6c:	b29b      	uxth	r3, r3
 8002e6e:	3b01      	subs	r3, #1
 8002e70:	b29a      	uxth	r2, r3
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002e76:	e00f      	b.n	8002e98 <I2C_MasterTransmit_TXE+0x1e0>
        }
      }
      else
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681a      	ldr	r2, [r3, #0]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e80:	1c58      	adds	r0, r3, #1
 8002e82:	6879      	ldr	r1, [r7, #4]
 8002e84:	6248      	str	r0, [r1, #36]	; 0x24
 8002e86:	781b      	ldrb	r3, [r3, #0]
 8002e88:	6113      	str	r3, [r2, #16]
        hi2c->XferCount--;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e8e:	b29b      	uxth	r3, r3
 8002e90:	3b01      	subs	r3, #1
 8002e92:	b29a      	uxth	r2, r3
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	855a      	strh	r2, [r3, #42]	; 0x2a
      }
    }
  }
  return HAL_OK;
 8002e98:	2300      	movs	r3, #0
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	3718      	adds	r7, #24
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}

08002ea2 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8002ea2:	b580      	push	{r7, lr}
 8002ea4:	b084      	sub	sp, #16
 8002ea6:	af00      	add	r7, sp, #0
 8002ea8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eae:	60fb      	str	r3, [r7, #12]

  if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002eb6:	b2db      	uxtb	r3, r3
 8002eb8:	2b21      	cmp	r3, #33	; 0x21
 8002eba:	d162      	bne.n	8002f82 <I2C_MasterTransmit_BTF+0xe0>
  {    
    if(hi2c->XferCount != 0U)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ec0:	b29b      	uxth	r3, r3
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d010      	beq.n	8002ee8 <I2C_MasterTransmit_BTF+0x46>
    {
      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681a      	ldr	r2, [r3, #0]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ece:	1c58      	adds	r0, r3, #1
 8002ed0:	6879      	ldr	r1, [r7, #4]
 8002ed2:	6248      	str	r0, [r1, #36]	; 0x24
 8002ed4:	781b      	ldrb	r3, [r3, #0]
 8002ed6:	6113      	str	r3, [r2, #16]
      hi2c->XferCount--;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002edc:	b29b      	uxth	r3, r3
 8002ede:	3b01      	subs	r3, #1
 8002ee0:	b29a      	uxth	r2, r3
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002ee6:	e04c      	b.n	8002f82 <I2C_MasterTransmit_BTF+0xe0>
    }
    else
    {
      /* Call TxCpltCallback() directly if no stop mode is set */
      if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	2b04      	cmp	r3, #4
 8002eec:	d01d      	beq.n	8002f2a <I2C_MasterTransmit_BTF+0x88>
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	2b08      	cmp	r3, #8
 8002ef2:	d01a      	beq.n	8002f2a <I2C_MasterTransmit_BTF+0x88>
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002efa:	d016      	beq.n	8002f2a <I2C_MasterTransmit_BTF+0x88>
      {
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	687a      	ldr	r2, [r7, #4]
 8002f02:	6812      	ldr	r2, [r2, #0]
 8002f04:	6852      	ldr	r2, [r2, #4]
 8002f06:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002f0a:	605a      	str	r2, [r3, #4]
        
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2211      	movs	r2, #17
 8002f10:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2200      	movs	r2, #0
 8002f16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2220      	movs	r2, #32
 8002f1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	f00b fd22 	bl	800e96c <HAL_I2C_MasterTxCpltCallback>
 8002f28:	e02b      	b.n	8002f82 <I2C_MasterTransmit_BTF+0xe0>
      }
      else /* Generate Stop condition then Call TxCpltCallback() */
      {
        /* Disable EVT, BUF and ERR interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	687a      	ldr	r2, [r7, #4]
 8002f30:	6812      	ldr	r2, [r2, #0]
 8002f32:	6852      	ldr	r2, [r2, #4]
 8002f34:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002f38:	605a      	str	r2, [r3, #4]
        
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	687a      	ldr	r2, [r7, #4]
 8002f40:	6812      	ldr	r2, [r2, #0]
 8002f42:	6812      	ldr	r2, [r2, #0]
 8002f44:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f48:	601a      	str	r2, [r3, #0]
        
        hi2c->PreviousState = I2C_STATE_NONE;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2220      	movs	r2, #32
 8002f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        
        if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002f5e:	b2db      	uxtb	r3, r3
 8002f60:	2b40      	cmp	r3, #64	; 0x40
 8002f62:	d107      	bne.n	8002f74 <I2C_MasterTransmit_BTF+0xd2>
        {
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2200      	movs	r2, #0
 8002f68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          
          HAL_I2C_MemTxCpltCallback(hi2c);
 8002f6c:	6878      	ldr	r0, [r7, #4]
 8002f6e:	f7ff fe7b 	bl	8002c68 <HAL_I2C_MemTxCpltCallback>
 8002f72:	e006      	b.n	8002f82 <I2C_MasterTransmit_BTF+0xe0>
        }
        else
        {
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2200      	movs	r2, #0
 8002f78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8002f7c:	6878      	ldr	r0, [r7, #4]
 8002f7e:	f00b fcf5 	bl	800e96c <HAL_I2C_MasterTxCpltCallback>
        }
      }
    }
  }
  return HAL_OK;
 8002f82:	2300      	movs	r3, #0
}
 8002f84:	4618      	mov	r0, r3
 8002f86:	3710      	adds	r7, #16
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}

08002f8c <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b084      	sub	sp, #16
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f9a:	b2db      	uxtb	r3, r3
 8002f9c:	2b22      	cmp	r3, #34	; 0x22
 8002f9e:	d16a      	bne.n	8003076 <I2C_MasterReceive_RXNE+0xea>
  {
    uint32_t tmp = 0U;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	60fb      	str	r3, [r7, #12]
    
    tmp = hi2c->XferCount;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fa8:	b29b      	uxth	r3, r3
 8002faa:	60fb      	str	r3, [r7, #12]
    if(tmp > 3U)
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	2b03      	cmp	r3, #3
 8002fb0:	d91e      	bls.n	8002ff0 <I2C_MasterReceive_RXNE+0x64>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fb6:	1c59      	adds	r1, r3, #1
 8002fb8:	687a      	ldr	r2, [r7, #4]
 8002fba:	6251      	str	r1, [r2, #36]	; 0x24
 8002fbc:	687a      	ldr	r2, [r7, #4]
 8002fbe:	6812      	ldr	r2, [r2, #0]
 8002fc0:	6912      	ldr	r2, [r2, #16]
 8002fc2:	b2d2      	uxtb	r2, r2
 8002fc4:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fca:	b29b      	uxth	r3, r3
 8002fcc:	3b01      	subs	r3, #1
 8002fce:	b29a      	uxth	r2, r3
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	855a      	strh	r2, [r3, #42]	; 0x2a
      
      if(hi2c->XferCount == 3)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fd8:	b29b      	uxth	r3, r3
 8002fda:	2b03      	cmp	r3, #3
 8002fdc:	d14b      	bne.n	8003076 <I2C_MasterReceive_RXNE+0xea>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	687a      	ldr	r2, [r7, #4]
 8002fe4:	6812      	ldr	r2, [r2, #0]
 8002fe6:	6852      	ldr	r2, [r2, #4]
 8002fe8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002fec:	605a      	str	r2, [r3, #4]
 8002fee:	e042      	b.n	8003076 <I2C_MasterReceive_RXNE+0xea>
      }
    }
    else if((tmp == 1U) || (tmp == 0U))
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	2b01      	cmp	r3, #1
 8002ff4:	d002      	beq.n	8002ffc <I2C_MasterReceive_RXNE+0x70>
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d13c      	bne.n	8003076 <I2C_MasterReceive_RXNE+0xea>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	687a      	ldr	r2, [r7, #4]
 8003002:	6812      	ldr	r2, [r2, #0]
 8003004:	6812      	ldr	r2, [r2, #0]
 8003006:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800300a:	601a      	str	r2, [r3, #0]

      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	687a      	ldr	r2, [r7, #4]
 8003012:	6812      	ldr	r2, [r2, #0]
 8003014:	6852      	ldr	r2, [r2, #4]
 8003016:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800301a:	605a      	str	r2, [r3, #4]
      
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003020:	1c59      	adds	r1, r3, #1
 8003022:	687a      	ldr	r2, [r7, #4]
 8003024:	6251      	str	r1, [r2, #36]	; 0x24
 8003026:	687a      	ldr	r2, [r7, #4]
 8003028:	6812      	ldr	r2, [r2, #0]
 800302a:	6912      	ldr	r2, [r2, #16]
 800302c:	b2d2      	uxtb	r2, r2
 800302e:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003034:	b29b      	uxth	r3, r3
 8003036:	3b01      	subs	r3, #1
 8003038:	b29a      	uxth	r2, r3
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	855a      	strh	r2, [r3, #42]	; 0x2a

      hi2c->State = HAL_I2C_STATE_READY;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2220      	movs	r2, #32
 8003042:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->PreviousState = I2C_STATE_NONE;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2200      	movs	r2, #0
 800304a:	631a      	str	r2, [r3, #48]	; 0x30

      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003052:	b2db      	uxtb	r3, r3
 8003054:	2b40      	cmp	r3, #64	; 0x40
 8003056:	d107      	bne.n	8003068 <I2C_MasterReceive_RXNE+0xdc>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2200      	movs	r2, #0
 800305c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MemRxCpltCallback(hi2c);
 8003060:	6878      	ldr	r0, [r7, #4]
 8003062:	f7ff fe0b 	bl	8002c7c <HAL_I2C_MemRxCpltCallback>
 8003066:	e006      	b.n	8003076 <I2C_MasterReceive_RXNE+0xea>
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2200      	movs	r2, #0
 800306c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8003070:	6878      	ldr	r0, [r7, #4]
 8003072:	f00b fc8f 	bl	800e994 <HAL_I2C_MasterRxCpltCallback>
      }
    }
  }
  return HAL_OK;
 8003076:	2300      	movs	r3, #0
}
 8003078:	4618      	mov	r0, r3
 800307a:	3710      	adds	r7, #16
 800307c:	46bd      	mov	sp, r7
 800307e:	bd80      	pop	{r7, pc}

08003080 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b084      	sub	sp, #16
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800308c:	60fb      	str	r3, [r7, #12]

  if(hi2c->XferCount == 4U)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003092:	b29b      	uxth	r3, r3
 8003094:	2b04      	cmp	r3, #4
 8003096:	d119      	bne.n	80030cc <I2C_MasterReceive_BTF+0x4c>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	687a      	ldr	r2, [r7, #4]
 800309e:	6812      	ldr	r2, [r2, #0]
 80030a0:	6852      	ldr	r2, [r2, #4]
 80030a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030a6:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ac:	1c59      	adds	r1, r3, #1
 80030ae:	687a      	ldr	r2, [r7, #4]
 80030b0:	6251      	str	r1, [r2, #36]	; 0x24
 80030b2:	687a      	ldr	r2, [r7, #4]
 80030b4:	6812      	ldr	r2, [r2, #0]
 80030b6:	6912      	ldr	r2, [r2, #16]
 80030b8:	b2d2      	uxtb	r2, r2
 80030ba:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030c0:	b29b      	uxth	r3, r3
 80030c2:	3b01      	subs	r3, #1
 80030c4:	b29a      	uxth	r2, r3
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80030ca:	e0a2      	b.n	8003212 <I2C_MasterReceive_BTF+0x192>
  }
  else if(hi2c->XferCount == 3U)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030d0:	b29b      	uxth	r3, r3
 80030d2:	2b03      	cmp	r3, #3
 80030d4:	d121      	bne.n	800311a <I2C_MasterReceive_BTF+0x9a>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	687a      	ldr	r2, [r7, #4]
 80030dc:	6812      	ldr	r2, [r2, #0]
 80030de:	6852      	ldr	r2, [r2, #4]
 80030e0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030e4:	605a      	str	r2, [r3, #4]

    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	687a      	ldr	r2, [r7, #4]
 80030ec:	6812      	ldr	r2, [r2, #0]
 80030ee:	6812      	ldr	r2, [r2, #0]
 80030f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030f4:	601a      	str	r2, [r3, #0]

    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030fa:	1c59      	adds	r1, r3, #1
 80030fc:	687a      	ldr	r2, [r7, #4]
 80030fe:	6251      	str	r1, [r2, #36]	; 0x24
 8003100:	687a      	ldr	r2, [r7, #4]
 8003102:	6812      	ldr	r2, [r2, #0]
 8003104:	6912      	ldr	r2, [r2, #16]
 8003106:	b2d2      	uxtb	r2, r2
 8003108:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800310e:	b29b      	uxth	r3, r3
 8003110:	3b01      	subs	r3, #1
 8003112:	b29a      	uxth	r2, r3
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003118:	e07b      	b.n	8003212 <I2C_MasterReceive_BTF+0x192>
  }
  else if(hi2c->XferCount == 2U)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800311e:	b29b      	uxth	r3, r3
 8003120:	2b02      	cmp	r3, #2
 8003122:	d165      	bne.n	80031f0 <I2C_MasterReceive_BTF+0x170>
  {
    /* Prepare next transfer or stop current transfer */
    if((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME))
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	2b02      	cmp	r3, #2
 8003128:	d002      	beq.n	8003130 <I2C_MasterReceive_BTF+0xb0>
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	2b01      	cmp	r3, #1
 800312e:	d110      	bne.n	8003152 <I2C_MasterReceive_BTF+0xd2>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	687a      	ldr	r2, [r7, #4]
 8003136:	6812      	ldr	r2, [r2, #0]
 8003138:	6812      	ldr	r2, [r2, #0]
 800313a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800313e:	601a      	str	r2, [r3, #0]

      /* Generate ReStart */
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	687a      	ldr	r2, [r7, #4]
 8003146:	6812      	ldr	r2, [r2, #0]
 8003148:	6812      	ldr	r2, [r2, #0]
 800314a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800314e:	601a      	str	r2, [r3, #0]
 8003150:	e007      	b.n	8003162 <I2C_MasterReceive_BTF+0xe2>
    }
    else
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	687a      	ldr	r2, [r7, #4]
 8003158:	6812      	ldr	r2, [r2, #0]
 800315a:	6812      	ldr	r2, [r2, #0]
 800315c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003160:	601a      	str	r2, [r3, #0]
    }

    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003166:	1c59      	adds	r1, r3, #1
 8003168:	687a      	ldr	r2, [r7, #4]
 800316a:	6251      	str	r1, [r2, #36]	; 0x24
 800316c:	687a      	ldr	r2, [r7, #4]
 800316e:	6812      	ldr	r2, [r2, #0]
 8003170:	6912      	ldr	r2, [r2, #16]
 8003172:	b2d2      	uxtb	r2, r2
 8003174:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800317a:	b29b      	uxth	r3, r3
 800317c:	3b01      	subs	r3, #1
 800317e:	b29a      	uxth	r2, r3
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003188:	1c59      	adds	r1, r3, #1
 800318a:	687a      	ldr	r2, [r7, #4]
 800318c:	6251      	str	r1, [r2, #36]	; 0x24
 800318e:	687a      	ldr	r2, [r7, #4]
 8003190:	6812      	ldr	r2, [r2, #0]
 8003192:	6912      	ldr	r2, [r2, #16]
 8003194:	b2d2      	uxtb	r2, r2
 8003196:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800319c:	b29b      	uxth	r3, r3
 800319e:	3b01      	subs	r3, #1
 80031a0:	b29a      	uxth	r2, r3
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Disable EVT and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	687a      	ldr	r2, [r7, #4]
 80031ac:	6812      	ldr	r2, [r2, #0]
 80031ae:	6852      	ldr	r2, [r2, #4]
 80031b0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80031b4:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2220      	movs	r2, #32
 80031ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->PreviousState = I2C_STATE_NONE;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2200      	movs	r2, #0
 80031c2:	631a      	str	r2, [r3, #48]	; 0x30

    if(hi2c->Mode == HAL_I2C_MODE_MEM)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80031ca:	b2db      	uxtb	r3, r3
 80031cc:	2b40      	cmp	r3, #64	; 0x40
 80031ce:	d107      	bne.n	80031e0 <I2C_MasterReceive_BTF+0x160>
    {
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2200      	movs	r2, #0
 80031d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      HAL_I2C_MemRxCpltCallback(hi2c);
 80031d8:	6878      	ldr	r0, [r7, #4]
 80031da:	f7ff fd4f 	bl	8002c7c <HAL_I2C_MemRxCpltCallback>
 80031de:	e018      	b.n	8003212 <I2C_MasterReceive_BTF+0x192>
    }
    else
    {
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2200      	movs	r2, #0
 80031e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      HAL_I2C_MasterRxCpltCallback(hi2c);
 80031e8:	6878      	ldr	r0, [r7, #4]
 80031ea:	f00b fbd3 	bl	800e994 <HAL_I2C_MasterRxCpltCallback>
 80031ee:	e010      	b.n	8003212 <I2C_MasterReceive_BTF+0x192>
    }
  }
  else
  {
    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031f4:	1c59      	adds	r1, r3, #1
 80031f6:	687a      	ldr	r2, [r7, #4]
 80031f8:	6251      	str	r1, [r2, #36]	; 0x24
 80031fa:	687a      	ldr	r2, [r7, #4]
 80031fc:	6812      	ldr	r2, [r2, #0]
 80031fe:	6912      	ldr	r2, [r2, #16]
 8003200:	b2d2      	uxtb	r2, r2
 8003202:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003208:	b29b      	uxth	r3, r3
 800320a:	3b01      	subs	r3, #1
 800320c:	b29a      	uxth	r2, r3
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  return HAL_OK;
 8003212:	2300      	movs	r3, #0
}
 8003214:	4618      	mov	r0, r3
 8003216:	3710      	adds	r7, #16
 8003218:	46bd      	mov	sp, r7
 800321a:	bd80      	pop	{r7, pc}

0800321c <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800321c:	b480      	push	{r7}
 800321e:	b083      	sub	sp, #12
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
  if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800322a:	b2db      	uxtb	r3, r3
 800322c:	2b40      	cmp	r3, #64	; 0x40
 800322e:	d116      	bne.n	800325e <I2C_Master_SB+0x42>
  {
    if(hi2c->EventCount == 0U)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003234:	2b00      	cmp	r3, #0
 8003236:	d108      	bne.n	800324a <I2C_Master_SB+0x2e>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	687a      	ldr	r2, [r7, #4]
 800323e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003240:	b2d2      	uxtb	r2, r2
 8003242:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003246:	611a      	str	r2, [r3, #16]
 8003248:	e04c      	b.n	80032e4 <I2C_Master_SB+0xc8>
    }
    else
    {
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	687a      	ldr	r2, [r7, #4]
 8003250:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003252:	b2d2      	uxtb	r2, r2
 8003254:	f042 0201 	orr.w	r2, r2, #1
 8003258:	b2d2      	uxtb	r2, r2
 800325a:	611a      	str	r2, [r3, #16]
 800325c:	e042      	b.n	80032e4 <I2C_Master_SB+0xc8>
    }
  }
  else
  {
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	691b      	ldr	r3, [r3, #16]
 8003262:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003266:	d118      	bne.n	800329a <I2C_Master_SB+0x7e>
    {
      /* Send slave 7 Bits address */
      if(hi2c->State == HAL_I2C_STATE_BUSY_TX) 
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800326e:	b2db      	uxtb	r3, r3
 8003270:	2b21      	cmp	r3, #33	; 0x21
 8003272:	d108      	bne.n	8003286 <I2C_Master_SB+0x6a>
      {
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	687a      	ldr	r2, [r7, #4]
 800327a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800327c:	b2d2      	uxtb	r2, r2
 800327e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003282:	611a      	str	r2, [r3, #16]
 8003284:	e02e      	b.n	80032e4 <I2C_Master_SB+0xc8>
      }
      else
      {
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	687a      	ldr	r2, [r7, #4]
 800328c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800328e:	b2d2      	uxtb	r2, r2
 8003290:	f042 0201 	orr.w	r2, r2, #1
 8003294:	b2d2      	uxtb	r2, r2
 8003296:	611a      	str	r2, [r3, #16]
 8003298:	e024      	b.n	80032e4 <I2C_Master_SB+0xc8>
      }
    }
    else
    {
      if(hi2c->EventCount == 0U)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d10e      	bne.n	80032c0 <I2C_Master_SB+0xa4>
      {
        /* Send header of slave address */
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	687a      	ldr	r2, [r7, #4]
 80032a8:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80032aa:	b292      	uxth	r2, r2
 80032ac:	11d2      	asrs	r2, r2, #7
 80032ae:	b2d2      	uxtb	r2, r2
 80032b0:	f002 0206 	and.w	r2, r2, #6
 80032b4:	b2d2      	uxtb	r2, r2
 80032b6:	f062 020f 	orn	r2, r2, #15
 80032ba:	b2d2      	uxtb	r2, r2
 80032bc:	611a      	str	r2, [r3, #16]
 80032be:	e011      	b.n	80032e4 <I2C_Master_SB+0xc8>
      }
      else if(hi2c->EventCount == 1U)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032c4:	2b01      	cmp	r3, #1
 80032c6:	d10d      	bne.n	80032e4 <I2C_Master_SB+0xc8>
      {
        /* Send header of slave address */
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	687a      	ldr	r2, [r7, #4]
 80032ce:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80032d0:	b292      	uxth	r2, r2
 80032d2:	11d2      	asrs	r2, r2, #7
 80032d4:	b2d2      	uxtb	r2, r2
 80032d6:	f002 0206 	and.w	r2, r2, #6
 80032da:	b2d2      	uxtb	r2, r2
 80032dc:	f062 020e 	orn	r2, r2, #14
 80032e0:	b2d2      	uxtb	r2, r2
 80032e2:	611a      	str	r2, [r3, #16]
      }
    }
  }

  return HAL_OK;
 80032e4:	2300      	movs	r3, #0
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	370c      	adds	r7, #12
 80032ea:	46bd      	mov	sp, r7
 80032ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f0:	4770      	bx	lr

080032f2 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80032f2:	b480      	push	{r7}
 80032f4:	b083      	sub	sp, #12
 80032f6:	af00      	add	r7, sp, #0
 80032f8:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	687a      	ldr	r2, [r7, #4]
 8003300:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003302:	b2d2      	uxtb	r2, r2
 8003304:	611a      	str	r2, [r3, #16]

  return HAL_OK;
 8003306:	2300      	movs	r3, #0
}
 8003308:	4618      	mov	r0, r3
 800330a:	370c      	adds	r7, #12
 800330c:	46bd      	mov	sp, r7
 800330e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003312:	4770      	bx	lr

08003314 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8003314:	b480      	push	{r7}
 8003316:	b091      	sub	sp, #68	; 0x44
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentMode        = hi2c->Mode;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003322:	b2db      	uxtb	r3, r3
 8003324:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800332a:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State         = hi2c->PreviousState;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003330:	637b      	str	r3, [r7, #52]	; 0x34

  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003338:	b2db      	uxtb	r3, r3
 800333a:	2b22      	cmp	r3, #34	; 0x22
 800333c:	f040 813b 	bne.w	80035b6 <I2C_Master_ADDR+0x2a2>
  {
    if((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003344:	2b00      	cmp	r3, #0
 8003346:	d10e      	bne.n	8003366 <I2C_Master_ADDR+0x52>
 8003348:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800334a:	2b40      	cmp	r3, #64	; 0x40
 800334c:	d10b      	bne.n	8003366 <I2C_Master_ADDR+0x52>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800334e:	2300      	movs	r3, #0
 8003350:	633b      	str	r3, [r7, #48]	; 0x30
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	695b      	ldr	r3, [r3, #20]
 8003358:	633b      	str	r3, [r7, #48]	; 0x30
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	699b      	ldr	r3, [r3, #24]
 8003360:	633b      	str	r3, [r7, #48]	; 0x30
 8003362:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003364:	e132      	b.n	80035cc <I2C_Master_ADDR+0x2b8>
    }
    else if((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800336a:	2b00      	cmp	r3, #0
 800336c:	d11d      	bne.n	80033aa <I2C_Master_ADDR+0x96>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	691b      	ldr	r3, [r3, #16]
 8003372:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003376:	d118      	bne.n	80033aa <I2C_Master_ADDR+0x96>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003378:	2300      	movs	r3, #0
 800337a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	695b      	ldr	r3, [r3, #20]
 8003382:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	699b      	ldr	r3, [r3, #24]
 800338a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800338c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      
      /* Generate Restart */
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	687a      	ldr	r2, [r7, #4]
 8003394:	6812      	ldr	r2, [r2, #0]
 8003396:	6812      	ldr	r2, [r2, #0]
 8003398:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800339c:	601a      	str	r2, [r3, #0]
      
      hi2c->EventCount++;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80033a2:	1c5a      	adds	r2, r3, #1
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	651a      	str	r2, [r3, #80]	; 0x50
 80033a8:	e110      	b.n	80035cc <I2C_Master_ADDR+0x2b8>
    }
    else
    {
      if(hi2c->XferCount == 0U)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033ae:	b29b      	uxth	r3, r3
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d113      	bne.n	80033dc <I2C_Master_ADDR+0xc8>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033b4:	2300      	movs	r3, #0
 80033b6:	62bb      	str	r3, [r7, #40]	; 0x28
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	695b      	ldr	r3, [r3, #20]
 80033be:	62bb      	str	r3, [r7, #40]	; 0x28
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	699b      	ldr	r3, [r3, #24]
 80033c6:	62bb      	str	r3, [r7, #40]	; 0x28
 80033c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
        
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	687a      	ldr	r2, [r7, #4]
 80033d0:	6812      	ldr	r2, [r2, #0]
 80033d2:	6812      	ldr	r2, [r2, #0]
 80033d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033d8:	601a      	str	r2, [r3, #0]
 80033da:	e0e8      	b.n	80035ae <I2C_Master_ADDR+0x29a>
      }
      else if(hi2c->XferCount == 1U)   
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033e0:	b29b      	uxth	r3, r3
 80033e2:	2b01      	cmp	r3, #1
 80033e4:	f040 8082 	bne.w	80034ec <I2C_Master_ADDR+0x1d8>
      {
        if(CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80033e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033ea:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80033ee:	d137      	bne.n	8003460 <I2C_Master_ADDR+0x14c>
        {
          /* Disable Acknowledge */
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	687a      	ldr	r2, [r7, #4]
 80033f6:	6812      	ldr	r2, [r2, #0]
 80033f8:	6812      	ldr	r2, [r2, #0]
 80033fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033fe:	601a      	str	r2, [r3, #0]

          if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800340a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800340e:	d113      	bne.n	8003438 <I2C_Master_ADDR+0x124>
          {
            /* Disable Acknowledge */
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	687a      	ldr	r2, [r7, #4]
 8003416:	6812      	ldr	r2, [r2, #0]
 8003418:	6812      	ldr	r2, [r2, #0]
 800341a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800341e:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003420:	2300      	movs	r3, #0
 8003422:	627b      	str	r3, [r7, #36]	; 0x24
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	695b      	ldr	r3, [r3, #20]
 800342a:	627b      	str	r3, [r7, #36]	; 0x24
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	699b      	ldr	r3, [r3, #24]
 8003432:	627b      	str	r3, [r7, #36]	; 0x24
 8003434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003436:	e0ba      	b.n	80035ae <I2C_Master_ADDR+0x29a>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003438:	2300      	movs	r3, #0
 800343a:	623b      	str	r3, [r7, #32]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	695b      	ldr	r3, [r3, #20]
 8003442:	623b      	str	r3, [r7, #32]
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	699b      	ldr	r3, [r3, #24]
 800344a:	623b      	str	r3, [r7, #32]
 800344c:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	687a      	ldr	r2, [r7, #4]
 8003454:	6812      	ldr	r2, [r2, #0]
 8003456:	6812      	ldr	r2, [r2, #0]
 8003458:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800345c:	601a      	str	r2, [r3, #0]
 800345e:	e0a6      	b.n	80035ae <I2C_Master_ADDR+0x29a>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8003460:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003462:	2b04      	cmp	r3, #4
 8003464:	d026      	beq.n	80034b4 <I2C_Master_ADDR+0x1a0>
 8003466:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003468:	2b08      	cmp	r3, #8
 800346a:	d023      	beq.n	80034b4 <I2C_Master_ADDR+0x1a0>
          && (Prev_State != I2C_STATE_MASTER_BUSY_RX))
 800346c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800346e:	2b12      	cmp	r3, #18
 8003470:	d020      	beq.n	80034b4 <I2C_Master_ADDR+0x1a0>
        {
          if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003476:	2b02      	cmp	r3, #2
 8003478:	d008      	beq.n	800348c <I2C_Master_ADDR+0x178>
          {
            /* Disable Acknowledge */
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	687a      	ldr	r2, [r7, #4]
 8003480:	6812      	ldr	r2, [r2, #0]
 8003482:	6812      	ldr	r2, [r2, #0]
 8003484:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003488:	601a      	str	r2, [r3, #0]
 800348a:	e007      	b.n	800349c <I2C_Master_ADDR+0x188>
          }
          else
          {
            /* Enable Acknowledge */
            hi2c->Instance->CR1 |= I2C_CR1_ACK;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	687a      	ldr	r2, [r7, #4]
 8003492:	6812      	ldr	r2, [r2, #0]
 8003494:	6812      	ldr	r2, [r2, #0]
 8003496:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800349a:	601a      	str	r2, [r3, #0]
          }
          
          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800349c:	2300      	movs	r3, #0
 800349e:	61fb      	str	r3, [r7, #28]
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	695b      	ldr	r3, [r3, #20]
 80034a6:	61fb      	str	r3, [r7, #28]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	699b      	ldr	r3, [r3, #24]
 80034ae:	61fb      	str	r3, [r7, #28]
 80034b0:	69fb      	ldr	r3, [r7, #28]
 80034b2:	e07c      	b.n	80035ae <I2C_Master_ADDR+0x29a>
        }
        else
        {
          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	687a      	ldr	r2, [r7, #4]
 80034ba:	6812      	ldr	r2, [r2, #0]
 80034bc:	6812      	ldr	r2, [r2, #0]
 80034be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034c2:	601a      	str	r2, [r3, #0]
          
          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034c4:	2300      	movs	r3, #0
 80034c6:	61bb      	str	r3, [r7, #24]
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	695b      	ldr	r3, [r3, #20]
 80034ce:	61bb      	str	r3, [r7, #24]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	699b      	ldr	r3, [r3, #24]
 80034d6:	61bb      	str	r3, [r7, #24]
 80034d8:	69bb      	ldr	r3, [r7, #24]
          
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	687a      	ldr	r2, [r7, #4]
 80034e0:	6812      	ldr	r2, [r2, #0]
 80034e2:	6812      	ldr	r2, [r2, #0]
 80034e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034e8:	601a      	str	r2, [r3, #0]
 80034ea:	e060      	b.n	80035ae <I2C_Master_ADDR+0x29a>
        }
      }
      else if(hi2c->XferCount == 2U)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034f0:	b29b      	uxth	r3, r3
 80034f2:	2b02      	cmp	r3, #2
 80034f4:	d138      	bne.n	8003568 <I2C_Master_ADDR+0x254>
      {
        if(hi2c->XferOptions != I2C_NEXT_FRAME)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034fa:	2b02      	cmp	r3, #2
 80034fc:	d010      	beq.n	8003520 <I2C_Master_ADDR+0x20c>
        {
          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	687a      	ldr	r2, [r7, #4]
 8003504:	6812      	ldr	r2, [r2, #0]
 8003506:	6812      	ldr	r2, [r2, #0]
 8003508:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800350c:	601a      	str	r2, [r3, #0]
          
          /* Enable Pos */
          hi2c->Instance->CR1 |= I2C_CR1_POS;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	687a      	ldr	r2, [r7, #4]
 8003514:	6812      	ldr	r2, [r2, #0]
 8003516:	6812      	ldr	r2, [r2, #0]
 8003518:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800351c:	601a      	str	r2, [r3, #0]
 800351e:	e007      	b.n	8003530 <I2C_Master_ADDR+0x21c>
        }
        else
        {
          /* Enable Acknowledge */
          hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	687a      	ldr	r2, [r7, #4]
 8003526:	6812      	ldr	r2, [r2, #0]
 8003528:	6812      	ldr	r2, [r2, #0]
 800352a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800352e:	601a      	str	r2, [r3, #0]
        }

        if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800353a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800353e:	d107      	bne.n	8003550 <I2C_Master_ADDR+0x23c>
        {
          /* Enable Last DMA bit */
          hi2c->Instance->CR2 |= I2C_CR2_LAST;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	687a      	ldr	r2, [r7, #4]
 8003546:	6812      	ldr	r2, [r2, #0]
 8003548:	6852      	ldr	r2, [r2, #4]
 800354a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800354e:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003550:	2300      	movs	r3, #0
 8003552:	617b      	str	r3, [r7, #20]
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	695b      	ldr	r3, [r3, #20]
 800355a:	617b      	str	r3, [r7, #20]
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	699b      	ldr	r3, [r3, #24]
 8003562:	617b      	str	r3, [r7, #20]
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	e022      	b.n	80035ae <I2C_Master_ADDR+0x29a>
      }
      else
      {
        /* Enable Acknowledge */
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	687a      	ldr	r2, [r7, #4]
 800356e:	6812      	ldr	r2, [r2, #0]
 8003570:	6812      	ldr	r2, [r2, #0]
 8003572:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003576:	601a      	str	r2, [r3, #0]

        if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003582:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003586:	d107      	bne.n	8003598 <I2C_Master_ADDR+0x284>
        {
          /* Enable Last DMA bit */
          hi2c->Instance->CR2 |= I2C_CR2_LAST;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	687a      	ldr	r2, [r7, #4]
 800358e:	6812      	ldr	r2, [r2, #0]
 8003590:	6852      	ldr	r2, [r2, #4]
 8003592:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003596:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003598:	2300      	movs	r3, #0
 800359a:	613b      	str	r3, [r7, #16]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	695b      	ldr	r3, [r3, #20]
 80035a2:	613b      	str	r3, [r7, #16]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	699b      	ldr	r3, [r3, #24]
 80035aa:	613b      	str	r3, [r7, #16]
 80035ac:	693b      	ldr	r3, [r7, #16]
      }
      
      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2200      	movs	r2, #0
 80035b2:	651a      	str	r2, [r3, #80]	; 0x50
 80035b4:	e00a      	b.n	80035cc <I2C_Master_ADDR+0x2b8>
    }
  }
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035b6:	2300      	movs	r3, #0
 80035b8:	60fb      	str	r3, [r7, #12]
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	695b      	ldr	r3, [r3, #20]
 80035c0:	60fb      	str	r3, [r7, #12]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	699b      	ldr	r3, [r3, #24]
 80035c8:	60fb      	str	r3, [r7, #12]
 80035ca:	68fb      	ldr	r3, [r7, #12]
  }

  return HAL_OK;
 80035cc:	2300      	movs	r3, #0
}
 80035ce:	4618      	mov	r0, r3
 80035d0:	3744      	adds	r7, #68	; 0x44
 80035d2:	46bd      	mov	sp, r7
 80035d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d8:	4770      	bx	lr

080035da <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80035da:	b580      	push	{r7, lr}
 80035dc:	b084      	sub	sp, #16
 80035de:	af00      	add	r7, sp, #0
 80035e0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035e8:	b2db      	uxtb	r3, r3
 80035ea:	60fb      	str	r3, [r7, #12]

  if(hi2c->XferCount != 0U)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035f0:	b29b      	uxth	r3, r3
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d029      	beq.n	800364a <I2C_SlaveTransmit_TXE+0x70>
  {
    /* Write data to DR */
    hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681a      	ldr	r2, [r3, #0]
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035fe:	1c58      	adds	r0, r3, #1
 8003600:	6879      	ldr	r1, [r7, #4]
 8003602:	6248      	str	r0, [r1, #36]	; 0x24
 8003604:	781b      	ldrb	r3, [r3, #0]
 8003606:	6113      	str	r3, [r2, #16]
    hi2c->XferCount--;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800360c:	b29b      	uxth	r3, r3
 800360e:	3b01      	subs	r3, #1
 8003610:	b29a      	uxth	r2, r3
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	855a      	strh	r2, [r3, #42]	; 0x2a

    if((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800361a:	b29b      	uxth	r3, r3
 800361c:	2b00      	cmp	r3, #0
 800361e:	d114      	bne.n	800364a <I2C_SlaveTransmit_TXE+0x70>
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2b29      	cmp	r3, #41	; 0x29
 8003624:	d111      	bne.n	800364a <I2C_SlaveTransmit_TXE+0x70>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	687a      	ldr	r2, [r7, #4]
 800362c:	6812      	ldr	r2, [r2, #0]
 800362e:	6852      	ldr	r2, [r2, #4]
 8003630:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003634:	605a      	str	r2, [r3, #4]
      
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2221      	movs	r2, #33	; 0x21
 800363a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2228      	movs	r2, #40	; 0x28
 8003640:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      
      /* Call the Tx complete callback to inform upper layer of the end of receive process */
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003644:	6878      	ldr	r0, [r7, #4]
 8003646:	f7ff fae3 	bl	8002c10 <HAL_I2C_SlaveTxCpltCallback>
    }
  }
  return HAL_OK;
 800364a:	2300      	movs	r3, #0
}
 800364c:	4618      	mov	r0, r3
 800364e:	3710      	adds	r7, #16
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}

08003654 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003654:	b480      	push	{r7}
 8003656:	b083      	sub	sp, #12
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
  if(hi2c->XferCount != 0U)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003660:	b29b      	uxth	r3, r3
 8003662:	2b00      	cmp	r3, #0
 8003664:	d00f      	beq.n	8003686 <I2C_SlaveTransmit_BTF+0x32>
  {
    /* Write data to DR */
    hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681a      	ldr	r2, [r3, #0]
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800366e:	1c58      	adds	r0, r3, #1
 8003670:	6879      	ldr	r1, [r7, #4]
 8003672:	6248      	str	r0, [r1, #36]	; 0x24
 8003674:	781b      	ldrb	r3, [r3, #0]
 8003676:	6113      	str	r3, [r2, #16]
    hi2c->XferCount--;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800367c:	b29b      	uxth	r3, r3
 800367e:	3b01      	subs	r3, #1
 8003680:	b29a      	uxth	r2, r3
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  return HAL_OK;
 8003686:	2300      	movs	r3, #0
}
 8003688:	4618      	mov	r0, r3
 800368a:	370c      	adds	r7, #12
 800368c:	46bd      	mov	sp, r7
 800368e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003692:	4770      	bx	lr

08003694 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b084      	sub	sp, #16
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036a2:	b2db      	uxtb	r3, r3
 80036a4:	60fb      	str	r3, [r7, #12]

  if(hi2c->XferCount != 0U)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036aa:	b29b      	uxth	r3, r3
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d02a      	beq.n	8003706 <I2C_SlaveReceive_RXNE+0x72>
  {
    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b4:	1c59      	adds	r1, r3, #1
 80036b6:	687a      	ldr	r2, [r7, #4]
 80036b8:	6251      	str	r1, [r2, #36]	; 0x24
 80036ba:	687a      	ldr	r2, [r7, #4]
 80036bc:	6812      	ldr	r2, [r2, #0]
 80036be:	6912      	ldr	r2, [r2, #16]
 80036c0:	b2d2      	uxtb	r2, r2
 80036c2:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036c8:	b29b      	uxth	r3, r3
 80036ca:	3b01      	subs	r3, #1
 80036cc:	b29a      	uxth	r2, r3
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	855a      	strh	r2, [r3, #42]	; 0x2a

    if((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036d6:	b29b      	uxth	r3, r3
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d114      	bne.n	8003706 <I2C_SlaveReceive_RXNE+0x72>
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	2b2a      	cmp	r3, #42	; 0x2a
 80036e0:	d111      	bne.n	8003706 <I2C_SlaveReceive_RXNE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	687a      	ldr	r2, [r7, #4]
 80036e8:	6812      	ldr	r2, [r2, #0]
 80036ea:	6852      	ldr	r2, [r2, #4]
 80036ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80036f0:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2222      	movs	r2, #34	; 0x22
 80036f6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2228      	movs	r2, #40	; 0x28
 80036fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the Rx complete callback to inform upper layer of the end of receive process */
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003700:	6878      	ldr	r0, [r7, #4]
 8003702:	f7ff fa8f 	bl	8002c24 <HAL_I2C_SlaveRxCpltCallback>
    }
  }
  return HAL_OK;
 8003706:	2300      	movs	r3, #0
}
 8003708:	4618      	mov	r0, r3
 800370a:	3710      	adds	r7, #16
 800370c:	46bd      	mov	sp, r7
 800370e:	bd80      	pop	{r7, pc}

08003710 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003710:	b480      	push	{r7}
 8003712:	b083      	sub	sp, #12
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
  if(hi2c->XferCount != 0U)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800371c:	b29b      	uxth	r3, r3
 800371e:	2b00      	cmp	r3, #0
 8003720:	d010      	beq.n	8003744 <I2C_SlaveReceive_BTF+0x34>
  {
    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003726:	1c59      	adds	r1, r3, #1
 8003728:	687a      	ldr	r2, [r7, #4]
 800372a:	6251      	str	r1, [r2, #36]	; 0x24
 800372c:	687a      	ldr	r2, [r7, #4]
 800372e:	6812      	ldr	r2, [r2, #0]
 8003730:	6912      	ldr	r2, [r2, #16]
 8003732:	b2d2      	uxtb	r2, r2
 8003734:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800373a:	b29b      	uxth	r3, r3
 800373c:	3b01      	subs	r3, #1
 800373e:	b29a      	uxth	r2, r3
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  return HAL_OK;
 8003744:	2300      	movs	r3, #0
}
 8003746:	4618      	mov	r0, r3
 8003748:	370c      	adds	r7, #12
 800374a:	46bd      	mov	sp, r7
 800374c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003750:	4770      	bx	lr

08003752 <I2C_Slave_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c)
{
 8003752:	b580      	push	{r7, lr}
 8003754:	b084      	sub	sp, #16
 8003756:	af00      	add	r7, sp, #0
 8003758:	6078      	str	r0, [r7, #4]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800375a:	2300      	movs	r3, #0
 800375c:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode = 0U;
 800375e:	2300      	movs	r3, #0
 8003760:	81bb      	strh	r3, [r7, #12]

  /* Transfer Direction requested by Master */
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TRA) == RESET)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	699b      	ldr	r3, [r3, #24]
 8003768:	f003 0304 	and.w	r3, r3, #4
 800376c:	2b04      	cmp	r3, #4
 800376e:	d001      	beq.n	8003774 <I2C_Slave_ADDR+0x22>
  {
    TransferDirection = I2C_DIRECTION_TRANSMIT;
 8003770:	2301      	movs	r3, #1
 8003772:	73fb      	strb	r3, [r7, #15]
  }
  
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_DUALF) == RESET)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	699b      	ldr	r3, [r3, #24]
 800377a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800377e:	2b80      	cmp	r3, #128	; 0x80
 8003780:	d003      	beq.n	800378a <I2C_Slave_ADDR+0x38>
  {
    SlaveAddrCode = hi2c->Init.OwnAddress1;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	68db      	ldr	r3, [r3, #12]
 8003786:	81bb      	strh	r3, [r7, #12]
 8003788:	e002      	b.n	8003790 <I2C_Slave_ADDR+0x3e>
  }
  else
  {
    SlaveAddrCode = hi2c->Init.OwnAddress2;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	699b      	ldr	r3, [r3, #24]
 800378e:	81bb      	strh	r3, [r7, #12]
  }

  /* Call Slave Addr callback */
  HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8003790:	89ba      	ldrh	r2, [r7, #12]
 8003792:	7bfb      	ldrb	r3, [r7, #15]
 8003794:	4619      	mov	r1, r3
 8003796:	6878      	ldr	r0, [r7, #4]
 8003798:	f7ff fa4e 	bl	8002c38 <HAL_I2C_AddrCallback>

  return HAL_OK;
 800379c:	2300      	movs	r3, #0
}
 800379e:	4618      	mov	r0, r3
 80037a0:	3710      	adds	r7, #16
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}
	...

080037a8 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b084      	sub	sp, #16
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037b6:	b2db      	uxtb	r3, r3
 80037b8:	60fb      	str	r3, [r7, #12]
  
  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	687a      	ldr	r2, [r7, #4]
 80037c0:	6812      	ldr	r2, [r2, #0]
 80037c2:	6852      	ldr	r2, [r2, #4]
 80037c4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80037c8:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80037ca:	2300      	movs	r3, #0
 80037cc:	60bb      	str	r3, [r7, #8]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	695b      	ldr	r3, [r3, #20]
 80037d4:	60bb      	str	r3, [r7, #8]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	687a      	ldr	r2, [r7, #4]
 80037dc:	6812      	ldr	r2, [r2, #0]
 80037de:	6812      	ldr	r2, [r2, #0]
 80037e0:	f042 0201 	orr.w	r2, r2, #1
 80037e4:	601a      	str	r2, [r3, #0]
 80037e6:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	687a      	ldr	r2, [r7, #4]
 80037ee:	6812      	ldr	r2, [r2, #0]
 80037f0:	6812      	ldr	r2, [r2, #0]
 80037f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037f6:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003802:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003806:	d11a      	bne.n	800383e <I2C_Slave_STOPF+0x96>
  {
    if((hi2c->State == HAL_I2C_STATE_BUSY_RX) || (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800380e:	b2db      	uxtb	r3, r3
 8003810:	2b22      	cmp	r3, #34	; 0x22
 8003812:	d005      	beq.n	8003820 <I2C_Slave_STOPF+0x78>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800381a:	b2db      	uxtb	r3, r3
 800381c:	2b2a      	cmp	r3, #42	; 0x2a
 800381e:	d107      	bne.n	8003830 <I2C_Slave_STOPF+0x88>
    {
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	b29a      	uxth	r2, r3
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800382e:	e006      	b.n	800383e <I2C_Slave_STOPF+0x96>
    }
    else
    {
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	b29a      	uxth	r2, r3
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if(hi2c->XferCount != 0U)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003842:	b29b      	uxth	r3, r3
 8003844:	2b00      	cmp	r3, #0
 8003846:	d035      	beq.n	80038b4 <I2C_Slave_STOPF+0x10c>
  {
    /* Store Last receive data if any */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	695b      	ldr	r3, [r3, #20]
 800384e:	f003 0304 	and.w	r3, r3, #4
 8003852:	2b04      	cmp	r3, #4
 8003854:	d110      	bne.n	8003878 <I2C_Slave_STOPF+0xd0>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800385a:	1c59      	adds	r1, r3, #1
 800385c:	687a      	ldr	r2, [r7, #4]
 800385e:	6251      	str	r1, [r2, #36]	; 0x24
 8003860:	687a      	ldr	r2, [r7, #4]
 8003862:	6812      	ldr	r2, [r2, #0]
 8003864:	6912      	ldr	r2, [r2, #16]
 8003866:	b2d2      	uxtb	r2, r2
 8003868:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800386e:	b29b      	uxth	r3, r3
 8003870:	3b01      	subs	r3, #1
 8003872:	b29a      	uxth	r2, r3
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	695b      	ldr	r3, [r3, #20]
 800387e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003882:	2b40      	cmp	r3, #64	; 0x40
 8003884:	d110      	bne.n	80038a8 <I2C_Slave_STOPF+0x100>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800388a:	1c59      	adds	r1, r3, #1
 800388c:	687a      	ldr	r2, [r7, #4]
 800388e:	6251      	str	r1, [r2, #36]	; 0x24
 8003890:	687a      	ldr	r2, [r7, #4]
 8003892:	6812      	ldr	r2, [r2, #0]
 8003894:	6912      	ldr	r2, [r2, #16]
 8003896:	b2d2      	uxtb	r2, r2
 8003898:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800389e:	b29b      	uxth	r3, r3
 80038a0:	3b01      	subs	r3, #1
 80038a2:	b29a      	uxth	r2, r3
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ac:	f043 0204 	orr.w	r2, r3, #4
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	641a      	str	r2, [r3, #64]	; 0x40
  }

  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d003      	beq.n	80038c4 <I2C_Slave_STOPF+0x11c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80038bc:	6878      	ldr	r0, [r7, #4]
 80038be:	f000 f8ab 	bl	8003a18 <I2C_ITError>
 80038c2:	e02f      	b.n	8003924 <I2C_Slave_STOPF+0x17c>
  }
  else
  {
    if((CurrentState == HAL_I2C_STATE_LISTEN ) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN) || \
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	2b28      	cmp	r3, #40	; 0x28
 80038c8:	d005      	beq.n	80038d6 <I2C_Slave_STOPF+0x12e>
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2b2a      	cmp	r3, #42	; 0x2a
 80038ce:	d002      	beq.n	80038d6 <I2C_Slave_STOPF+0x12e>
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	2b29      	cmp	r3, #41	; 0x29
 80038d4:	d111      	bne.n	80038fa <I2C_Slave_STOPF+0x152>
       (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
    {
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	4a15      	ldr	r2, [pc, #84]	; (8003930 <I2C_Slave_STOPF+0x188>)
 80038da:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2200      	movs	r2, #0
 80038e0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2220      	movs	r2, #32
 80038e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2200      	movs	r2, #0
 80038ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
      HAL_I2C_ListenCpltCallback(hi2c);
 80038f2:	6878      	ldr	r0, [r7, #4]
 80038f4:	f7ff f9ae 	bl	8002c54 <HAL_I2C_ListenCpltCallback>
 80038f8:	e014      	b.n	8003924 <I2C_Slave_STOPF+0x17c>
    }
    else
    {
      if((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038fe:	2b22      	cmp	r3, #34	; 0x22
 8003900:	d002      	beq.n	8003908 <I2C_Slave_STOPF+0x160>
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	2b22      	cmp	r3, #34	; 0x22
 8003906:	d10d      	bne.n	8003924 <I2C_Slave_STOPF+0x17c>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2200      	movs	r2, #0
 800390c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2220      	movs	r2, #32
 8003912:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2200      	movs	r2, #0
 800391a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800391e:	6878      	ldr	r0, [r7, #4]
 8003920:	f7ff f980 	bl	8002c24 <HAL_I2C_SlaveRxCpltCallback>
      }
    }
  }
  return HAL_OK;
 8003924:	2300      	movs	r3, #0
}
 8003926:	4618      	mov	r0, r3
 8003928:	3710      	adds	r7, #16
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}
 800392e:	bf00      	nop
 8003930:	ffff0000 	.word	0xffff0000

08003934 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b084      	sub	sp, #16
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState       = hi2c->State;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003942:	b2db      	uxtb	r3, r3
 8003944:	60fb      	str	r3, [r7, #12]
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800394a:	60bb      	str	r3, [r7, #8]

  if(((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800394c:	68bb      	ldr	r3, [r7, #8]
 800394e:	2b04      	cmp	r3, #4
 8003950:	d002      	beq.n	8003958 <I2C_Slave_AF+0x24>
 8003952:	68bb      	ldr	r3, [r7, #8]
 8003954:	2b08      	cmp	r3, #8
 8003956:	d129      	bne.n	80039ac <I2C_Slave_AF+0x78>
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	2b28      	cmp	r3, #40	; 0x28
 800395c:	d126      	bne.n	80039ac <I2C_Slave_AF+0x78>
          (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	4a2c      	ldr	r2, [pc, #176]	; (8003a14 <I2C_Slave_AF+0xe0>)
 8003962:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	687a      	ldr	r2, [r7, #4]
 800396a:	6812      	ldr	r2, [r2, #0]
 800396c:	6852      	ldr	r2, [r2, #4]
 800396e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003972:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800397c:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	687a      	ldr	r2, [r7, #4]
 8003984:	6812      	ldr	r2, [r2, #0]
 8003986:	6812      	ldr	r2, [r2, #0]
 8003988:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800398c:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2200      	movs	r2, #0
 8003992:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2220      	movs	r2, #32
 8003998:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2200      	movs	r2, #0
 80039a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      
    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    HAL_I2C_ListenCpltCallback(hi2c);
 80039a4:	6878      	ldr	r0, [r7, #4]
 80039a6:	f7ff f955 	bl	8002c54 <HAL_I2C_ListenCpltCallback>
 80039aa:	e02e      	b.n	8003a0a <I2C_Slave_AF+0xd6>
  }
  else if(CurrentState == HAL_I2C_STATE_BUSY_TX)
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	2b21      	cmp	r3, #33	; 0x21
 80039b0:	d126      	bne.n	8003a00 <I2C_Slave_AF+0xcc>
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	4a17      	ldr	r2, [pc, #92]	; (8003a14 <I2C_Slave_AF+0xe0>)
 80039b6:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2221      	movs	r2, #33	; 0x21
 80039bc:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2220      	movs	r2, #32
 80039c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2200      	movs	r2, #0
 80039ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	687a      	ldr	r2, [r7, #4]
 80039d4:	6812      	ldr	r2, [r2, #0]
 80039d6:	6852      	ldr	r2, [r2, #4]
 80039d8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80039dc:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80039e6:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	687a      	ldr	r2, [r7, #4]
 80039ee:	6812      	ldr	r2, [r2, #0]
 80039f0:	6812      	ldr	r2, [r2, #0]
 80039f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80039f6:	601a      	str	r2, [r3, #0]

    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80039f8:	6878      	ldr	r0, [r7, #4]
 80039fa:	f7ff f909 	bl	8002c10 <HAL_I2C_SlaveTxCpltCallback>
 80039fe:	e004      	b.n	8003a0a <I2C_Slave_AF+0xd6>
  }
  else
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003a08:	615a      	str	r2, [r3, #20]
  }
  
  return HAL_OK;
 8003a0a:	2300      	movs	r3, #0
}
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	3710      	adds	r7, #16
 8003a10:	46bd      	mov	sp, r7
 8003a12:	bd80      	pop	{r7, pc}
 8003a14:	ffff0000 	.word	0xffff0000

08003a18 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b084      	sub	sp, #16
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a26:	b2db      	uxtb	r3, r3
 8003a28:	60fb      	str	r3, [r7, #12]

  if((CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	2b29      	cmp	r3, #41	; 0x29
 8003a2e:	d002      	beq.n	8003a36 <I2C_ITError+0x1e>
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	2b2a      	cmp	r3, #42	; 0x2a
 8003a34:	d107      	bne.n	8003a46 <I2C_ITError+0x2e>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2228      	movs	r2, #40	; 0x28
 8003a40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8003a44:	e018      	b.n	8003a78 <I2C_ITError+0x60>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if((hi2c->State != HAL_I2C_STATE_ABORT) && ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) != I2C_CR2_DMAEN))
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a4c:	b2db      	uxtb	r3, r3
 8003a4e:	2b60      	cmp	r3, #96	; 0x60
 8003a50:	d00b      	beq.n	8003a6a <I2C_ITError+0x52>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a5c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a60:	d003      	beq.n	8003a6a <I2C_ITError+0x52>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2220      	movs	r2, #32
 8003a66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2200      	movs	r2, #0
 8003a74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  }

  /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
  hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	687a      	ldr	r2, [r7, #4]
 8003a7e:	6812      	ldr	r2, [r2, #0]
 8003a80:	6812      	ldr	r2, [r2, #0]
 8003a82:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003a86:	601a      	str	r2, [r3, #0]

  /* Abort DMA transfer */
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a92:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a96:	d160      	bne.n	8003b5a <I2C_ITError+0x142>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	687a      	ldr	r2, [r7, #4]
 8003a9e:	6812      	ldr	r2, [r2, #0]
 8003aa0:	6852      	ldr	r2, [r2, #4]
 8003aa2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003aa6:	605a      	str	r2, [r3, #4]

    if(hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003aac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003ab0:	b2db      	uxtb	r3, r3
 8003ab2:	2b01      	cmp	r3, #1
 8003ab4:	d020      	beq.n	8003af8 <I2C_ITError+0xe0>
    {
      /* Set the DMA Abort callback : 
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003aba:	4a57      	ldr	r2, [pc, #348]	; (8003c18 <I2C_ITError+0x200>)
 8003abc:	651a      	str	r2, [r3, #80]	; 0x50

      if(HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	f7fe f99e 	bl	8001e04 <HAL_DMA_Abort_IT>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	f000 8083 	beq.w	8003bd6 <I2C_ITError+0x1be>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	687a      	ldr	r2, [r7, #4]
 8003ad6:	6812      	ldr	r2, [r2, #0]
 8003ad8:	6812      	ldr	r2, [r2, #0]
 8003ada:	f022 0201 	bic.w	r2, r2, #1
 8003ade:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2220      	movs	r2, #32
 8003ae4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003aec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003aee:	687a      	ldr	r2, [r7, #4]
 8003af0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003af2:	4610      	mov	r0, r2
 8003af4:	4798      	blx	r3
 8003af6:	e06e      	b.n	8003bd6 <I2C_ITError+0x1be>
    }
    else
    {
      /* Set the DMA Abort callback : 
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003afc:	4a46      	ldr	r2, [pc, #280]	; (8003c18 <I2C_ITError+0x200>)
 8003afe:	651a      	str	r2, [r3, #80]	; 0x50

      if(HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b04:	4618      	mov	r0, r3
 8003b06:	f7fe f97d 	bl	8001e04 <HAL_DMA_Abort_IT>
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d062      	beq.n	8003bd6 <I2C_ITError+0x1be>
      {
        /* Store Last receive data if any */
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	695b      	ldr	r3, [r3, #20]
 8003b16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b1a:	2b40      	cmp	r3, #64	; 0x40
 8003b1c:	d109      	bne.n	8003b32 <I2C_ITError+0x11a>
        {
          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b22:	1c59      	adds	r1, r3, #1
 8003b24:	687a      	ldr	r2, [r7, #4]
 8003b26:	6251      	str	r1, [r2, #36]	; 0x24
 8003b28:	687a      	ldr	r2, [r7, #4]
 8003b2a:	6812      	ldr	r2, [r2, #0]
 8003b2c:	6912      	ldr	r2, [r2, #16]
 8003b2e:	b2d2      	uxtb	r2, r2
 8003b30:	701a      	strb	r2, [r3, #0]
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	687a      	ldr	r2, [r7, #4]
 8003b38:	6812      	ldr	r2, [r2, #0]
 8003b3a:	6812      	ldr	r2, [r2, #0]
 8003b3c:	f022 0201 	bic.w	r2, r2, #1
 8003b40:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2220      	movs	r2, #32
 8003b46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b50:	687a      	ldr	r2, [r7, #4]
 8003b52:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003b54:	4610      	mov	r0, r2
 8003b56:	4798      	blx	r3
 8003b58:	e03d      	b.n	8003bd6 <I2C_ITError+0x1be>
      }
    }
  }
  else if(hi2c->State == HAL_I2C_STATE_ABORT)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b60:	b2db      	uxtb	r3, r3
 8003b62:	2b60      	cmp	r3, #96	; 0x60
 8003b64:	d123      	bne.n	8003bae <I2C_ITError+0x196>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2220      	movs	r2, #32
 8003b6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2200      	movs	r2, #0
 8003b72:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	695b      	ldr	r3, [r3, #20]
 8003b7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b7e:	2b40      	cmp	r3, #64	; 0x40
 8003b80:	d109      	bne.n	8003b96 <I2C_ITError+0x17e>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b86:	1c59      	adds	r1, r3, #1
 8003b88:	687a      	ldr	r2, [r7, #4]
 8003b8a:	6251      	str	r1, [r2, #36]	; 0x24
 8003b8c:	687a      	ldr	r2, [r7, #4]
 8003b8e:	6812      	ldr	r2, [r2, #0]
 8003b90:	6912      	ldr	r2, [r2, #16]
 8003b92:	b2d2      	uxtb	r2, r2
 8003b94:	701a      	strb	r2, [r3, #0]
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	687a      	ldr	r2, [r7, #4]
 8003b9c:	6812      	ldr	r2, [r2, #0]
 8003b9e:	6812      	ldr	r2, [r2, #0]
 8003ba0:	f022 0201 	bic.w	r2, r2, #1
 8003ba4:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    HAL_I2C_AbortCpltCallback(hi2c);
 8003ba6:	6878      	ldr	r0, [r7, #4]
 8003ba8:	f7ff f87c 	bl	8002ca4 <HAL_I2C_AbortCpltCallback>
 8003bac:	e013      	b.n	8003bd6 <I2C_ITError+0x1be>
  }
  else
  {
    /* Store Last receive data if any */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	695b      	ldr	r3, [r3, #20]
 8003bb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bb8:	2b40      	cmp	r3, #64	; 0x40
 8003bba:	d109      	bne.n	8003bd0 <I2C_ITError+0x1b8>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bc0:	1c59      	adds	r1, r3, #1
 8003bc2:	687a      	ldr	r2, [r7, #4]
 8003bc4:	6251      	str	r1, [r2, #36]	; 0x24
 8003bc6:	687a      	ldr	r2, [r7, #4]
 8003bc8:	6812      	ldr	r2, [r2, #0]
 8003bca:	6912      	ldr	r2, [r2, #16]
 8003bcc:	b2d2      	uxtb	r2, r2
 8003bce:	701a      	strb	r2, [r3, #0]
    }

    /* Call user error callback */
    HAL_I2C_ErrorCallback(hi2c);
 8003bd0:	6878      	ldr	r0, [r7, #4]
 8003bd2:	f7ff f85d 	bl	8002c90 <HAL_I2C_ErrorCallback>
  }
  /* STOP Flag is not set after a NACK reception */
  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  if((hi2c->State == HAL_I2C_STATE_LISTEN) && ((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF))
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bdc:	b2db      	uxtb	r3, r3
 8003bde:	2b28      	cmp	r3, #40	; 0x28
 8003be0:	d116      	bne.n	8003c10 <I2C_ITError+0x1f8>
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003be6:	f003 0304 	and.w	r3, r3, #4
 8003bea:	2b04      	cmp	r3, #4
 8003bec:	d110      	bne.n	8003c10 <I2C_ITError+0x1f8>
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	4a0a      	ldr	r2, [pc, #40]	; (8003c1c <I2C_ITError+0x204>)
 8003bf2:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2220      	movs	r2, #32
 8003bfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	2200      	movs	r2, #0
 8003c06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    HAL_I2C_ListenCpltCallback(hi2c);
 8003c0a:	6878      	ldr	r0, [r7, #4]
 8003c0c:	f7ff f822 	bl	8002c54 <HAL_I2C_ListenCpltCallback>
  }
}
 8003c10:	bf00      	nop
 8003c12:	3710      	adds	r7, #16
 8003c14:	46bd      	mov	sp, r7
 8003c16:	bd80      	pop	{r7, pc}
 8003c18:	08003c21 	.word	0x08003c21
 8003c1c:	ffff0000 	.word	0xffff0000

08003c20 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b084      	sub	sp, #16
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef* hi2c = ( I2C_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c2c:	60fb      	str	r3, [r7, #12]
  
  /* Disable Acknowledge */
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	68fa      	ldr	r2, [r7, #12]
 8003c34:	6812      	ldr	r2, [r2, #0]
 8003c36:	6812      	ldr	r2, [r2, #0]
 8003c38:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c3c:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	2200      	movs	r2, #0
 8003c42:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  hi2c->hdmatx->XferAbortCallback = NULL;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c48:	2200      	movs	r2, #0
 8003c4a:	651a      	str	r2, [r3, #80]	; 0x50
  hi2c->hdmarx->XferAbortCallback = NULL;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c50:	2200      	movs	r2, #0
 8003c52:	651a      	str	r2, [r3, #80]	; 0x50

  /* Check if come from abort from user */
  if(hi2c->State == HAL_I2C_STATE_ABORT)
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c5a:	b2db      	uxtb	r3, r3
 8003c5c:	2b60      	cmp	r3, #96	; 0x60
 8003c5e:	d116      	bne.n	8003c8e <I2C_DMAAbort+0x6e>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2220      	movs	r2, #32
 8003c64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	2200      	movs	r2, #0
 8003c74:	641a      	str	r2, [r3, #64]	; 0x40

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	68fa      	ldr	r2, [r7, #12]
 8003c7c:	6812      	ldr	r2, [r2, #0]
 8003c7e:	6812      	ldr	r2, [r2, #0]
 8003c80:	f022 0201 	bic.w	r2, r2, #1
 8003c84:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    HAL_I2C_AbortCpltCallback(hi2c);
 8003c86:	68f8      	ldr	r0, [r7, #12]
 8003c88:	f7ff f80c 	bl	8002ca4 <HAL_I2C_AbortCpltCallback>
    __HAL_I2C_DISABLE(hi2c);

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    HAL_I2C_ErrorCallback(hi2c);
  }
}
 8003c8c:	e012      	b.n	8003cb4 <I2C_DMAAbort+0x94>
    hi2c->State = HAL_I2C_STATE_READY;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2220      	movs	r2, #32
 8003c92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	2200      	movs	r2, #0
 8003c9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE(hi2c);
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	68fa      	ldr	r2, [r7, #12]
 8003ca4:	6812      	ldr	r2, [r2, #0]
 8003ca6:	6812      	ldr	r2, [r2, #0]
 8003ca8:	f022 0201 	bic.w	r2, r2, #1
 8003cac:	601a      	str	r2, [r3, #0]
    HAL_I2C_ErrorCallback(hi2c);
 8003cae:	68f8      	ldr	r0, [r7, #12]
 8003cb0:	f7fe ffee 	bl	8002c90 <HAL_I2C_ErrorCallback>
}
 8003cb4:	bf00      	nop
 8003cb6:	3710      	adds	r7, #16
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	bd80      	pop	{r7, pc}

08003cbc <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b082      	sub	sp, #8
 8003cc0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	603b      	str	r3, [r7, #0]
 8003cca:	4a20      	ldr	r2, [pc, #128]	; (8003d4c <HAL_PWREx_EnableOverDrive+0x90>)
 8003ccc:	4b1f      	ldr	r3, [pc, #124]	; (8003d4c <HAL_PWREx_EnableOverDrive+0x90>)
 8003cce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cd0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003cd4:	6413      	str	r3, [r2, #64]	; 0x40
 8003cd6:	4b1d      	ldr	r3, [pc, #116]	; (8003d4c <HAL_PWREx_EnableOverDrive+0x90>)
 8003cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cde:	603b      	str	r3, [r7, #0]
 8003ce0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003ce2:	4b1b      	ldr	r3, [pc, #108]	; (8003d50 <HAL_PWREx_EnableOverDrive+0x94>)
 8003ce4:	2201      	movs	r2, #1
 8003ce6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003ce8:	f7fd f914 	bl	8000f14 <HAL_GetTick>
 8003cec:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003cee:	e009      	b.n	8003d04 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003cf0:	f7fd f910 	bl	8000f14 <HAL_GetTick>
 8003cf4:	4602      	mov	r2, r0
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	1ad3      	subs	r3, r2, r3
 8003cfa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003cfe:	d901      	bls.n	8003d04 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8003d00:	2303      	movs	r3, #3
 8003d02:	e01f      	b.n	8003d44 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003d04:	4b13      	ldr	r3, [pc, #76]	; (8003d54 <HAL_PWREx_EnableOverDrive+0x98>)
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d10:	d1ee      	bne.n	8003cf0 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003d12:	4b11      	ldr	r3, [pc, #68]	; (8003d58 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003d14:	2201      	movs	r2, #1
 8003d16:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003d18:	f7fd f8fc 	bl	8000f14 <HAL_GetTick>
 8003d1c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003d1e:	e009      	b.n	8003d34 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003d20:	f7fd f8f8 	bl	8000f14 <HAL_GetTick>
 8003d24:	4602      	mov	r2, r0
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	1ad3      	subs	r3, r2, r3
 8003d2a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003d2e:	d901      	bls.n	8003d34 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8003d30:	2303      	movs	r3, #3
 8003d32:	e007      	b.n	8003d44 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003d34:	4b07      	ldr	r3, [pc, #28]	; (8003d54 <HAL_PWREx_EnableOverDrive+0x98>)
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d3c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003d40:	d1ee      	bne.n	8003d20 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8003d42:	2300      	movs	r3, #0
}
 8003d44:	4618      	mov	r0, r3
 8003d46:	3708      	adds	r7, #8
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bd80      	pop	{r7, pc}
 8003d4c:	40023800 	.word	0x40023800
 8003d50:	420e0040 	.word	0x420e0040
 8003d54:	40007000 	.word	0x40007000
 8003d58:	420e0044 	.word	0x420e0044

08003d5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b084      	sub	sp, #16
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
 8003d64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d101      	bne.n	8003d70 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	e0ca      	b.n	8003f06 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003d70:	4b67      	ldr	r3, [pc, #412]	; (8003f10 <HAL_RCC_ClockConfig+0x1b4>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f003 020f 	and.w	r2, r3, #15
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	429a      	cmp	r2, r3
 8003d7c:	d20c      	bcs.n	8003d98 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d7e:	4b64      	ldr	r3, [pc, #400]	; (8003f10 <HAL_RCC_ClockConfig+0x1b4>)
 8003d80:	683a      	ldr	r2, [r7, #0]
 8003d82:	b2d2      	uxtb	r2, r2
 8003d84:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d86:	4b62      	ldr	r3, [pc, #392]	; (8003f10 <HAL_RCC_ClockConfig+0x1b4>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f003 020f 	and.w	r2, r3, #15
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	429a      	cmp	r2, r3
 8003d92:	d001      	beq.n	8003d98 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003d94:	2301      	movs	r3, #1
 8003d96:	e0b6      	b.n	8003f06 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f003 0302 	and.w	r3, r3, #2
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d020      	beq.n	8003de6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f003 0304 	and.w	r3, r3, #4
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d005      	beq.n	8003dbc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003db0:	4a58      	ldr	r2, [pc, #352]	; (8003f14 <HAL_RCC_ClockConfig+0x1b8>)
 8003db2:	4b58      	ldr	r3, [pc, #352]	; (8003f14 <HAL_RCC_ClockConfig+0x1b8>)
 8003db4:	689b      	ldr	r3, [r3, #8]
 8003db6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003dba:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f003 0308 	and.w	r3, r3, #8
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d005      	beq.n	8003dd4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003dc8:	4a52      	ldr	r2, [pc, #328]	; (8003f14 <HAL_RCC_ClockConfig+0x1b8>)
 8003dca:	4b52      	ldr	r3, [pc, #328]	; (8003f14 <HAL_RCC_ClockConfig+0x1b8>)
 8003dcc:	689b      	ldr	r3, [r3, #8]
 8003dce:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003dd2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003dd4:	494f      	ldr	r1, [pc, #316]	; (8003f14 <HAL_RCC_ClockConfig+0x1b8>)
 8003dd6:	4b4f      	ldr	r3, [pc, #316]	; (8003f14 <HAL_RCC_ClockConfig+0x1b8>)
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	689b      	ldr	r3, [r3, #8]
 8003de2:	4313      	orrs	r3, r2
 8003de4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f003 0301 	and.w	r3, r3, #1
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d044      	beq.n	8003e7c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	685b      	ldr	r3, [r3, #4]
 8003df6:	2b01      	cmp	r3, #1
 8003df8:	d107      	bne.n	8003e0a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dfa:	4b46      	ldr	r3, [pc, #280]	; (8003f14 <HAL_RCC_ClockConfig+0x1b8>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d119      	bne.n	8003e3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e06:	2301      	movs	r3, #1
 8003e08:	e07d      	b.n	8003f06 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	2b02      	cmp	r3, #2
 8003e10:	d003      	beq.n	8003e1a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e16:	2b03      	cmp	r3, #3
 8003e18:	d107      	bne.n	8003e2a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e1a:	4b3e      	ldr	r3, [pc, #248]	; (8003f14 <HAL_RCC_ClockConfig+0x1b8>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d109      	bne.n	8003e3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e26:	2301      	movs	r3, #1
 8003e28:	e06d      	b.n	8003f06 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e2a:	4b3a      	ldr	r3, [pc, #232]	; (8003f14 <HAL_RCC_ClockConfig+0x1b8>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f003 0302 	and.w	r3, r3, #2
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d101      	bne.n	8003e3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e36:	2301      	movs	r3, #1
 8003e38:	e065      	b.n	8003f06 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e3a:	4936      	ldr	r1, [pc, #216]	; (8003f14 <HAL_RCC_ClockConfig+0x1b8>)
 8003e3c:	4b35      	ldr	r3, [pc, #212]	; (8003f14 <HAL_RCC_ClockConfig+0x1b8>)
 8003e3e:	689b      	ldr	r3, [r3, #8]
 8003e40:	f023 0203 	bic.w	r2, r3, #3
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e4c:	f7fd f862 	bl	8000f14 <HAL_GetTick>
 8003e50:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e52:	e00a      	b.n	8003e6a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e54:	f7fd f85e 	bl	8000f14 <HAL_GetTick>
 8003e58:	4602      	mov	r2, r0
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	1ad3      	subs	r3, r2, r3
 8003e5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d901      	bls.n	8003e6a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e66:	2303      	movs	r3, #3
 8003e68:	e04d      	b.n	8003f06 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e6a:	4b2a      	ldr	r3, [pc, #168]	; (8003f14 <HAL_RCC_ClockConfig+0x1b8>)
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	f003 020c 	and.w	r2, r3, #12
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	009b      	lsls	r3, r3, #2
 8003e78:	429a      	cmp	r2, r3
 8003e7a:	d1eb      	bne.n	8003e54 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003e7c:	4b24      	ldr	r3, [pc, #144]	; (8003f10 <HAL_RCC_ClockConfig+0x1b4>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f003 020f 	and.w	r2, r3, #15
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	429a      	cmp	r2, r3
 8003e88:	d90c      	bls.n	8003ea4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e8a:	4b21      	ldr	r3, [pc, #132]	; (8003f10 <HAL_RCC_ClockConfig+0x1b4>)
 8003e8c:	683a      	ldr	r2, [r7, #0]
 8003e8e:	b2d2      	uxtb	r2, r2
 8003e90:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e92:	4b1f      	ldr	r3, [pc, #124]	; (8003f10 <HAL_RCC_ClockConfig+0x1b4>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f003 020f 	and.w	r2, r3, #15
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	429a      	cmp	r2, r3
 8003e9e:	d001      	beq.n	8003ea4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e030      	b.n	8003f06 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f003 0304 	and.w	r3, r3, #4
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d008      	beq.n	8003ec2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003eb0:	4918      	ldr	r1, [pc, #96]	; (8003f14 <HAL_RCC_ClockConfig+0x1b8>)
 8003eb2:	4b18      	ldr	r3, [pc, #96]	; (8003f14 <HAL_RCC_ClockConfig+0x1b8>)
 8003eb4:	689b      	ldr	r3, [r3, #8]
 8003eb6:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	68db      	ldr	r3, [r3, #12]
 8003ebe:	4313      	orrs	r3, r2
 8003ec0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f003 0308 	and.w	r3, r3, #8
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d009      	beq.n	8003ee2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ece:	4911      	ldr	r1, [pc, #68]	; (8003f14 <HAL_RCC_ClockConfig+0x1b8>)
 8003ed0:	4b10      	ldr	r3, [pc, #64]	; (8003f14 <HAL_RCC_ClockConfig+0x1b8>)
 8003ed2:	689b      	ldr	r3, [r3, #8]
 8003ed4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	691b      	ldr	r3, [r3, #16]
 8003edc:	00db      	lsls	r3, r3, #3
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003ee2:	f000 f883 	bl	8003fec <HAL_RCC_GetSysClockFreq>
 8003ee6:	4601      	mov	r1, r0
 8003ee8:	4b0a      	ldr	r3, [pc, #40]	; (8003f14 <HAL_RCC_ClockConfig+0x1b8>)
 8003eea:	689b      	ldr	r3, [r3, #8]
 8003eec:	091b      	lsrs	r3, r3, #4
 8003eee:	f003 030f 	and.w	r3, r3, #15
 8003ef2:	4a09      	ldr	r2, [pc, #36]	; (8003f18 <HAL_RCC_ClockConfig+0x1bc>)
 8003ef4:	5cd3      	ldrb	r3, [r2, r3]
 8003ef6:	fa21 f303 	lsr.w	r3, r1, r3
 8003efa:	4a08      	ldr	r2, [pc, #32]	; (8003f1c <HAL_RCC_ClockConfig+0x1c0>)
 8003efc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8003efe:	2000      	movs	r0, #0
 8003f00:	f00c fcd8 	bl	80108b4 <HAL_InitTick>

  return HAL_OK;
 8003f04:	2300      	movs	r3, #0
}
 8003f06:	4618      	mov	r0, r3
 8003f08:	3710      	adds	r7, #16
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bd80      	pop	{r7, pc}
 8003f0e:	bf00      	nop
 8003f10:	40023c00 	.word	0x40023c00
 8003f14:	40023800 	.word	0x40023800
 8003f18:	08011530 	.word	0x08011530
 8003f1c:	20000038 	.word	0x20000038

08003f20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f20:	b480      	push	{r7}
 8003f22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f24:	4b03      	ldr	r3, [pc, #12]	; (8003f34 <HAL_RCC_GetHCLKFreq+0x14>)
 8003f26:	681b      	ldr	r3, [r3, #0]
}
 8003f28:	4618      	mov	r0, r3
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f30:	4770      	bx	lr
 8003f32:	bf00      	nop
 8003f34:	20000038 	.word	0x20000038

08003f38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003f3c:	f7ff fff0 	bl	8003f20 <HAL_RCC_GetHCLKFreq>
 8003f40:	4601      	mov	r1, r0
 8003f42:	4b05      	ldr	r3, [pc, #20]	; (8003f58 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003f44:	689b      	ldr	r3, [r3, #8]
 8003f46:	0a9b      	lsrs	r3, r3, #10
 8003f48:	f003 0307 	and.w	r3, r3, #7
 8003f4c:	4a03      	ldr	r2, [pc, #12]	; (8003f5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f4e:	5cd3      	ldrb	r3, [r2, r3]
 8003f50:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003f54:	4618      	mov	r0, r3
 8003f56:	bd80      	pop	{r7, pc}
 8003f58:	40023800 	.word	0x40023800
 8003f5c:	08011540 	.word	0x08011540

08003f60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003f64:	f7ff ffdc 	bl	8003f20 <HAL_RCC_GetHCLKFreq>
 8003f68:	4601      	mov	r1, r0
 8003f6a:	4b05      	ldr	r3, [pc, #20]	; (8003f80 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	0b5b      	lsrs	r3, r3, #13
 8003f70:	f003 0307 	and.w	r3, r3, #7
 8003f74:	4a03      	ldr	r2, [pc, #12]	; (8003f84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f76:	5cd3      	ldrb	r3, [r2, r3]
 8003f78:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	bd80      	pop	{r7, pc}
 8003f80:	40023800 	.word	0x40023800
 8003f84:	08011540 	.word	0x08011540

08003f88 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003f88:	b480      	push	{r7}
 8003f8a:	b083      	sub	sp, #12
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
 8003f90:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	220f      	movs	r2, #15
 8003f96:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003f98:	4b12      	ldr	r3, [pc, #72]	; (8003fe4 <HAL_RCC_GetClockConfig+0x5c>)
 8003f9a:	689b      	ldr	r3, [r3, #8]
 8003f9c:	f003 0203 	and.w	r2, r3, #3
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003fa4:	4b0f      	ldr	r3, [pc, #60]	; (8003fe4 <HAL_RCC_GetClockConfig+0x5c>)
 8003fa6:	689b      	ldr	r3, [r3, #8]
 8003fa8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003fb0:	4b0c      	ldr	r3, [pc, #48]	; (8003fe4 <HAL_RCC_GetClockConfig+0x5c>)
 8003fb2:	689b      	ldr	r3, [r3, #8]
 8003fb4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003fbc:	4b09      	ldr	r3, [pc, #36]	; (8003fe4 <HAL_RCC_GetClockConfig+0x5c>)
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	08db      	lsrs	r3, r3, #3
 8003fc2:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003fca:	4b07      	ldr	r3, [pc, #28]	; (8003fe8 <HAL_RCC_GetClockConfig+0x60>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f003 020f 	and.w	r2, r3, #15
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	601a      	str	r2, [r3, #0]
}
 8003fd6:	bf00      	nop
 8003fd8:	370c      	adds	r7, #12
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe0:	4770      	bx	lr
 8003fe2:	bf00      	nop
 8003fe4:	40023800 	.word	0x40023800
 8003fe8:	40023c00 	.word	0x40023c00

08003fec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003fec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ff0:	b0a1      	sub	sp, #132	; 0x84
 8003ff2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	677b      	str	r3, [r7, #116]	; 0x74
  uint32_t pllvco = 0U;
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	67fb      	str	r3, [r7, #124]	; 0x7c
  uint32_t pllp = 0U;
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	673b      	str	r3, [r7, #112]	; 0x70
  uint32_t pllr = 0U;
 8004000:	2300      	movs	r3, #0
 8004002:	66fb      	str	r3, [r7, #108]	; 0x6c
  uint32_t sysclockfreq = 0U;
 8004004:	2300      	movs	r3, #0
 8004006:	67bb      	str	r3, [r7, #120]	; 0x78

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004008:	4ba0      	ldr	r3, [pc, #640]	; (800428c <HAL_RCC_GetSysClockFreq+0x2a0>)
 800400a:	689b      	ldr	r3, [r3, #8]
 800400c:	f003 030c 	and.w	r3, r3, #12
 8004010:	2b0c      	cmp	r3, #12
 8004012:	f200 8193 	bhi.w	800433c <HAL_RCC_GetSysClockFreq+0x350>
 8004016:	a201      	add	r2, pc, #4	; (adr r2, 800401c <HAL_RCC_GetSysClockFreq+0x30>)
 8004018:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800401c:	08004051 	.word	0x08004051
 8004020:	0800433d 	.word	0x0800433d
 8004024:	0800433d 	.word	0x0800433d
 8004028:	0800433d 	.word	0x0800433d
 800402c:	08004057 	.word	0x08004057
 8004030:	0800433d 	.word	0x0800433d
 8004034:	0800433d 	.word	0x0800433d
 8004038:	0800433d 	.word	0x0800433d
 800403c:	0800405d 	.word	0x0800405d
 8004040:	0800433d 	.word	0x0800433d
 8004044:	0800433d 	.word	0x0800433d
 8004048:	0800433d 	.word	0x0800433d
 800404c:	080041d9 	.word	0x080041d9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004050:	4b8f      	ldr	r3, [pc, #572]	; (8004290 <HAL_RCC_GetSysClockFreq+0x2a4>)
 8004052:	67bb      	str	r3, [r7, #120]	; 0x78
       break;
 8004054:	e175      	b.n	8004342 <HAL_RCC_GetSysClockFreq+0x356>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004056:	4b8f      	ldr	r3, [pc, #572]	; (8004294 <HAL_RCC_GetSysClockFreq+0x2a8>)
 8004058:	67bb      	str	r3, [r7, #120]	; 0x78
      break;
 800405a:	e172      	b.n	8004342 <HAL_RCC_GetSysClockFreq+0x356>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800405c:	4b8b      	ldr	r3, [pc, #556]	; (800428c <HAL_RCC_GetSysClockFreq+0x2a0>)
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004064:	677b      	str	r3, [r7, #116]	; 0x74
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004066:	4b89      	ldr	r3, [pc, #548]	; (800428c <HAL_RCC_GetSysClockFreq+0x2a0>)
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800406e:	2b00      	cmp	r3, #0
 8004070:	d056      	beq.n	8004120 <HAL_RCC_GetSysClockFreq+0x134>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004072:	4b86      	ldr	r3, [pc, #536]	; (800428c <HAL_RCC_GetSysClockFreq+0x2a0>)
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	099b      	lsrs	r3, r3, #6
 8004078:	f04f 0400 	mov.w	r4, #0
 800407c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004080:	f04f 0200 	mov.w	r2, #0
 8004084:	ea01 0103 	and.w	r1, r1, r3
 8004088:	ea02 0204 	and.w	r2, r2, r4
 800408c:	460b      	mov	r3, r1
 800408e:	4614      	mov	r4, r2
 8004090:	0160      	lsls	r0, r4, #5
 8004092:	6678      	str	r0, [r7, #100]	; 0x64
 8004094:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8004096:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 800409a:	6678      	str	r0, [r7, #100]	; 0x64
 800409c:	015b      	lsls	r3, r3, #5
 800409e:	663b      	str	r3, [r7, #96]	; 0x60
 80040a0:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
 80040a4:	1a5b      	subs	r3, r3, r1
 80040a6:	eb64 0402 	sbc.w	r4, r4, r2
 80040aa:	01a0      	lsls	r0, r4, #6
 80040ac:	65f8      	str	r0, [r7, #92]	; 0x5c
 80040ae:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80040b0:	ea40 6093 	orr.w	r0, r0, r3, lsr #26
 80040b4:	65f8      	str	r0, [r7, #92]	; 0x5c
 80040b6:	0198      	lsls	r0, r3, #6
 80040b8:	65b8      	str	r0, [r7, #88]	; 0x58
 80040ba:	e9d7 5616 	ldrd	r5, r6, [r7, #88]	; 0x58
 80040be:	1aed      	subs	r5, r5, r3
 80040c0:	eb66 0604 	sbc.w	r6, r6, r4
 80040c4:	4633      	mov	r3, r6
 80040c6:	00db      	lsls	r3, r3, #3
 80040c8:	657b      	str	r3, [r7, #84]	; 0x54
 80040ca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80040cc:	4628      	mov	r0, r5
 80040ce:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80040d2:	657b      	str	r3, [r7, #84]	; 0x54
 80040d4:	462b      	mov	r3, r5
 80040d6:	00db      	lsls	r3, r3, #3
 80040d8:	653b      	str	r3, [r7, #80]	; 0x50
 80040da:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
 80040de:	461d      	mov	r5, r3
 80040e0:	4626      	mov	r6, r4
 80040e2:	186b      	adds	r3, r5, r1
 80040e4:	eb46 0402 	adc.w	r4, r6, r2
 80040e8:	4618      	mov	r0, r3
 80040ea:	4621      	mov	r1, r4
 80040ec:	460b      	mov	r3, r1
 80040ee:	025b      	lsls	r3, r3, #9
 80040f0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80040f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80040f4:	4602      	mov	r2, r0
 80040f6:	ea43 53d2 	orr.w	r3, r3, r2, lsr #23
 80040fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80040fc:	4603      	mov	r3, r0
 80040fe:	025b      	lsls	r3, r3, #9
 8004100:	64bb      	str	r3, [r7, #72]	; 0x48
 8004102:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8004106:	4618      	mov	r0, r3
 8004108:	4621      	mov	r1, r4
 800410a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800410c:	f04f 0400 	mov.w	r4, #0
 8004110:	461a      	mov	r2, r3
 8004112:	4623      	mov	r3, r4
 8004114:	f7fc fd46 	bl	8000ba4 <__aeabi_uldivmod>
 8004118:	4603      	mov	r3, r0
 800411a:	460c      	mov	r4, r1
 800411c:	67fb      	str	r3, [r7, #124]	; 0x7c
 800411e:	e04d      	b.n	80041bc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004120:	4b5a      	ldr	r3, [pc, #360]	; (800428c <HAL_RCC_GetSysClockFreq+0x2a0>)
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	099b      	lsrs	r3, r3, #6
 8004126:	f04f 0400 	mov.w	r4, #0
 800412a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800412e:	f04f 0200 	mov.w	r2, #0
 8004132:	ea01 0103 	and.w	r1, r1, r3
 8004136:	ea02 0204 	and.w	r2, r2, r4
 800413a:	460b      	mov	r3, r1
 800413c:	4614      	mov	r4, r2
 800413e:	0160      	lsls	r0, r4, #5
 8004140:	6478      	str	r0, [r7, #68]	; 0x44
 8004142:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8004144:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8004148:	6478      	str	r0, [r7, #68]	; 0x44
 800414a:	015b      	lsls	r3, r3, #5
 800414c:	643b      	str	r3, [r7, #64]	; 0x40
 800414e:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8004152:	1a5b      	subs	r3, r3, r1
 8004154:	eb64 0402 	sbc.w	r4, r4, r2
 8004158:	ea4f 1b84 	mov.w	fp, r4, lsl #6
 800415c:	ea4b 6b93 	orr.w	fp, fp, r3, lsr #26
 8004160:	ea4f 1a83 	mov.w	sl, r3, lsl #6
 8004164:	ebba 0a03 	subs.w	sl, sl, r3
 8004168:	eb6b 0b04 	sbc.w	fp, fp, r4
 800416c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004170:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004172:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004174:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004178:	63fb      	str	r3, [r7, #60]	; 0x3c
 800417a:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800417e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004180:	e9d7 ab0e 	ldrd	sl, fp, [r7, #56]	; 0x38
 8004184:	eb1a 0a01 	adds.w	sl, sl, r1
 8004188:	eb4b 0b02 	adc.w	fp, fp, r2
 800418c:	ea4f 238b 	mov.w	r3, fp, lsl #10
 8004190:	637b      	str	r3, [r7, #52]	; 0x34
 8004192:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004194:	ea43 539a 	orr.w	r3, r3, sl, lsr #22
 8004198:	637b      	str	r3, [r7, #52]	; 0x34
 800419a:	ea4f 238a 	mov.w	r3, sl, lsl #10
 800419e:	633b      	str	r3, [r7, #48]	; 0x30
 80041a0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80041a4:	4650      	mov	r0, sl
 80041a6:	4659      	mov	r1, fp
 80041a8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80041aa:	f04f 0400 	mov.w	r4, #0
 80041ae:	461a      	mov	r2, r3
 80041b0:	4623      	mov	r3, r4
 80041b2:	f7fc fcf7 	bl	8000ba4 <__aeabi_uldivmod>
 80041b6:	4603      	mov	r3, r0
 80041b8:	460c      	mov	r4, r1
 80041ba:	67fb      	str	r3, [r7, #124]	; 0x7c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80041bc:	4b33      	ldr	r3, [pc, #204]	; (800428c <HAL_RCC_GetSysClockFreq+0x2a0>)
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	0c1b      	lsrs	r3, r3, #16
 80041c2:	f003 0303 	and.w	r3, r3, #3
 80041c6:	3301      	adds	r3, #1
 80041c8:	005b      	lsls	r3, r3, #1
 80041ca:	673b      	str	r3, [r7, #112]	; 0x70

      sysclockfreq = pllvco/pllp;
 80041cc:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80041ce:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80041d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80041d4:	67bb      	str	r3, [r7, #120]	; 0x78
      break;
 80041d6:	e0b4      	b.n	8004342 <HAL_RCC_GetSysClockFreq+0x356>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80041d8:	4b2c      	ldr	r3, [pc, #176]	; (800428c <HAL_RCC_GetSysClockFreq+0x2a0>)
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80041e0:	677b      	str	r3, [r7, #116]	; 0x74
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80041e2:	4b2a      	ldr	r3, [pc, #168]	; (800428c <HAL_RCC_GetSysClockFreq+0x2a0>)
 80041e4:	685b      	ldr	r3, [r3, #4]
 80041e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d054      	beq.n	8004298 <HAL_RCC_GetSysClockFreq+0x2ac>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041ee:	4b27      	ldr	r3, [pc, #156]	; (800428c <HAL_RCC_GetSysClockFreq+0x2a0>)
 80041f0:	685b      	ldr	r3, [r3, #4]
 80041f2:	099b      	lsrs	r3, r3, #6
 80041f4:	f04f 0400 	mov.w	r4, #0
 80041f8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80041fc:	f04f 0200 	mov.w	r2, #0
 8004200:	ea01 0103 	and.w	r1, r1, r3
 8004204:	ea02 0204 	and.w	r2, r2, r4
 8004208:	460b      	mov	r3, r1
 800420a:	4614      	mov	r4, r2
 800420c:	0160      	lsls	r0, r4, #5
 800420e:	62f8      	str	r0, [r7, #44]	; 0x2c
 8004210:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004212:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8004216:	62f8      	str	r0, [r7, #44]	; 0x2c
 8004218:	015b      	lsls	r3, r3, #5
 800421a:	62bb      	str	r3, [r7, #40]	; 0x28
 800421c:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8004220:	1a5b      	subs	r3, r3, r1
 8004222:	eb64 0402 	sbc.w	r4, r4, r2
 8004226:	ea4f 1984 	mov.w	r9, r4, lsl #6
 800422a:	ea49 6993 	orr.w	r9, r9, r3, lsr #26
 800422e:	ea4f 1883 	mov.w	r8, r3, lsl #6
 8004232:	ebb8 0803 	subs.w	r8, r8, r3
 8004236:	eb69 0904 	sbc.w	r9, r9, r4
 800423a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800423e:	627b      	str	r3, [r7, #36]	; 0x24
 8004240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004242:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004246:	627b      	str	r3, [r7, #36]	; 0x24
 8004248:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800424c:	623b      	str	r3, [r7, #32]
 800424e:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004252:	eb18 0801 	adds.w	r8, r8, r1
 8004256:	eb49 0902 	adc.w	r9, r9, r2
 800425a:	ea4f 2349 	mov.w	r3, r9, lsl #9
 800425e:	61fb      	str	r3, [r7, #28]
 8004260:	69fb      	ldr	r3, [r7, #28]
 8004262:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 8004266:	61fb      	str	r3, [r7, #28]
 8004268:	ea4f 2348 	mov.w	r3, r8, lsl #9
 800426c:	61bb      	str	r3, [r7, #24]
 800426e:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8004272:	4640      	mov	r0, r8
 8004274:	4649      	mov	r1, r9
 8004276:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004278:	f04f 0400 	mov.w	r4, #0
 800427c:	461a      	mov	r2, r3
 800427e:	4623      	mov	r3, r4
 8004280:	f7fc fc90 	bl	8000ba4 <__aeabi_uldivmod>
 8004284:	4603      	mov	r3, r0
 8004286:	460c      	mov	r4, r1
 8004288:	67fb      	str	r3, [r7, #124]	; 0x7c
 800428a:	e04b      	b.n	8004324 <HAL_RCC_GetSysClockFreq+0x338>
 800428c:	40023800 	.word	0x40023800
 8004290:	00f42400 	.word	0x00f42400
 8004294:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004298:	4b2d      	ldr	r3, [pc, #180]	; (8004350 <HAL_RCC_GetSysClockFreq+0x364>)
 800429a:	685b      	ldr	r3, [r3, #4]
 800429c:	099b      	lsrs	r3, r3, #6
 800429e:	f04f 0400 	mov.w	r4, #0
 80042a2:	f240 11ff 	movw	r1, #511	; 0x1ff
 80042a6:	f04f 0200 	mov.w	r2, #0
 80042aa:	ea01 0103 	and.w	r1, r1, r3
 80042ae:	ea02 0204 	and.w	r2, r2, r4
 80042b2:	460b      	mov	r3, r1
 80042b4:	4614      	mov	r4, r2
 80042b6:	0160      	lsls	r0, r4, #5
 80042b8:	6178      	str	r0, [r7, #20]
 80042ba:	6978      	ldr	r0, [r7, #20]
 80042bc:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 80042c0:	6178      	str	r0, [r7, #20]
 80042c2:	015b      	lsls	r3, r3, #5
 80042c4:	613b      	str	r3, [r7, #16]
 80042c6:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80042ca:	1a5b      	subs	r3, r3, r1
 80042cc:	eb64 0402 	sbc.w	r4, r4, r2
 80042d0:	01a6      	lsls	r6, r4, #6
 80042d2:	ea46 6693 	orr.w	r6, r6, r3, lsr #26
 80042d6:	019d      	lsls	r5, r3, #6
 80042d8:	1aed      	subs	r5, r5, r3
 80042da:	eb66 0604 	sbc.w	r6, r6, r4
 80042de:	00f3      	lsls	r3, r6, #3
 80042e0:	60fb      	str	r3, [r7, #12]
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 80042e8:	60fb      	str	r3, [r7, #12]
 80042ea:	00eb      	lsls	r3, r5, #3
 80042ec:	60bb      	str	r3, [r7, #8]
 80042ee:	e9d7 5602 	ldrd	r5, r6, [r7, #8]
 80042f2:	186d      	adds	r5, r5, r1
 80042f4:	eb46 0602 	adc.w	r6, r6, r2
 80042f8:	02b3      	lsls	r3, r6, #10
 80042fa:	607b      	str	r3, [r7, #4]
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	ea43 5395 	orr.w	r3, r3, r5, lsr #22
 8004302:	607b      	str	r3, [r7, #4]
 8004304:	02ab      	lsls	r3, r5, #10
 8004306:	603b      	str	r3, [r7, #0]
 8004308:	e897 0060 	ldmia.w	r7, {r5, r6}
 800430c:	4628      	mov	r0, r5
 800430e:	4631      	mov	r1, r6
 8004310:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004312:	f04f 0400 	mov.w	r4, #0
 8004316:	461a      	mov	r2, r3
 8004318:	4623      	mov	r3, r4
 800431a:	f7fc fc43 	bl	8000ba4 <__aeabi_uldivmod>
 800431e:	4603      	mov	r3, r0
 8004320:	460c      	mov	r4, r1
 8004322:	67fb      	str	r3, [r7, #124]	; 0x7c
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004324:	4b0a      	ldr	r3, [pc, #40]	; (8004350 <HAL_RCC_GetSysClockFreq+0x364>)
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	0f1b      	lsrs	r3, r3, #28
 800432a:	f003 0307 	and.w	r3, r3, #7
 800432e:	66fb      	str	r3, [r7, #108]	; 0x6c

      sysclockfreq = pllvco/pllr;
 8004330:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8004332:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004334:	fbb2 f3f3 	udiv	r3, r2, r3
 8004338:	67bb      	str	r3, [r7, #120]	; 0x78
      break;
 800433a:	e002      	b.n	8004342 <HAL_RCC_GetSysClockFreq+0x356>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800433c:	4b05      	ldr	r3, [pc, #20]	; (8004354 <HAL_RCC_GetSysClockFreq+0x368>)
 800433e:	67bb      	str	r3, [r7, #120]	; 0x78
      break;
 8004340:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004342:	6fbb      	ldr	r3, [r7, #120]	; 0x78
}
 8004344:	4618      	mov	r0, r3
 8004346:	3784      	adds	r7, #132	; 0x84
 8004348:	46bd      	mov	sp, r7
 800434a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800434e:	bf00      	nop
 8004350:	40023800 	.word	0x40023800
 8004354:	00f42400 	.word	0x00f42400

08004358 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b084      	sub	sp, #16
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004360:	2300      	movs	r3, #0
 8004362:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f003 0301 	and.w	r3, r3, #1
 800436c:	2b00      	cmp	r3, #0
 800436e:	f000 8083 	beq.w	8004478 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004372:	4b95      	ldr	r3, [pc, #596]	; (80045c8 <HAL_RCC_OscConfig+0x270>)
 8004374:	689b      	ldr	r3, [r3, #8]
 8004376:	f003 030c 	and.w	r3, r3, #12
 800437a:	2b04      	cmp	r3, #4
 800437c:	d019      	beq.n	80043b2 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800437e:	4b92      	ldr	r3, [pc, #584]	; (80045c8 <HAL_RCC_OscConfig+0x270>)
 8004380:	689b      	ldr	r3, [r3, #8]
 8004382:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004386:	2b08      	cmp	r3, #8
 8004388:	d106      	bne.n	8004398 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800438a:	4b8f      	ldr	r3, [pc, #572]	; (80045c8 <HAL_RCC_OscConfig+0x270>)
 800438c:	685b      	ldr	r3, [r3, #4]
 800438e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004392:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004396:	d00c      	beq.n	80043b2 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004398:	4b8b      	ldr	r3, [pc, #556]	; (80045c8 <HAL_RCC_OscConfig+0x270>)
 800439a:	689b      	ldr	r3, [r3, #8]
 800439c:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80043a0:	2b0c      	cmp	r3, #12
 80043a2:	d112      	bne.n	80043ca <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80043a4:	4b88      	ldr	r3, [pc, #544]	; (80045c8 <HAL_RCC_OscConfig+0x270>)
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80043ac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80043b0:	d10b      	bne.n	80043ca <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043b2:	4b85      	ldr	r3, [pc, #532]	; (80045c8 <HAL_RCC_OscConfig+0x270>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d05b      	beq.n	8004476 <HAL_RCC_OscConfig+0x11e>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d157      	bne.n	8004476 <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 80043c6:	2301      	movs	r3, #1
 80043c8:	e1fc      	b.n	80047c4 <HAL_RCC_OscConfig+0x46c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	685b      	ldr	r3, [r3, #4]
 80043ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043d2:	d106      	bne.n	80043e2 <HAL_RCC_OscConfig+0x8a>
 80043d4:	4a7c      	ldr	r2, [pc, #496]	; (80045c8 <HAL_RCC_OscConfig+0x270>)
 80043d6:	4b7c      	ldr	r3, [pc, #496]	; (80045c8 <HAL_RCC_OscConfig+0x270>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043de:	6013      	str	r3, [r2, #0]
 80043e0:	e01d      	b.n	800441e <HAL_RCC_OscConfig+0xc6>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80043ea:	d10c      	bne.n	8004406 <HAL_RCC_OscConfig+0xae>
 80043ec:	4a76      	ldr	r2, [pc, #472]	; (80045c8 <HAL_RCC_OscConfig+0x270>)
 80043ee:	4b76      	ldr	r3, [pc, #472]	; (80045c8 <HAL_RCC_OscConfig+0x270>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80043f6:	6013      	str	r3, [r2, #0]
 80043f8:	4a73      	ldr	r2, [pc, #460]	; (80045c8 <HAL_RCC_OscConfig+0x270>)
 80043fa:	4b73      	ldr	r3, [pc, #460]	; (80045c8 <HAL_RCC_OscConfig+0x270>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004402:	6013      	str	r3, [r2, #0]
 8004404:	e00b      	b.n	800441e <HAL_RCC_OscConfig+0xc6>
 8004406:	4a70      	ldr	r2, [pc, #448]	; (80045c8 <HAL_RCC_OscConfig+0x270>)
 8004408:	4b6f      	ldr	r3, [pc, #444]	; (80045c8 <HAL_RCC_OscConfig+0x270>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004410:	6013      	str	r3, [r2, #0]
 8004412:	4a6d      	ldr	r2, [pc, #436]	; (80045c8 <HAL_RCC_OscConfig+0x270>)
 8004414:	4b6c      	ldr	r3, [pc, #432]	; (80045c8 <HAL_RCC_OscConfig+0x270>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800441c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	685b      	ldr	r3, [r3, #4]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d013      	beq.n	800444e <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004426:	f7fc fd75 	bl	8000f14 <HAL_GetTick>
 800442a:	60f8      	str	r0, [r7, #12]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800442c:	e008      	b.n	8004440 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800442e:	f7fc fd71 	bl	8000f14 <HAL_GetTick>
 8004432:	4602      	mov	r2, r0
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	1ad3      	subs	r3, r2, r3
 8004438:	2b64      	cmp	r3, #100	; 0x64
 800443a:	d901      	bls.n	8004440 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800443c:	2303      	movs	r3, #3
 800443e:	e1c1      	b.n	80047c4 <HAL_RCC_OscConfig+0x46c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004440:	4b61      	ldr	r3, [pc, #388]	; (80045c8 <HAL_RCC_OscConfig+0x270>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004448:	2b00      	cmp	r3, #0
 800444a:	d0f0      	beq.n	800442e <HAL_RCC_OscConfig+0xd6>
 800444c:	e014      	b.n	8004478 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800444e:	f7fc fd61 	bl	8000f14 <HAL_GetTick>
 8004452:	60f8      	str	r0, [r7, #12]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004454:	e008      	b.n	8004468 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004456:	f7fc fd5d 	bl	8000f14 <HAL_GetTick>
 800445a:	4602      	mov	r2, r0
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	1ad3      	subs	r3, r2, r3
 8004460:	2b64      	cmp	r3, #100	; 0x64
 8004462:	d901      	bls.n	8004468 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8004464:	2303      	movs	r3, #3
 8004466:	e1ad      	b.n	80047c4 <HAL_RCC_OscConfig+0x46c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004468:	4b57      	ldr	r3, [pc, #348]	; (80045c8 <HAL_RCC_OscConfig+0x270>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004470:	2b00      	cmp	r3, #0
 8004472:	d1f0      	bne.n	8004456 <HAL_RCC_OscConfig+0xfe>
 8004474:	e000      	b.n	8004478 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004476:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f003 0302 	and.w	r3, r3, #2
 8004480:	2b00      	cmp	r3, #0
 8004482:	d06f      	beq.n	8004564 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004484:	4b50      	ldr	r3, [pc, #320]	; (80045c8 <HAL_RCC_OscConfig+0x270>)
 8004486:	689b      	ldr	r3, [r3, #8]
 8004488:	f003 030c 	and.w	r3, r3, #12
 800448c:	2b00      	cmp	r3, #0
 800448e:	d017      	beq.n	80044c0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004490:	4b4d      	ldr	r3, [pc, #308]	; (80045c8 <HAL_RCC_OscConfig+0x270>)
 8004492:	689b      	ldr	r3, [r3, #8]
 8004494:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004498:	2b08      	cmp	r3, #8
 800449a:	d105      	bne.n	80044a8 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800449c:	4b4a      	ldr	r3, [pc, #296]	; (80045c8 <HAL_RCC_OscConfig+0x270>)
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d00b      	beq.n	80044c0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80044a8:	4b47      	ldr	r3, [pc, #284]	; (80045c8 <HAL_RCC_OscConfig+0x270>)
 80044aa:	689b      	ldr	r3, [r3, #8]
 80044ac:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80044b0:	2b0c      	cmp	r3, #12
 80044b2:	d11c      	bne.n	80044ee <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80044b4:	4b44      	ldr	r3, [pc, #272]	; (80045c8 <HAL_RCC_OscConfig+0x270>)
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d116      	bne.n	80044ee <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044c0:	4b41      	ldr	r3, [pc, #260]	; (80045c8 <HAL_RCC_OscConfig+0x270>)
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f003 0302 	and.w	r3, r3, #2
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d005      	beq.n	80044d8 <HAL_RCC_OscConfig+0x180>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	68db      	ldr	r3, [r3, #12]
 80044d0:	2b01      	cmp	r3, #1
 80044d2:	d001      	beq.n	80044d8 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 80044d4:	2301      	movs	r3, #1
 80044d6:	e175      	b.n	80047c4 <HAL_RCC_OscConfig+0x46c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044d8:	493b      	ldr	r1, [pc, #236]	; (80045c8 <HAL_RCC_OscConfig+0x270>)
 80044da:	4b3b      	ldr	r3, [pc, #236]	; (80045c8 <HAL_RCC_OscConfig+0x270>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	691b      	ldr	r3, [r3, #16]
 80044e6:	00db      	lsls	r3, r3, #3
 80044e8:	4313      	orrs	r3, r2
 80044ea:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044ec:	e03a      	b.n	8004564 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	68db      	ldr	r3, [r3, #12]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d020      	beq.n	8004538 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80044f6:	4b35      	ldr	r3, [pc, #212]	; (80045cc <HAL_RCC_OscConfig+0x274>)
 80044f8:	2201      	movs	r2, #1
 80044fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044fc:	f7fc fd0a 	bl	8000f14 <HAL_GetTick>
 8004500:	60f8      	str	r0, [r7, #12]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004502:	e008      	b.n	8004516 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004504:	f7fc fd06 	bl	8000f14 <HAL_GetTick>
 8004508:	4602      	mov	r2, r0
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	1ad3      	subs	r3, r2, r3
 800450e:	2b02      	cmp	r3, #2
 8004510:	d901      	bls.n	8004516 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004512:	2303      	movs	r3, #3
 8004514:	e156      	b.n	80047c4 <HAL_RCC_OscConfig+0x46c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004516:	4b2c      	ldr	r3, [pc, #176]	; (80045c8 <HAL_RCC_OscConfig+0x270>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f003 0302 	and.w	r3, r3, #2
 800451e:	2b00      	cmp	r3, #0
 8004520:	d0f0      	beq.n	8004504 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004522:	4929      	ldr	r1, [pc, #164]	; (80045c8 <HAL_RCC_OscConfig+0x270>)
 8004524:	4b28      	ldr	r3, [pc, #160]	; (80045c8 <HAL_RCC_OscConfig+0x270>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	691b      	ldr	r3, [r3, #16]
 8004530:	00db      	lsls	r3, r3, #3
 8004532:	4313      	orrs	r3, r2
 8004534:	600b      	str	r3, [r1, #0]
 8004536:	e015      	b.n	8004564 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004538:	4b24      	ldr	r3, [pc, #144]	; (80045cc <HAL_RCC_OscConfig+0x274>)
 800453a:	2200      	movs	r2, #0
 800453c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800453e:	f7fc fce9 	bl	8000f14 <HAL_GetTick>
 8004542:	60f8      	str	r0, [r7, #12]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004544:	e008      	b.n	8004558 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004546:	f7fc fce5 	bl	8000f14 <HAL_GetTick>
 800454a:	4602      	mov	r2, r0
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	1ad3      	subs	r3, r2, r3
 8004550:	2b02      	cmp	r3, #2
 8004552:	d901      	bls.n	8004558 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8004554:	2303      	movs	r3, #3
 8004556:	e135      	b.n	80047c4 <HAL_RCC_OscConfig+0x46c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004558:	4b1b      	ldr	r3, [pc, #108]	; (80045c8 <HAL_RCC_OscConfig+0x270>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f003 0302 	and.w	r3, r3, #2
 8004560:	2b00      	cmp	r3, #0
 8004562:	d1f0      	bne.n	8004546 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f003 0308 	and.w	r3, r3, #8
 800456c:	2b00      	cmp	r3, #0
 800456e:	d037      	beq.n	80045e0 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	695b      	ldr	r3, [r3, #20]
 8004574:	2b00      	cmp	r3, #0
 8004576:	d016      	beq.n	80045a6 <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004578:	4b15      	ldr	r3, [pc, #84]	; (80045d0 <HAL_RCC_OscConfig+0x278>)
 800457a:	2201      	movs	r2, #1
 800457c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800457e:	f7fc fcc9 	bl	8000f14 <HAL_GetTick>
 8004582:	60f8      	str	r0, [r7, #12]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004584:	e008      	b.n	8004598 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004586:	f7fc fcc5 	bl	8000f14 <HAL_GetTick>
 800458a:	4602      	mov	r2, r0
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	1ad3      	subs	r3, r2, r3
 8004590:	2b02      	cmp	r3, #2
 8004592:	d901      	bls.n	8004598 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004594:	2303      	movs	r3, #3
 8004596:	e115      	b.n	80047c4 <HAL_RCC_OscConfig+0x46c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004598:	4b0b      	ldr	r3, [pc, #44]	; (80045c8 <HAL_RCC_OscConfig+0x270>)
 800459a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800459c:	f003 0302 	and.w	r3, r3, #2
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d0f0      	beq.n	8004586 <HAL_RCC_OscConfig+0x22e>
 80045a4:	e01c      	b.n	80045e0 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80045a6:	4b0a      	ldr	r3, [pc, #40]	; (80045d0 <HAL_RCC_OscConfig+0x278>)
 80045a8:	2200      	movs	r2, #0
 80045aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045ac:	f7fc fcb2 	bl	8000f14 <HAL_GetTick>
 80045b0:	60f8      	str	r0, [r7, #12]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045b2:	e00f      	b.n	80045d4 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80045b4:	f7fc fcae 	bl	8000f14 <HAL_GetTick>
 80045b8:	4602      	mov	r2, r0
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	1ad3      	subs	r3, r2, r3
 80045be:	2b02      	cmp	r3, #2
 80045c0:	d908      	bls.n	80045d4 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 80045c2:	2303      	movs	r3, #3
 80045c4:	e0fe      	b.n	80047c4 <HAL_RCC_OscConfig+0x46c>
 80045c6:	bf00      	nop
 80045c8:	40023800 	.word	0x40023800
 80045cc:	42470000 	.word	0x42470000
 80045d0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045d4:	4b7d      	ldr	r3, [pc, #500]	; (80047cc <HAL_RCC_OscConfig+0x474>)
 80045d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80045d8:	f003 0302 	and.w	r3, r3, #2
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d1e9      	bne.n	80045b4 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f003 0304 	and.w	r3, r3, #4
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d07d      	beq.n	80046e8 <HAL_RCC_OscConfig+0x390>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80045ec:	2300      	movs	r3, #0
 80045ee:	60bb      	str	r3, [r7, #8]
 80045f0:	4a76      	ldr	r2, [pc, #472]	; (80047cc <HAL_RCC_OscConfig+0x474>)
 80045f2:	4b76      	ldr	r3, [pc, #472]	; (80047cc <HAL_RCC_OscConfig+0x474>)
 80045f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80045fa:	6413      	str	r3, [r2, #64]	; 0x40
 80045fc:	4b73      	ldr	r3, [pc, #460]	; (80047cc <HAL_RCC_OscConfig+0x474>)
 80045fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004600:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004604:	60bb      	str	r3, [r7, #8]
 8004606:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004608:	4a71      	ldr	r2, [pc, #452]	; (80047d0 <HAL_RCC_OscConfig+0x478>)
 800460a:	4b71      	ldr	r3, [pc, #452]	; (80047d0 <HAL_RCC_OscConfig+0x478>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004612:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004614:	f7fc fc7e 	bl	8000f14 <HAL_GetTick>
 8004618:	60f8      	str	r0, [r7, #12]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800461a:	e008      	b.n	800462e <HAL_RCC_OscConfig+0x2d6>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800461c:	f7fc fc7a 	bl	8000f14 <HAL_GetTick>
 8004620:	4602      	mov	r2, r0
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	1ad3      	subs	r3, r2, r3
 8004626:	2b02      	cmp	r3, #2
 8004628:	d901      	bls.n	800462e <HAL_RCC_OscConfig+0x2d6>
      {
        return HAL_TIMEOUT;
 800462a:	2303      	movs	r3, #3
 800462c:	e0ca      	b.n	80047c4 <HAL_RCC_OscConfig+0x46c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800462e:	4b68      	ldr	r3, [pc, #416]	; (80047d0 <HAL_RCC_OscConfig+0x478>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004636:	2b00      	cmp	r3, #0
 8004638:	d0f0      	beq.n	800461c <HAL_RCC_OscConfig+0x2c4>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	689b      	ldr	r3, [r3, #8]
 800463e:	2b01      	cmp	r3, #1
 8004640:	d106      	bne.n	8004650 <HAL_RCC_OscConfig+0x2f8>
 8004642:	4a62      	ldr	r2, [pc, #392]	; (80047cc <HAL_RCC_OscConfig+0x474>)
 8004644:	4b61      	ldr	r3, [pc, #388]	; (80047cc <HAL_RCC_OscConfig+0x474>)
 8004646:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004648:	f043 0301 	orr.w	r3, r3, #1
 800464c:	6713      	str	r3, [r2, #112]	; 0x70
 800464e:	e01c      	b.n	800468a <HAL_RCC_OscConfig+0x332>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	689b      	ldr	r3, [r3, #8]
 8004654:	2b05      	cmp	r3, #5
 8004656:	d10c      	bne.n	8004672 <HAL_RCC_OscConfig+0x31a>
 8004658:	4a5c      	ldr	r2, [pc, #368]	; (80047cc <HAL_RCC_OscConfig+0x474>)
 800465a:	4b5c      	ldr	r3, [pc, #368]	; (80047cc <HAL_RCC_OscConfig+0x474>)
 800465c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800465e:	f043 0304 	orr.w	r3, r3, #4
 8004662:	6713      	str	r3, [r2, #112]	; 0x70
 8004664:	4a59      	ldr	r2, [pc, #356]	; (80047cc <HAL_RCC_OscConfig+0x474>)
 8004666:	4b59      	ldr	r3, [pc, #356]	; (80047cc <HAL_RCC_OscConfig+0x474>)
 8004668:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800466a:	f043 0301 	orr.w	r3, r3, #1
 800466e:	6713      	str	r3, [r2, #112]	; 0x70
 8004670:	e00b      	b.n	800468a <HAL_RCC_OscConfig+0x332>
 8004672:	4a56      	ldr	r2, [pc, #344]	; (80047cc <HAL_RCC_OscConfig+0x474>)
 8004674:	4b55      	ldr	r3, [pc, #340]	; (80047cc <HAL_RCC_OscConfig+0x474>)
 8004676:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004678:	f023 0301 	bic.w	r3, r3, #1
 800467c:	6713      	str	r3, [r2, #112]	; 0x70
 800467e:	4a53      	ldr	r2, [pc, #332]	; (80047cc <HAL_RCC_OscConfig+0x474>)
 8004680:	4b52      	ldr	r3, [pc, #328]	; (80047cc <HAL_RCC_OscConfig+0x474>)
 8004682:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004684:	f023 0304 	bic.w	r3, r3, #4
 8004688:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	689b      	ldr	r3, [r3, #8]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d015      	beq.n	80046be <HAL_RCC_OscConfig+0x366>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004692:	f7fc fc3f 	bl	8000f14 <HAL_GetTick>
 8004696:	60f8      	str	r0, [r7, #12]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004698:	e00a      	b.n	80046b0 <HAL_RCC_OscConfig+0x358>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800469a:	f7fc fc3b 	bl	8000f14 <HAL_GetTick>
 800469e:	4602      	mov	r2, r0
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	1ad3      	subs	r3, r2, r3
 80046a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d901      	bls.n	80046b0 <HAL_RCC_OscConfig+0x358>
        {
          return HAL_TIMEOUT;
 80046ac:	2303      	movs	r3, #3
 80046ae:	e089      	b.n	80047c4 <HAL_RCC_OscConfig+0x46c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046b0:	4b46      	ldr	r3, [pc, #280]	; (80047cc <HAL_RCC_OscConfig+0x474>)
 80046b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046b4:	f003 0302 	and.w	r3, r3, #2
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d0ee      	beq.n	800469a <HAL_RCC_OscConfig+0x342>
 80046bc:	e014      	b.n	80046e8 <HAL_RCC_OscConfig+0x390>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046be:	f7fc fc29 	bl	8000f14 <HAL_GetTick>
 80046c2:	60f8      	str	r0, [r7, #12]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046c4:	e00a      	b.n	80046dc <HAL_RCC_OscConfig+0x384>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80046c6:	f7fc fc25 	bl	8000f14 <HAL_GetTick>
 80046ca:	4602      	mov	r2, r0
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	1ad3      	subs	r3, r2, r3
 80046d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d901      	bls.n	80046dc <HAL_RCC_OscConfig+0x384>
        {
          return HAL_TIMEOUT;
 80046d8:	2303      	movs	r3, #3
 80046da:	e073      	b.n	80047c4 <HAL_RCC_OscConfig+0x46c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046dc:	4b3b      	ldr	r3, [pc, #236]	; (80047cc <HAL_RCC_OscConfig+0x474>)
 80046de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046e0:	f003 0302 	and.w	r3, r3, #2
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d1ee      	bne.n	80046c6 <HAL_RCC_OscConfig+0x36e>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	699b      	ldr	r3, [r3, #24]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d068      	beq.n	80047c2 <HAL_RCC_OscConfig+0x46a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80046f0:	4b36      	ldr	r3, [pc, #216]	; (80047cc <HAL_RCC_OscConfig+0x474>)
 80046f2:	689b      	ldr	r3, [r3, #8]
 80046f4:	f003 030c 	and.w	r3, r3, #12
 80046f8:	2b08      	cmp	r3, #8
 80046fa:	d060      	beq.n	80047be <HAL_RCC_OscConfig+0x466>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	699b      	ldr	r3, [r3, #24]
 8004700:	2b02      	cmp	r3, #2
 8004702:	d145      	bne.n	8004790 <HAL_RCC_OscConfig+0x438>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004704:	4b33      	ldr	r3, [pc, #204]	; (80047d4 <HAL_RCC_OscConfig+0x47c>)
 8004706:	2200      	movs	r2, #0
 8004708:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800470a:	f7fc fc03 	bl	8000f14 <HAL_GetTick>
 800470e:	60f8      	str	r0, [r7, #12]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004710:	e008      	b.n	8004724 <HAL_RCC_OscConfig+0x3cc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004712:	f7fc fbff 	bl	8000f14 <HAL_GetTick>
 8004716:	4602      	mov	r2, r0
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	1ad3      	subs	r3, r2, r3
 800471c:	2b02      	cmp	r3, #2
 800471e:	d901      	bls.n	8004724 <HAL_RCC_OscConfig+0x3cc>
          {
            return HAL_TIMEOUT;
 8004720:	2303      	movs	r3, #3
 8004722:	e04f      	b.n	80047c4 <HAL_RCC_OscConfig+0x46c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004724:	4b29      	ldr	r3, [pc, #164]	; (80047cc <HAL_RCC_OscConfig+0x474>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800472c:	2b00      	cmp	r3, #0
 800472e:	d1f0      	bne.n	8004712 <HAL_RCC_OscConfig+0x3ba>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004730:	4926      	ldr	r1, [pc, #152]	; (80047cc <HAL_RCC_OscConfig+0x474>)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	69da      	ldr	r2, [r3, #28]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6a1b      	ldr	r3, [r3, #32]
 800473a:	431a      	orrs	r2, r3
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004740:	019b      	lsls	r3, r3, #6
 8004742:	431a      	orrs	r2, r3
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004748:	085b      	lsrs	r3, r3, #1
 800474a:	3b01      	subs	r3, #1
 800474c:	041b      	lsls	r3, r3, #16
 800474e:	431a      	orrs	r2, r3
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004754:	061b      	lsls	r3, r3, #24
 8004756:	431a      	orrs	r2, r3
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800475c:	071b      	lsls	r3, r3, #28
 800475e:	4313      	orrs	r3, r2
 8004760:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004762:	4b1c      	ldr	r3, [pc, #112]	; (80047d4 <HAL_RCC_OscConfig+0x47c>)
 8004764:	2201      	movs	r2, #1
 8004766:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004768:	f7fc fbd4 	bl	8000f14 <HAL_GetTick>
 800476c:	60f8      	str	r0, [r7, #12]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800476e:	e008      	b.n	8004782 <HAL_RCC_OscConfig+0x42a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004770:	f7fc fbd0 	bl	8000f14 <HAL_GetTick>
 8004774:	4602      	mov	r2, r0
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	1ad3      	subs	r3, r2, r3
 800477a:	2b02      	cmp	r3, #2
 800477c:	d901      	bls.n	8004782 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800477e:	2303      	movs	r3, #3
 8004780:	e020      	b.n	80047c4 <HAL_RCC_OscConfig+0x46c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004782:	4b12      	ldr	r3, [pc, #72]	; (80047cc <HAL_RCC_OscConfig+0x474>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800478a:	2b00      	cmp	r3, #0
 800478c:	d0f0      	beq.n	8004770 <HAL_RCC_OscConfig+0x418>
 800478e:	e018      	b.n	80047c2 <HAL_RCC_OscConfig+0x46a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004790:	4b10      	ldr	r3, [pc, #64]	; (80047d4 <HAL_RCC_OscConfig+0x47c>)
 8004792:	2200      	movs	r2, #0
 8004794:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004796:	f7fc fbbd 	bl	8000f14 <HAL_GetTick>
 800479a:	60f8      	str	r0, [r7, #12]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800479c:	e008      	b.n	80047b0 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800479e:	f7fc fbb9 	bl	8000f14 <HAL_GetTick>
 80047a2:	4602      	mov	r2, r0
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	1ad3      	subs	r3, r2, r3
 80047a8:	2b02      	cmp	r3, #2
 80047aa:	d901      	bls.n	80047b0 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 80047ac:	2303      	movs	r3, #3
 80047ae:	e009      	b.n	80047c4 <HAL_RCC_OscConfig+0x46c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047b0:	4b06      	ldr	r3, [pc, #24]	; (80047cc <HAL_RCC_OscConfig+0x474>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d1f0      	bne.n	800479e <HAL_RCC_OscConfig+0x446>
 80047bc:	e001      	b.n	80047c2 <HAL_RCC_OscConfig+0x46a>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80047be:	2301      	movs	r3, #1
 80047c0:	e000      	b.n	80047c4 <HAL_RCC_OscConfig+0x46c>
    }
  }
  return HAL_OK;
 80047c2:	2300      	movs	r3, #0
}
 80047c4:	4618      	mov	r0, r3
 80047c6:	3710      	adds	r7, #16
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bd80      	pop	{r7, pc}
 80047cc:	40023800 	.word	0x40023800
 80047d0:	40007000 	.word	0x40007000
 80047d4:	42470060 	.word	0x42470060

080047d8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b082      	sub	sp, #8
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d101      	bne.n	80047ea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80047e6:	2301      	movs	r3, #1
 80047e8:	e055      	b.n	8004896 <HAL_SPI_Init+0xbe>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2200      	movs	r2, #0
 80047ee:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80047f6:	b2db      	uxtb	r3, r3
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d106      	bne.n	800480a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2200      	movs	r2, #0
 8004800:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004804:	6878      	ldr	r0, [r7, #4]
 8004806:	f00b fc23 	bl	8010050 <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2202      	movs	r2, #2
 800480e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	687a      	ldr	r2, [r7, #4]
 8004818:	6812      	ldr	r2, [r2, #0]
 800481a:	6812      	ldr	r2, [r2, #0]
 800481c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004820:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	687a      	ldr	r2, [r7, #4]
 8004828:	6851      	ldr	r1, [r2, #4]
 800482a:	687a      	ldr	r2, [r7, #4]
 800482c:	6892      	ldr	r2, [r2, #8]
 800482e:	4311      	orrs	r1, r2
 8004830:	687a      	ldr	r2, [r7, #4]
 8004832:	68d2      	ldr	r2, [r2, #12]
 8004834:	4311      	orrs	r1, r2
 8004836:	687a      	ldr	r2, [r7, #4]
 8004838:	6912      	ldr	r2, [r2, #16]
 800483a:	4311      	orrs	r1, r2
 800483c:	687a      	ldr	r2, [r7, #4]
 800483e:	6952      	ldr	r2, [r2, #20]
 8004840:	4311      	orrs	r1, r2
 8004842:	687a      	ldr	r2, [r7, #4]
 8004844:	6992      	ldr	r2, [r2, #24]
 8004846:	f402 7200 	and.w	r2, r2, #512	; 0x200
 800484a:	4311      	orrs	r1, r2
 800484c:	687a      	ldr	r2, [r7, #4]
 800484e:	69d2      	ldr	r2, [r2, #28]
 8004850:	4311      	orrs	r1, r2
 8004852:	687a      	ldr	r2, [r7, #4]
 8004854:	6a12      	ldr	r2, [r2, #32]
 8004856:	4311      	orrs	r1, r2
 8004858:	687a      	ldr	r2, [r7, #4]
 800485a:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800485c:	430a      	orrs	r2, r1
 800485e:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	687a      	ldr	r2, [r7, #4]
 8004866:	6992      	ldr	r2, [r2, #24]
 8004868:	0c12      	lsrs	r2, r2, #16
 800486a:	f002 0104 	and.w	r1, r2, #4
 800486e:	687a      	ldr	r2, [r7, #4]
 8004870:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004872:	430a      	orrs	r2, r1
 8004874:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	687a      	ldr	r2, [r7, #4]
 800487c:	6812      	ldr	r2, [r2, #0]
 800487e:	69d2      	ldr	r2, [r2, #28]
 8004880:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004884:	61da      	str	r2, [r3, #28]
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2200      	movs	r2, #0
 800488a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2201      	movs	r2, #1
 8004890:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004894:	2300      	movs	r3, #0
}
 8004896:	4618      	mov	r0, r3
 8004898:	3708      	adds	r7, #8
 800489a:	46bd      	mov	sp, r7
 800489c:	bd80      	pop	{r7, pc}
	...

080048a0 <HAL_SPI_TransmitReceive_DMA>:
  * @note   When the CRC feature is enabled the pRxData Length must be Size + 1
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b088      	sub	sp, #32
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	60f8      	str	r0, [r7, #12]
 80048a8:	60b9      	str	r1, [r7, #8]
 80048aa:	607a      	str	r2, [r7, #4]
 80048ac:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0U, tmp1 = 0U;
 80048ae:	2300      	movs	r3, #0
 80048b0:	61bb      	str	r3, [r7, #24]
 80048b2:	2300      	movs	r3, #0
 80048b4:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80048b6:	2300      	movs	r3, #0
 80048b8:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80048c0:	2b01      	cmp	r3, #1
 80048c2:	d101      	bne.n	80048c8 <HAL_SPI_TransmitReceive_DMA+0x28>
 80048c4:	2302      	movs	r3, #2
 80048c6:	e0c4      	b.n	8004a52 <HAL_SPI_TransmitReceive_DMA+0x1b2>
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	2201      	movs	r2, #1
 80048cc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  tmp  = hspi->State;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80048d6:	b2db      	uxtb	r3, r3
 80048d8:	61bb      	str	r3, [r7, #24]
  tmp1 = hspi->Init.Mode;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	685b      	ldr	r3, [r3, #4]
 80048de:	617b      	str	r3, [r7, #20]
  if(!((tmp == HAL_SPI_STATE_READY) ||
 80048e0:	69bb      	ldr	r3, [r7, #24]
 80048e2:	2b01      	cmp	r3, #1
 80048e4:	d00d      	beq.n	8004902 <HAL_SPI_TransmitReceive_DMA+0x62>
 80048e6:	697b      	ldr	r3, [r7, #20]
 80048e8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80048ec:	d106      	bne.n	80048fc <HAL_SPI_TransmitReceive_DMA+0x5c>
      ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	689b      	ldr	r3, [r3, #8]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d102      	bne.n	80048fc <HAL_SPI_TransmitReceive_DMA+0x5c>
 80048f6:	69bb      	ldr	r3, [r7, #24]
 80048f8:	2b04      	cmp	r3, #4
 80048fa:	d002      	beq.n	8004902 <HAL_SPI_TransmitReceive_DMA+0x62>
  {
    errorcode = HAL_BUSY;
 80048fc:	2302      	movs	r3, #2
 80048fe:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004900:	e0a2      	b.n	8004a48 <HAL_SPI_TransmitReceive_DMA+0x1a8>
  }

  if((pTxData == NULL ) || (pRxData == NULL ) || (Size == 0))
 8004902:	68bb      	ldr	r3, [r7, #8]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d005      	beq.n	8004914 <HAL_SPI_TransmitReceive_DMA+0x74>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d002      	beq.n	8004914 <HAL_SPI_TransmitReceive_DMA+0x74>
 800490e:	887b      	ldrh	r3, [r7, #2]
 8004910:	2b00      	cmp	r3, #0
 8004912:	d102      	bne.n	800491a <HAL_SPI_TransmitReceive_DMA+0x7a>
  {
    errorcode = HAL_ERROR;
 8004914:	2301      	movs	r3, #1
 8004916:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004918:	e096      	b.n	8004a48 <HAL_SPI_TransmitReceive_DMA+0x1a8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if(hspi->State == HAL_SPI_STATE_READY)
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004920:	b2db      	uxtb	r3, r3
 8004922:	2b01      	cmp	r3, #1
 8004924:	d103      	bne.n	800492e <HAL_SPI_TransmitReceive_DMA+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	2205      	movs	r2, #5
 800492a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	2200      	movs	r2, #0
 8004932:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t*)pTxData;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	68ba      	ldr	r2, [r7, #8]
 8004938:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	887a      	ldrh	r2, [r7, #2]
 800493e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	887a      	ldrh	r2, [r7, #2]
 8004944:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t*)pRxData;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	687a      	ldr	r2, [r7, #4]
 800494a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	887a      	ldrh	r2, [r7, #2]
 8004950:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	887a      	ldrh	r2, [r7, #2]
 8004956:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	2200      	movs	r2, #0
 800495c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	2200      	movs	r2, #0
 8004962:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if(hspi->State == HAL_SPI_STATE_BUSY_RX)
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800496a:	b2db      	uxtb	r3, r3
 800496c:	2b04      	cmp	r3, #4
 800496e:	d108      	bne.n	8004982 <HAL_SPI_TransmitReceive_DMA+0xe2>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004974:	4a39      	ldr	r2, [pc, #228]	; (8004a5c <HAL_SPI_TransmitReceive_DMA+0x1bc>)
 8004976:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800497c:	4a38      	ldr	r2, [pc, #224]	; (8004a60 <HAL_SPI_TransmitReceive_DMA+0x1c0>)
 800497e:	63da      	str	r2, [r3, #60]	; 0x3c
 8004980:	e007      	b.n	8004992 <HAL_SPI_TransmitReceive_DMA+0xf2>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004986:	4a37      	ldr	r2, [pc, #220]	; (8004a64 <HAL_SPI_TransmitReceive_DMA+0x1c4>)
 8004988:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800498e:	4a36      	ldr	r2, [pc, #216]	; (8004a68 <HAL_SPI_TransmitReceive_DMA+0x1c8>)
 8004990:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004996:	4a35      	ldr	r2, [pc, #212]	; (8004a6c <HAL_SPI_TransmitReceive_DMA+0x1cc>)
 8004998:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800499e:	2200      	movs	r2, #0
 80049a0:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream */
  HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount);
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	330c      	adds	r3, #12
 80049ac:	4619      	mov	r1, r3
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049b2:	461a      	mov	r2, r3
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049b8:	b29b      	uxth	r3, r3
 80049ba:	f7fd f9c3 	bl	8001d44 <HAL_DMA_Start_IT>

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	68fa      	ldr	r2, [r7, #12]
 80049c4:	6812      	ldr	r2, [r2, #0]
 80049c6:	6852      	ldr	r2, [r2, #4]
 80049c8:	f042 0201 	orr.w	r2, r2, #1
 80049cc:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049d2:	2200      	movs	r2, #0
 80049d4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049da:	2200      	movs	r2, #0
 80049dc:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049e2:	2200      	movs	r2, #0
 80049e4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049ea:	2200      	movs	r2, #0
 80049ec:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream */
  HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount);
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	6c98      	ldr	r0, [r3, #72]	; 0x48
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049f6:	4619      	mov	r1, r3
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	330c      	adds	r3, #12
 80049fe:	461a      	mov	r2, r3
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a04:	b29b      	uxth	r3, r3
 8004a06:	f7fd f99d 	bl	8001d44 <HAL_DMA_Start_IT>

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a14:	2b40      	cmp	r3, #64	; 0x40
 8004a16:	d007      	beq.n	8004a28 <HAL_SPI_TransmitReceive_DMA+0x188>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	68fa      	ldr	r2, [r7, #12]
 8004a1e:	6812      	ldr	r2, [r2, #0]
 8004a20:	6812      	ldr	r2, [r2, #0]
 8004a22:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004a26:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	68fa      	ldr	r2, [r7, #12]
 8004a2e:	6812      	ldr	r2, [r2, #0]
 8004a30:	6852      	ldr	r2, [r2, #4]
 8004a32:	f042 0220 	orr.w	r2, r2, #32
 8004a36:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	68fa      	ldr	r2, [r7, #12]
 8004a3e:	6812      	ldr	r2, [r2, #0]
 8004a40:	6852      	ldr	r2, [r2, #4]
 8004a42:	f042 0202 	orr.w	r2, r2, #2
 8004a46:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004a50:	7ffb      	ldrb	r3, [r7, #31]
}
 8004a52:	4618      	mov	r0, r3
 8004a54:	3720      	adds	r7, #32
 8004a56:	46bd      	mov	sp, r7
 8004a58:	bd80      	pop	{r7, pc}
 8004a5a:	bf00      	nop
 8004a5c:	08004d77 	.word	0x08004d77
 8004a60:	08004c71 	.word	0x08004c71
 8004a64:	08004d93 	.word	0x08004d93
 8004a68:	08004cf5 	.word	0x08004cf5
 8004a6c:	08004daf 	.word	0x08004daf

08004a70 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b088      	sub	sp, #32
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	689b      	ldr	r3, [r3, #8]
 8004a86:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if(((itflag & SPI_FLAG_OVR) == RESET) &&
 8004a88:	69bb      	ldr	r3, [r7, #24]
 8004a8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d10e      	bne.n	8004ab0 <HAL_SPI_IRQHandler+0x40>
     ((itflag & SPI_FLAG_RXNE) != RESET) && ((itsource & SPI_IT_RXNE) != RESET))
 8004a92:	69bb      	ldr	r3, [r7, #24]
 8004a94:	f003 0301 	and.w	r3, r3, #1
  if(((itflag & SPI_FLAG_OVR) == RESET) &&
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d009      	beq.n	8004ab0 <HAL_SPI_IRQHandler+0x40>
     ((itflag & SPI_FLAG_RXNE) != RESET) && ((itsource & SPI_IT_RXNE) != RESET))
 8004a9c:	69fb      	ldr	r3, [r7, #28]
 8004a9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d004      	beq.n	8004ab0 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aaa:	6878      	ldr	r0, [r7, #4]
 8004aac:	4798      	blx	r3
    return;
 8004aae:	e0b1      	b.n	8004c14 <HAL_SPI_IRQHandler+0x1a4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if(((itflag & SPI_FLAG_TXE) != RESET) && ((itsource & SPI_IT_TXE) != RESET))
 8004ab0:	69bb      	ldr	r3, [r7, #24]
 8004ab2:	f003 0302 	and.w	r3, r3, #2
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d009      	beq.n	8004ace <HAL_SPI_IRQHandler+0x5e>
 8004aba:	69fb      	ldr	r3, [r7, #28]
 8004abc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d004      	beq.n	8004ace <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ac8:	6878      	ldr	r0, [r7, #4]
 8004aca:	4798      	blx	r3
    return;
 8004acc:	e0a2      	b.n	8004c14 <HAL_SPI_IRQHandler+0x1a4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if(((itflag & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE)) != RESET) && ((itsource & SPI_IT_ERR) != RESET))
 8004ace:	69bb      	ldr	r3, [r7, #24]
 8004ad0:	f403 73b0 	and.w	r3, r3, #352	; 0x160
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	f000 809d 	beq.w	8004c14 <HAL_SPI_IRQHandler+0x1a4>
 8004ada:	69fb      	ldr	r3, [r7, #28]
 8004adc:	f003 0320 	and.w	r3, r3, #32
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	f000 8097 	beq.w	8004c14 <HAL_SPI_IRQHandler+0x1a4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if((itflag & SPI_FLAG_OVR) != RESET)
 8004ae6:	69bb      	ldr	r3, [r7, #24]
 8004ae8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d023      	beq.n	8004b38 <HAL_SPI_IRQHandler+0xc8>
    {
      if(hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004af6:	b2db      	uxtb	r3, r3
 8004af8:	2b03      	cmp	r3, #3
 8004afa:	d011      	beq.n	8004b20 <HAL_SPI_IRQHandler+0xb0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b00:	f043 0204 	orr.w	r2, r3, #4
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004b08:	2300      	movs	r3, #0
 8004b0a:	617b      	str	r3, [r7, #20]
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	68db      	ldr	r3, [r3, #12]
 8004b12:	617b      	str	r3, [r7, #20]
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	689b      	ldr	r3, [r3, #8]
 8004b1a:	617b      	str	r3, [r7, #20]
 8004b1c:	697b      	ldr	r3, [r7, #20]
 8004b1e:	e00b      	b.n	8004b38 <HAL_SPI_IRQHandler+0xc8>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004b20:	2300      	movs	r3, #0
 8004b22:	613b      	str	r3, [r7, #16]
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	68db      	ldr	r3, [r3, #12]
 8004b2a:	613b      	str	r3, [r7, #16]
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	689b      	ldr	r3, [r3, #8]
 8004b32:	613b      	str	r3, [r7, #16]
 8004b34:	693b      	ldr	r3, [r7, #16]
        return;
 8004b36:	e06d      	b.n	8004c14 <HAL_SPI_IRQHandler+0x1a4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if((itflag & SPI_FLAG_MODF) != RESET)
 8004b38:	69bb      	ldr	r3, [r7, #24]
 8004b3a:	f003 0320 	and.w	r3, r3, #32
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d014      	beq.n	8004b6c <HAL_SPI_IRQHandler+0xfc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b46:	f043 0201 	orr.w	r2, r3, #1
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004b4e:	2300      	movs	r3, #0
 8004b50:	60fb      	str	r3, [r7, #12]
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	689b      	ldr	r3, [r3, #8]
 8004b58:	60fb      	str	r3, [r7, #12]
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	687a      	ldr	r2, [r7, #4]
 8004b60:	6812      	ldr	r2, [r2, #0]
 8004b62:	6812      	ldr	r2, [r2, #0]
 8004b64:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b68:	601a      	str	r2, [r3, #0]
 8004b6a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if((itflag & SPI_FLAG_FRE) != RESET)
 8004b6c:	69bb      	ldr	r3, [r7, #24]
 8004b6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d00c      	beq.n	8004b90 <HAL_SPI_IRQHandler+0x120>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b7a:	f043 0208 	orr.w	r2, r3, #8
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004b82:	2300      	movs	r3, #0
 8004b84:	60bb      	str	r3, [r7, #8]
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	689b      	ldr	r3, [r3, #8]
 8004b8c:	60bb      	str	r3, [r7, #8]
 8004b8e:	68bb      	ldr	r3, [r7, #8]
    }

    if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d03c      	beq.n	8004c12 <HAL_SPI_IRQHandler+0x1a2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	687a      	ldr	r2, [r7, #4]
 8004b9e:	6812      	ldr	r2, [r2, #0]
 8004ba0:	6852      	ldr	r2, [r2, #4]
 8004ba2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004ba6:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2201      	movs	r2, #1
 8004bac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN))||(HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8004bb0:	69fb      	ldr	r3, [r7, #28]
 8004bb2:	f003 0302 	and.w	r3, r3, #2
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d104      	bne.n	8004bc4 <HAL_SPI_IRQHandler+0x154>
 8004bba:	69fb      	ldr	r3, [r7, #28]
 8004bbc:	f003 0301 	and.w	r3, r3, #1
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d022      	beq.n	8004c0a <HAL_SPI_IRQHandler+0x19a>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	687a      	ldr	r2, [r7, #4]
 8004bca:	6812      	ldr	r2, [r2, #0]
 8004bcc:	6852      	ldr	r2, [r2, #4]
 8004bce:	f022 0203 	bic.w	r2, r2, #3
 8004bd2:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if(hspi->hdmarx != NULL)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d008      	beq.n	8004bee <HAL_SPI_IRQHandler+0x17e>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004be0:	4a0e      	ldr	r2, [pc, #56]	; (8004c1c <HAL_SPI_IRQHandler+0x1ac>)
 8004be2:	651a      	str	r2, [r3, #80]	; 0x50
          HAL_DMA_Abort_IT(hspi->hdmarx);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004be8:	4618      	mov	r0, r3
 8004bea:	f7fd f90b 	bl	8001e04 <HAL_DMA_Abort_IT>
        }
        /* Abort the SPI DMA Tx channel */
        if(hspi->hdmatx != NULL)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d00c      	beq.n	8004c10 <HAL_SPI_IRQHandler+0x1a0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bfa:	4a08      	ldr	r2, [pc, #32]	; (8004c1c <HAL_SPI_IRQHandler+0x1ac>)
 8004bfc:	651a      	str	r2, [r3, #80]	; 0x50
          HAL_DMA_Abort_IT(hspi->hdmatx);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c02:	4618      	mov	r0, r3
 8004c04:	f7fd f8fe 	bl	8001e04 <HAL_DMA_Abort_IT>
        if(hspi->hdmatx != NULL)
 8004c08:	e002      	b.n	8004c10 <HAL_SPI_IRQHandler+0x1a0>
        }
      }
      else
      {
        /* Call user error callback */
        HAL_SPI_ErrorCallback(hspi);
 8004c0a:	6878      	ldr	r0, [r7, #4]
 8004c0c:	f000 f826 	bl	8004c5c <HAL_SPI_ErrorCallback>
      }
    }
    return;
 8004c10:	bf00      	nop
 8004c12:	bf00      	nop
  }
}
 8004c14:	3720      	adds	r7, #32
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bd80      	pop	{r7, pc}
 8004c1a:	bf00      	nop
 8004c1c:	08004def 	.word	0x08004def

08004c20 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004c20:	b480      	push	{r7}
 8004c22:	b083      	sub	sp, #12
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
  */
}
 8004c28:	bf00      	nop
 8004c2a:	370c      	adds	r7, #12
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c32:	4770      	bx	lr

08004c34 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004c34:	b480      	push	{r7}
 8004c36:	b083      	sub	sp, #12
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
  */
}
 8004c3c:	bf00      	nop
 8004c3e:	370c      	adds	r7, #12
 8004c40:	46bd      	mov	sp, r7
 8004c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c46:	4770      	bx	lr

08004c48 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004c48:	b480      	push	{r7}
 8004c4a:	b083      	sub	sp, #12
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
  */
}
 8004c50:	bf00      	nop
 8004c52:	370c      	adds	r7, #12
 8004c54:	46bd      	mov	sp, r7
 8004c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5a:	4770      	bx	lr

08004c5c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
 __weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	b083      	sub	sp, #12
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
  */
}
 8004c64:	bf00      	nop
 8004c66:	370c      	adds	r7, #12
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6e:	4770      	bx	lr

08004c70 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b084      	sub	sp, #16
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c7c:	60fb      	str	r3, [r7, #12]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
#endif /* USE_SPI_CRC */
 
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d12d      	bne.n	8004ce8 <SPI_DMAReceiveCplt+0x78>
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	68fa      	ldr	r2, [r7, #12]
 8004c92:	6812      	ldr	r2, [r2, #0]
 8004c94:	6852      	ldr	r2, [r2, #4]
 8004c96:	f022 0203 	bic.w	r2, r2, #3
 8004c9a:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	685b      	ldr	r3, [r3, #4]
 8004ca0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004ca4:	d111      	bne.n	8004cca <SPI_DMAReceiveCplt+0x5a>
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	689b      	ldr	r3, [r3, #8]
 8004caa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004cae:	d004      	beq.n	8004cba <SPI_DMAReceiveCplt+0x4a>
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	689b      	ldr	r3, [r3, #8]
 8004cb4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004cb8:	d107      	bne.n	8004cca <SPI_DMAReceiveCplt+0x5a>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	68fa      	ldr	r2, [r7, #12]
 8004cc0:	6812      	ldr	r2, [r2, #0]
 8004cc2:	6812      	ldr	r2, [r2, #0]
 8004cc4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004cc8:	601a      	str	r2, [r3, #0]
    }

    hspi->RxXferCount = 0U;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	2201      	movs	r2, #1
 8004cd4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d003      	beq.n	8004ce8 <SPI_DMAReceiveCplt+0x78>
    {
      HAL_SPI_ErrorCallback(hspi);
 8004ce0:	68f8      	ldr	r0, [r7, #12]
 8004ce2:	f7ff ffbb 	bl	8004c5c <HAL_SPI_ErrorCallback>
      return;
 8004ce6:	e002      	b.n	8004cee <SPI_DMAReceiveCplt+0x7e>
    }
  }
  HAL_SPI_RxCpltCallback(hspi);
 8004ce8:	68f8      	ldr	r0, [r7, #12]
 8004cea:	f7ff ff99 	bl	8004c20 <HAL_SPI_RxCpltCallback>
}
 8004cee:	3710      	adds	r7, #16
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	bd80      	pop	{r7, pc}

08004cf4 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b084      	sub	sp, #16
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d00:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart = 0U;
 8004d02:	2300      	movs	r3, #0
 8004d04:	60bb      	str	r3, [r7, #8]
#if (USE_SPI_CRC != 0U)
  __IO int16_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004d06:	f7fc f905 	bl	8000f14 <HAL_GetTick>
 8004d0a:	60b8      	str	r0, [r7, #8]

  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d127      	bne.n	8004d6a <SPI_DMATransmitReceiveCplt+0x76>
      /* To avoid GCC warning */
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */
    /* Check the end of the transaction */
    if(SPI_CheckFlag_BSY(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004d1a:	68ba      	ldr	r2, [r7, #8]
 8004d1c:	2164      	movs	r1, #100	; 0x64
 8004d1e:	68f8      	ldr	r0, [r7, #12]
 8004d20:	f000 f8e2 	bl	8004ee8 <SPI_CheckFlag_BSY>
 8004d24:	4603      	mov	r3, r0
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d005      	beq.n	8004d36 <SPI_DMATransmitReceiveCplt+0x42>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d2e:	f043 0220 	orr.w	r2, r3, #32
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	68fa      	ldr	r2, [r7, #12]
 8004d3c:	6812      	ldr	r2, [r2, #0]
 8004d3e:	6852      	ldr	r2, [r2, #4]
 8004d40:	f022 0203 	bic.w	r2, r2, #3
 8004d44:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	2200      	movs	r2, #0
 8004d4a:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->RxXferCount = 0U;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	2200      	movs	r2, #0
 8004d50:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	2201      	movs	r2, #1
 8004d56:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d003      	beq.n	8004d6a <SPI_DMATransmitReceiveCplt+0x76>
    {
      HAL_SPI_ErrorCallback(hspi);
 8004d62:	68f8      	ldr	r0, [r7, #12]
 8004d64:	f7ff ff7a 	bl	8004c5c <HAL_SPI_ErrorCallback>
      return;
 8004d68:	e002      	b.n	8004d70 <SPI_DMATransmitReceiveCplt+0x7c>
    }
  }
  HAL_SPI_TxRxCpltCallback(hspi);
 8004d6a:	68f8      	ldr	r0, [r7, #12]
 8004d6c:	f008 f9b6 	bl	800d0dc <HAL_SPI_TxRxCpltCallback>
}
 8004d70:	3710      	adds	r7, #16
 8004d72:	46bd      	mov	sp, r7
 8004d74:	bd80      	pop	{r7, pc}

08004d76 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004d76:	b580      	push	{r7, lr}
 8004d78:	b084      	sub	sp, #16
 8004d7a:	af00      	add	r7, sp, #0
 8004d7c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d82:	60fb      	str	r3, [r7, #12]

  HAL_SPI_RxHalfCpltCallback(hspi);
 8004d84:	68f8      	ldr	r0, [r7, #12]
 8004d86:	f7ff ff55 	bl	8004c34 <HAL_SPI_RxHalfCpltCallback>
}
 8004d8a:	bf00      	nop
 8004d8c:	3710      	adds	r7, #16
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	bd80      	pop	{r7, pc}

08004d92 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004d92:	b580      	push	{r7, lr}
 8004d94:	b084      	sub	sp, #16
 8004d96:	af00      	add	r7, sp, #0
 8004d98:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d9e:	60fb      	str	r3, [r7, #12]

  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8004da0:	68f8      	ldr	r0, [r7, #12]
 8004da2:	f7ff ff51 	bl	8004c48 <HAL_SPI_TxRxHalfCpltCallback>
}
 8004da6:	bf00      	nop
 8004da8:	3710      	adds	r7, #16
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bd80      	pop	{r7, pc}

08004dae <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004dae:	b580      	push	{r7, lr}
 8004db0:	b084      	sub	sp, #16
 8004db2:	af00      	add	r7, sp, #0
 8004db4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef* hspi = (SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dba:	60fb      	str	r3, [r7, #12]

/* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	68fa      	ldr	r2, [r7, #12]
 8004dc2:	6812      	ldr	r2, [r2, #0]
 8004dc4:	6852      	ldr	r2, [r2, #4]
 8004dc6:	f022 0203 	bic.w	r2, r2, #3
 8004dca:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dd0:	f043 0210 	orr.w	r2, r3, #16
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	2201      	movs	r2, #1
 8004ddc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  HAL_SPI_ErrorCallback(hspi);
 8004de0:	68f8      	ldr	r0, [r7, #12]
 8004de2:	f7ff ff3b 	bl	8004c5c <HAL_SPI_ErrorCallback>
}
 8004de6:	bf00      	nop
 8004de8:	3710      	adds	r7, #16
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bd80      	pop	{r7, pc}

08004dee <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004dee:	b580      	push	{r7, lr}
 8004df0:	b084      	sub	sp, #16
 8004df2:	af00      	add	r7, sp, #0
 8004df4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dfa:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	2200      	movs	r2, #0
 8004e06:	86da      	strh	r2, [r3, #54]	; 0x36

  HAL_SPI_ErrorCallback(hspi);
 8004e08:	68f8      	ldr	r0, [r7, #12]
 8004e0a:	f7ff ff27 	bl	8004c5c <HAL_SPI_ErrorCallback>
}
 8004e0e:	bf00      	nop
 8004e10:	3710      	adds	r7, #16
 8004e12:	46bd      	mov	sp, r7
 8004e14:	bd80      	pop	{r7, pc}

08004e16 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout Timeout duration
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 8004e16:	b580      	push	{r7, lr}
 8004e18:	b084      	sub	sp, #16
 8004e1a:	af00      	add	r7, sp, #0
 8004e1c:	60f8      	str	r0, [r7, #12]
 8004e1e:	60b9      	str	r1, [r7, #8]
 8004e20:	607a      	str	r2, [r7, #4]
 8004e22:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8004e24:	e04d      	b.n	8004ec2 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e2c:	d049      	beq.n	8004ec2 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d007      	beq.n	8004e44 <SPI_WaitFlagStateUntilTimeout+0x2e>
 8004e34:	f7fc f86e 	bl	8000f14 <HAL_GetTick>
 8004e38:	4602      	mov	r2, r0
 8004e3a:	69bb      	ldr	r3, [r7, #24]
 8004e3c:	1ad2      	subs	r2, r2, r3
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	429a      	cmp	r2, r3
 8004e42:	d33e      	bcc.n	8004ec2 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	68fa      	ldr	r2, [r7, #12]
 8004e4a:	6812      	ldr	r2, [r2, #0]
 8004e4c:	6852      	ldr	r2, [r2, #4]
 8004e4e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004e52:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004e5c:	d111      	bne.n	8004e82 <SPI_WaitFlagStateUntilTimeout+0x6c>
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	689b      	ldr	r3, [r3, #8]
 8004e62:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e66:	d004      	beq.n	8004e72 <SPI_WaitFlagStateUntilTimeout+0x5c>
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	689b      	ldr	r3, [r3, #8]
 8004e6c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e70:	d107      	bne.n	8004e82 <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	68fa      	ldr	r2, [r7, #12]
 8004e78:	6812      	ldr	r2, [r2, #0]
 8004e7a:	6812      	ldr	r2, [r2, #0]
 8004e7c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e80:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e86:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e8a:	d110      	bne.n	8004eae <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681a      	ldr	r2, [r3, #0]
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	6819      	ldr	r1, [r3, #0]
 8004e96:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8004e9a:	400b      	ands	r3, r1
 8004e9c:	6013      	str	r3, [r2, #0]
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	68fa      	ldr	r2, [r7, #12]
 8004ea4:	6812      	ldr	r2, [r2, #0]
 8004ea6:	6812      	ldr	r2, [r2, #0]
 8004ea8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004eac:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	2201      	movs	r2, #1
 8004eb2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	2200      	movs	r2, #0
 8004eba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004ebe:	2303      	movs	r3, #3
 8004ec0:	e00e      	b.n	8004ee0 <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	689a      	ldr	r2, [r3, #8]
 8004ec8:	68bb      	ldr	r3, [r7, #8]
 8004eca:	401a      	ands	r2, r3
 8004ecc:	68bb      	ldr	r3, [r7, #8]
 8004ece:	429a      	cmp	r2, r3
 8004ed0:	d101      	bne.n	8004ed6 <SPI_WaitFlagStateUntilTimeout+0xc0>
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	e000      	b.n	8004ed8 <SPI_WaitFlagStateUntilTimeout+0xc2>
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	429a      	cmp	r2, r3
 8004edc:	d1a3      	bne.n	8004e26 <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8004ede:	2300      	movs	r3, #0
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	3710      	adds	r7, #16
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	bd80      	pop	{r7, pc}

08004ee8 <SPI_CheckFlag_BSY>:
  * @param Timeout Timeout duration
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b086      	sub	sp, #24
 8004eec:	af02      	add	r7, sp, #8
 8004eee:	60f8      	str	r0, [r7, #12]
 8004ef0:	60b9      	str	r1, [r7, #8]
 8004ef2:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	9300      	str	r3, [sp, #0]
 8004ef8:	68bb      	ldr	r3, [r7, #8]
 8004efa:	2200      	movs	r2, #0
 8004efc:	2180      	movs	r1, #128	; 0x80
 8004efe:	68f8      	ldr	r0, [r7, #12]
 8004f00:	f7ff ff89 	bl	8004e16 <SPI_WaitFlagStateUntilTimeout>
 8004f04:	4603      	mov	r3, r0
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d007      	beq.n	8004f1a <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f0e:	f043 0220 	orr.w	r2, r3, #32
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8004f16:	2303      	movs	r3, #3
 8004f18:	e000      	b.n	8004f1c <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 8004f1a:	2300      	movs	r3, #0
}
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	3710      	adds	r7, #16
 8004f20:	46bd      	mov	sp, r7
 8004f22:	bd80      	pop	{r7, pc}

08004f24 <HAL_TIM_Base_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b082      	sub	sp, #8
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d101      	bne.n	8004f36 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004f32:	2301      	movs	r3, #1
 8004f34:	e01d      	b.n	8004f72 <HAL_TIM_Base_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004f3c:	b2db      	uxtb	r3, r3
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d106      	bne.n	8004f50 <HAL_TIM_Base_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2200      	movs	r2, #0
 8004f46:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004f4a:	6878      	ldr	r0, [r7, #4]
 8004f4c:	f00b f9c6 	bl	80102dc <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2202      	movs	r2, #2
 8004f54:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681a      	ldr	r2, [r3, #0]
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	3304      	adds	r3, #4
 8004f60:	4619      	mov	r1, r3
 8004f62:	4610      	mov	r0, r2
 8004f64:	f000 fe00 	bl	8005b68 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2201      	movs	r2, #1
 8004f6c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8004f70:	2300      	movs	r3, #0
}
 8004f72:	4618      	mov	r0, r3
 8004f74:	3708      	adds	r7, #8
 8004f76:	46bd      	mov	sp, r7
 8004f78:	bd80      	pop	{r7, pc}

08004f7a <HAL_TIM_Base_Start_IT>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004f7a:	b480      	push	{r7}
 8004f7c:	b083      	sub	sp, #12
 8004f7e:	af00      	add	r7, sp, #0
 8004f80:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	687a      	ldr	r2, [r7, #4]
 8004f88:	6812      	ldr	r2, [r2, #0]
 8004f8a:	68d2      	ldr	r2, [r2, #12]
 8004f8c:	f042 0201 	orr.w	r2, r2, #1
 8004f90:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	687a      	ldr	r2, [r7, #4]
 8004f98:	6812      	ldr	r2, [r2, #0]
 8004f9a:	6812      	ldr	r2, [r2, #0]
 8004f9c:	f042 0201 	orr.w	r2, r2, #1
 8004fa0:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
 8004fa2:	2300      	movs	r3, #0
}
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	370c      	adds	r7, #12
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fae:	4770      	bx	lr

08004fb0 <HAL_TIM_PWM_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b082      	sub	sp, #8
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d101      	bne.n	8004fc2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	e01d      	b.n	8004ffe <HAL_TIM_PWM_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));

  if(htim->State == HAL_TIM_STATE_RESET)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004fc8:	b2db      	uxtb	r3, r3
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d106      	bne.n	8004fdc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004fd6:	6878      	ldr	r0, [r7, #4]
 8004fd8:	f00b fa34 	bl	8010444 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;  
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2202      	movs	r2, #2
 8004fe0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681a      	ldr	r2, [r3, #0]
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	3304      	adds	r3, #4
 8004fec:	4619      	mov	r1, r3
 8004fee:	4610      	mov	r0, r2
 8004ff0:	f000 fdba 	bl	8005b68 <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2201      	movs	r2, #1
 8004ff8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8004ffc:	2300      	movs	r3, #0
}  
 8004ffe:	4618      	mov	r0, r3
 8005000:	3708      	adds	r7, #8
 8005002:	46bd      	mov	sp, r7
 8005004:	bd80      	pop	{r7, pc}
	...

08005008 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b082      	sub	sp, #8
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
 8005010:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	2201      	movs	r2, #1
 8005018:	6839      	ldr	r1, [r7, #0]
 800501a:	4618      	mov	r0, r3
 800501c:	f000 ff42 	bl	8005ea4 <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	4a10      	ldr	r2, [pc, #64]	; (8005068 <HAL_TIM_PWM_Start+0x60>)
 8005026:	4293      	cmp	r3, r2
 8005028:	d004      	beq.n	8005034 <HAL_TIM_PWM_Start+0x2c>
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	4a0f      	ldr	r2, [pc, #60]	; (800506c <HAL_TIM_PWM_Start+0x64>)
 8005030:	4293      	cmp	r3, r2
 8005032:	d101      	bne.n	8005038 <HAL_TIM_PWM_Start+0x30>
 8005034:	2301      	movs	r3, #1
 8005036:	e000      	b.n	800503a <HAL_TIM_PWM_Start+0x32>
 8005038:	2300      	movs	r3, #0
 800503a:	2b00      	cmp	r3, #0
 800503c:	d007      	beq.n	800504e <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	687a      	ldr	r2, [r7, #4]
 8005044:	6812      	ldr	r2, [r2, #0]
 8005046:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8005048:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800504c:	645a      	str	r2, [r3, #68]	; 0x44
  }
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	687a      	ldr	r2, [r7, #4]
 8005054:	6812      	ldr	r2, [r2, #0]
 8005056:	6812      	ldr	r2, [r2, #0]
 8005058:	f042 0201 	orr.w	r2, r2, #1
 800505c:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 800505e:	2300      	movs	r3, #0
} 
 8005060:	4618      	mov	r0, r3
 8005062:	3708      	adds	r7, #8
 8005064:	46bd      	mov	sp, r7
 8005066:	bd80      	pop	{r7, pc}
 8005068:	40010000 	.word	0x40010000
 800506c:	40010400 	.word	0x40010400

08005070 <HAL_TIM_IC_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005070:	b580      	push	{r7, lr}
 8005072:	b082      	sub	sp, #8
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d101      	bne.n	8005082 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800507e:	2301      	movs	r3, #1
 8005080:	e01d      	b.n	80050be <HAL_TIM_IC_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision)); 

  if(htim->State == HAL_TIM_STATE_RESET)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005088:	b2db      	uxtb	r3, r3
 800508a:	2b00      	cmp	r3, #0
 800508c:	d106      	bne.n	800509c <HAL_TIM_IC_Init+0x2c>
  { 
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2200      	movs	r2, #0
 8005092:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005096:	6878      	ldr	r0, [r7, #4]
 8005098:	f00b fa7e 	bl	8010598 <HAL_TIM_IC_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;   
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2202      	movs	r2, #2
 80050a0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Init the base time for the input capture */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681a      	ldr	r2, [r3, #0]
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	3304      	adds	r3, #4
 80050ac:	4619      	mov	r1, r3
 80050ae:	4610      	mov	r0, r2
 80050b0:	f000 fd5a 	bl	8005b68 <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2201      	movs	r2, #1
 80050b8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 80050bc:	2300      	movs	r3, #0
}
 80050be:	4618      	mov	r0, r3
 80050c0:	3708      	adds	r7, #8
 80050c2:	46bd      	mov	sp, r7
 80050c4:	bd80      	pop	{r7, pc}

080050c6 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start (TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80050c6:	b580      	push	{r7, lr}
 80050c8:	b082      	sub	sp, #8
 80050ca:	af00      	add	r7, sp, #0
 80050cc:	6078      	str	r0, [r7, #4]
 80050ce:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	2201      	movs	r2, #1
 80050d6:	6839      	ldr	r1, [r7, #0]
 80050d8:	4618      	mov	r0, r3
 80050da:	f000 fee3 	bl	8005ea4 <TIM_CCxChannelCmd>
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);  
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	687a      	ldr	r2, [r7, #4]
 80050e4:	6812      	ldr	r2, [r2, #0]
 80050e6:	6812      	ldr	r2, [r2, #0]
 80050e8:	f042 0201 	orr.w	r2, r2, #1
 80050ec:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;  
 80050ee:	2300      	movs	r3, #0
} 
 80050f0:	4618      	mov	r0, r3
 80050f2:	3708      	adds	r7, #8
 80050f4:	46bd      	mov	sp, r7
 80050f6:	bd80      	pop	{r7, pc}

080050f8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT (TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b082      	sub	sp, #8
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]
 8005100:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  
  switch (Channel)
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	2b0c      	cmp	r3, #12
 8005106:	d841      	bhi.n	800518c <HAL_TIM_IC_Start_IT+0x94>
 8005108:	a201      	add	r2, pc, #4	; (adr r2, 8005110 <HAL_TIM_IC_Start_IT+0x18>)
 800510a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800510e:	bf00      	nop
 8005110:	08005145 	.word	0x08005145
 8005114:	0800518d 	.word	0x0800518d
 8005118:	0800518d 	.word	0x0800518d
 800511c:	0800518d 	.word	0x0800518d
 8005120:	08005157 	.word	0x08005157
 8005124:	0800518d 	.word	0x0800518d
 8005128:	0800518d 	.word	0x0800518d
 800512c:	0800518d 	.word	0x0800518d
 8005130:	08005169 	.word	0x08005169
 8005134:	0800518d 	.word	0x0800518d
 8005138:	0800518d 	.word	0x0800518d
 800513c:	0800518d 	.word	0x0800518d
 8005140:	0800517b 	.word	0x0800517b
  {
    case TIM_CHANNEL_1:
    {       
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	687a      	ldr	r2, [r7, #4]
 800514a:	6812      	ldr	r2, [r2, #0]
 800514c:	68d2      	ldr	r2, [r2, #12]
 800514e:	f042 0202 	orr.w	r2, r2, #2
 8005152:	60da      	str	r2, [r3, #12]
    }
    break;
 8005154:	e01b      	b.n	800518e <HAL_TIM_IC_Start_IT+0x96>
    
    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	687a      	ldr	r2, [r7, #4]
 800515c:	6812      	ldr	r2, [r2, #0]
 800515e:	68d2      	ldr	r2, [r2, #12]
 8005160:	f042 0204 	orr.w	r2, r2, #4
 8005164:	60da      	str	r2, [r3, #12]
    }
    break;
 8005166:	e012      	b.n	800518e <HAL_TIM_IC_Start_IT+0x96>
    
    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	687a      	ldr	r2, [r7, #4]
 800516e:	6812      	ldr	r2, [r2, #0]
 8005170:	68d2      	ldr	r2, [r2, #12]
 8005172:	f042 0208 	orr.w	r2, r2, #8
 8005176:	60da      	str	r2, [r3, #12]
    }
    break;
 8005178:	e009      	b.n	800518e <HAL_TIM_IC_Start_IT+0x96>
    
    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	687a      	ldr	r2, [r7, #4]
 8005180:	6812      	ldr	r2, [r2, #0]
 8005182:	68d2      	ldr	r2, [r2, #12]
 8005184:	f042 0210 	orr.w	r2, r2, #16
 8005188:	60da      	str	r2, [r3, #12]
    }
    break;
 800518a:	e000      	b.n	800518e <HAL_TIM_IC_Start_IT+0x96>
    
    default:
    break;
 800518c:	bf00      	nop
  }  
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	2201      	movs	r2, #1
 8005194:	6839      	ldr	r1, [r7, #0]
 8005196:	4618      	mov	r0, r3
 8005198:	f000 fe84 	bl	8005ea4 <TIM_CCxChannelCmd>
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);  
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	687a      	ldr	r2, [r7, #4]
 80051a2:	6812      	ldr	r2, [r2, #0]
 80051a4:	6812      	ldr	r2, [r2, #0]
 80051a6:	f042 0201 	orr.w	r2, r2, #1
 80051aa:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;  
 80051ac:	2300      	movs	r3, #0
} 
 80051ae:	4618      	mov	r0, r3
 80051b0:	3708      	adds	r7, #8
 80051b2:	46bd      	mov	sp, r7
 80051b4:	bd80      	pop	{r7, pc}
 80051b6:	bf00      	nop

080051b8 <HAL_TIM_Encoder_Init>:
  *                the configuration information for TIM module.
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef* sConfig)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b086      	sub	sp, #24
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
 80051c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 80051c2:	2300      	movs	r3, #0
 80051c4:	617b      	str	r3, [r7, #20]
  uint32_t tmpccmr1 = 0U;
 80051c6:	2300      	movs	r3, #0
 80051c8:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 80051ca:	2300      	movs	r3, #0
 80051cc:	60fb      	str	r3, [r7, #12]
  
  /* Check the TIM handle allocation */
  if(htim == NULL)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d101      	bne.n	80051d8 <HAL_TIM_Encoder_Init+0x20>
  {
    return HAL_ERROR;
 80051d4:	2301      	movs	r3, #1
 80051d6:	e081      	b.n	80052dc <HAL_TIM_Encoder_Init+0x124>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if(htim->State == HAL_TIM_STATE_RESET)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80051de:	b2db      	uxtb	r3, r3
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d106      	bne.n	80051f2 <HAL_TIM_Encoder_Init+0x3a>
  { 
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2200      	movs	r2, #0
 80051e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80051ec:	6878      	ldr	r0, [r7, #4]
 80051ee:	f00b f8f9 	bl	80103e4 <HAL_TIM_Encoder_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;   
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2202      	movs	r2, #2
 80051f6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  /* Reset the SMS bits */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	687a      	ldr	r2, [r7, #4]
 8005200:	6812      	ldr	r2, [r2, #0]
 8005202:	6892      	ldr	r2, [r2, #8]
 8005204:	f022 0207 	bic.w	r2, r2, #7
 8005208:	609a      	str	r2, [r3, #8]
  
  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);  
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681a      	ldr	r2, [r3, #0]
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	3304      	adds	r3, #4
 8005212:	4619      	mov	r1, r3
 8005214:	4610      	mov	r0, r2
 8005216:	f000 fca7 	bl	8005b68 <TIM_Base_SetConfig>
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	689b      	ldr	r3, [r3, #8]
 8005220:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	699b      	ldr	r3, [r3, #24]
 8005228:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	6a1b      	ldr	r3, [r3, #32]
 8005230:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005232:	683b      	ldr	r3, [r7, #0]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	697a      	ldr	r2, [r7, #20]
 8005238:	4313      	orrs	r3, r2
 800523a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800523c:	693b      	ldr	r3, [r7, #16]
 800523e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005242:	f023 0303 	bic.w	r3, r3, #3
 8005246:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	689a      	ldr	r2, [r3, #8]
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	699b      	ldr	r3, [r3, #24]
 8005250:	021b      	lsls	r3, r3, #8
 8005252:	4313      	orrs	r3, r2
 8005254:	693a      	ldr	r2, [r7, #16]
 8005256:	4313      	orrs	r3, r2
 8005258:	613b      	str	r3, [r7, #16]
  
  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800525a:	693b      	ldr	r3, [r7, #16]
 800525c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005260:	f023 030c 	bic.w	r3, r3, #12
 8005264:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005266:	693b      	ldr	r3, [r7, #16]
 8005268:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800526c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005270:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	68da      	ldr	r2, [r3, #12]
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	69db      	ldr	r3, [r3, #28]
 800527a:	021b      	lsls	r3, r3, #8
 800527c:	4313      	orrs	r3, r2
 800527e:	693a      	ldr	r2, [r7, #16]
 8005280:	4313      	orrs	r3, r2
 8005282:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	691b      	ldr	r3, [r3, #16]
 8005288:	011a      	lsls	r2, r3, #4
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	6a1b      	ldr	r3, [r3, #32]
 800528e:	031b      	lsls	r3, r3, #12
 8005290:	4313      	orrs	r3, r2
 8005292:	693a      	ldr	r2, [r7, #16]
 8005294:	4313      	orrs	r3, r2
 8005296:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800529e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80052a6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	685a      	ldr	r2, [r3, #4]
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	695b      	ldr	r3, [r3, #20]
 80052b0:	011b      	lsls	r3, r3, #4
 80052b2:	4313      	orrs	r3, r2
 80052b4:	68fa      	ldr	r2, [r7, #12]
 80052b6:	4313      	orrs	r3, r2
 80052b8:	60fb      	str	r3, [r7, #12]
  
  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	697a      	ldr	r2, [r7, #20]
 80052c0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	693a      	ldr	r2, [r7, #16]
 80052c8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	68fa      	ldr	r2, [r7, #12]
 80052d0:	621a      	str	r2, [r3, #32]
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2201      	movs	r2, #1
 80052d6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 80052da:	2300      	movs	r3, #0
}
 80052dc:	4618      	mov	r0, r3
 80052de:	3718      	adds	r7, #24
 80052e0:	46bd      	mov	sp, r7
 80052e2:	bd80      	pop	{r7, pc}

080052e4 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b082      	sub	sp, #8
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
 80052ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
  
  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d002      	beq.n	80052fa <HAL_TIM_Encoder_Start_IT+0x16>
 80052f4:	2b04      	cmp	r3, #4
 80052f6:	d010      	beq.n	800531a <HAL_TIM_Encoder_Start_IT+0x36>
 80052f8:	e01f      	b.n	800533a <HAL_TIM_Encoder_Start_IT+0x56>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	2201      	movs	r2, #1
 8005300:	2100      	movs	r1, #0
 8005302:	4618      	mov	r0, r3
 8005304:	f000 fdce 	bl	8005ea4 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	687a      	ldr	r2, [r7, #4]
 800530e:	6812      	ldr	r2, [r2, #0]
 8005310:	68d2      	ldr	r2, [r2, #12]
 8005312:	f042 0202 	orr.w	r2, r2, #2
 8005316:	60da      	str	r2, [r3, #12]
      break; 
 8005318:	e02e      	b.n	8005378 <HAL_TIM_Encoder_Start_IT+0x94>
    }
    case TIM_CHANNEL_2:
    { 
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	2201      	movs	r2, #1
 8005320:	2104      	movs	r1, #4
 8005322:	4618      	mov	r0, r3
 8005324:	f000 fdbe 	bl	8005ea4 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2); 
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	687a      	ldr	r2, [r7, #4]
 800532e:	6812      	ldr	r2, [r2, #0]
 8005330:	68d2      	ldr	r2, [r2, #12]
 8005332:	f042 0204 	orr.w	r2, r2, #4
 8005336:	60da      	str	r2, [r3, #12]
      break;
 8005338:	e01e      	b.n	8005378 <HAL_TIM_Encoder_Start_IT+0x94>
    }  
    default :
    {
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	2201      	movs	r2, #1
 8005340:	2100      	movs	r1, #0
 8005342:	4618      	mov	r0, r3
 8005344:	f000 fdae 	bl	8005ea4 <TIM_CCxChannelCmd>
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	2201      	movs	r2, #1
 800534e:	2104      	movs	r1, #4
 8005350:	4618      	mov	r0, r3
 8005352:	f000 fda7 	bl	8005ea4 <TIM_CCxChannelCmd>
     __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	687a      	ldr	r2, [r7, #4]
 800535c:	6812      	ldr	r2, [r2, #0]
 800535e:	68d2      	ldr	r2, [r2, #12]
 8005360:	f042 0202 	orr.w	r2, r2, #2
 8005364:	60da      	str	r2, [r3, #12]
     __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	687a      	ldr	r2, [r7, #4]
 800536c:	6812      	ldr	r2, [r2, #0]
 800536e:	68d2      	ldr	r2, [r2, #12]
 8005370:	f042 0204 	orr.w	r2, r2, #4
 8005374:	60da      	str	r2, [r3, #12]
     break; 
 8005376:	bf00      	nop
    }
  }
  
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	687a      	ldr	r2, [r7, #4]
 800537e:	6812      	ldr	r2, [r2, #0]
 8005380:	6812      	ldr	r2, [r2, #0]
 8005382:	f042 0201 	orr.w	r2, r2, #1
 8005386:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 8005388:	2300      	movs	r3, #0
}
 800538a:	4618      	mov	r0, r3
 800538c:	3708      	adds	r7, #8
 800538e:	46bd      	mov	sp, r7
 8005390:	bd80      	pop	{r7, pc}

08005392 <HAL_TIM_IRQHandler>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005392:	b580      	push	{r7, lr}
 8005394:	b082      	sub	sp, #8
 8005396:	af00      	add	r7, sp, #0
 8005398:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	691b      	ldr	r3, [r3, #16]
 80053a0:	f003 0302 	and.w	r3, r3, #2
 80053a4:	2b02      	cmp	r3, #2
 80053a6:	d122      	bne.n	80053ee <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	68db      	ldr	r3, [r3, #12]
 80053ae:	f003 0302 	and.w	r3, r3, #2
 80053b2:	2b02      	cmp	r3, #2
 80053b4:	d11b      	bne.n	80053ee <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f06f 0202 	mvn.w	r2, #2
 80053be:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2201      	movs	r2, #1
 80053c4:	761a      	strb	r2, [r3, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	699b      	ldr	r3, [r3, #24]
 80053cc:	f003 0303 	and.w	r3, r3, #3
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d003      	beq.n	80053dc <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 80053d4:	6878      	ldr	r0, [r7, #4]
 80053d6:	f009 fc7d 	bl	800ecd4 <HAL_TIM_IC_CaptureCallback>
 80053da:	e005      	b.n	80053e8 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80053dc:	6878      	ldr	r0, [r7, #4]
 80053de:	f000 fba5 	bl	8005b2c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053e2:	6878      	ldr	r0, [r7, #4]
 80053e4:	f000 fbac 	bl	8005b40 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2200      	movs	r2, #0
 80053ec:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	691b      	ldr	r3, [r3, #16]
 80053f4:	f003 0304 	and.w	r3, r3, #4
 80053f8:	2b04      	cmp	r3, #4
 80053fa:	d122      	bne.n	8005442 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	68db      	ldr	r3, [r3, #12]
 8005402:	f003 0304 	and.w	r3, r3, #4
 8005406:	2b04      	cmp	r3, #4
 8005408:	d11b      	bne.n	8005442 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f06f 0204 	mvn.w	r2, #4
 8005412:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2202      	movs	r2, #2
 8005418:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	699b      	ldr	r3, [r3, #24]
 8005420:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005424:	2b00      	cmp	r3, #0
 8005426:	d003      	beq.n	8005430 <HAL_TIM_IRQHandler+0x9e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8005428:	6878      	ldr	r0, [r7, #4]
 800542a:	f009 fc53 	bl	800ecd4 <HAL_TIM_IC_CaptureCallback>
 800542e:	e005      	b.n	800543c <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005430:	6878      	ldr	r0, [r7, #4]
 8005432:	f000 fb7b 	bl	8005b2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005436:	6878      	ldr	r0, [r7, #4]
 8005438:	f000 fb82 	bl	8005b40 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2200      	movs	r2, #0
 8005440:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	691b      	ldr	r3, [r3, #16]
 8005448:	f003 0308 	and.w	r3, r3, #8
 800544c:	2b08      	cmp	r3, #8
 800544e:	d122      	bne.n	8005496 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	68db      	ldr	r3, [r3, #12]
 8005456:	f003 0308 	and.w	r3, r3, #8
 800545a:	2b08      	cmp	r3, #8
 800545c:	d11b      	bne.n	8005496 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f06f 0208 	mvn.w	r2, #8
 8005466:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2204      	movs	r2, #4
 800546c:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	69db      	ldr	r3, [r3, #28]
 8005474:	f003 0303 	and.w	r3, r3, #3
 8005478:	2b00      	cmp	r3, #0
 800547a:	d003      	beq.n	8005484 <HAL_TIM_IRQHandler+0xf2>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800547c:	6878      	ldr	r0, [r7, #4]
 800547e:	f009 fc29 	bl	800ecd4 <HAL_TIM_IC_CaptureCallback>
 8005482:	e005      	b.n	8005490 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005484:	6878      	ldr	r0, [r7, #4]
 8005486:	f000 fb51 	bl	8005b2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 800548a:	6878      	ldr	r0, [r7, #4]
 800548c:	f000 fb58 	bl	8005b40 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2200      	movs	r2, #0
 8005494:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	691b      	ldr	r3, [r3, #16]
 800549c:	f003 0310 	and.w	r3, r3, #16
 80054a0:	2b10      	cmp	r3, #16
 80054a2:	d122      	bne.n	80054ea <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	68db      	ldr	r3, [r3, #12]
 80054aa:	f003 0310 	and.w	r3, r3, #16
 80054ae:	2b10      	cmp	r3, #16
 80054b0:	d11b      	bne.n	80054ea <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f06f 0210 	mvn.w	r2, #16
 80054ba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2208      	movs	r2, #8
 80054c0:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	69db      	ldr	r3, [r3, #28]
 80054c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d003      	beq.n	80054d8 <HAL_TIM_IRQHandler+0x146>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80054d0:	6878      	ldr	r0, [r7, #4]
 80054d2:	f009 fbff 	bl	800ecd4 <HAL_TIM_IC_CaptureCallback>
 80054d6:	e005      	b.n	80054e4 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054d8:	6878      	ldr	r0, [r7, #4]
 80054da:	f000 fb27 	bl	8005b2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054de:	6878      	ldr	r0, [r7, #4]
 80054e0:	f000 fb2e 	bl	8005b40 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2200      	movs	r2, #0
 80054e8:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	691b      	ldr	r3, [r3, #16]
 80054f0:	f003 0301 	and.w	r3, r3, #1
 80054f4:	2b01      	cmp	r3, #1
 80054f6:	d10e      	bne.n	8005516 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	68db      	ldr	r3, [r3, #12]
 80054fe:	f003 0301 	and.w	r3, r3, #1
 8005502:	2b01      	cmp	r3, #1
 8005504:	d107      	bne.n	8005516 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f06f 0201 	mvn.w	r2, #1
 800550e:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8005510:	6878      	ldr	r0, [r7, #4]
 8005512:	f007 ff6f 	bl	800d3f4 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	691b      	ldr	r3, [r3, #16]
 800551c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005520:	2b80      	cmp	r3, #128	; 0x80
 8005522:	d10e      	bne.n	8005542 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	68db      	ldr	r3, [r3, #12]
 800552a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800552e:	2b80      	cmp	r3, #128	; 0x80
 8005530:	d107      	bne.n	8005542 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800553a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800553c:	6878      	ldr	r0, [r7, #4]
 800553e:	f001 f8bf 	bl	80066c0 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	691b      	ldr	r3, [r3, #16]
 8005548:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800554c:	2b40      	cmp	r3, #64	; 0x40
 800554e:	d10e      	bne.n	800556e <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	68db      	ldr	r3, [r3, #12]
 8005556:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800555a:	2b40      	cmp	r3, #64	; 0x40
 800555c:	d107      	bne.n	800556e <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005566:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8005568:	6878      	ldr	r0, [r7, #4]
 800556a:	f000 faf3 	bl	8005b54 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	691b      	ldr	r3, [r3, #16]
 8005574:	f003 0320 	and.w	r3, r3, #32
 8005578:	2b20      	cmp	r3, #32
 800557a:	d10e      	bne.n	800559a <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	68db      	ldr	r3, [r3, #12]
 8005582:	f003 0320 	and.w	r3, r3, #32
 8005586:	2b20      	cmp	r3, #32
 8005588:	d107      	bne.n	800559a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f06f 0220 	mvn.w	r2, #32
 8005592:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8005594:	6878      	ldr	r0, [r7, #4]
 8005596:	f001 f889 	bl	80066ac <HAL_TIMEx_CommutationCallback>
    }
  }
}
 800559a:	bf00      	nop
 800559c:	3708      	adds	r7, #8
 800559e:	46bd      	mov	sp, r7
 80055a0:	bd80      	pop	{r7, pc}

080055a2 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef* sConfig, uint32_t Channel)
{
 80055a2:	b580      	push	{r7, lr}
 80055a4:	b084      	sub	sp, #16
 80055a6:	af00      	add	r7, sp, #0
 80055a8:	60f8      	str	r0, [r7, #12]
 80055aa:	60b9      	str	r1, [r7, #8]
 80055ac:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
  
  __HAL_LOCK(htim);
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80055b4:	2b01      	cmp	r3, #1
 80055b6:	d101      	bne.n	80055bc <HAL_TIM_IC_ConfigChannel+0x1a>
 80055b8:	2302      	movs	r3, #2
 80055ba:	e08a      	b.n	80056d2 <HAL_TIM_IC_ConfigChannel+0x130>
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	2201      	movs	r2, #1
 80055c0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	2202      	movs	r2, #2
 80055c8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  if (Channel == TIM_CHANNEL_1)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d11b      	bne.n	800560a <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	6818      	ldr	r0, [r3, #0]
 80055d6:	68bb      	ldr	r3, [r7, #8]
 80055d8:	6819      	ldr	r1, [r3, #0]
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	685a      	ldr	r2, [r3, #4]
 80055de:	68bb      	ldr	r3, [r7, #8]
 80055e0:	68db      	ldr	r3, [r3, #12]
 80055e2:	f000 fb6b 	bl	8005cbc <TIM_TI1_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);
               
    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	68fa      	ldr	r2, [r7, #12]
 80055ec:	6812      	ldr	r2, [r2, #0]
 80055ee:	6992      	ldr	r2, [r2, #24]
 80055f0:	f022 020c 	bic.w	r2, r2, #12
 80055f4:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	68fa      	ldr	r2, [r7, #12]
 80055fc:	6812      	ldr	r2, [r2, #0]
 80055fe:	6991      	ldr	r1, [r2, #24]
 8005600:	68ba      	ldr	r2, [r7, #8]
 8005602:	6892      	ldr	r2, [r2, #8]
 8005604:	430a      	orrs	r2, r1
 8005606:	619a      	str	r2, [r3, #24]
 8005608:	e05a      	b.n	80056c0 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2b04      	cmp	r3, #4
 800560e:	d11c      	bne.n	800564a <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
    
    TIM_TI2_SetConfig(htim->Instance, 
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	6818      	ldr	r0, [r3, #0]
 8005614:	68bb      	ldr	r3, [r7, #8]
 8005616:	6819      	ldr	r1, [r3, #0]
 8005618:	68bb      	ldr	r3, [r7, #8]
 800561a:	685a      	ldr	r2, [r3, #4]
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	68db      	ldr	r3, [r3, #12]
 8005620:	f000 fe6e 	bl	8006300 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);
               
    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	68fa      	ldr	r2, [r7, #12]
 800562a:	6812      	ldr	r2, [r2, #0]
 800562c:	6992      	ldr	r2, [r2, #24]
 800562e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005632:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	68fa      	ldr	r2, [r7, #12]
 800563a:	6812      	ldr	r2, [r2, #0]
 800563c:	6991      	ldr	r1, [r2, #24]
 800563e:	68ba      	ldr	r2, [r7, #8]
 8005640:	6892      	ldr	r2, [r2, #8]
 8005642:	0212      	lsls	r2, r2, #8
 8005644:	430a      	orrs	r2, r1
 8005646:	619a      	str	r2, [r3, #24]
 8005648:	e03a      	b.n	80056c0 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2b08      	cmp	r3, #8
 800564e:	d11b      	bne.n	8005688 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
    
    TIM_TI3_SetConfig(htim->Instance,  
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	6818      	ldr	r0, [r3, #0]
 8005654:	68bb      	ldr	r3, [r7, #8]
 8005656:	6819      	ldr	r1, [r3, #0]
 8005658:	68bb      	ldr	r3, [r7, #8]
 800565a:	685a      	ldr	r2, [r3, #4]
 800565c:	68bb      	ldr	r3, [r7, #8]
 800565e:	68db      	ldr	r3, [r3, #12]
 8005660:	f000 fec3 	bl	80063ea <TIM_TI3_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);
               
    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	68fa      	ldr	r2, [r7, #12]
 800566a:	6812      	ldr	r2, [r2, #0]
 800566c:	69d2      	ldr	r2, [r2, #28]
 800566e:	f022 020c 	bic.w	r2, r2, #12
 8005672:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	68fa      	ldr	r2, [r7, #12]
 800567a:	6812      	ldr	r2, [r2, #0]
 800567c:	69d1      	ldr	r1, [r2, #28]
 800567e:	68ba      	ldr	r2, [r7, #8]
 8005680:	6892      	ldr	r2, [r2, #8]
 8005682:	430a      	orrs	r2, r1
 8005684:	61da      	str	r2, [r3, #28]
 8005686:	e01b      	b.n	80056c0 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
    
    TIM_TI4_SetConfig(htim->Instance, 
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	6818      	ldr	r0, [r3, #0]
 800568c:	68bb      	ldr	r3, [r7, #8]
 800568e:	6819      	ldr	r1, [r3, #0]
 8005690:	68bb      	ldr	r3, [r7, #8]
 8005692:	685a      	ldr	r2, [r3, #4]
 8005694:	68bb      	ldr	r3, [r7, #8]
 8005696:	68db      	ldr	r3, [r3, #12]
 8005698:	f000 fee7 	bl	800646a <TIM_TI4_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);
               
    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	68fa      	ldr	r2, [r7, #12]
 80056a2:	6812      	ldr	r2, [r2, #0]
 80056a4:	69d2      	ldr	r2, [r2, #28]
 80056a6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80056aa:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	68fa      	ldr	r2, [r7, #12]
 80056b2:	6812      	ldr	r2, [r2, #0]
 80056b4:	69d1      	ldr	r1, [r2, #28]
 80056b6:	68ba      	ldr	r2, [r7, #8]
 80056b8:	6892      	ldr	r2, [r2, #8]
 80056ba:	0212      	lsls	r2, r2, #8
 80056bc:	430a      	orrs	r2, r1
 80056be:	61da      	str	r2, [r3, #28]
  }
  
  htim->State = HAL_TIM_STATE_READY;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	2201      	movs	r2, #1
 80056c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  __HAL_UNLOCK(htim);
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	2200      	movs	r2, #0
 80056cc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK; 
 80056d0:	2300      	movs	r3, #0
}
 80056d2:	4618      	mov	r0, r3
 80056d4:	3710      	adds	r7, #16
 80056d6:	46bd      	mov	sp, r7
 80056d8:	bd80      	pop	{r7, pc}
	...

080056dc <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	b084      	sub	sp, #16
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	60f8      	str	r0, [r7, #12]
 80056e4:	60b9      	str	r1, [r7, #8]
 80056e6:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80056ee:	2b01      	cmp	r3, #1
 80056f0:	d101      	bne.n	80056f6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80056f2:	2302      	movs	r3, #2
 80056f4:	e0b4      	b.n	8005860 <HAL_TIM_PWM_ConfigChannel+0x184>
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	2201      	movs	r2, #1
 80056fa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  assert_param(IS_TIM_CHANNELS(Channel)); 
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	2202      	movs	r2, #2
 8005702:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  switch (Channel)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2b0c      	cmp	r3, #12
 800570a:	f200 809f 	bhi.w	800584c <HAL_TIM_PWM_ConfigChannel+0x170>
 800570e:	a201      	add	r2, pc, #4	; (adr r2, 8005714 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8005710:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005714:	08005749 	.word	0x08005749
 8005718:	0800584d 	.word	0x0800584d
 800571c:	0800584d 	.word	0x0800584d
 8005720:	0800584d 	.word	0x0800584d
 8005724:	08005789 	.word	0x08005789
 8005728:	0800584d 	.word	0x0800584d
 800572c:	0800584d 	.word	0x0800584d
 8005730:	0800584d 	.word	0x0800584d
 8005734:	080057cb 	.word	0x080057cb
 8005738:	0800584d 	.word	0x0800584d
 800573c:	0800584d 	.word	0x0800584d
 8005740:	0800584d 	.word	0x0800584d
 8005744:	0800580b 	.word	0x0800580b
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	68b9      	ldr	r1, [r7, #8]
 800574e:	4618      	mov	r0, r3
 8005750:	f000 fbcc 	bl	8005eec <TIM_OC1_SetConfig>
      
      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	68fa      	ldr	r2, [r7, #12]
 800575a:	6812      	ldr	r2, [r2, #0]
 800575c:	6992      	ldr	r2, [r2, #24]
 800575e:	f042 0208 	orr.w	r2, r2, #8
 8005762:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	68fa      	ldr	r2, [r7, #12]
 800576a:	6812      	ldr	r2, [r2, #0]
 800576c:	6992      	ldr	r2, [r2, #24]
 800576e:	f022 0204 	bic.w	r2, r2, #4
 8005772:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	68fa      	ldr	r2, [r7, #12]
 800577a:	6812      	ldr	r2, [r2, #0]
 800577c:	6991      	ldr	r1, [r2, #24]
 800577e:	68ba      	ldr	r2, [r7, #8]
 8005780:	6912      	ldr	r2, [r2, #16]
 8005782:	430a      	orrs	r2, r1
 8005784:	619a      	str	r2, [r3, #24]
    }
    break;
 8005786:	e062      	b.n	800584e <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	68b9      	ldr	r1, [r7, #8]
 800578e:	4618      	mov	r0, r3
 8005790:	f000 fb10 	bl	8005db4 <TIM_OC2_SetConfig>
      
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	68fa      	ldr	r2, [r7, #12]
 800579a:	6812      	ldr	r2, [r2, #0]
 800579c:	6992      	ldr	r2, [r2, #24]
 800579e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80057a2:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	68fa      	ldr	r2, [r7, #12]
 80057aa:	6812      	ldr	r2, [r2, #0]
 80057ac:	6992      	ldr	r2, [r2, #24]
 80057ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	68fa      	ldr	r2, [r7, #12]
 80057ba:	6812      	ldr	r2, [r2, #0]
 80057bc:	6991      	ldr	r1, [r2, #24]
 80057be:	68ba      	ldr	r2, [r7, #8]
 80057c0:	6912      	ldr	r2, [r2, #16]
 80057c2:	0212      	lsls	r2, r2, #8
 80057c4:	430a      	orrs	r2, r1
 80057c6:	619a      	str	r2, [r3, #24]
    }
    break;
 80057c8:	e041      	b.n	800584e <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	68b9      	ldr	r1, [r7, #8]
 80057d0:	4618      	mov	r0, r3
 80057d2:	f000 fbff 	bl	8005fd4 <TIM_OC3_SetConfig>
      
      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	68fa      	ldr	r2, [r7, #12]
 80057dc:	6812      	ldr	r2, [r2, #0]
 80057de:	69d2      	ldr	r2, [r2, #28]
 80057e0:	f042 0208 	orr.w	r2, r2, #8
 80057e4:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	68fa      	ldr	r2, [r7, #12]
 80057ec:	6812      	ldr	r2, [r2, #0]
 80057ee:	69d2      	ldr	r2, [r2, #28]
 80057f0:	f022 0204 	bic.w	r2, r2, #4
 80057f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	68fa      	ldr	r2, [r7, #12]
 80057fc:	6812      	ldr	r2, [r2, #0]
 80057fe:	69d1      	ldr	r1, [r2, #28]
 8005800:	68ba      	ldr	r2, [r7, #8]
 8005802:	6912      	ldr	r2, [r2, #16]
 8005804:	430a      	orrs	r2, r1
 8005806:	61da      	str	r2, [r3, #28]
    }
    break;
 8005808:	e021      	b.n	800584e <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	68b9      	ldr	r1, [r7, #8]
 8005810:	4618      	mov	r0, r3
 8005812:	f000 fc57 	bl	80060c4 <TIM_OC4_SetConfig>
      
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	68fa      	ldr	r2, [r7, #12]
 800581c:	6812      	ldr	r2, [r2, #0]
 800581e:	69d2      	ldr	r2, [r2, #28]
 8005820:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005824:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	68fa      	ldr	r2, [r7, #12]
 800582c:	6812      	ldr	r2, [r2, #0]
 800582e:	69d2      	ldr	r2, [r2, #28]
 8005830:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005834:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	68fa      	ldr	r2, [r7, #12]
 800583c:	6812      	ldr	r2, [r2, #0]
 800583e:	69d1      	ldr	r1, [r2, #28]
 8005840:	68ba      	ldr	r2, [r7, #8]
 8005842:	6912      	ldr	r2, [r2, #16]
 8005844:	0212      	lsls	r2, r2, #8
 8005846:	430a      	orrs	r2, r1
 8005848:	61da      	str	r2, [r3, #28]
    }
    break;
 800584a:	e000      	b.n	800584e <HAL_TIM_PWM_ConfigChannel+0x172>
    
    default:
    break;    
 800584c:	bf00      	nop
  }
  
  htim->State = HAL_TIM_STATE_READY;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	2201      	movs	r2, #1
 8005852:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  __HAL_UNLOCK(htim);
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	2200      	movs	r2, #0
 800585a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 800585e:	2300      	movs	r3, #0
}
 8005860:	4618      	mov	r0, r3
 8005862:	3710      	adds	r7, #16
 8005864:	46bd      	mov	sp, r7
 8005866:	bd80      	pop	{r7, pc}

08005868 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral. 
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
 8005868:	b580      	push	{r7, lr}
 800586a:	b084      	sub	sp, #16
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
 8005870:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8005872:	2300      	movs	r3, #0
 8005874:	60fb      	str	r3, [r7, #12]
    
  /* Process Locked */
  __HAL_LOCK(htim);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800587c:	2b01      	cmp	r3, #1
 800587e:	d101      	bne.n	8005884 <HAL_TIM_ConfigClockSource+0x1c>
 8005880:	2302      	movs	r3, #2
 8005882:	e0c8      	b.n	8005a16 <HAL_TIM_ConfigClockSource+0x1ae>
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2201      	movs	r2, #1
 8005888:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2202      	movs	r2, #2
 8005890:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	689b      	ldr	r3, [r3, #8]
 800589a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80058a2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80058aa:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	68fa      	ldr	r2, [r7, #12]
 80058b2:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 80058b4:	683b      	ldr	r3, [r7, #0]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	2b40      	cmp	r3, #64	; 0x40
 80058ba:	d077      	beq.n	80059ac <HAL_TIM_ConfigClockSource+0x144>
 80058bc:	2b40      	cmp	r3, #64	; 0x40
 80058be:	d80e      	bhi.n	80058de <HAL_TIM_ConfigClockSource+0x76>
 80058c0:	2b10      	cmp	r3, #16
 80058c2:	f000 808a 	beq.w	80059da <HAL_TIM_ConfigClockSource+0x172>
 80058c6:	2b10      	cmp	r3, #16
 80058c8:	d802      	bhi.n	80058d0 <HAL_TIM_ConfigClockSource+0x68>
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d07e      	beq.n	80059cc <HAL_TIM_ConfigClockSource+0x164>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
    default:
    break;    
 80058ce:	e099      	b.n	8005a04 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 80058d0:	2b20      	cmp	r3, #32
 80058d2:	f000 8089 	beq.w	80059e8 <HAL_TIM_ConfigClockSource+0x180>
 80058d6:	2b30      	cmp	r3, #48	; 0x30
 80058d8:	f000 808d 	beq.w	80059f6 <HAL_TIM_ConfigClockSource+0x18e>
    break;    
 80058dc:	e092      	b.n	8005a04 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 80058de:	2b70      	cmp	r3, #112	; 0x70
 80058e0:	d016      	beq.n	8005910 <HAL_TIM_ConfigClockSource+0xa8>
 80058e2:	2b70      	cmp	r3, #112	; 0x70
 80058e4:	d804      	bhi.n	80058f0 <HAL_TIM_ConfigClockSource+0x88>
 80058e6:	2b50      	cmp	r3, #80	; 0x50
 80058e8:	d040      	beq.n	800596c <HAL_TIM_ConfigClockSource+0x104>
 80058ea:	2b60      	cmp	r3, #96	; 0x60
 80058ec:	d04e      	beq.n	800598c <HAL_TIM_ConfigClockSource+0x124>
    break;    
 80058ee:	e089      	b.n	8005a04 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 80058f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058f4:	d003      	beq.n	80058fe <HAL_TIM_ConfigClockSource+0x96>
 80058f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80058fa:	d024      	beq.n	8005946 <HAL_TIM_ConfigClockSource+0xde>
    break;    
 80058fc:	e082      	b.n	8005a04 <HAL_TIM_ConfigClockSource+0x19c>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	687a      	ldr	r2, [r7, #4]
 8005904:	6812      	ldr	r2, [r2, #0]
 8005906:	6892      	ldr	r2, [r2, #8]
 8005908:	f022 0207 	bic.w	r2, r2, #7
 800590c:	609a      	str	r2, [r3, #8]
    break;
 800590e:	e079      	b.n	8005a04 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance, 
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6818      	ldr	r0, [r3, #0]
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	6899      	ldr	r1, [r3, #8]
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	685a      	ldr	r2, [r3, #4]
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	68db      	ldr	r3, [r3, #12]
 8005920:	f000 fe04 	bl	800652c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	689b      	ldr	r3, [r3, #8]
 800592a:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005932:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800593a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	68fa      	ldr	r2, [r7, #12]
 8005942:	609a      	str	r2, [r3, #8]
    break;
 8005944:	e05e      	b.n	8005a04 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance, 
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6818      	ldr	r0, [r3, #0]
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	6899      	ldr	r1, [r3, #8]
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	685a      	ldr	r2, [r3, #4]
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	68db      	ldr	r3, [r3, #12]
 8005956:	f000 fde9 	bl	800652c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	687a      	ldr	r2, [r7, #4]
 8005960:	6812      	ldr	r2, [r2, #0]
 8005962:	6892      	ldr	r2, [r2, #8]
 8005964:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005968:	609a      	str	r2, [r3, #8]
    break;
 800596a:	e04b      	b.n	8005a04 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6818      	ldr	r0, [r3, #0]
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	6859      	ldr	r1, [r3, #4]
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	68db      	ldr	r3, [r3, #12]
 8005978:	461a      	mov	r2, r3
 800597a:	f000 fc8e 	bl	800629a <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	2150      	movs	r1, #80	; 0x50
 8005984:	4618      	mov	r0, r3
 8005986:	f000 fdb1 	bl	80064ec <TIM_ITRx_SetConfig>
    break;
 800598a:	e03b      	b.n	8005a04 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6818      	ldr	r0, [r3, #0]
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	6859      	ldr	r1, [r3, #4]
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	68db      	ldr	r3, [r3, #12]
 8005998:	461a      	mov	r2, r3
 800599a:	f000 fcf2 	bl	8006382 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	2160      	movs	r1, #96	; 0x60
 80059a4:	4618      	mov	r0, r3
 80059a6:	f000 fda1 	bl	80064ec <TIM_ITRx_SetConfig>
    break;
 80059aa:	e02b      	b.n	8005a04 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6818      	ldr	r0, [r3, #0]
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	6859      	ldr	r1, [r3, #4]
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	68db      	ldr	r3, [r3, #12]
 80059b8:	461a      	mov	r2, r3
 80059ba:	f000 fc6e 	bl	800629a <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	2140      	movs	r1, #64	; 0x40
 80059c4:	4618      	mov	r0, r3
 80059c6:	f000 fd91 	bl	80064ec <TIM_ITRx_SetConfig>
    break;
 80059ca:	e01b      	b.n	8005a04 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	2100      	movs	r1, #0
 80059d2:	4618      	mov	r0, r3
 80059d4:	f000 fd8a 	bl	80064ec <TIM_ITRx_SetConfig>
    break;
 80059d8:	e014      	b.n	8005a04 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	2110      	movs	r1, #16
 80059e0:	4618      	mov	r0, r3
 80059e2:	f000 fd83 	bl	80064ec <TIM_ITRx_SetConfig>
    break;
 80059e6:	e00d      	b.n	8005a04 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	2120      	movs	r1, #32
 80059ee:	4618      	mov	r0, r3
 80059f0:	f000 fd7c 	bl	80064ec <TIM_ITRx_SetConfig>
    break;
 80059f4:	e006      	b.n	8005a04 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	2130      	movs	r1, #48	; 0x30
 80059fc:	4618      	mov	r0, r3
 80059fe:	f000 fd75 	bl	80064ec <TIM_ITRx_SetConfig>
    break;
 8005a02:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2201      	movs	r2, #1
 8005a08:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2200      	movs	r2, #0
 8005a10:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8005a14:	2300      	movs	r3, #0
}
 8005a16:	4618      	mov	r0, r3
 8005a18:	3710      	adds	r7, #16
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	bd80      	pop	{r7, pc}

08005a1e <HAL_TIM_SlaveConfigSynchronization>:
  *         timer input or external trigger input) and the ) and the Slave 
  *         mode (Disable, Reset, Gated, Trigger, External clock mode 1). 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchronization(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef * sSlaveConfig)
{
 8005a1e:	b580      	push	{r7, lr}
 8005a20:	b082      	sub	sp, #8
 8005a22:	af00      	add	r7, sp, #0
 8005a24:	6078      	str	r0, [r7, #4]
 8005a26:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));
   
  __HAL_LOCK(htim);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005a2e:	2b01      	cmp	r3, #1
 8005a30:	d101      	bne.n	8005a36 <HAL_TIM_SlaveConfigSynchronization+0x18>
 8005a32:	2302      	movs	r3, #2
 8005a34:	e024      	b.n	8005a80 <HAL_TIM_SlaveConfigSynchronization+0x62>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2201      	movs	r2, #1
 8005a3a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2202      	movs	r2, #2
 8005a42:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  TIM_SlaveTimer_SetConfig(htim, sSlaveConfig);
 8005a46:	6839      	ldr	r1, [r7, #0]
 8005a48:	6878      	ldr	r0, [r7, #4]
 8005a4a:	f000 fb9b 	bl	8006184 <TIM_SlaveTimer_SetConfig>
  
  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	687a      	ldr	r2, [r7, #4]
 8005a54:	6812      	ldr	r2, [r2, #0]
 8005a56:	68d2      	ldr	r2, [r2, #12]
 8005a58:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a5c:	60da      	str	r2, [r3, #12]
  
  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	687a      	ldr	r2, [r7, #4]
 8005a64:	6812      	ldr	r2, [r2, #0]
 8005a66:	68d2      	ldr	r2, [r2, #12]
 8005a68:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005a6c:	60da      	str	r2, [r3, #12]
  
  htim->State = HAL_TIM_STATE_READY;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2201      	movs	r2, #1
 8005a72:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
     
  __HAL_UNLOCK(htim);  
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8005a7e:	2300      	movs	r3, #0
} 
 8005a80:	4618      	mov	r0, r3
 8005a82:	3708      	adds	r7, #8
 8005a84:	46bd      	mov	sp, r7
 8005a86:	bd80      	pop	{r7, pc}

08005a88 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005a88:	b480      	push	{r7}
 8005a8a:	b085      	sub	sp, #20
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
 8005a90:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8005a92:	2300      	movs	r3, #0
 8005a94:	60fb      	str	r3, [r7, #12]
  
  __HAL_LOCK(htim);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005a9c:	2b01      	cmp	r3, #1
 8005a9e:	d101      	bne.n	8005aa4 <HAL_TIM_ReadCapturedValue+0x1c>
 8005aa0:	2302      	movs	r3, #2
 8005aa2:	e03d      	b.n	8005b20 <HAL_TIM_ReadCapturedValue+0x98>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2201      	movs	r2, #1
 8005aa8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  switch (Channel)
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	2b0c      	cmp	r3, #12
 8005ab0:	d830      	bhi.n	8005b14 <HAL_TIM_ReadCapturedValue+0x8c>
 8005ab2:	a201      	add	r2, pc, #4	; (adr r2, 8005ab8 <HAL_TIM_ReadCapturedValue+0x30>)
 8005ab4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ab8:	08005aed 	.word	0x08005aed
 8005abc:	08005b15 	.word	0x08005b15
 8005ac0:	08005b15 	.word	0x08005b15
 8005ac4:	08005b15 	.word	0x08005b15
 8005ac8:	08005af7 	.word	0x08005af7
 8005acc:	08005b15 	.word	0x08005b15
 8005ad0:	08005b15 	.word	0x08005b15
 8005ad4:	08005b15 	.word	0x08005b15
 8005ad8:	08005b01 	.word	0x08005b01
 8005adc:	08005b15 	.word	0x08005b15
 8005ae0:	08005b15 	.word	0x08005b15
 8005ae4:	08005b15 	.word	0x08005b15
 8005ae8:	08005b0b 	.word	0x08005b0b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      
      /* Return the capture 1 value */
      tmpreg = htim->Instance->CCR1;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005af2:	60fb      	str	r3, [r7, #12]
      
      break;
 8005af4:	e00f      	b.n	8005b16 <HAL_TIM_ReadCapturedValue+0x8e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      
      /* Return the capture 2 value */
      tmpreg = htim->Instance->CCR2;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005afc:	60fb      	str	r3, [r7, #12]
      
      break;
 8005afe:	e00a      	b.n	8005b16 <HAL_TIM_ReadCapturedValue+0x8e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      
      /* Return the capture 3 value */
      tmpreg = htim->Instance->CCR3;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b06:	60fb      	str	r3, [r7, #12]
      
      break;
 8005b08:	e005      	b.n	8005b16 <HAL_TIM_ReadCapturedValue+0x8e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      
      /* Return the capture 4 value */
      tmpreg = htim->Instance->CCR4;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b10:	60fb      	str	r3, [r7, #12]
      
      break;
 8005b12:	e000      	b.n	8005b16 <HAL_TIM_ReadCapturedValue+0x8e>
    }
    
    default:
    break;  
 8005b14:	bf00      	nop
  }
     
  __HAL_UNLOCK(htim);  
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2200      	movs	r2, #0
 8005b1a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  return tmpreg;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
}
 8005b20:	4618      	mov	r0, r3
 8005b22:	3714      	adds	r7, #20
 8005b24:	46bd      	mov	sp, r7
 8005b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2a:	4770      	bx	lr

08005b2c <HAL_TIM_OC_DelayElapsedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005b2c:	b480      	push	{r7}
 8005b2e:	b083      	sub	sp, #12
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005b34:	bf00      	nop
 8005b36:	370c      	adds	r7, #12
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3e:	4770      	bx	lr

08005b40 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005b40:	b480      	push	{r7}
 8005b42:	b083      	sub	sp, #12
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005b48:	bf00      	nop
 8005b4a:	370c      	adds	r7, #12
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b52:	4770      	bx	lr

08005b54 <HAL_TIM_TriggerCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005b54:	b480      	push	{r7}
 8005b56:	b083      	sub	sp, #12
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005b5c:	bf00      	nop
 8005b5e:	370c      	adds	r7, #12
 8005b60:	46bd      	mov	sp, r7
 8005b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b66:	4770      	bx	lr

08005b68 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure pointer on TIM Time Base required parameters  
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005b68:	b480      	push	{r7}
 8005b6a:	b085      	sub	sp, #20
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
 8005b70:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8005b72:	2300      	movs	r3, #0
 8005b74:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	4a44      	ldr	r2, [pc, #272]	; (8005c90 <TIM_Base_SetConfig+0x128>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d013      	beq.n	8005bac <TIM_Base_SetConfig+0x44>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b8a:	d00f      	beq.n	8005bac <TIM_Base_SetConfig+0x44>
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	4a41      	ldr	r2, [pc, #260]	; (8005c94 <TIM_Base_SetConfig+0x12c>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d00b      	beq.n	8005bac <TIM_Base_SetConfig+0x44>
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	4a40      	ldr	r2, [pc, #256]	; (8005c98 <TIM_Base_SetConfig+0x130>)
 8005b98:	4293      	cmp	r3, r2
 8005b9a:	d007      	beq.n	8005bac <TIM_Base_SetConfig+0x44>
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	4a3f      	ldr	r2, [pc, #252]	; (8005c9c <TIM_Base_SetConfig+0x134>)
 8005ba0:	4293      	cmp	r3, r2
 8005ba2:	d003      	beq.n	8005bac <TIM_Base_SetConfig+0x44>
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	4a3e      	ldr	r2, [pc, #248]	; (8005ca0 <TIM_Base_SetConfig+0x138>)
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	d101      	bne.n	8005bb0 <TIM_Base_SetConfig+0x48>
 8005bac:	2301      	movs	r3, #1
 8005bae:	e000      	b.n	8005bb2 <TIM_Base_SetConfig+0x4a>
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d008      	beq.n	8005bc8 <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005bbc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	685b      	ldr	r3, [r3, #4]
 8005bc2:	68fa      	ldr	r2, [r7, #12]
 8005bc4:	4313      	orrs	r3, r2
 8005bc6:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	4a31      	ldr	r2, [pc, #196]	; (8005c90 <TIM_Base_SetConfig+0x128>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d02b      	beq.n	8005c28 <TIM_Base_SetConfig+0xc0>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bd6:	d027      	beq.n	8005c28 <TIM_Base_SetConfig+0xc0>
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	4a2e      	ldr	r2, [pc, #184]	; (8005c94 <TIM_Base_SetConfig+0x12c>)
 8005bdc:	4293      	cmp	r3, r2
 8005bde:	d023      	beq.n	8005c28 <TIM_Base_SetConfig+0xc0>
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	4a2d      	ldr	r2, [pc, #180]	; (8005c98 <TIM_Base_SetConfig+0x130>)
 8005be4:	4293      	cmp	r3, r2
 8005be6:	d01f      	beq.n	8005c28 <TIM_Base_SetConfig+0xc0>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	4a2c      	ldr	r2, [pc, #176]	; (8005c9c <TIM_Base_SetConfig+0x134>)
 8005bec:	4293      	cmp	r3, r2
 8005bee:	d01b      	beq.n	8005c28 <TIM_Base_SetConfig+0xc0>
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	4a2b      	ldr	r2, [pc, #172]	; (8005ca0 <TIM_Base_SetConfig+0x138>)
 8005bf4:	4293      	cmp	r3, r2
 8005bf6:	d017      	beq.n	8005c28 <TIM_Base_SetConfig+0xc0>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	4a2a      	ldr	r2, [pc, #168]	; (8005ca4 <TIM_Base_SetConfig+0x13c>)
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d013      	beq.n	8005c28 <TIM_Base_SetConfig+0xc0>
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	4a29      	ldr	r2, [pc, #164]	; (8005ca8 <TIM_Base_SetConfig+0x140>)
 8005c04:	4293      	cmp	r3, r2
 8005c06:	d00f      	beq.n	8005c28 <TIM_Base_SetConfig+0xc0>
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	4a28      	ldr	r2, [pc, #160]	; (8005cac <TIM_Base_SetConfig+0x144>)
 8005c0c:	4293      	cmp	r3, r2
 8005c0e:	d00b      	beq.n	8005c28 <TIM_Base_SetConfig+0xc0>
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	4a27      	ldr	r2, [pc, #156]	; (8005cb0 <TIM_Base_SetConfig+0x148>)
 8005c14:	4293      	cmp	r3, r2
 8005c16:	d007      	beq.n	8005c28 <TIM_Base_SetConfig+0xc0>
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	4a26      	ldr	r2, [pc, #152]	; (8005cb4 <TIM_Base_SetConfig+0x14c>)
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d003      	beq.n	8005c28 <TIM_Base_SetConfig+0xc0>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	4a25      	ldr	r2, [pc, #148]	; (8005cb8 <TIM_Base_SetConfig+0x150>)
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d101      	bne.n	8005c2c <TIM_Base_SetConfig+0xc4>
 8005c28:	2301      	movs	r3, #1
 8005c2a:	e000      	b.n	8005c2e <TIM_Base_SetConfig+0xc6>
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d008      	beq.n	8005c44 <TIM_Base_SetConfig+0xdc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	68db      	ldr	r3, [r3, #12]
 8005c3e:	68fa      	ldr	r2, [r7, #12]
 8005c40:	4313      	orrs	r3, r2
 8005c42:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	68fa      	ldr	r2, [r7, #12]
 8005c48:	601a      	str	r2, [r3, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	689a      	ldr	r2, [r3, #8]
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	681a      	ldr	r2, [r3, #0]
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	629a      	str	r2, [r3, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	4a0c      	ldr	r2, [pc, #48]	; (8005c90 <TIM_Base_SetConfig+0x128>)
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d003      	beq.n	8005c6a <TIM_Base_SetConfig+0x102>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	4a0e      	ldr	r2, [pc, #56]	; (8005ca0 <TIM_Base_SetConfig+0x138>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d101      	bne.n	8005c6e <TIM_Base_SetConfig+0x106>
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	e000      	b.n	8005c70 <TIM_Base_SetConfig+0x108>
 8005c6e:	2300      	movs	r3, #0
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d003      	beq.n	8005c7c <TIM_Base_SetConfig+0x114>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c74:	683b      	ldr	r3, [r7, #0]
 8005c76:	691a      	ldr	r2, [r3, #16]
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2201      	movs	r2, #1
 8005c80:	615a      	str	r2, [r3, #20]
}
 8005c82:	bf00      	nop
 8005c84:	3714      	adds	r7, #20
 8005c86:	46bd      	mov	sp, r7
 8005c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8c:	4770      	bx	lr
 8005c8e:	bf00      	nop
 8005c90:	40010000 	.word	0x40010000
 8005c94:	40000400 	.word	0x40000400
 8005c98:	40000800 	.word	0x40000800
 8005c9c:	40000c00 	.word	0x40000c00
 8005ca0:	40010400 	.word	0x40010400
 8005ca4:	40014000 	.word	0x40014000
 8005ca8:	40014400 	.word	0x40014400
 8005cac:	40014800 	.word	0x40014800
 8005cb0:	40001800 	.word	0x40001800
 8005cb4:	40001c00 	.word	0x40001c00
 8005cb8:	40002000 	.word	0x40002000

08005cbc <TIM_TI1_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	b087      	sub	sp, #28
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	60f8      	str	r0, [r7, #12]
 8005cc4:	60b9      	str	r1, [r7, #8]
 8005cc6:	607a      	str	r2, [r7, #4]
 8005cc8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 8005cca:	2300      	movs	r3, #0
 8005ccc:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8005cce:	2300      	movs	r3, #0
 8005cd0:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	6a1b      	ldr	r3, [r3, #32]
 8005cd6:	f023 0201 	bic.w	r2, r3, #1
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	699b      	ldr	r3, [r3, #24]
 8005ce2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	6a1b      	ldr	r3, [r3, #32]
 8005ce8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	4a2a      	ldr	r2, [pc, #168]	; (8005d98 <TIM_TI1_SetConfig+0xdc>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d01b      	beq.n	8005d2a <TIM_TI1_SetConfig+0x6e>
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cf8:	d017      	beq.n	8005d2a <TIM_TI1_SetConfig+0x6e>
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	4a27      	ldr	r2, [pc, #156]	; (8005d9c <TIM_TI1_SetConfig+0xe0>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d013      	beq.n	8005d2a <TIM_TI1_SetConfig+0x6e>
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	4a26      	ldr	r2, [pc, #152]	; (8005da0 <TIM_TI1_SetConfig+0xe4>)
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d00f      	beq.n	8005d2a <TIM_TI1_SetConfig+0x6e>
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	4a25      	ldr	r2, [pc, #148]	; (8005da4 <TIM_TI1_SetConfig+0xe8>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d00b      	beq.n	8005d2a <TIM_TI1_SetConfig+0x6e>
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	4a24      	ldr	r2, [pc, #144]	; (8005da8 <TIM_TI1_SetConfig+0xec>)
 8005d16:	4293      	cmp	r3, r2
 8005d18:	d007      	beq.n	8005d2a <TIM_TI1_SetConfig+0x6e>
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	4a23      	ldr	r2, [pc, #140]	; (8005dac <TIM_TI1_SetConfig+0xf0>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d003      	beq.n	8005d2a <TIM_TI1_SetConfig+0x6e>
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	4a22      	ldr	r2, [pc, #136]	; (8005db0 <TIM_TI1_SetConfig+0xf4>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d101      	bne.n	8005d2e <TIM_TI1_SetConfig+0x72>
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	e000      	b.n	8005d30 <TIM_TI1_SetConfig+0x74>
 8005d2e:	2300      	movs	r3, #0
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d008      	beq.n	8005d46 <TIM_TI1_SetConfig+0x8a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	f023 0303 	bic.w	r3, r3, #3
 8005d3a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005d3c:	697a      	ldr	r2, [r7, #20]
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	4313      	orrs	r3, r2
 8005d42:	617b      	str	r3, [r7, #20]
 8005d44:	e007      	b.n	8005d56 <TIM_TI1_SetConfig+0x9a>
  } 
  else
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005d46:	697b      	ldr	r3, [r7, #20]
 8005d48:	f023 0303 	bic.w	r3, r3, #3
 8005d4c:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	f043 0301 	orr.w	r3, r3, #1
 8005d54:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005d56:	697b      	ldr	r3, [r7, #20]
 8005d58:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005d5c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	011b      	lsls	r3, r3, #4
 8005d62:	b2db      	uxtb	r3, r3
 8005d64:	697a      	ldr	r2, [r7, #20]
 8005d66:	4313      	orrs	r3, r2
 8005d68:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005d6a:	693b      	ldr	r3, [r7, #16]
 8005d6c:	f023 030a 	bic.w	r3, r3, #10
 8005d70:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005d72:	68bb      	ldr	r3, [r7, #8]
 8005d74:	f003 030a 	and.w	r3, r3, #10
 8005d78:	693a      	ldr	r2, [r7, #16]
 8005d7a:	4313      	orrs	r3, r2
 8005d7c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	697a      	ldr	r2, [r7, #20]
 8005d82:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	693a      	ldr	r2, [r7, #16]
 8005d88:	621a      	str	r2, [r3, #32]
}
 8005d8a:	bf00      	nop
 8005d8c:	371c      	adds	r7, #28
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d94:	4770      	bx	lr
 8005d96:	bf00      	nop
 8005d98:	40010000 	.word	0x40010000
 8005d9c:	40000400 	.word	0x40000400
 8005da0:	40000800 	.word	0x40000800
 8005da4:	40000c00 	.word	0x40000c00
 8005da8:	40010400 	.word	0x40010400
 8005dac:	40014000 	.word	0x40014000
 8005db0:	40001800 	.word	0x40001800

08005db4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005db4:	b480      	push	{r7}
 8005db6:	b087      	sub	sp, #28
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
 8005dbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8005dbe:	2300      	movs	r3, #0
 8005dc0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	613b      	str	r3, [r7, #16]
   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6a1b      	ldr	r3, [r3, #32]
 8005dce:	f023 0210 	bic.w	r2, r3, #16
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6a1b      	ldr	r3, [r3, #32]
 8005dda:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	685b      	ldr	r3, [r3, #4]
 8005de0:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	699b      	ldr	r3, [r3, #24]
 8005de6:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005dee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005df6:	60fb      	str	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	021b      	lsls	r3, r3, #8
 8005dfe:	68fa      	ldr	r2, [r7, #12]
 8005e00:	4313      	orrs	r3, r2
 8005e02:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005e04:	697b      	ldr	r3, [r7, #20]
 8005e06:	f023 0320 	bic.w	r3, r3, #32
 8005e0a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	689b      	ldr	r3, [r3, #8]
 8005e10:	011b      	lsls	r3, r3, #4
 8005e12:	697a      	ldr	r2, [r7, #20]
 8005e14:	4313      	orrs	r3, r2
 8005e16:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	4a20      	ldr	r2, [pc, #128]	; (8005e9c <TIM_OC2_SetConfig+0xe8>)
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d003      	beq.n	8005e28 <TIM_OC2_SetConfig+0x74>
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	4a1f      	ldr	r2, [pc, #124]	; (8005ea0 <TIM_OC2_SetConfig+0xec>)
 8005e24:	4293      	cmp	r3, r2
 8005e26:	d101      	bne.n	8005e2c <TIM_OC2_SetConfig+0x78>
 8005e28:	2301      	movs	r3, #1
 8005e2a:	e000      	b.n	8005e2e <TIM_OC2_SetConfig+0x7a>
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d021      	beq.n	8005e76 <TIM_OC2_SetConfig+0xc2>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005e32:	697b      	ldr	r3, [r7, #20]
 8005e34:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e38:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	68db      	ldr	r3, [r3, #12]
 8005e3e:	011b      	lsls	r3, r3, #4
 8005e40:	697a      	ldr	r2, [r7, #20]
 8005e42:	4313      	orrs	r3, r2
 8005e44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005e46:	697b      	ldr	r3, [r7, #20]
 8005e48:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005e4c:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005e4e:	693b      	ldr	r3, [r7, #16]
 8005e50:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005e54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005e56:	693b      	ldr	r3, [r7, #16]
 8005e58:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005e5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	695b      	ldr	r3, [r3, #20]
 8005e62:	009b      	lsls	r3, r3, #2
 8005e64:	693a      	ldr	r2, [r7, #16]
 8005e66:	4313      	orrs	r3, r2
 8005e68:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	699b      	ldr	r3, [r3, #24]
 8005e6e:	009b      	lsls	r3, r3, #2
 8005e70:	693a      	ldr	r2, [r7, #16]
 8005e72:	4313      	orrs	r3, r2
 8005e74:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	693a      	ldr	r2, [r7, #16]
 8005e7a:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	68fa      	ldr	r2, [r7, #12]
 8005e80:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	685a      	ldr	r2, [r3, #4]
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	697a      	ldr	r2, [r7, #20]
 8005e8e:	621a      	str	r2, [r3, #32]
}
 8005e90:	bf00      	nop
 8005e92:	371c      	adds	r7, #28
 8005e94:	46bd      	mov	sp, r7
 8005e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9a:	4770      	bx	lr
 8005e9c:	40010000 	.word	0x40010000
 8005ea0:	40010400 	.word	0x40010400

08005ea4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005ea4:	b480      	push	{r7}
 8005ea6:	b087      	sub	sp, #28
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	60f8      	str	r0, [r7, #12]
 8005eac:	60b9      	str	r1, [r7, #8]
 8005eae:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8005eb4:	2201      	movs	r2, #1
 8005eb6:	68bb      	ldr	r3, [r7, #8]
 8005eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8005ebc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	6a1a      	ldr	r2, [r3, #32]
 8005ec2:	697b      	ldr	r3, [r7, #20]
 8005ec4:	43db      	mvns	r3, r3
 8005ec6:	401a      	ands	r2, r3
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	6a1a      	ldr	r2, [r3, #32]
 8005ed0:	6879      	ldr	r1, [r7, #4]
 8005ed2:	68bb      	ldr	r3, [r7, #8]
 8005ed4:	fa01 f303 	lsl.w	r3, r1, r3
 8005ed8:	431a      	orrs	r2, r3
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	621a      	str	r2, [r3, #32]
}
 8005ede:	bf00      	nop
 8005ee0:	371c      	adds	r7, #28
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee8:	4770      	bx	lr
	...

08005eec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005eec:	b480      	push	{r7}
 8005eee:	b087      	sub	sp, #28
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]
 8005ef4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8005efa:	2300      	movs	r3, #0
 8005efc:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;  
 8005efe:	2300      	movs	r3, #0
 8005f00:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6a1b      	ldr	r3, [r3, #32]
 8005f06:	f023 0201 	bic.w	r2, r3, #1
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6a1b      	ldr	r3, [r3, #32]
 8005f12:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	685b      	ldr	r3, [r3, #4]
 8005f18:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	699b      	ldr	r3, [r3, #24]
 8005f1e:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	f023 0303 	bic.w	r3, r3, #3
 8005f2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	68fa      	ldr	r2, [r7, #12]
 8005f36:	4313      	orrs	r3, r2
 8005f38:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005f3a:	697b      	ldr	r3, [r7, #20]
 8005f3c:	f023 0302 	bic.w	r3, r3, #2
 8005f40:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	689b      	ldr	r3, [r3, #8]
 8005f46:	697a      	ldr	r2, [r7, #20]
 8005f48:	4313      	orrs	r3, r2
 8005f4a:	617b      	str	r3, [r7, #20]

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	4a1f      	ldr	r2, [pc, #124]	; (8005fcc <TIM_OC1_SetConfig+0xe0>)
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d003      	beq.n	8005f5c <TIM_OC1_SetConfig+0x70>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	4a1e      	ldr	r2, [pc, #120]	; (8005fd0 <TIM_OC1_SetConfig+0xe4>)
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d101      	bne.n	8005f60 <TIM_OC1_SetConfig+0x74>
 8005f5c:	2301      	movs	r3, #1
 8005f5e:	e000      	b.n	8005f62 <TIM_OC1_SetConfig+0x76>
 8005f60:	2300      	movs	r3, #0
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d01e      	beq.n	8005fa4 <TIM_OC1_SetConfig+0xb8>
  {   
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005f66:	697b      	ldr	r3, [r7, #20]
 8005f68:	f023 0308 	bic.w	r3, r3, #8
 8005f6c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005f6e:	683b      	ldr	r3, [r7, #0]
 8005f70:	68db      	ldr	r3, [r3, #12]
 8005f72:	697a      	ldr	r2, [r7, #20]
 8005f74:	4313      	orrs	r3, r2
 8005f76:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005f78:	697b      	ldr	r3, [r7, #20]
 8005f7a:	f023 0304 	bic.w	r3, r3, #4
 8005f7e:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005f80:	693b      	ldr	r3, [r7, #16]
 8005f82:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005f86:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005f88:	693b      	ldr	r3, [r7, #16]
 8005f8a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005f8e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	695b      	ldr	r3, [r3, #20]
 8005f94:	693a      	ldr	r2, [r7, #16]
 8005f96:	4313      	orrs	r3, r2
 8005f98:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	699b      	ldr	r3, [r3, #24]
 8005f9e:	693a      	ldr	r2, [r7, #16]
 8005fa0:	4313      	orrs	r3, r2
 8005fa2:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	693a      	ldr	r2, [r7, #16]
 8005fa8:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	68fa      	ldr	r2, [r7, #12]
 8005fae:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005fb0:	683b      	ldr	r3, [r7, #0]
 8005fb2:	685a      	ldr	r2, [r3, #4]
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	697a      	ldr	r2, [r7, #20]
 8005fbc:	621a      	str	r2, [r3, #32]
} 
 8005fbe:	bf00      	nop
 8005fc0:	371c      	adds	r7, #28
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc8:	4770      	bx	lr
 8005fca:	bf00      	nop
 8005fcc:	40010000 	.word	0x40010000
 8005fd0:	40010400 	.word	0x40010400

08005fd4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005fd4:	b480      	push	{r7}
 8005fd6:	b087      	sub	sp, #28
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
 8005fdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8005fde:	2300      	movs	r3, #0
 8005fe0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;   
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6a1b      	ldr	r3, [r3, #32]
 8005fee:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	6a1b      	ldr	r3, [r3, #32]
 8005ffa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	685b      	ldr	r3, [r3, #4]
 8006000:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	69db      	ldr	r3, [r3, #28]
 8006006:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800600e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	f023 0303 	bic.w	r3, r3, #3
 8006016:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	68fa      	ldr	r2, [r7, #12]
 800601e:	4313      	orrs	r3, r2
 8006020:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006022:	697b      	ldr	r3, [r7, #20]
 8006024:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006028:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800602a:	683b      	ldr	r3, [r7, #0]
 800602c:	689b      	ldr	r3, [r3, #8]
 800602e:	021b      	lsls	r3, r3, #8
 8006030:	697a      	ldr	r2, [r7, #20]
 8006032:	4313      	orrs	r3, r2
 8006034:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	4a20      	ldr	r2, [pc, #128]	; (80060bc <TIM_OC3_SetConfig+0xe8>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d003      	beq.n	8006046 <TIM_OC3_SetConfig+0x72>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	4a1f      	ldr	r2, [pc, #124]	; (80060c0 <TIM_OC3_SetConfig+0xec>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d101      	bne.n	800604a <TIM_OC3_SetConfig+0x76>
 8006046:	2301      	movs	r3, #1
 8006048:	e000      	b.n	800604c <TIM_OC3_SetConfig+0x78>
 800604a:	2300      	movs	r3, #0
 800604c:	2b00      	cmp	r3, #0
 800604e:	d021      	beq.n	8006094 <TIM_OC3_SetConfig+0xc0>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006050:	697b      	ldr	r3, [r7, #20]
 8006052:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006056:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	68db      	ldr	r3, [r3, #12]
 800605c:	021b      	lsls	r3, r3, #8
 800605e:	697a      	ldr	r2, [r7, #20]
 8006060:	4313      	orrs	r3, r2
 8006062:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006064:	697b      	ldr	r3, [r7, #20]
 8006066:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800606a:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800606c:	693b      	ldr	r3, [r7, #16]
 800606e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006072:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006074:	693b      	ldr	r3, [r7, #16]
 8006076:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800607a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800607c:	683b      	ldr	r3, [r7, #0]
 800607e:	695b      	ldr	r3, [r3, #20]
 8006080:	011b      	lsls	r3, r3, #4
 8006082:	693a      	ldr	r2, [r7, #16]
 8006084:	4313      	orrs	r3, r2
 8006086:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	699b      	ldr	r3, [r3, #24]
 800608c:	011b      	lsls	r3, r3, #4
 800608e:	693a      	ldr	r2, [r7, #16]
 8006090:	4313      	orrs	r3, r2
 8006092:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	693a      	ldr	r2, [r7, #16]
 8006098:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	68fa      	ldr	r2, [r7, #12]
 800609e:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80060a0:	683b      	ldr	r3, [r7, #0]
 80060a2:	685a      	ldr	r2, [r3, #4]
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	697a      	ldr	r2, [r7, #20]
 80060ac:	621a      	str	r2, [r3, #32]
}
 80060ae:	bf00      	nop
 80060b0:	371c      	adds	r7, #28
 80060b2:	46bd      	mov	sp, r7
 80060b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b8:	4770      	bx	lr
 80060ba:	bf00      	nop
 80060bc:	40010000 	.word	0x40010000
 80060c0:	40010400 	.word	0x40010400

080060c4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80060c4:	b480      	push	{r7}
 80060c6:	b087      	sub	sp, #28
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
 80060cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80060ce:	2300      	movs	r3, #0
 80060d0:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 80060d2:	2300      	movs	r3, #0
 80060d4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 80060d6:	2300      	movs	r3, #0
 80060d8:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6a1b      	ldr	r3, [r3, #32]
 80060de:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	6a1b      	ldr	r3, [r3, #32]
 80060ea:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	617b      	str	r3, [r7, #20]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	69db      	ldr	r3, [r3, #28]
 80060f6:	613b      	str	r3, [r7, #16]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80060f8:	693b      	ldr	r3, [r7, #16]
 80060fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80060fe:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006100:	693b      	ldr	r3, [r7, #16]
 8006102:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006106:	613b      	str	r3, [r7, #16]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	021b      	lsls	r3, r3, #8
 800610e:	693a      	ldr	r2, [r7, #16]
 8006110:	4313      	orrs	r3, r2
 8006112:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800611a:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800611c:	683b      	ldr	r3, [r7, #0]
 800611e:	689b      	ldr	r3, [r3, #8]
 8006120:	031b      	lsls	r3, r3, #12
 8006122:	68fa      	ldr	r2, [r7, #12]
 8006124:	4313      	orrs	r3, r2
 8006126:	60fb      	str	r3, [r7, #12]
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	4a14      	ldr	r2, [pc, #80]	; (800617c <TIM_OC4_SetConfig+0xb8>)
 800612c:	4293      	cmp	r3, r2
 800612e:	d003      	beq.n	8006138 <TIM_OC4_SetConfig+0x74>
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	4a13      	ldr	r2, [pc, #76]	; (8006180 <TIM_OC4_SetConfig+0xbc>)
 8006134:	4293      	cmp	r3, r2
 8006136:	d101      	bne.n	800613c <TIM_OC4_SetConfig+0x78>
 8006138:	2301      	movs	r3, #1
 800613a:	e000      	b.n	800613e <TIM_OC4_SetConfig+0x7a>
 800613c:	2300      	movs	r3, #0
 800613e:	2b00      	cmp	r3, #0
 8006140:	d009      	beq.n	8006156 <TIM_OC4_SetConfig+0x92>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006142:	697b      	ldr	r3, [r7, #20]
 8006144:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006148:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800614a:	683b      	ldr	r3, [r7, #0]
 800614c:	695b      	ldr	r3, [r3, #20]
 800614e:	019b      	lsls	r3, r3, #6
 8006150:	697a      	ldr	r2, [r7, #20]
 8006152:	4313      	orrs	r3, r2
 8006154:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	697a      	ldr	r2, [r7, #20]
 800615a:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	693a      	ldr	r2, [r7, #16]
 8006160:	61da      	str	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	685a      	ldr	r2, [r3, #4]
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	68fa      	ldr	r2, [r7, #12]
 800616e:	621a      	str	r2, [r3, #32]
}
 8006170:	bf00      	nop
 8006172:	371c      	adds	r7, #28
 8006174:	46bd      	mov	sp, r7
 8006176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617a:	4770      	bx	lr
 800617c:	40010000 	.word	0x40010000
 8006180:	40010400 	.word	0x40010400

08006184 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig The slave configuration structure
  * @retval None
  */
static void TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                              TIM_SlaveConfigTypeDef * sSlaveConfig)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b086      	sub	sp, #24
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
 800618c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 800618e:	2300      	movs	r3, #0
 8006190:	617b      	str	r3, [r7, #20]
  uint32_t tmpccmr1 = 0U;
 8006192:	2300      	movs	r3, #0
 8006194:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8006196:	2300      	movs	r3, #0
 8006198:	60fb      	str	r3, [r7, #12]

 /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	689b      	ldr	r3, [r3, #8]
 80061a0:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80061a2:	697b      	ldr	r3, [r7, #20]
 80061a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061a8:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	685b      	ldr	r3, [r3, #4]
 80061ae:	697a      	ldr	r2, [r7, #20]
 80061b0:	4313      	orrs	r3, r2
 80061b2:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80061b4:	697b      	ldr	r3, [r7, #20]
 80061b6:	f023 0307 	bic.w	r3, r3, #7
 80061ba:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	697a      	ldr	r2, [r7, #20]
 80061c2:	4313      	orrs	r3, r2
 80061c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	697a      	ldr	r2, [r7, #20]
 80061cc:	609a      	str	r2, [r3, #8]
  
  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	685b      	ldr	r3, [r3, #4]
 80061d2:	2b30      	cmp	r3, #48	; 0x30
 80061d4:	d056      	beq.n	8006284 <TIM_SlaveTimer_SetConfig+0x100>
 80061d6:	2b30      	cmp	r3, #48	; 0x30
 80061d8:	d806      	bhi.n	80061e8 <TIM_SlaveTimer_SetConfig+0x64>
 80061da:	2b10      	cmp	r3, #16
 80061dc:	d054      	beq.n	8006288 <TIM_SlaveTimer_SetConfig+0x104>
 80061de:	2b20      	cmp	r3, #32
 80061e0:	d054      	beq.n	800628c <TIM_SlaveTimer_SetConfig+0x108>
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d054      	beq.n	8006290 <TIM_SlaveTimer_SetConfig+0x10c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
    }
    break;
       
  default:
    break;
 80061e6:	e054      	b.n	8006292 <TIM_SlaveTimer_SetConfig+0x10e>
  switch (sSlaveConfig->InputTrigger)
 80061e8:	2b50      	cmp	r3, #80	; 0x50
 80061ea:	d037      	beq.n	800625c <TIM_SlaveTimer_SetConfig+0xd8>
 80061ec:	2b50      	cmp	r3, #80	; 0x50
 80061ee:	d802      	bhi.n	80061f6 <TIM_SlaveTimer_SetConfig+0x72>
 80061f0:	2b40      	cmp	r3, #64	; 0x40
 80061f2:	d010      	beq.n	8006216 <TIM_SlaveTimer_SetConfig+0x92>
    break;
 80061f4:	e04d      	b.n	8006292 <TIM_SlaveTimer_SetConfig+0x10e>
  switch (sSlaveConfig->InputTrigger)
 80061f6:	2b60      	cmp	r3, #96	; 0x60
 80061f8:	d03a      	beq.n	8006270 <TIM_SlaveTimer_SetConfig+0xec>
 80061fa:	2b70      	cmp	r3, #112	; 0x70
 80061fc:	d000      	beq.n	8006200 <TIM_SlaveTimer_SetConfig+0x7c>
    break;
 80061fe:	e048      	b.n	8006292 <TIM_SlaveTimer_SetConfig+0x10e>
      TIM_ETR_SetConfig(htim->Instance, 
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6818      	ldr	r0, [r3, #0]
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	68d9      	ldr	r1, [r3, #12]
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	689a      	ldr	r2, [r3, #8]
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	691b      	ldr	r3, [r3, #16]
 8006210:	f000 f98c 	bl	800652c <TIM_ETR_SetConfig>
    break;
 8006214:	e03d      	b.n	8006292 <TIM_SlaveTimer_SetConfig+0x10e>
      tmpccer = htim->Instance->CCER;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	6a1b      	ldr	r3, [r3, #32]
 800621c:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	687a      	ldr	r2, [r7, #4]
 8006224:	6812      	ldr	r2, [r2, #0]
 8006226:	6a12      	ldr	r2, [r2, #32]
 8006228:	f022 0201 	bic.w	r2, r2, #1
 800622c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;    
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	699b      	ldr	r3, [r3, #24]
 8006234:	613b      	str	r3, [r7, #16]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006236:	693b      	ldr	r3, [r7, #16]
 8006238:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800623c:	613b      	str	r3, [r7, #16]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	691b      	ldr	r3, [r3, #16]
 8006242:	011b      	lsls	r3, r3, #4
 8006244:	693a      	ldr	r2, [r7, #16]
 8006246:	4313      	orrs	r3, r2
 8006248:	613b      	str	r3, [r7, #16]
      htim->Instance->CCMR1 = tmpccmr1;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	693a      	ldr	r2, [r7, #16]
 8006250:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;                               
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	68fa      	ldr	r2, [r7, #12]
 8006258:	621a      	str	r2, [r3, #32]
    break;
 800625a:	e01a      	b.n	8006292 <TIM_SlaveTimer_SetConfig+0x10e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	6818      	ldr	r0, [r3, #0]
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	6899      	ldr	r1, [r3, #8]
 8006264:	683b      	ldr	r3, [r7, #0]
 8006266:	691b      	ldr	r3, [r3, #16]
 8006268:	461a      	mov	r2, r3
 800626a:	f000 f816 	bl	800629a <TIM_TI1_ConfigInputStage>
    break;
 800626e:	e010      	b.n	8006292 <TIM_SlaveTimer_SetConfig+0x10e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	6818      	ldr	r0, [r3, #0]
 8006274:	683b      	ldr	r3, [r7, #0]
 8006276:	6899      	ldr	r1, [r3, #8]
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	691b      	ldr	r3, [r3, #16]
 800627c:	461a      	mov	r2, r3
 800627e:	f000 f880 	bl	8006382 <TIM_TI2_ConfigInputStage>
    break;
 8006282:	e006      	b.n	8006292 <TIM_SlaveTimer_SetConfig+0x10e>
    break;
 8006284:	bf00      	nop
 8006286:	e004      	b.n	8006292 <TIM_SlaveTimer_SetConfig+0x10e>
    break;
 8006288:	bf00      	nop
 800628a:	e002      	b.n	8006292 <TIM_SlaveTimer_SetConfig+0x10e>
    break;
 800628c:	bf00      	nop
 800628e:	e000      	b.n	8006292 <TIM_SlaveTimer_SetConfig+0x10e>
    break;
 8006290:	bf00      	nop
  }
}
 8006292:	bf00      	nop
 8006294:	3718      	adds	r7, #24
 8006296:	46bd      	mov	sp, r7
 8006298:	bd80      	pop	{r7, pc}

0800629a <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800629a:	b480      	push	{r7}
 800629c:	b087      	sub	sp, #28
 800629e:	af00      	add	r7, sp, #0
 80062a0:	60f8      	str	r0, [r7, #12]
 80062a2:	60b9      	str	r1, [r7, #8]
 80062a4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 80062a6:	2300      	movs	r3, #0
 80062a8:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 80062aa:	2300      	movs	r3, #0
 80062ac:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	6a1b      	ldr	r3, [r3, #32]
 80062b2:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	6a1b      	ldr	r3, [r3, #32]
 80062b8:	f023 0201 	bic.w	r2, r3, #1
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	699b      	ldr	r3, [r3, #24]
 80062c4:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80062c6:	697b      	ldr	r3, [r7, #20]
 80062c8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80062cc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	011b      	lsls	r3, r3, #4
 80062d2:	697a      	ldr	r2, [r7, #20]
 80062d4:	4313      	orrs	r3, r2
 80062d6:	617b      	str	r3, [r7, #20]
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80062d8:	693b      	ldr	r3, [r7, #16]
 80062da:	f023 030a 	bic.w	r3, r3, #10
 80062de:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 80062e0:	693a      	ldr	r2, [r7, #16]
 80062e2:	68bb      	ldr	r3, [r7, #8]
 80062e4:	4313      	orrs	r3, r2
 80062e6:	613b      	str	r3, [r7, #16]
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	697a      	ldr	r2, [r7, #20]
 80062ec:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	693a      	ldr	r2, [r7, #16]
 80062f2:	621a      	str	r2, [r3, #32]
}
 80062f4:	bf00      	nop
 80062f6:	371c      	adds	r7, #28
 80062f8:	46bd      	mov	sp, r7
 80062fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fe:	4770      	bx	lr

08006300 <TIM_TI2_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006300:	b480      	push	{r7}
 8006302:	b087      	sub	sp, #28
 8006304:	af00      	add	r7, sp, #0
 8006306:	60f8      	str	r0, [r7, #12]
 8006308:	60b9      	str	r1, [r7, #8]
 800630a:	607a      	str	r2, [r7, #4]
 800630c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 800630e:	2300      	movs	r3, #0
 8006310:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8006312:	2300      	movs	r3, #0
 8006314:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	6a1b      	ldr	r3, [r3, #32]
 800631a:	f023 0210 	bic.w	r2, r3, #16
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	699b      	ldr	r3, [r3, #24]
 8006326:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	6a1b      	ldr	r3, [r3, #32]
 800632c:	613b      	str	r3, [r7, #16]
  
  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800632e:	697b      	ldr	r3, [r7, #20]
 8006330:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006334:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	021b      	lsls	r3, r3, #8
 800633a:	697a      	ldr	r2, [r7, #20]
 800633c:	4313      	orrs	r3, r2
 800633e:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006340:	697b      	ldr	r3, [r7, #20]
 8006342:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006346:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	031b      	lsls	r3, r3, #12
 800634c:	b29b      	uxth	r3, r3
 800634e:	697a      	ldr	r2, [r7, #20]
 8006350:	4313      	orrs	r3, r2
 8006352:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006354:	693b      	ldr	r3, [r7, #16]
 8006356:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800635a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800635c:	68bb      	ldr	r3, [r7, #8]
 800635e:	011b      	lsls	r3, r3, #4
 8006360:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8006364:	693a      	ldr	r2, [r7, #16]
 8006366:	4313      	orrs	r3, r2
 8006368:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	697a      	ldr	r2, [r7, #20]
 800636e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	693a      	ldr	r2, [r7, #16]
 8006374:	621a      	str	r2, [r3, #32]
}
 8006376:	bf00      	nop
 8006378:	371c      	adds	r7, #28
 800637a:	46bd      	mov	sp, r7
 800637c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006380:	4770      	bx	lr

08006382 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006382:	b480      	push	{r7}
 8006384:	b087      	sub	sp, #28
 8006386:	af00      	add	r7, sp, #0
 8006388:	60f8      	str	r0, [r7, #12]
 800638a:	60b9      	str	r1, [r7, #8]
 800638c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 800638e:	2300      	movs	r3, #0
 8006390:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8006392:	2300      	movs	r3, #0
 8006394:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	6a1b      	ldr	r3, [r3, #32]
 800639a:	f023 0210 	bic.w	r2, r3, #16
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	699b      	ldr	r3, [r3, #24]
 80063a6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	6a1b      	ldr	r3, [r3, #32]
 80063ac:	613b      	str	r3, [r7, #16]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80063ae:	697b      	ldr	r3, [r7, #20]
 80063b0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80063b4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	031b      	lsls	r3, r3, #12
 80063ba:	697a      	ldr	r2, [r7, #20]
 80063bc:	4313      	orrs	r3, r2
 80063be:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80063c0:	693b      	ldr	r3, [r7, #16]
 80063c2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80063c6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80063c8:	68bb      	ldr	r3, [r7, #8]
 80063ca:	011b      	lsls	r3, r3, #4
 80063cc:	693a      	ldr	r2, [r7, #16]
 80063ce:	4313      	orrs	r3, r2
 80063d0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	697a      	ldr	r2, [r7, #20]
 80063d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	693a      	ldr	r2, [r7, #16]
 80063dc:	621a      	str	r2, [r3, #32]
}
 80063de:	bf00      	nop
 80063e0:	371c      	adds	r7, #28
 80063e2:	46bd      	mov	sp, r7
 80063e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e8:	4770      	bx	lr

080063ea <TIM_TI3_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80063ea:	b480      	push	{r7}
 80063ec:	b087      	sub	sp, #28
 80063ee:	af00      	add	r7, sp, #0
 80063f0:	60f8      	str	r0, [r7, #12]
 80063f2:	60b9      	str	r1, [r7, #8]
 80063f4:	607a      	str	r2, [r7, #4]
 80063f6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 80063f8:	2300      	movs	r3, #0
 80063fa:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 80063fc:	2300      	movs	r3, #0
 80063fe:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	6a1b      	ldr	r3, [r3, #32]
 8006404:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	69db      	ldr	r3, [r3, #28]
 8006410:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	6a1b      	ldr	r3, [r3, #32]
 8006416:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006418:	697b      	ldr	r3, [r7, #20]
 800641a:	f023 0303 	bic.w	r3, r3, #3
 800641e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8006420:	697a      	ldr	r2, [r7, #20]
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	4313      	orrs	r3, r2
 8006426:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006428:	697b      	ldr	r3, [r7, #20]
 800642a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800642e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006430:	683b      	ldr	r3, [r7, #0]
 8006432:	011b      	lsls	r3, r3, #4
 8006434:	b2db      	uxtb	r3, r3
 8006436:	697a      	ldr	r2, [r7, #20]
 8006438:	4313      	orrs	r3, r2
 800643a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800643c:	693b      	ldr	r3, [r7, #16]
 800643e:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8006442:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	021b      	lsls	r3, r3, #8
 8006448:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800644c:	693a      	ldr	r2, [r7, #16]
 800644e:	4313      	orrs	r3, r2
 8006450:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	697a      	ldr	r2, [r7, #20]
 8006456:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	693a      	ldr	r2, [r7, #16]
 800645c:	621a      	str	r2, [r3, #32]
}
 800645e:	bf00      	nop
 8006460:	371c      	adds	r7, #28
 8006462:	46bd      	mov	sp, r7
 8006464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006468:	4770      	bx	lr

0800646a <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800646a:	b480      	push	{r7}
 800646c:	b087      	sub	sp, #28
 800646e:	af00      	add	r7, sp, #0
 8006470:	60f8      	str	r0, [r7, #12]
 8006472:	60b9      	str	r1, [r7, #8]
 8006474:	607a      	str	r2, [r7, #4]
 8006476:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 8006478:	2300      	movs	r3, #0
 800647a:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800647c:	2300      	movs	r3, #0
 800647e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	6a1b      	ldr	r3, [r3, #32]
 8006484:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	69db      	ldr	r3, [r3, #28]
 8006490:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	6a1b      	ldr	r3, [r3, #32]
 8006496:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006498:	697b      	ldr	r3, [r7, #20]
 800649a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800649e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	021b      	lsls	r3, r3, #8
 80064a4:	697a      	ldr	r2, [r7, #20]
 80064a6:	4313      	orrs	r3, r2
 80064a8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80064aa:	697b      	ldr	r3, [r7, #20]
 80064ac:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80064b0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80064b2:	683b      	ldr	r3, [r7, #0]
 80064b4:	031b      	lsls	r3, r3, #12
 80064b6:	b29b      	uxth	r3, r3
 80064b8:	697a      	ldr	r2, [r7, #20]
 80064ba:	4313      	orrs	r3, r2
 80064bc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80064be:	693b      	ldr	r3, [r7, #16]
 80064c0:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80064c4:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80064c6:	68bb      	ldr	r3, [r7, #8]
 80064c8:	031b      	lsls	r3, r3, #12
 80064ca:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80064ce:	693a      	ldr	r2, [r7, #16]
 80064d0:	4313      	orrs	r3, r2
 80064d2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	697a      	ldr	r2, [r7, #20]
 80064d8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	693a      	ldr	r2, [r7, #16]
 80064de:	621a      	str	r2, [r3, #32]
}
 80064e0:	bf00      	nop
 80064e2:	371c      	adds	r7, #28
 80064e4:	46bd      	mov	sp, r7
 80064e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ea:	4770      	bx	lr

080064ec <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
 80064ec:	b480      	push	{r7}
 80064ee:	b085      	sub	sp, #20
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
 80064f4:	460b      	mov	r3, r1
 80064f6:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 80064f8:	2300      	movs	r3, #0
 80064fa:	60fb      	str	r3, [r7, #12]
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	689b      	ldr	r3, [r3, #8]
 8006500:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006508:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 800650a:	887b      	ldrh	r3, [r7, #2]
 800650c:	f043 0307 	orr.w	r3, r3, #7
 8006510:	b29b      	uxth	r3, r3
 8006512:	461a      	mov	r2, r3
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	4313      	orrs	r3, r2
 8006518:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	68fa      	ldr	r2, [r7, #12]
 800651e:	609a      	str	r2, [r3, #8]
}
 8006520:	bf00      	nop
 8006522:	3714      	adds	r7, #20
 8006524:	46bd      	mov	sp, r7
 8006526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652a:	4770      	bx	lr

0800652c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800652c:	b480      	push	{r7}
 800652e:	b087      	sub	sp, #28
 8006530:	af00      	add	r7, sp, #0
 8006532:	60f8      	str	r0, [r7, #12]
 8006534:	60b9      	str	r1, [r7, #8]
 8006536:	607a      	str	r2, [r7, #4]
 8006538:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 800653a:	2300      	movs	r3, #0
 800653c:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	689b      	ldr	r3, [r3, #8]
 8006542:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006544:	697b      	ldr	r3, [r7, #20]
 8006546:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800654a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	021a      	lsls	r2, r3, #8
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	431a      	orrs	r2, r3
 8006554:	68bb      	ldr	r3, [r7, #8]
 8006556:	4313      	orrs	r3, r2
 8006558:	697a      	ldr	r2, [r7, #20]
 800655a:	4313      	orrs	r3, r2
 800655c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	697a      	ldr	r2, [r7, #20]
 8006562:	609a      	str	r2, [r3, #8]
} 
 8006564:	bf00      	nop
 8006566:	371c      	adds	r7, #28
 8006568:	46bd      	mov	sp, r7
 800656a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656e:	4770      	bx	lr

08006570 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8006570:	b480      	push	{r7}
 8006572:	b083      	sub	sp, #12
 8006574:	af00      	add	r7, sp, #0
 8006576:	6078      	str	r0, [r7, #4]
 8006578:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006580:	2b01      	cmp	r3, #1
 8006582:	d101      	bne.n	8006588 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006584:	2302      	movs	r3, #2
 8006586:	e032      	b.n	80065ee <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2201      	movs	r2, #1
 800658c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2202      	movs	r2, #2
 8006594:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	687a      	ldr	r2, [r7, #4]
 800659e:	6812      	ldr	r2, [r2, #0]
 80065a0:	6852      	ldr	r2, [r2, #4]
 80065a2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80065a6:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	687a      	ldr	r2, [r7, #4]
 80065ae:	6812      	ldr	r2, [r2, #0]
 80065b0:	6851      	ldr	r1, [r2, #4]
 80065b2:	683a      	ldr	r2, [r7, #0]
 80065b4:	6812      	ldr	r2, [r2, #0]
 80065b6:	430a      	orrs	r2, r1
 80065b8:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	687a      	ldr	r2, [r7, #4]
 80065c0:	6812      	ldr	r2, [r2, #0]
 80065c2:	6892      	ldr	r2, [r2, #8]
 80065c4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80065c8:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	687a      	ldr	r2, [r7, #4]
 80065d0:	6812      	ldr	r2, [r2, #0]
 80065d2:	6891      	ldr	r1, [r2, #8]
 80065d4:	683a      	ldr	r2, [r7, #0]
 80065d6:	6852      	ldr	r2, [r2, #4]
 80065d8:	430a      	orrs	r2, r1
 80065da:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2201      	movs	r2, #1
 80065e0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2200      	movs	r2, #0
 80065e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 80065ec:	2300      	movs	r3, #0
} 
 80065ee:	4618      	mov	r0, r3
 80065f0:	370c      	adds	r7, #12
 80065f2:	46bd      	mov	sp, r7
 80065f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f8:	4770      	bx	lr

080065fa <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral. 
  * @retval HAL status
  */    
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef * sBreakDeadTimeConfig)
{
 80065fa:	b480      	push	{r7}
 80065fc:	b085      	sub	sp, #20
 80065fe:	af00      	add	r7, sp, #0
 8006600:	6078      	str	r0, [r7, #4]
 8006602:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0U;
 8006604:	2300      	movs	r3, #0
 8006606:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800660e:	2b01      	cmp	r3, #1
 8006610:	d101      	bne.n	8006616 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006612:	2302      	movs	r3, #2
 8006614:	e044      	b.n	80066a0 <HAL_TIMEx_ConfigBreakDeadTime+0xa6>
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2201      	movs	r2, #1
 800661a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */
  
  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006624:	683b      	ldr	r3, [r7, #0]
 8006626:	68db      	ldr	r3, [r3, #12]
 8006628:	4313      	orrs	r3, r2
 800662a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	689b      	ldr	r3, [r3, #8]
 8006636:	4313      	orrs	r3, r2
 8006638:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	685b      	ldr	r3, [r3, #4]
 8006644:	4313      	orrs	r3, r2
 8006646:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	4313      	orrs	r3, r2
 8006654:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	691b      	ldr	r3, [r3, #16]
 8006660:	4313      	orrs	r3, r2
 8006662:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800666a:	683b      	ldr	r3, [r7, #0]
 800666c:	695b      	ldr	r3, [r3, #20]
 800666e:	4313      	orrs	r3, r2
 8006670:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	699b      	ldr	r3, [r3, #24]
 800667c:	4313      	orrs	r3, r2
 800667e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	699b      	ldr	r3, [r3, #24]
 800668a:	4313      	orrs	r3, r2
 800668c:	60fb      	str	r3, [r7, #12]
  
  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	68fa      	ldr	r2, [r7, #12]
 8006694:	645a      	str	r2, [r3, #68]	; 0x44
  
  __HAL_UNLOCK(htim);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	2200      	movs	r2, #0
 800669a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 800669e:	2300      	movs	r3, #0
}
 80066a0:	4618      	mov	r0, r3
 80066a2:	3714      	adds	r7, #20
 80066a4:	46bd      	mov	sp, r7
 80066a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066aa:	4770      	bx	lr

080066ac <HAL_TIMEx_CommutationCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 80066ac:	b480      	push	{r7}
 80066ae:	b083      	sub	sp, #12
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 80066b4:	bf00      	nop
 80066b6:	370c      	adds	r7, #12
 80066b8:	46bd      	mov	sp, r7
 80066ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066be:	4770      	bx	lr

080066c0 <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80066c0:	b480      	push	{r7}
 80066c2:	b083      	sub	sp, #12
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80066c8:	bf00      	nop
 80066ca:	370c      	adds	r7, #12
 80066cc:	46bd      	mov	sp, r7
 80066ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d2:	4770      	bx	lr

080066d4 <HAL_UART_Init>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b082      	sub	sp, #8
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d101      	bne.n	80066e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80066e2:	2301      	movs	r3, #1
 80066e4:	e03f      	b.n	8006766 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80066ec:	b2db      	uxtb	r3, r3
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d106      	bne.n	8006700 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	2200      	movs	r2, #0
 80066f6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 80066fa:	6878      	ldr	r0, [r7, #4]
 80066fc:	f009 ffd4 	bl	80106a8 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2224      	movs	r2, #36	; 0x24
 8006704:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	687a      	ldr	r2, [r7, #4]
 800670e:	6812      	ldr	r2, [r2, #0]
 8006710:	68d2      	ldr	r2, [r2, #12]
 8006712:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006716:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006718:	6878      	ldr	r0, [r7, #4]
 800671a:	f000 fcbd 	bl	8007098 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	687a      	ldr	r2, [r7, #4]
 8006724:	6812      	ldr	r2, [r2, #0]
 8006726:	6912      	ldr	r2, [r2, #16]
 8006728:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800672c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	687a      	ldr	r2, [r7, #4]
 8006734:	6812      	ldr	r2, [r2, #0]
 8006736:	6952      	ldr	r2, [r2, #20]
 8006738:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800673c:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	687a      	ldr	r2, [r7, #4]
 8006744:	6812      	ldr	r2, [r2, #0]
 8006746:	68d2      	ldr	r2, [r2, #12]
 8006748:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800674c:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2200      	movs	r2, #0
 8006752:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2220      	movs	r2, #32
 8006758:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2220      	movs	r2, #32
 8006760:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8006764:	2300      	movs	r3, #0
}
 8006766:	4618      	mov	r0, r3
 8006768:	3708      	adds	r7, #8
 800676a:	46bd      	mov	sp, r7
 800676c:	bd80      	pop	{r7, pc}

0800676e <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800676e:	b480      	push	{r7}
 8006770:	b085      	sub	sp, #20
 8006772:	af00      	add	r7, sp, #0
 8006774:	60f8      	str	r0, [r7, #12]
 8006776:	60b9      	str	r1, [r7, #8]
 8006778:	4613      	mov	r3, r2
 800677a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006782:	b2db      	uxtb	r3, r3
 8006784:	2b20      	cmp	r3, #32
 8006786:	d130      	bne.n	80067ea <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL ) || (Size == 0)) 
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d002      	beq.n	8006794 <HAL_UART_Transmit_IT+0x26>
 800678e:	88fb      	ldrh	r3, [r7, #6]
 8006790:	2b00      	cmp	r3, #0
 8006792:	d101      	bne.n	8006798 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8006794:	2301      	movs	r3, #1
 8006796:	e029      	b.n	80067ec <HAL_UART_Transmit_IT+0x7e>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800679e:	2b01      	cmp	r3, #1
 80067a0:	d101      	bne.n	80067a6 <HAL_UART_Transmit_IT+0x38>
 80067a2:	2302      	movs	r3, #2
 80067a4:	e022      	b.n	80067ec <HAL_UART_Transmit_IT+0x7e>
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	2201      	movs	r2, #1
 80067aa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->pTxBuffPtr = pData;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	68ba      	ldr	r2, [r7, #8]
 80067b2:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	88fa      	ldrh	r2, [r7, #6]
 80067b8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	88fa      	ldrh	r2, [r7, #6]
 80067be:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	2200      	movs	r2, #0
 80067c4:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	2221      	movs	r2, #33	; 0x21
 80067ca:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	2200      	movs	r2, #0
 80067d2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	68fa      	ldr	r2, [r7, #12]
 80067dc:	6812      	ldr	r2, [r2, #0]
 80067de:	68d2      	ldr	r2, [r2, #12]
 80067e0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80067e4:	60da      	str	r2, [r3, #12]
    
    return HAL_OK;
 80067e6:	2300      	movs	r3, #0
 80067e8:	e000      	b.n	80067ec <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;   
 80067ea:	2302      	movs	r3, #2
  }
}
 80067ec:	4618      	mov	r0, r3
 80067ee:	3714      	adds	r7, #20
 80067f0:	46bd      	mov	sp, r7
 80067f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f6:	4770      	bx	lr

080067f8 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80067f8:	b480      	push	{r7}
 80067fa:	b085      	sub	sp, #20
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	60f8      	str	r0, [r7, #12]
 8006800:	60b9      	str	r1, [r7, #8]
 8006802:	4613      	mov	r3, r2
 8006804:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */ 
  if(huart->RxState == HAL_UART_STATE_READY)
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800680c:	b2db      	uxtb	r3, r3
 800680e:	2b20      	cmp	r3, #32
 8006810:	d138      	bne.n	8006884 <HAL_UART_Receive_IT+0x8c>
  {
    if((pData == NULL ) || (Size == 0)) 
 8006812:	68bb      	ldr	r3, [r7, #8]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d002      	beq.n	800681e <HAL_UART_Receive_IT+0x26>
 8006818:	88fb      	ldrh	r3, [r7, #6]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d101      	bne.n	8006822 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800681e:	2301      	movs	r3, #1
 8006820:	e031      	b.n	8006886 <HAL_UART_Receive_IT+0x8e>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006828:	2b01      	cmp	r3, #1
 800682a:	d101      	bne.n	8006830 <HAL_UART_Receive_IT+0x38>
 800682c:	2302      	movs	r3, #2
 800682e:	e02a      	b.n	8006886 <HAL_UART_Receive_IT+0x8e>
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	2201      	movs	r2, #1
 8006834:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->pRxBuffPtr = pData;
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	68ba      	ldr	r2, [r7, #8]
 800683c:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	88fa      	ldrh	r2, [r7, #6]
 8006842:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	88fa      	ldrh	r2, [r7, #6]
 8006848:	85da      	strh	r2, [r3, #46]	; 0x2e
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	2200      	movs	r2, #0
 800684e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	2222      	movs	r2, #34	; 0x22
 8006854:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	2200      	movs	r2, #0
 800685c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	68fa      	ldr	r2, [r7, #12]
 8006866:	6812      	ldr	r2, [r2, #0]
 8006868:	6952      	ldr	r2, [r2, #20]
 800686a:	f042 0201 	orr.w	r2, r2, #1
 800686e:	615a      	str	r2, [r3, #20]

    /* Enable the UART Parity Error and Data Register not empty Interrupts */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	68fa      	ldr	r2, [r7, #12]
 8006876:	6812      	ldr	r2, [r2, #0]
 8006878:	68d2      	ldr	r2, [r2, #12]
 800687a:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800687e:	60da      	str	r2, [r3, #12]
    
    return HAL_OK;
 8006880:	2300      	movs	r3, #0
 8006882:	e000      	b.n	8006886 <HAL_UART_Receive_IT+0x8e>
  }
  else
  {
    return HAL_BUSY; 
 8006884:	2302      	movs	r3, #2
  }
}
 8006886:	4618      	mov	r0, r3
 8006888:	3714      	adds	r7, #20
 800688a:	46bd      	mov	sp, r7
 800688c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006890:	4770      	bx	lr
	...

08006894 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006894:	b580      	push	{r7, lr}
 8006896:	b086      	sub	sp, #24
 8006898:	af00      	add	r7, sp, #0
 800689a:	60f8      	str	r0, [r7, #12]
 800689c:	60b9      	str	r1, [r7, #8]
 800689e:	4613      	mov	r3, r2
 80068a0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80068a8:	b2db      	uxtb	r3, r3
 80068aa:	2b20      	cmp	r3, #32
 80068ac:	d153      	bne.n	8006956 <HAL_UART_Transmit_DMA+0xc2>
  {
    if((pData == NULL ) || (Size == 0))
 80068ae:	68bb      	ldr	r3, [r7, #8]
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d002      	beq.n	80068ba <HAL_UART_Transmit_DMA+0x26>
 80068b4:	88fb      	ldrh	r3, [r7, #6]
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d101      	bne.n	80068be <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80068ba:	2301      	movs	r3, #1
 80068bc:	e04c      	b.n	8006958 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80068c4:	2b01      	cmp	r3, #1
 80068c6:	d101      	bne.n	80068cc <HAL_UART_Transmit_DMA+0x38>
 80068c8:	2302      	movs	r3, #2
 80068ca:	e045      	b.n	8006958 <HAL_UART_Transmit_DMA+0xc4>
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	2201      	movs	r2, #1
 80068d0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 80068d4:	68ba      	ldr	r2, [r7, #8]
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	88fa      	ldrh	r2, [r7, #6]
 80068de:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	88fa      	ldrh	r2, [r7, #6]
 80068e4:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	2200      	movs	r2, #0
 80068ea:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	2221      	movs	r2, #33	; 0x21
 80068f0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068f8:	4a19      	ldr	r2, [pc, #100]	; (8006960 <HAL_UART_Transmit_DMA+0xcc>)
 80068fa:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006900:	4a18      	ldr	r2, [pc, #96]	; (8006964 <HAL_UART_Transmit_DMA+0xd0>)
 8006902:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006908:	4a17      	ldr	r2, [pc, #92]	; (8006968 <HAL_UART_Transmit_DMA+0xd4>)
 800690a:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006910:	2200      	movs	r2, #0
 8006912:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA Stream */
    tmp = (uint32_t*)&pData;
 8006914:	f107 0308 	add.w	r3, r7, #8
 8006918:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t*)tmp, (uint32_t)&huart->Instance->DR, Size);
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800691e:	697b      	ldr	r3, [r7, #20]
 8006920:	6819      	ldr	r1, [r3, #0]
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	3304      	adds	r3, #4
 8006928:	461a      	mov	r2, r3
 800692a:	88fb      	ldrh	r3, [r7, #6]
 800692c:	f7fb fa0a 	bl	8001d44 <HAL_DMA_Start_IT>
    
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006938:	601a      	str	r2, [r3, #0]
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	2200      	movs	r2, #0
 800693e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	68fa      	ldr	r2, [r7, #12]
 8006948:	6812      	ldr	r2, [r2, #0]
 800694a:	6952      	ldr	r2, [r2, #20]
 800694c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006950:	615a      	str	r2, [r3, #20]
    
    return HAL_OK;
 8006952:	2300      	movs	r3, #0
 8006954:	e000      	b.n	8006958 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 8006956:	2302      	movs	r3, #2
  }
}
 8006958:	4618      	mov	r0, r3
 800695a:	3718      	adds	r7, #24
 800695c:	46bd      	mov	sp, r7
 800695e:	bd80      	pop	{r7, pc}
 8006960:	08006cb5 	.word	0x08006cb5
 8006964:	08006d07 	.word	0x08006d07
 8006968:	08006da7 	.word	0x08006da7

0800696c <HAL_UART_Receive_DMA>:
  * @param  Size Amount of data to be received
  * @note   When the UART parity is enabled (PCE = 1) the data received contain the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{  
 800696c:	b580      	push	{r7, lr}
 800696e:	b086      	sub	sp, #24
 8006970:	af00      	add	r7, sp, #0
 8006972:	60f8      	str	r0, [r7, #12]
 8006974:	60b9      	str	r1, [r7, #8]
 8006976:	4613      	mov	r3, r2
 8006978:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;
  
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY) 
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006980:	b2db      	uxtb	r3, r3
 8006982:	2b20      	cmp	r3, #32
 8006984:	d166      	bne.n	8006a54 <HAL_UART_Receive_DMA+0xe8>
  {
    if((pData == NULL ) || (Size == 0)) 
 8006986:	68bb      	ldr	r3, [r7, #8]
 8006988:	2b00      	cmp	r3, #0
 800698a:	d002      	beq.n	8006992 <HAL_UART_Receive_DMA+0x26>
 800698c:	88fb      	ldrh	r3, [r7, #6]
 800698e:	2b00      	cmp	r3, #0
 8006990:	d101      	bne.n	8006996 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8006992:	2301      	movs	r3, #1
 8006994:	e05f      	b.n	8006a56 <HAL_UART_Receive_DMA+0xea>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800699c:	2b01      	cmp	r3, #1
 800699e:	d101      	bne.n	80069a4 <HAL_UART_Receive_DMA+0x38>
 80069a0:	2302      	movs	r3, #2
 80069a2:	e058      	b.n	8006a56 <HAL_UART_Receive_DMA+0xea>
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	2201      	movs	r2, #1
 80069a8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->pRxBuffPtr = pData;
 80069ac:	68ba      	ldr	r2, [r7, #8]
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	88fa      	ldrh	r2, [r7, #6]
 80069b6:	859a      	strh	r2, [r3, #44]	; 0x2c
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	2200      	movs	r2, #0
 80069bc:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	2222      	movs	r2, #34	; 0x22
 80069c2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80069ca:	4a25      	ldr	r2, [pc, #148]	; (8006a60 <HAL_UART_Receive_DMA+0xf4>)
 80069cc:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80069d2:	4a24      	ldr	r2, [pc, #144]	; (8006a64 <HAL_UART_Receive_DMA+0xf8>)
 80069d4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80069da:	4a23      	ldr	r2, [pc, #140]	; (8006a68 <HAL_UART_Receive_DMA+0xfc>)
 80069dc:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80069e2:	2200      	movs	r2, #0
 80069e4:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Stream */
    tmp = (uint32_t*)&pData;
 80069e6:	f107 0308 	add.w	r3, r7, #8
 80069ea:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	3304      	adds	r3, #4
 80069f6:	4619      	mov	r1, r3
 80069f8:	697b      	ldr	r3, [r7, #20]
 80069fa:	681a      	ldr	r2, [r3, #0]
 80069fc:	88fb      	ldrh	r3, [r7, #6]
 80069fe:	f7fb f9a1 	bl	8001d44 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8006a02:	2300      	movs	r3, #0
 8006a04:	613b      	str	r3, [r7, #16]
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	613b      	str	r3, [r7, #16]
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	685b      	ldr	r3, [r3, #4]
 8006a14:	613b      	str	r3, [r7, #16]
 8006a16:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	68fa      	ldr	r2, [r7, #12]
 8006a26:	6812      	ldr	r2, [r2, #0]
 8006a28:	68d2      	ldr	r2, [r2, #12]
 8006a2a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006a2e:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	68fa      	ldr	r2, [r7, #12]
 8006a36:	6812      	ldr	r2, [r2, #0]
 8006a38:	6952      	ldr	r2, [r2, #20]
 8006a3a:	f042 0201 	orr.w	r2, r2, #1
 8006a3e:	615a      	str	r2, [r3, #20]
    
    /* Enable the DMA transfer for the receiver request by setting the DMAR bit 
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	68fa      	ldr	r2, [r7, #12]
 8006a46:	6812      	ldr	r2, [r2, #0]
 8006a48:	6952      	ldr	r2, [r2, #20]
 8006a4a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006a4e:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8006a50:	2300      	movs	r3, #0
 8006a52:	e000      	b.n	8006a56 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY; 
 8006a54:	2302      	movs	r3, #2
  }
}
 8006a56:	4618      	mov	r0, r3
 8006a58:	3718      	adds	r7, #24
 8006a5a:	46bd      	mov	sp, r7
 8006a5c:	bd80      	pop	{r7, pc}
 8006a5e:	bf00      	nop
 8006a60:	08006d23 	.word	0x08006d23
 8006a64:	08006d8b 	.word	0x08006d8b
 8006a68:	08006da7 	.word	0x08006da7

08006a6c <HAL_UART_IRQHandler>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b088      	sub	sp, #32
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	68db      	ldr	r3, [r3, #12]
 8006a82:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	695b      	ldr	r3, [r3, #20]
 8006a8a:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8006a90:	2300      	movs	r3, #0
 8006a92:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006a94:	69fb      	ldr	r3, [r7, #28]
 8006a96:	f003 030f 	and.w	r3, r3, #15
 8006a9a:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8006a9c:	693b      	ldr	r3, [r7, #16]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d10d      	bne.n	8006abe <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006aa2:	69fb      	ldr	r3, [r7, #28]
 8006aa4:	f003 0320 	and.w	r3, r3, #32
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d008      	beq.n	8006abe <HAL_UART_IRQHandler+0x52>
 8006aac:	69bb      	ldr	r3, [r7, #24]
 8006aae:	f003 0320 	and.w	r3, r3, #32
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d003      	beq.n	8006abe <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8006ab6:	6878      	ldr	r0, [r7, #4]
 8006ab8:	f000 fa74 	bl	8006fa4 <UART_Receive_IT>
      return;
 8006abc:	e0cc      	b.n	8006c58 <HAL_UART_IRQHandler+0x1ec>
    }
  }  

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006abe:	693b      	ldr	r3, [r7, #16]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	f000 80ab 	beq.w	8006c1c <HAL_UART_IRQHandler+0x1b0>
 8006ac6:	697b      	ldr	r3, [r7, #20]
 8006ac8:	f003 0301 	and.w	r3, r3, #1
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d105      	bne.n	8006adc <HAL_UART_IRQHandler+0x70>
 8006ad0:	69bb      	ldr	r3, [r7, #24]
 8006ad2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	f000 80a0 	beq.w	8006c1c <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006adc:	69fb      	ldr	r3, [r7, #28]
 8006ade:	f003 0301 	and.w	r3, r3, #1
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d00a      	beq.n	8006afc <HAL_UART_IRQHandler+0x90>
 8006ae6:	69bb      	ldr	r3, [r7, #24]
 8006ae8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d005      	beq.n	8006afc <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006af4:	f043 0201 	orr.w	r2, r3, #1
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006afc:	69fb      	ldr	r3, [r7, #28]
 8006afe:	f003 0304 	and.w	r3, r3, #4
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d00a      	beq.n	8006b1c <HAL_UART_IRQHandler+0xb0>
 8006b06:	697b      	ldr	r3, [r7, #20]
 8006b08:	f003 0301 	and.w	r3, r3, #1
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d005      	beq.n	8006b1c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b14:	f043 0202 	orr.w	r2, r3, #2
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006b1c:	69fb      	ldr	r3, [r7, #28]
 8006b1e:	f003 0302 	and.w	r3, r3, #2
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d00a      	beq.n	8006b3c <HAL_UART_IRQHandler+0xd0>
 8006b26:	697b      	ldr	r3, [r7, #20]
 8006b28:	f003 0301 	and.w	r3, r3, #1
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d005      	beq.n	8006b3c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b34:	f043 0204 	orr.w	r2, r3, #4
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006b3c:	69fb      	ldr	r3, [r7, #28]
 8006b3e:	f003 0308 	and.w	r3, r3, #8
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d00a      	beq.n	8006b5c <HAL_UART_IRQHandler+0xf0>
 8006b46:	697b      	ldr	r3, [r7, #20]
 8006b48:	f003 0301 	and.w	r3, r3, #1
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d005      	beq.n	8006b5c <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b54:	f043 0208 	orr.w	r2, r3, #8
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/    
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d078      	beq.n	8006c56 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006b64:	69fb      	ldr	r3, [r7, #28]
 8006b66:	f003 0320 	and.w	r3, r3, #32
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d007      	beq.n	8006b7e <HAL_UART_IRQHandler+0x112>
 8006b6e:	69bb      	ldr	r3, [r7, #24]
 8006b70:	f003 0320 	and.w	r3, r3, #32
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d002      	beq.n	8006b7e <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8006b78:	6878      	ldr	r0, [r7, #4]
 8006b7a:	f000 fa13 	bl	8006fa4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	695b      	ldr	r3, [r3, #20]
 8006b84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	bf14      	ite	ne
 8006b8c:	2301      	movne	r3, #1
 8006b8e:	2300      	moveq	r3, #0
 8006b90:	b2db      	uxtb	r3, r3
 8006b92:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b98:	f003 0308 	and.w	r3, r3, #8
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d102      	bne.n	8006ba6 <HAL_UART_IRQHandler+0x13a>
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d031      	beq.n	8006c0a <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006ba6:	6878      	ldr	r0, [r7, #4]
 8006ba8:	f000 f95d 	bl	8006e66 <UART_EndRxTransfer>
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	695b      	ldr	r3, [r3, #20]
 8006bb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d023      	beq.n	8006c02 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	687a      	ldr	r2, [r7, #4]
 8006bc0:	6812      	ldr	r2, [r2, #0]
 8006bc2:	6952      	ldr	r2, [r2, #20]
 8006bc4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006bc8:	615a      	str	r2, [r3, #20]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d013      	beq.n	8006bfa <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006bd6:	4a22      	ldr	r2, [pc, #136]	; (8006c60 <HAL_UART_IRQHandler+0x1f4>)
 8006bd8:	651a      	str	r2, [r3, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006bde:	4618      	mov	r0, r3
 8006be0:	f7fb f910 	bl	8001e04 <HAL_DMA_Abort_IT>
 8006be4:	4603      	mov	r3, r0
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d016      	beq.n	8006c18 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006bee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006bf0:	687a      	ldr	r2, [r7, #4]
 8006bf2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006bf4:	4610      	mov	r0, r2
 8006bf6:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bf8:	e00e      	b.n	8006c18 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8006bfa:	6878      	ldr	r0, [r7, #4]
 8006bfc:	f000 f850 	bl	8006ca0 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c00:	e00a      	b.n	8006c18 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8006c02:	6878      	ldr	r0, [r7, #4]
 8006c04:	f000 f84c 	bl	8006ca0 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c08:	e006      	b.n	8006c18 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8006c0a:	6878      	ldr	r0, [r7, #4]
 8006c0c:	f000 f848 	bl	8006ca0 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2200      	movs	r2, #0
 8006c14:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8006c16:	e01e      	b.n	8006c56 <HAL_UART_IRQHandler+0x1ea>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c18:	bf00      	nop
    return;
 8006c1a:	e01c      	b.n	8006c56 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006c1c:	69fb      	ldr	r3, [r7, #28]
 8006c1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d008      	beq.n	8006c38 <HAL_UART_IRQHandler+0x1cc>
 8006c26:	69bb      	ldr	r3, [r7, #24]
 8006c28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d003      	beq.n	8006c38 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8006c30:	6878      	ldr	r0, [r7, #4]
 8006c32:	f000 f94a 	bl	8006eca <UART_Transmit_IT>
    return;
 8006c36:	e00f      	b.n	8006c58 <HAL_UART_IRQHandler+0x1ec>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006c38:	69fb      	ldr	r3, [r7, #28]
 8006c3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d00a      	beq.n	8006c58 <HAL_UART_IRQHandler+0x1ec>
 8006c42:	69bb      	ldr	r3, [r7, #24]
 8006c44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d005      	beq.n	8006c58 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8006c4c:	6878      	ldr	r0, [r7, #4]
 8006c4e:	f000 f991 	bl	8006f74 <UART_EndTransmit_IT>
    return;
 8006c52:	bf00      	nop
 8006c54:	e000      	b.n	8006c58 <HAL_UART_IRQHandler+0x1ec>
    return;
 8006c56:	bf00      	nop
  }
}
 8006c58:	3720      	adds	r7, #32
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	bd80      	pop	{r7, pc}
 8006c5e:	bf00      	nop
 8006c60:	08006ea3 	.word	0x08006ea3

08006c64 <HAL_UART_TxCpltCallback>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006c64:	b480      	push	{r7}
 8006c66:	b083      	sub	sp, #12
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8006c6c:	bf00      	nop
 8006c6e:	370c      	adds	r7, #12
 8006c70:	46bd      	mov	sp, r7
 8006c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c76:	4770      	bx	lr

08006c78 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006c78:	b480      	push	{r7}
 8006c7a:	b083      	sub	sp, #12
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8006c80:	bf00      	nop
 8006c82:	370c      	adds	r7, #12
 8006c84:	46bd      	mov	sp, r7
 8006c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8a:	4770      	bx	lr

08006c8c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006c8c:	b480      	push	{r7}
 8006c8e:	b083      	sub	sp, #12
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006c94:	bf00      	nop
 8006c96:	370c      	adds	r7, #12
 8006c98:	46bd      	mov	sp, r7
 8006c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9e:	4770      	bx	lr

08006ca0 <HAL_UART_ErrorCallback>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006ca0:	b480      	push	{r7}
 8006ca2:	b083      	sub	sp, #12
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 8006ca8:	bf00      	nop
 8006caa:	370c      	adds	r7, #12
 8006cac:	46bd      	mov	sp, r7
 8006cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb2:	4770      	bx	lr

08006cb4 <UART_DMATransmitCplt>:
  * @brief  DMA UART transmit process complete callback. 
  * @param  hdma DMA handle
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	b084      	sub	sp, #16
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cc0:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d113      	bne.n	8006cf8 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0U;
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	68fa      	ldr	r2, [r7, #12]
 8006cdc:	6812      	ldr	r2, [r2, #0]
 8006cde:	6952      	ldr	r2, [r2, #20]
 8006ce0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006ce4:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	68fa      	ldr	r2, [r7, #12]
 8006cec:	6812      	ldr	r2, [r2, #0]
 8006cee:	68d2      	ldr	r2, [r2, #12]
 8006cf0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006cf4:	60da      	str	r2, [r3, #12]
  /* DMA Circular mode */
  else
  {
    HAL_UART_TxCpltCallback(huart);
  }
}
 8006cf6:	e002      	b.n	8006cfe <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 8006cf8:	68f8      	ldr	r0, [r7, #12]
 8006cfa:	f7ff ffb3 	bl	8006c64 <HAL_UART_TxCpltCallback>
}
 8006cfe:	bf00      	nop
 8006d00:	3710      	adds	r7, #16
 8006d02:	46bd      	mov	sp, r7
 8006d04:	bd80      	pop	{r7, pc}

08006d06 <UART_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006d06:	b580      	push	{r7, lr}
 8006d08:	b084      	sub	sp, #16
 8006d0a:	af00      	add	r7, sp, #0
 8006d0c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d12:	60fb      	str	r3, [r7, #12]

  HAL_UART_TxHalfCpltCallback(huart);
 8006d14:	68f8      	ldr	r0, [r7, #12]
 8006d16:	f7ff ffaf 	bl	8006c78 <HAL_UART_TxHalfCpltCallback>
}
 8006d1a:	bf00      	nop
 8006d1c:	3710      	adds	r7, #16
 8006d1e:	46bd      	mov	sp, r7
 8006d20:	bd80      	pop	{r7, pc}

08006d22 <UART_DMAReceiveCplt>:
  * @brief  DMA UART receive process complete callback. 
  * @param  hdma DMA handle
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006d22:	b580      	push	{r7, lr}
 8006d24:	b084      	sub	sp, #16
 8006d26:	af00      	add	r7, sp, #0
 8006d28:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d2e:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d11e      	bne.n	8006d7c <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	2200      	movs	r2, #0
 8006d42:	85da      	strh	r2, [r3, #46]	; 0x2e
  
    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	68fa      	ldr	r2, [r7, #12]
 8006d4a:	6812      	ldr	r2, [r2, #0]
 8006d4c:	68d2      	ldr	r2, [r2, #12]
 8006d4e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006d52:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	68fa      	ldr	r2, [r7, #12]
 8006d5a:	6812      	ldr	r2, [r2, #0]
 8006d5c:	6952      	ldr	r2, [r2, #20]
 8006d5e:	f022 0201 	bic.w	r2, r2, #1
 8006d62:	615a      	str	r2, [r3, #20]
    
    /* Disable the DMA transfer for the receiver request by setting the DMAR bit 
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	68fa      	ldr	r2, [r7, #12]
 8006d6a:	6812      	ldr	r2, [r2, #0]
 8006d6c:	6952      	ldr	r2, [r2, #20]
 8006d6e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006d72:	615a      	str	r2, [r3, #20]
	
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	2220      	movs	r2, #32
 8006d78:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  }
  HAL_UART_RxCpltCallback(huart);
 8006d7c:	68f8      	ldr	r0, [r7, #12]
 8006d7e:	f004 fdc7 	bl	800b910 <HAL_UART_RxCpltCallback>
}
 8006d82:	bf00      	nop
 8006d84:	3710      	adds	r7, #16
 8006d86:	46bd      	mov	sp, r7
 8006d88:	bd80      	pop	{r7, pc}

08006d8a <UART_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006d8a:	b580      	push	{r7, lr}
 8006d8c:	b084      	sub	sp, #16
 8006d8e:	af00      	add	r7, sp, #0
 8006d90:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d96:	60fb      	str	r3, [r7, #12]

  HAL_UART_RxHalfCpltCallback(huart); 
 8006d98:	68f8      	ldr	r0, [r7, #12]
 8006d9a:	f7ff ff77 	bl	8006c8c <HAL_UART_RxHalfCpltCallback>
}
 8006d9e:	bf00      	nop
 8006da0:	3710      	adds	r7, #16
 8006da2:	46bd      	mov	sp, r7
 8006da4:	bd80      	pop	{r7, pc}

08006da6 <UART_DMAError>:
  * @brief  DMA UART communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006da6:	b580      	push	{r7, lr}
 8006da8:	b084      	sub	sp, #16
 8006daa:	af00      	add	r7, sp, #0
 8006dac:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006dae:	2300      	movs	r3, #0
 8006db0:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006db6:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006db8:	68bb      	ldr	r3, [r7, #8]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	695b      	ldr	r3, [r3, #20]
 8006dbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	bf14      	ite	ne
 8006dc6:	2301      	movne	r3, #1
 8006dc8:	2300      	moveq	r3, #0
 8006dca:	b2db      	uxtb	r3, r3
 8006dcc:	60fb      	str	r3, [r7, #12]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006dce:	68bb      	ldr	r3, [r7, #8]
 8006dd0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006dd4:	b2db      	uxtb	r3, r3
 8006dd6:	2b21      	cmp	r3, #33	; 0x21
 8006dd8:	d108      	bne.n	8006dec <UART_DMAError+0x46>
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d005      	beq.n	8006dec <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0U;
 8006de0:	68bb      	ldr	r3, [r7, #8]
 8006de2:	2200      	movs	r2, #0
 8006de4:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8006de6:	68b8      	ldr	r0, [r7, #8]
 8006de8:	f000 f827 	bl	8006e3a <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR); 
 8006dec:	68bb      	ldr	r3, [r7, #8]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	695b      	ldr	r3, [r3, #20]
 8006df2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	bf14      	ite	ne
 8006dfa:	2301      	movne	r3, #1
 8006dfc:	2300      	moveq	r3, #0
 8006dfe:	b2db      	uxtb	r3, r3
 8006e00:	60fb      	str	r3, [r7, #12]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006e02:	68bb      	ldr	r3, [r7, #8]
 8006e04:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006e08:	b2db      	uxtb	r3, r3
 8006e0a:	2b22      	cmp	r3, #34	; 0x22
 8006e0c:	d108      	bne.n	8006e20 <UART_DMAError+0x7a>
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d005      	beq.n	8006e20 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0U;
 8006e14:	68bb      	ldr	r3, [r7, #8]
 8006e16:	2200      	movs	r2, #0
 8006e18:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006e1a:	68b8      	ldr	r0, [r7, #8]
 8006e1c:	f000 f823 	bl	8006e66 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006e20:	68bb      	ldr	r3, [r7, #8]
 8006e22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e24:	f043 0210 	orr.w	r2, r3, #16
 8006e28:	68bb      	ldr	r3, [r7, #8]
 8006e2a:	63da      	str	r2, [r3, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8006e2c:	68b8      	ldr	r0, [r7, #8]
 8006e2e:	f7ff ff37 	bl	8006ca0 <HAL_UART_ErrorCallback>
}
 8006e32:	bf00      	nop
 8006e34:	3710      	adds	r7, #16
 8006e36:	46bd      	mov	sp, r7
 8006e38:	bd80      	pop	{r7, pc}

08006e3a <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006e3a:	b480      	push	{r7}
 8006e3c:	b083      	sub	sp, #12
 8006e3e:	af00      	add	r7, sp, #0
 8006e40:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	687a      	ldr	r2, [r7, #4]
 8006e48:	6812      	ldr	r2, [r2, #0]
 8006e4a:	68d2      	ldr	r2, [r2, #12]
 8006e4c:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8006e50:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2220      	movs	r2, #32
 8006e56:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8006e5a:	bf00      	nop
 8006e5c:	370c      	adds	r7, #12
 8006e5e:	46bd      	mov	sp, r7
 8006e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e64:	4770      	bx	lr

08006e66 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006e66:	b480      	push	{r7}
 8006e68:	b083      	sub	sp, #12
 8006e6a:	af00      	add	r7, sp, #0
 8006e6c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	687a      	ldr	r2, [r7, #4]
 8006e74:	6812      	ldr	r2, [r2, #0]
 8006e76:	68d2      	ldr	r2, [r2, #12]
 8006e78:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006e7c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	687a      	ldr	r2, [r7, #4]
 8006e84:	6812      	ldr	r2, [r2, #0]
 8006e86:	6952      	ldr	r2, [r2, #20]
 8006e88:	f022 0201 	bic.w	r2, r2, #1
 8006e8c:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	2220      	movs	r2, #32
 8006e92:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8006e96:	bf00      	nop
 8006e98:	370c      	adds	r7, #12
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea0:	4770      	bx	lr

08006ea2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006ea2:	b580      	push	{r7, lr}
 8006ea4:	b084      	sub	sp, #16
 8006ea6:	af00      	add	r7, sp, #0
 8006ea8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eae:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	2200      	movs	r2, #0
 8006eb4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0U;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	2200      	movs	r2, #0
 8006eba:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8006ebc:	68f8      	ldr	r0, [r7, #12]
 8006ebe:	f7ff feef 	bl	8006ca0 <HAL_UART_ErrorCallback>
}
 8006ec2:	bf00      	nop
 8006ec4:	3710      	adds	r7, #16
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	bd80      	pop	{r7, pc}

08006eca <UART_Transmit_IT>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006eca:	b480      	push	{r7}
 8006ecc:	b085      	sub	sp, #20
 8006ece:	af00      	add	r7, sp, #0
 8006ed0:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006ed8:	b2db      	uxtb	r3, r3
 8006eda:	2b21      	cmp	r3, #33	; 0x21
 8006edc:	d143      	bne.n	8006f66 <UART_Transmit_IT+0x9c>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	689b      	ldr	r3, [r3, #8]
 8006ee2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ee6:	d119      	bne.n	8006f1c <UART_Transmit_IT+0x52>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	6a1b      	ldr	r3, [r3, #32]
 8006eec:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	68fa      	ldr	r2, [r7, #12]
 8006ef4:	8812      	ldrh	r2, [r2, #0]
 8006ef6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006efa:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	691b      	ldr	r3, [r3, #16]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d105      	bne.n	8006f10 <UART_Transmit_IT+0x46>
      {
        huart->pTxBuffPtr += 2U;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	6a1b      	ldr	r3, [r3, #32]
 8006f08:	1c9a      	adds	r2, r3, #2
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	621a      	str	r2, [r3, #32]
 8006f0e:	e00e      	b.n	8006f2e <UART_Transmit_IT+0x64>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	6a1b      	ldr	r3, [r3, #32]
 8006f14:	1c5a      	adds	r2, r3, #1
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	621a      	str	r2, [r3, #32]
 8006f1a:	e008      	b.n	8006f2e <UART_Transmit_IT+0x64>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681a      	ldr	r2, [r3, #0]
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	6a1b      	ldr	r3, [r3, #32]
 8006f24:	1c58      	adds	r0, r3, #1
 8006f26:	6879      	ldr	r1, [r7, #4]
 8006f28:	6208      	str	r0, [r1, #32]
 8006f2a:	781b      	ldrb	r3, [r3, #0]
 8006f2c:	6053      	str	r3, [r2, #4]
    }

    if(--huart->TxXferCount == 0U)
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006f32:	b29b      	uxth	r3, r3
 8006f34:	3b01      	subs	r3, #1
 8006f36:	b29b      	uxth	r3, r3
 8006f38:	687a      	ldr	r2, [r7, #4]
 8006f3a:	4619      	mov	r1, r3
 8006f3c:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d10f      	bne.n	8006f62 <UART_Transmit_IT+0x98>
    {
      /* Disable the UART Transmit Complete Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	687a      	ldr	r2, [r7, #4]
 8006f48:	6812      	ldr	r2, [r2, #0]
 8006f4a:	68d2      	ldr	r2, [r2, #12]
 8006f4c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006f50:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	687a      	ldr	r2, [r7, #4]
 8006f58:	6812      	ldr	r2, [r2, #0]
 8006f5a:	68d2      	ldr	r2, [r2, #12]
 8006f5c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006f60:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006f62:	2300      	movs	r3, #0
 8006f64:	e000      	b.n	8006f68 <UART_Transmit_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8006f66:	2302      	movs	r3, #2
  }
}
 8006f68:	4618      	mov	r0, r3
 8006f6a:	3714      	adds	r7, #20
 8006f6c:	46bd      	mov	sp, r7
 8006f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f72:	4770      	bx	lr

08006f74 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006f74:	b580      	push	{r7, lr}
 8006f76:	b082      	sub	sp, #8
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	687a      	ldr	r2, [r7, #4]
 8006f82:	6812      	ldr	r2, [r2, #0]
 8006f84:	68d2      	ldr	r2, [r2, #12]
 8006f86:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006f8a:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2220      	movs	r2, #32
 8006f90:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  HAL_UART_TxCpltCallback(huart);
 8006f94:	6878      	ldr	r0, [r7, #4]
 8006f96:	f7ff fe65 	bl	8006c64 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8006f9a:	2300      	movs	r3, #0
}
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	3708      	adds	r7, #8
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	bd80      	pop	{r7, pc}

08006fa4 <UART_Receive_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	b084      	sub	sp, #16
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006fb2:	b2db      	uxtb	r3, r3
 8006fb4:	2b22      	cmp	r3, #34	; 0x22
 8006fb6:	d169      	bne.n	800708c <UART_Receive_IT+0xe8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	689b      	ldr	r3, [r3, #8]
 8006fbc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006fc0:	d123      	bne.n	800700a <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fc6:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	691b      	ldr	r3, [r3, #16]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d10e      	bne.n	8006fee <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	685b      	ldr	r3, [r3, #4]
 8006fd6:	b29b      	uxth	r3, r3
 8006fd8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006fdc:	b29a      	uxth	r2, r3
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fe6:	1c9a      	adds	r2, r3, #2
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	629a      	str	r2, [r3, #40]	; 0x28
 8006fec:	e029      	b.n	8007042 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	685b      	ldr	r3, [r3, #4]
 8006ff4:	b29b      	uxth	r3, r3
 8006ff6:	b2db      	uxtb	r3, r3
 8006ff8:	b29a      	uxth	r2, r3
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007002:	1c5a      	adds	r2, r3, #1
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	629a      	str	r2, [r3, #40]	; 0x28
 8007008:	e01b      	b.n	8007042 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	691b      	ldr	r3, [r3, #16]
 800700e:	2b00      	cmp	r3, #0
 8007010:	d10a      	bne.n	8007028 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007016:	1c59      	adds	r1, r3, #1
 8007018:	687a      	ldr	r2, [r7, #4]
 800701a:	6291      	str	r1, [r2, #40]	; 0x28
 800701c:	687a      	ldr	r2, [r7, #4]
 800701e:	6812      	ldr	r2, [r2, #0]
 8007020:	6852      	ldr	r2, [r2, #4]
 8007022:	b2d2      	uxtb	r2, r2
 8007024:	701a      	strb	r2, [r3, #0]
 8007026:	e00c      	b.n	8007042 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800702c:	1c59      	adds	r1, r3, #1
 800702e:	687a      	ldr	r2, [r7, #4]
 8007030:	6291      	str	r1, [r2, #40]	; 0x28
 8007032:	687a      	ldr	r2, [r7, #4]
 8007034:	6812      	ldr	r2, [r2, #0]
 8007036:	6852      	ldr	r2, [r2, #4]
 8007038:	b2d2      	uxtb	r2, r2
 800703a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800703e:	b2d2      	uxtb	r2, r2
 8007040:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007046:	b29b      	uxth	r3, r3
 8007048:	3b01      	subs	r3, #1
 800704a:	b29b      	uxth	r3, r3
 800704c:	687a      	ldr	r2, [r7, #4]
 800704e:	4619      	mov	r1, r3
 8007050:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007052:	2b00      	cmp	r3, #0
 8007054:	d118      	bne.n	8007088 <UART_Receive_IT+0xe4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	687a      	ldr	r2, [r7, #4]
 800705c:	6812      	ldr	r2, [r2, #0]
 800705e:	68d2      	ldr	r2, [r2, #12]
 8007060:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007064:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	687a      	ldr	r2, [r7, #4]
 800706c:	6812      	ldr	r2, [r2, #0]
 800706e:	6952      	ldr	r2, [r2, #20]
 8007070:	f022 0201 	bic.w	r2, r2, #1
 8007074:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	2220      	movs	r2, #32
 800707a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
     
      HAL_UART_RxCpltCallback(huart);
 800707e:	6878      	ldr	r0, [r7, #4]
 8007080:	f004 fc46 	bl	800b910 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8007084:	2300      	movs	r3, #0
 8007086:	e002      	b.n	800708e <UART_Receive_IT+0xea>
    }
    return HAL_OK;
 8007088:	2300      	movs	r3, #0
 800708a:	e000      	b.n	800708e <UART_Receive_IT+0xea>
  }
  else
  {
    return HAL_BUSY;
 800708c:	2302      	movs	r3, #2
  }
}
 800708e:	4618      	mov	r0, r3
 8007090:	3710      	adds	r7, #16
 8007092:	46bd      	mov	sp, r7
 8007094:	bd80      	pop	{r7, pc}
	...

08007098 <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007098:	b5f0      	push	{r4, r5, r6, r7, lr}
 800709a:	b085      	sub	sp, #20
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 80070a0:	2300      	movs	r3, #0
 80070a2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	691b      	ldr	r3, [r3, #16]
 80070aa:	60fb      	str	r3, [r7, #12]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80070b2:	60fb      	str	r3, [r7, #12]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	68db      	ldr	r3, [r3, #12]
 80070b8:	68fa      	ldr	r2, [r7, #12]
 80070ba:	4313      	orrs	r3, r2
 80070bc:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	68fa      	ldr	r2, [r7, #12]
 80070c4:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	68db      	ldr	r3, [r3, #12]
 80070cc:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80070d4:	f023 030c 	bic.w	r3, r3, #12
 80070d8:	60fb      	str	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	689a      	ldr	r2, [r3, #8]
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	691b      	ldr	r3, [r3, #16]
 80070e2:	431a      	orrs	r2, r3
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	695b      	ldr	r3, [r3, #20]
 80070e8:	431a      	orrs	r2, r3
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	69db      	ldr	r3, [r3, #28]
 80070ee:	4313      	orrs	r3, r2
 80070f0:	68fa      	ldr	r2, [r7, #12]
 80070f2:	4313      	orrs	r3, r2
 80070f4:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	68fa      	ldr	r2, [r7, #12]
 80070fc:	60da      	str	r2, [r3, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	695b      	ldr	r3, [r3, #20]
 8007104:	60fb      	str	r3, [r7, #12]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800710c:	60fb      	str	r3, [r7, #12]
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	699b      	ldr	r3, [r3, #24]
 8007112:	68fa      	ldr	r2, [r7, #12]
 8007114:	4313      	orrs	r3, r2
 8007116:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	68fa      	ldr	r2, [r7, #12]
 800711e:	615a      	str	r2, [r3, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	69db      	ldr	r3, [r3, #28]
 8007124:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007128:	f040 80e4 	bne.w	80072f4 <UART_SetConfig+0x25c>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	4aab      	ldr	r2, [pc, #684]	; (80073e0 <UART_SetConfig+0x348>)
 8007132:	4293      	cmp	r3, r2
 8007134:	d004      	beq.n	8007140 <UART_SetConfig+0xa8>
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	4aaa      	ldr	r2, [pc, #680]	; (80073e4 <UART_SetConfig+0x34c>)
 800713c:	4293      	cmp	r3, r2
 800713e:	d16c      	bne.n	800721a <UART_SetConfig+0x182>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681c      	ldr	r4, [r3, #0]
 8007144:	f7fc ff0c 	bl	8003f60 <HAL_RCC_GetPCLK2Freq>
 8007148:	4602      	mov	r2, r0
 800714a:	4613      	mov	r3, r2
 800714c:	009b      	lsls	r3, r3, #2
 800714e:	4413      	add	r3, r2
 8007150:	009a      	lsls	r2, r3, #2
 8007152:	441a      	add	r2, r3
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	685b      	ldr	r3, [r3, #4]
 8007158:	005b      	lsls	r3, r3, #1
 800715a:	fbb2 f3f3 	udiv	r3, r2, r3
 800715e:	4aa2      	ldr	r2, [pc, #648]	; (80073e8 <UART_SetConfig+0x350>)
 8007160:	fba2 2303 	umull	r2, r3, r2, r3
 8007164:	095b      	lsrs	r3, r3, #5
 8007166:	011d      	lsls	r5, r3, #4
 8007168:	f7fc fefa 	bl	8003f60 <HAL_RCC_GetPCLK2Freq>
 800716c:	4602      	mov	r2, r0
 800716e:	4613      	mov	r3, r2
 8007170:	009b      	lsls	r3, r3, #2
 8007172:	4413      	add	r3, r2
 8007174:	009a      	lsls	r2, r3, #2
 8007176:	441a      	add	r2, r3
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	685b      	ldr	r3, [r3, #4]
 800717c:	005b      	lsls	r3, r3, #1
 800717e:	fbb2 f6f3 	udiv	r6, r2, r3
 8007182:	f7fc feed 	bl	8003f60 <HAL_RCC_GetPCLK2Freq>
 8007186:	4602      	mov	r2, r0
 8007188:	4613      	mov	r3, r2
 800718a:	009b      	lsls	r3, r3, #2
 800718c:	4413      	add	r3, r2
 800718e:	009a      	lsls	r2, r3, #2
 8007190:	441a      	add	r2, r3
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	685b      	ldr	r3, [r3, #4]
 8007196:	005b      	lsls	r3, r3, #1
 8007198:	fbb2 f3f3 	udiv	r3, r2, r3
 800719c:	4a92      	ldr	r2, [pc, #584]	; (80073e8 <UART_SetConfig+0x350>)
 800719e:	fba2 2303 	umull	r2, r3, r2, r3
 80071a2:	095b      	lsrs	r3, r3, #5
 80071a4:	2264      	movs	r2, #100	; 0x64
 80071a6:	fb02 f303 	mul.w	r3, r2, r3
 80071aa:	1af3      	subs	r3, r6, r3
 80071ac:	00db      	lsls	r3, r3, #3
 80071ae:	3332      	adds	r3, #50	; 0x32
 80071b0:	4a8d      	ldr	r2, [pc, #564]	; (80073e8 <UART_SetConfig+0x350>)
 80071b2:	fba2 2303 	umull	r2, r3, r2, r3
 80071b6:	095b      	lsrs	r3, r3, #5
 80071b8:	005b      	lsls	r3, r3, #1
 80071ba:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80071be:	441d      	add	r5, r3
 80071c0:	f7fc fece 	bl	8003f60 <HAL_RCC_GetPCLK2Freq>
 80071c4:	4602      	mov	r2, r0
 80071c6:	4613      	mov	r3, r2
 80071c8:	009b      	lsls	r3, r3, #2
 80071ca:	4413      	add	r3, r2
 80071cc:	009a      	lsls	r2, r3, #2
 80071ce:	441a      	add	r2, r3
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	685b      	ldr	r3, [r3, #4]
 80071d4:	005b      	lsls	r3, r3, #1
 80071d6:	fbb2 f6f3 	udiv	r6, r2, r3
 80071da:	f7fc fec1 	bl	8003f60 <HAL_RCC_GetPCLK2Freq>
 80071de:	4602      	mov	r2, r0
 80071e0:	4613      	mov	r3, r2
 80071e2:	009b      	lsls	r3, r3, #2
 80071e4:	4413      	add	r3, r2
 80071e6:	009a      	lsls	r2, r3, #2
 80071e8:	441a      	add	r2, r3
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	685b      	ldr	r3, [r3, #4]
 80071ee:	005b      	lsls	r3, r3, #1
 80071f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80071f4:	4a7c      	ldr	r2, [pc, #496]	; (80073e8 <UART_SetConfig+0x350>)
 80071f6:	fba2 2303 	umull	r2, r3, r2, r3
 80071fa:	095b      	lsrs	r3, r3, #5
 80071fc:	2264      	movs	r2, #100	; 0x64
 80071fe:	fb02 f303 	mul.w	r3, r2, r3
 8007202:	1af3      	subs	r3, r6, r3
 8007204:	00db      	lsls	r3, r3, #3
 8007206:	3332      	adds	r3, #50	; 0x32
 8007208:	4a77      	ldr	r2, [pc, #476]	; (80073e8 <UART_SetConfig+0x350>)
 800720a:	fba2 2303 	umull	r2, r3, r2, r3
 800720e:	095b      	lsrs	r3, r3, #5
 8007210:	f003 0307 	and.w	r3, r3, #7
 8007214:	442b      	add	r3, r5
 8007216:	60a3      	str	r3, [r4, #8]
 8007218:	e154      	b.n	80074c4 <UART_SetConfig+0x42c>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681c      	ldr	r4, [r3, #0]
 800721e:	f7fc fe8b 	bl	8003f38 <HAL_RCC_GetPCLK1Freq>
 8007222:	4602      	mov	r2, r0
 8007224:	4613      	mov	r3, r2
 8007226:	009b      	lsls	r3, r3, #2
 8007228:	4413      	add	r3, r2
 800722a:	009a      	lsls	r2, r3, #2
 800722c:	441a      	add	r2, r3
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	685b      	ldr	r3, [r3, #4]
 8007232:	005b      	lsls	r3, r3, #1
 8007234:	fbb2 f3f3 	udiv	r3, r2, r3
 8007238:	4a6b      	ldr	r2, [pc, #428]	; (80073e8 <UART_SetConfig+0x350>)
 800723a:	fba2 2303 	umull	r2, r3, r2, r3
 800723e:	095b      	lsrs	r3, r3, #5
 8007240:	011d      	lsls	r5, r3, #4
 8007242:	f7fc fe79 	bl	8003f38 <HAL_RCC_GetPCLK1Freq>
 8007246:	4602      	mov	r2, r0
 8007248:	4613      	mov	r3, r2
 800724a:	009b      	lsls	r3, r3, #2
 800724c:	4413      	add	r3, r2
 800724e:	009a      	lsls	r2, r3, #2
 8007250:	441a      	add	r2, r3
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	685b      	ldr	r3, [r3, #4]
 8007256:	005b      	lsls	r3, r3, #1
 8007258:	fbb2 f6f3 	udiv	r6, r2, r3
 800725c:	f7fc fe6c 	bl	8003f38 <HAL_RCC_GetPCLK1Freq>
 8007260:	4602      	mov	r2, r0
 8007262:	4613      	mov	r3, r2
 8007264:	009b      	lsls	r3, r3, #2
 8007266:	4413      	add	r3, r2
 8007268:	009a      	lsls	r2, r3, #2
 800726a:	441a      	add	r2, r3
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	685b      	ldr	r3, [r3, #4]
 8007270:	005b      	lsls	r3, r3, #1
 8007272:	fbb2 f3f3 	udiv	r3, r2, r3
 8007276:	4a5c      	ldr	r2, [pc, #368]	; (80073e8 <UART_SetConfig+0x350>)
 8007278:	fba2 2303 	umull	r2, r3, r2, r3
 800727c:	095b      	lsrs	r3, r3, #5
 800727e:	2264      	movs	r2, #100	; 0x64
 8007280:	fb02 f303 	mul.w	r3, r2, r3
 8007284:	1af3      	subs	r3, r6, r3
 8007286:	00db      	lsls	r3, r3, #3
 8007288:	3332      	adds	r3, #50	; 0x32
 800728a:	4a57      	ldr	r2, [pc, #348]	; (80073e8 <UART_SetConfig+0x350>)
 800728c:	fba2 2303 	umull	r2, r3, r2, r3
 8007290:	095b      	lsrs	r3, r3, #5
 8007292:	005b      	lsls	r3, r3, #1
 8007294:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007298:	441d      	add	r5, r3
 800729a:	f7fc fe4d 	bl	8003f38 <HAL_RCC_GetPCLK1Freq>
 800729e:	4602      	mov	r2, r0
 80072a0:	4613      	mov	r3, r2
 80072a2:	009b      	lsls	r3, r3, #2
 80072a4:	4413      	add	r3, r2
 80072a6:	009a      	lsls	r2, r3, #2
 80072a8:	441a      	add	r2, r3
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	685b      	ldr	r3, [r3, #4]
 80072ae:	005b      	lsls	r3, r3, #1
 80072b0:	fbb2 f6f3 	udiv	r6, r2, r3
 80072b4:	f7fc fe40 	bl	8003f38 <HAL_RCC_GetPCLK1Freq>
 80072b8:	4602      	mov	r2, r0
 80072ba:	4613      	mov	r3, r2
 80072bc:	009b      	lsls	r3, r3, #2
 80072be:	4413      	add	r3, r2
 80072c0:	009a      	lsls	r2, r3, #2
 80072c2:	441a      	add	r2, r3
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	685b      	ldr	r3, [r3, #4]
 80072c8:	005b      	lsls	r3, r3, #1
 80072ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80072ce:	4a46      	ldr	r2, [pc, #280]	; (80073e8 <UART_SetConfig+0x350>)
 80072d0:	fba2 2303 	umull	r2, r3, r2, r3
 80072d4:	095b      	lsrs	r3, r3, #5
 80072d6:	2264      	movs	r2, #100	; 0x64
 80072d8:	fb02 f303 	mul.w	r3, r2, r3
 80072dc:	1af3      	subs	r3, r6, r3
 80072de:	00db      	lsls	r3, r3, #3
 80072e0:	3332      	adds	r3, #50	; 0x32
 80072e2:	4a41      	ldr	r2, [pc, #260]	; (80073e8 <UART_SetConfig+0x350>)
 80072e4:	fba2 2303 	umull	r2, r3, r2, r3
 80072e8:	095b      	lsrs	r3, r3, #5
 80072ea:	f003 0307 	and.w	r3, r3, #7
 80072ee:	442b      	add	r3, r5
 80072f0:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 80072f2:	e0e7      	b.n	80074c4 <UART_SetConfig+0x42c>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	4a39      	ldr	r2, [pc, #228]	; (80073e0 <UART_SetConfig+0x348>)
 80072fa:	4293      	cmp	r3, r2
 80072fc:	d004      	beq.n	8007308 <UART_SetConfig+0x270>
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	4a38      	ldr	r2, [pc, #224]	; (80073e4 <UART_SetConfig+0x34c>)
 8007304:	4293      	cmp	r3, r2
 8007306:	d171      	bne.n	80073ec <UART_SetConfig+0x354>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681c      	ldr	r4, [r3, #0]
 800730c:	f7fc fe28 	bl	8003f60 <HAL_RCC_GetPCLK2Freq>
 8007310:	4602      	mov	r2, r0
 8007312:	4613      	mov	r3, r2
 8007314:	009b      	lsls	r3, r3, #2
 8007316:	4413      	add	r3, r2
 8007318:	009a      	lsls	r2, r3, #2
 800731a:	441a      	add	r2, r3
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	685b      	ldr	r3, [r3, #4]
 8007320:	009b      	lsls	r3, r3, #2
 8007322:	fbb2 f3f3 	udiv	r3, r2, r3
 8007326:	4a30      	ldr	r2, [pc, #192]	; (80073e8 <UART_SetConfig+0x350>)
 8007328:	fba2 2303 	umull	r2, r3, r2, r3
 800732c:	095b      	lsrs	r3, r3, #5
 800732e:	011d      	lsls	r5, r3, #4
 8007330:	f7fc fe16 	bl	8003f60 <HAL_RCC_GetPCLK2Freq>
 8007334:	4602      	mov	r2, r0
 8007336:	4613      	mov	r3, r2
 8007338:	009b      	lsls	r3, r3, #2
 800733a:	4413      	add	r3, r2
 800733c:	009a      	lsls	r2, r3, #2
 800733e:	441a      	add	r2, r3
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	685b      	ldr	r3, [r3, #4]
 8007344:	009b      	lsls	r3, r3, #2
 8007346:	fbb2 f6f3 	udiv	r6, r2, r3
 800734a:	f7fc fe09 	bl	8003f60 <HAL_RCC_GetPCLK2Freq>
 800734e:	4602      	mov	r2, r0
 8007350:	4613      	mov	r3, r2
 8007352:	009b      	lsls	r3, r3, #2
 8007354:	4413      	add	r3, r2
 8007356:	009a      	lsls	r2, r3, #2
 8007358:	441a      	add	r2, r3
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	685b      	ldr	r3, [r3, #4]
 800735e:	009b      	lsls	r3, r3, #2
 8007360:	fbb2 f3f3 	udiv	r3, r2, r3
 8007364:	4a20      	ldr	r2, [pc, #128]	; (80073e8 <UART_SetConfig+0x350>)
 8007366:	fba2 2303 	umull	r2, r3, r2, r3
 800736a:	095b      	lsrs	r3, r3, #5
 800736c:	2264      	movs	r2, #100	; 0x64
 800736e:	fb02 f303 	mul.w	r3, r2, r3
 8007372:	1af3      	subs	r3, r6, r3
 8007374:	011b      	lsls	r3, r3, #4
 8007376:	3332      	adds	r3, #50	; 0x32
 8007378:	4a1b      	ldr	r2, [pc, #108]	; (80073e8 <UART_SetConfig+0x350>)
 800737a:	fba2 2303 	umull	r2, r3, r2, r3
 800737e:	095b      	lsrs	r3, r3, #5
 8007380:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007384:	441d      	add	r5, r3
 8007386:	f7fc fdeb 	bl	8003f60 <HAL_RCC_GetPCLK2Freq>
 800738a:	4602      	mov	r2, r0
 800738c:	4613      	mov	r3, r2
 800738e:	009b      	lsls	r3, r3, #2
 8007390:	4413      	add	r3, r2
 8007392:	009a      	lsls	r2, r3, #2
 8007394:	441a      	add	r2, r3
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	685b      	ldr	r3, [r3, #4]
 800739a:	009b      	lsls	r3, r3, #2
 800739c:	fbb2 f6f3 	udiv	r6, r2, r3
 80073a0:	f7fc fdde 	bl	8003f60 <HAL_RCC_GetPCLK2Freq>
 80073a4:	4602      	mov	r2, r0
 80073a6:	4613      	mov	r3, r2
 80073a8:	009b      	lsls	r3, r3, #2
 80073aa:	4413      	add	r3, r2
 80073ac:	009a      	lsls	r2, r3, #2
 80073ae:	441a      	add	r2, r3
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	685b      	ldr	r3, [r3, #4]
 80073b4:	009b      	lsls	r3, r3, #2
 80073b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80073ba:	4a0b      	ldr	r2, [pc, #44]	; (80073e8 <UART_SetConfig+0x350>)
 80073bc:	fba2 2303 	umull	r2, r3, r2, r3
 80073c0:	095b      	lsrs	r3, r3, #5
 80073c2:	2264      	movs	r2, #100	; 0x64
 80073c4:	fb02 f303 	mul.w	r3, r2, r3
 80073c8:	1af3      	subs	r3, r6, r3
 80073ca:	011b      	lsls	r3, r3, #4
 80073cc:	3332      	adds	r3, #50	; 0x32
 80073ce:	4a06      	ldr	r2, [pc, #24]	; (80073e8 <UART_SetConfig+0x350>)
 80073d0:	fba2 2303 	umull	r2, r3, r2, r3
 80073d4:	095b      	lsrs	r3, r3, #5
 80073d6:	f003 030f 	and.w	r3, r3, #15
 80073da:	442b      	add	r3, r5
 80073dc:	60a3      	str	r3, [r4, #8]
 80073de:	e071      	b.n	80074c4 <UART_SetConfig+0x42c>
 80073e0:	40011000 	.word	0x40011000
 80073e4:	40011400 	.word	0x40011400
 80073e8:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681c      	ldr	r4, [r3, #0]
 80073f0:	f7fc fda2 	bl	8003f38 <HAL_RCC_GetPCLK1Freq>
 80073f4:	4602      	mov	r2, r0
 80073f6:	4613      	mov	r3, r2
 80073f8:	009b      	lsls	r3, r3, #2
 80073fa:	4413      	add	r3, r2
 80073fc:	009a      	lsls	r2, r3, #2
 80073fe:	441a      	add	r2, r3
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	685b      	ldr	r3, [r3, #4]
 8007404:	009b      	lsls	r3, r3, #2
 8007406:	fbb2 f3f3 	udiv	r3, r2, r3
 800740a:	4a30      	ldr	r2, [pc, #192]	; (80074cc <UART_SetConfig+0x434>)
 800740c:	fba2 2303 	umull	r2, r3, r2, r3
 8007410:	095b      	lsrs	r3, r3, #5
 8007412:	011d      	lsls	r5, r3, #4
 8007414:	f7fc fd90 	bl	8003f38 <HAL_RCC_GetPCLK1Freq>
 8007418:	4602      	mov	r2, r0
 800741a:	4613      	mov	r3, r2
 800741c:	009b      	lsls	r3, r3, #2
 800741e:	4413      	add	r3, r2
 8007420:	009a      	lsls	r2, r3, #2
 8007422:	441a      	add	r2, r3
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	685b      	ldr	r3, [r3, #4]
 8007428:	009b      	lsls	r3, r3, #2
 800742a:	fbb2 f6f3 	udiv	r6, r2, r3
 800742e:	f7fc fd83 	bl	8003f38 <HAL_RCC_GetPCLK1Freq>
 8007432:	4602      	mov	r2, r0
 8007434:	4613      	mov	r3, r2
 8007436:	009b      	lsls	r3, r3, #2
 8007438:	4413      	add	r3, r2
 800743a:	009a      	lsls	r2, r3, #2
 800743c:	441a      	add	r2, r3
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	685b      	ldr	r3, [r3, #4]
 8007442:	009b      	lsls	r3, r3, #2
 8007444:	fbb2 f3f3 	udiv	r3, r2, r3
 8007448:	4a20      	ldr	r2, [pc, #128]	; (80074cc <UART_SetConfig+0x434>)
 800744a:	fba2 2303 	umull	r2, r3, r2, r3
 800744e:	095b      	lsrs	r3, r3, #5
 8007450:	2264      	movs	r2, #100	; 0x64
 8007452:	fb02 f303 	mul.w	r3, r2, r3
 8007456:	1af3      	subs	r3, r6, r3
 8007458:	011b      	lsls	r3, r3, #4
 800745a:	3332      	adds	r3, #50	; 0x32
 800745c:	4a1b      	ldr	r2, [pc, #108]	; (80074cc <UART_SetConfig+0x434>)
 800745e:	fba2 2303 	umull	r2, r3, r2, r3
 8007462:	095b      	lsrs	r3, r3, #5
 8007464:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007468:	441d      	add	r5, r3
 800746a:	f7fc fd65 	bl	8003f38 <HAL_RCC_GetPCLK1Freq>
 800746e:	4602      	mov	r2, r0
 8007470:	4613      	mov	r3, r2
 8007472:	009b      	lsls	r3, r3, #2
 8007474:	4413      	add	r3, r2
 8007476:	009a      	lsls	r2, r3, #2
 8007478:	441a      	add	r2, r3
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	685b      	ldr	r3, [r3, #4]
 800747e:	009b      	lsls	r3, r3, #2
 8007480:	fbb2 f6f3 	udiv	r6, r2, r3
 8007484:	f7fc fd58 	bl	8003f38 <HAL_RCC_GetPCLK1Freq>
 8007488:	4602      	mov	r2, r0
 800748a:	4613      	mov	r3, r2
 800748c:	009b      	lsls	r3, r3, #2
 800748e:	4413      	add	r3, r2
 8007490:	009a      	lsls	r2, r3, #2
 8007492:	441a      	add	r2, r3
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	685b      	ldr	r3, [r3, #4]
 8007498:	009b      	lsls	r3, r3, #2
 800749a:	fbb2 f3f3 	udiv	r3, r2, r3
 800749e:	4a0b      	ldr	r2, [pc, #44]	; (80074cc <UART_SetConfig+0x434>)
 80074a0:	fba2 2303 	umull	r2, r3, r2, r3
 80074a4:	095b      	lsrs	r3, r3, #5
 80074a6:	2264      	movs	r2, #100	; 0x64
 80074a8:	fb02 f303 	mul.w	r3, r2, r3
 80074ac:	1af3      	subs	r3, r6, r3
 80074ae:	011b      	lsls	r3, r3, #4
 80074b0:	3332      	adds	r3, #50	; 0x32
 80074b2:	4a06      	ldr	r2, [pc, #24]	; (80074cc <UART_SetConfig+0x434>)
 80074b4:	fba2 2303 	umull	r2, r3, r2, r3
 80074b8:	095b      	lsrs	r3, r3, #5
 80074ba:	f003 030f 	and.w	r3, r3, #15
 80074be:	442b      	add	r3, r5
 80074c0:	60a3      	str	r3, [r4, #8]
}
 80074c2:	e7ff      	b.n	80074c4 <UART_SetConfig+0x42c>
 80074c4:	bf00      	nop
 80074c6:	3714      	adds	r7, #20
 80074c8:	46bd      	mov	sp, r7
 80074ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80074cc:	51eb851f 	.word	0x51eb851f

080074d0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80074d0:	b480      	push	{r7}
 80074d2:	b085      	sub	sp, #20
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	4603      	mov	r3, r0
 80074d8:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80074da:	2300      	movs	r3, #0
 80074dc:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80074de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80074e2:	2b84      	cmp	r3, #132	; 0x84
 80074e4:	d005      	beq.n	80074f2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80074e6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	4413      	add	r3, r2
 80074ee:	3303      	adds	r3, #3
 80074f0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80074f2:	68fb      	ldr	r3, [r7, #12]
}
 80074f4:	4618      	mov	r0, r3
 80074f6:	3714      	adds	r7, #20
 80074f8:	46bd      	mov	sp, r7
 80074fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fe:	4770      	bx	lr

08007500 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8007500:	b480      	push	{r7}
 8007502:	b083      	sub	sp, #12
 8007504:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007506:	f3ef 8305 	mrs	r3, IPSR
 800750a:	607b      	str	r3, [r7, #4]
  return(result);
 800750c:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800750e:	2b00      	cmp	r3, #0
 8007510:	bf14      	ite	ne
 8007512:	2301      	movne	r3, #1
 8007514:	2300      	moveq	r3, #0
 8007516:	b2db      	uxtb	r3, r3
}
 8007518:	4618      	mov	r0, r3
 800751a:	370c      	adds	r7, #12
 800751c:	46bd      	mov	sp, r7
 800751e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007522:	4770      	bx	lr

08007524 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8007524:	b580      	push	{r7, lr}
 8007526:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8007528:	f001 ffc2 	bl	80094b0 <vTaskStartScheduler>
  
  return osOK;
 800752c:	2300      	movs	r3, #0
}
 800752e:	4618      	mov	r0, r3
 8007530:	bd80      	pop	{r7, pc}

08007532 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8007532:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007534:	b087      	sub	sp, #28
 8007536:	af02      	add	r7, sp, #8
 8007538:	6078      	str	r0, [r7, #4]
 800753a:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	685c      	ldr	r4, [r3, #4]
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007548:	b29e      	uxth	r6, r3
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8007550:	4618      	mov	r0, r3
 8007552:	f7ff ffbd 	bl	80074d0 <makeFreeRtosPriority>
 8007556:	4602      	mov	r2, r0
 8007558:	f107 030c 	add.w	r3, r7, #12
 800755c:	9301      	str	r3, [sp, #4]
 800755e:	9200      	str	r2, [sp, #0]
 8007560:	683b      	ldr	r3, [r7, #0]
 8007562:	4632      	mov	r2, r6
 8007564:	4629      	mov	r1, r5
 8007566:	4620      	mov	r0, r4
 8007568:	f001 fc28 	bl	8008dbc <xTaskCreate>
 800756c:	4603      	mov	r3, r0
 800756e:	2b01      	cmp	r3, #1
 8007570:	d001      	beq.n	8007576 <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 8007572:	2300      	movs	r3, #0
 8007574:	e000      	b.n	8007578 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 8007576:	68fb      	ldr	r3, [r7, #12]
}
 8007578:	4618      	mov	r0, r3
 800757a:	3714      	adds	r7, #20
 800757c:	46bd      	mov	sp, r7
 800757e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007580 <osThreadTerminate>:
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osThreadTerminate shall be consistent in every CMSIS-RTOS.
*/
osStatus osThreadTerminate (osThreadId thread_id)
{
 8007580:	b580      	push	{r7, lr}
 8007582:	b082      	sub	sp, #8
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskDelete == 1)
  vTaskDelete(thread_id);
 8007588:	6878      	ldr	r0, [r7, #4]
 800758a:	f001 fd41 	bl	8009010 <vTaskDelete>
  return osOK;
 800758e:	2300      	movs	r3, #0
#else
  return osErrorOS;
#endif
}
 8007590:	4618      	mov	r0, r3
 8007592:	3708      	adds	r7, #8
 8007594:	46bd      	mov	sp, r7
 8007596:	bd80      	pop	{r7, pc}

08007598 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8007598:	b580      	push	{r7, lr}
 800759a:	b084      	sub	sp, #16
 800759c:	af00      	add	r7, sp, #0
 800759e:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d001      	beq.n	80075ae <osDelay+0x16>
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	e000      	b.n	80075b0 <osDelay+0x18>
 80075ae:	2301      	movs	r3, #1
 80075b0:	4618      	mov	r0, r3
 80075b2:	f001 fdbb 	bl	800912c <vTaskDelay>
  
  return osOK;
 80075b6:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80075b8:	4618      	mov	r0, r3
 80075ba:	3710      	adds	r7, #16
 80075bc:	46bd      	mov	sp, r7
 80075be:	bd80      	pop	{r7, pc}

080075c0 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 80075c0:	b580      	push	{r7, lr}
 80075c2:	af00      	add	r7, sp, #0

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80075c4:	f002 fc38 	bl	8009e38 <xTaskGetSchedulerState>
 80075c8:	4603      	mov	r3, r0
 80075ca:	2b01      	cmp	r3, #1
 80075cc:	d001      	beq.n	80075d2 <osSystickHandler+0x12>
  {
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
 80075ce:	f000 fc43 	bl	8007e58 <xPortSysTickHandler>
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 80075d2:	bf00      	nop
 80075d4:	bd80      	pop	{r7, pc}

080075d6 <osThreadSuspend>:
* @brief  Suspend execution of a thread.
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osThreadSuspend (osThreadId thread_id)
{
 80075d6:	b580      	push	{r7, lr}
 80075d8:	b082      	sub	sp, #8
 80075da:	af00      	add	r7, sp, #0
 80075dc:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskSuspend == 1)
    vTaskSuspend(thread_id);
 80075de:	6878      	ldr	r0, [r7, #4]
 80075e0:	f001 fdd8 	bl	8009194 <vTaskSuspend>
  
  return osOK;
 80075e4:	2300      	movs	r3, #0
#else
  return osErrorResource;
#endif
}
 80075e6:	4618      	mov	r0, r3
 80075e8:	3708      	adds	r7, #8
 80075ea:	46bd      	mov	sp, r7
 80075ec:	bd80      	pop	{r7, pc}
	...

080075f0 <osThreadResume>:
* @brief  Resume execution of a suspended thread.
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osThreadResume (osThreadId thread_id)
{
 80075f0:	b580      	push	{r7, lr}
 80075f2:	b082      	sub	sp, #8
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskSuspend == 1)  
  if(inHandlerMode())
 80075f8:	f7ff ff82 	bl	8007500 <inHandlerMode>
 80075fc:	4603      	mov	r3, r0
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d00e      	beq.n	8007620 <osThreadResume+0x30>
  {
    if (xTaskResumeFromISR(thread_id) == pdTRUE)
 8007602:	6878      	ldr	r0, [r7, #4]
 8007604:	f001 fee4 	bl	80093d0 <xTaskResumeFromISR>
 8007608:	4603      	mov	r3, r0
 800760a:	2b01      	cmp	r3, #1
 800760c:	d10b      	bne.n	8007626 <osThreadResume+0x36>
    {
      portYIELD_FROM_ISR(pdTRUE);
 800760e:	4b08      	ldr	r3, [pc, #32]	; (8007630 <osThreadResume+0x40>)
 8007610:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007614:	601a      	str	r2, [r3, #0]
 8007616:	f3bf 8f4f 	dsb	sy
 800761a:	f3bf 8f6f 	isb	sy
 800761e:	e002      	b.n	8007626 <osThreadResume+0x36>
    }
  }
  else
  {
    vTaskResume(thread_id);
 8007620:	6878      	ldr	r0, [r7, #4]
 8007622:	f001 fe79 	bl	8009318 <vTaskResume>
  }
  return osOK;
 8007626:	2300      	movs	r3, #0
#else
  return osErrorResource;
#endif
}
 8007628:	4618      	mov	r0, r3
 800762a:	3708      	adds	r7, #8
 800762c:	46bd      	mov	sp, r7
 800762e:	bd80      	pop	{r7, pc}
 8007630:	e000ed04 	.word	0xe000ed04

08007634 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8007634:	b580      	push	{r7, lr}
 8007636:	b082      	sub	sp, #8
 8007638:	af00      	add	r7, sp, #0
	EventGroup_t *pxEventBits;

		/* Allocate the event group. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) );
 800763a:	2018      	movs	r0, #24
 800763c:	f000 fc90 	bl	8007f60 <pvPortMalloc>
 8007640:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	2b00      	cmp	r3, #0
 8007646:	d007      	beq.n	8007658 <xEventGroupCreate+0x24>
		{
			pxEventBits->uxEventBits = 0;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2200      	movs	r2, #0
 800764c:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	3304      	adds	r3, #4
 8007652:	4618      	mov	r0, r3
 8007654:	f000 f9bc 	bl	80079d0 <vListInitialise>
		else
		{
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return ( EventGroupHandle_t ) pxEventBits;
 8007658:	687b      	ldr	r3, [r7, #4]
	}
 800765a:	4618      	mov	r0, r3
 800765c:	3708      	adds	r7, #8
 800765e:	46bd      	mov	sp, r7
 8007660:	bd80      	pop	{r7, pc}
	...

08007664 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8007664:	b580      	push	{r7, lr}
 8007666:	b090      	sub	sp, #64	; 0x40
 8007668:	af00      	add	r7, sp, #0
 800766a:	60f8      	str	r0, [r7, #12]
 800766c:	60b9      	str	r1, [r7, #8]
 800766e:	607a      	str	r2, [r7, #4]
 8007670:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 8007676:	2300      	movs	r3, #0
 8007678:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 800767a:	2300      	movs	r3, #0
 800767c:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	2b00      	cmp	r3, #0
 8007682:	d109      	bne.n	8007698 <xEventGroupWaitBits+0x34>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007684:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007688:	f383 8811 	msr	BASEPRI, r3
 800768c:	f3bf 8f6f 	isb	sy
 8007690:	f3bf 8f4f 	dsb	sy
 8007694:	623b      	str	r3, [r7, #32]
 8007696:	e7fe      	b.n	8007696 <xEventGroupWaitBits+0x32>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8007698:	68bb      	ldr	r3, [r7, #8]
 800769a:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d009      	beq.n	80076b6 <xEventGroupWaitBits+0x52>
 80076a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076a6:	f383 8811 	msr	BASEPRI, r3
 80076aa:	f3bf 8f6f 	isb	sy
 80076ae:	f3bf 8f4f 	dsb	sy
 80076b2:	61fb      	str	r3, [r7, #28]
 80076b4:	e7fe      	b.n	80076b4 <xEventGroupWaitBits+0x50>
	configASSERT( uxBitsToWaitFor != 0 );
 80076b6:	68bb      	ldr	r3, [r7, #8]
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d109      	bne.n	80076d0 <xEventGroupWaitBits+0x6c>
 80076bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076c0:	f383 8811 	msr	BASEPRI, r3
 80076c4:	f3bf 8f6f 	isb	sy
 80076c8:	f3bf 8f4f 	dsb	sy
 80076cc:	61bb      	str	r3, [r7, #24]
 80076ce:	e7fe      	b.n	80076ce <xEventGroupWaitBits+0x6a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80076d0:	f002 fbb2 	bl	8009e38 <xTaskGetSchedulerState>
 80076d4:	4603      	mov	r3, r0
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d102      	bne.n	80076e0 <xEventGroupWaitBits+0x7c>
 80076da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d101      	bne.n	80076e4 <xEventGroupWaitBits+0x80>
 80076e0:	2301      	movs	r3, #1
 80076e2:	e000      	b.n	80076e6 <xEventGroupWaitBits+0x82>
 80076e4:	2300      	movs	r3, #0
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d109      	bne.n	80076fe <xEventGroupWaitBits+0x9a>
 80076ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076ee:	f383 8811 	msr	BASEPRI, r3
 80076f2:	f3bf 8f6f 	isb	sy
 80076f6:	f3bf 8f4f 	dsb	sy
 80076fa:	617b      	str	r3, [r7, #20]
 80076fc:	e7fe      	b.n	80076fc <xEventGroupWaitBits+0x98>
	}
	#endif

	vTaskSuspendAll();
 80076fe:	f001 ff23 	bl	8009548 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8007702:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8007708:	683a      	ldr	r2, [r7, #0]
 800770a:	68b9      	ldr	r1, [r7, #8]
 800770c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800770e:	f000 f93d 	bl	800798c <prvTestWaitCondition>
 8007712:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 8007714:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007716:	2b00      	cmp	r3, #0
 8007718:	d00e      	beq.n	8007738 <xEventGroupWaitBits+0xd4>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 800771a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800771c:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 800771e:	2300      	movs	r3, #0
 8007720:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	2b00      	cmp	r3, #0
 8007726:	d026      	beq.n	8007776 <xEventGroupWaitBits+0x112>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8007728:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800772a:	681a      	ldr	r2, [r3, #0]
 800772c:	68bb      	ldr	r3, [r7, #8]
 800772e:	43db      	mvns	r3, r3
 8007730:	401a      	ands	r2, r3
 8007732:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007734:	601a      	str	r2, [r3, #0]
 8007736:	e01e      	b.n	8007776 <xEventGroupWaitBits+0x112>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8007738:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800773a:	2b00      	cmp	r3, #0
 800773c:	d102      	bne.n	8007744 <xEventGroupWaitBits+0xe0>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 800773e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007740:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007742:	e018      	b.n	8007776 <xEventGroupWaitBits+0x112>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2b00      	cmp	r3, #0
 8007748:	d003      	beq.n	8007752 <xEventGroupWaitBits+0xee>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 800774a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800774c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007750:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	2b00      	cmp	r3, #0
 8007756:	d003      	beq.n	8007760 <xEventGroupWaitBits+0xfc>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8007758:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800775a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800775e:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8007760:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007762:	1d18      	adds	r0, r3, #4
 8007764:	68ba      	ldr	r2, [r7, #8]
 8007766:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007768:	4313      	orrs	r3, r2
 800776a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800776c:	4619      	mov	r1, r3
 800776e:	f002 f8df 	bl	8009930 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 8007772:	2300      	movs	r3, #0
 8007774:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8007776:	f001 fef5 	bl	8009564 <xTaskResumeAll>
 800777a:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 800777c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800777e:	2b00      	cmp	r3, #0
 8007780:	d031      	beq.n	80077e6 <xEventGroupWaitBits+0x182>
	{
		if( xAlreadyYielded == pdFALSE )
 8007782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007784:	2b00      	cmp	r3, #0
 8007786:	d107      	bne.n	8007798 <xEventGroupWaitBits+0x134>
		{
			portYIELD_WITHIN_API();
 8007788:	4b19      	ldr	r3, [pc, #100]	; (80077f0 <xEventGroupWaitBits+0x18c>)
 800778a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800778e:	601a      	str	r2, [r3, #0]
 8007790:	f3bf 8f4f 	dsb	sy
 8007794:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8007798:	f002 fc66 	bl	800a068 <uxTaskResetEventItemValue>
 800779c:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 800779e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80077a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d11a      	bne.n	80077de <xEventGroupWaitBits+0x17a>
		{
			taskENTER_CRITICAL();
 80077a8:	f000 faca 	bl	8007d40 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 80077ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 80077b2:	683a      	ldr	r2, [r7, #0]
 80077b4:	68b9      	ldr	r1, [r7, #8]
 80077b6:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80077b8:	f000 f8e8 	bl	800798c <prvTestWaitCondition>
 80077bc:	4603      	mov	r3, r0
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d009      	beq.n	80077d6 <xEventGroupWaitBits+0x172>
				{
					if( xClearOnExit != pdFALSE )
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d006      	beq.n	80077d6 <xEventGroupWaitBits+0x172>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80077c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077ca:	681a      	ldr	r2, [r3, #0]
 80077cc:	68bb      	ldr	r3, [r7, #8]
 80077ce:	43db      	mvns	r3, r3
 80077d0:	401a      	ands	r2, r3
 80077d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077d4:	601a      	str	r2, [r3, #0]
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 80077d6:	f000 fae1 	bl	8007d9c <vPortExitCritical>

			/* Prevent compiler warnings when trace macros are not used. */
			xTimeoutOccurred = pdFALSE;
 80077da:	2300      	movs	r3, #0
 80077dc:	633b      	str	r3, [r7, #48]	; 0x30
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 80077de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80077e0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80077e4:	63fb      	str	r3, [r7, #60]	; 0x3c
	}
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
 80077e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80077e8:	4618      	mov	r0, r3
 80077ea:	3740      	adds	r7, #64	; 0x40
 80077ec:	46bd      	mov	sp, r7
 80077ee:	bd80      	pop	{r7, pc}
 80077f0:	e000ed04 	.word	0xe000ed04

080077f4 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 80077f4:	b580      	push	{r7, lr}
 80077f6:	b086      	sub	sp, #24
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	6078      	str	r0, [r7, #4]
 80077fc:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	2b00      	cmp	r3, #0
 8007806:	d109      	bne.n	800781c <xEventGroupClearBits+0x28>
 8007808:	f04f 0350 	mov.w	r3, #80	; 0x50
 800780c:	f383 8811 	msr	BASEPRI, r3
 8007810:	f3bf 8f6f 	isb	sy
 8007814:	f3bf 8f4f 	dsb	sy
 8007818:	60fb      	str	r3, [r7, #12]
 800781a:	e7fe      	b.n	800781a <xEventGroupClearBits+0x26>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800781c:	683b      	ldr	r3, [r7, #0]
 800781e:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8007822:	2b00      	cmp	r3, #0
 8007824:	d009      	beq.n	800783a <xEventGroupClearBits+0x46>
 8007826:	f04f 0350 	mov.w	r3, #80	; 0x50
 800782a:	f383 8811 	msr	BASEPRI, r3
 800782e:	f3bf 8f6f 	isb	sy
 8007832:	f3bf 8f4f 	dsb	sy
 8007836:	60bb      	str	r3, [r7, #8]
 8007838:	e7fe      	b.n	8007838 <xEventGroupClearBits+0x44>

	taskENTER_CRITICAL();
 800783a:	f000 fa81 	bl	8007d40 <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 800783e:	697b      	ldr	r3, [r7, #20]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8007844:	697b      	ldr	r3, [r7, #20]
 8007846:	681a      	ldr	r2, [r3, #0]
 8007848:	683b      	ldr	r3, [r7, #0]
 800784a:	43db      	mvns	r3, r3
 800784c:	401a      	ands	r2, r3
 800784e:	697b      	ldr	r3, [r7, #20]
 8007850:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 8007852:	f000 faa3 	bl	8007d9c <vPortExitCritical>

	return uxReturn;
 8007856:	693b      	ldr	r3, [r7, #16]
}
 8007858:	4618      	mov	r0, r3
 800785a:	3718      	adds	r7, #24
 800785c:	46bd      	mov	sp, r7
 800785e:	bd80      	pop	{r7, pc}

08007860 <xEventGroupSetBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8007860:	b580      	push	{r7, lr}
 8007862:	b08e      	sub	sp, #56	; 0x38
 8007864:	af00      	add	r7, sp, #0
 8007866:	6078      	str	r0, [r7, #4]
 8007868:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t *pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 800786a:	2300      	movs	r3, #0
 800786c:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 8007872:	2300      	movs	r3, #0
 8007874:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d109      	bne.n	8007890 <xEventGroupSetBits+0x30>
 800787c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007880:	f383 8811 	msr	BASEPRI, r3
 8007884:	f3bf 8f6f 	isb	sy
 8007888:	f3bf 8f4f 	dsb	sy
 800788c:	613b      	str	r3, [r7, #16]
 800788e:	e7fe      	b.n	800788e <xEventGroupSetBits+0x2e>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8007890:	683b      	ldr	r3, [r7, #0]
 8007892:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8007896:	2b00      	cmp	r3, #0
 8007898:	d009      	beq.n	80078ae <xEventGroupSetBits+0x4e>
 800789a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800789e:	f383 8811 	msr	BASEPRI, r3
 80078a2:	f3bf 8f6f 	isb	sy
 80078a6:	f3bf 8f4f 	dsb	sy
 80078aa:	60fb      	str	r3, [r7, #12]
 80078ac:	e7fe      	b.n	80078ac <xEventGroupSetBits+0x4c>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 80078ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078b0:	3304      	adds	r3, #4
 80078b2:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80078b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078b6:	3308      	adds	r3, #8
 80078b8:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 80078ba:	f001 fe45 	bl	8009548 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 80078be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078c0:	68db      	ldr	r3, [r3, #12]
 80078c2:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 80078c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078c6:	681a      	ldr	r2, [r3, #0]
 80078c8:	683b      	ldr	r3, [r7, #0]
 80078ca:	431a      	orrs	r2, r3
 80078cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078ce:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 80078d0:	e03c      	b.n	800794c <xEventGroupSetBits+0xec>
		{
			pxNext = listGET_NEXT( pxListItem );
 80078d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078d4:	685b      	ldr	r3, [r3, #4]
 80078d6:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 80078d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 80078de:	2300      	movs	r3, #0
 80078e0:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 80078e2:	69bb      	ldr	r3, [r7, #24]
 80078e4:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80078e8:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 80078ea:	69bb      	ldr	r3, [r7, #24]
 80078ec:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80078f0:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 80078f2:	697b      	ldr	r3, [r7, #20]
 80078f4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d108      	bne.n	800790e <xEventGroupSetBits+0xae>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 80078fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078fe:	681a      	ldr	r2, [r3, #0]
 8007900:	69bb      	ldr	r3, [r7, #24]
 8007902:	4013      	ands	r3, r2
 8007904:	2b00      	cmp	r3, #0
 8007906:	d00b      	beq.n	8007920 <xEventGroupSetBits+0xc0>
				{
					xMatchFound = pdTRUE;
 8007908:	2301      	movs	r3, #1
 800790a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800790c:	e008      	b.n	8007920 <xEventGroupSetBits+0xc0>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 800790e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007910:	681a      	ldr	r2, [r3, #0]
 8007912:	69bb      	ldr	r3, [r7, #24]
 8007914:	401a      	ands	r2, r3
 8007916:	69bb      	ldr	r3, [r7, #24]
 8007918:	429a      	cmp	r2, r3
 800791a:	d101      	bne.n	8007920 <xEventGroupSetBits+0xc0>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 800791c:	2301      	movs	r3, #1
 800791e:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8007920:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007922:	2b00      	cmp	r3, #0
 8007924:	d010      	beq.n	8007948 <xEventGroupSetBits+0xe8>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8007926:	697b      	ldr	r3, [r7, #20]
 8007928:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800792c:	2b00      	cmp	r3, #0
 800792e:	d003      	beq.n	8007938 <xEventGroupSetBits+0xd8>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8007930:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007932:	69bb      	ldr	r3, [r7, #24]
 8007934:	4313      	orrs	r3, r2
 8007936:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				( void ) xTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8007938:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8007940:	4619      	mov	r1, r3
 8007942:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8007944:	f002 f8ba 	bl	8009abc <xTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8007948:	69fb      	ldr	r3, [r7, #28]
 800794a:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 800794c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800794e:	6a3b      	ldr	r3, [r7, #32]
 8007950:	429a      	cmp	r2, r3
 8007952:	d1be      	bne.n	80078d2 <xEventGroupSetBits+0x72>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8007954:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007956:	681a      	ldr	r2, [r3, #0]
 8007958:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800795a:	43db      	mvns	r3, r3
 800795c:	401a      	ands	r2, r3
 800795e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007960:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8007962:	f001 fdff 	bl	8009564 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8007966:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007968:	681b      	ldr	r3, [r3, #0]
}
 800796a:	4618      	mov	r0, r3
 800796c:	3738      	adds	r7, #56	; 0x38
 800796e:	46bd      	mov	sp, r7
 8007970:	bd80      	pop	{r7, pc}

08007972 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 8007972:	b580      	push	{r7, lr}
 8007974:	b082      	sub	sp, #8
 8007976:	af00      	add	r7, sp, #0
 8007978:	6078      	str	r0, [r7, #4]
 800797a:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet );
 800797c:	6839      	ldr	r1, [r7, #0]
 800797e:	6878      	ldr	r0, [r7, #4]
 8007980:	f7ff ff6e 	bl	8007860 <xEventGroupSetBits>
}
 8007984:	bf00      	nop
 8007986:	3708      	adds	r7, #8
 8007988:	46bd      	mov	sp, r7
 800798a:	bd80      	pop	{r7, pc}

0800798c <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear );
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 800798c:	b480      	push	{r7}
 800798e:	b087      	sub	sp, #28
 8007990:	af00      	add	r7, sp, #0
 8007992:	60f8      	str	r0, [r7, #12]
 8007994:	60b9      	str	r1, [r7, #8]
 8007996:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8007998:	2300      	movs	r3, #0
 800799a:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d107      	bne.n	80079b2 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 80079a2:	68fa      	ldr	r2, [r7, #12]
 80079a4:	68bb      	ldr	r3, [r7, #8]
 80079a6:	4013      	ands	r3, r2
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d00a      	beq.n	80079c2 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80079ac:	2301      	movs	r3, #1
 80079ae:	617b      	str	r3, [r7, #20]
 80079b0:	e007      	b.n	80079c2 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 80079b2:	68fa      	ldr	r2, [r7, #12]
 80079b4:	68bb      	ldr	r3, [r7, #8]
 80079b6:	401a      	ands	r2, r3
 80079b8:	68bb      	ldr	r3, [r7, #8]
 80079ba:	429a      	cmp	r2, r3
 80079bc:	d101      	bne.n	80079c2 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80079be:	2301      	movs	r3, #1
 80079c0:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 80079c2:	697b      	ldr	r3, [r7, #20]
}
 80079c4:	4618      	mov	r0, r3
 80079c6:	371c      	adds	r7, #28
 80079c8:	46bd      	mov	sp, r7
 80079ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ce:	4770      	bx	lr

080079d0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80079d0:	b480      	push	{r7}
 80079d2:	b083      	sub	sp, #12
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	f103 0208 	add.w	r2, r3, #8
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	f04f 32ff 	mov.w	r2, #4294967295
 80079e8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	f103 0208 	add.w	r2, r3, #8
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	f103 0208 	add.w	r2, r3, #8
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	2200      	movs	r2, #0
 8007a02:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007a04:	bf00      	nop
 8007a06:	370c      	adds	r7, #12
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0e:	4770      	bx	lr

08007a10 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007a10:	b480      	push	{r7}
 8007a12:	b083      	sub	sp, #12
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007a1e:	bf00      	nop
 8007a20:	370c      	adds	r7, #12
 8007a22:	46bd      	mov	sp, r7
 8007a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a28:	4770      	bx	lr

08007a2a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007a2a:	b480      	push	{r7}
 8007a2c:	b085      	sub	sp, #20
 8007a2e:	af00      	add	r7, sp, #0
 8007a30:	6078      	str	r0, [r7, #4]
 8007a32:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	685b      	ldr	r3, [r3, #4]
 8007a38:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	68fa      	ldr	r2, [r7, #12]
 8007a3e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	689a      	ldr	r2, [r3, #8]
 8007a44:	683b      	ldr	r3, [r7, #0]
 8007a46:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	689b      	ldr	r3, [r3, #8]
 8007a4c:	683a      	ldr	r2, [r7, #0]
 8007a4e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	683a      	ldr	r2, [r7, #0]
 8007a54:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8007a56:	683b      	ldr	r3, [r7, #0]
 8007a58:	687a      	ldr	r2, [r7, #4]
 8007a5a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	1c5a      	adds	r2, r3, #1
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	601a      	str	r2, [r3, #0]
}
 8007a66:	bf00      	nop
 8007a68:	3714      	adds	r7, #20
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a70:	4770      	bx	lr

08007a72 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007a72:	b480      	push	{r7}
 8007a74:	b085      	sub	sp, #20
 8007a76:	af00      	add	r7, sp, #0
 8007a78:	6078      	str	r0, [r7, #4]
 8007a7a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007a7c:	683b      	ldr	r3, [r7, #0]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007a82:	68bb      	ldr	r3, [r7, #8]
 8007a84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a88:	d103      	bne.n	8007a92 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	691b      	ldr	r3, [r3, #16]
 8007a8e:	60fb      	str	r3, [r7, #12]
 8007a90:	e00c      	b.n	8007aac <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	3308      	adds	r3, #8
 8007a96:	60fb      	str	r3, [r7, #12]
 8007a98:	e002      	b.n	8007aa0 <vListInsert+0x2e>
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	685b      	ldr	r3, [r3, #4]
 8007a9e:	60fb      	str	r3, [r7, #12]
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	685b      	ldr	r3, [r3, #4]
 8007aa4:	681a      	ldr	r2, [r3, #0]
 8007aa6:	68bb      	ldr	r3, [r7, #8]
 8007aa8:	429a      	cmp	r2, r3
 8007aaa:	d9f6      	bls.n	8007a9a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	685a      	ldr	r2, [r3, #4]
 8007ab0:	683b      	ldr	r3, [r7, #0]
 8007ab2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007ab4:	683b      	ldr	r3, [r7, #0]
 8007ab6:	685b      	ldr	r3, [r3, #4]
 8007ab8:	683a      	ldr	r2, [r7, #0]
 8007aba:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007abc:	683b      	ldr	r3, [r7, #0]
 8007abe:	68fa      	ldr	r2, [r7, #12]
 8007ac0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	683a      	ldr	r2, [r7, #0]
 8007ac6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8007ac8:	683b      	ldr	r3, [r7, #0]
 8007aca:	687a      	ldr	r2, [r7, #4]
 8007acc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	1c5a      	adds	r2, r3, #1
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	601a      	str	r2, [r3, #0]
}
 8007ad8:	bf00      	nop
 8007ada:	3714      	adds	r7, #20
 8007adc:	46bd      	mov	sp, r7
 8007ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae2:	4770      	bx	lr

08007ae4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007ae4:	b480      	push	{r7}
 8007ae6:	b085      	sub	sp, #20
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	691b      	ldr	r3, [r3, #16]
 8007af0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	685b      	ldr	r3, [r3, #4]
 8007af6:	687a      	ldr	r2, [r7, #4]
 8007af8:	6892      	ldr	r2, [r2, #8]
 8007afa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	689b      	ldr	r3, [r3, #8]
 8007b00:	687a      	ldr	r2, [r7, #4]
 8007b02:	6852      	ldr	r2, [r2, #4]
 8007b04:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	685a      	ldr	r2, [r3, #4]
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	429a      	cmp	r2, r3
 8007b0e:	d103      	bne.n	8007b18 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	689a      	ldr	r2, [r3, #8]
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	1e5a      	subs	r2, r3, #1
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	681b      	ldr	r3, [r3, #0]
}
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	3714      	adds	r7, #20
 8007b30:	46bd      	mov	sp, r7
 8007b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b36:	4770      	bx	lr

08007b38 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007b38:	b480      	push	{r7}
 8007b3a:	b085      	sub	sp, #20
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	60f8      	str	r0, [r7, #12]
 8007b40:	60b9      	str	r1, [r7, #8]
 8007b42:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	3b04      	subs	r3, #4
 8007b48:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007b50:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	3b04      	subs	r3, #4
 8007b56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007b58:	68bb      	ldr	r3, [r7, #8]
 8007b5a:	f023 0201 	bic.w	r2, r3, #1
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	3b04      	subs	r3, #4
 8007b66:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007b68:	4a0c      	ldr	r2, [pc, #48]	; (8007b9c <pxPortInitialiseStack+0x64>)
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	3b14      	subs	r3, #20
 8007b72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007b74:	687a      	ldr	r2, [r7, #4]
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	3b04      	subs	r3, #4
 8007b7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	f06f 0202 	mvn.w	r2, #2
 8007b86:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	3b20      	subs	r3, #32
 8007b8c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007b8e:	68fb      	ldr	r3, [r7, #12]
}
 8007b90:	4618      	mov	r0, r3
 8007b92:	3714      	adds	r7, #20
 8007b94:	46bd      	mov	sp, r7
 8007b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b9a:	4770      	bx	lr
 8007b9c:	08007ba1 	.word	0x08007ba1

08007ba0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007ba0:	b480      	push	{r7}
 8007ba2:	b083      	sub	sp, #12
 8007ba4:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007ba6:	4b0c      	ldr	r3, [pc, #48]	; (8007bd8 <prvTaskExitError+0x38>)
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bae:	d009      	beq.n	8007bc4 <prvTaskExitError+0x24>
 8007bb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bb4:	f383 8811 	msr	BASEPRI, r3
 8007bb8:	f3bf 8f6f 	isb	sy
 8007bbc:	f3bf 8f4f 	dsb	sy
 8007bc0:	607b      	str	r3, [r7, #4]
 8007bc2:	e7fe      	b.n	8007bc2 <prvTaskExitError+0x22>
 8007bc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bc8:	f383 8811 	msr	BASEPRI, r3
 8007bcc:	f3bf 8f6f 	isb	sy
 8007bd0:	f3bf 8f4f 	dsb	sy
 8007bd4:	603b      	str	r3, [r7, #0]
	portDISABLE_INTERRUPTS();
	for( ;; );
 8007bd6:	e7fe      	b.n	8007bd6 <prvTaskExitError+0x36>
 8007bd8:	20000000 	.word	0x20000000
 8007bdc:	00000000 	.word	0x00000000

08007be0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007be0:	4b07      	ldr	r3, [pc, #28]	; (8007c00 <pxCurrentTCBConst2>)
 8007be2:	6819      	ldr	r1, [r3, #0]
 8007be4:	6808      	ldr	r0, [r1, #0]
 8007be6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bea:	f380 8809 	msr	PSP, r0
 8007bee:	f3bf 8f6f 	isb	sy
 8007bf2:	f04f 0000 	mov.w	r0, #0
 8007bf6:	f380 8811 	msr	BASEPRI, r0
 8007bfa:	4770      	bx	lr
 8007bfc:	f3af 8000 	nop.w

08007c00 <pxCurrentTCBConst2>:
 8007c00:	20018784 	.word	0x20018784
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007c04:	bf00      	nop
 8007c06:	bf00      	nop

08007c08 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8007c08:	4806      	ldr	r0, [pc, #24]	; (8007c24 <prvPortStartFirstTask+0x1c>)
 8007c0a:	6800      	ldr	r0, [r0, #0]
 8007c0c:	6800      	ldr	r0, [r0, #0]
 8007c0e:	f380 8808 	msr	MSP, r0
 8007c12:	b662      	cpsie	i
 8007c14:	b661      	cpsie	f
 8007c16:	f3bf 8f4f 	dsb	sy
 8007c1a:	f3bf 8f6f 	isb	sy
 8007c1e:	df00      	svc	0
 8007c20:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007c22:	bf00      	nop
 8007c24:	e000ed08 	.word	0xe000ed08

08007c28 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007c28:	b580      	push	{r7, lr}
 8007c2a:	b086      	sub	sp, #24
 8007c2c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007c2e:	4b3b      	ldr	r3, [pc, #236]	; (8007d1c <xPortStartScheduler+0xf4>)
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	4a3b      	ldr	r2, [pc, #236]	; (8007d20 <xPortStartScheduler+0xf8>)
 8007c34:	4293      	cmp	r3, r2
 8007c36:	d109      	bne.n	8007c4c <xPortStartScheduler+0x24>
 8007c38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c3c:	f383 8811 	msr	BASEPRI, r3
 8007c40:	f3bf 8f6f 	isb	sy
 8007c44:	f3bf 8f4f 	dsb	sy
 8007c48:	613b      	str	r3, [r7, #16]
 8007c4a:	e7fe      	b.n	8007c4a <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007c4c:	4b33      	ldr	r3, [pc, #204]	; (8007d1c <xPortStartScheduler+0xf4>)
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	4a34      	ldr	r2, [pc, #208]	; (8007d24 <xPortStartScheduler+0xfc>)
 8007c52:	4293      	cmp	r3, r2
 8007c54:	d109      	bne.n	8007c6a <xPortStartScheduler+0x42>
 8007c56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c5a:	f383 8811 	msr	BASEPRI, r3
 8007c5e:	f3bf 8f6f 	isb	sy
 8007c62:	f3bf 8f4f 	dsb	sy
 8007c66:	60fb      	str	r3, [r7, #12]
 8007c68:	e7fe      	b.n	8007c68 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007c6a:	4b2f      	ldr	r3, [pc, #188]	; (8007d28 <xPortStartScheduler+0x100>)
 8007c6c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007c6e:	697b      	ldr	r3, [r7, #20]
 8007c70:	781b      	ldrb	r3, [r3, #0]
 8007c72:	b2db      	uxtb	r3, r3
 8007c74:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007c76:	697b      	ldr	r3, [r7, #20]
 8007c78:	22ff      	movs	r2, #255	; 0xff
 8007c7a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007c7c:	697b      	ldr	r3, [r7, #20]
 8007c7e:	781b      	ldrb	r3, [r3, #0]
 8007c80:	b2db      	uxtb	r3, r3
 8007c82:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007c84:	79fb      	ldrb	r3, [r7, #7]
 8007c86:	b2db      	uxtb	r3, r3
 8007c88:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007c8c:	b2da      	uxtb	r2, r3
 8007c8e:	4b27      	ldr	r3, [pc, #156]	; (8007d2c <xPortStartScheduler+0x104>)
 8007c90:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007c92:	4b27      	ldr	r3, [pc, #156]	; (8007d30 <xPortStartScheduler+0x108>)
 8007c94:	2207      	movs	r2, #7
 8007c96:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007c98:	e009      	b.n	8007cae <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8007c9a:	4b25      	ldr	r3, [pc, #148]	; (8007d30 <xPortStartScheduler+0x108>)
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	3b01      	subs	r3, #1
 8007ca0:	4a23      	ldr	r2, [pc, #140]	; (8007d30 <xPortStartScheduler+0x108>)
 8007ca2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007ca4:	79fb      	ldrb	r3, [r7, #7]
 8007ca6:	b2db      	uxtb	r3, r3
 8007ca8:	005b      	lsls	r3, r3, #1
 8007caa:	b2db      	uxtb	r3, r3
 8007cac:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007cae:	79fb      	ldrb	r3, [r7, #7]
 8007cb0:	b2db      	uxtb	r3, r3
 8007cb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007cb6:	2b80      	cmp	r3, #128	; 0x80
 8007cb8:	d0ef      	beq.n	8007c9a <xPortStartScheduler+0x72>
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007cba:	4b1d      	ldr	r3, [pc, #116]	; (8007d30 <xPortStartScheduler+0x108>)
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	021b      	lsls	r3, r3, #8
 8007cc0:	4a1b      	ldr	r2, [pc, #108]	; (8007d30 <xPortStartScheduler+0x108>)
 8007cc2:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007cc4:	4b1a      	ldr	r3, [pc, #104]	; (8007d30 <xPortStartScheduler+0x108>)
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007ccc:	4a18      	ldr	r2, [pc, #96]	; (8007d30 <xPortStartScheduler+0x108>)
 8007cce:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007cd0:	68bb      	ldr	r3, [r7, #8]
 8007cd2:	b2da      	uxtb	r2, r3
 8007cd4:	697b      	ldr	r3, [r7, #20]
 8007cd6:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007cd8:	4a16      	ldr	r2, [pc, #88]	; (8007d34 <xPortStartScheduler+0x10c>)
 8007cda:	4b16      	ldr	r3, [pc, #88]	; (8007d34 <xPortStartScheduler+0x10c>)
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007ce2:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007ce4:	4a13      	ldr	r2, [pc, #76]	; (8007d34 <xPortStartScheduler+0x10c>)
 8007ce6:	4b13      	ldr	r3, [pc, #76]	; (8007d34 <xPortStartScheduler+0x10c>)
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007cee:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007cf0:	f000 f8d2 	bl	8007e98 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007cf4:	4b10      	ldr	r3, [pc, #64]	; (8007d38 <xPortStartScheduler+0x110>)
 8007cf6:	2200      	movs	r2, #0
 8007cf8:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007cfa:	f000 f8e9 	bl	8007ed0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007cfe:	4a0f      	ldr	r2, [pc, #60]	; (8007d3c <xPortStartScheduler+0x114>)
 8007d00:	4b0e      	ldr	r3, [pc, #56]	; (8007d3c <xPortStartScheduler+0x114>)
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007d08:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007d0a:	f7ff ff7d 	bl	8007c08 <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 8007d0e:	f7ff ff47 	bl	8007ba0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007d12:	2300      	movs	r3, #0
}
 8007d14:	4618      	mov	r0, r3
 8007d16:	3718      	adds	r7, #24
 8007d18:	46bd      	mov	sp, r7
 8007d1a:	bd80      	pop	{r7, pc}
 8007d1c:	e000ed00 	.word	0xe000ed00
 8007d20:	410fc271 	.word	0x410fc271
 8007d24:	410fc270 	.word	0x410fc270
 8007d28:	e000e400 	.word	0xe000e400
 8007d2c:	200000c4 	.word	0x200000c4
 8007d30:	200000c8 	.word	0x200000c8
 8007d34:	e000ed20 	.word	0xe000ed20
 8007d38:	20000000 	.word	0x20000000
 8007d3c:	e000ef34 	.word	0xe000ef34

08007d40 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007d40:	b480      	push	{r7}
 8007d42:	b083      	sub	sp, #12
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d4a:	f383 8811 	msr	BASEPRI, r3
 8007d4e:	f3bf 8f6f 	isb	sy
 8007d52:	f3bf 8f4f 	dsb	sy
 8007d56:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007d58:	4b0e      	ldr	r3, [pc, #56]	; (8007d94 <vPortEnterCritical+0x54>)
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	3301      	adds	r3, #1
 8007d5e:	4a0d      	ldr	r2, [pc, #52]	; (8007d94 <vPortEnterCritical+0x54>)
 8007d60:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007d62:	4b0c      	ldr	r3, [pc, #48]	; (8007d94 <vPortEnterCritical+0x54>)
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	2b01      	cmp	r3, #1
 8007d68:	d10e      	bne.n	8007d88 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007d6a:	4b0b      	ldr	r3, [pc, #44]	; (8007d98 <vPortEnterCritical+0x58>)
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	b2db      	uxtb	r3, r3
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d009      	beq.n	8007d88 <vPortEnterCritical+0x48>
 8007d74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d78:	f383 8811 	msr	BASEPRI, r3
 8007d7c:	f3bf 8f6f 	isb	sy
 8007d80:	f3bf 8f4f 	dsb	sy
 8007d84:	603b      	str	r3, [r7, #0]
 8007d86:	e7fe      	b.n	8007d86 <vPortEnterCritical+0x46>
	}
}
 8007d88:	bf00      	nop
 8007d8a:	370c      	adds	r7, #12
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d92:	4770      	bx	lr
 8007d94:	20000000 	.word	0x20000000
 8007d98:	e000ed04 	.word	0xe000ed04

08007d9c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007d9c:	b480      	push	{r7}
 8007d9e:	b083      	sub	sp, #12
 8007da0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007da2:	4b11      	ldr	r3, [pc, #68]	; (8007de8 <vPortExitCritical+0x4c>)
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d109      	bne.n	8007dbe <vPortExitCritical+0x22>
 8007daa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dae:	f383 8811 	msr	BASEPRI, r3
 8007db2:	f3bf 8f6f 	isb	sy
 8007db6:	f3bf 8f4f 	dsb	sy
 8007dba:	607b      	str	r3, [r7, #4]
 8007dbc:	e7fe      	b.n	8007dbc <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8007dbe:	4b0a      	ldr	r3, [pc, #40]	; (8007de8 <vPortExitCritical+0x4c>)
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	3b01      	subs	r3, #1
 8007dc4:	4a08      	ldr	r2, [pc, #32]	; (8007de8 <vPortExitCritical+0x4c>)
 8007dc6:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007dc8:	4b07      	ldr	r3, [pc, #28]	; (8007de8 <vPortExitCritical+0x4c>)
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d104      	bne.n	8007dda <vPortExitCritical+0x3e>
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007dd4:	683b      	ldr	r3, [r7, #0]
 8007dd6:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8007dda:	bf00      	nop
 8007ddc:	370c      	adds	r7, #12
 8007dde:	46bd      	mov	sp, r7
 8007de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de4:	4770      	bx	lr
 8007de6:	bf00      	nop
 8007de8:	20000000 	.word	0x20000000
 8007dec:	00000000 	.word	0x00000000

08007df0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007df0:	f3ef 8009 	mrs	r0, PSP
 8007df4:	f3bf 8f6f 	isb	sy
 8007df8:	4b15      	ldr	r3, [pc, #84]	; (8007e50 <pxCurrentTCBConst>)
 8007dfa:	681a      	ldr	r2, [r3, #0]
 8007dfc:	f01e 0f10 	tst.w	lr, #16
 8007e00:	bf08      	it	eq
 8007e02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007e06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e0a:	6010      	str	r0, [r2, #0]
 8007e0c:	f84d 3d04 	str.w	r3, [sp, #-4]!
 8007e10:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007e14:	f380 8811 	msr	BASEPRI, r0
 8007e18:	f3bf 8f4f 	dsb	sy
 8007e1c:	f3bf 8f6f 	isb	sy
 8007e20:	f001 fd08 	bl	8009834 <vTaskSwitchContext>
 8007e24:	f04f 0000 	mov.w	r0, #0
 8007e28:	f380 8811 	msr	BASEPRI, r0
 8007e2c:	bc08      	pop	{r3}
 8007e2e:	6819      	ldr	r1, [r3, #0]
 8007e30:	6808      	ldr	r0, [r1, #0]
 8007e32:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e36:	f01e 0f10 	tst.w	lr, #16
 8007e3a:	bf08      	it	eq
 8007e3c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007e40:	f380 8809 	msr	PSP, r0
 8007e44:	f3bf 8f6f 	isb	sy
 8007e48:	4770      	bx	lr
 8007e4a:	bf00      	nop
 8007e4c:	f3af 8000 	nop.w

08007e50 <pxCurrentTCBConst>:
 8007e50:	20018784 	.word	0x20018784
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007e54:	bf00      	nop
 8007e56:	bf00      	nop

08007e58 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007e58:	b580      	push	{r7, lr}
 8007e5a:	b082      	sub	sp, #8
 8007e5c:	af00      	add	r7, sp, #0
	__asm volatile
 8007e5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e62:	f383 8811 	msr	BASEPRI, r3
 8007e66:	f3bf 8f6f 	isb	sy
 8007e6a:	f3bf 8f4f 	dsb	sy
 8007e6e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007e70:	f001 fc24 	bl	80096bc <xTaskIncrementTick>
 8007e74:	4603      	mov	r3, r0
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d003      	beq.n	8007e82 <xPortSysTickHandler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007e7a:	4b06      	ldr	r3, [pc, #24]	; (8007e94 <xPortSysTickHandler+0x3c>)
 8007e7c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e80:	601a      	str	r2, [r3, #0]
 8007e82:	2300      	movs	r3, #0
 8007e84:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007e86:	683b      	ldr	r3, [r7, #0]
 8007e88:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8007e8c:	bf00      	nop
 8007e8e:	3708      	adds	r7, #8
 8007e90:	46bd      	mov	sp, r7
 8007e92:	bd80      	pop	{r7, pc}
 8007e94:	e000ed04 	.word	0xe000ed04

08007e98 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007e98:	b480      	push	{r7}
 8007e9a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007e9c:	4a08      	ldr	r2, [pc, #32]	; (8007ec0 <vPortSetupTimerInterrupt+0x28>)
 8007e9e:	4b09      	ldr	r3, [pc, #36]	; (8007ec4 <vPortSetupTimerInterrupt+0x2c>)
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	4909      	ldr	r1, [pc, #36]	; (8007ec8 <vPortSetupTimerInterrupt+0x30>)
 8007ea4:	fba1 1303 	umull	r1, r3, r1, r3
 8007ea8:	099b      	lsrs	r3, r3, #6
 8007eaa:	3b01      	subs	r3, #1
 8007eac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007eae:	4b07      	ldr	r3, [pc, #28]	; (8007ecc <vPortSetupTimerInterrupt+0x34>)
 8007eb0:	2207      	movs	r2, #7
 8007eb2:	601a      	str	r2, [r3, #0]
}
 8007eb4:	bf00      	nop
 8007eb6:	46bd      	mov	sp, r7
 8007eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ebc:	4770      	bx	lr
 8007ebe:	bf00      	nop
 8007ec0:	e000e014 	.word	0xe000e014
 8007ec4:	20000038 	.word	0x20000038
 8007ec8:	10624dd3 	.word	0x10624dd3
 8007ecc:	e000e010 	.word	0xe000e010

08007ed0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007ed0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007ee0 <vPortEnableVFP+0x10>
 8007ed4:	6801      	ldr	r1, [r0, #0]
 8007ed6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8007eda:	6001      	str	r1, [r0, #0]
 8007edc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007ede:	bf00      	nop
 8007ee0:	e000ed88 	.word	0xe000ed88

08007ee4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007ee4:	b480      	push	{r7}
 8007ee6:	b085      	sub	sp, #20
 8007ee8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 8007eea:	f3ef 8305 	mrs	r3, IPSR
 8007eee:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	2b0f      	cmp	r3, #15
 8007ef4:	d913      	bls.n	8007f1e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007ef6:	4a16      	ldr	r2, [pc, #88]	; (8007f50 <vPortValidateInterruptPriority+0x6c>)
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	4413      	add	r3, r2
 8007efc:	781b      	ldrb	r3, [r3, #0]
 8007efe:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007f00:	4b14      	ldr	r3, [pc, #80]	; (8007f54 <vPortValidateInterruptPriority+0x70>)
 8007f02:	781b      	ldrb	r3, [r3, #0]
 8007f04:	7afa      	ldrb	r2, [r7, #11]
 8007f06:	429a      	cmp	r2, r3
 8007f08:	d209      	bcs.n	8007f1e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8007f0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f0e:	f383 8811 	msr	BASEPRI, r3
 8007f12:	f3bf 8f6f 	isb	sy
 8007f16:	f3bf 8f4f 	dsb	sy
 8007f1a:	607b      	str	r3, [r7, #4]
 8007f1c:	e7fe      	b.n	8007f1c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007f1e:	4b0e      	ldr	r3, [pc, #56]	; (8007f58 <vPortValidateInterruptPriority+0x74>)
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8007f26:	4b0d      	ldr	r3, [pc, #52]	; (8007f5c <vPortValidateInterruptPriority+0x78>)
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	429a      	cmp	r2, r3
 8007f2c:	d909      	bls.n	8007f42 <vPortValidateInterruptPriority+0x5e>
 8007f2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f32:	f383 8811 	msr	BASEPRI, r3
 8007f36:	f3bf 8f6f 	isb	sy
 8007f3a:	f3bf 8f4f 	dsb	sy
 8007f3e:	603b      	str	r3, [r7, #0]
 8007f40:	e7fe      	b.n	8007f40 <vPortValidateInterruptPriority+0x5c>
	}
 8007f42:	bf00      	nop
 8007f44:	3714      	adds	r7, #20
 8007f46:	46bd      	mov	sp, r7
 8007f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4c:	4770      	bx	lr
 8007f4e:	bf00      	nop
 8007f50:	e000e3f0 	.word	0xe000e3f0
 8007f54:	200000c4 	.word	0x200000c4
 8007f58:	e000ed0c 	.word	0xe000ed0c
 8007f5c:	200000c8 	.word	0x200000c8

08007f60 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007f60:	b580      	push	{r7, lr}
 8007f62:	b08a      	sub	sp, #40	; 0x28
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007f68:	2300      	movs	r3, #0
 8007f6a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007f6c:	f001 faec 	bl	8009548 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007f70:	4b57      	ldr	r3, [pc, #348]	; (80080d0 <pvPortMalloc+0x170>)
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d101      	bne.n	8007f7c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007f78:	f000 f90c 	bl	8008194 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007f7c:	4b55      	ldr	r3, [pc, #340]	; (80080d4 <pvPortMalloc+0x174>)
 8007f7e:	681a      	ldr	r2, [r3, #0]
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	4013      	ands	r3, r2
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	f040 808c 	bne.w	80080a2 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d01c      	beq.n	8007fca <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8007f90:	2208      	movs	r2, #8
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	4413      	add	r3, r2
 8007f96:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	f003 0307 	and.w	r3, r3, #7
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d013      	beq.n	8007fca <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	f023 0307 	bic.w	r3, r3, #7
 8007fa8:	3308      	adds	r3, #8
 8007faa:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	f003 0307 	and.w	r3, r3, #7
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d009      	beq.n	8007fca <pvPortMalloc+0x6a>
 8007fb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fba:	f383 8811 	msr	BASEPRI, r3
 8007fbe:	f3bf 8f6f 	isb	sy
 8007fc2:	f3bf 8f4f 	dsb	sy
 8007fc6:	617b      	str	r3, [r7, #20]
 8007fc8:	e7fe      	b.n	8007fc8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d068      	beq.n	80080a2 <pvPortMalloc+0x142>
 8007fd0:	4b41      	ldr	r3, [pc, #260]	; (80080d8 <pvPortMalloc+0x178>)
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	687a      	ldr	r2, [r7, #4]
 8007fd6:	429a      	cmp	r2, r3
 8007fd8:	d863      	bhi.n	80080a2 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007fda:	4b40      	ldr	r3, [pc, #256]	; (80080dc <pvPortMalloc+0x17c>)
 8007fdc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007fde:	4b3f      	ldr	r3, [pc, #252]	; (80080dc <pvPortMalloc+0x17c>)
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007fe4:	e004      	b.n	8007ff0 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8007fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fe8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ff2:	685a      	ldr	r2, [r3, #4]
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	429a      	cmp	r2, r3
 8007ff8:	d203      	bcs.n	8008002 <pvPortMalloc+0xa2>
 8007ffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d1f1      	bne.n	8007fe6 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008002:	4b33      	ldr	r3, [pc, #204]	; (80080d0 <pvPortMalloc+0x170>)
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008008:	429a      	cmp	r2, r3
 800800a:	d04a      	beq.n	80080a2 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800800c:	6a3b      	ldr	r3, [r7, #32]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	2208      	movs	r2, #8
 8008012:	4413      	add	r3, r2
 8008014:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008018:	681a      	ldr	r2, [r3, #0]
 800801a:	6a3b      	ldr	r3, [r7, #32]
 800801c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800801e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008020:	685a      	ldr	r2, [r3, #4]
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	1ad2      	subs	r2, r2, r3
 8008026:	2308      	movs	r3, #8
 8008028:	005b      	lsls	r3, r3, #1
 800802a:	429a      	cmp	r2, r3
 800802c:	d91e      	bls.n	800806c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800802e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	4413      	add	r3, r2
 8008034:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008036:	69bb      	ldr	r3, [r7, #24]
 8008038:	f003 0307 	and.w	r3, r3, #7
 800803c:	2b00      	cmp	r3, #0
 800803e:	d009      	beq.n	8008054 <pvPortMalloc+0xf4>
 8008040:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008044:	f383 8811 	msr	BASEPRI, r3
 8008048:	f3bf 8f6f 	isb	sy
 800804c:	f3bf 8f4f 	dsb	sy
 8008050:	613b      	str	r3, [r7, #16]
 8008052:	e7fe      	b.n	8008052 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008056:	685a      	ldr	r2, [r3, #4]
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	1ad2      	subs	r2, r2, r3
 800805c:	69bb      	ldr	r3, [r7, #24]
 800805e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008062:	687a      	ldr	r2, [r7, #4]
 8008064:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008066:	69b8      	ldr	r0, [r7, #24]
 8008068:	f000 f8f8 	bl	800825c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800806c:	4b1a      	ldr	r3, [pc, #104]	; (80080d8 <pvPortMalloc+0x178>)
 800806e:	681a      	ldr	r2, [r3, #0]
 8008070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008072:	685b      	ldr	r3, [r3, #4]
 8008074:	1ad3      	subs	r3, r2, r3
 8008076:	4a18      	ldr	r2, [pc, #96]	; (80080d8 <pvPortMalloc+0x178>)
 8008078:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800807a:	4b17      	ldr	r3, [pc, #92]	; (80080d8 <pvPortMalloc+0x178>)
 800807c:	681a      	ldr	r2, [r3, #0]
 800807e:	4b18      	ldr	r3, [pc, #96]	; (80080e0 <pvPortMalloc+0x180>)
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	429a      	cmp	r2, r3
 8008084:	d203      	bcs.n	800808e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008086:	4b14      	ldr	r3, [pc, #80]	; (80080d8 <pvPortMalloc+0x178>)
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	4a15      	ldr	r2, [pc, #84]	; (80080e0 <pvPortMalloc+0x180>)
 800808c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800808e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008090:	685a      	ldr	r2, [r3, #4]
 8008092:	4b10      	ldr	r3, [pc, #64]	; (80080d4 <pvPortMalloc+0x174>)
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	431a      	orrs	r2, r3
 8008098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800809a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800809c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800809e:	2200      	movs	r2, #0
 80080a0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80080a2:	f001 fa5f 	bl	8009564 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80080a6:	69fb      	ldr	r3, [r7, #28]
 80080a8:	f003 0307 	and.w	r3, r3, #7
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d009      	beq.n	80080c4 <pvPortMalloc+0x164>
 80080b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080b4:	f383 8811 	msr	BASEPRI, r3
 80080b8:	f3bf 8f6f 	isb	sy
 80080bc:	f3bf 8f4f 	dsb	sy
 80080c0:	60fb      	str	r3, [r7, #12]
 80080c2:	e7fe      	b.n	80080c2 <pvPortMalloc+0x162>
	return pvReturn;
 80080c4:	69fb      	ldr	r3, [r7, #28]
}
 80080c6:	4618      	mov	r0, r3
 80080c8:	3728      	adds	r7, #40	; 0x28
 80080ca:	46bd      	mov	sp, r7
 80080cc:	bd80      	pop	{r7, pc}
 80080ce:	bf00      	nop
 80080d0:	20018774 	.word	0x20018774
 80080d4:	20018780 	.word	0x20018780
 80080d8:	20018778 	.word	0x20018778
 80080dc:	2001876c 	.word	0x2001876c
 80080e0:	2001877c 	.word	0x2001877c

080080e4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80080e4:	b580      	push	{r7, lr}
 80080e6:	b086      	sub	sp, #24
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d046      	beq.n	8008184 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80080f6:	2308      	movs	r3, #8
 80080f8:	425b      	negs	r3, r3
 80080fa:	697a      	ldr	r2, [r7, #20]
 80080fc:	4413      	add	r3, r2
 80080fe:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008100:	697b      	ldr	r3, [r7, #20]
 8008102:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008104:	693b      	ldr	r3, [r7, #16]
 8008106:	685a      	ldr	r2, [r3, #4]
 8008108:	4b20      	ldr	r3, [pc, #128]	; (800818c <vPortFree+0xa8>)
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	4013      	ands	r3, r2
 800810e:	2b00      	cmp	r3, #0
 8008110:	d109      	bne.n	8008126 <vPortFree+0x42>
 8008112:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008116:	f383 8811 	msr	BASEPRI, r3
 800811a:	f3bf 8f6f 	isb	sy
 800811e:	f3bf 8f4f 	dsb	sy
 8008122:	60fb      	str	r3, [r7, #12]
 8008124:	e7fe      	b.n	8008124 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008126:	693b      	ldr	r3, [r7, #16]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	2b00      	cmp	r3, #0
 800812c:	d009      	beq.n	8008142 <vPortFree+0x5e>
 800812e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008132:	f383 8811 	msr	BASEPRI, r3
 8008136:	f3bf 8f6f 	isb	sy
 800813a:	f3bf 8f4f 	dsb	sy
 800813e:	60bb      	str	r3, [r7, #8]
 8008140:	e7fe      	b.n	8008140 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008142:	693b      	ldr	r3, [r7, #16]
 8008144:	685a      	ldr	r2, [r3, #4]
 8008146:	4b11      	ldr	r3, [pc, #68]	; (800818c <vPortFree+0xa8>)
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	4013      	ands	r3, r2
 800814c:	2b00      	cmp	r3, #0
 800814e:	d019      	beq.n	8008184 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008150:	693b      	ldr	r3, [r7, #16]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d115      	bne.n	8008184 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008158:	693b      	ldr	r3, [r7, #16]
 800815a:	685a      	ldr	r2, [r3, #4]
 800815c:	4b0b      	ldr	r3, [pc, #44]	; (800818c <vPortFree+0xa8>)
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	43db      	mvns	r3, r3
 8008162:	401a      	ands	r2, r3
 8008164:	693b      	ldr	r3, [r7, #16]
 8008166:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008168:	f001 f9ee 	bl	8009548 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800816c:	693b      	ldr	r3, [r7, #16]
 800816e:	685a      	ldr	r2, [r3, #4]
 8008170:	4b07      	ldr	r3, [pc, #28]	; (8008190 <vPortFree+0xac>)
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	4413      	add	r3, r2
 8008176:	4a06      	ldr	r2, [pc, #24]	; (8008190 <vPortFree+0xac>)
 8008178:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800817a:	6938      	ldr	r0, [r7, #16]
 800817c:	f000 f86e 	bl	800825c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8008180:	f001 f9f0 	bl	8009564 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008184:	bf00      	nop
 8008186:	3718      	adds	r7, #24
 8008188:	46bd      	mov	sp, r7
 800818a:	bd80      	pop	{r7, pc}
 800818c:	20018780 	.word	0x20018780
 8008190:	20018778 	.word	0x20018778

08008194 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008194:	b480      	push	{r7}
 8008196:	b085      	sub	sp, #20
 8008198:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800819a:	4b29      	ldr	r3, [pc, #164]	; (8008240 <prvHeapInit+0xac>)
 800819c:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800819e:	4b29      	ldr	r3, [pc, #164]	; (8008244 <prvHeapInit+0xb0>)
 80081a0:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	f003 0307 	and.w	r3, r3, #7
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d00c      	beq.n	80081c6 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	3307      	adds	r3, #7
 80081b0:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	f023 0307 	bic.w	r3, r3, #7
 80081b8:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80081ba:	68ba      	ldr	r2, [r7, #8]
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	1ad3      	subs	r3, r2, r3
 80081c0:	4a20      	ldr	r2, [pc, #128]	; (8008244 <prvHeapInit+0xb0>)
 80081c2:	4413      	add	r3, r2
 80081c4:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80081ca:	4a1f      	ldr	r2, [pc, #124]	; (8008248 <prvHeapInit+0xb4>)
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80081d0:	4b1d      	ldr	r3, [pc, #116]	; (8008248 <prvHeapInit+0xb4>)
 80081d2:	2200      	movs	r2, #0
 80081d4:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80081d6:	687a      	ldr	r2, [r7, #4]
 80081d8:	68bb      	ldr	r3, [r7, #8]
 80081da:	4413      	add	r3, r2
 80081dc:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80081de:	2208      	movs	r2, #8
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	1a9b      	subs	r3, r3, r2
 80081e4:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	f023 0307 	bic.w	r3, r3, #7
 80081ec:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	4a16      	ldr	r2, [pc, #88]	; (800824c <prvHeapInit+0xb8>)
 80081f2:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80081f4:	4b15      	ldr	r3, [pc, #84]	; (800824c <prvHeapInit+0xb8>)
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	2200      	movs	r2, #0
 80081fa:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80081fc:	4b13      	ldr	r3, [pc, #76]	; (800824c <prvHeapInit+0xb8>)
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	2200      	movs	r2, #0
 8008202:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008208:	683b      	ldr	r3, [r7, #0]
 800820a:	68fa      	ldr	r2, [r7, #12]
 800820c:	1ad2      	subs	r2, r2, r3
 800820e:	683b      	ldr	r3, [r7, #0]
 8008210:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008212:	4b0e      	ldr	r3, [pc, #56]	; (800824c <prvHeapInit+0xb8>)
 8008214:	681a      	ldr	r2, [r3, #0]
 8008216:	683b      	ldr	r3, [r7, #0]
 8008218:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800821a:	683b      	ldr	r3, [r7, #0]
 800821c:	685b      	ldr	r3, [r3, #4]
 800821e:	4a0c      	ldr	r2, [pc, #48]	; (8008250 <prvHeapInit+0xbc>)
 8008220:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008222:	683b      	ldr	r3, [r7, #0]
 8008224:	685b      	ldr	r3, [r3, #4]
 8008226:	4a0b      	ldr	r2, [pc, #44]	; (8008254 <prvHeapInit+0xc0>)
 8008228:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800822a:	4b0b      	ldr	r3, [pc, #44]	; (8008258 <prvHeapInit+0xc4>)
 800822c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008230:	601a      	str	r2, [r3, #0]
}
 8008232:	bf00      	nop
 8008234:	3714      	adds	r7, #20
 8008236:	46bd      	mov	sp, r7
 8008238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800823c:	4770      	bx	lr
 800823e:	bf00      	nop
 8008240:	000186a0 	.word	0x000186a0
 8008244:	200000cc 	.word	0x200000cc
 8008248:	2001876c 	.word	0x2001876c
 800824c:	20018774 	.word	0x20018774
 8008250:	2001877c 	.word	0x2001877c
 8008254:	20018778 	.word	0x20018778
 8008258:	20018780 	.word	0x20018780

0800825c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800825c:	b480      	push	{r7}
 800825e:	b085      	sub	sp, #20
 8008260:	af00      	add	r7, sp, #0
 8008262:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008264:	4b28      	ldr	r3, [pc, #160]	; (8008308 <prvInsertBlockIntoFreeList+0xac>)
 8008266:	60fb      	str	r3, [r7, #12]
 8008268:	e002      	b.n	8008270 <prvInsertBlockIntoFreeList+0x14>
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	60fb      	str	r3, [r7, #12]
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	681a      	ldr	r2, [r3, #0]
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	429a      	cmp	r2, r3
 8008278:	d3f7      	bcc.n	800826a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	685b      	ldr	r3, [r3, #4]
 8008282:	68ba      	ldr	r2, [r7, #8]
 8008284:	441a      	add	r2, r3
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	429a      	cmp	r2, r3
 800828a:	d108      	bne.n	800829e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	685a      	ldr	r2, [r3, #4]
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	685b      	ldr	r3, [r3, #4]
 8008294:	441a      	add	r2, r3
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	685b      	ldr	r3, [r3, #4]
 80082a6:	68ba      	ldr	r2, [r7, #8]
 80082a8:	441a      	add	r2, r3
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	429a      	cmp	r2, r3
 80082b0:	d118      	bne.n	80082e4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	681a      	ldr	r2, [r3, #0]
 80082b6:	4b15      	ldr	r3, [pc, #84]	; (800830c <prvInsertBlockIntoFreeList+0xb0>)
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	429a      	cmp	r2, r3
 80082bc:	d00d      	beq.n	80082da <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	685a      	ldr	r2, [r3, #4]
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	685b      	ldr	r3, [r3, #4]
 80082c8:	441a      	add	r2, r3
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	681a      	ldr	r2, [r3, #0]
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	601a      	str	r2, [r3, #0]
 80082d8:	e008      	b.n	80082ec <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80082da:	4b0c      	ldr	r3, [pc, #48]	; (800830c <prvInsertBlockIntoFreeList+0xb0>)
 80082dc:	681a      	ldr	r2, [r3, #0]
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	601a      	str	r2, [r3, #0]
 80082e2:	e003      	b.n	80082ec <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	681a      	ldr	r2, [r3, #0]
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80082ec:	68fa      	ldr	r2, [r7, #12]
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	429a      	cmp	r2, r3
 80082f2:	d002      	beq.n	80082fa <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	687a      	ldr	r2, [r7, #4]
 80082f8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80082fa:	bf00      	nop
 80082fc:	3714      	adds	r7, #20
 80082fe:	46bd      	mov	sp, r7
 8008300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008304:	4770      	bx	lr
 8008306:	bf00      	nop
 8008308:	2001876c 	.word	0x2001876c
 800830c:	20018774 	.word	0x20018774

08008310 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008310:	b580      	push	{r7, lr}
 8008312:	b084      	sub	sp, #16
 8008314:	af00      	add	r7, sp, #0
 8008316:	6078      	str	r0, [r7, #4]
 8008318:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	2b00      	cmp	r3, #0
 8008322:	d109      	bne.n	8008338 <xQueueGenericReset+0x28>
 8008324:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008328:	f383 8811 	msr	BASEPRI, r3
 800832c:	f3bf 8f6f 	isb	sy
 8008330:	f3bf 8f4f 	dsb	sy
 8008334:	60bb      	str	r3, [r7, #8]
 8008336:	e7fe      	b.n	8008336 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8008338:	f7ff fd02 	bl	8007d40 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	681a      	ldr	r2, [r3, #0]
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008344:	68f9      	ldr	r1, [r7, #12]
 8008346:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008348:	fb01 f303 	mul.w	r3, r1, r3
 800834c:	441a      	add	r2, r3
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	2200      	movs	r2, #0
 8008356:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	681a      	ldr	r2, [r3, #0]
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	681a      	ldr	r2, [r3, #0]
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008368:	3b01      	subs	r3, #1
 800836a:	68f9      	ldr	r1, [r7, #12]
 800836c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800836e:	fb01 f303 	mul.w	r3, r1, r3
 8008372:	441a      	add	r2, r3
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	22ff      	movs	r2, #255	; 0xff
 800837c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	22ff      	movs	r2, #255	; 0xff
 8008384:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8008388:	683b      	ldr	r3, [r7, #0]
 800838a:	2b00      	cmp	r3, #0
 800838c:	d114      	bne.n	80083b8 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	691b      	ldr	r3, [r3, #16]
 8008392:	2b00      	cmp	r3, #0
 8008394:	d01a      	beq.n	80083cc <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	3310      	adds	r3, #16
 800839a:	4618      	mov	r0, r3
 800839c:	f001 fb2c 	bl	80099f8 <xTaskRemoveFromEventList>
 80083a0:	4603      	mov	r3, r0
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d012      	beq.n	80083cc <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80083a6:	4b0d      	ldr	r3, [pc, #52]	; (80083dc <xQueueGenericReset+0xcc>)
 80083a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80083ac:	601a      	str	r2, [r3, #0]
 80083ae:	f3bf 8f4f 	dsb	sy
 80083b2:	f3bf 8f6f 	isb	sy
 80083b6:	e009      	b.n	80083cc <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	3310      	adds	r3, #16
 80083bc:	4618      	mov	r0, r3
 80083be:	f7ff fb07 	bl	80079d0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	3324      	adds	r3, #36	; 0x24
 80083c6:	4618      	mov	r0, r3
 80083c8:	f7ff fb02 	bl	80079d0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80083cc:	f7ff fce6 	bl	8007d9c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80083d0:	2301      	movs	r3, #1
}
 80083d2:	4618      	mov	r0, r3
 80083d4:	3710      	adds	r7, #16
 80083d6:	46bd      	mov	sp, r7
 80083d8:	bd80      	pop	{r7, pc}
 80083da:	bf00      	nop
 80083dc:	e000ed04 	.word	0xe000ed04

080083e0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80083e0:	b580      	push	{r7, lr}
 80083e2:	b08a      	sub	sp, #40	; 0x28
 80083e4:	af02      	add	r7, sp, #8
 80083e6:	60f8      	str	r0, [r7, #12]
 80083e8:	60b9      	str	r1, [r7, #8]
 80083ea:	4613      	mov	r3, r2
 80083ec:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d109      	bne.n	8008408 <xQueueGenericCreate+0x28>
 80083f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083f8:	f383 8811 	msr	BASEPRI, r3
 80083fc:	f3bf 8f6f 	isb	sy
 8008400:	f3bf 8f4f 	dsb	sy
 8008404:	613b      	str	r3, [r7, #16]
 8008406:	e7fe      	b.n	8008406 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8008408:	68bb      	ldr	r3, [r7, #8]
 800840a:	2b00      	cmp	r3, #0
 800840c:	d102      	bne.n	8008414 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800840e:	2300      	movs	r3, #0
 8008410:	61fb      	str	r3, [r7, #28]
 8008412:	e004      	b.n	800841e <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	68ba      	ldr	r2, [r7, #8]
 8008418:	fb02 f303 	mul.w	r3, r2, r3
 800841c:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800841e:	69fb      	ldr	r3, [r7, #28]
 8008420:	3348      	adds	r3, #72	; 0x48
 8008422:	4618      	mov	r0, r3
 8008424:	f7ff fd9c 	bl	8007f60 <pvPortMalloc>
 8008428:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800842a:	69bb      	ldr	r3, [r7, #24]
 800842c:	2b00      	cmp	r3, #0
 800842e:	d00b      	beq.n	8008448 <xQueueGenericCreate+0x68>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8008430:	69bb      	ldr	r3, [r7, #24]
 8008432:	3348      	adds	r3, #72	; 0x48
 8008434:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008436:	79fa      	ldrb	r2, [r7, #7]
 8008438:	69bb      	ldr	r3, [r7, #24]
 800843a:	9300      	str	r3, [sp, #0]
 800843c:	4613      	mov	r3, r2
 800843e:	697a      	ldr	r2, [r7, #20]
 8008440:	68b9      	ldr	r1, [r7, #8]
 8008442:	68f8      	ldr	r0, [r7, #12]
 8008444:	f000 f805 	bl	8008452 <prvInitialiseNewQueue>
		}

		return pxNewQueue;
 8008448:	69bb      	ldr	r3, [r7, #24]
	}
 800844a:	4618      	mov	r0, r3
 800844c:	3720      	adds	r7, #32
 800844e:	46bd      	mov	sp, r7
 8008450:	bd80      	pop	{r7, pc}

08008452 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008452:	b580      	push	{r7, lr}
 8008454:	b084      	sub	sp, #16
 8008456:	af00      	add	r7, sp, #0
 8008458:	60f8      	str	r0, [r7, #12]
 800845a:	60b9      	str	r1, [r7, #8]
 800845c:	607a      	str	r2, [r7, #4]
 800845e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008460:	68bb      	ldr	r3, [r7, #8]
 8008462:	2b00      	cmp	r3, #0
 8008464:	d103      	bne.n	800846e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008466:	69bb      	ldr	r3, [r7, #24]
 8008468:	69ba      	ldr	r2, [r7, #24]
 800846a:	601a      	str	r2, [r3, #0]
 800846c:	e002      	b.n	8008474 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800846e:	69bb      	ldr	r3, [r7, #24]
 8008470:	687a      	ldr	r2, [r7, #4]
 8008472:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008474:	69bb      	ldr	r3, [r7, #24]
 8008476:	68fa      	ldr	r2, [r7, #12]
 8008478:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800847a:	69bb      	ldr	r3, [r7, #24]
 800847c:	68ba      	ldr	r2, [r7, #8]
 800847e:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008480:	2101      	movs	r1, #1
 8008482:	69b8      	ldr	r0, [r7, #24]
 8008484:	f7ff ff44 	bl	8008310 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008488:	bf00      	nop
 800848a:	3710      	adds	r7, #16
 800848c:	46bd      	mov	sp, r7
 800848e:	bd80      	pop	{r7, pc}

08008490 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008490:	b580      	push	{r7, lr}
 8008492:	b08e      	sub	sp, #56	; 0x38
 8008494:	af00      	add	r7, sp, #0
 8008496:	60f8      	str	r0, [r7, #12]
 8008498:	60b9      	str	r1, [r7, #8]
 800849a:	607a      	str	r2, [r7, #4]
 800849c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800849e:	2300      	movs	r3, #0
 80084a0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80084a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d109      	bne.n	80084c0 <xQueueGenericSend+0x30>
 80084ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084b0:	f383 8811 	msr	BASEPRI, r3
 80084b4:	f3bf 8f6f 	isb	sy
 80084b8:	f3bf 8f4f 	dsb	sy
 80084bc:	62bb      	str	r3, [r7, #40]	; 0x28
 80084be:	e7fe      	b.n	80084be <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80084c0:	68bb      	ldr	r3, [r7, #8]
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d103      	bne.n	80084ce <xQueueGenericSend+0x3e>
 80084c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d101      	bne.n	80084d2 <xQueueGenericSend+0x42>
 80084ce:	2301      	movs	r3, #1
 80084d0:	e000      	b.n	80084d4 <xQueueGenericSend+0x44>
 80084d2:	2300      	movs	r3, #0
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d109      	bne.n	80084ec <xQueueGenericSend+0x5c>
 80084d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084dc:	f383 8811 	msr	BASEPRI, r3
 80084e0:	f3bf 8f6f 	isb	sy
 80084e4:	f3bf 8f4f 	dsb	sy
 80084e8:	627b      	str	r3, [r7, #36]	; 0x24
 80084ea:	e7fe      	b.n	80084ea <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80084ec:	683b      	ldr	r3, [r7, #0]
 80084ee:	2b02      	cmp	r3, #2
 80084f0:	d103      	bne.n	80084fa <xQueueGenericSend+0x6a>
 80084f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084f6:	2b01      	cmp	r3, #1
 80084f8:	d101      	bne.n	80084fe <xQueueGenericSend+0x6e>
 80084fa:	2301      	movs	r3, #1
 80084fc:	e000      	b.n	8008500 <xQueueGenericSend+0x70>
 80084fe:	2300      	movs	r3, #0
 8008500:	2b00      	cmp	r3, #0
 8008502:	d109      	bne.n	8008518 <xQueueGenericSend+0x88>
 8008504:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008508:	f383 8811 	msr	BASEPRI, r3
 800850c:	f3bf 8f6f 	isb	sy
 8008510:	f3bf 8f4f 	dsb	sy
 8008514:	623b      	str	r3, [r7, #32]
 8008516:	e7fe      	b.n	8008516 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008518:	f001 fc8e 	bl	8009e38 <xTaskGetSchedulerState>
 800851c:	4603      	mov	r3, r0
 800851e:	2b00      	cmp	r3, #0
 8008520:	d102      	bne.n	8008528 <xQueueGenericSend+0x98>
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	2b00      	cmp	r3, #0
 8008526:	d101      	bne.n	800852c <xQueueGenericSend+0x9c>
 8008528:	2301      	movs	r3, #1
 800852a:	e000      	b.n	800852e <xQueueGenericSend+0x9e>
 800852c:	2300      	movs	r3, #0
 800852e:	2b00      	cmp	r3, #0
 8008530:	d109      	bne.n	8008546 <xQueueGenericSend+0xb6>
 8008532:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008536:	f383 8811 	msr	BASEPRI, r3
 800853a:	f3bf 8f6f 	isb	sy
 800853e:	f3bf 8f4f 	dsb	sy
 8008542:	61fb      	str	r3, [r7, #28]
 8008544:	e7fe      	b.n	8008544 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008546:	f7ff fbfb 	bl	8007d40 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800854a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800854c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800854e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008550:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008552:	429a      	cmp	r2, r3
 8008554:	d302      	bcc.n	800855c <xQueueGenericSend+0xcc>
 8008556:	683b      	ldr	r3, [r7, #0]
 8008558:	2b02      	cmp	r3, #2
 800855a:	d129      	bne.n	80085b0 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800855c:	683a      	ldr	r2, [r7, #0]
 800855e:	68b9      	ldr	r1, [r7, #8]
 8008560:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008562:	f000 fabf 	bl	8008ae4 <prvCopyDataToQueue>
 8008566:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008568:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800856a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800856c:	2b00      	cmp	r3, #0
 800856e:	d010      	beq.n	8008592 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008570:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008572:	3324      	adds	r3, #36	; 0x24
 8008574:	4618      	mov	r0, r3
 8008576:	f001 fa3f 	bl	80099f8 <xTaskRemoveFromEventList>
 800857a:	4603      	mov	r3, r0
 800857c:	2b00      	cmp	r3, #0
 800857e:	d013      	beq.n	80085a8 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008580:	4b3f      	ldr	r3, [pc, #252]	; (8008680 <xQueueGenericSend+0x1f0>)
 8008582:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008586:	601a      	str	r2, [r3, #0]
 8008588:	f3bf 8f4f 	dsb	sy
 800858c:	f3bf 8f6f 	isb	sy
 8008590:	e00a      	b.n	80085a8 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008592:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008594:	2b00      	cmp	r3, #0
 8008596:	d007      	beq.n	80085a8 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008598:	4b39      	ldr	r3, [pc, #228]	; (8008680 <xQueueGenericSend+0x1f0>)
 800859a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800859e:	601a      	str	r2, [r3, #0]
 80085a0:	f3bf 8f4f 	dsb	sy
 80085a4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80085a8:	f7ff fbf8 	bl	8007d9c <vPortExitCritical>
				return pdPASS;
 80085ac:	2301      	movs	r3, #1
 80085ae:	e063      	b.n	8008678 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d103      	bne.n	80085be <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80085b6:	f7ff fbf1 	bl	8007d9c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80085ba:	2300      	movs	r3, #0
 80085bc:	e05c      	b.n	8008678 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80085be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d106      	bne.n	80085d2 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 80085c4:	f107 0314 	add.w	r3, r7, #20
 80085c8:	4618      	mov	r0, r3
 80085ca:	f001 fadd 	bl	8009b88 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80085ce:	2301      	movs	r3, #1
 80085d0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80085d2:	f7ff fbe3 	bl	8007d9c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80085d6:	f000 ffb7 	bl	8009548 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80085da:	f7ff fbb1 	bl	8007d40 <vPortEnterCritical>
 80085de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085e0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80085e4:	b25b      	sxtb	r3, r3
 80085e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085ea:	d103      	bne.n	80085f4 <xQueueGenericSend+0x164>
 80085ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085ee:	2200      	movs	r2, #0
 80085f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80085f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085f6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80085fa:	b25b      	sxtb	r3, r3
 80085fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008600:	d103      	bne.n	800860a <xQueueGenericSend+0x17a>
 8008602:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008604:	2200      	movs	r2, #0
 8008606:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800860a:	f7ff fbc7 	bl	8007d9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800860e:	1d3a      	adds	r2, r7, #4
 8008610:	f107 0314 	add.w	r3, r7, #20
 8008614:	4611      	mov	r1, r2
 8008616:	4618      	mov	r0, r3
 8008618:	f001 fada 	bl	8009bd0 <xTaskCheckForTimeOut>
 800861c:	4603      	mov	r3, r0
 800861e:	2b00      	cmp	r3, #0
 8008620:	d124      	bne.n	800866c <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008622:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008624:	f000 fb56 	bl	8008cd4 <prvIsQueueFull>
 8008628:	4603      	mov	r3, r0
 800862a:	2b00      	cmp	r3, #0
 800862c:	d018      	beq.n	8008660 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800862e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008630:	3310      	adds	r3, #16
 8008632:	687a      	ldr	r2, [r7, #4]
 8008634:	4611      	mov	r1, r2
 8008636:	4618      	mov	r0, r3
 8008638:	f001 f956 	bl	80098e8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800863c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800863e:	f000 fae1 	bl	8008c04 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008642:	f000 ff8f 	bl	8009564 <xTaskResumeAll>
 8008646:	4603      	mov	r3, r0
 8008648:	2b00      	cmp	r3, #0
 800864a:	f47f af7c 	bne.w	8008546 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800864e:	4b0c      	ldr	r3, [pc, #48]	; (8008680 <xQueueGenericSend+0x1f0>)
 8008650:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008654:	601a      	str	r2, [r3, #0]
 8008656:	f3bf 8f4f 	dsb	sy
 800865a:	f3bf 8f6f 	isb	sy
 800865e:	e772      	b.n	8008546 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008660:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008662:	f000 facf 	bl	8008c04 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008666:	f000 ff7d 	bl	8009564 <xTaskResumeAll>
 800866a:	e76c      	b.n	8008546 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800866c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800866e:	f000 fac9 	bl	8008c04 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008672:	f000 ff77 	bl	8009564 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008676:	2300      	movs	r3, #0
		}
	}
}
 8008678:	4618      	mov	r0, r3
 800867a:	3738      	adds	r7, #56	; 0x38
 800867c:	46bd      	mov	sp, r7
 800867e:	bd80      	pop	{r7, pc}
 8008680:	e000ed04 	.word	0xe000ed04

08008684 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008684:	b580      	push	{r7, lr}
 8008686:	b08e      	sub	sp, #56	; 0x38
 8008688:	af00      	add	r7, sp, #0
 800868a:	60f8      	str	r0, [r7, #12]
 800868c:	60b9      	str	r1, [r7, #8]
 800868e:	607a      	str	r2, [r7, #4]
 8008690:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8008696:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008698:	2b00      	cmp	r3, #0
 800869a:	d109      	bne.n	80086b0 <xQueueGenericSendFromISR+0x2c>
 800869c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086a0:	f383 8811 	msr	BASEPRI, r3
 80086a4:	f3bf 8f6f 	isb	sy
 80086a8:	f3bf 8f4f 	dsb	sy
 80086ac:	627b      	str	r3, [r7, #36]	; 0x24
 80086ae:	e7fe      	b.n	80086ae <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80086b0:	68bb      	ldr	r3, [r7, #8]
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d103      	bne.n	80086be <xQueueGenericSendFromISR+0x3a>
 80086b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d101      	bne.n	80086c2 <xQueueGenericSendFromISR+0x3e>
 80086be:	2301      	movs	r3, #1
 80086c0:	e000      	b.n	80086c4 <xQueueGenericSendFromISR+0x40>
 80086c2:	2300      	movs	r3, #0
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d109      	bne.n	80086dc <xQueueGenericSendFromISR+0x58>
 80086c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086cc:	f383 8811 	msr	BASEPRI, r3
 80086d0:	f3bf 8f6f 	isb	sy
 80086d4:	f3bf 8f4f 	dsb	sy
 80086d8:	623b      	str	r3, [r7, #32]
 80086da:	e7fe      	b.n	80086da <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80086dc:	683b      	ldr	r3, [r7, #0]
 80086de:	2b02      	cmp	r3, #2
 80086e0:	d103      	bne.n	80086ea <xQueueGenericSendFromISR+0x66>
 80086e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80086e6:	2b01      	cmp	r3, #1
 80086e8:	d101      	bne.n	80086ee <xQueueGenericSendFromISR+0x6a>
 80086ea:	2301      	movs	r3, #1
 80086ec:	e000      	b.n	80086f0 <xQueueGenericSendFromISR+0x6c>
 80086ee:	2300      	movs	r3, #0
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d109      	bne.n	8008708 <xQueueGenericSendFromISR+0x84>
 80086f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086f8:	f383 8811 	msr	BASEPRI, r3
 80086fc:	f3bf 8f6f 	isb	sy
 8008700:	f3bf 8f4f 	dsb	sy
 8008704:	61fb      	str	r3, [r7, #28]
 8008706:	e7fe      	b.n	8008706 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008708:	f7ff fbec 	bl	8007ee4 <vPortValidateInterruptPriority>
	__asm volatile
 800870c:	f3ef 8211 	mrs	r2, BASEPRI
 8008710:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008714:	f383 8811 	msr	BASEPRI, r3
 8008718:	f3bf 8f6f 	isb	sy
 800871c:	f3bf 8f4f 	dsb	sy
 8008720:	61ba      	str	r2, [r7, #24]
 8008722:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8008724:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008726:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008728:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800872a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800872c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800872e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008730:	429a      	cmp	r2, r3
 8008732:	d302      	bcc.n	800873a <xQueueGenericSendFromISR+0xb6>
 8008734:	683b      	ldr	r3, [r7, #0]
 8008736:	2b02      	cmp	r3, #2
 8008738:	d12c      	bne.n	8008794 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800873a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800873c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008740:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008744:	683a      	ldr	r2, [r7, #0]
 8008746:	68b9      	ldr	r1, [r7, #8]
 8008748:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800874a:	f000 f9cb 	bl	8008ae4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800874e:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8008752:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008756:	d112      	bne.n	800877e <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008758:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800875a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800875c:	2b00      	cmp	r3, #0
 800875e:	d016      	beq.n	800878e <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008760:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008762:	3324      	adds	r3, #36	; 0x24
 8008764:	4618      	mov	r0, r3
 8008766:	f001 f947 	bl	80099f8 <xTaskRemoveFromEventList>
 800876a:	4603      	mov	r3, r0
 800876c:	2b00      	cmp	r3, #0
 800876e:	d00e      	beq.n	800878e <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	2b00      	cmp	r3, #0
 8008774:	d00b      	beq.n	800878e <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	2201      	movs	r2, #1
 800877a:	601a      	str	r2, [r3, #0]
 800877c:	e007      	b.n	800878e <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800877e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008782:	3301      	adds	r3, #1
 8008784:	b2db      	uxtb	r3, r3
 8008786:	b25a      	sxtb	r2, r3
 8008788:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800878a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800878e:	2301      	movs	r3, #1
 8008790:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8008792:	e001      	b.n	8008798 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008794:	2300      	movs	r3, #0
 8008796:	637b      	str	r3, [r7, #52]	; 0x34
 8008798:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800879a:	613b      	str	r3, [r7, #16]
	__asm volatile
 800879c:	693b      	ldr	r3, [r7, #16]
 800879e:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80087a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80087a4:	4618      	mov	r0, r3
 80087a6:	3738      	adds	r7, #56	; 0x38
 80087a8:	46bd      	mov	sp, r7
 80087aa:	bd80      	pop	{r7, pc}

080087ac <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80087ac:	b580      	push	{r7, lr}
 80087ae:	b08e      	sub	sp, #56	; 0x38
 80087b0:	af00      	add	r7, sp, #0
 80087b2:	6078      	str	r0, [r7, #4]
 80087b4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80087ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d109      	bne.n	80087d4 <xQueueGiveFromISR+0x28>
	__asm volatile
 80087c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087c4:	f383 8811 	msr	BASEPRI, r3
 80087c8:	f3bf 8f6f 	isb	sy
 80087cc:	f3bf 8f4f 	dsb	sy
 80087d0:	623b      	str	r3, [r7, #32]
 80087d2:	e7fe      	b.n	80087d2 <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80087d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d009      	beq.n	80087f0 <xQueueGiveFromISR+0x44>
 80087dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087e0:	f383 8811 	msr	BASEPRI, r3
 80087e4:	f3bf 8f6f 	isb	sy
 80087e8:	f3bf 8f4f 	dsb	sy
 80087ec:	61fb      	str	r3, [r7, #28]
 80087ee:	e7fe      	b.n	80087ee <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 80087f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d103      	bne.n	8008800 <xQueueGiveFromISR+0x54>
 80087f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087fa:	685b      	ldr	r3, [r3, #4]
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d101      	bne.n	8008804 <xQueueGiveFromISR+0x58>
 8008800:	2301      	movs	r3, #1
 8008802:	e000      	b.n	8008806 <xQueueGiveFromISR+0x5a>
 8008804:	2300      	movs	r3, #0
 8008806:	2b00      	cmp	r3, #0
 8008808:	d109      	bne.n	800881e <xQueueGiveFromISR+0x72>
 800880a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800880e:	f383 8811 	msr	BASEPRI, r3
 8008812:	f3bf 8f6f 	isb	sy
 8008816:	f3bf 8f4f 	dsb	sy
 800881a:	61bb      	str	r3, [r7, #24]
 800881c:	e7fe      	b.n	800881c <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800881e:	f7ff fb61 	bl	8007ee4 <vPortValidateInterruptPriority>
	__asm volatile
 8008822:	f3ef 8211 	mrs	r2, BASEPRI
 8008826:	f04f 0350 	mov.w	r3, #80	; 0x50
 800882a:	f383 8811 	msr	BASEPRI, r3
 800882e:	f3bf 8f6f 	isb	sy
 8008832:	f3bf 8f4f 	dsb	sy
 8008836:	617a      	str	r2, [r7, #20]
 8008838:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800883a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800883c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800883e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008840:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008842:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8008844:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008846:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008848:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800884a:	429a      	cmp	r2, r3
 800884c:	d92b      	bls.n	80088a6 <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800884e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008850:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008854:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8008858:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800885a:	1c5a      	adds	r2, r3, #1
 800885c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800885e:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008860:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008864:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008868:	d112      	bne.n	8008890 <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800886a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800886c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800886e:	2b00      	cmp	r3, #0
 8008870:	d016      	beq.n	80088a0 <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008872:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008874:	3324      	adds	r3, #36	; 0x24
 8008876:	4618      	mov	r0, r3
 8008878:	f001 f8be 	bl	80099f8 <xTaskRemoveFromEventList>
 800887c:	4603      	mov	r3, r0
 800887e:	2b00      	cmp	r3, #0
 8008880:	d00e      	beq.n	80088a0 <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008882:	683b      	ldr	r3, [r7, #0]
 8008884:	2b00      	cmp	r3, #0
 8008886:	d00b      	beq.n	80088a0 <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008888:	683b      	ldr	r3, [r7, #0]
 800888a:	2201      	movs	r2, #1
 800888c:	601a      	str	r2, [r3, #0]
 800888e:	e007      	b.n	80088a0 <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008890:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008894:	3301      	adds	r3, #1
 8008896:	b2db      	uxtb	r3, r3
 8008898:	b25a      	sxtb	r2, r3
 800889a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800889c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80088a0:	2301      	movs	r3, #1
 80088a2:	637b      	str	r3, [r7, #52]	; 0x34
 80088a4:	e001      	b.n	80088aa <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80088a6:	2300      	movs	r3, #0
 80088a8:	637b      	str	r3, [r7, #52]	; 0x34
 80088aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088ac:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80088b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80088b6:	4618      	mov	r0, r3
 80088b8:	3738      	adds	r7, #56	; 0x38
 80088ba:	46bd      	mov	sp, r7
 80088bc:	bd80      	pop	{r7, pc}
	...

080088c0 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
 80088c0:	b580      	push	{r7, lr}
 80088c2:	b08e      	sub	sp, #56	; 0x38
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	60f8      	str	r0, [r7, #12]
 80088c8:	60b9      	str	r1, [r7, #8]
 80088ca:	607a      	str	r2, [r7, #4]
 80088cc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80088ce:	2300      	movs	r3, #0
 80088d0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80088d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d109      	bne.n	80088f0 <xQueueGenericReceive+0x30>
	__asm volatile
 80088dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088e0:	f383 8811 	msr	BASEPRI, r3
 80088e4:	f3bf 8f6f 	isb	sy
 80088e8:	f3bf 8f4f 	dsb	sy
 80088ec:	627b      	str	r3, [r7, #36]	; 0x24
 80088ee:	e7fe      	b.n	80088ee <xQueueGenericReceive+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80088f0:	68bb      	ldr	r3, [r7, #8]
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d103      	bne.n	80088fe <xQueueGenericReceive+0x3e>
 80088f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d101      	bne.n	8008902 <xQueueGenericReceive+0x42>
 80088fe:	2301      	movs	r3, #1
 8008900:	e000      	b.n	8008904 <xQueueGenericReceive+0x44>
 8008902:	2300      	movs	r3, #0
 8008904:	2b00      	cmp	r3, #0
 8008906:	d109      	bne.n	800891c <xQueueGenericReceive+0x5c>
 8008908:	f04f 0350 	mov.w	r3, #80	; 0x50
 800890c:	f383 8811 	msr	BASEPRI, r3
 8008910:	f3bf 8f6f 	isb	sy
 8008914:	f3bf 8f4f 	dsb	sy
 8008918:	623b      	str	r3, [r7, #32]
 800891a:	e7fe      	b.n	800891a <xQueueGenericReceive+0x5a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800891c:	f001 fa8c 	bl	8009e38 <xTaskGetSchedulerState>
 8008920:	4603      	mov	r3, r0
 8008922:	2b00      	cmp	r3, #0
 8008924:	d102      	bne.n	800892c <xQueueGenericReceive+0x6c>
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d101      	bne.n	8008930 <xQueueGenericReceive+0x70>
 800892c:	2301      	movs	r3, #1
 800892e:	e000      	b.n	8008932 <xQueueGenericReceive+0x72>
 8008930:	2300      	movs	r3, #0
 8008932:	2b00      	cmp	r3, #0
 8008934:	d109      	bne.n	800894a <xQueueGenericReceive+0x8a>
 8008936:	f04f 0350 	mov.w	r3, #80	; 0x50
 800893a:	f383 8811 	msr	BASEPRI, r3
 800893e:	f3bf 8f6f 	isb	sy
 8008942:	f3bf 8f4f 	dsb	sy
 8008946:	61fb      	str	r3, [r7, #28]
 8008948:	e7fe      	b.n	8008948 <xQueueGenericReceive+0x88>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800894a:	f7ff f9f9 	bl	8007d40 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800894e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008950:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008952:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008954:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008956:	2b00      	cmp	r3, #0
 8008958:	d046      	beq.n	80089e8 <xQueueGenericReceive+0x128>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 800895a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800895c:	68db      	ldr	r3, [r3, #12]
 800895e:	62bb      	str	r3, [r7, #40]	; 0x28

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008960:	68b9      	ldr	r1, [r7, #8]
 8008962:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008964:	f000 f928 	bl	8008bb8 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
 8008968:	683b      	ldr	r3, [r7, #0]
 800896a:	2b00      	cmp	r3, #0
 800896c:	d121      	bne.n	80089b2 <xQueueGenericReceive+0xf2>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 800896e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008970:	1e5a      	subs	r2, r3, #1
 8008972:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008974:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008976:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	2b00      	cmp	r3, #0
 800897c:	d104      	bne.n	8008988 <xQueueGenericReceive+0xc8>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800897e:	f001 fb8b 	bl	800a098 <pvTaskIncrementMutexHeldCount>
 8008982:	4602      	mov	r2, r0
 8008984:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008986:	605a      	str	r2, [r3, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008988:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800898a:	691b      	ldr	r3, [r3, #16]
 800898c:	2b00      	cmp	r3, #0
 800898e:	d027      	beq.n	80089e0 <xQueueGenericReceive+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008990:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008992:	3310      	adds	r3, #16
 8008994:	4618      	mov	r0, r3
 8008996:	f001 f82f 	bl	80099f8 <xTaskRemoveFromEventList>
 800899a:	4603      	mov	r3, r0
 800899c:	2b00      	cmp	r3, #0
 800899e:	d01f      	beq.n	80089e0 <xQueueGenericReceive+0x120>
						{
							queueYIELD_IF_USING_PREEMPTION();
 80089a0:	4b4f      	ldr	r3, [pc, #316]	; (8008ae0 <xQueueGenericReceive+0x220>)
 80089a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80089a6:	601a      	str	r2, [r3, #0]
 80089a8:	f3bf 8f4f 	dsb	sy
 80089ac:	f3bf 8f6f 	isb	sy
 80089b0:	e016      	b.n	80089e0 <xQueueGenericReceive+0x120>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 80089b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089b4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80089b6:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80089b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d00f      	beq.n	80089e0 <xQueueGenericReceive+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80089c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089c2:	3324      	adds	r3, #36	; 0x24
 80089c4:	4618      	mov	r0, r3
 80089c6:	f001 f817 	bl	80099f8 <xTaskRemoveFromEventList>
 80089ca:	4603      	mov	r3, r0
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d007      	beq.n	80089e0 <xQueueGenericReceive+0x120>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
 80089d0:	4b43      	ldr	r3, [pc, #268]	; (8008ae0 <xQueueGenericReceive+0x220>)
 80089d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80089d6:	601a      	str	r2, [r3, #0]
 80089d8:	f3bf 8f4f 	dsb	sy
 80089dc:	f3bf 8f6f 	isb	sy
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
 80089e0:	f7ff f9dc 	bl	8007d9c <vPortExitCritical>
				return pdPASS;
 80089e4:	2301      	movs	r3, #1
 80089e6:	e077      	b.n	8008ad8 <xQueueGenericReceive+0x218>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d103      	bne.n	80089f6 <xQueueGenericReceive+0x136>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80089ee:	f7ff f9d5 	bl	8007d9c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80089f2:	2300      	movs	r3, #0
 80089f4:	e070      	b.n	8008ad8 <xQueueGenericReceive+0x218>
				}
				else if( xEntryTimeSet == pdFALSE )
 80089f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d106      	bne.n	8008a0a <xQueueGenericReceive+0x14a>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 80089fc:	f107 0314 	add.w	r3, r7, #20
 8008a00:	4618      	mov	r0, r3
 8008a02:	f001 f8c1 	bl	8009b88 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008a06:	2301      	movs	r3, #1
 8008a08:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008a0a:	f7ff f9c7 	bl	8007d9c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008a0e:	f000 fd9b 	bl	8009548 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008a12:	f7ff f995 	bl	8007d40 <vPortEnterCritical>
 8008a16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a18:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008a1c:	b25b      	sxtb	r3, r3
 8008a1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a22:	d103      	bne.n	8008a2c <xQueueGenericReceive+0x16c>
 8008a24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a26:	2200      	movs	r2, #0
 8008a28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008a2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a2e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008a32:	b25b      	sxtb	r3, r3
 8008a34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a38:	d103      	bne.n	8008a42 <xQueueGenericReceive+0x182>
 8008a3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a3c:	2200      	movs	r2, #0
 8008a3e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008a42:	f7ff f9ab 	bl	8007d9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008a46:	1d3a      	adds	r2, r7, #4
 8008a48:	f107 0314 	add.w	r3, r7, #20
 8008a4c:	4611      	mov	r1, r2
 8008a4e:	4618      	mov	r0, r3
 8008a50:	f001 f8be 	bl	8009bd0 <xTaskCheckForTimeOut>
 8008a54:	4603      	mov	r3, r0
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d131      	bne.n	8008abe <xQueueGenericReceive+0x1fe>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008a5a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008a5c:	f000 f924 	bl	8008ca8 <prvIsQueueEmpty>
 8008a60:	4603      	mov	r3, r0
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d025      	beq.n	8008ab2 <xQueueGenericReceive+0x1f2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008a66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d108      	bne.n	8008a80 <xQueueGenericReceive+0x1c0>
					{
						taskENTER_CRITICAL();
 8008a6e:	f7ff f967 	bl	8007d40 <vPortEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8008a72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a74:	685b      	ldr	r3, [r3, #4]
 8008a76:	4618      	mov	r0, r3
 8008a78:	f001 f9fc 	bl	8009e74 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
 8008a7c:	f7ff f98e 	bl	8007d9c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008a80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a82:	3324      	adds	r3, #36	; 0x24
 8008a84:	687a      	ldr	r2, [r7, #4]
 8008a86:	4611      	mov	r1, r2
 8008a88:	4618      	mov	r0, r3
 8008a8a:	f000 ff2d 	bl	80098e8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008a8e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008a90:	f000 f8b8 	bl	8008c04 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008a94:	f000 fd66 	bl	8009564 <xTaskResumeAll>
 8008a98:	4603      	mov	r3, r0
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	f47f af55 	bne.w	800894a <xQueueGenericReceive+0x8a>
				{
					portYIELD_WITHIN_API();
 8008aa0:	4b0f      	ldr	r3, [pc, #60]	; (8008ae0 <xQueueGenericReceive+0x220>)
 8008aa2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008aa6:	601a      	str	r2, [r3, #0]
 8008aa8:	f3bf 8f4f 	dsb	sy
 8008aac:	f3bf 8f6f 	isb	sy
 8008ab0:	e74b      	b.n	800894a <xQueueGenericReceive+0x8a>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008ab2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008ab4:	f000 f8a6 	bl	8008c04 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008ab8:	f000 fd54 	bl	8009564 <xTaskResumeAll>
 8008abc:	e745      	b.n	800894a <xQueueGenericReceive+0x8a>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
 8008abe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008ac0:	f000 f8a0 	bl	8008c04 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008ac4:	f000 fd4e 	bl	8009564 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008ac8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008aca:	f000 f8ed 	bl	8008ca8 <prvIsQueueEmpty>
 8008ace:	4603      	mov	r3, r0
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	f43f af3a 	beq.w	800894a <xQueueGenericReceive+0x8a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008ad6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8008ad8:	4618      	mov	r0, r3
 8008ada:	3738      	adds	r7, #56	; 0x38
 8008adc:	46bd      	mov	sp, r7
 8008ade:	bd80      	pop	{r7, pc}
 8008ae0:	e000ed04 	.word	0xe000ed04

08008ae4 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008ae4:	b580      	push	{r7, lr}
 8008ae6:	b086      	sub	sp, #24
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	60f8      	str	r0, [r7, #12]
 8008aec:	60b9      	str	r1, [r7, #8]
 8008aee:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008af0:	2300      	movs	r3, #0
 8008af2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008af8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d10d      	bne.n	8008b1e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d14d      	bne.n	8008ba6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	685b      	ldr	r3, [r3, #4]
 8008b0e:	4618      	mov	r0, r3
 8008b10:	f001 fa26 	bl	8009f60 <xTaskPriorityDisinherit>
 8008b14:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	2200      	movs	r2, #0
 8008b1a:	605a      	str	r2, [r3, #4]
 8008b1c:	e043      	b.n	8008ba6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d119      	bne.n	8008b58 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	6898      	ldr	r0, [r3, #8]
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b2c:	461a      	mov	r2, r3
 8008b2e:	68b9      	ldr	r1, [r7, #8]
 8008b30:	f008 f8a8 	bl	8010c84 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	689a      	ldr	r2, [r3, #8]
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b3c:	441a      	add	r2, r3
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	689a      	ldr	r2, [r3, #8]
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	685b      	ldr	r3, [r3, #4]
 8008b4a:	429a      	cmp	r2, r3
 8008b4c:	d32b      	bcc.n	8008ba6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	681a      	ldr	r2, [r3, #0]
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	609a      	str	r2, [r3, #8]
 8008b56:	e026      	b.n	8008ba6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	68d8      	ldr	r0, [r3, #12]
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b60:	461a      	mov	r2, r3
 8008b62:	68b9      	ldr	r1, [r7, #8]
 8008b64:	f008 f88e 	bl	8010c84 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	68da      	ldr	r2, [r3, #12]
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b70:	425b      	negs	r3, r3
 8008b72:	441a      	add	r2, r3
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	68da      	ldr	r2, [r3, #12]
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	429a      	cmp	r2, r3
 8008b82:	d207      	bcs.n	8008b94 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	685a      	ldr	r2, [r3, #4]
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b8c:	425b      	negs	r3, r3
 8008b8e:	441a      	add	r2, r3
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	2b02      	cmp	r3, #2
 8008b98:	d105      	bne.n	8008ba6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008b9a:	693b      	ldr	r3, [r7, #16]
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d002      	beq.n	8008ba6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008ba0:	693b      	ldr	r3, [r7, #16]
 8008ba2:	3b01      	subs	r3, #1
 8008ba4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8008ba6:	693b      	ldr	r3, [r7, #16]
 8008ba8:	1c5a      	adds	r2, r3, #1
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8008bae:	697b      	ldr	r3, [r7, #20]
}
 8008bb0:	4618      	mov	r0, r3
 8008bb2:	3718      	adds	r7, #24
 8008bb4:	46bd      	mov	sp, r7
 8008bb6:	bd80      	pop	{r7, pc}

08008bb8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008bb8:	b580      	push	{r7, lr}
 8008bba:	b082      	sub	sp, #8
 8008bbc:	af00      	add	r7, sp, #0
 8008bbe:	6078      	str	r0, [r7, #4]
 8008bc0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d018      	beq.n	8008bfc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	68da      	ldr	r2, [r3, #12]
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bd2:	441a      	add	r2, r3
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	68da      	ldr	r2, [r3, #12]
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	685b      	ldr	r3, [r3, #4]
 8008be0:	429a      	cmp	r2, r3
 8008be2:	d303      	bcc.n	8008bec <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681a      	ldr	r2, [r3, #0]
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	68d9      	ldr	r1, [r3, #12]
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bf4:	461a      	mov	r2, r3
 8008bf6:	6838      	ldr	r0, [r7, #0]
 8008bf8:	f008 f844 	bl	8010c84 <memcpy>
	}
}
 8008bfc:	bf00      	nop
 8008bfe:	3708      	adds	r7, #8
 8008c00:	46bd      	mov	sp, r7
 8008c02:	bd80      	pop	{r7, pc}

08008c04 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008c04:	b580      	push	{r7, lr}
 8008c06:	b084      	sub	sp, #16
 8008c08:	af00      	add	r7, sp, #0
 8008c0a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008c0c:	f7ff f898 	bl	8007d40 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008c16:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008c18:	e011      	b.n	8008c3e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d012      	beq.n	8008c48 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	3324      	adds	r3, #36	; 0x24
 8008c26:	4618      	mov	r0, r3
 8008c28:	f000 fee6 	bl	80099f8 <xTaskRemoveFromEventList>
 8008c2c:	4603      	mov	r3, r0
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d001      	beq.n	8008c36 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008c32:	f001 f82b 	bl	8009c8c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008c36:	7bfb      	ldrb	r3, [r7, #15]
 8008c38:	3b01      	subs	r3, #1
 8008c3a:	b2db      	uxtb	r3, r3
 8008c3c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008c3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	dce9      	bgt.n	8008c1a <prvUnlockQueue+0x16>
 8008c46:	e000      	b.n	8008c4a <prvUnlockQueue+0x46>
					break;
 8008c48:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	22ff      	movs	r2, #255	; 0xff
 8008c4e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8008c52:	f7ff f8a3 	bl	8007d9c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008c56:	f7ff f873 	bl	8007d40 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008c60:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008c62:	e011      	b.n	8008c88 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	691b      	ldr	r3, [r3, #16]
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d012      	beq.n	8008c92 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	3310      	adds	r3, #16
 8008c70:	4618      	mov	r0, r3
 8008c72:	f000 fec1 	bl	80099f8 <xTaskRemoveFromEventList>
 8008c76:	4603      	mov	r3, r0
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d001      	beq.n	8008c80 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008c7c:	f001 f806 	bl	8009c8c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008c80:	7bbb      	ldrb	r3, [r7, #14]
 8008c82:	3b01      	subs	r3, #1
 8008c84:	b2db      	uxtb	r3, r3
 8008c86:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008c88:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	dce9      	bgt.n	8008c64 <prvUnlockQueue+0x60>
 8008c90:	e000      	b.n	8008c94 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008c92:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	22ff      	movs	r2, #255	; 0xff
 8008c98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8008c9c:	f7ff f87e 	bl	8007d9c <vPortExitCritical>
}
 8008ca0:	bf00      	nop
 8008ca2:	3710      	adds	r7, #16
 8008ca4:	46bd      	mov	sp, r7
 8008ca6:	bd80      	pop	{r7, pc}

08008ca8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008ca8:	b580      	push	{r7, lr}
 8008caa:	b084      	sub	sp, #16
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008cb0:	f7ff f846 	bl	8007d40 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d102      	bne.n	8008cc2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008cbc:	2301      	movs	r3, #1
 8008cbe:	60fb      	str	r3, [r7, #12]
 8008cc0:	e001      	b.n	8008cc6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008cc6:	f7ff f869 	bl	8007d9c <vPortExitCritical>

	return xReturn;
 8008cca:	68fb      	ldr	r3, [r7, #12]
}
 8008ccc:	4618      	mov	r0, r3
 8008cce:	3710      	adds	r7, #16
 8008cd0:	46bd      	mov	sp, r7
 8008cd2:	bd80      	pop	{r7, pc}

08008cd4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008cd4:	b580      	push	{r7, lr}
 8008cd6:	b084      	sub	sp, #16
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008cdc:	f7ff f830 	bl	8007d40 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008ce8:	429a      	cmp	r2, r3
 8008cea:	d102      	bne.n	8008cf2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008cec:	2301      	movs	r3, #1
 8008cee:	60fb      	str	r3, [r7, #12]
 8008cf0:	e001      	b.n	8008cf6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008cf6:	f7ff f851 	bl	8007d9c <vPortExitCritical>

	return xReturn;
 8008cfa:	68fb      	ldr	r3, [r7, #12]
}
 8008cfc:	4618      	mov	r0, r3
 8008cfe:	3710      	adds	r7, #16
 8008d00:	46bd      	mov	sp, r7
 8008d02:	bd80      	pop	{r7, pc}

08008d04 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008d04:	b480      	push	{r7}
 8008d06:	b085      	sub	sp, #20
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	6078      	str	r0, [r7, #4]
 8008d0c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008d0e:	2300      	movs	r3, #0
 8008d10:	60fb      	str	r3, [r7, #12]
 8008d12:	e014      	b.n	8008d3e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008d14:	4a0e      	ldr	r2, [pc, #56]	; (8008d50 <vQueueAddToRegistry+0x4c>)
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d10b      	bne.n	8008d38 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008d20:	490b      	ldr	r1, [pc, #44]	; (8008d50 <vQueueAddToRegistry+0x4c>)
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	683a      	ldr	r2, [r7, #0]
 8008d26:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008d2a:	4a09      	ldr	r2, [pc, #36]	; (8008d50 <vQueueAddToRegistry+0x4c>)
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	00db      	lsls	r3, r3, #3
 8008d30:	4413      	add	r3, r2
 8008d32:	687a      	ldr	r2, [r7, #4]
 8008d34:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008d36:	e005      	b.n	8008d44 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	3301      	adds	r3, #1
 8008d3c:	60fb      	str	r3, [r7, #12]
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	2b07      	cmp	r3, #7
 8008d42:	d9e7      	bls.n	8008d14 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008d44:	bf00      	nop
 8008d46:	3714      	adds	r7, #20
 8008d48:	46bd      	mov	sp, r7
 8008d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d4e:	4770      	bx	lr
 8008d50:	2001892c 	.word	0x2001892c

08008d54 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008d54:	b580      	push	{r7, lr}
 8008d56:	b086      	sub	sp, #24
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	60f8      	str	r0, [r7, #12]
 8008d5c:	60b9      	str	r1, [r7, #8]
 8008d5e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008d64:	f7fe ffec 	bl	8007d40 <vPortEnterCritical>
 8008d68:	697b      	ldr	r3, [r7, #20]
 8008d6a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008d6e:	b25b      	sxtb	r3, r3
 8008d70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d74:	d103      	bne.n	8008d7e <vQueueWaitForMessageRestricted+0x2a>
 8008d76:	697b      	ldr	r3, [r7, #20]
 8008d78:	2200      	movs	r2, #0
 8008d7a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008d7e:	697b      	ldr	r3, [r7, #20]
 8008d80:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008d84:	b25b      	sxtb	r3, r3
 8008d86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d8a:	d103      	bne.n	8008d94 <vQueueWaitForMessageRestricted+0x40>
 8008d8c:	697b      	ldr	r3, [r7, #20]
 8008d8e:	2200      	movs	r2, #0
 8008d90:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008d94:	f7ff f802 	bl	8007d9c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008d98:	697b      	ldr	r3, [r7, #20]
 8008d9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d106      	bne.n	8008dae <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008da0:	697b      	ldr	r3, [r7, #20]
 8008da2:	3324      	adds	r3, #36	; 0x24
 8008da4:	687a      	ldr	r2, [r7, #4]
 8008da6:	68b9      	ldr	r1, [r7, #8]
 8008da8:	4618      	mov	r0, r3
 8008daa:	f000 fdfb 	bl	80099a4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008dae:	6978      	ldr	r0, [r7, #20]
 8008db0:	f7ff ff28 	bl	8008c04 <prvUnlockQueue>
	}
 8008db4:	bf00      	nop
 8008db6:	3718      	adds	r7, #24
 8008db8:	46bd      	mov	sp, r7
 8008dba:	bd80      	pop	{r7, pc}

08008dbc <xTaskCreate>:
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008dbc:	b580      	push	{r7, lr}
 8008dbe:	b08c      	sub	sp, #48	; 0x30
 8008dc0:	af04      	add	r7, sp, #16
 8008dc2:	60f8      	str	r0, [r7, #12]
 8008dc4:	60b9      	str	r1, [r7, #8]
 8008dc6:	603b      	str	r3, [r7, #0]
 8008dc8:	4613      	mov	r3, r2
 8008dca:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008dcc:	88fb      	ldrh	r3, [r7, #6]
 8008dce:	009b      	lsls	r3, r3, #2
 8008dd0:	4618      	mov	r0, r3
 8008dd2:	f7ff f8c5 	bl	8007f60 <pvPortMalloc>
 8008dd6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008dd8:	697b      	ldr	r3, [r7, #20]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d00e      	beq.n	8008dfc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8008dde:	2054      	movs	r0, #84	; 0x54
 8008de0:	f7ff f8be 	bl	8007f60 <pvPortMalloc>
 8008de4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008de6:	69fb      	ldr	r3, [r7, #28]
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d003      	beq.n	8008df4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008dec:	69fb      	ldr	r3, [r7, #28]
 8008dee:	697a      	ldr	r2, [r7, #20]
 8008df0:	631a      	str	r2, [r3, #48]	; 0x30
 8008df2:	e005      	b.n	8008e00 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008df4:	6978      	ldr	r0, [r7, #20]
 8008df6:	f7ff f975 	bl	80080e4 <vPortFree>
 8008dfa:	e001      	b.n	8008e00 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008e00:	69fb      	ldr	r3, [r7, #28]
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d013      	beq.n	8008e2e <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008e06:	88fa      	ldrh	r2, [r7, #6]
 8008e08:	2300      	movs	r3, #0
 8008e0a:	9303      	str	r3, [sp, #12]
 8008e0c:	69fb      	ldr	r3, [r7, #28]
 8008e0e:	9302      	str	r3, [sp, #8]
 8008e10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e12:	9301      	str	r3, [sp, #4]
 8008e14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e16:	9300      	str	r3, [sp, #0]
 8008e18:	683b      	ldr	r3, [r7, #0]
 8008e1a:	68b9      	ldr	r1, [r7, #8]
 8008e1c:	68f8      	ldr	r0, [r7, #12]
 8008e1e:	f000 f80e 	bl	8008e3e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008e22:	69f8      	ldr	r0, [r7, #28]
 8008e24:	f000 f88a 	bl	8008f3c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008e28:	2301      	movs	r3, #1
 8008e2a:	61bb      	str	r3, [r7, #24]
 8008e2c:	e002      	b.n	8008e34 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008e2e:	f04f 33ff 	mov.w	r3, #4294967295
 8008e32:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008e34:	69bb      	ldr	r3, [r7, #24]
	}
 8008e36:	4618      	mov	r0, r3
 8008e38:	3720      	adds	r7, #32
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	bd80      	pop	{r7, pc}

08008e3e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8008e3e:	b580      	push	{r7, lr}
 8008e40:	b088      	sub	sp, #32
 8008e42:	af00      	add	r7, sp, #0
 8008e44:	60f8      	str	r0, [r7, #12]
 8008e46:	60b9      	str	r1, [r7, #8]
 8008e48:	607a      	str	r2, [r7, #4]
 8008e4a:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8008e4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008e56:	3b01      	subs	r3, #1
 8008e58:	009b      	lsls	r3, r3, #2
 8008e5a:	4413      	add	r3, r2
 8008e5c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8008e5e:	69bb      	ldr	r3, [r7, #24]
 8008e60:	f023 0307 	bic.w	r3, r3, #7
 8008e64:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008e66:	69bb      	ldr	r3, [r7, #24]
 8008e68:	f003 0307 	and.w	r3, r3, #7
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d009      	beq.n	8008e84 <prvInitialiseNewTask+0x46>
 8008e70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e74:	f383 8811 	msr	BASEPRI, r3
 8008e78:	f3bf 8f6f 	isb	sy
 8008e7c:	f3bf 8f4f 	dsb	sy
 8008e80:	617b      	str	r3, [r7, #20]
 8008e82:	e7fe      	b.n	8008e82 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008e84:	2300      	movs	r3, #0
 8008e86:	61fb      	str	r3, [r7, #28]
 8008e88:	e012      	b.n	8008eb0 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008e8a:	68ba      	ldr	r2, [r7, #8]
 8008e8c:	69fb      	ldr	r3, [r7, #28]
 8008e8e:	4413      	add	r3, r2
 8008e90:	7819      	ldrb	r1, [r3, #0]
 8008e92:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008e94:	69fb      	ldr	r3, [r7, #28]
 8008e96:	4413      	add	r3, r2
 8008e98:	3334      	adds	r3, #52	; 0x34
 8008e9a:	460a      	mov	r2, r1
 8008e9c:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8008e9e:	68ba      	ldr	r2, [r7, #8]
 8008ea0:	69fb      	ldr	r3, [r7, #28]
 8008ea2:	4413      	add	r3, r2
 8008ea4:	781b      	ldrb	r3, [r3, #0]
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d006      	beq.n	8008eb8 <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008eaa:	69fb      	ldr	r3, [r7, #28]
 8008eac:	3301      	adds	r3, #1
 8008eae:	61fb      	str	r3, [r7, #28]
 8008eb0:	69fb      	ldr	r3, [r7, #28]
 8008eb2:	2b0f      	cmp	r3, #15
 8008eb4:	d9e9      	bls.n	8008e8a <prvInitialiseNewTask+0x4c>
 8008eb6:	e000      	b.n	8008eba <prvInitialiseNewTask+0x7c>
		{
			break;
 8008eb8:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008eba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ebc:	2200      	movs	r2, #0
 8008ebe:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008ec2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ec4:	2b06      	cmp	r3, #6
 8008ec6:	d901      	bls.n	8008ecc <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008ec8:	2306      	movs	r3, #6
 8008eca:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008ecc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ece:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008ed0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008ed2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ed4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008ed6:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8008ed8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008eda:	2200      	movs	r2, #0
 8008edc:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008ede:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ee0:	3304      	adds	r3, #4
 8008ee2:	4618      	mov	r0, r3
 8008ee4:	f7fe fd94 	bl	8007a10 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008ee8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008eea:	3318      	adds	r3, #24
 8008eec:	4618      	mov	r0, r3
 8008eee:	f7fe fd8f 	bl	8007a10 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008ef2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ef4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008ef6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008ef8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008efa:	f1c3 0207 	rsb	r2, r3, #7
 8008efe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f00:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008f02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008f06:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008f08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f0a:	2200      	movs	r2, #0
 8008f0c:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008f0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f10:	2200      	movs	r2, #0
 8008f12:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008f16:	683a      	ldr	r2, [r7, #0]
 8008f18:	68f9      	ldr	r1, [r7, #12]
 8008f1a:	69b8      	ldr	r0, [r7, #24]
 8008f1c:	f7fe fe0c 	bl	8007b38 <pxPortInitialiseStack>
 8008f20:	4602      	mov	r2, r0
 8008f22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f24:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8008f26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d002      	beq.n	8008f32 <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008f2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f2e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008f30:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008f32:	bf00      	nop
 8008f34:	3720      	adds	r7, #32
 8008f36:	46bd      	mov	sp, r7
 8008f38:	bd80      	pop	{r7, pc}
	...

08008f3c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008f3c:	b580      	push	{r7, lr}
 8008f3e:	b082      	sub	sp, #8
 8008f40:	af00      	add	r7, sp, #0
 8008f42:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008f44:	f7fe fefc 	bl	8007d40 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008f48:	4b2a      	ldr	r3, [pc, #168]	; (8008ff4 <prvAddNewTaskToReadyList+0xb8>)
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	3301      	adds	r3, #1
 8008f4e:	4a29      	ldr	r2, [pc, #164]	; (8008ff4 <prvAddNewTaskToReadyList+0xb8>)
 8008f50:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008f52:	4b29      	ldr	r3, [pc, #164]	; (8008ff8 <prvAddNewTaskToReadyList+0xbc>)
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d109      	bne.n	8008f6e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008f5a:	4a27      	ldr	r2, [pc, #156]	; (8008ff8 <prvAddNewTaskToReadyList+0xbc>)
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008f60:	4b24      	ldr	r3, [pc, #144]	; (8008ff4 <prvAddNewTaskToReadyList+0xb8>)
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	2b01      	cmp	r3, #1
 8008f66:	d110      	bne.n	8008f8a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008f68:	f000 feb4 	bl	8009cd4 <prvInitialiseTaskLists>
 8008f6c:	e00d      	b.n	8008f8a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008f6e:	4b23      	ldr	r3, [pc, #140]	; (8008ffc <prvAddNewTaskToReadyList+0xc0>)
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d109      	bne.n	8008f8a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008f76:	4b20      	ldr	r3, [pc, #128]	; (8008ff8 <prvAddNewTaskToReadyList+0xbc>)
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f80:	429a      	cmp	r2, r3
 8008f82:	d802      	bhi.n	8008f8a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008f84:	4a1c      	ldr	r2, [pc, #112]	; (8008ff8 <prvAddNewTaskToReadyList+0xbc>)
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008f8a:	4b1d      	ldr	r3, [pc, #116]	; (8009000 <prvAddNewTaskToReadyList+0xc4>)
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	3301      	adds	r3, #1
 8008f90:	4a1b      	ldr	r2, [pc, #108]	; (8009000 <prvAddNewTaskToReadyList+0xc4>)
 8008f92:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f98:	2201      	movs	r2, #1
 8008f9a:	409a      	lsls	r2, r3
 8008f9c:	4b19      	ldr	r3, [pc, #100]	; (8009004 <prvAddNewTaskToReadyList+0xc8>)
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	4313      	orrs	r3, r2
 8008fa2:	4a18      	ldr	r2, [pc, #96]	; (8009004 <prvAddNewTaskToReadyList+0xc8>)
 8008fa4:	6013      	str	r3, [r2, #0]
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008faa:	4613      	mov	r3, r2
 8008fac:	009b      	lsls	r3, r3, #2
 8008fae:	4413      	add	r3, r2
 8008fb0:	009b      	lsls	r3, r3, #2
 8008fb2:	4a15      	ldr	r2, [pc, #84]	; (8009008 <prvAddNewTaskToReadyList+0xcc>)
 8008fb4:	441a      	add	r2, r3
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	3304      	adds	r3, #4
 8008fba:	4619      	mov	r1, r3
 8008fbc:	4610      	mov	r0, r2
 8008fbe:	f7fe fd34 	bl	8007a2a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008fc2:	f7fe feeb 	bl	8007d9c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008fc6:	4b0d      	ldr	r3, [pc, #52]	; (8008ffc <prvAddNewTaskToReadyList+0xc0>)
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d00e      	beq.n	8008fec <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008fce:	4b0a      	ldr	r3, [pc, #40]	; (8008ff8 <prvAddNewTaskToReadyList+0xbc>)
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008fd8:	429a      	cmp	r2, r3
 8008fda:	d207      	bcs.n	8008fec <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008fdc:	4b0b      	ldr	r3, [pc, #44]	; (800900c <prvAddNewTaskToReadyList+0xd0>)
 8008fde:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008fe2:	601a      	str	r2, [r3, #0]
 8008fe4:	f3bf 8f4f 	dsb	sy
 8008fe8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008fec:	bf00      	nop
 8008fee:	3708      	adds	r7, #8
 8008ff0:	46bd      	mov	sp, r7
 8008ff2:	bd80      	pop	{r7, pc}
 8008ff4:	20018884 	.word	0x20018884
 8008ff8:	20018784 	.word	0x20018784
 8008ffc:	20018890 	.word	0x20018890
 8009000:	200188a0 	.word	0x200188a0
 8009004:	2001888c 	.word	0x2001888c
 8009008:	20018788 	.word	0x20018788
 800900c:	e000ed04 	.word	0xe000ed04

08009010 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8009010:	b580      	push	{r7, lr}
 8009012:	b084      	sub	sp, #16
 8009014:	af00      	add	r7, sp, #0
 8009016:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8009018:	f7fe fe92 	bl	8007d40 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	2b00      	cmp	r3, #0
 8009020:	d102      	bne.n	8009028 <vTaskDelete+0x18>
 8009022:	4b38      	ldr	r3, [pc, #224]	; (8009104 <vTaskDelete+0xf4>)
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	e000      	b.n	800902a <vTaskDelete+0x1a>
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	3304      	adds	r3, #4
 8009030:	4618      	mov	r0, r3
 8009032:	f7fe fd57 	bl	8007ae4 <uxListRemove>
 8009036:	4603      	mov	r3, r0
 8009038:	2b00      	cmp	r3, #0
 800903a:	d115      	bne.n	8009068 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009040:	4931      	ldr	r1, [pc, #196]	; (8009108 <vTaskDelete+0xf8>)
 8009042:	4613      	mov	r3, r2
 8009044:	009b      	lsls	r3, r3, #2
 8009046:	4413      	add	r3, r2
 8009048:	009b      	lsls	r3, r3, #2
 800904a:	440b      	add	r3, r1
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	2b00      	cmp	r3, #0
 8009050:	d10a      	bne.n	8009068 <vTaskDelete+0x58>
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009056:	2201      	movs	r2, #1
 8009058:	fa02 f303 	lsl.w	r3, r2, r3
 800905c:	43da      	mvns	r2, r3
 800905e:	4b2b      	ldr	r3, [pc, #172]	; (800910c <vTaskDelete+0xfc>)
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	4013      	ands	r3, r2
 8009064:	4a29      	ldr	r2, [pc, #164]	; (800910c <vTaskDelete+0xfc>)
 8009066:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800906c:	2b00      	cmp	r3, #0
 800906e:	d004      	beq.n	800907a <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	3318      	adds	r3, #24
 8009074:	4618      	mov	r0, r3
 8009076:	f7fe fd35 	bl	8007ae4 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800907a:	4b25      	ldr	r3, [pc, #148]	; (8009110 <vTaskDelete+0x100>)
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	3301      	adds	r3, #1
 8009080:	4a23      	ldr	r2, [pc, #140]	; (8009110 <vTaskDelete+0x100>)
 8009082:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8009084:	4b1f      	ldr	r3, [pc, #124]	; (8009104 <vTaskDelete+0xf4>)
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	68fa      	ldr	r2, [r7, #12]
 800908a:	429a      	cmp	r2, r3
 800908c:	d10b      	bne.n	80090a6 <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	3304      	adds	r3, #4
 8009092:	4619      	mov	r1, r3
 8009094:	481f      	ldr	r0, [pc, #124]	; (8009114 <vTaskDelete+0x104>)
 8009096:	f7fe fcc8 	bl	8007a2a <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800909a:	4b1f      	ldr	r3, [pc, #124]	; (8009118 <vTaskDelete+0x108>)
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	3301      	adds	r3, #1
 80090a0:	4a1d      	ldr	r2, [pc, #116]	; (8009118 <vTaskDelete+0x108>)
 80090a2:	6013      	str	r3, [r2, #0]
 80090a4:	e009      	b.n	80090ba <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 80090a6:	4b1d      	ldr	r3, [pc, #116]	; (800911c <vTaskDelete+0x10c>)
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	3b01      	subs	r3, #1
 80090ac:	4a1b      	ldr	r2, [pc, #108]	; (800911c <vTaskDelete+0x10c>)
 80090ae:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 80090b0:	68f8      	ldr	r0, [r7, #12]
 80090b2:	f000 fe8b 	bl	8009dcc <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 80090b6:	f000 fe99 	bl	8009dec <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 80090ba:	f7fe fe6f 	bl	8007d9c <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 80090be:	4b18      	ldr	r3, [pc, #96]	; (8009120 <vTaskDelete+0x110>)
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d01a      	beq.n	80090fc <vTaskDelete+0xec>
		{
			if( pxTCB == pxCurrentTCB )
 80090c6:	4b0f      	ldr	r3, [pc, #60]	; (8009104 <vTaskDelete+0xf4>)
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	68fa      	ldr	r2, [r7, #12]
 80090cc:	429a      	cmp	r2, r3
 80090ce:	d115      	bne.n	80090fc <vTaskDelete+0xec>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 80090d0:	4b14      	ldr	r3, [pc, #80]	; (8009124 <vTaskDelete+0x114>)
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d009      	beq.n	80090ec <vTaskDelete+0xdc>
 80090d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090dc:	f383 8811 	msr	BASEPRI, r3
 80090e0:	f3bf 8f6f 	isb	sy
 80090e4:	f3bf 8f4f 	dsb	sy
 80090e8:	60bb      	str	r3, [r7, #8]
 80090ea:	e7fe      	b.n	80090ea <vTaskDelete+0xda>
				portYIELD_WITHIN_API();
 80090ec:	4b0e      	ldr	r3, [pc, #56]	; (8009128 <vTaskDelete+0x118>)
 80090ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80090f2:	601a      	str	r2, [r3, #0]
 80090f4:	f3bf 8f4f 	dsb	sy
 80090f8:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80090fc:	bf00      	nop
 80090fe:	3710      	adds	r7, #16
 8009100:	46bd      	mov	sp, r7
 8009102:	bd80      	pop	{r7, pc}
 8009104:	20018784 	.word	0x20018784
 8009108:	20018788 	.word	0x20018788
 800910c:	2001888c 	.word	0x2001888c
 8009110:	200188a0 	.word	0x200188a0
 8009114:	20018858 	.word	0x20018858
 8009118:	2001886c 	.word	0x2001886c
 800911c:	20018884 	.word	0x20018884
 8009120:	20018890 	.word	0x20018890
 8009124:	200188ac 	.word	0x200188ac
 8009128:	e000ed04 	.word	0xe000ed04

0800912c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800912c:	b580      	push	{r7, lr}
 800912e:	b084      	sub	sp, #16
 8009130:	af00      	add	r7, sp, #0
 8009132:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009134:	2300      	movs	r3, #0
 8009136:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	2b00      	cmp	r3, #0
 800913c:	d016      	beq.n	800916c <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800913e:	4b13      	ldr	r3, [pc, #76]	; (800918c <vTaskDelay+0x60>)
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	2b00      	cmp	r3, #0
 8009144:	d009      	beq.n	800915a <vTaskDelay+0x2e>
 8009146:	f04f 0350 	mov.w	r3, #80	; 0x50
 800914a:	f383 8811 	msr	BASEPRI, r3
 800914e:	f3bf 8f6f 	isb	sy
 8009152:	f3bf 8f4f 	dsb	sy
 8009156:	60bb      	str	r3, [r7, #8]
 8009158:	e7fe      	b.n	8009158 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800915a:	f000 f9f5 	bl	8009548 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800915e:	2100      	movs	r1, #0
 8009160:	6878      	ldr	r0, [r7, #4]
 8009162:	f000 ffad 	bl	800a0c0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009166:	f000 f9fd 	bl	8009564 <xTaskResumeAll>
 800916a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	2b00      	cmp	r3, #0
 8009170:	d107      	bne.n	8009182 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8009172:	4b07      	ldr	r3, [pc, #28]	; (8009190 <vTaskDelay+0x64>)
 8009174:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009178:	601a      	str	r2, [r3, #0]
 800917a:	f3bf 8f4f 	dsb	sy
 800917e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009182:	bf00      	nop
 8009184:	3710      	adds	r7, #16
 8009186:	46bd      	mov	sp, r7
 8009188:	bd80      	pop	{r7, pc}
 800918a:	bf00      	nop
 800918c:	200188ac 	.word	0x200188ac
 8009190:	e000ed04 	.word	0xe000ed04

08009194 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8009194:	b580      	push	{r7, lr}
 8009196:	b084      	sub	sp, #16
 8009198:	af00      	add	r7, sp, #0
 800919a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800919c:	f7fe fdd0 	bl	8007d40 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d102      	bne.n	80091ac <vTaskSuspend+0x18>
 80091a6:	4b37      	ldr	r3, [pc, #220]	; (8009284 <vTaskSuspend+0xf0>)
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	e000      	b.n	80091ae <vTaskSuspend+0x1a>
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	3304      	adds	r3, #4
 80091b4:	4618      	mov	r0, r3
 80091b6:	f7fe fc95 	bl	8007ae4 <uxListRemove>
 80091ba:	4603      	mov	r3, r0
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d115      	bne.n	80091ec <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80091c4:	4930      	ldr	r1, [pc, #192]	; (8009288 <vTaskSuspend+0xf4>)
 80091c6:	4613      	mov	r3, r2
 80091c8:	009b      	lsls	r3, r3, #2
 80091ca:	4413      	add	r3, r2
 80091cc:	009b      	lsls	r3, r3, #2
 80091ce:	440b      	add	r3, r1
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d10a      	bne.n	80091ec <vTaskSuspend+0x58>
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091da:	2201      	movs	r2, #1
 80091dc:	fa02 f303 	lsl.w	r3, r2, r3
 80091e0:	43da      	mvns	r2, r3
 80091e2:	4b2a      	ldr	r3, [pc, #168]	; (800928c <vTaskSuspend+0xf8>)
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	4013      	ands	r3, r2
 80091e8:	4a28      	ldr	r2, [pc, #160]	; (800928c <vTaskSuspend+0xf8>)
 80091ea:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d004      	beq.n	80091fe <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	3318      	adds	r3, #24
 80091f8:	4618      	mov	r0, r3
 80091fa:	f7fe fc73 	bl	8007ae4 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	3304      	adds	r3, #4
 8009202:	4619      	mov	r1, r3
 8009204:	4822      	ldr	r0, [pc, #136]	; (8009290 <vTaskSuspend+0xfc>)
 8009206:	f7fe fc10 	bl	8007a2a <vListInsertEnd>
		}
		taskEXIT_CRITICAL();
 800920a:	f7fe fdc7 	bl	8007d9c <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 800920e:	4b21      	ldr	r3, [pc, #132]	; (8009294 <vTaskSuspend+0x100>)
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	2b00      	cmp	r3, #0
 8009214:	d005      	beq.n	8009222 <vTaskSuspend+0x8e>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8009216:	f7fe fd93 	bl	8007d40 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 800921a:	f000 fde7 	bl	8009dec <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 800921e:	f7fe fdbd 	bl	8007d9c <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8009222:	4b18      	ldr	r3, [pc, #96]	; (8009284 <vTaskSuspend+0xf0>)
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	68fa      	ldr	r2, [r7, #12]
 8009228:	429a      	cmp	r2, r3
 800922a:	d126      	bne.n	800927a <vTaskSuspend+0xe6>
		{
			if( xSchedulerRunning != pdFALSE )
 800922c:	4b19      	ldr	r3, [pc, #100]	; (8009294 <vTaskSuspend+0x100>)
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	2b00      	cmp	r3, #0
 8009232:	d016      	beq.n	8009262 <vTaskSuspend+0xce>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8009234:	4b18      	ldr	r3, [pc, #96]	; (8009298 <vTaskSuspend+0x104>)
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	2b00      	cmp	r3, #0
 800923a:	d009      	beq.n	8009250 <vTaskSuspend+0xbc>
 800923c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009240:	f383 8811 	msr	BASEPRI, r3
 8009244:	f3bf 8f6f 	isb	sy
 8009248:	f3bf 8f4f 	dsb	sy
 800924c:	60bb      	str	r3, [r7, #8]
 800924e:	e7fe      	b.n	800924e <vTaskSuspend+0xba>
				portYIELD_WITHIN_API();
 8009250:	4b12      	ldr	r3, [pc, #72]	; (800929c <vTaskSuspend+0x108>)
 8009252:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009256:	601a      	str	r2, [r3, #0]
 8009258:	f3bf 8f4f 	dsb	sy
 800925c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009260:	e00b      	b.n	800927a <vTaskSuspend+0xe6>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
 8009262:	4b0b      	ldr	r3, [pc, #44]	; (8009290 <vTaskSuspend+0xfc>)
 8009264:	681a      	ldr	r2, [r3, #0]
 8009266:	4b0e      	ldr	r3, [pc, #56]	; (80092a0 <vTaskSuspend+0x10c>)
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	429a      	cmp	r2, r3
 800926c:	d103      	bne.n	8009276 <vTaskSuspend+0xe2>
					pxCurrentTCB = NULL;
 800926e:	4b05      	ldr	r3, [pc, #20]	; (8009284 <vTaskSuspend+0xf0>)
 8009270:	2200      	movs	r2, #0
 8009272:	601a      	str	r2, [r3, #0]
	}
 8009274:	e001      	b.n	800927a <vTaskSuspend+0xe6>
					vTaskSwitchContext();
 8009276:	f000 fadd 	bl	8009834 <vTaskSwitchContext>
	}
 800927a:	bf00      	nop
 800927c:	3710      	adds	r7, #16
 800927e:	46bd      	mov	sp, r7
 8009280:	bd80      	pop	{r7, pc}
 8009282:	bf00      	nop
 8009284:	20018784 	.word	0x20018784
 8009288:	20018788 	.word	0x20018788
 800928c:	2001888c 	.word	0x2001888c
 8009290:	20018870 	.word	0x20018870
 8009294:	20018890 	.word	0x20018890
 8009298:	200188ac 	.word	0x200188ac
 800929c:	e000ed04 	.word	0xe000ed04
 80092a0:	20018884 	.word	0x20018884

080092a4 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 80092a4:	b480      	push	{r7}
 80092a6:	b087      	sub	sp, #28
 80092a8:	af00      	add	r7, sp, #0
 80092aa:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 80092ac:	2300      	movs	r3, #0
 80092ae:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = ( TCB_t * ) xTask;
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d109      	bne.n	80092ce <prvTaskIsTaskSuspended+0x2a>
 80092ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092be:	f383 8811 	msr	BASEPRI, r3
 80092c2:	f3bf 8f6f 	isb	sy
 80092c6:	f3bf 8f4f 	dsb	sy
 80092ca:	60fb      	str	r3, [r7, #12]
 80092cc:	e7fe      	b.n	80092cc <prvTaskIsTaskSuspended+0x28>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 80092ce:	693b      	ldr	r3, [r7, #16]
 80092d0:	695b      	ldr	r3, [r3, #20]
 80092d2:	4a0f      	ldr	r2, [pc, #60]	; (8009310 <prvTaskIsTaskSuspended+0x6c>)
 80092d4:	4293      	cmp	r3, r2
 80092d6:	d101      	bne.n	80092dc <prvTaskIsTaskSuspended+0x38>
 80092d8:	2301      	movs	r3, #1
 80092da:	e000      	b.n	80092de <prvTaskIsTaskSuspended+0x3a>
 80092dc:	2300      	movs	r3, #0
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d00f      	beq.n	8009302 <prvTaskIsTaskSuspended+0x5e>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 80092e2:	693b      	ldr	r3, [r7, #16]
 80092e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092e6:	4a0b      	ldr	r2, [pc, #44]	; (8009314 <prvTaskIsTaskSuspended+0x70>)
 80092e8:	4293      	cmp	r3, r2
 80092ea:	d00a      	beq.n	8009302 <prvTaskIsTaskSuspended+0x5e>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE )
 80092ec:	693b      	ldr	r3, [r7, #16]
 80092ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d101      	bne.n	80092f8 <prvTaskIsTaskSuspended+0x54>
 80092f4:	2301      	movs	r3, #1
 80092f6:	e000      	b.n	80092fa <prvTaskIsTaskSuspended+0x56>
 80092f8:	2300      	movs	r3, #0
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d001      	beq.n	8009302 <prvTaskIsTaskSuspended+0x5e>
				{
					xReturn = pdTRUE;
 80092fe:	2301      	movs	r3, #1
 8009300:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009302:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8009304:	4618      	mov	r0, r3
 8009306:	371c      	adds	r7, #28
 8009308:	46bd      	mov	sp, r7
 800930a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800930e:	4770      	bx	lr
 8009310:	20018870 	.word	0x20018870
 8009314:	20018844 	.word	0x20018844

08009318 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 8009318:	b580      	push	{r7, lr}
 800931a:	b084      	sub	sp, #16
 800931c:	af00      	add	r7, sp, #0
 800931e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) xTaskToResume;
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	2b00      	cmp	r3, #0
 8009328:	d109      	bne.n	800933e <vTaskResume+0x26>
 800932a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800932e:	f383 8811 	msr	BASEPRI, r3
 8009332:	f3bf 8f6f 	isb	sy
 8009336:	f3bf 8f4f 	dsb	sy
 800933a:	60bb      	str	r3, [r7, #8]
 800933c:	e7fe      	b.n	800933c <vTaskResume+0x24>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != NULL ) && ( pxTCB != pxCurrentTCB ) )
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	2b00      	cmp	r3, #0
 8009342:	d039      	beq.n	80093b8 <vTaskResume+0xa0>
 8009344:	4b1e      	ldr	r3, [pc, #120]	; (80093c0 <vTaskResume+0xa8>)
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	68fa      	ldr	r2, [r7, #12]
 800934a:	429a      	cmp	r2, r3
 800934c:	d034      	beq.n	80093b8 <vTaskResume+0xa0>
		{
			taskENTER_CRITICAL();
 800934e:	f7fe fcf7 	bl	8007d40 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8009352:	68f8      	ldr	r0, [r7, #12]
 8009354:	f7ff ffa6 	bl	80092a4 <prvTaskIsTaskSuspended>
 8009358:	4603      	mov	r3, r0
 800935a:	2b00      	cmp	r3, #0
 800935c:	d02a      	beq.n	80093b4 <vTaskResume+0x9c>
				{
					traceTASK_RESUME( pxTCB );

					/* As we are in a critical section we can access the ready
					lists even if the scheduler is suspended. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	3304      	adds	r3, #4
 8009362:	4618      	mov	r0, r3
 8009364:	f7fe fbbe 	bl	8007ae4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800936c:	2201      	movs	r2, #1
 800936e:	409a      	lsls	r2, r3
 8009370:	4b14      	ldr	r3, [pc, #80]	; (80093c4 <vTaskResume+0xac>)
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	4313      	orrs	r3, r2
 8009376:	4a13      	ldr	r2, [pc, #76]	; (80093c4 <vTaskResume+0xac>)
 8009378:	6013      	str	r3, [r2, #0]
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800937e:	4613      	mov	r3, r2
 8009380:	009b      	lsls	r3, r3, #2
 8009382:	4413      	add	r3, r2
 8009384:	009b      	lsls	r3, r3, #2
 8009386:	4a10      	ldr	r2, [pc, #64]	; (80093c8 <vTaskResume+0xb0>)
 8009388:	441a      	add	r2, r3
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	3304      	adds	r3, #4
 800938e:	4619      	mov	r1, r3
 8009390:	4610      	mov	r0, r2
 8009392:	f7fe fb4a 	bl	8007a2a <vListInsertEnd>

					/* We may have just resumed a higher priority task. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800939a:	4b09      	ldr	r3, [pc, #36]	; (80093c0 <vTaskResume+0xa8>)
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093a0:	429a      	cmp	r2, r3
 80093a2:	d307      	bcc.n	80093b4 <vTaskResume+0x9c>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 80093a4:	4b09      	ldr	r3, [pc, #36]	; (80093cc <vTaskResume+0xb4>)
 80093a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80093aa:	601a      	str	r2, [r3, #0]
 80093ac:	f3bf 8f4f 	dsb	sy
 80093b0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 80093b4:	f7fe fcf2 	bl	8007d9c <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80093b8:	bf00      	nop
 80093ba:	3710      	adds	r7, #16
 80093bc:	46bd      	mov	sp, r7
 80093be:	bd80      	pop	{r7, pc}
 80093c0:	20018784 	.word	0x20018784
 80093c4:	2001888c 	.word	0x2001888c
 80093c8:	20018788 	.word	0x20018788
 80093cc:	e000ed04 	.word	0xe000ed04

080093d0 <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
 80093d0:	b580      	push	{r7, lr}
 80093d2:	b08a      	sub	sp, #40	; 0x28
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	6078      	str	r0, [r7, #4]
	BaseType_t xYieldRequired = pdFALSE;
 80093d8:	2300      	movs	r3, #0
 80093da:	627b      	str	r3, [r7, #36]	; 0x24
	TCB_t * const pxTCB = ( TCB_t * ) xTaskToResume;
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	623b      	str	r3, [r7, #32]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToResume );
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d109      	bne.n	80093fa <xTaskResumeFromISR+0x2a>
 80093e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093ea:	f383 8811 	msr	BASEPRI, r3
 80093ee:	f3bf 8f6f 	isb	sy
 80093f2:	f3bf 8f4f 	dsb	sy
 80093f6:	61bb      	str	r3, [r7, #24]
 80093f8:	e7fe      	b.n	80093f8 <xTaskResumeFromISR+0x28>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80093fa:	f7fe fd73 	bl	8007ee4 <vPortValidateInterruptPriority>
	__asm volatile
 80093fe:	f3ef 8211 	mrs	r2, BASEPRI
 8009402:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009406:	f383 8811 	msr	BASEPRI, r3
 800940a:	f3bf 8f6f 	isb	sy
 800940e:	f3bf 8f4f 	dsb	sy
 8009412:	617a      	str	r2, [r7, #20]
 8009414:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8009416:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009418:	61fb      	str	r3, [r7, #28]
		{
			if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 800941a:	6a38      	ldr	r0, [r7, #32]
 800941c:	f7ff ff42 	bl	80092a4 <prvTaskIsTaskSuspended>
 8009420:	4603      	mov	r3, r0
 8009422:	2b00      	cmp	r3, #0
 8009424:	d02f      	beq.n	8009486 <xTaskResumeFromISR+0xb6>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );

				/* Check the ready lists can be accessed. */
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009426:	4b1d      	ldr	r3, [pc, #116]	; (800949c <xTaskResumeFromISR+0xcc>)
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	2b00      	cmp	r3, #0
 800942c:	d125      	bne.n	800947a <xTaskResumeFromISR+0xaa>
				{
					/* Ready lists can be accessed so move the task from the
					suspended list to the ready list directly. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800942e:	6a3b      	ldr	r3, [r7, #32]
 8009430:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009432:	4b1b      	ldr	r3, [pc, #108]	; (80094a0 <xTaskResumeFromISR+0xd0>)
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009438:	429a      	cmp	r2, r3
 800943a:	d301      	bcc.n	8009440 <xTaskResumeFromISR+0x70>
					{
						xYieldRequired = pdTRUE;
 800943c:	2301      	movs	r3, #1
 800943e:	627b      	str	r3, [r7, #36]	; 0x24
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009440:	6a3b      	ldr	r3, [r7, #32]
 8009442:	3304      	adds	r3, #4
 8009444:	4618      	mov	r0, r3
 8009446:	f7fe fb4d 	bl	8007ae4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800944a:	6a3b      	ldr	r3, [r7, #32]
 800944c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800944e:	2201      	movs	r2, #1
 8009450:	409a      	lsls	r2, r3
 8009452:	4b14      	ldr	r3, [pc, #80]	; (80094a4 <xTaskResumeFromISR+0xd4>)
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	4313      	orrs	r3, r2
 8009458:	4a12      	ldr	r2, [pc, #72]	; (80094a4 <xTaskResumeFromISR+0xd4>)
 800945a:	6013      	str	r3, [r2, #0]
 800945c:	6a3b      	ldr	r3, [r7, #32]
 800945e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009460:	4613      	mov	r3, r2
 8009462:	009b      	lsls	r3, r3, #2
 8009464:	4413      	add	r3, r2
 8009466:	009b      	lsls	r3, r3, #2
 8009468:	4a0f      	ldr	r2, [pc, #60]	; (80094a8 <xTaskResumeFromISR+0xd8>)
 800946a:	441a      	add	r2, r3
 800946c:	6a3b      	ldr	r3, [r7, #32]
 800946e:	3304      	adds	r3, #4
 8009470:	4619      	mov	r1, r3
 8009472:	4610      	mov	r0, r2
 8009474:	f7fe fad9 	bl	8007a2a <vListInsertEnd>
 8009478:	e005      	b.n	8009486 <xTaskResumeFromISR+0xb6>
				else
				{
					/* The delayed or ready lists cannot be accessed so the task
					is held in the pending ready list until the scheduler is
					unsuspended. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800947a:	6a3b      	ldr	r3, [r7, #32]
 800947c:	3318      	adds	r3, #24
 800947e:	4619      	mov	r1, r3
 8009480:	480a      	ldr	r0, [pc, #40]	; (80094ac <xTaskResumeFromISR+0xdc>)
 8009482:	f7fe fad2 	bl	8007a2a <vListInsertEnd>
 8009486:	69fb      	ldr	r3, [r7, #28]
 8009488:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	f383 8811 	msr	BASEPRI, r3
				mtCOVERAGE_TEST_MARKER();
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xYieldRequired;
 8009490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8009492:	4618      	mov	r0, r3
 8009494:	3728      	adds	r7, #40	; 0x28
 8009496:	46bd      	mov	sp, r7
 8009498:	bd80      	pop	{r7, pc}
 800949a:	bf00      	nop
 800949c:	200188ac 	.word	0x200188ac
 80094a0:	20018784 	.word	0x20018784
 80094a4:	2001888c 	.word	0x2001888c
 80094a8:	20018788 	.word	0x20018788
 80094ac:	20018844 	.word	0x20018844

080094b0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80094b0:	b580      	push	{r7, lr}
 80094b2:	b086      	sub	sp, #24
 80094b4:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 80094b6:	4b1e      	ldr	r3, [pc, #120]	; (8009530 <vTaskStartScheduler+0x80>)
 80094b8:	9301      	str	r3, [sp, #4]
 80094ba:	2300      	movs	r3, #0
 80094bc:	9300      	str	r3, [sp, #0]
 80094be:	2300      	movs	r3, #0
 80094c0:	2280      	movs	r2, #128	; 0x80
 80094c2:	491c      	ldr	r1, [pc, #112]	; (8009534 <vTaskStartScheduler+0x84>)
 80094c4:	481c      	ldr	r0, [pc, #112]	; (8009538 <vTaskStartScheduler+0x88>)
 80094c6:	f7ff fc79 	bl	8008dbc <xTaskCreate>
 80094ca:	60f8      	str	r0, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	2b01      	cmp	r3, #1
 80094d0:	d102      	bne.n	80094d8 <vTaskStartScheduler+0x28>
		{
			xReturn = xTimerCreateTimerTask();
 80094d2:	f000 fe5b 	bl	800a18c <xTimerCreateTimerTask>
 80094d6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	2b01      	cmp	r3, #1
 80094dc:	d115      	bne.n	800950a <vTaskStartScheduler+0x5a>
	__asm volatile
 80094de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094e2:	f383 8811 	msr	BASEPRI, r3
 80094e6:	f3bf 8f6f 	isb	sy
 80094ea:	f3bf 8f4f 	dsb	sy
 80094ee:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80094f0:	4b12      	ldr	r3, [pc, #72]	; (800953c <vTaskStartScheduler+0x8c>)
 80094f2:	f04f 32ff 	mov.w	r2, #4294967295
 80094f6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80094f8:	4b11      	ldr	r3, [pc, #68]	; (8009540 <vTaskStartScheduler+0x90>)
 80094fa:	2201      	movs	r2, #1
 80094fc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80094fe:	4b11      	ldr	r3, [pc, #68]	; (8009544 <vTaskStartScheduler+0x94>)
 8009500:	2200      	movs	r2, #0
 8009502:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009504:	f7fe fb90 	bl	8007c28 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009508:	e00d      	b.n	8009526 <vTaskStartScheduler+0x76>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009510:	d109      	bne.n	8009526 <vTaskStartScheduler+0x76>
 8009512:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009516:	f383 8811 	msr	BASEPRI, r3
 800951a:	f3bf 8f6f 	isb	sy
 800951e:	f3bf 8f4f 	dsb	sy
 8009522:	607b      	str	r3, [r7, #4]
 8009524:	e7fe      	b.n	8009524 <vTaskStartScheduler+0x74>
}
 8009526:	bf00      	nop
 8009528:	3710      	adds	r7, #16
 800952a:	46bd      	mov	sp, r7
 800952c:	bd80      	pop	{r7, pc}
 800952e:	bf00      	nop
 8009530:	200188a8 	.word	0x200188a8
 8009534:	080110d8 	.word	0x080110d8
 8009538:	08009ca5 	.word	0x08009ca5
 800953c:	200188a4 	.word	0x200188a4
 8009540:	20018890 	.word	0x20018890
 8009544:	20018888 	.word	0x20018888

08009548 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009548:	b480      	push	{r7}
 800954a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800954c:	4b04      	ldr	r3, [pc, #16]	; (8009560 <vTaskSuspendAll+0x18>)
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	3301      	adds	r3, #1
 8009552:	4a03      	ldr	r2, [pc, #12]	; (8009560 <vTaskSuspendAll+0x18>)
 8009554:	6013      	str	r3, [r2, #0]
}
 8009556:	bf00      	nop
 8009558:	46bd      	mov	sp, r7
 800955a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800955e:	4770      	bx	lr
 8009560:	200188ac 	.word	0x200188ac

08009564 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009564:	b580      	push	{r7, lr}
 8009566:	b084      	sub	sp, #16
 8009568:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800956a:	2300      	movs	r3, #0
 800956c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800956e:	2300      	movs	r3, #0
 8009570:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009572:	4b41      	ldr	r3, [pc, #260]	; (8009678 <xTaskResumeAll+0x114>)
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	2b00      	cmp	r3, #0
 8009578:	d109      	bne.n	800958e <xTaskResumeAll+0x2a>
 800957a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800957e:	f383 8811 	msr	BASEPRI, r3
 8009582:	f3bf 8f6f 	isb	sy
 8009586:	f3bf 8f4f 	dsb	sy
 800958a:	603b      	str	r3, [r7, #0]
 800958c:	e7fe      	b.n	800958c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800958e:	f7fe fbd7 	bl	8007d40 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009592:	4b39      	ldr	r3, [pc, #228]	; (8009678 <xTaskResumeAll+0x114>)
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	3b01      	subs	r3, #1
 8009598:	4a37      	ldr	r2, [pc, #220]	; (8009678 <xTaskResumeAll+0x114>)
 800959a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800959c:	4b36      	ldr	r3, [pc, #216]	; (8009678 <xTaskResumeAll+0x114>)
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d161      	bne.n	8009668 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80095a4:	4b35      	ldr	r3, [pc, #212]	; (800967c <xTaskResumeAll+0x118>)
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d05d      	beq.n	8009668 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80095ac:	e02e      	b.n	800960c <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80095ae:	4b34      	ldr	r3, [pc, #208]	; (8009680 <xTaskResumeAll+0x11c>)
 80095b0:	68db      	ldr	r3, [r3, #12]
 80095b2:	68db      	ldr	r3, [r3, #12]
 80095b4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	3318      	adds	r3, #24
 80095ba:	4618      	mov	r0, r3
 80095bc:	f7fe fa92 	bl	8007ae4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	3304      	adds	r3, #4
 80095c4:	4618      	mov	r0, r3
 80095c6:	f7fe fa8d 	bl	8007ae4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095ce:	2201      	movs	r2, #1
 80095d0:	409a      	lsls	r2, r3
 80095d2:	4b2c      	ldr	r3, [pc, #176]	; (8009684 <xTaskResumeAll+0x120>)
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	4313      	orrs	r3, r2
 80095d8:	4a2a      	ldr	r2, [pc, #168]	; (8009684 <xTaskResumeAll+0x120>)
 80095da:	6013      	str	r3, [r2, #0]
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095e0:	4613      	mov	r3, r2
 80095e2:	009b      	lsls	r3, r3, #2
 80095e4:	4413      	add	r3, r2
 80095e6:	009b      	lsls	r3, r3, #2
 80095e8:	4a27      	ldr	r2, [pc, #156]	; (8009688 <xTaskResumeAll+0x124>)
 80095ea:	441a      	add	r2, r3
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	3304      	adds	r3, #4
 80095f0:	4619      	mov	r1, r3
 80095f2:	4610      	mov	r0, r2
 80095f4:	f7fe fa19 	bl	8007a2a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095fc:	4b23      	ldr	r3, [pc, #140]	; (800968c <xTaskResumeAll+0x128>)
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009602:	429a      	cmp	r2, r3
 8009604:	d302      	bcc.n	800960c <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8009606:	4b22      	ldr	r3, [pc, #136]	; (8009690 <xTaskResumeAll+0x12c>)
 8009608:	2201      	movs	r2, #1
 800960a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800960c:	4b1c      	ldr	r3, [pc, #112]	; (8009680 <xTaskResumeAll+0x11c>)
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	2b00      	cmp	r3, #0
 8009612:	d1cc      	bne.n	80095ae <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	2b00      	cmp	r3, #0
 8009618:	d001      	beq.n	800961e <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800961a:	f000 fbe7 	bl	8009dec <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800961e:	4b1d      	ldr	r3, [pc, #116]	; (8009694 <xTaskResumeAll+0x130>)
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	2b00      	cmp	r3, #0
 8009628:	d010      	beq.n	800964c <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800962a:	f000 f847 	bl	80096bc <xTaskIncrementTick>
 800962e:	4603      	mov	r3, r0
 8009630:	2b00      	cmp	r3, #0
 8009632:	d002      	beq.n	800963a <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8009634:	4b16      	ldr	r3, [pc, #88]	; (8009690 <xTaskResumeAll+0x12c>)
 8009636:	2201      	movs	r2, #1
 8009638:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	3b01      	subs	r3, #1
 800963e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	2b00      	cmp	r3, #0
 8009644:	d1f1      	bne.n	800962a <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8009646:	4b13      	ldr	r3, [pc, #76]	; (8009694 <xTaskResumeAll+0x130>)
 8009648:	2200      	movs	r2, #0
 800964a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800964c:	4b10      	ldr	r3, [pc, #64]	; (8009690 <xTaskResumeAll+0x12c>)
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	2b00      	cmp	r3, #0
 8009652:	d009      	beq.n	8009668 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009654:	2301      	movs	r3, #1
 8009656:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009658:	4b0f      	ldr	r3, [pc, #60]	; (8009698 <xTaskResumeAll+0x134>)
 800965a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800965e:	601a      	str	r2, [r3, #0]
 8009660:	f3bf 8f4f 	dsb	sy
 8009664:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009668:	f7fe fb98 	bl	8007d9c <vPortExitCritical>

	return xAlreadyYielded;
 800966c:	68bb      	ldr	r3, [r7, #8]
}
 800966e:	4618      	mov	r0, r3
 8009670:	3710      	adds	r7, #16
 8009672:	46bd      	mov	sp, r7
 8009674:	bd80      	pop	{r7, pc}
 8009676:	bf00      	nop
 8009678:	200188ac 	.word	0x200188ac
 800967c:	20018884 	.word	0x20018884
 8009680:	20018844 	.word	0x20018844
 8009684:	2001888c 	.word	0x2001888c
 8009688:	20018788 	.word	0x20018788
 800968c:	20018784 	.word	0x20018784
 8009690:	20018898 	.word	0x20018898
 8009694:	20018894 	.word	0x20018894
 8009698:	e000ed04 	.word	0xe000ed04

0800969c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800969c:	b480      	push	{r7}
 800969e:	b083      	sub	sp, #12
 80096a0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80096a2:	4b05      	ldr	r3, [pc, #20]	; (80096b8 <xTaskGetTickCount+0x1c>)
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80096a8:	687b      	ldr	r3, [r7, #4]
}
 80096aa:	4618      	mov	r0, r3
 80096ac:	370c      	adds	r7, #12
 80096ae:	46bd      	mov	sp, r7
 80096b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b4:	4770      	bx	lr
 80096b6:	bf00      	nop
 80096b8:	20018888 	.word	0x20018888

080096bc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80096bc:	b580      	push	{r7, lr}
 80096be:	b086      	sub	sp, #24
 80096c0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80096c2:	2300      	movs	r3, #0
 80096c4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80096c6:	4b50      	ldr	r3, [pc, #320]	; (8009808 <xTaskIncrementTick+0x14c>)
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	f040 808c 	bne.w	80097e8 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 80096d0:	4b4e      	ldr	r3, [pc, #312]	; (800980c <xTaskIncrementTick+0x150>)
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	3301      	adds	r3, #1
 80096d6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80096d8:	4a4c      	ldr	r2, [pc, #304]	; (800980c <xTaskIncrementTick+0x150>)
 80096da:	693b      	ldr	r3, [r7, #16]
 80096dc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 80096de:	693b      	ldr	r3, [r7, #16]
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d11f      	bne.n	8009724 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 80096e4:	4b4a      	ldr	r3, [pc, #296]	; (8009810 <xTaskIncrementTick+0x154>)
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d009      	beq.n	8009702 <xTaskIncrementTick+0x46>
 80096ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096f2:	f383 8811 	msr	BASEPRI, r3
 80096f6:	f3bf 8f6f 	isb	sy
 80096fa:	f3bf 8f4f 	dsb	sy
 80096fe:	603b      	str	r3, [r7, #0]
 8009700:	e7fe      	b.n	8009700 <xTaskIncrementTick+0x44>
 8009702:	4b43      	ldr	r3, [pc, #268]	; (8009810 <xTaskIncrementTick+0x154>)
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	60fb      	str	r3, [r7, #12]
 8009708:	4b42      	ldr	r3, [pc, #264]	; (8009814 <xTaskIncrementTick+0x158>)
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	4a40      	ldr	r2, [pc, #256]	; (8009810 <xTaskIncrementTick+0x154>)
 800970e:	6013      	str	r3, [r2, #0]
 8009710:	4a40      	ldr	r2, [pc, #256]	; (8009814 <xTaskIncrementTick+0x158>)
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	6013      	str	r3, [r2, #0]
 8009716:	4b40      	ldr	r3, [pc, #256]	; (8009818 <xTaskIncrementTick+0x15c>)
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	3301      	adds	r3, #1
 800971c:	4a3e      	ldr	r2, [pc, #248]	; (8009818 <xTaskIncrementTick+0x15c>)
 800971e:	6013      	str	r3, [r2, #0]
 8009720:	f000 fb64 	bl	8009dec <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009724:	4b3d      	ldr	r3, [pc, #244]	; (800981c <xTaskIncrementTick+0x160>)
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	693a      	ldr	r2, [r7, #16]
 800972a:	429a      	cmp	r2, r3
 800972c:	d34d      	bcc.n	80097ca <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800972e:	4b38      	ldr	r3, [pc, #224]	; (8009810 <xTaskIncrementTick+0x154>)
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	2b00      	cmp	r3, #0
 8009736:	d101      	bne.n	800973c <xTaskIncrementTick+0x80>
 8009738:	2301      	movs	r3, #1
 800973a:	e000      	b.n	800973e <xTaskIncrementTick+0x82>
 800973c:	2300      	movs	r3, #0
 800973e:	2b00      	cmp	r3, #0
 8009740:	d004      	beq.n	800974c <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009742:	4b36      	ldr	r3, [pc, #216]	; (800981c <xTaskIncrementTick+0x160>)
 8009744:	f04f 32ff 	mov.w	r2, #4294967295
 8009748:	601a      	str	r2, [r3, #0]
					break;
 800974a:	e03e      	b.n	80097ca <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800974c:	4b30      	ldr	r3, [pc, #192]	; (8009810 <xTaskIncrementTick+0x154>)
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	68db      	ldr	r3, [r3, #12]
 8009752:	68db      	ldr	r3, [r3, #12]
 8009754:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009756:	68bb      	ldr	r3, [r7, #8]
 8009758:	685b      	ldr	r3, [r3, #4]
 800975a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800975c:	693a      	ldr	r2, [r7, #16]
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	429a      	cmp	r2, r3
 8009762:	d203      	bcs.n	800976c <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009764:	4a2d      	ldr	r2, [pc, #180]	; (800981c <xTaskIncrementTick+0x160>)
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	6013      	str	r3, [r2, #0]
						break;
 800976a:	e02e      	b.n	80097ca <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800976c:	68bb      	ldr	r3, [r7, #8]
 800976e:	3304      	adds	r3, #4
 8009770:	4618      	mov	r0, r3
 8009772:	f7fe f9b7 	bl	8007ae4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009776:	68bb      	ldr	r3, [r7, #8]
 8009778:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800977a:	2b00      	cmp	r3, #0
 800977c:	d004      	beq.n	8009788 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800977e:	68bb      	ldr	r3, [r7, #8]
 8009780:	3318      	adds	r3, #24
 8009782:	4618      	mov	r0, r3
 8009784:	f7fe f9ae 	bl	8007ae4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009788:	68bb      	ldr	r3, [r7, #8]
 800978a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800978c:	2201      	movs	r2, #1
 800978e:	409a      	lsls	r2, r3
 8009790:	4b23      	ldr	r3, [pc, #140]	; (8009820 <xTaskIncrementTick+0x164>)
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	4313      	orrs	r3, r2
 8009796:	4a22      	ldr	r2, [pc, #136]	; (8009820 <xTaskIncrementTick+0x164>)
 8009798:	6013      	str	r3, [r2, #0]
 800979a:	68bb      	ldr	r3, [r7, #8]
 800979c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800979e:	4613      	mov	r3, r2
 80097a0:	009b      	lsls	r3, r3, #2
 80097a2:	4413      	add	r3, r2
 80097a4:	009b      	lsls	r3, r3, #2
 80097a6:	4a1f      	ldr	r2, [pc, #124]	; (8009824 <xTaskIncrementTick+0x168>)
 80097a8:	441a      	add	r2, r3
 80097aa:	68bb      	ldr	r3, [r7, #8]
 80097ac:	3304      	adds	r3, #4
 80097ae:	4619      	mov	r1, r3
 80097b0:	4610      	mov	r0, r2
 80097b2:	f7fe f93a 	bl	8007a2a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80097b6:	68bb      	ldr	r3, [r7, #8]
 80097b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80097ba:	4b1b      	ldr	r3, [pc, #108]	; (8009828 <xTaskIncrementTick+0x16c>)
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097c0:	429a      	cmp	r2, r3
 80097c2:	d3b4      	bcc.n	800972e <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 80097c4:	2301      	movs	r3, #1
 80097c6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80097c8:	e7b1      	b.n	800972e <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80097ca:	4b17      	ldr	r3, [pc, #92]	; (8009828 <xTaskIncrementTick+0x16c>)
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80097d0:	4914      	ldr	r1, [pc, #80]	; (8009824 <xTaskIncrementTick+0x168>)
 80097d2:	4613      	mov	r3, r2
 80097d4:	009b      	lsls	r3, r3, #2
 80097d6:	4413      	add	r3, r2
 80097d8:	009b      	lsls	r3, r3, #2
 80097da:	440b      	add	r3, r1
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	2b01      	cmp	r3, #1
 80097e0:	d907      	bls.n	80097f2 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 80097e2:	2301      	movs	r3, #1
 80097e4:	617b      	str	r3, [r7, #20]
 80097e6:	e004      	b.n	80097f2 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80097e8:	4b10      	ldr	r3, [pc, #64]	; (800982c <xTaskIncrementTick+0x170>)
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	3301      	adds	r3, #1
 80097ee:	4a0f      	ldr	r2, [pc, #60]	; (800982c <xTaskIncrementTick+0x170>)
 80097f0:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80097f2:	4b0f      	ldr	r3, [pc, #60]	; (8009830 <xTaskIncrementTick+0x174>)
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d001      	beq.n	80097fe <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 80097fa:	2301      	movs	r3, #1
 80097fc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80097fe:	697b      	ldr	r3, [r7, #20]
}
 8009800:	4618      	mov	r0, r3
 8009802:	3718      	adds	r7, #24
 8009804:	46bd      	mov	sp, r7
 8009806:	bd80      	pop	{r7, pc}
 8009808:	200188ac 	.word	0x200188ac
 800980c:	20018888 	.word	0x20018888
 8009810:	2001883c 	.word	0x2001883c
 8009814:	20018840 	.word	0x20018840
 8009818:	2001889c 	.word	0x2001889c
 800981c:	200188a4 	.word	0x200188a4
 8009820:	2001888c 	.word	0x2001888c
 8009824:	20018788 	.word	0x20018788
 8009828:	20018784 	.word	0x20018784
 800982c:	20018894 	.word	0x20018894
 8009830:	20018898 	.word	0x20018898

08009834 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009834:	b480      	push	{r7}
 8009836:	b087      	sub	sp, #28
 8009838:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800983a:	4b26      	ldr	r3, [pc, #152]	; (80098d4 <vTaskSwitchContext+0xa0>)
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	2b00      	cmp	r3, #0
 8009840:	d003      	beq.n	800984a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009842:	4b25      	ldr	r3, [pc, #148]	; (80098d8 <vTaskSwitchContext+0xa4>)
 8009844:	2201      	movs	r2, #1
 8009846:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009848:	e03e      	b.n	80098c8 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 800984a:	4b23      	ldr	r3, [pc, #140]	; (80098d8 <vTaskSwitchContext+0xa4>)
 800984c:	2200      	movs	r2, #0
 800984e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8009850:	4b22      	ldr	r3, [pc, #136]	; (80098dc <vTaskSwitchContext+0xa8>)
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	fab3 f383 	clz	r3, r3
 800985c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800985e:	7afb      	ldrb	r3, [r7, #11]
 8009860:	f1c3 031f 	rsb	r3, r3, #31
 8009864:	617b      	str	r3, [r7, #20]
 8009866:	491e      	ldr	r1, [pc, #120]	; (80098e0 <vTaskSwitchContext+0xac>)
 8009868:	697a      	ldr	r2, [r7, #20]
 800986a:	4613      	mov	r3, r2
 800986c:	009b      	lsls	r3, r3, #2
 800986e:	4413      	add	r3, r2
 8009870:	009b      	lsls	r3, r3, #2
 8009872:	440b      	add	r3, r1
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	2b00      	cmp	r3, #0
 8009878:	d109      	bne.n	800988e <vTaskSwitchContext+0x5a>
	__asm volatile
 800987a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800987e:	f383 8811 	msr	BASEPRI, r3
 8009882:	f3bf 8f6f 	isb	sy
 8009886:	f3bf 8f4f 	dsb	sy
 800988a:	607b      	str	r3, [r7, #4]
 800988c:	e7fe      	b.n	800988c <vTaskSwitchContext+0x58>
 800988e:	697a      	ldr	r2, [r7, #20]
 8009890:	4613      	mov	r3, r2
 8009892:	009b      	lsls	r3, r3, #2
 8009894:	4413      	add	r3, r2
 8009896:	009b      	lsls	r3, r3, #2
 8009898:	4a11      	ldr	r2, [pc, #68]	; (80098e0 <vTaskSwitchContext+0xac>)
 800989a:	4413      	add	r3, r2
 800989c:	613b      	str	r3, [r7, #16]
 800989e:	693b      	ldr	r3, [r7, #16]
 80098a0:	685b      	ldr	r3, [r3, #4]
 80098a2:	685a      	ldr	r2, [r3, #4]
 80098a4:	693b      	ldr	r3, [r7, #16]
 80098a6:	605a      	str	r2, [r3, #4]
 80098a8:	693b      	ldr	r3, [r7, #16]
 80098aa:	685a      	ldr	r2, [r3, #4]
 80098ac:	693b      	ldr	r3, [r7, #16]
 80098ae:	3308      	adds	r3, #8
 80098b0:	429a      	cmp	r2, r3
 80098b2:	d104      	bne.n	80098be <vTaskSwitchContext+0x8a>
 80098b4:	693b      	ldr	r3, [r7, #16]
 80098b6:	685b      	ldr	r3, [r3, #4]
 80098b8:	685a      	ldr	r2, [r3, #4]
 80098ba:	693b      	ldr	r3, [r7, #16]
 80098bc:	605a      	str	r2, [r3, #4]
 80098be:	693b      	ldr	r3, [r7, #16]
 80098c0:	685b      	ldr	r3, [r3, #4]
 80098c2:	68db      	ldr	r3, [r3, #12]
 80098c4:	4a07      	ldr	r2, [pc, #28]	; (80098e4 <vTaskSwitchContext+0xb0>)
 80098c6:	6013      	str	r3, [r2, #0]
}
 80098c8:	bf00      	nop
 80098ca:	371c      	adds	r7, #28
 80098cc:	46bd      	mov	sp, r7
 80098ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d2:	4770      	bx	lr
 80098d4:	200188ac 	.word	0x200188ac
 80098d8:	20018898 	.word	0x20018898
 80098dc:	2001888c 	.word	0x2001888c
 80098e0:	20018788 	.word	0x20018788
 80098e4:	20018784 	.word	0x20018784

080098e8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80098e8:	b580      	push	{r7, lr}
 80098ea:	b084      	sub	sp, #16
 80098ec:	af00      	add	r7, sp, #0
 80098ee:	6078      	str	r0, [r7, #4]
 80098f0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d109      	bne.n	800990c <vTaskPlaceOnEventList+0x24>
 80098f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098fc:	f383 8811 	msr	BASEPRI, r3
 8009900:	f3bf 8f6f 	isb	sy
 8009904:	f3bf 8f4f 	dsb	sy
 8009908:	60fb      	str	r3, [r7, #12]
 800990a:	e7fe      	b.n	800990a <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800990c:	4b07      	ldr	r3, [pc, #28]	; (800992c <vTaskPlaceOnEventList+0x44>)
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	3318      	adds	r3, #24
 8009912:	4619      	mov	r1, r3
 8009914:	6878      	ldr	r0, [r7, #4]
 8009916:	f7fe f8ac 	bl	8007a72 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800991a:	2101      	movs	r1, #1
 800991c:	6838      	ldr	r0, [r7, #0]
 800991e:	f000 fbcf 	bl	800a0c0 <prvAddCurrentTaskToDelayedList>
}
 8009922:	bf00      	nop
 8009924:	3710      	adds	r7, #16
 8009926:	46bd      	mov	sp, r7
 8009928:	bd80      	pop	{r7, pc}
 800992a:	bf00      	nop
 800992c:	20018784 	.word	0x20018784

08009930 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8009930:	b580      	push	{r7, lr}
 8009932:	b086      	sub	sp, #24
 8009934:	af00      	add	r7, sp, #0
 8009936:	60f8      	str	r0, [r7, #12]
 8009938:	60b9      	str	r1, [r7, #8]
 800993a:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	2b00      	cmp	r3, #0
 8009940:	d109      	bne.n	8009956 <vTaskPlaceOnUnorderedEventList+0x26>
 8009942:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009946:	f383 8811 	msr	BASEPRI, r3
 800994a:	f3bf 8f6f 	isb	sy
 800994e:	f3bf 8f4f 	dsb	sy
 8009952:	617b      	str	r3, [r7, #20]
 8009954:	e7fe      	b.n	8009954 <vTaskPlaceOnUnorderedEventList+0x24>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8009956:	4b11      	ldr	r3, [pc, #68]	; (800999c <vTaskPlaceOnUnorderedEventList+0x6c>)
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	2b00      	cmp	r3, #0
 800995c:	d109      	bne.n	8009972 <vTaskPlaceOnUnorderedEventList+0x42>
 800995e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009962:	f383 8811 	msr	BASEPRI, r3
 8009966:	f3bf 8f6f 	isb	sy
 800996a:	f3bf 8f4f 	dsb	sy
 800996e:	613b      	str	r3, [r7, #16]
 8009970:	e7fe      	b.n	8009970 <vTaskPlaceOnUnorderedEventList+0x40>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8009972:	4b0b      	ldr	r3, [pc, #44]	; (80099a0 <vTaskPlaceOnUnorderedEventList+0x70>)
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	68ba      	ldr	r2, [r7, #8]
 8009978:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800997c:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800997e:	4b08      	ldr	r3, [pc, #32]	; (80099a0 <vTaskPlaceOnUnorderedEventList+0x70>)
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	3318      	adds	r3, #24
 8009984:	4619      	mov	r1, r3
 8009986:	68f8      	ldr	r0, [r7, #12]
 8009988:	f7fe f84f 	bl	8007a2a <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800998c:	2101      	movs	r1, #1
 800998e:	6878      	ldr	r0, [r7, #4]
 8009990:	f000 fb96 	bl	800a0c0 <prvAddCurrentTaskToDelayedList>
}
 8009994:	bf00      	nop
 8009996:	3718      	adds	r7, #24
 8009998:	46bd      	mov	sp, r7
 800999a:	bd80      	pop	{r7, pc}
 800999c:	200188ac 	.word	0x200188ac
 80099a0:	20018784 	.word	0x20018784

080099a4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80099a4:	b580      	push	{r7, lr}
 80099a6:	b086      	sub	sp, #24
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	60f8      	str	r0, [r7, #12]
 80099ac:	60b9      	str	r1, [r7, #8]
 80099ae:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d109      	bne.n	80099ca <vTaskPlaceOnEventListRestricted+0x26>
 80099b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099ba:	f383 8811 	msr	BASEPRI, r3
 80099be:	f3bf 8f6f 	isb	sy
 80099c2:	f3bf 8f4f 	dsb	sy
 80099c6:	617b      	str	r3, [r7, #20]
 80099c8:	e7fe      	b.n	80099c8 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80099ca:	4b0a      	ldr	r3, [pc, #40]	; (80099f4 <vTaskPlaceOnEventListRestricted+0x50>)
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	3318      	adds	r3, #24
 80099d0:	4619      	mov	r1, r3
 80099d2:	68f8      	ldr	r0, [r7, #12]
 80099d4:	f7fe f829 	bl	8007a2a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d002      	beq.n	80099e4 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 80099de:	f04f 33ff 	mov.w	r3, #4294967295
 80099e2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80099e4:	6879      	ldr	r1, [r7, #4]
 80099e6:	68b8      	ldr	r0, [r7, #8]
 80099e8:	f000 fb6a 	bl	800a0c0 <prvAddCurrentTaskToDelayedList>
	}
 80099ec:	bf00      	nop
 80099ee:	3718      	adds	r7, #24
 80099f0:	46bd      	mov	sp, r7
 80099f2:	bd80      	pop	{r7, pc}
 80099f4:	20018784 	.word	0x20018784

080099f8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80099f8:	b580      	push	{r7, lr}
 80099fa:	b086      	sub	sp, #24
 80099fc:	af00      	add	r7, sp, #0
 80099fe:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	68db      	ldr	r3, [r3, #12]
 8009a04:	68db      	ldr	r3, [r3, #12]
 8009a06:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009a08:	693b      	ldr	r3, [r7, #16]
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d109      	bne.n	8009a22 <xTaskRemoveFromEventList+0x2a>
 8009a0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a12:	f383 8811 	msr	BASEPRI, r3
 8009a16:	f3bf 8f6f 	isb	sy
 8009a1a:	f3bf 8f4f 	dsb	sy
 8009a1e:	60fb      	str	r3, [r7, #12]
 8009a20:	e7fe      	b.n	8009a20 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009a22:	693b      	ldr	r3, [r7, #16]
 8009a24:	3318      	adds	r3, #24
 8009a26:	4618      	mov	r0, r3
 8009a28:	f7fe f85c 	bl	8007ae4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009a2c:	4b1d      	ldr	r3, [pc, #116]	; (8009aa4 <xTaskRemoveFromEventList+0xac>)
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d11c      	bne.n	8009a6e <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009a34:	693b      	ldr	r3, [r7, #16]
 8009a36:	3304      	adds	r3, #4
 8009a38:	4618      	mov	r0, r3
 8009a3a:	f7fe f853 	bl	8007ae4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009a3e:	693b      	ldr	r3, [r7, #16]
 8009a40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a42:	2201      	movs	r2, #1
 8009a44:	409a      	lsls	r2, r3
 8009a46:	4b18      	ldr	r3, [pc, #96]	; (8009aa8 <xTaskRemoveFromEventList+0xb0>)
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	4313      	orrs	r3, r2
 8009a4c:	4a16      	ldr	r2, [pc, #88]	; (8009aa8 <xTaskRemoveFromEventList+0xb0>)
 8009a4e:	6013      	str	r3, [r2, #0]
 8009a50:	693b      	ldr	r3, [r7, #16]
 8009a52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a54:	4613      	mov	r3, r2
 8009a56:	009b      	lsls	r3, r3, #2
 8009a58:	4413      	add	r3, r2
 8009a5a:	009b      	lsls	r3, r3, #2
 8009a5c:	4a13      	ldr	r2, [pc, #76]	; (8009aac <xTaskRemoveFromEventList+0xb4>)
 8009a5e:	441a      	add	r2, r3
 8009a60:	693b      	ldr	r3, [r7, #16]
 8009a62:	3304      	adds	r3, #4
 8009a64:	4619      	mov	r1, r3
 8009a66:	4610      	mov	r0, r2
 8009a68:	f7fd ffdf 	bl	8007a2a <vListInsertEnd>
 8009a6c:	e005      	b.n	8009a7a <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009a6e:	693b      	ldr	r3, [r7, #16]
 8009a70:	3318      	adds	r3, #24
 8009a72:	4619      	mov	r1, r3
 8009a74:	480e      	ldr	r0, [pc, #56]	; (8009ab0 <xTaskRemoveFromEventList+0xb8>)
 8009a76:	f7fd ffd8 	bl	8007a2a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009a7a:	693b      	ldr	r3, [r7, #16]
 8009a7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a7e:	4b0d      	ldr	r3, [pc, #52]	; (8009ab4 <xTaskRemoveFromEventList+0xbc>)
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a84:	429a      	cmp	r2, r3
 8009a86:	d905      	bls.n	8009a94 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009a88:	2301      	movs	r3, #1
 8009a8a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009a8c:	4b0a      	ldr	r3, [pc, #40]	; (8009ab8 <xTaskRemoveFromEventList+0xc0>)
 8009a8e:	2201      	movs	r2, #1
 8009a90:	601a      	str	r2, [r3, #0]
 8009a92:	e001      	b.n	8009a98 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 8009a94:	2300      	movs	r3, #0
 8009a96:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8009a98:	697b      	ldr	r3, [r7, #20]
}
 8009a9a:	4618      	mov	r0, r3
 8009a9c:	3718      	adds	r7, #24
 8009a9e:	46bd      	mov	sp, r7
 8009aa0:	bd80      	pop	{r7, pc}
 8009aa2:	bf00      	nop
 8009aa4:	200188ac 	.word	0x200188ac
 8009aa8:	2001888c 	.word	0x2001888c
 8009aac:	20018788 	.word	0x20018788
 8009ab0:	20018844 	.word	0x20018844
 8009ab4:	20018784 	.word	0x20018784
 8009ab8:	20018898 	.word	0x20018898

08009abc <xTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8009abc:	b580      	push	{r7, lr}
 8009abe:	b086      	sub	sp, #24
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	6078      	str	r0, [r7, #4]
 8009ac4:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;
BaseType_t xReturn;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8009ac6:	4b2b      	ldr	r3, [pc, #172]	; (8009b74 <xTaskRemoveFromUnorderedEventList+0xb8>)
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d109      	bne.n	8009ae2 <xTaskRemoveFromUnorderedEventList+0x26>
 8009ace:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ad2:	f383 8811 	msr	BASEPRI, r3
 8009ad6:	f3bf 8f6f 	isb	sy
 8009ada:	f3bf 8f4f 	dsb	sy
 8009ade:	60fb      	str	r3, [r7, #12]
 8009ae0:	e7fe      	b.n	8009ae0 <xTaskRemoveFromUnorderedEventList+0x24>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8009ae2:	683b      	ldr	r3, [r7, #0]
 8009ae4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	68db      	ldr	r3, [r3, #12]
 8009af0:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009af2:	693b      	ldr	r3, [r7, #16]
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d109      	bne.n	8009b0c <xTaskRemoveFromUnorderedEventList+0x50>
 8009af8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009afc:	f383 8811 	msr	BASEPRI, r3
 8009b00:	f3bf 8f6f 	isb	sy
 8009b04:	f3bf 8f4f 	dsb	sy
 8009b08:	60bb      	str	r3, [r7, #8]
 8009b0a:	e7fe      	b.n	8009b0a <xTaskRemoveFromUnorderedEventList+0x4e>
	( void ) uxListRemove( pxEventListItem );
 8009b0c:	6878      	ldr	r0, [r7, #4]
 8009b0e:	f7fd ffe9 	bl	8007ae4 <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009b12:	693b      	ldr	r3, [r7, #16]
 8009b14:	3304      	adds	r3, #4
 8009b16:	4618      	mov	r0, r3
 8009b18:	f7fd ffe4 	bl	8007ae4 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8009b1c:	693b      	ldr	r3, [r7, #16]
 8009b1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b20:	2201      	movs	r2, #1
 8009b22:	409a      	lsls	r2, r3
 8009b24:	4b14      	ldr	r3, [pc, #80]	; (8009b78 <xTaskRemoveFromUnorderedEventList+0xbc>)
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	4313      	orrs	r3, r2
 8009b2a:	4a13      	ldr	r2, [pc, #76]	; (8009b78 <xTaskRemoveFromUnorderedEventList+0xbc>)
 8009b2c:	6013      	str	r3, [r2, #0]
 8009b2e:	693b      	ldr	r3, [r7, #16]
 8009b30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b32:	4613      	mov	r3, r2
 8009b34:	009b      	lsls	r3, r3, #2
 8009b36:	4413      	add	r3, r2
 8009b38:	009b      	lsls	r3, r3, #2
 8009b3a:	4a10      	ldr	r2, [pc, #64]	; (8009b7c <xTaskRemoveFromUnorderedEventList+0xc0>)
 8009b3c:	441a      	add	r2, r3
 8009b3e:	693b      	ldr	r3, [r7, #16]
 8009b40:	3304      	adds	r3, #4
 8009b42:	4619      	mov	r1, r3
 8009b44:	4610      	mov	r0, r2
 8009b46:	f7fd ff70 	bl	8007a2a <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009b4a:	693b      	ldr	r3, [r7, #16]
 8009b4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b4e:	4b0c      	ldr	r3, [pc, #48]	; (8009b80 <xTaskRemoveFromUnorderedEventList+0xc4>)
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b54:	429a      	cmp	r2, r3
 8009b56:	d905      	bls.n	8009b64 <xTaskRemoveFromUnorderedEventList+0xa8>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
 8009b58:	2301      	movs	r3, #1
 8009b5a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009b5c:	4b09      	ldr	r3, [pc, #36]	; (8009b84 <xTaskRemoveFromUnorderedEventList+0xc8>)
 8009b5e:	2201      	movs	r2, #1
 8009b60:	601a      	str	r2, [r3, #0]
 8009b62:	e001      	b.n	8009b68 <xTaskRemoveFromUnorderedEventList+0xac>
	}
	else
	{
		xReturn = pdFALSE;
 8009b64:	2300      	movs	r3, #0
 8009b66:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009b68:	697b      	ldr	r3, [r7, #20]
}
 8009b6a:	4618      	mov	r0, r3
 8009b6c:	3718      	adds	r7, #24
 8009b6e:	46bd      	mov	sp, r7
 8009b70:	bd80      	pop	{r7, pc}
 8009b72:	bf00      	nop
 8009b74:	200188ac 	.word	0x200188ac
 8009b78:	2001888c 	.word	0x2001888c
 8009b7c:	20018788 	.word	0x20018788
 8009b80:	20018784 	.word	0x20018784
 8009b84:	20018898 	.word	0x20018898

08009b88 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009b88:	b480      	push	{r7}
 8009b8a:	b085      	sub	sp, #20
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d109      	bne.n	8009baa <vTaskSetTimeOutState+0x22>
 8009b96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b9a:	f383 8811 	msr	BASEPRI, r3
 8009b9e:	f3bf 8f6f 	isb	sy
 8009ba2:	f3bf 8f4f 	dsb	sy
 8009ba6:	60fb      	str	r3, [r7, #12]
 8009ba8:	e7fe      	b.n	8009ba8 <vTaskSetTimeOutState+0x20>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009baa:	4b07      	ldr	r3, [pc, #28]	; (8009bc8 <vTaskSetTimeOutState+0x40>)
 8009bac:	681a      	ldr	r2, [r3, #0]
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009bb2:	4b06      	ldr	r3, [pc, #24]	; (8009bcc <vTaskSetTimeOutState+0x44>)
 8009bb4:	681a      	ldr	r2, [r3, #0]
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	605a      	str	r2, [r3, #4]
}
 8009bba:	bf00      	nop
 8009bbc:	3714      	adds	r7, #20
 8009bbe:	46bd      	mov	sp, r7
 8009bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc4:	4770      	bx	lr
 8009bc6:	bf00      	nop
 8009bc8:	2001889c 	.word	0x2001889c
 8009bcc:	20018888 	.word	0x20018888

08009bd0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009bd0:	b580      	push	{r7, lr}
 8009bd2:	b086      	sub	sp, #24
 8009bd4:	af00      	add	r7, sp, #0
 8009bd6:	6078      	str	r0, [r7, #4]
 8009bd8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d109      	bne.n	8009bf4 <xTaskCheckForTimeOut+0x24>
 8009be0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009be4:	f383 8811 	msr	BASEPRI, r3
 8009be8:	f3bf 8f6f 	isb	sy
 8009bec:	f3bf 8f4f 	dsb	sy
 8009bf0:	60fb      	str	r3, [r7, #12]
 8009bf2:	e7fe      	b.n	8009bf2 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8009bf4:	683b      	ldr	r3, [r7, #0]
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d109      	bne.n	8009c0e <xTaskCheckForTimeOut+0x3e>
 8009bfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bfe:	f383 8811 	msr	BASEPRI, r3
 8009c02:	f3bf 8f6f 	isb	sy
 8009c06:	f3bf 8f4f 	dsb	sy
 8009c0a:	60bb      	str	r3, [r7, #8]
 8009c0c:	e7fe      	b.n	8009c0c <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8009c0e:	f7fe f897 	bl	8007d40 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009c12:	4b1c      	ldr	r3, [pc, #112]	; (8009c84 <xTaskCheckForTimeOut+0xb4>)
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	613b      	str	r3, [r7, #16]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009c18:	683b      	ldr	r3, [r7, #0]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c20:	d102      	bne.n	8009c28 <xTaskCheckForTimeOut+0x58>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009c22:	2300      	movs	r3, #0
 8009c24:	617b      	str	r3, [r7, #20]
 8009c26:	e026      	b.n	8009c76 <xTaskCheckForTimeOut+0xa6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681a      	ldr	r2, [r3, #0]
 8009c2c:	4b16      	ldr	r3, [pc, #88]	; (8009c88 <xTaskCheckForTimeOut+0xb8>)
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	429a      	cmp	r2, r3
 8009c32:	d007      	beq.n	8009c44 <xTaskCheckForTimeOut+0x74>
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	685a      	ldr	r2, [r3, #4]
 8009c38:	693b      	ldr	r3, [r7, #16]
 8009c3a:	429a      	cmp	r2, r3
 8009c3c:	d802      	bhi.n	8009c44 <xTaskCheckForTimeOut+0x74>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009c3e:	2301      	movs	r3, #1
 8009c40:	617b      	str	r3, [r7, #20]
 8009c42:	e018      	b.n	8009c76 <xTaskCheckForTimeOut+0xa6>
		}
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	685b      	ldr	r3, [r3, #4]
 8009c48:	693a      	ldr	r2, [r7, #16]
 8009c4a:	1ad2      	subs	r2, r2, r3
 8009c4c:	683b      	ldr	r3, [r7, #0]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	429a      	cmp	r2, r3
 8009c52:	d20e      	bcs.n	8009c72 <xTaskCheckForTimeOut+0xa2>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 8009c54:	683b      	ldr	r3, [r7, #0]
 8009c56:	681a      	ldr	r2, [r3, #0]
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	6859      	ldr	r1, [r3, #4]
 8009c5c:	693b      	ldr	r3, [r7, #16]
 8009c5e:	1acb      	subs	r3, r1, r3
 8009c60:	441a      	add	r2, r3
 8009c62:	683b      	ldr	r3, [r7, #0]
 8009c64:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
 8009c66:	6878      	ldr	r0, [r7, #4]
 8009c68:	f7ff ff8e 	bl	8009b88 <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 8009c6c:	2300      	movs	r3, #0
 8009c6e:	617b      	str	r3, [r7, #20]
 8009c70:	e001      	b.n	8009c76 <xTaskCheckForTimeOut+0xa6>
		}
		else
		{
			xReturn = pdTRUE;
 8009c72:	2301      	movs	r3, #1
 8009c74:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8009c76:	f7fe f891 	bl	8007d9c <vPortExitCritical>

	return xReturn;
 8009c7a:	697b      	ldr	r3, [r7, #20]
}
 8009c7c:	4618      	mov	r0, r3
 8009c7e:	3718      	adds	r7, #24
 8009c80:	46bd      	mov	sp, r7
 8009c82:	bd80      	pop	{r7, pc}
 8009c84:	20018888 	.word	0x20018888
 8009c88:	2001889c 	.word	0x2001889c

08009c8c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009c8c:	b480      	push	{r7}
 8009c8e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009c90:	4b03      	ldr	r3, [pc, #12]	; (8009ca0 <vTaskMissedYield+0x14>)
 8009c92:	2201      	movs	r2, #1
 8009c94:	601a      	str	r2, [r3, #0]
}
 8009c96:	bf00      	nop
 8009c98:	46bd      	mov	sp, r7
 8009c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c9e:	4770      	bx	lr
 8009ca0:	20018898 	.word	0x20018898

08009ca4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009ca4:	b580      	push	{r7, lr}
 8009ca6:	b082      	sub	sp, #8
 8009ca8:	af00      	add	r7, sp, #0
 8009caa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009cac:	f000 f852 	bl	8009d54 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009cb0:	4b06      	ldr	r3, [pc, #24]	; (8009ccc <prvIdleTask+0x28>)
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	2b01      	cmp	r3, #1
 8009cb6:	d9f9      	bls.n	8009cac <prvIdleTask+0x8>
			{
				taskYIELD();
 8009cb8:	4b05      	ldr	r3, [pc, #20]	; (8009cd0 <prvIdleTask+0x2c>)
 8009cba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009cbe:	601a      	str	r2, [r3, #0]
 8009cc0:	f3bf 8f4f 	dsb	sy
 8009cc4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009cc8:	e7f0      	b.n	8009cac <prvIdleTask+0x8>
 8009cca:	bf00      	nop
 8009ccc:	20018788 	.word	0x20018788
 8009cd0:	e000ed04 	.word	0xe000ed04

08009cd4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009cd4:	b580      	push	{r7, lr}
 8009cd6:	b082      	sub	sp, #8
 8009cd8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009cda:	2300      	movs	r3, #0
 8009cdc:	607b      	str	r3, [r7, #4]
 8009cde:	e00c      	b.n	8009cfa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009ce0:	687a      	ldr	r2, [r7, #4]
 8009ce2:	4613      	mov	r3, r2
 8009ce4:	009b      	lsls	r3, r3, #2
 8009ce6:	4413      	add	r3, r2
 8009ce8:	009b      	lsls	r3, r3, #2
 8009cea:	4a12      	ldr	r2, [pc, #72]	; (8009d34 <prvInitialiseTaskLists+0x60>)
 8009cec:	4413      	add	r3, r2
 8009cee:	4618      	mov	r0, r3
 8009cf0:	f7fd fe6e 	bl	80079d0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	3301      	adds	r3, #1
 8009cf8:	607b      	str	r3, [r7, #4]
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	2b06      	cmp	r3, #6
 8009cfe:	d9ef      	bls.n	8009ce0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009d00:	480d      	ldr	r0, [pc, #52]	; (8009d38 <prvInitialiseTaskLists+0x64>)
 8009d02:	f7fd fe65 	bl	80079d0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009d06:	480d      	ldr	r0, [pc, #52]	; (8009d3c <prvInitialiseTaskLists+0x68>)
 8009d08:	f7fd fe62 	bl	80079d0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009d0c:	480c      	ldr	r0, [pc, #48]	; (8009d40 <prvInitialiseTaskLists+0x6c>)
 8009d0e:	f7fd fe5f 	bl	80079d0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009d12:	480c      	ldr	r0, [pc, #48]	; (8009d44 <prvInitialiseTaskLists+0x70>)
 8009d14:	f7fd fe5c 	bl	80079d0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009d18:	480b      	ldr	r0, [pc, #44]	; (8009d48 <prvInitialiseTaskLists+0x74>)
 8009d1a:	f7fd fe59 	bl	80079d0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009d1e:	4b0b      	ldr	r3, [pc, #44]	; (8009d4c <prvInitialiseTaskLists+0x78>)
 8009d20:	4a05      	ldr	r2, [pc, #20]	; (8009d38 <prvInitialiseTaskLists+0x64>)
 8009d22:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009d24:	4b0a      	ldr	r3, [pc, #40]	; (8009d50 <prvInitialiseTaskLists+0x7c>)
 8009d26:	4a05      	ldr	r2, [pc, #20]	; (8009d3c <prvInitialiseTaskLists+0x68>)
 8009d28:	601a      	str	r2, [r3, #0]
}
 8009d2a:	bf00      	nop
 8009d2c:	3708      	adds	r7, #8
 8009d2e:	46bd      	mov	sp, r7
 8009d30:	bd80      	pop	{r7, pc}
 8009d32:	bf00      	nop
 8009d34:	20018788 	.word	0x20018788
 8009d38:	20018814 	.word	0x20018814
 8009d3c:	20018828 	.word	0x20018828
 8009d40:	20018844 	.word	0x20018844
 8009d44:	20018858 	.word	0x20018858
 8009d48:	20018870 	.word	0x20018870
 8009d4c:	2001883c 	.word	0x2001883c
 8009d50:	20018840 	.word	0x20018840

08009d54 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009d54:	b580      	push	{r7, lr}
 8009d56:	b082      	sub	sp, #8
 8009d58:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009d5a:	e028      	b.n	8009dae <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 8009d5c:	f7ff fbf4 	bl	8009548 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8009d60:	4b17      	ldr	r3, [pc, #92]	; (8009dc0 <prvCheckTasksWaitingTermination+0x6c>)
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	bf0c      	ite	eq
 8009d68:	2301      	moveq	r3, #1
 8009d6a:	2300      	movne	r3, #0
 8009d6c:	b2db      	uxtb	r3, r3
 8009d6e:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 8009d70:	f7ff fbf8 	bl	8009564 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d119      	bne.n	8009dae <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 8009d7a:	f7fd ffe1 	bl	8007d40 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8009d7e:	4b10      	ldr	r3, [pc, #64]	; (8009dc0 <prvCheckTasksWaitingTermination+0x6c>)
 8009d80:	68db      	ldr	r3, [r3, #12]
 8009d82:	68db      	ldr	r3, [r3, #12]
 8009d84:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009d86:	683b      	ldr	r3, [r7, #0]
 8009d88:	3304      	adds	r3, #4
 8009d8a:	4618      	mov	r0, r3
 8009d8c:	f7fd feaa 	bl	8007ae4 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8009d90:	4b0c      	ldr	r3, [pc, #48]	; (8009dc4 <prvCheckTasksWaitingTermination+0x70>)
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	3b01      	subs	r3, #1
 8009d96:	4a0b      	ldr	r2, [pc, #44]	; (8009dc4 <prvCheckTasksWaitingTermination+0x70>)
 8009d98:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 8009d9a:	4b0b      	ldr	r3, [pc, #44]	; (8009dc8 <prvCheckTasksWaitingTermination+0x74>)
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	3b01      	subs	r3, #1
 8009da0:	4a09      	ldr	r2, [pc, #36]	; (8009dc8 <prvCheckTasksWaitingTermination+0x74>)
 8009da2:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
 8009da4:	f7fd fffa 	bl	8007d9c <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 8009da8:	6838      	ldr	r0, [r7, #0]
 8009daa:	f000 f80f 	bl	8009dcc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009dae:	4b06      	ldr	r3, [pc, #24]	; (8009dc8 <prvCheckTasksWaitingTermination+0x74>)
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d1d2      	bne.n	8009d5c <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009db6:	bf00      	nop
 8009db8:	3708      	adds	r7, #8
 8009dba:	46bd      	mov	sp, r7
 8009dbc:	bd80      	pop	{r7, pc}
 8009dbe:	bf00      	nop
 8009dc0:	20018858 	.word	0x20018858
 8009dc4:	20018884 	.word	0x20018884
 8009dc8:	2001886c 	.word	0x2001886c

08009dcc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009dcc:	b580      	push	{r7, lr}
 8009dce:	b082      	sub	sp, #8
 8009dd0:	af00      	add	r7, sp, #0
 8009dd2:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009dd8:	4618      	mov	r0, r3
 8009dda:	f7fe f983 	bl	80080e4 <vPortFree>
			vPortFree( pxTCB );
 8009dde:	6878      	ldr	r0, [r7, #4]
 8009de0:	f7fe f980 	bl	80080e4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	)
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009de4:	bf00      	nop
 8009de6:	3708      	adds	r7, #8
 8009de8:	46bd      	mov	sp, r7
 8009dea:	bd80      	pop	{r7, pc}

08009dec <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009dec:	b480      	push	{r7}
 8009dee:	b083      	sub	sp, #12
 8009df0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009df2:	4b0f      	ldr	r3, [pc, #60]	; (8009e30 <prvResetNextTaskUnblockTime+0x44>)
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d101      	bne.n	8009e00 <prvResetNextTaskUnblockTime+0x14>
 8009dfc:	2301      	movs	r3, #1
 8009dfe:	e000      	b.n	8009e02 <prvResetNextTaskUnblockTime+0x16>
 8009e00:	2300      	movs	r3, #0
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d004      	beq.n	8009e10 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009e06:	4b0b      	ldr	r3, [pc, #44]	; (8009e34 <prvResetNextTaskUnblockTime+0x48>)
 8009e08:	f04f 32ff 	mov.w	r2, #4294967295
 8009e0c:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009e0e:	e008      	b.n	8009e22 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8009e10:	4b07      	ldr	r3, [pc, #28]	; (8009e30 <prvResetNextTaskUnblockTime+0x44>)
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	68db      	ldr	r3, [r3, #12]
 8009e16:	68db      	ldr	r3, [r3, #12]
 8009e18:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	685b      	ldr	r3, [r3, #4]
 8009e1e:	4a05      	ldr	r2, [pc, #20]	; (8009e34 <prvResetNextTaskUnblockTime+0x48>)
 8009e20:	6013      	str	r3, [r2, #0]
}
 8009e22:	bf00      	nop
 8009e24:	370c      	adds	r7, #12
 8009e26:	46bd      	mov	sp, r7
 8009e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e2c:	4770      	bx	lr
 8009e2e:	bf00      	nop
 8009e30:	2001883c 	.word	0x2001883c
 8009e34:	200188a4 	.word	0x200188a4

08009e38 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009e38:	b480      	push	{r7}
 8009e3a:	b083      	sub	sp, #12
 8009e3c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009e3e:	4b0b      	ldr	r3, [pc, #44]	; (8009e6c <xTaskGetSchedulerState+0x34>)
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d102      	bne.n	8009e4c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009e46:	2301      	movs	r3, #1
 8009e48:	607b      	str	r3, [r7, #4]
 8009e4a:	e008      	b.n	8009e5e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009e4c:	4b08      	ldr	r3, [pc, #32]	; (8009e70 <xTaskGetSchedulerState+0x38>)
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d102      	bne.n	8009e5a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009e54:	2302      	movs	r3, #2
 8009e56:	607b      	str	r3, [r7, #4]
 8009e58:	e001      	b.n	8009e5e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009e5a:	2300      	movs	r3, #0
 8009e5c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009e5e:	687b      	ldr	r3, [r7, #4]
	}
 8009e60:	4618      	mov	r0, r3
 8009e62:	370c      	adds	r7, #12
 8009e64:	46bd      	mov	sp, r7
 8009e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e6a:	4770      	bx	lr
 8009e6c:	20018890 	.word	0x20018890
 8009e70:	200188ac 	.word	0x200188ac

08009e74 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009e74:	b580      	push	{r7, lr}
 8009e76:	b084      	sub	sp, #16
 8009e78:	af00      	add	r7, sp, #0
 8009e7a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d062      	beq.n	8009f4c <vTaskPriorityInherit+0xd8>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e8a:	4b32      	ldr	r3, [pc, #200]	; (8009f54 <vTaskPriorityInherit+0xe0>)
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e90:	429a      	cmp	r2, r3
 8009e92:	d25b      	bcs.n	8009f4c <vTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	699b      	ldr	r3, [r3, #24]
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	db06      	blt.n	8009eaa <vTaskPriorityInherit+0x36>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009e9c:	4b2d      	ldr	r3, [pc, #180]	; (8009f54 <vTaskPriorityInherit+0xe0>)
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ea2:	f1c3 0207 	rsb	r2, r3, #7
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	6959      	ldr	r1, [r3, #20]
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009eb2:	4613      	mov	r3, r2
 8009eb4:	009b      	lsls	r3, r3, #2
 8009eb6:	4413      	add	r3, r2
 8009eb8:	009b      	lsls	r3, r3, #2
 8009eba:	4a27      	ldr	r2, [pc, #156]	; (8009f58 <vTaskPriorityInherit+0xe4>)
 8009ebc:	4413      	add	r3, r2
 8009ebe:	4299      	cmp	r1, r3
 8009ec0:	d101      	bne.n	8009ec6 <vTaskPriorityInherit+0x52>
 8009ec2:	2301      	movs	r3, #1
 8009ec4:	e000      	b.n	8009ec8 <vTaskPriorityInherit+0x54>
 8009ec6:	2300      	movs	r3, #0
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d03a      	beq.n	8009f42 <vTaskPriorityInherit+0xce>
				{
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	3304      	adds	r3, #4
 8009ed0:	4618      	mov	r0, r3
 8009ed2:	f7fd fe07 	bl	8007ae4 <uxListRemove>
 8009ed6:	4603      	mov	r3, r0
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d115      	bne.n	8009f08 <vTaskPriorityInherit+0x94>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ee0:	491d      	ldr	r1, [pc, #116]	; (8009f58 <vTaskPriorityInherit+0xe4>)
 8009ee2:	4613      	mov	r3, r2
 8009ee4:	009b      	lsls	r3, r3, #2
 8009ee6:	4413      	add	r3, r2
 8009ee8:	009b      	lsls	r3, r3, #2
 8009eea:	440b      	add	r3, r1
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d10a      	bne.n	8009f08 <vTaskPriorityInherit+0x94>
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ef6:	2201      	movs	r2, #1
 8009ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8009efc:	43da      	mvns	r2, r3
 8009efe:	4b17      	ldr	r3, [pc, #92]	; (8009f5c <vTaskPriorityInherit+0xe8>)
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	4013      	ands	r3, r2
 8009f04:	4a15      	ldr	r2, [pc, #84]	; (8009f5c <vTaskPriorityInherit+0xe8>)
 8009f06:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009f08:	4b12      	ldr	r3, [pc, #72]	; (8009f54 <vTaskPriorityInherit+0xe0>)
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f16:	2201      	movs	r2, #1
 8009f18:	409a      	lsls	r2, r3
 8009f1a:	4b10      	ldr	r3, [pc, #64]	; (8009f5c <vTaskPriorityInherit+0xe8>)
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	4313      	orrs	r3, r2
 8009f20:	4a0e      	ldr	r2, [pc, #56]	; (8009f5c <vTaskPriorityInherit+0xe8>)
 8009f22:	6013      	str	r3, [r2, #0]
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f28:	4613      	mov	r3, r2
 8009f2a:	009b      	lsls	r3, r3, #2
 8009f2c:	4413      	add	r3, r2
 8009f2e:	009b      	lsls	r3, r3, #2
 8009f30:	4a09      	ldr	r2, [pc, #36]	; (8009f58 <vTaskPriorityInherit+0xe4>)
 8009f32:	441a      	add	r2, r3
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	3304      	adds	r3, #4
 8009f38:	4619      	mov	r1, r3
 8009f3a:	4610      	mov	r0, r2
 8009f3c:	f7fd fd75 	bl	8007a2a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009f40:	e004      	b.n	8009f4c <vTaskPriorityInherit+0xd8>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009f42:	4b04      	ldr	r3, [pc, #16]	; (8009f54 <vTaskPriorityInherit+0xe0>)
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	62da      	str	r2, [r3, #44]	; 0x2c
	}
 8009f4c:	bf00      	nop
 8009f4e:	3710      	adds	r7, #16
 8009f50:	46bd      	mov	sp, r7
 8009f52:	bd80      	pop	{r7, pc}
 8009f54:	20018784 	.word	0x20018784
 8009f58:	20018788 	.word	0x20018788
 8009f5c:	2001888c 	.word	0x2001888c

08009f60 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009f60:	b580      	push	{r7, lr}
 8009f62:	b086      	sub	sp, #24
 8009f64:	af00      	add	r7, sp, #0
 8009f66:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009f6c:	2300      	movs	r3, #0
 8009f6e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d06c      	beq.n	800a050 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009f76:	4b39      	ldr	r3, [pc, #228]	; (800a05c <xTaskPriorityDisinherit+0xfc>)
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	693a      	ldr	r2, [r7, #16]
 8009f7c:	429a      	cmp	r2, r3
 8009f7e:	d009      	beq.n	8009f94 <xTaskPriorityDisinherit+0x34>
 8009f80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f84:	f383 8811 	msr	BASEPRI, r3
 8009f88:	f3bf 8f6f 	isb	sy
 8009f8c:	f3bf 8f4f 	dsb	sy
 8009f90:	60fb      	str	r3, [r7, #12]
 8009f92:	e7fe      	b.n	8009f92 <xTaskPriorityDisinherit+0x32>

			configASSERT( pxTCB->uxMutexesHeld );
 8009f94:	693b      	ldr	r3, [r7, #16]
 8009f96:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d109      	bne.n	8009fb0 <xTaskPriorityDisinherit+0x50>
 8009f9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fa0:	f383 8811 	msr	BASEPRI, r3
 8009fa4:	f3bf 8f6f 	isb	sy
 8009fa8:	f3bf 8f4f 	dsb	sy
 8009fac:	60bb      	str	r3, [r7, #8]
 8009fae:	e7fe      	b.n	8009fae <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8009fb0:	693b      	ldr	r3, [r7, #16]
 8009fb2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009fb4:	1e5a      	subs	r2, r3, #1
 8009fb6:	693b      	ldr	r3, [r7, #16]
 8009fb8:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009fba:	693b      	ldr	r3, [r7, #16]
 8009fbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009fbe:	693b      	ldr	r3, [r7, #16]
 8009fc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009fc2:	429a      	cmp	r2, r3
 8009fc4:	d044      	beq.n	800a050 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009fc6:	693b      	ldr	r3, [r7, #16]
 8009fc8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d140      	bne.n	800a050 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009fce:	693b      	ldr	r3, [r7, #16]
 8009fd0:	3304      	adds	r3, #4
 8009fd2:	4618      	mov	r0, r3
 8009fd4:	f7fd fd86 	bl	8007ae4 <uxListRemove>
 8009fd8:	4603      	mov	r3, r0
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d115      	bne.n	800a00a <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8009fde:	693b      	ldr	r3, [r7, #16]
 8009fe0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009fe2:	491f      	ldr	r1, [pc, #124]	; (800a060 <xTaskPriorityDisinherit+0x100>)
 8009fe4:	4613      	mov	r3, r2
 8009fe6:	009b      	lsls	r3, r3, #2
 8009fe8:	4413      	add	r3, r2
 8009fea:	009b      	lsls	r3, r3, #2
 8009fec:	440b      	add	r3, r1
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d10a      	bne.n	800a00a <xTaskPriorityDisinherit+0xaa>
 8009ff4:	693b      	ldr	r3, [r7, #16]
 8009ff6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ff8:	2201      	movs	r2, #1
 8009ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8009ffe:	43da      	mvns	r2, r3
 800a000:	4b18      	ldr	r3, [pc, #96]	; (800a064 <xTaskPriorityDisinherit+0x104>)
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	4013      	ands	r3, r2
 800a006:	4a17      	ldr	r2, [pc, #92]	; (800a064 <xTaskPriorityDisinherit+0x104>)
 800a008:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a00a:	693b      	ldr	r3, [r7, #16]
 800a00c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a00e:	693b      	ldr	r3, [r7, #16]
 800a010:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a012:	693b      	ldr	r3, [r7, #16]
 800a014:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a016:	f1c3 0207 	rsb	r2, r3, #7
 800a01a:	693b      	ldr	r3, [r7, #16]
 800a01c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a01e:	693b      	ldr	r3, [r7, #16]
 800a020:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a022:	2201      	movs	r2, #1
 800a024:	409a      	lsls	r2, r3
 800a026:	4b0f      	ldr	r3, [pc, #60]	; (800a064 <xTaskPriorityDisinherit+0x104>)
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	4313      	orrs	r3, r2
 800a02c:	4a0d      	ldr	r2, [pc, #52]	; (800a064 <xTaskPriorityDisinherit+0x104>)
 800a02e:	6013      	str	r3, [r2, #0]
 800a030:	693b      	ldr	r3, [r7, #16]
 800a032:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a034:	4613      	mov	r3, r2
 800a036:	009b      	lsls	r3, r3, #2
 800a038:	4413      	add	r3, r2
 800a03a:	009b      	lsls	r3, r3, #2
 800a03c:	4a08      	ldr	r2, [pc, #32]	; (800a060 <xTaskPriorityDisinherit+0x100>)
 800a03e:	441a      	add	r2, r3
 800a040:	693b      	ldr	r3, [r7, #16]
 800a042:	3304      	adds	r3, #4
 800a044:	4619      	mov	r1, r3
 800a046:	4610      	mov	r0, r2
 800a048:	f7fd fcef 	bl	8007a2a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a04c:	2301      	movs	r3, #1
 800a04e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a050:	697b      	ldr	r3, [r7, #20]
	}
 800a052:	4618      	mov	r0, r3
 800a054:	3718      	adds	r7, #24
 800a056:	46bd      	mov	sp, r7
 800a058:	bd80      	pop	{r7, pc}
 800a05a:	bf00      	nop
 800a05c:	20018784 	.word	0x20018784
 800a060:	20018788 	.word	0x20018788
 800a064:	2001888c 	.word	0x2001888c

0800a068 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 800a068:	b480      	push	{r7}
 800a06a:	b083      	sub	sp, #12
 800a06c:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 800a06e:	4b09      	ldr	r3, [pc, #36]	; (800a094 <uxTaskResetEventItemValue+0x2c>)
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	699b      	ldr	r3, [r3, #24]
 800a074:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a076:	4b07      	ldr	r3, [pc, #28]	; (800a094 <uxTaskResetEventItemValue+0x2c>)
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	4a06      	ldr	r2, [pc, #24]	; (800a094 <uxTaskResetEventItemValue+0x2c>)
 800a07c:	6812      	ldr	r2, [r2, #0]
 800a07e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800a080:	f1c2 0207 	rsb	r2, r2, #7
 800a084:	619a      	str	r2, [r3, #24]

	return uxReturn;
 800a086:	687b      	ldr	r3, [r7, #4]
}
 800a088:	4618      	mov	r0, r3
 800a08a:	370c      	adds	r7, #12
 800a08c:	46bd      	mov	sp, r7
 800a08e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a092:	4770      	bx	lr
 800a094:	20018784 	.word	0x20018784

0800a098 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 800a098:	b480      	push	{r7}
 800a09a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800a09c:	4b07      	ldr	r3, [pc, #28]	; (800a0bc <pvTaskIncrementMutexHeldCount+0x24>)
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d004      	beq.n	800a0ae <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800a0a4:	4b05      	ldr	r3, [pc, #20]	; (800a0bc <pvTaskIncrementMutexHeldCount+0x24>)
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a0aa:	3201      	adds	r2, #1
 800a0ac:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800a0ae:	4b03      	ldr	r3, [pc, #12]	; (800a0bc <pvTaskIncrementMutexHeldCount+0x24>)
 800a0b0:	681b      	ldr	r3, [r3, #0]
	}
 800a0b2:	4618      	mov	r0, r3
 800a0b4:	46bd      	mov	sp, r7
 800a0b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ba:	4770      	bx	lr
 800a0bc:	20018784 	.word	0x20018784

0800a0c0 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a0c0:	b580      	push	{r7, lr}
 800a0c2:	b084      	sub	sp, #16
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	6078      	str	r0, [r7, #4]
 800a0c8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a0ca:	4b29      	ldr	r3, [pc, #164]	; (800a170 <prvAddCurrentTaskToDelayedList+0xb0>)
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a0d0:	4b28      	ldr	r3, [pc, #160]	; (800a174 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	3304      	adds	r3, #4
 800a0d6:	4618      	mov	r0, r3
 800a0d8:	f7fd fd04 	bl	8007ae4 <uxListRemove>
 800a0dc:	4603      	mov	r3, r0
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d10b      	bne.n	800a0fa <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800a0e2:	4b24      	ldr	r3, [pc, #144]	; (800a174 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a0e8:	2201      	movs	r2, #1
 800a0ea:	fa02 f303 	lsl.w	r3, r2, r3
 800a0ee:	43da      	mvns	r2, r3
 800a0f0:	4b21      	ldr	r3, [pc, #132]	; (800a178 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	4013      	ands	r3, r2
 800a0f6:	4a20      	ldr	r2, [pc, #128]	; (800a178 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a0f8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a100:	d10a      	bne.n	800a118 <prvAddCurrentTaskToDelayedList+0x58>
 800a102:	683b      	ldr	r3, [r7, #0]
 800a104:	2b00      	cmp	r3, #0
 800a106:	d007      	beq.n	800a118 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a108:	4b1a      	ldr	r3, [pc, #104]	; (800a174 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	3304      	adds	r3, #4
 800a10e:	4619      	mov	r1, r3
 800a110:	481a      	ldr	r0, [pc, #104]	; (800a17c <prvAddCurrentTaskToDelayedList+0xbc>)
 800a112:	f7fd fc8a 	bl	8007a2a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a116:	e026      	b.n	800a166 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a118:	68fa      	ldr	r2, [r7, #12]
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	4413      	add	r3, r2
 800a11e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a120:	4b14      	ldr	r3, [pc, #80]	; (800a174 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	68ba      	ldr	r2, [r7, #8]
 800a126:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a128:	68ba      	ldr	r2, [r7, #8]
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	429a      	cmp	r2, r3
 800a12e:	d209      	bcs.n	800a144 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a130:	4b13      	ldr	r3, [pc, #76]	; (800a180 <prvAddCurrentTaskToDelayedList+0xc0>)
 800a132:	681a      	ldr	r2, [r3, #0]
 800a134:	4b0f      	ldr	r3, [pc, #60]	; (800a174 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	3304      	adds	r3, #4
 800a13a:	4619      	mov	r1, r3
 800a13c:	4610      	mov	r0, r2
 800a13e:	f7fd fc98 	bl	8007a72 <vListInsert>
}
 800a142:	e010      	b.n	800a166 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a144:	4b0f      	ldr	r3, [pc, #60]	; (800a184 <prvAddCurrentTaskToDelayedList+0xc4>)
 800a146:	681a      	ldr	r2, [r3, #0]
 800a148:	4b0a      	ldr	r3, [pc, #40]	; (800a174 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	3304      	adds	r3, #4
 800a14e:	4619      	mov	r1, r3
 800a150:	4610      	mov	r0, r2
 800a152:	f7fd fc8e 	bl	8007a72 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a156:	4b0c      	ldr	r3, [pc, #48]	; (800a188 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	68ba      	ldr	r2, [r7, #8]
 800a15c:	429a      	cmp	r2, r3
 800a15e:	d202      	bcs.n	800a166 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800a160:	4a09      	ldr	r2, [pc, #36]	; (800a188 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a162:	68bb      	ldr	r3, [r7, #8]
 800a164:	6013      	str	r3, [r2, #0]
}
 800a166:	bf00      	nop
 800a168:	3710      	adds	r7, #16
 800a16a:	46bd      	mov	sp, r7
 800a16c:	bd80      	pop	{r7, pc}
 800a16e:	bf00      	nop
 800a170:	20018888 	.word	0x20018888
 800a174:	20018784 	.word	0x20018784
 800a178:	2001888c 	.word	0x2001888c
 800a17c:	20018870 	.word	0x20018870
 800a180:	20018840 	.word	0x20018840
 800a184:	2001883c 	.word	0x2001883c
 800a188:	200188a4 	.word	0x200188a4

0800a18c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ); /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a18c:	b580      	push	{r7, lr}
 800a18e:	b084      	sub	sp, #16
 800a190:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
 800a192:	2300      	movs	r3, #0
 800a194:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a196:	f000 faf5 	bl	800a784 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a19a:	4b11      	ldr	r3, [pc, #68]	; (800a1e0 <xTimerCreateTimerTask+0x54>)
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d00b      	beq.n	800a1ba <xTimerCreateTimerTask+0x2e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
 800a1a2:	4b10      	ldr	r3, [pc, #64]	; (800a1e4 <xTimerCreateTimerTask+0x58>)
 800a1a4:	9301      	str	r3, [sp, #4]
 800a1a6:	2302      	movs	r3, #2
 800a1a8:	9300      	str	r3, [sp, #0]
 800a1aa:	2300      	movs	r3, #0
 800a1ac:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a1b0:	490d      	ldr	r1, [pc, #52]	; (800a1e8 <xTimerCreateTimerTask+0x5c>)
 800a1b2:	480e      	ldr	r0, [pc, #56]	; (800a1ec <xTimerCreateTimerTask+0x60>)
 800a1b4:	f7fe fe02 	bl	8008dbc <xTaskCreate>
 800a1b8:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d109      	bne.n	800a1d4 <xTimerCreateTimerTask+0x48>
 800a1c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1c4:	f383 8811 	msr	BASEPRI, r3
 800a1c8:	f3bf 8f6f 	isb	sy
 800a1cc:	f3bf 8f4f 	dsb	sy
 800a1d0:	603b      	str	r3, [r7, #0]
 800a1d2:	e7fe      	b.n	800a1d2 <xTimerCreateTimerTask+0x46>
	return xReturn;
 800a1d4:	687b      	ldr	r3, [r7, #4]
}
 800a1d6:	4618      	mov	r0, r3
 800a1d8:	3708      	adds	r7, #8
 800a1da:	46bd      	mov	sp, r7
 800a1dc:	bd80      	pop	{r7, pc}
 800a1de:	bf00      	nop
 800a1e0:	200188e0 	.word	0x200188e0
 800a1e4:	200188e4 	.word	0x200188e4
 800a1e8:	080110e0 	.word	0x080110e0
 800a1ec:	0800a3a5 	.word	0x0800a3a5

0800a1f0 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a1f0:	b580      	push	{r7, lr}
 800a1f2:	b088      	sub	sp, #32
 800a1f4:	af02      	add	r7, sp, #8
 800a1f6:	60f8      	str	r0, [r7, #12]
 800a1f8:	60b9      	str	r1, [r7, #8]
 800a1fa:	607a      	str	r2, [r7, #4]
 800a1fc:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
 800a1fe:	2028      	movs	r0, #40	; 0x28
 800a200:	f7fd feae 	bl	8007f60 <pvPortMalloc>
 800a204:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800a206:	697b      	ldr	r3, [r7, #20]
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d009      	beq.n	800a220 <xTimerCreate+0x30>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800a20c:	697b      	ldr	r3, [r7, #20]
 800a20e:	9301      	str	r3, [sp, #4]
 800a210:	6a3b      	ldr	r3, [r7, #32]
 800a212:	9300      	str	r3, [sp, #0]
 800a214:	683b      	ldr	r3, [r7, #0]
 800a216:	687a      	ldr	r2, [r7, #4]
 800a218:	68b9      	ldr	r1, [r7, #8]
 800a21a:	68f8      	ldr	r0, [r7, #12]
 800a21c:	f000 f805 	bl	800a22a <prvInitialiseNewTimer>
				pxNewTimer->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */
		}

		return pxNewTimer;
 800a220:	697b      	ldr	r3, [r7, #20]
	}
 800a222:	4618      	mov	r0, r3
 800a224:	3718      	adds	r7, #24
 800a226:	46bd      	mov	sp, r7
 800a228:	bd80      	pop	{r7, pc}

0800a22a <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 800a22a:	b580      	push	{r7, lr}
 800a22c:	b086      	sub	sp, #24
 800a22e:	af00      	add	r7, sp, #0
 800a230:	60f8      	str	r0, [r7, #12]
 800a232:	60b9      	str	r1, [r7, #8]
 800a234:	607a      	str	r2, [r7, #4]
 800a236:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800a238:	68bb      	ldr	r3, [r7, #8]
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d109      	bne.n	800a252 <prvInitialiseNewTimer+0x28>
 800a23e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a242:	f383 8811 	msr	BASEPRI, r3
 800a246:	f3bf 8f6f 	isb	sy
 800a24a:	f3bf 8f4f 	dsb	sy
 800a24e:	617b      	str	r3, [r7, #20]
 800a250:	e7fe      	b.n	800a250 <prvInitialiseNewTimer+0x26>

	if( pxNewTimer != NULL )
 800a252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a254:	2b00      	cmp	r3, #0
 800a256:	d015      	beq.n	800a284 <prvInitialiseNewTimer+0x5a>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800a258:	f000 fa94 	bl	800a784 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800a25c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a25e:	68fa      	ldr	r2, [r7, #12]
 800a260:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800a262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a264:	68ba      	ldr	r2, [r7, #8]
 800a266:	619a      	str	r2, [r3, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
 800a268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a26a:	687a      	ldr	r2, [r7, #4]
 800a26c:	61da      	str	r2, [r3, #28]
		pxNewTimer->pvTimerID = pvTimerID;
 800a26e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a270:	683a      	ldr	r2, [r7, #0]
 800a272:	621a      	str	r2, [r3, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800a274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a276:	6a3a      	ldr	r2, [r7, #32]
 800a278:	625a      	str	r2, [r3, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800a27a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a27c:	3304      	adds	r3, #4
 800a27e:	4618      	mov	r0, r3
 800a280:	f7fd fbc6 	bl	8007a10 <vListInitialiseItem>
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800a284:	bf00      	nop
 800a286:	3718      	adds	r7, #24
 800a288:	46bd      	mov	sp, r7
 800a28a:	bd80      	pop	{r7, pc}

0800a28c <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a28c:	b580      	push	{r7, lr}
 800a28e:	b08a      	sub	sp, #40	; 0x28
 800a290:	af00      	add	r7, sp, #0
 800a292:	60f8      	str	r0, [r7, #12]
 800a294:	60b9      	str	r1, [r7, #8]
 800a296:	607a      	str	r2, [r7, #4]
 800a298:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a29a:	2300      	movs	r3, #0
 800a29c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d109      	bne.n	800a2b8 <xTimerGenericCommand+0x2c>
 800a2a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2a8:	f383 8811 	msr	BASEPRI, r3
 800a2ac:	f3bf 8f6f 	isb	sy
 800a2b0:	f3bf 8f4f 	dsb	sy
 800a2b4:	623b      	str	r3, [r7, #32]
 800a2b6:	e7fe      	b.n	800a2b6 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a2b8:	4b19      	ldr	r3, [pc, #100]	; (800a320 <xTimerGenericCommand+0x94>)
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d02a      	beq.n	800a316 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a2c0:	68bb      	ldr	r3, [r7, #8]
 800a2c2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a2cc:	68bb      	ldr	r3, [r7, #8]
 800a2ce:	2b05      	cmp	r3, #5
 800a2d0:	dc18      	bgt.n	800a304 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a2d2:	f7ff fdb1 	bl	8009e38 <xTaskGetSchedulerState>
 800a2d6:	4603      	mov	r3, r0
 800a2d8:	2b02      	cmp	r3, #2
 800a2da:	d109      	bne.n	800a2f0 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a2dc:	4b10      	ldr	r3, [pc, #64]	; (800a320 <xTimerGenericCommand+0x94>)
 800a2de:	6818      	ldr	r0, [r3, #0]
 800a2e0:	f107 0110 	add.w	r1, r7, #16
 800a2e4:	2300      	movs	r3, #0
 800a2e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a2e8:	f7fe f8d2 	bl	8008490 <xQueueGenericSend>
 800a2ec:	6278      	str	r0, [r7, #36]	; 0x24
 800a2ee:	e012      	b.n	800a316 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a2f0:	4b0b      	ldr	r3, [pc, #44]	; (800a320 <xTimerGenericCommand+0x94>)
 800a2f2:	6818      	ldr	r0, [r3, #0]
 800a2f4:	f107 0110 	add.w	r1, r7, #16
 800a2f8:	2300      	movs	r3, #0
 800a2fa:	2200      	movs	r2, #0
 800a2fc:	f7fe f8c8 	bl	8008490 <xQueueGenericSend>
 800a300:	6278      	str	r0, [r7, #36]	; 0x24
 800a302:	e008      	b.n	800a316 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a304:	4b06      	ldr	r3, [pc, #24]	; (800a320 <xTimerGenericCommand+0x94>)
 800a306:	6818      	ldr	r0, [r3, #0]
 800a308:	f107 0110 	add.w	r1, r7, #16
 800a30c:	2300      	movs	r3, #0
 800a30e:	683a      	ldr	r2, [r7, #0]
 800a310:	f7fe f9b8 	bl	8008684 <xQueueGenericSendFromISR>
 800a314:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a318:	4618      	mov	r0, r3
 800a31a:	3728      	adds	r7, #40	; 0x28
 800a31c:	46bd      	mov	sp, r7
 800a31e:	bd80      	pop	{r7, pc}
 800a320:	200188e0 	.word	0x200188e0

0800a324 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a324:	b580      	push	{r7, lr}
 800a326:	b088      	sub	sp, #32
 800a328:	af02      	add	r7, sp, #8
 800a32a:	6078      	str	r0, [r7, #4]
 800a32c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a32e:	4b1c      	ldr	r3, [pc, #112]	; (800a3a0 <prvProcessExpiredTimer+0x7c>)
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	68db      	ldr	r3, [r3, #12]
 800a334:	68db      	ldr	r3, [r3, #12]
 800a336:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a338:	697b      	ldr	r3, [r7, #20]
 800a33a:	3304      	adds	r3, #4
 800a33c:	4618      	mov	r0, r3
 800a33e:	f7fd fbd1 	bl	8007ae4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800a342:	697b      	ldr	r3, [r7, #20]
 800a344:	69db      	ldr	r3, [r3, #28]
 800a346:	2b01      	cmp	r3, #1
 800a348:	d121      	bne.n	800a38e <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a34a:	697b      	ldr	r3, [r7, #20]
 800a34c:	699a      	ldr	r2, [r3, #24]
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	18d1      	adds	r1, r2, r3
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	683a      	ldr	r2, [r7, #0]
 800a356:	6978      	ldr	r0, [r7, #20]
 800a358:	f000 f8c8 	bl	800a4ec <prvInsertTimerInActiveList>
 800a35c:	4603      	mov	r3, r0
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d015      	beq.n	800a38e <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a362:	2300      	movs	r3, #0
 800a364:	9300      	str	r3, [sp, #0]
 800a366:	2300      	movs	r3, #0
 800a368:	687a      	ldr	r2, [r7, #4]
 800a36a:	2100      	movs	r1, #0
 800a36c:	6978      	ldr	r0, [r7, #20]
 800a36e:	f7ff ff8d 	bl	800a28c <xTimerGenericCommand>
 800a372:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a374:	693b      	ldr	r3, [r7, #16]
 800a376:	2b00      	cmp	r3, #0
 800a378:	d109      	bne.n	800a38e <prvProcessExpiredTimer+0x6a>
 800a37a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a37e:	f383 8811 	msr	BASEPRI, r3
 800a382:	f3bf 8f6f 	isb	sy
 800a386:	f3bf 8f4f 	dsb	sy
 800a38a:	60fb      	str	r3, [r7, #12]
 800a38c:	e7fe      	b.n	800a38c <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a38e:	697b      	ldr	r3, [r7, #20]
 800a390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a392:	6978      	ldr	r0, [r7, #20]
 800a394:	4798      	blx	r3
}
 800a396:	bf00      	nop
 800a398:	3718      	adds	r7, #24
 800a39a:	46bd      	mov	sp, r7
 800a39c:	bd80      	pop	{r7, pc}
 800a39e:	bf00      	nop
 800a3a0:	200188d8 	.word	0x200188d8

0800a3a4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 800a3a4:	b580      	push	{r7, lr}
 800a3a6:	b084      	sub	sp, #16
 800a3a8:	af00      	add	r7, sp, #0
 800a3aa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a3ac:	f107 0308 	add.w	r3, r7, #8
 800a3b0:	4618      	mov	r0, r3
 800a3b2:	f000 f857 	bl	800a464 <prvGetNextExpireTime>
 800a3b6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a3b8:	68bb      	ldr	r3, [r7, #8]
 800a3ba:	4619      	mov	r1, r3
 800a3bc:	68f8      	ldr	r0, [r7, #12]
 800a3be:	f000 f803 	bl	800a3c8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a3c2:	f000 f8d5 	bl	800a570 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a3c6:	e7f1      	b.n	800a3ac <prvTimerTask+0x8>

0800a3c8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a3c8:	b580      	push	{r7, lr}
 800a3ca:	b084      	sub	sp, #16
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	6078      	str	r0, [r7, #4]
 800a3d0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a3d2:	f7ff f8b9 	bl	8009548 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a3d6:	f107 0308 	add.w	r3, r7, #8
 800a3da:	4618      	mov	r0, r3
 800a3dc:	f000 f866 	bl	800a4ac <prvSampleTimeNow>
 800a3e0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a3e2:	68bb      	ldr	r3, [r7, #8]
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d130      	bne.n	800a44a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a3e8:	683b      	ldr	r3, [r7, #0]
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d10a      	bne.n	800a404 <prvProcessTimerOrBlockTask+0x3c>
 800a3ee:	687a      	ldr	r2, [r7, #4]
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	429a      	cmp	r2, r3
 800a3f4:	d806      	bhi.n	800a404 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a3f6:	f7ff f8b5 	bl	8009564 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a3fa:	68f9      	ldr	r1, [r7, #12]
 800a3fc:	6878      	ldr	r0, [r7, #4]
 800a3fe:	f7ff ff91 	bl	800a324 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a402:	e024      	b.n	800a44e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a404:	683b      	ldr	r3, [r7, #0]
 800a406:	2b00      	cmp	r3, #0
 800a408:	d008      	beq.n	800a41c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a40a:	4b13      	ldr	r3, [pc, #76]	; (800a458 <prvProcessTimerOrBlockTask+0x90>)
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	2b00      	cmp	r3, #0
 800a412:	bf0c      	ite	eq
 800a414:	2301      	moveq	r3, #1
 800a416:	2300      	movne	r3, #0
 800a418:	b2db      	uxtb	r3, r3
 800a41a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a41c:	4b0f      	ldr	r3, [pc, #60]	; (800a45c <prvProcessTimerOrBlockTask+0x94>)
 800a41e:	6818      	ldr	r0, [r3, #0]
 800a420:	687a      	ldr	r2, [r7, #4]
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	1ad3      	subs	r3, r2, r3
 800a426:	683a      	ldr	r2, [r7, #0]
 800a428:	4619      	mov	r1, r3
 800a42a:	f7fe fc93 	bl	8008d54 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a42e:	f7ff f899 	bl	8009564 <xTaskResumeAll>
 800a432:	4603      	mov	r3, r0
 800a434:	2b00      	cmp	r3, #0
 800a436:	d10a      	bne.n	800a44e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a438:	4b09      	ldr	r3, [pc, #36]	; (800a460 <prvProcessTimerOrBlockTask+0x98>)
 800a43a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a43e:	601a      	str	r2, [r3, #0]
 800a440:	f3bf 8f4f 	dsb	sy
 800a444:	f3bf 8f6f 	isb	sy
}
 800a448:	e001      	b.n	800a44e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a44a:	f7ff f88b 	bl	8009564 <xTaskResumeAll>
}
 800a44e:	bf00      	nop
 800a450:	3710      	adds	r7, #16
 800a452:	46bd      	mov	sp, r7
 800a454:	bd80      	pop	{r7, pc}
 800a456:	bf00      	nop
 800a458:	200188dc 	.word	0x200188dc
 800a45c:	200188e0 	.word	0x200188e0
 800a460:	e000ed04 	.word	0xe000ed04

0800a464 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a464:	b480      	push	{r7}
 800a466:	b085      	sub	sp, #20
 800a468:	af00      	add	r7, sp, #0
 800a46a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a46c:	4b0e      	ldr	r3, [pc, #56]	; (800a4a8 <prvGetNextExpireTime+0x44>)
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	2b00      	cmp	r3, #0
 800a474:	bf0c      	ite	eq
 800a476:	2301      	moveq	r3, #1
 800a478:	2300      	movne	r3, #0
 800a47a:	b2db      	uxtb	r3, r3
 800a47c:	461a      	mov	r2, r3
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	2b00      	cmp	r3, #0
 800a488:	d105      	bne.n	800a496 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a48a:	4b07      	ldr	r3, [pc, #28]	; (800a4a8 <prvGetNextExpireTime+0x44>)
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	68db      	ldr	r3, [r3, #12]
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	60fb      	str	r3, [r7, #12]
 800a494:	e001      	b.n	800a49a <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a496:	2300      	movs	r3, #0
 800a498:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a49a:	68fb      	ldr	r3, [r7, #12]
}
 800a49c:	4618      	mov	r0, r3
 800a49e:	3714      	adds	r7, #20
 800a4a0:	46bd      	mov	sp, r7
 800a4a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a6:	4770      	bx	lr
 800a4a8:	200188d8 	.word	0x200188d8

0800a4ac <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a4ac:	b580      	push	{r7, lr}
 800a4ae:	b084      	sub	sp, #16
 800a4b0:	af00      	add	r7, sp, #0
 800a4b2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_INITIALIZED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a4b4:	f7ff f8f2 	bl	800969c <xTaskGetTickCount>
 800a4b8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a4ba:	4b0b      	ldr	r3, [pc, #44]	; (800a4e8 <prvSampleTimeNow+0x3c>)
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	68fa      	ldr	r2, [r7, #12]
 800a4c0:	429a      	cmp	r2, r3
 800a4c2:	d205      	bcs.n	800a4d0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a4c4:	f000 f8fe 	bl	800a6c4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	2201      	movs	r2, #1
 800a4cc:	601a      	str	r2, [r3, #0]
 800a4ce:	e002      	b.n	800a4d6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	2200      	movs	r2, #0
 800a4d4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a4d6:	4a04      	ldr	r2, [pc, #16]	; (800a4e8 <prvSampleTimeNow+0x3c>)
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a4dc:	68fb      	ldr	r3, [r7, #12]
}
 800a4de:	4618      	mov	r0, r3
 800a4e0:	3710      	adds	r7, #16
 800a4e2:	46bd      	mov	sp, r7
 800a4e4:	bd80      	pop	{r7, pc}
 800a4e6:	bf00      	nop
 800a4e8:	200188e8 	.word	0x200188e8

0800a4ec <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a4ec:	b580      	push	{r7, lr}
 800a4ee:	b086      	sub	sp, #24
 800a4f0:	af00      	add	r7, sp, #0
 800a4f2:	60f8      	str	r0, [r7, #12]
 800a4f4:	60b9      	str	r1, [r7, #8]
 800a4f6:	607a      	str	r2, [r7, #4]
 800a4f8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a4fa:	2300      	movs	r3, #0
 800a4fc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	68ba      	ldr	r2, [r7, #8]
 800a502:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	68fa      	ldr	r2, [r7, #12]
 800a508:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a50a:	68ba      	ldr	r2, [r7, #8]
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	429a      	cmp	r2, r3
 800a510:	d812      	bhi.n	800a538 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a512:	687a      	ldr	r2, [r7, #4]
 800a514:	683b      	ldr	r3, [r7, #0]
 800a516:	1ad2      	subs	r2, r2, r3
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	699b      	ldr	r3, [r3, #24]
 800a51c:	429a      	cmp	r2, r3
 800a51e:	d302      	bcc.n	800a526 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a520:	2301      	movs	r3, #1
 800a522:	617b      	str	r3, [r7, #20]
 800a524:	e01b      	b.n	800a55e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a526:	4b10      	ldr	r3, [pc, #64]	; (800a568 <prvInsertTimerInActiveList+0x7c>)
 800a528:	681a      	ldr	r2, [r3, #0]
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	3304      	adds	r3, #4
 800a52e:	4619      	mov	r1, r3
 800a530:	4610      	mov	r0, r2
 800a532:	f7fd fa9e 	bl	8007a72 <vListInsert>
 800a536:	e012      	b.n	800a55e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a538:	687a      	ldr	r2, [r7, #4]
 800a53a:	683b      	ldr	r3, [r7, #0]
 800a53c:	429a      	cmp	r2, r3
 800a53e:	d206      	bcs.n	800a54e <prvInsertTimerInActiveList+0x62>
 800a540:	68ba      	ldr	r2, [r7, #8]
 800a542:	683b      	ldr	r3, [r7, #0]
 800a544:	429a      	cmp	r2, r3
 800a546:	d302      	bcc.n	800a54e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a548:	2301      	movs	r3, #1
 800a54a:	617b      	str	r3, [r7, #20]
 800a54c:	e007      	b.n	800a55e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a54e:	4b07      	ldr	r3, [pc, #28]	; (800a56c <prvInsertTimerInActiveList+0x80>)
 800a550:	681a      	ldr	r2, [r3, #0]
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	3304      	adds	r3, #4
 800a556:	4619      	mov	r1, r3
 800a558:	4610      	mov	r0, r2
 800a55a:	f7fd fa8a 	bl	8007a72 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a55e:	697b      	ldr	r3, [r7, #20]
}
 800a560:	4618      	mov	r0, r3
 800a562:	3718      	adds	r7, #24
 800a564:	46bd      	mov	sp, r7
 800a566:	bd80      	pop	{r7, pc}
 800a568:	200188dc 	.word	0x200188dc
 800a56c:	200188d8 	.word	0x200188d8

0800a570 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a570:	b580      	push	{r7, lr}
 800a572:	b08e      	sub	sp, #56	; 0x38
 800a574:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a576:	e094      	b.n	800a6a2 <prvProcessReceivedCommands+0x132>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	da17      	bge.n	800a5ae <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a57e:	1d3b      	adds	r3, r7, #4
 800a580:	3304      	adds	r3, #4
 800a582:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a584:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a586:	2b00      	cmp	r3, #0
 800a588:	d109      	bne.n	800a59e <prvProcessReceivedCommands+0x2e>
 800a58a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a58e:	f383 8811 	msr	BASEPRI, r3
 800a592:	f3bf 8f6f 	isb	sy
 800a596:	f3bf 8f4f 	dsb	sy
 800a59a:	61fb      	str	r3, [r7, #28]
 800a59c:	e7fe      	b.n	800a59c <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a59e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a5a4:	6850      	ldr	r0, [r2, #4]
 800a5a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a5a8:	6892      	ldr	r2, [r2, #8]
 800a5aa:	4611      	mov	r1, r2
 800a5ac:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	db76      	blt.n	800a6a2 <prvProcessReceivedCommands+0x132>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 800a5b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5ba:	695b      	ldr	r3, [r3, #20]
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d004      	beq.n	800a5ca <prvProcessReceivedCommands+0x5a>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a5c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5c2:	3304      	adds	r3, #4
 800a5c4:	4618      	mov	r0, r3
 800a5c6:	f7fd fa8d 	bl	8007ae4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a5ca:	463b      	mov	r3, r7
 800a5cc:	4618      	mov	r0, r3
 800a5ce:	f7ff ff6d 	bl	800a4ac <prvSampleTimeNow>
 800a5d2:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	2b09      	cmp	r3, #9
 800a5d8:	d862      	bhi.n	800a6a0 <prvProcessReceivedCommands+0x130>
 800a5da:	a201      	add	r2, pc, #4	; (adr r2, 800a5e0 <prvProcessReceivedCommands+0x70>)
 800a5dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5e0:	0800a609 	.word	0x0800a609
 800a5e4:	0800a609 	.word	0x0800a609
 800a5e8:	0800a609 	.word	0x0800a609
 800a5ec:	0800a6a3 	.word	0x0800a6a3
 800a5f0:	0800a663 	.word	0x0800a663
 800a5f4:	0800a699 	.word	0x0800a699
 800a5f8:	0800a609 	.word	0x0800a609
 800a5fc:	0800a609 	.word	0x0800a609
 800a600:	0800a6a3 	.word	0x0800a6a3
 800a604:	0800a663 	.word	0x0800a663
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a608:	68ba      	ldr	r2, [r7, #8]
 800a60a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a60c:	699b      	ldr	r3, [r3, #24]
 800a60e:	18d1      	adds	r1, r2, r3
 800a610:	68bb      	ldr	r3, [r7, #8]
 800a612:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a614:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a616:	f7ff ff69 	bl	800a4ec <prvInsertTimerInActiveList>
 800a61a:	4603      	mov	r3, r0
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d040      	beq.n	800a6a2 <prvProcessReceivedCommands+0x132>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a620:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a624:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a626:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800a628:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a62a:	69db      	ldr	r3, [r3, #28]
 800a62c:	2b01      	cmp	r3, #1
 800a62e:	d138      	bne.n	800a6a2 <prvProcessReceivedCommands+0x132>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a630:	68ba      	ldr	r2, [r7, #8]
 800a632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a634:	699b      	ldr	r3, [r3, #24]
 800a636:	441a      	add	r2, r3
 800a638:	2300      	movs	r3, #0
 800a63a:	9300      	str	r3, [sp, #0]
 800a63c:	2300      	movs	r3, #0
 800a63e:	2100      	movs	r1, #0
 800a640:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a642:	f7ff fe23 	bl	800a28c <xTimerGenericCommand>
 800a646:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a648:	6a3b      	ldr	r3, [r7, #32]
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d129      	bne.n	800a6a2 <prvProcessReceivedCommands+0x132>
 800a64e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a652:	f383 8811 	msr	BASEPRI, r3
 800a656:	f3bf 8f6f 	isb	sy
 800a65a:	f3bf 8f4f 	dsb	sy
 800a65e:	61bb      	str	r3, [r7, #24]
 800a660:	e7fe      	b.n	800a660 <prvProcessReceivedCommands+0xf0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a662:	68ba      	ldr	r2, [r7, #8]
 800a664:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a666:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a668:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a66a:	699b      	ldr	r3, [r3, #24]
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d109      	bne.n	800a684 <prvProcessReceivedCommands+0x114>
 800a670:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a674:	f383 8811 	msr	BASEPRI, r3
 800a678:	f3bf 8f6f 	isb	sy
 800a67c:	f3bf 8f4f 	dsb	sy
 800a680:	617b      	str	r3, [r7, #20]
 800a682:	e7fe      	b.n	800a682 <prvProcessReceivedCommands+0x112>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a684:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a686:	699a      	ldr	r2, [r3, #24]
 800a688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a68a:	18d1      	adds	r1, r2, r3
 800a68c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a68e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a690:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a692:	f7ff ff2b 	bl	800a4ec <prvInsertTimerInActiveList>
					break;
 800a696:	e004      	b.n	800a6a2 <prvProcessReceivedCommands+0x132>
					allocated. */
					#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
					{
						/* The timer can only have been allocated dynamically -
						free it again. */
						vPortFree( pxTimer );
 800a698:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a69a:	f7fd fd23 	bl	80080e4 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a69e:	e000      	b.n	800a6a2 <prvProcessReceivedCommands+0x132>

				default	:
					/* Don't expect to get here. */
					break;
 800a6a0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a6a2:	4b07      	ldr	r3, [pc, #28]	; (800a6c0 <prvProcessReceivedCommands+0x150>)
 800a6a4:	6818      	ldr	r0, [r3, #0]
 800a6a6:	1d39      	adds	r1, r7, #4
 800a6a8:	2300      	movs	r3, #0
 800a6aa:	2200      	movs	r2, #0
 800a6ac:	f7fe f908 	bl	80088c0 <xQueueGenericReceive>
 800a6b0:	4603      	mov	r3, r0
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	f47f af60 	bne.w	800a578 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a6b8:	bf00      	nop
 800a6ba:	3730      	adds	r7, #48	; 0x30
 800a6bc:	46bd      	mov	sp, r7
 800a6be:	bd80      	pop	{r7, pc}
 800a6c0:	200188e0 	.word	0x200188e0

0800a6c4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a6c4:	b580      	push	{r7, lr}
 800a6c6:	b088      	sub	sp, #32
 800a6c8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a6ca:	e044      	b.n	800a756 <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a6cc:	4b2b      	ldr	r3, [pc, #172]	; (800a77c <prvSwitchTimerLists+0xb8>)
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	68db      	ldr	r3, [r3, #12]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	617b      	str	r3, [r7, #20]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a6d6:	4b29      	ldr	r3, [pc, #164]	; (800a77c <prvSwitchTimerLists+0xb8>)
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	68db      	ldr	r3, [r3, #12]
 800a6dc:	68db      	ldr	r3, [r3, #12]
 800a6de:	613b      	str	r3, [r7, #16]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a6e0:	693b      	ldr	r3, [r7, #16]
 800a6e2:	3304      	adds	r3, #4
 800a6e4:	4618      	mov	r0, r3
 800a6e6:	f7fd f9fd 	bl	8007ae4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a6ea:	693b      	ldr	r3, [r7, #16]
 800a6ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6ee:	6938      	ldr	r0, [r7, #16]
 800a6f0:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800a6f2:	693b      	ldr	r3, [r7, #16]
 800a6f4:	69db      	ldr	r3, [r3, #28]
 800a6f6:	2b01      	cmp	r3, #1
 800a6f8:	d12d      	bne.n	800a756 <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a6fa:	693b      	ldr	r3, [r7, #16]
 800a6fc:	699a      	ldr	r2, [r3, #24]
 800a6fe:	697b      	ldr	r3, [r7, #20]
 800a700:	4413      	add	r3, r2
 800a702:	60fb      	str	r3, [r7, #12]
			if( xReloadTime > xNextExpireTime )
 800a704:	68fa      	ldr	r2, [r7, #12]
 800a706:	697b      	ldr	r3, [r7, #20]
 800a708:	429a      	cmp	r2, r3
 800a70a:	d90e      	bls.n	800a72a <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a70c:	693b      	ldr	r3, [r7, #16]
 800a70e:	68fa      	ldr	r2, [r7, #12]
 800a710:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a712:	693b      	ldr	r3, [r7, #16]
 800a714:	693a      	ldr	r2, [r7, #16]
 800a716:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a718:	4b18      	ldr	r3, [pc, #96]	; (800a77c <prvSwitchTimerLists+0xb8>)
 800a71a:	681a      	ldr	r2, [r3, #0]
 800a71c:	693b      	ldr	r3, [r7, #16]
 800a71e:	3304      	adds	r3, #4
 800a720:	4619      	mov	r1, r3
 800a722:	4610      	mov	r0, r2
 800a724:	f7fd f9a5 	bl	8007a72 <vListInsert>
 800a728:	e015      	b.n	800a756 <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a72a:	2300      	movs	r3, #0
 800a72c:	9300      	str	r3, [sp, #0]
 800a72e:	2300      	movs	r3, #0
 800a730:	697a      	ldr	r2, [r7, #20]
 800a732:	2100      	movs	r1, #0
 800a734:	6938      	ldr	r0, [r7, #16]
 800a736:	f7ff fda9 	bl	800a28c <xTimerGenericCommand>
 800a73a:	60b8      	str	r0, [r7, #8]
				configASSERT( xResult );
 800a73c:	68bb      	ldr	r3, [r7, #8]
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d109      	bne.n	800a756 <prvSwitchTimerLists+0x92>
 800a742:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a746:	f383 8811 	msr	BASEPRI, r3
 800a74a:	f3bf 8f6f 	isb	sy
 800a74e:	f3bf 8f4f 	dsb	sy
 800a752:	603b      	str	r3, [r7, #0]
 800a754:	e7fe      	b.n	800a754 <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a756:	4b09      	ldr	r3, [pc, #36]	; (800a77c <prvSwitchTimerLists+0xb8>)
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d1b5      	bne.n	800a6cc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a760:	4b06      	ldr	r3, [pc, #24]	; (800a77c <prvSwitchTimerLists+0xb8>)
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	607b      	str	r3, [r7, #4]
	pxCurrentTimerList = pxOverflowTimerList;
 800a766:	4b06      	ldr	r3, [pc, #24]	; (800a780 <prvSwitchTimerLists+0xbc>)
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	4a04      	ldr	r2, [pc, #16]	; (800a77c <prvSwitchTimerLists+0xb8>)
 800a76c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a76e:	4a04      	ldr	r2, [pc, #16]	; (800a780 <prvSwitchTimerLists+0xbc>)
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	6013      	str	r3, [r2, #0]
}
 800a774:	bf00      	nop
 800a776:	3718      	adds	r7, #24
 800a778:	46bd      	mov	sp, r7
 800a77a:	bd80      	pop	{r7, pc}
 800a77c:	200188d8 	.word	0x200188d8
 800a780:	200188dc 	.word	0x200188dc

0800a784 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a784:	b580      	push	{r7, lr}
 800a786:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a788:	f7fd fada 	bl	8007d40 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a78c:	4b12      	ldr	r3, [pc, #72]	; (800a7d8 <prvCheckForValidListAndQueue+0x54>)
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	2b00      	cmp	r3, #0
 800a792:	d11d      	bne.n	800a7d0 <prvCheckForValidListAndQueue+0x4c>
		{
			vListInitialise( &xActiveTimerList1 );
 800a794:	4811      	ldr	r0, [pc, #68]	; (800a7dc <prvCheckForValidListAndQueue+0x58>)
 800a796:	f7fd f91b 	bl	80079d0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a79a:	4811      	ldr	r0, [pc, #68]	; (800a7e0 <prvCheckForValidListAndQueue+0x5c>)
 800a79c:	f7fd f918 	bl	80079d0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a7a0:	4b10      	ldr	r3, [pc, #64]	; (800a7e4 <prvCheckForValidListAndQueue+0x60>)
 800a7a2:	4a0e      	ldr	r2, [pc, #56]	; (800a7dc <prvCheckForValidListAndQueue+0x58>)
 800a7a4:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a7a6:	4b10      	ldr	r3, [pc, #64]	; (800a7e8 <prvCheckForValidListAndQueue+0x64>)
 800a7a8:	4a0d      	ldr	r2, [pc, #52]	; (800a7e0 <prvCheckForValidListAndQueue+0x5c>)
 800a7aa:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 800a7ac:	2200      	movs	r2, #0
 800a7ae:	2110      	movs	r1, #16
 800a7b0:	200a      	movs	r0, #10
 800a7b2:	f7fd fe15 	bl	80083e0 <xQueueGenericCreate>
 800a7b6:	4602      	mov	r2, r0
 800a7b8:	4b07      	ldr	r3, [pc, #28]	; (800a7d8 <prvCheckForValidListAndQueue+0x54>)
 800a7ba:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a7bc:	4b06      	ldr	r3, [pc, #24]	; (800a7d8 <prvCheckForValidListAndQueue+0x54>)
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d005      	beq.n	800a7d0 <prvCheckForValidListAndQueue+0x4c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a7c4:	4b04      	ldr	r3, [pc, #16]	; (800a7d8 <prvCheckForValidListAndQueue+0x54>)
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	4908      	ldr	r1, [pc, #32]	; (800a7ec <prvCheckForValidListAndQueue+0x68>)
 800a7ca:	4618      	mov	r0, r3
 800a7cc:	f7fe fa9a 	bl	8008d04 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a7d0:	f7fd fae4 	bl	8007d9c <vPortExitCritical>
}
 800a7d4:	bf00      	nop
 800a7d6:	bd80      	pop	{r7, pc}
 800a7d8:	200188e0 	.word	0x200188e0
 800a7dc:	200188b0 	.word	0x200188b0
 800a7e0:	200188c4 	.word	0x200188c4
 800a7e4:	200188d8 	.word	0x200188d8
 800a7e8:	200188dc 	.word	0x200188dc
 800a7ec:	080110e8 	.word	0x080110e8

0800a7f0 <pvTimerGetTimerID>:
	return xTimerIsInActiveList;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 800a7f0:	b580      	push	{r7, lr}
 800a7f2:	b086      	sub	sp, #24
 800a7f4:	af00      	add	r7, sp, #0
 800a7f6:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = ( Timer_t * ) xTimer;
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d109      	bne.n	800a816 <pvTimerGetTimerID+0x26>
 800a802:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a806:	f383 8811 	msr	BASEPRI, r3
 800a80a:	f3bf 8f6f 	isb	sy
 800a80e:	f3bf 8f4f 	dsb	sy
 800a812:	60fb      	str	r3, [r7, #12]
 800a814:	e7fe      	b.n	800a814 <pvTimerGetTimerID+0x24>

	taskENTER_CRITICAL();
 800a816:	f7fd fa93 	bl	8007d40 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 800a81a:	697b      	ldr	r3, [r7, #20]
 800a81c:	6a1b      	ldr	r3, [r3, #32]
 800a81e:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800a820:	f7fd fabc 	bl	8007d9c <vPortExitCritical>

	return pvReturn;
 800a824:	693b      	ldr	r3, [r7, #16]
}
 800a826:	4618      	mov	r0, r3
 800a828:	3718      	adds	r7, #24
 800a82a:	46bd      	mov	sp, r7
 800a82c:	bd80      	pop	{r7, pc}
	...

0800a830 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800a830:	b580      	push	{r7, lr}
 800a832:	b08a      	sub	sp, #40	; 0x28
 800a834:	af00      	add	r7, sp, #0
 800a836:	60f8      	str	r0, [r7, #12]
 800a838:	60b9      	str	r1, [r7, #8]
 800a83a:	607a      	str	r2, [r7, #4]
 800a83c:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 800a83e:	f06f 0301 	mvn.w	r3, #1
 800a842:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 800a848:	68bb      	ldr	r3, [r7, #8]
 800a84a:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a850:	4b06      	ldr	r3, [pc, #24]	; (800a86c <xTimerPendFunctionCallFromISR+0x3c>)
 800a852:	6818      	ldr	r0, [r3, #0]
 800a854:	f107 0114 	add.w	r1, r7, #20
 800a858:	2300      	movs	r3, #0
 800a85a:	683a      	ldr	r2, [r7, #0]
 800a85c:	f7fd ff12 	bl	8008684 <xQueueGenericSendFromISR>
 800a860:	6278      	str	r0, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 800a862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800a864:	4618      	mov	r0, r3
 800a866:	3728      	adds	r7, #40	; 0x28
 800a868:	46bd      	mov	sp, r7
 800a86a:	bd80      	pop	{r7, pc}
 800a86c:	200188e0 	.word	0x200188e0

0800a870 <CheckBatteriesTask>:
volatile float DistanceFrontLongRaw;
volatile float DistanceLeftRaw;
float RightDistances[2];
float LeftDistances[2];

void CheckBatteriesTask(void const * argument){
 800a870:	b590      	push	{r4, r7, lr}
 800a872:	b087      	sub	sp, #28
 800a874:	af00      	add	r7, sp, #0
 800a876:	6078      	str	r0, [r7, #4]

	while(1)
	{
		uint16_t buf [3];

		HAL_ADC_Start_DMA(&hadc1 ,(uint32_t*)buf , 3);
 800a878:	f107 030c 	add.w	r3, r7, #12
 800a87c:	2203      	movs	r2, #3
 800a87e:	4619      	mov	r1, r3
 800a880:	4829      	ldr	r0, [pc, #164]	; (800a928 <CheckBatteriesTask+0xb8>)
 800a882:	f7f6 fcf5 	bl	8001270 <HAL_ADC_Start_DMA>
		if ( xSemaphoreTake( Semaphore_ADC_batteries, 5000)  != pdTRUE)
 800a886:	4b29      	ldr	r3, [pc, #164]	; (800a92c <CheckBatteriesTask+0xbc>)
 800a888:	6818      	ldr	r0, [r3, #0]
 800a88a:	2300      	movs	r3, #0
 800a88c:	f241 3288 	movw	r2, #5000	; 0x1388
 800a890:	2100      	movs	r1, #0
 800a892:	f7fe f815 	bl	80088c0 <xQueueGenericReceive>
		{

		}
		BatteryMotor = buf[0] * ADCunit * (((MotorBat_R1 + MotorBat_R2) / ((float)MotorBat_R2)));
 800a896:	89bb      	ldrh	r3, [r7, #12]
 800a898:	4618      	mov	r0, r3
 800a89a:	f7f5 fe0b 	bl	80004b4 <__aeabi_i2d>
 800a89e:	a31c      	add	r3, pc, #112	; (adr r3, 800a910 <CheckBatteriesTask+0xa0>)
 800a8a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8a4:	f7f5 fe6c 	bl	8000580 <__aeabi_dmul>
 800a8a8:	4603      	mov	r3, r0
 800a8aa:	460c      	mov	r4, r1
 800a8ac:	4618      	mov	r0, r3
 800a8ae:	4621      	mov	r1, r4
 800a8b0:	a319      	add	r3, pc, #100	; (adr r3, 800a918 <CheckBatteriesTask+0xa8>)
 800a8b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8b6:	f7f5 fe63 	bl	8000580 <__aeabi_dmul>
 800a8ba:	4603      	mov	r3, r0
 800a8bc:	460c      	mov	r4, r1
 800a8be:	4618      	mov	r0, r3
 800a8c0:	4621      	mov	r1, r4
 800a8c2:	f7f6 f91f 	bl	8000b04 <__aeabi_d2f>
 800a8c6:	4602      	mov	r2, r0
 800a8c8:	4b19      	ldr	r3, [pc, #100]	; (800a930 <CheckBatteriesTask+0xc0>)
 800a8ca:	601a      	str	r2, [r3, #0]
		BatteryLogic = buf[1] * ADCunit * (((LogicBat_R1 + LogicBat_R2) / ((float)LogicBat_R2)));
 800a8cc:	89fb      	ldrh	r3, [r7, #14]
 800a8ce:	4618      	mov	r0, r3
 800a8d0:	f7f5 fdf0 	bl	80004b4 <__aeabi_i2d>
 800a8d4:	a30e      	add	r3, pc, #56	; (adr r3, 800a910 <CheckBatteriesTask+0xa0>)
 800a8d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8da:	f7f5 fe51 	bl	8000580 <__aeabi_dmul>
 800a8de:	4603      	mov	r3, r0
 800a8e0:	460c      	mov	r4, r1
 800a8e2:	4618      	mov	r0, r3
 800a8e4:	4621      	mov	r1, r4
 800a8e6:	a30e      	add	r3, pc, #56	; (adr r3, 800a920 <CheckBatteriesTask+0xb0>)
 800a8e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8ec:	f7f5 fe48 	bl	8000580 <__aeabi_dmul>
 800a8f0:	4603      	mov	r3, r0
 800a8f2:	460c      	mov	r4, r1
 800a8f4:	4618      	mov	r0, r3
 800a8f6:	4621      	mov	r1, r4
 800a8f8:	f7f6 f904 	bl	8000b04 <__aeabi_d2f>
 800a8fc:	4602      	mov	r2, r0
 800a8fe:	4b0d      	ldr	r3, [pc, #52]	; (800a934 <CheckBatteriesTask+0xc4>)
 800a900:	601a      	str	r2, [r3, #0]
		int nucleo_temp_raw = buf[2];
 800a902:	8a3b      	ldrh	r3, [r7, #16]
 800a904:	617b      	str	r3, [r7, #20]

		osDelay(1000);
 800a906:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800a90a:	f7fc fe45 	bl	8007598 <osDelay>
	{
 800a90e:	e7b3      	b.n	800a878 <CheckBatteriesTask+0x8>
 800a910:	66666666 	.word	0x66666666
 800a914:	3f4a6666 	.word	0x3f4a6666
 800a918:	20000000 	.word	0x20000000
 800a91c:	4004bda1 	.word	0x4004bda1
 800a920:	20000000 	.word	0x20000000
 800a924:	3ff42b18 	.word	0x3ff42b18
 800a928:	20019a74 	.word	0x20019a74
 800a92c:	20019700 	.word	0x20019700
 800a930:	20018be4 	.word	0x20018be4
 800a934:	20018bd0 	.word	0x20018bd0

0800a938 <ReadDistanceSensorsTask>:
	}
	osThreadTerminate(NULL);
}

void ReadDistanceSensorsTask(void const * argument){
 800a938:	b580      	push	{r7, lr}
 800a93a:	b084      	sub	sp, #16
 800a93c:	af00      	add	r7, sp, #0
 800a93e:	6078      	str	r0, [r7, #4]

	while(1)
	{
		uint16_t buf [4];

		HAL_ADC_Start_DMA(&hadc2 ,(uint32_t*)buf , 4);
 800a940:	f107 0308 	add.w	r3, r7, #8
 800a944:	2204      	movs	r2, #4
 800a946:	4619      	mov	r1, r3
 800a948:	4832      	ldr	r0, [pc, #200]	; (800aa14 <ReadDistanceSensorsTask+0xdc>)
 800a94a:	f7f6 fc91 	bl	8001270 <HAL_ADC_Start_DMA>
		if ( xSemaphoreTake( Semaphore_ADC_dist_sensors, portMAX_DELAY)  != pdTRUE)
 800a94e:	4b32      	ldr	r3, [pc, #200]	; (800aa18 <ReadDistanceSensorsTask+0xe0>)
 800a950:	6818      	ldr	r0, [r3, #0]
 800a952:	2300      	movs	r3, #0
 800a954:	f04f 32ff 	mov.w	r2, #4294967295
 800a958:	2100      	movs	r1, #0
 800a95a:	f7fd ffb1 	bl	80088c0 <xQueueGenericReceive>
		{

		}
		//Berkezett nyers adatok interpolcija
		DistanceRightRaw = InterpolateDistance( buf[0] , SHORTRANGE );
 800a95e:	893b      	ldrh	r3, [r7, #8]
 800a960:	2100      	movs	r1, #0
 800a962:	4618      	mov	r0, r3
 800a964:	f000 f8fe 	bl	800ab64 <InterpolateDistance>
 800a968:	eef0 7a40 	vmov.f32	s15, s0
 800a96c:	4b2b      	ldr	r3, [pc, #172]	; (800aa1c <ReadDistanceSensorsTask+0xe4>)
 800a96e:	edc3 7a00 	vstr	s15, [r3]
		DistanceFrontShortRaw = InterpolateDistance(  buf[1] , SHORTRANGE );
 800a972:	897b      	ldrh	r3, [r7, #10]
 800a974:	2100      	movs	r1, #0
 800a976:	4618      	mov	r0, r3
 800a978:	f000 f8f4 	bl	800ab64 <InterpolateDistance>
 800a97c:	eef0 7a40 	vmov.f32	s15, s0
 800a980:	4b27      	ldr	r3, [pc, #156]	; (800aa20 <ReadDistanceSensorsTask+0xe8>)
 800a982:	edc3 7a00 	vstr	s15, [r3]
		DistanceFrontLongRaw = InterpolateDistance( buf[2] , LONGRANGE);
 800a986:	89bb      	ldrh	r3, [r7, #12]
 800a988:	2101      	movs	r1, #1
 800a98a:	4618      	mov	r0, r3
 800a98c:	f000 f8ea 	bl	800ab64 <InterpolateDistance>
 800a990:	eef0 7a40 	vmov.f32	s15, s0
 800a994:	4b23      	ldr	r3, [pc, #140]	; (800aa24 <ReadDistanceSensorsTask+0xec>)
 800a996:	edc3 7a00 	vstr	s15, [r3]
		DistanceLeftRaw = InterpolateDistance( buf[3] , SHORTRANGE );
 800a99a:	89fb      	ldrh	r3, [r7, #14]
 800a99c:	2100      	movs	r1, #0
 800a99e:	4618      	mov	r0, r3
 800a9a0:	f000 f8e0 	bl	800ab64 <InterpolateDistance>
 800a9a4:	eef0 7a40 	vmov.f32	s15, s0
 800a9a8:	4b1f      	ldr	r3, [pc, #124]	; (800aa28 <ReadDistanceSensorsTask+0xf0>)
 800a9aa:	edc3 7a00 	vstr	s15, [r3]

		//jelek mozgtlagolsa
		MovingAverage();
 800a9ae:	f000 f9cf 	bl	800ad50 <MovingAverage>

		//Els kt szenzor fzija + Bluetoothon kldend vltozk frisstse
		if( DistanceFrontLongAvg > 30 )
 800a9b2:	4b1e      	ldr	r3, [pc, #120]	; (800aa2c <ReadDistanceSensorsTask+0xf4>)
 800a9b4:	edd3 7a00 	vldr	s15, [r3]
 800a9b8:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 800a9bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a9c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a9c4:	dd04      	ble.n	800a9d0 <ReadDistanceSensorsTask+0x98>
		{
			DistanceFront = DistanceFrontLongAvg;
 800a9c6:	4b19      	ldr	r3, [pc, #100]	; (800aa2c <ReadDistanceSensorsTask+0xf4>)
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	4a19      	ldr	r2, [pc, #100]	; (800aa30 <ReadDistanceSensorsTask+0xf8>)
 800a9cc:	6013      	str	r3, [r2, #0]
 800a9ce:	e012      	b.n	800a9f6 <ReadDistanceSensorsTask+0xbe>
		}
		else if(DistanceFrontShortAvg <= 30 )
 800a9d0:	4b18      	ldr	r3, [pc, #96]	; (800aa34 <ReadDistanceSensorsTask+0xfc>)
 800a9d2:	edd3 7a00 	vldr	s15, [r3]
 800a9d6:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 800a9da:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a9de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a9e2:	d804      	bhi.n	800a9ee <ReadDistanceSensorsTask+0xb6>
		{
			DistanceFront = DistanceFrontShortAvg;
 800a9e4:	4b13      	ldr	r3, [pc, #76]	; (800aa34 <ReadDistanceSensorsTask+0xfc>)
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	4a11      	ldr	r2, [pc, #68]	; (800aa30 <ReadDistanceSensorsTask+0xf8>)
 800a9ea:	6013      	str	r3, [r2, #0]
 800a9ec:	e003      	b.n	800a9f6 <ReadDistanceSensorsTask+0xbe>
		}
		else
		{
			DistanceFront = 0;
 800a9ee:	4b10      	ldr	r3, [pc, #64]	; (800aa30 <ReadDistanceSensorsTask+0xf8>)
 800a9f0:	f04f 0200 	mov.w	r2, #0
 800a9f4:	601a      	str	r2, [r3, #0]
		}
		DistanceLeft = DistanceLeftAvg;
 800a9f6:	4b10      	ldr	r3, [pc, #64]	; (800aa38 <ReadDistanceSensorsTask+0x100>)
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	4a10      	ldr	r2, [pc, #64]	; (800aa3c <ReadDistanceSensorsTask+0x104>)
 800a9fc:	6013      	str	r3, [r2, #0]
		DistanceRight = DistanceRightAvg;
 800a9fe:	4b10      	ldr	r3, [pc, #64]	; (800aa40 <ReadDistanceSensorsTask+0x108>)
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	4a10      	ldr	r2, [pc, #64]	; (800aa44 <ReadDistanceSensorsTask+0x10c>)
 800aa04:	6013      	str	r3, [r2, #0]

		//akadlydetektls
		ObstacleHypotheser();
 800aa06:	f000 fa97 	bl	800af38 <ObstacleHypotheser>

		osDelay(60);
 800aa0a:	203c      	movs	r0, #60	; 0x3c
 800aa0c:	f7fc fdc4 	bl	8007598 <osDelay>
	{
 800aa10:	e796      	b.n	800a940 <ReadDistanceSensorsTask+0x8>
 800aa12:	bf00      	nop
 800aa14:	20019708 	.word	0x20019708
 800aa18:	20019a10 	.word	0x20019a10
 800aa1c:	20019098 	.word	0x20019098
 800aa20:	20018bd8 	.word	0x20018bd8
 800aa24:	20018988 	.word	0x20018988
 800aa28:	20018ba4 	.word	0x20018ba4
 800aa2c:	200188f8 	.word	0x200188f8
 800aa30:	200189ac 	.word	0x200189ac
 800aa34:	200188f4 	.word	0x200188f4
 800aa38:	200188ec 	.word	0x200188ec
 800aa3c:	20018bf0 	.word	0x20018bf0
 800aa40:	200188f0 	.word	0x200188f0
 800aa44:	20018bc8 	.word	0x20018bc8

0800aa48 <ReadMotorCurrentTask>:
	}
	osThreadTerminate(NULL);
}

void ReadMotorCurrentTask(void const * argument){
 800aa48:	b590      	push	{r4, r7, lr}
 800aa4a:	b087      	sub	sp, #28
 800aa4c:	af00      	add	r7, sp, #0
 800aa4e:	6078      	str	r0, [r7, #4]

	const float VoltageIdle = 2.5;
 800aa50:	4b23      	ldr	r3, [pc, #140]	; (800aae0 <ReadMotorCurrentTask+0x98>)
 800aa52:	617b      	str	r3, [r7, #20]
	const float VoltPerAmp = 0.02;
 800aa54:	4b23      	ldr	r3, [pc, #140]	; (800aae4 <ReadMotorCurrentTask+0x9c>)
 800aa56:	613b      	str	r3, [r7, #16]
	while(1)
	{
		uint16_t buf [2];

		HAL_ADC_Start_DMA(&hadc3 ,(uint32_t*)buf , 1);
 800aa58:	f107 0308 	add.w	r3, r7, #8
 800aa5c:	2201      	movs	r2, #1
 800aa5e:	4619      	mov	r1, r3
 800aa60:	4821      	ldr	r0, [pc, #132]	; (800aae8 <ReadMotorCurrentTask+0xa0>)
 800aa62:	f7f6 fc05 	bl	8001270 <HAL_ADC_Start_DMA>
		if ( xSemaphoreTake( Semaphore_ADC_motor_curr, portMAX_DELAY)  != pdTRUE)
 800aa66:	4b21      	ldr	r3, [pc, #132]	; (800aaec <ReadMotorCurrentTask+0xa4>)
 800aa68:	6818      	ldr	r0, [r3, #0]
 800aa6a:	2300      	movs	r3, #0
 800aa6c:	f04f 32ff 	mov.w	r2, #4294967295
 800aa70:	2100      	movs	r1, #0
 800aa72:	f7fd ff25 	bl	80088c0 <xQueueGenericReceive>
		{

		}
		float MotorCurrentVoltageSensed = buf[0] * ADCunit * (((MotorCurr_R1 + MotorCurr_R2) / ((float)MotorCurr_R2)));
 800aa76:	893b      	ldrh	r3, [r7, #8]
 800aa78:	4618      	mov	r0, r3
 800aa7a:	f7f5 fd1b 	bl	80004b4 <__aeabi_i2d>
 800aa7e:	a314      	add	r3, pc, #80	; (adr r3, 800aad0 <ReadMotorCurrentTask+0x88>)
 800aa80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa84:	f7f5 fd7c 	bl	8000580 <__aeabi_dmul>
 800aa88:	4603      	mov	r3, r0
 800aa8a:	460c      	mov	r4, r1
 800aa8c:	4618      	mov	r0, r3
 800aa8e:	4621      	mov	r1, r4
 800aa90:	a311      	add	r3, pc, #68	; (adr r3, 800aad8 <ReadMotorCurrentTask+0x90>)
 800aa92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa96:	f7f5 fd73 	bl	8000580 <__aeabi_dmul>
 800aa9a:	4603      	mov	r3, r0
 800aa9c:	460c      	mov	r4, r1
 800aa9e:	4618      	mov	r0, r3
 800aaa0:	4621      	mov	r1, r4
 800aaa2:	f7f6 f82f 	bl	8000b04 <__aeabi_d2f>
 800aaa6:	4603      	mov	r3, r0
 800aaa8:	60fb      	str	r3, [r7, #12]
		MotorCurrent = (MotorCurrentVoltageSensed - VoltageIdle) / (float)VoltPerAmp ;
 800aaaa:	ed97 7a03 	vldr	s14, [r7, #12]
 800aaae:	edd7 7a05 	vldr	s15, [r7, #20]
 800aab2:	ee77 6a67 	vsub.f32	s13, s14, s15
 800aab6:	ed97 7a04 	vldr	s14, [r7, #16]
 800aaba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800aabe:	4b0c      	ldr	r3, [pc, #48]	; (800aaf0 <ReadMotorCurrentTask+0xa8>)
 800aac0:	edc3 7a00 	vstr	s15, [r3]

		osDelay(15);
 800aac4:	200f      	movs	r0, #15
 800aac6:	f7fc fd67 	bl	8007598 <osDelay>
	{
 800aaca:	e7c5      	b.n	800aa58 <ReadMotorCurrentTask+0x10>
 800aacc:	f3af 8000 	nop.w
 800aad0:	66666666 	.word	0x66666666
 800aad4:	3f4a6666 	.word	0x3f4a6666
 800aad8:	00000000 	.word	0x00000000
 800aadc:	3ff9c245 	.word	0x3ff9c245
 800aae0:	40200000 	.word	0x40200000
 800aae4:	3ca3d70a 	.word	0x3ca3d70a
 800aae8:	20019ac0 	.word	0x20019ac0
 800aaec:	2001963c 	.word	0x2001963c
 800aaf0:	2001909c 	.word	0x2001909c

0800aaf4 <HAL_ADC_ConvCpltCallback>:
	}
	osThreadTerminate(NULL);
}


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 800aaf4:	b580      	push	{r7, lr}
 800aaf6:	b082      	sub	sp, #8
 800aaf8:	af00      	add	r7, sp, #0
 800aafa:	6078      	str	r0, [r7, #4]
	if( hadc->Instance == ADC1)
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	4a12      	ldr	r2, [pc, #72]	; (800ab4c <HAL_ADC_ConvCpltCallback+0x58>)
 800ab02:	4293      	cmp	r3, r2
 800ab04:	d106      	bne.n	800ab14 <HAL_ADC_ConvCpltCallback+0x20>
	{
		xSemaphoreGiveFromISR( Semaphore_ADC_batteries, pdFALSE);
 800ab06:	4b12      	ldr	r3, [pc, #72]	; (800ab50 <HAL_ADC_ConvCpltCallback+0x5c>)
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	2100      	movs	r1, #0
 800ab0c:	4618      	mov	r0, r3
 800ab0e:	f7fd fe4d 	bl	80087ac <xQueueGiveFromISR>
	}
	else if( hadc->Instance == ADC3)
	{
		xSemaphoreGiveFromISR( Semaphore_ADC_motor_curr, pdFALSE);
	}
}
 800ab12:	e016      	b.n	800ab42 <HAL_ADC_ConvCpltCallback+0x4e>
	else if( hadc->Instance == ADC2)
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	4a0e      	ldr	r2, [pc, #56]	; (800ab54 <HAL_ADC_ConvCpltCallback+0x60>)
 800ab1a:	4293      	cmp	r3, r2
 800ab1c:	d106      	bne.n	800ab2c <HAL_ADC_ConvCpltCallback+0x38>
		xSemaphoreGiveFromISR( Semaphore_ADC_dist_sensors, pdFALSE);
 800ab1e:	4b0e      	ldr	r3, [pc, #56]	; (800ab58 <HAL_ADC_ConvCpltCallback+0x64>)
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	2100      	movs	r1, #0
 800ab24:	4618      	mov	r0, r3
 800ab26:	f7fd fe41 	bl	80087ac <xQueueGiveFromISR>
}
 800ab2a:	e00a      	b.n	800ab42 <HAL_ADC_ConvCpltCallback+0x4e>
	else if( hadc->Instance == ADC3)
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	4a0a      	ldr	r2, [pc, #40]	; (800ab5c <HAL_ADC_ConvCpltCallback+0x68>)
 800ab32:	4293      	cmp	r3, r2
 800ab34:	d105      	bne.n	800ab42 <HAL_ADC_ConvCpltCallback+0x4e>
		xSemaphoreGiveFromISR( Semaphore_ADC_motor_curr, pdFALSE);
 800ab36:	4b0a      	ldr	r3, [pc, #40]	; (800ab60 <HAL_ADC_ConvCpltCallback+0x6c>)
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	2100      	movs	r1, #0
 800ab3c:	4618      	mov	r0, r3
 800ab3e:	f7fd fe35 	bl	80087ac <xQueueGiveFromISR>
}
 800ab42:	bf00      	nop
 800ab44:	3708      	adds	r7, #8
 800ab46:	46bd      	mov	sp, r7
 800ab48:	bd80      	pop	{r7, pc}
 800ab4a:	bf00      	nop
 800ab4c:	40012000 	.word	0x40012000
 800ab50:	20019700 	.word	0x20019700
 800ab54:	40012100 	.word	0x40012100
 800ab58:	20019a10 	.word	0x20019a10
 800ab5c:	40012200 	.word	0x40012200
 800ab60:	2001963c 	.word	0x2001963c

0800ab64 <InterpolateDistance>:

float InterpolateDistance(uint16_t MeasuredVoltage , uint8_t sensortype){
 800ab64:	b580      	push	{r7, lr}
 800ab66:	b0bc      	sub	sp, #240	; 0xf0
 800ab68:	af00      	add	r7, sp, #0
 800ab6a:	4603      	mov	r3, r0
 800ab6c:	460a      	mov	r2, r1
 800ab6e:	80fb      	strh	r3, [r7, #6]
 800ab70:	4613      	mov	r3, r2
 800ab72:	717b      	strb	r3, [r7, #5]

	#define NUM_OF_DATA 14
	const float SensorCharacteristic[2][NUM_OF_DATA][2] =
 800ab74:	4a75      	ldr	r2, [pc, #468]	; (800ad4c <InterpolateDistance+0x1e8>)
 800ab76:	f107 0308 	add.w	r3, r7, #8
 800ab7a:	4611      	mov	r1, r2
 800ab7c:	22e0      	movs	r2, #224	; 0xe0
 800ab7e:	4618      	mov	r0, r3
 800ab80:	f006 f880 	bl	8010c84 <memcpy>
			{150  , 267},
		}
	};

	//szlsrtkek lekezelse
	if( MeasuredVoltage < SensorCharacteristic[sensortype][NUM_OF_DATA-1][1])
 800ab84:	88fb      	ldrh	r3, [r7, #6]
 800ab86:	ee07 3a90 	vmov	s15, r3
 800ab8a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ab8e:	797a      	ldrb	r2, [r7, #5]
 800ab90:	4613      	mov	r3, r2
 800ab92:	00db      	lsls	r3, r3, #3
 800ab94:	1a9b      	subs	r3, r3, r2
 800ab96:	011b      	lsls	r3, r3, #4
 800ab98:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 800ab9c:	4413      	add	r3, r2
 800ab9e:	3b7c      	subs	r3, #124	; 0x7c
 800aba0:	edd3 7a00 	vldr	s15, [r3]
 800aba4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800aba8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800abac:	d50a      	bpl.n	800abc4 <InterpolateDistance+0x60>
	{
		return SensorCharacteristic[sensortype][NUM_OF_DATA-1][0];
 800abae:	797a      	ldrb	r2, [r7, #5]
 800abb0:	4613      	mov	r3, r2
 800abb2:	00db      	lsls	r3, r3, #3
 800abb4:	1a9b      	subs	r3, r3, r2
 800abb6:	011b      	lsls	r3, r3, #4
 800abb8:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 800abbc:	4413      	add	r3, r2
 800abbe:	3b80      	subs	r3, #128	; 0x80
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	e0bb      	b.n	800ad3c <InterpolateDistance+0x1d8>
		//return 0;
	}
	if( MeasuredVoltage > SensorCharacteristic[sensortype][0][1])
 800abc4:	88fb      	ldrh	r3, [r7, #6]
 800abc6:	ee07 3a90 	vmov	s15, r3
 800abca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800abce:	797a      	ldrb	r2, [r7, #5]
 800abd0:	4613      	mov	r3, r2
 800abd2:	00db      	lsls	r3, r3, #3
 800abd4:	1a9b      	subs	r3, r3, r2
 800abd6:	011b      	lsls	r3, r3, #4
 800abd8:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 800abdc:	4413      	add	r3, r2
 800abde:	3be4      	subs	r3, #228	; 0xe4
 800abe0:	edd3 7a00 	vldr	s15, [r3]
 800abe4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800abe8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800abec:	dd0a      	ble.n	800ac04 <InterpolateDistance+0xa0>
	{
		return SensorCharacteristic[sensortype][0][0];
 800abee:	797a      	ldrb	r2, [r7, #5]
 800abf0:	4613      	mov	r3, r2
 800abf2:	00db      	lsls	r3, r3, #3
 800abf4:	1a9b      	subs	r3, r3, r2
 800abf6:	011b      	lsls	r3, r3, #4
 800abf8:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 800abfc:	4413      	add	r3, r2
 800abfe:	3be8      	subs	r3, #232	; 0xe8
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	e09b      	b.n	800ad3c <InterpolateDistance+0x1d8>
		//return 0;
	}

	//index szmts
	int index;
	for( index = NUM_OF_DATA-1 ; (MeasuredVoltage > SensorCharacteristic[sensortype][index][1]) && (index > 0); index-- );
 800ac04:	230d      	movs	r3, #13
 800ac06:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800ac0a:	e004      	b.n	800ac16 <InterpolateDistance+0xb2>
 800ac0c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800ac10:	3b01      	subs	r3, #1
 800ac12:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800ac16:	88fb      	ldrh	r3, [r7, #6]
 800ac18:	ee07 3a90 	vmov	s15, r3
 800ac1c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ac20:	797a      	ldrb	r2, [r7, #5]
 800ac22:	4613      	mov	r3, r2
 800ac24:	00db      	lsls	r3, r3, #3
 800ac26:	1a9b      	subs	r3, r3, r2
 800ac28:	005b      	lsls	r3, r3, #1
 800ac2a:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 800ac2e:	4413      	add	r3, r2
 800ac30:	00db      	lsls	r3, r3, #3
 800ac32:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 800ac36:	4413      	add	r3, r2
 800ac38:	3be4      	subs	r3, #228	; 0xe4
 800ac3a:	edd3 7a00 	vldr	s15, [r3]
 800ac3e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ac42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac46:	dd03      	ble.n	800ac50 <InterpolateDistance+0xec>
 800ac48:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	dcdd      	bgt.n	800ac0c <InterpolateDistance+0xa8>
	index++;
 800ac50:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800ac54:	3301      	adds	r3, #1
 800ac56:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec

	//lineris interpolci
	float distance = (MeasuredVoltage - SensorCharacteristic[sensortype][index][1]) *
 800ac5a:	88fb      	ldrh	r3, [r7, #6]
 800ac5c:	ee07 3a90 	vmov	s15, r3
 800ac60:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ac64:	797a      	ldrb	r2, [r7, #5]
 800ac66:	4613      	mov	r3, r2
 800ac68:	00db      	lsls	r3, r3, #3
 800ac6a:	1a9b      	subs	r3, r3, r2
 800ac6c:	005b      	lsls	r3, r3, #1
 800ac6e:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 800ac72:	4413      	add	r3, r2
 800ac74:	00db      	lsls	r3, r3, #3
 800ac76:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 800ac7a:	4413      	add	r3, r2
 800ac7c:	3be4      	subs	r3, #228	; 0xe4
 800ac7e:	edd3 7a00 	vldr	s15, [r3]
 800ac82:	ee37 7a67 	vsub.f32	s14, s14, s15
					(SensorCharacteristic[sensortype][index-1][0] - SensorCharacteristic[sensortype][index][0]) /
 800ac86:	797a      	ldrb	r2, [r7, #5]
 800ac88:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800ac8c:	1e59      	subs	r1, r3, #1
 800ac8e:	4613      	mov	r3, r2
 800ac90:	00db      	lsls	r3, r3, #3
 800ac92:	1a9b      	subs	r3, r3, r2
 800ac94:	005b      	lsls	r3, r3, #1
 800ac96:	440b      	add	r3, r1
 800ac98:	00db      	lsls	r3, r3, #3
 800ac9a:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 800ac9e:	4413      	add	r3, r2
 800aca0:	3be8      	subs	r3, #232	; 0xe8
 800aca2:	edd3 6a00 	vldr	s13, [r3]
 800aca6:	797a      	ldrb	r2, [r7, #5]
 800aca8:	4613      	mov	r3, r2
 800acaa:	00db      	lsls	r3, r3, #3
 800acac:	1a9b      	subs	r3, r3, r2
 800acae:	005b      	lsls	r3, r3, #1
 800acb0:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 800acb4:	4413      	add	r3, r2
 800acb6:	00db      	lsls	r3, r3, #3
 800acb8:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 800acbc:	4413      	add	r3, r2
 800acbe:	3be8      	subs	r3, #232	; 0xe8
 800acc0:	edd3 7a00 	vldr	s15, [r3]
 800acc4:	ee76 7ae7 	vsub.f32	s15, s13, s15
	float distance = (MeasuredVoltage - SensorCharacteristic[sensortype][index][1]) *
 800acc8:	ee67 6a27 	vmul.f32	s13, s14, s15
					(SensorCharacteristic[sensortype][index-1][1] - SensorCharacteristic[sensortype][index][1]) +
 800accc:	797a      	ldrb	r2, [r7, #5]
 800acce:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800acd2:	1e59      	subs	r1, r3, #1
 800acd4:	4613      	mov	r3, r2
 800acd6:	00db      	lsls	r3, r3, #3
 800acd8:	1a9b      	subs	r3, r3, r2
 800acda:	005b      	lsls	r3, r3, #1
 800acdc:	440b      	add	r3, r1
 800acde:	00db      	lsls	r3, r3, #3
 800ace0:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 800ace4:	4413      	add	r3, r2
 800ace6:	3be4      	subs	r3, #228	; 0xe4
 800ace8:	ed93 7a00 	vldr	s14, [r3]
 800acec:	797a      	ldrb	r2, [r7, #5]
 800acee:	4613      	mov	r3, r2
 800acf0:	00db      	lsls	r3, r3, #3
 800acf2:	1a9b      	subs	r3, r3, r2
 800acf4:	005b      	lsls	r3, r3, #1
 800acf6:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 800acfa:	4413      	add	r3, r2
 800acfc:	00db      	lsls	r3, r3, #3
 800acfe:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 800ad02:	4413      	add	r3, r2
 800ad04:	3be4      	subs	r3, #228	; 0xe4
 800ad06:	edd3 7a00 	vldr	s15, [r3]
 800ad0a:	ee77 7a67 	vsub.f32	s15, s14, s15
					(SensorCharacteristic[sensortype][index-1][0] - SensorCharacteristic[sensortype][index][0]) /
 800ad0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
					SensorCharacteristic[sensortype][index][0];
 800ad12:	797a      	ldrb	r2, [r7, #5]
 800ad14:	4613      	mov	r3, r2
 800ad16:	00db      	lsls	r3, r3, #3
 800ad18:	1a9b      	subs	r3, r3, r2
 800ad1a:	005b      	lsls	r3, r3, #1
 800ad1c:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 800ad20:	4413      	add	r3, r2
 800ad22:	00db      	lsls	r3, r3, #3
 800ad24:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 800ad28:	4413      	add	r3, r2
 800ad2a:	3be8      	subs	r3, #232	; 0xe8
 800ad2c:	edd3 7a00 	vldr	s15, [r3]
	float distance = (MeasuredVoltage - SensorCharacteristic[sensortype][index][1]) *
 800ad30:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ad34:	edc7 7a3a 	vstr	s15, [r7, #232]	; 0xe8
	return distance;
 800ad38:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800ad3c:	ee07 3a90 	vmov	s15, r3
}
 800ad40:	eeb0 0a67 	vmov.f32	s0, s15
 800ad44:	37f0      	adds	r7, #240	; 0xf0
 800ad46:	46bd      	mov	sp, r7
 800ad48:	bd80      	pop	{r7, pc}
 800ad4a:	bf00      	nop
 800ad4c:	080110f0 	.word	0x080110f0

0800ad50 <MovingAverage>:

void MovingAverage(){
 800ad50:	b480      	push	{r7}
 800ad52:	b085      	sub	sp, #20
 800ad54:	af00      	add	r7, sp, #0
	static float PreviousDistancesFrontShort [N]= {32.5 ,32.5 ,32.5};
	static float PreviousDistancesFrontLong [N]= {150 ,150 ,150};
	static int index = 0;

	//j rtkek trolsa
	index++;
 800ad56:	4b6a      	ldr	r3, [pc, #424]	; (800af00 <MovingAverage+0x1b0>)
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	3301      	adds	r3, #1
 800ad5c:	4a68      	ldr	r2, [pc, #416]	; (800af00 <MovingAverage+0x1b0>)
 800ad5e:	6013      	str	r3, [r2, #0]
	if( index == N)
 800ad60:	4b67      	ldr	r3, [pc, #412]	; (800af00 <MovingAverage+0x1b0>)
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	2b03      	cmp	r3, #3
 800ad66:	d102      	bne.n	800ad6e <MovingAverage+0x1e>
	{
		index = 0;
 800ad68:	4b65      	ldr	r3, [pc, #404]	; (800af00 <MovingAverage+0x1b0>)
 800ad6a:	2200      	movs	r2, #0
 800ad6c:	601a      	str	r2, [r3, #0]
	}
	PreviousDistancesLeft[index] = DistanceLeftRaw;
 800ad6e:	4b64      	ldr	r3, [pc, #400]	; (800af00 <MovingAverage+0x1b0>)
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	4a64      	ldr	r2, [pc, #400]	; (800af04 <MovingAverage+0x1b4>)
 800ad74:	6812      	ldr	r2, [r2, #0]
 800ad76:	4964      	ldr	r1, [pc, #400]	; (800af08 <MovingAverage+0x1b8>)
 800ad78:	009b      	lsls	r3, r3, #2
 800ad7a:	440b      	add	r3, r1
 800ad7c:	601a      	str	r2, [r3, #0]
	PreviousDistancesRight[index] = DistanceRightRaw;
 800ad7e:	4b60      	ldr	r3, [pc, #384]	; (800af00 <MovingAverage+0x1b0>)
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	4a62      	ldr	r2, [pc, #392]	; (800af0c <MovingAverage+0x1bc>)
 800ad84:	6812      	ldr	r2, [r2, #0]
 800ad86:	4962      	ldr	r1, [pc, #392]	; (800af10 <MovingAverage+0x1c0>)
 800ad88:	009b      	lsls	r3, r3, #2
 800ad8a:	440b      	add	r3, r1
 800ad8c:	601a      	str	r2, [r3, #0]
	PreviousDistancesFrontShort[index] = DistanceFrontShortRaw;
 800ad8e:	4b5c      	ldr	r3, [pc, #368]	; (800af00 <MovingAverage+0x1b0>)
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	4a60      	ldr	r2, [pc, #384]	; (800af14 <MovingAverage+0x1c4>)
 800ad94:	6812      	ldr	r2, [r2, #0]
 800ad96:	4960      	ldr	r1, [pc, #384]	; (800af18 <MovingAverage+0x1c8>)
 800ad98:	009b      	lsls	r3, r3, #2
 800ad9a:	440b      	add	r3, r1
 800ad9c:	601a      	str	r2, [r3, #0]
	PreviousDistancesFrontLong[index] = DistanceFrontLongRaw;
 800ad9e:	4b58      	ldr	r3, [pc, #352]	; (800af00 <MovingAverage+0x1b0>)
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	4a5e      	ldr	r2, [pc, #376]	; (800af1c <MovingAverage+0x1cc>)
 800ada4:	6812      	ldr	r2, [r2, #0]
 800ada6:	495e      	ldr	r1, [pc, #376]	; (800af20 <MovingAverage+0x1d0>)
 800ada8:	009b      	lsls	r3, r3, #2
 800adaa:	440b      	add	r3, r1
 800adac:	601a      	str	r2, [r3, #0]

	//tlagols
	DistanceLeftAvg = 0;
 800adae:	4b5d      	ldr	r3, [pc, #372]	; (800af24 <MovingAverage+0x1d4>)
 800adb0:	f04f 0200 	mov.w	r2, #0
 800adb4:	601a      	str	r2, [r3, #0]
	for(int i = 0 ; i < N ; i++)
 800adb6:	2300      	movs	r3, #0
 800adb8:	60fb      	str	r3, [r7, #12]
 800adba:	e010      	b.n	800adde <MovingAverage+0x8e>
	{
		DistanceLeftAvg += PreviousDistancesLeft[i];
 800adbc:	4a52      	ldr	r2, [pc, #328]	; (800af08 <MovingAverage+0x1b8>)
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	009b      	lsls	r3, r3, #2
 800adc2:	4413      	add	r3, r2
 800adc4:	ed93 7a00 	vldr	s14, [r3]
 800adc8:	4b56      	ldr	r3, [pc, #344]	; (800af24 <MovingAverage+0x1d4>)
 800adca:	edd3 7a00 	vldr	s15, [r3]
 800adce:	ee77 7a27 	vadd.f32	s15, s14, s15
 800add2:	4b54      	ldr	r3, [pc, #336]	; (800af24 <MovingAverage+0x1d4>)
 800add4:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0 ; i < N ; i++)
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	3301      	adds	r3, #1
 800addc:	60fb      	str	r3, [r7, #12]
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	2b02      	cmp	r3, #2
 800ade2:	ddeb      	ble.n	800adbc <MovingAverage+0x6c>
	}
	DistanceLeftAvg /= N;
 800ade4:	4b4f      	ldr	r3, [pc, #316]	; (800af24 <MovingAverage+0x1d4>)
 800ade6:	ed93 7a00 	vldr	s14, [r3]
 800adea:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800adee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800adf2:	4b4c      	ldr	r3, [pc, #304]	; (800af24 <MovingAverage+0x1d4>)
 800adf4:	edc3 7a00 	vstr	s15, [r3]


	DistanceRightAvg = 0;
 800adf8:	4b4b      	ldr	r3, [pc, #300]	; (800af28 <MovingAverage+0x1d8>)
 800adfa:	f04f 0200 	mov.w	r2, #0
 800adfe:	601a      	str	r2, [r3, #0]
	for(int i = 0 ; i < N ; i++)
 800ae00:	2300      	movs	r3, #0
 800ae02:	60bb      	str	r3, [r7, #8]
 800ae04:	e010      	b.n	800ae28 <MovingAverage+0xd8>
	{
		DistanceRightAvg += PreviousDistancesRight[i];
 800ae06:	4a42      	ldr	r2, [pc, #264]	; (800af10 <MovingAverage+0x1c0>)
 800ae08:	68bb      	ldr	r3, [r7, #8]
 800ae0a:	009b      	lsls	r3, r3, #2
 800ae0c:	4413      	add	r3, r2
 800ae0e:	ed93 7a00 	vldr	s14, [r3]
 800ae12:	4b45      	ldr	r3, [pc, #276]	; (800af28 <MovingAverage+0x1d8>)
 800ae14:	edd3 7a00 	vldr	s15, [r3]
 800ae18:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ae1c:	4b42      	ldr	r3, [pc, #264]	; (800af28 <MovingAverage+0x1d8>)
 800ae1e:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0 ; i < N ; i++)
 800ae22:	68bb      	ldr	r3, [r7, #8]
 800ae24:	3301      	adds	r3, #1
 800ae26:	60bb      	str	r3, [r7, #8]
 800ae28:	68bb      	ldr	r3, [r7, #8]
 800ae2a:	2b02      	cmp	r3, #2
 800ae2c:	ddeb      	ble.n	800ae06 <MovingAverage+0xb6>
	}
	DistanceRightAvg /= N;
 800ae2e:	4b3e      	ldr	r3, [pc, #248]	; (800af28 <MovingAverage+0x1d8>)
 800ae30:	ed93 7a00 	vldr	s14, [r3]
 800ae34:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800ae38:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ae3c:	4b3a      	ldr	r3, [pc, #232]	; (800af28 <MovingAverage+0x1d8>)
 800ae3e:	edc3 7a00 	vstr	s15, [r3]

	if( MovAvgFrontEnabled )
 800ae42:	4b3a      	ldr	r3, [pc, #232]	; (800af2c <MovingAverage+0x1dc>)
 800ae44:	781b      	ldrb	r3, [r3, #0]
 800ae46:	b2db      	uxtb	r3, r3
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d04a      	beq.n	800aee2 <MovingAverage+0x192>
	{
		DistanceFrontShortAvg = 0;
 800ae4c:	4b38      	ldr	r3, [pc, #224]	; (800af30 <MovingAverage+0x1e0>)
 800ae4e:	f04f 0200 	mov.w	r2, #0
 800ae52:	601a      	str	r2, [r3, #0]
		for(int i = 0 ; i < N ; i++)
 800ae54:	2300      	movs	r3, #0
 800ae56:	607b      	str	r3, [r7, #4]
 800ae58:	e010      	b.n	800ae7c <MovingAverage+0x12c>
		{
			DistanceFrontShortAvg += PreviousDistancesFrontShort[i];
 800ae5a:	4a2f      	ldr	r2, [pc, #188]	; (800af18 <MovingAverage+0x1c8>)
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	009b      	lsls	r3, r3, #2
 800ae60:	4413      	add	r3, r2
 800ae62:	ed93 7a00 	vldr	s14, [r3]
 800ae66:	4b32      	ldr	r3, [pc, #200]	; (800af30 <MovingAverage+0x1e0>)
 800ae68:	edd3 7a00 	vldr	s15, [r3]
 800ae6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ae70:	4b2f      	ldr	r3, [pc, #188]	; (800af30 <MovingAverage+0x1e0>)
 800ae72:	edc3 7a00 	vstr	s15, [r3]
		for(int i = 0 ; i < N ; i++)
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	3301      	adds	r3, #1
 800ae7a:	607b      	str	r3, [r7, #4]
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	2b02      	cmp	r3, #2
 800ae80:	ddeb      	ble.n	800ae5a <MovingAverage+0x10a>
		}
		DistanceFrontShortAvg /= N;
 800ae82:	4b2b      	ldr	r3, [pc, #172]	; (800af30 <MovingAverage+0x1e0>)
 800ae84:	ed93 7a00 	vldr	s14, [r3]
 800ae88:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800ae8c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ae90:	4b27      	ldr	r3, [pc, #156]	; (800af30 <MovingAverage+0x1e0>)
 800ae92:	edc3 7a00 	vstr	s15, [r3]

		DistanceFrontLongAvg = 0;
 800ae96:	4b27      	ldr	r3, [pc, #156]	; (800af34 <MovingAverage+0x1e4>)
 800ae98:	f04f 0200 	mov.w	r2, #0
 800ae9c:	601a      	str	r2, [r3, #0]
		for(int i = 0 ; i < N ; i++)
 800ae9e:	2300      	movs	r3, #0
 800aea0:	603b      	str	r3, [r7, #0]
 800aea2:	e010      	b.n	800aec6 <MovingAverage+0x176>
		{
			DistanceFrontLongAvg += PreviousDistancesFrontLong[i];
 800aea4:	4a1e      	ldr	r2, [pc, #120]	; (800af20 <MovingAverage+0x1d0>)
 800aea6:	683b      	ldr	r3, [r7, #0]
 800aea8:	009b      	lsls	r3, r3, #2
 800aeaa:	4413      	add	r3, r2
 800aeac:	ed93 7a00 	vldr	s14, [r3]
 800aeb0:	4b20      	ldr	r3, [pc, #128]	; (800af34 <MovingAverage+0x1e4>)
 800aeb2:	edd3 7a00 	vldr	s15, [r3]
 800aeb6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800aeba:	4b1e      	ldr	r3, [pc, #120]	; (800af34 <MovingAverage+0x1e4>)
 800aebc:	edc3 7a00 	vstr	s15, [r3]
		for(int i = 0 ; i < N ; i++)
 800aec0:	683b      	ldr	r3, [r7, #0]
 800aec2:	3301      	adds	r3, #1
 800aec4:	603b      	str	r3, [r7, #0]
 800aec6:	683b      	ldr	r3, [r7, #0]
 800aec8:	2b02      	cmp	r3, #2
 800aeca:	ddeb      	ble.n	800aea4 <MovingAverage+0x154>
		}
		DistanceFrontLongAvg /= N;
 800aecc:	4b19      	ldr	r3, [pc, #100]	; (800af34 <MovingAverage+0x1e4>)
 800aece:	ed93 7a00 	vldr	s14, [r3]
 800aed2:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800aed6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800aeda:	4b16      	ldr	r3, [pc, #88]	; (800af34 <MovingAverage+0x1e4>)
 800aedc:	edc3 7a00 	vstr	s15, [r3]
	{
		DistanceFrontShortAvg = DistanceFrontShortRaw;
		DistanceFrontLongAvg = DistanceFrontLongRaw;
	}

}
 800aee0:	e007      	b.n	800aef2 <MovingAverage+0x1a2>
		DistanceFrontShortAvg = DistanceFrontShortRaw;
 800aee2:	4b0c      	ldr	r3, [pc, #48]	; (800af14 <MovingAverage+0x1c4>)
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	4a12      	ldr	r2, [pc, #72]	; (800af30 <MovingAverage+0x1e0>)
 800aee8:	6013      	str	r3, [r2, #0]
		DistanceFrontLongAvg = DistanceFrontLongRaw;
 800aeea:	4b0c      	ldr	r3, [pc, #48]	; (800af1c <MovingAverage+0x1cc>)
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	4a11      	ldr	r2, [pc, #68]	; (800af34 <MovingAverage+0x1e4>)
 800aef0:	6013      	str	r3, [r2, #0]
}
 800aef2:	bf00      	nop
 800aef4:	3714      	adds	r7, #20
 800aef6:	46bd      	mov	sp, r7
 800aef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aefc:	4770      	bx	lr
 800aefe:	bf00      	nop
 800af00:	200188fc 	.word	0x200188fc
 800af04:	20018ba4 	.word	0x20018ba4
 800af08:	20000004 	.word	0x20000004
 800af0c:	20019098 	.word	0x20019098
 800af10:	20000010 	.word	0x20000010
 800af14:	20018bd8 	.word	0x20018bd8
 800af18:	2000001c 	.word	0x2000001c
 800af1c:	20018988 	.word	0x20018988
 800af20:	20000028 	.word	0x20000028
 800af24:	200188ec 	.word	0x200188ec
 800af28:	200188f0 	.word	0x200188f0
 800af2c:	20018bbc 	.word	0x20018bbc
 800af30:	200188f4 	.word	0x200188f4
 800af34:	200188f8 	.word	0x200188f8

0800af38 <ObstacleHypotheser>:

void ObstacleHypotheser()
{
 800af38:	b598      	push	{r3, r4, r7, lr}
 800af3a:	af00      	add	r7, sp, #0
	//
	LeftDistances[0] = LeftDistances[1];
 800af3c:	4b5d      	ldr	r3, [pc, #372]	; (800b0b4 <ObstacleHypotheser+0x17c>)
 800af3e:	685b      	ldr	r3, [r3, #4]
 800af40:	4a5c      	ldr	r2, [pc, #368]	; (800b0b4 <ObstacleHypotheser+0x17c>)
 800af42:	6013      	str	r3, [r2, #0]
	LeftDistances[1] = DistanceLeft;
 800af44:	4b5c      	ldr	r3, [pc, #368]	; (800b0b8 <ObstacleHypotheser+0x180>)
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	4a5a      	ldr	r2, [pc, #360]	; (800b0b4 <ObstacleHypotheser+0x17c>)
 800af4a:	6053      	str	r3, [r2, #4]

	RightDistances[0] = RightDistances[1];
 800af4c:	4b5b      	ldr	r3, [pc, #364]	; (800b0bc <ObstacleHypotheser+0x184>)
 800af4e:	685b      	ldr	r3, [r3, #4]
 800af50:	4a5a      	ldr	r2, [pc, #360]	; (800b0bc <ObstacleHypotheser+0x184>)
 800af52:	6013      	str	r3, [r2, #0]
	RightDistances[1] = DistanceRight;
 800af54:	4b5a      	ldr	r3, [pc, #360]	; (800b0c0 <ObstacleHypotheser+0x188>)
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	4a58      	ldr	r2, [pc, #352]	; (800b0bc <ObstacleHypotheser+0x184>)
 800af5a:	6053      	str	r3, [r2, #4]

	if( (LeftDistances[0] < 28.0) && (LeftDistances[1] < 28.0) )	//ha mindkt mintavtelben volt baloldalon fal
 800af5c:	4b55      	ldr	r3, [pc, #340]	; (800b0b4 <ObstacleHypotheser+0x17c>)
 800af5e:	edd3 7a00 	vldr	s15, [r3]
 800af62:	eeb3 7a0c 	vmov.f32	s14, #60	; 0x41e00000  28.0
 800af66:	eef4 7ac7 	vcmpe.f32	s15, s14
 800af6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af6e:	d52d      	bpl.n	800afcc <ObstacleHypotheser+0x94>
 800af70:	4b50      	ldr	r3, [pc, #320]	; (800b0b4 <ObstacleHypotheser+0x17c>)
 800af72:	edd3 7a01 	vldr	s15, [r3, #4]
 800af76:	eeb3 7a0c 	vmov.f32	s14, #60	; 0x41e00000  28.0
 800af7a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800af7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af82:	d523      	bpl.n	800afcc <ObstacleHypotheser+0x94>
	{
		if( (RightDistances[0] < 28.0) || (RightDistances[1] < 28.0) )	//s legalbb az egyik mintavtelben volt jobboldali is akkor utcasarok
 800af84:	4b4d      	ldr	r3, [pc, #308]	; (800b0bc <ObstacleHypotheser+0x184>)
 800af86:	edd3 7a00 	vldr	s15, [r3]
 800af8a:	eeb3 7a0c 	vmov.f32	s14, #60	; 0x41e00000  28.0
 800af8e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800af92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af96:	d409      	bmi.n	800afac <ObstacleHypotheser+0x74>
 800af98:	4b48      	ldr	r3, [pc, #288]	; (800b0bc <ObstacleHypotheser+0x184>)
 800af9a:	edd3 7a01 	vldr	s15, [r3, #4]
 800af9e:	eeb3 7a0c 	vmov.f32	s14, #60	; 0x41e00000  28.0
 800afa2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800afa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800afaa:	d506      	bpl.n	800afba <ObstacleHypotheser+0x82>
		{
			xEventGroupSetBits(Eventgroup_Triggers , BIT_UTCASAROK );
 800afac:	4b45      	ldr	r3, [pc, #276]	; (800b0c4 <ObstacleHypotheser+0x18c>)
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	2108      	movs	r1, #8
 800afb2:	4618      	mov	r0, r3
 800afb4:	f7fc fc54 	bl	8007860 <xEventGroupSetBits>
 800afb8:	e008      	b.n	800afcc <ObstacleHypotheser+0x94>
		}
		else	//egybknt csak baloldalon van fal teht konvoj
		{
			KonvojDir = 0;
 800afba:	4b43      	ldr	r3, [pc, #268]	; (800b0c8 <ObstacleHypotheser+0x190>)
 800afbc:	2200      	movs	r2, #0
 800afbe:	601a      	str	r2, [r3, #0]
			xEventGroupSetBits(Eventgroup_Triggers , BIT_KONVOJ );
 800afc0:	4b40      	ldr	r3, [pc, #256]	; (800b0c4 <ObstacleHypotheser+0x18c>)
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	2120      	movs	r1, #32
 800afc6:	4618      	mov	r0, r3
 800afc8:	f7fc fc4a 	bl	8007860 <xEventGroupSetBits>
		}
	}
	if( (RightDistances[0] < 28.0) && (RightDistances[1] < 28.0) )	//ha mindkt mintavtelben volt jobboldalon fal
 800afcc:	4b3b      	ldr	r3, [pc, #236]	; (800b0bc <ObstacleHypotheser+0x184>)
 800afce:	edd3 7a00 	vldr	s15, [r3]
 800afd2:	eeb3 7a0c 	vmov.f32	s14, #60	; 0x41e00000  28.0
 800afd6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800afda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800afde:	d52d      	bpl.n	800b03c <ObstacleHypotheser+0x104>
 800afe0:	4b36      	ldr	r3, [pc, #216]	; (800b0bc <ObstacleHypotheser+0x184>)
 800afe2:	edd3 7a01 	vldr	s15, [r3, #4]
 800afe6:	eeb3 7a0c 	vmov.f32	s14, #60	; 0x41e00000  28.0
 800afea:	eef4 7ac7 	vcmpe.f32	s15, s14
 800afee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aff2:	d523      	bpl.n	800b03c <ObstacleHypotheser+0x104>
	{
		if( (LeftDistances[0] < 28.0) || (LeftDistances[1] < 28.0) )	//s legalbb az egyik mintavtelben volt baloldali is akkor utcasarok
 800aff4:	4b2f      	ldr	r3, [pc, #188]	; (800b0b4 <ObstacleHypotheser+0x17c>)
 800aff6:	edd3 7a00 	vldr	s15, [r3]
 800affa:	eeb3 7a0c 	vmov.f32	s14, #60	; 0x41e00000  28.0
 800affe:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b002:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b006:	d409      	bmi.n	800b01c <ObstacleHypotheser+0xe4>
 800b008:	4b2a      	ldr	r3, [pc, #168]	; (800b0b4 <ObstacleHypotheser+0x17c>)
 800b00a:	edd3 7a01 	vldr	s15, [r3, #4]
 800b00e:	eeb3 7a0c 	vmov.f32	s14, #60	; 0x41e00000  28.0
 800b012:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b016:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b01a:	d506      	bpl.n	800b02a <ObstacleHypotheser+0xf2>
		{
			xEventGroupSetBits(Eventgroup_Triggers , BIT_UTCASAROK );
 800b01c:	4b29      	ldr	r3, [pc, #164]	; (800b0c4 <ObstacleHypotheser+0x18c>)
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	2108      	movs	r1, #8
 800b022:	4618      	mov	r0, r3
 800b024:	f7fc fc1c 	bl	8007860 <xEventGroupSetBits>
 800b028:	e008      	b.n	800b03c <ObstacleHypotheser+0x104>
		}
		else	//egybknt csak jobboldalon van fal teht konvoj
		{
			KonvojDir = 1;
 800b02a:	4b27      	ldr	r3, [pc, #156]	; (800b0c8 <ObstacleHypotheser+0x190>)
 800b02c:	2201      	movs	r2, #1
 800b02e:	601a      	str	r2, [r3, #0]
			xEventGroupSetBits(Eventgroup_Triggers , BIT_KONVOJ );
 800b030:	4b24      	ldr	r3, [pc, #144]	; (800b0c4 <ObstacleHypotheser+0x18c>)
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	2120      	movs	r1, #32
 800b036:	4618      	mov	r0, r3
 800b038:	f7fc fc12 	bl	8007860 <xEventGroupSetBits>
	}




	if(DistanceLeftAvg < 25.0 )		//ha mindkt oldalon fal van utcasarkot talltunk
 800b03c:	4b23      	ldr	r3, [pc, #140]	; (800b0cc <ObstacleHypotheser+0x194>)
 800b03e:	edd3 7a00 	vldr	s15, [r3]
 800b042:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 800b046:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b04a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b04e:	d50f      	bpl.n	800b070 <ObstacleHypotheser+0x138>
	{
		if( DistanceRightAvg < 25.0 )
 800b050:	4b1f      	ldr	r3, [pc, #124]	; (800b0d0 <ObstacleHypotheser+0x198>)
 800b052:	edd3 7a00 	vldr	s15, [r3]
 800b056:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 800b05a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b05e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b062:	d505      	bpl.n	800b070 <ObstacleHypotheser+0x138>
		{
			xEventGroupSetBits(Eventgroup_Triggers , BIT_UTCASAROK );
 800b064:	4b17      	ldr	r3, [pc, #92]	; (800b0c4 <ObstacleHypotheser+0x18c>)
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	2108      	movs	r1, #8
 800b06a:	4618      	mov	r0, r3
 800b06c:	f7fc fbf8 	bl	8007860 <xEventGroupSetBits>
		}
	}
	if( abs(DistanceLeftAvg - (KonvojFalTavolsag - LeftSensorFromCenter)) < 2.0  )			//ha csak bal oldalon van fal akkor konvojt talltunk
 800b070:	4b16      	ldr	r3, [pc, #88]	; (800b0cc <ObstacleHypotheser+0x194>)
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	4618      	mov	r0, r3
 800b076:	f7f5 fa2f 	bl	80004d8 <__aeabi_f2d>
 800b07a:	f04f 0200 	mov.w	r2, #0
 800b07e:	4b15      	ldr	r3, [pc, #84]	; (800b0d4 <ObstacleHypotheser+0x19c>)
 800b080:	f7f5 f8ca 	bl	8000218 <__aeabi_dsub>
 800b084:	4603      	mov	r3, r0
 800b086:	460c      	mov	r4, r1
 800b088:	4618      	mov	r0, r3
 800b08a:	4621      	mov	r1, r4
 800b08c:	f7f5 fd12 	bl	8000ab4 <__aeabi_d2iz>
 800b090:	4603      	mov	r3, r0
 800b092:	2b00      	cmp	r3, #0
 800b094:	bfb8      	it	lt
 800b096:	425b      	neglt	r3, r3
 800b098:	4618      	mov	r0, r3
 800b09a:	f7f5 fa0b 	bl	80004b4 <__aeabi_i2d>
 800b09e:	f04f 0200 	mov.w	r2, #0
 800b0a2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b0a6:	f7f5 fcdd 	bl	8000a64 <__aeabi_dcmplt>
 800b0aa:	4603      	mov	r3, r0
 800b0ac:	2b00      	cmp	r3, #0
			//xEventGroupSetBits(Eventgroup_Triggers , BIT_KONVOJ );
		}
	}


}
 800b0ae:	bf00      	nop
 800b0b0:	bd98      	pop	{r3, r4, r7, pc}
 800b0b2:	bf00      	nop
 800b0b4:	20018a60 	.word	0x20018a60
 800b0b8:	20018bf0 	.word	0x20018bf0
 800b0bc:	20018a4c 	.word	0x20018a4c
 800b0c0:	20018bc8 	.word	0x20018bc8
 800b0c4:	20019910 	.word	0x20019910
 800b0c8:	20018a44 	.word	0x20018a44
 800b0cc:	200188ec 	.word	0x200188ec
 800b0d0:	200188f0 	.word	0x200188f0
 800b0d4:	40330000 	.word	0x40330000

0800b0d8 <BTCommunicationTask>:
extern UART_HandleTypeDef huart1;
extern UART_HandleTypeDef huart4;
extern volatile uint8_t hmi_buffer_tx[HMI_BUFF_TX_SIZE];

void BTCommunicationTask(void const * argument)
{
 800b0d8:	b590      	push	{r4, r7, lr}
 800b0da:	b085      	sub	sp, #20
 800b0dc:	af00      	add	r7, sp, #0
 800b0de:	6078      	str	r0, [r7, #4]
	uint32_t TimeElapsedFromStart = HAL_GetTick();
 800b0e0:	f7f5 ff18 	bl	8000f14 <HAL_GetTick>
 800b0e4:	60f8      	str	r0, [r7, #12]
	while(1)
	{
		if(strncmp(bt_buffer_rx, "AT-AB SPPConnectionClosed", 25) == 0)
 800b0e6:	2219      	movs	r2, #25
 800b0e8:	492b      	ldr	r1, [pc, #172]	; (800b198 <BTCommunicationTask+0xc0>)
 800b0ea:	482c      	ldr	r0, [pc, #176]	; (800b19c <BTCommunicationTask+0xc4>)
 800b0ec:	f005 fdd5 	bl	8010c9a <strncmp>
 800b0f0:	4603      	mov	r3, r0
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d105      	bne.n	800b102 <BTCommunicationTask+0x2a>
		{
			BT_CONNECTED = 0x00;	//connected false
 800b0f6:	4b2a      	ldr	r3, [pc, #168]	; (800b1a0 <BTCommunicationTask+0xc8>)
 800b0f8:	2200      	movs	r2, #0
 800b0fa:	701a      	strb	r2, [r3, #0]
			BluetoothFlushRX();
 800b0fc:	f000 f8ca 	bl	800b294 <BluetoothFlushRX>
 800b100:	e046      	b.n	800b190 <BTCommunicationTask+0xb8>
		}
		else if(strncmp(bt_buffer_rx, "AT-AB ConnectionUp", 18) == 0)
 800b102:	2212      	movs	r2, #18
 800b104:	4927      	ldr	r1, [pc, #156]	; (800b1a4 <BTCommunicationTask+0xcc>)
 800b106:	4825      	ldr	r0, [pc, #148]	; (800b19c <BTCommunicationTask+0xc4>)
 800b108:	f005 fdc7 	bl	8010c9a <strncmp>
 800b10c:	4603      	mov	r3, r0
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d105      	bne.n	800b11e <BTCommunicationTask+0x46>
		{
			BT_CONNECTED = 0xFF;	//connected true
 800b112:	4b23      	ldr	r3, [pc, #140]	; (800b1a0 <BTCommunicationTask+0xc8>)
 800b114:	22ff      	movs	r2, #255	; 0xff
 800b116:	701a      	strb	r2, [r3, #0]
			BluetoothFlushRX();
 800b118:	f000 f8bc 	bl	800b294 <BluetoothFlushRX>
 800b11c:	e038      	b.n	800b190 <BTCommunicationTask+0xb8>
		}
		else if(strncmp(bt_buffer_rx, "AT-AB", 5) == 0)
 800b11e:	2205      	movs	r2, #5
 800b120:	4921      	ldr	r1, [pc, #132]	; (800b1a8 <BTCommunicationTask+0xd0>)
 800b122:	481e      	ldr	r0, [pc, #120]	; (800b19c <BTCommunicationTask+0xc4>)
 800b124:	f005 fdb9 	bl	8010c9a <strncmp>
 800b128:	4603      	mov	r3, r0
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d102      	bne.n	800b134 <BTCommunicationTask+0x5c>
		{
			BluetoothFlushRX();
 800b12e:	f000 f8b1 	bl	800b294 <BluetoothFlushRX>
 800b132:	e02d      	b.n	800b190 <BTCommunicationTask+0xb8>
		}
		else if(BT_CONNECTED == 0xFF)	//BT serial port connected
 800b134:	4b1a      	ldr	r3, [pc, #104]	; (800b1a0 <BTCommunicationTask+0xc8>)
 800b136:	781b      	ldrb	r3, [r3, #0]
 800b138:	b2db      	uxtb	r3, r3
 800b13a:	2bff      	cmp	r3, #255	; 0xff
 800b13c:	d128      	bne.n	800b190 <BTCommunicationTask+0xb8>
		{
			CommandParser(bt_buffer_rx , rx_pointer);
 800b13e:	4b1b      	ldr	r3, [pc, #108]	; (800b1ac <BTCommunicationTask+0xd4>)
 800b140:	881b      	ldrh	r3, [r3, #0]
 800b142:	b29b      	uxth	r3, r3
 800b144:	4619      	mov	r1, r3
 800b146:	4815      	ldr	r0, [pc, #84]	; (800b19c <BTCommunicationTask+0xc4>)
 800b148:	f000 f8c4 	bl	800b2d4 <CommandParser>
			BluetoothFlushRX();
 800b14c:	f000 f8a2 	bl	800b294 <BluetoothFlushRX>
			Timestamp++;
 800b150:	4b17      	ldr	r3, [pc, #92]	; (800b1b0 <BTCommunicationTask+0xd8>)
 800b152:	cb18      	ldmia	r3, {r3, r4}
 800b154:	3301      	adds	r3, #1
 800b156:	f144 0400 	adc.w	r4, r4, #0
 800b15a:	4a15      	ldr	r2, [pc, #84]	; (800b1b0 <BTCommunicationTask+0xd8>)
 800b15c:	e882 0018 	stmia.w	r2, {r3, r4}
			TimeBetweenData = HAL_GetTick() - TimeElapsedFromStart;
 800b160:	f7f5 fed8 	bl	8000f14 <HAL_GetTick>
 800b164:	4602      	mov	r2, r0
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	1ad3      	subs	r3, r2, r3
 800b16a:	4a12      	ldr	r2, [pc, #72]	; (800b1b4 <BTCommunicationTask+0xdc>)
 800b16c:	6013      	str	r3, [r2, #0]
			TimeElapsedFromStart = HAL_GetTick();
 800b16e:	f7f5 fed1 	bl	8000f14 <HAL_GetTick>
 800b172:	60f8      	str	r0, [r7, #12]
			if(DebugMode)
 800b174:	4b10      	ldr	r3, [pc, #64]	; (800b1b8 <BTCommunicationTask+0xe0>)
 800b176:	781b      	ldrb	r3, [r3, #0]
 800b178:	b2db      	uxtb	r3, r3
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d108      	bne.n	800b190 <BTCommunicationTask+0xb8>
			{
				//LoadBufferDebug();
			}
			else
			{
				int size = LoadBuffer(bt_buffer_tx);
 800b17e:	480f      	ldr	r0, [pc, #60]	; (800b1bc <BTCommunicationTask+0xe4>)
 800b180:	f000 fc0c 	bl	800b99c <LoadBuffer>
 800b184:	60b8      	str	r0, [r7, #8]
				BluetoothSend(size);
 800b186:	68bb      	ldr	r3, [r7, #8]
 800b188:	b29b      	uxth	r3, r3
 800b18a:	4618      	mov	r0, r3
 800b18c:	f000 f842 	bl	800b214 <BluetoothSend>
		}
		else
		{

		}
		osDelay(100);
 800b190:	2064      	movs	r0, #100	; 0x64
 800b192:	f7fc fa01 	bl	8007598 <osDelay>
		if(strncmp(bt_buffer_rx, "AT-AB SPPConnectionClosed", 25) == 0)
 800b196:	e7a6      	b.n	800b0e6 <BTCommunicationTask+0xe>
 800b198:	080111d0 	.word	0x080111d0
 800b19c:	200189b8 	.word	0x200189b8
 800b1a0:	20018a40 	.word	0x20018a40
 800b1a4:	080111ec 	.word	0x080111ec
 800b1a8:	08011200 	.word	0x08011200
 800b1ac:	20018c0c 	.word	0x20018c0c
 800b1b0:	20018bb0 	.word	0x20018bb0
 800b1b4:	20018a8c 	.word	0x20018a8c
 800b1b8:	200190a4 	.word	0x200190a4
 800b1bc:	20018c10 	.word	0x20018c10

0800b1c0 <BluetoothResetCallback>:
	}
	osThreadTerminate(NULL);
}

void BluetoothResetCallback()
{
 800b1c0:	b580      	push	{r7, lr}
 800b1c2:	af00      	add	r7, sp, #0
	BluetoothInit(&huart1);
 800b1c4:	4802      	ldr	r0, [pc, #8]	; (800b1d0 <BluetoothResetCallback+0x10>)
 800b1c6:	f000 f805 	bl	800b1d4 <BluetoothInit>
}
 800b1ca:	bf00      	nop
 800b1cc:	bd80      	pop	{r7, pc}
 800b1ce:	bf00      	nop
 800b1d0:	20019b70 	.word	0x20019b70

0800b1d4 <BluetoothInit>:

void BluetoothInit(UART_HandleTypeDef * UartHandle)
{
 800b1d4:	b580      	push	{r7, lr}
 800b1d6:	b082      	sub	sp, #8
 800b1d8:	af00      	add	r7, sp, #0
 800b1da:	6078      	str	r0, [r7, #4]
	BtUartHandle = UartHandle;
 800b1dc:	4a09      	ldr	r2, [pc, #36]	; (800b204 <BluetoothInit+0x30>)
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	6013      	str	r3, [r2, #0]
	BluetoothFlushRX();
 800b1e2:	f000 f857 	bl	800b294 <BluetoothFlushRX>
	BluetoothFlushTX();
 800b1e6:	f000 f839 	bl	800b25c <BluetoothFlushTX>
	BT_CONNECTED = 0x00;
 800b1ea:	4b07      	ldr	r3, [pc, #28]	; (800b208 <BluetoothInit+0x34>)
 800b1ec:	2200      	movs	r2, #0
 800b1ee:	701a      	strb	r2, [r3, #0]
	bt_rx = 0;
 800b1f0:	4b06      	ldr	r3, [pc, #24]	; (800b20c <BluetoothInit+0x38>)
 800b1f2:	2200      	movs	r2, #0
 800b1f4:	701a      	strb	r2, [r3, #0]
	rx_pointer = 0;
 800b1f6:	4b06      	ldr	r3, [pc, #24]	; (800b210 <BluetoothInit+0x3c>)
 800b1f8:	2200      	movs	r2, #0
 800b1fa:	801a      	strh	r2, [r3, #0]
	return;
 800b1fc:	bf00      	nop
}
 800b1fe:	3708      	adds	r7, #8
 800b200:	46bd      	mov	sp, r7
 800b202:	bd80      	pop	{r7, pc}
 800b204:	200190ac 	.word	0x200190ac
 800b208:	20018a40 	.word	0x20018a40
 800b20c:	20018a5e 	.word	0x20018a5e
 800b210:	20018c0c 	.word	0x20018c0c

0800b214 <BluetoothSend>:

void BluetoothSend(uint16_t size)
{
 800b214:	b580      	push	{r7, lr}
 800b216:	b082      	sub	sp, #8
 800b218:	af00      	add	r7, sp, #0
 800b21a:	4603      	mov	r3, r0
 800b21c:	80fb      	strh	r3, [r7, #6]
	HAL_UART_Transmit_DMA(BtUartHandle, bt_buffer_tx, size);
 800b21e:	4b05      	ldr	r3, [pc, #20]	; (800b234 <BluetoothSend+0x20>)
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	88fa      	ldrh	r2, [r7, #6]
 800b224:	4904      	ldr	r1, [pc, #16]	; (800b238 <BluetoothSend+0x24>)
 800b226:	4618      	mov	r0, r3
 800b228:	f7fb fb34 	bl	8006894 <HAL_UART_Transmit_DMA>
	return;
 800b22c:	bf00      	nop
}
 800b22e:	3708      	adds	r7, #8
 800b230:	46bd      	mov	sp, r7
 800b232:	bd80      	pop	{r7, pc}
 800b234:	200190ac 	.word	0x200190ac
 800b238:	20018c10 	.word	0x20018c10

0800b23c <BluetoothReceive>:

void BluetoothReceive(void)
{
 800b23c:	b580      	push	{r7, lr}
 800b23e:	af00      	add	r7, sp, #0
	HAL_UART_Receive_DMA(BtUartHandle, &bt_rx, 1 );
 800b240:	4b04      	ldr	r3, [pc, #16]	; (800b254 <BluetoothReceive+0x18>)
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	2201      	movs	r2, #1
 800b246:	4904      	ldr	r1, [pc, #16]	; (800b258 <BluetoothReceive+0x1c>)
 800b248:	4618      	mov	r0, r3
 800b24a:	f7fb fb8f 	bl	800696c <HAL_UART_Receive_DMA>
	return;
 800b24e:	bf00      	nop
}
 800b250:	bd80      	pop	{r7, pc}
 800b252:	bf00      	nop
 800b254:	200190ac 	.word	0x200190ac
 800b258:	20018a5e 	.word	0x20018a5e

0800b25c <BluetoothFlushTX>:

void BluetoothFlushTX(void)
{
 800b25c:	b480      	push	{r7}
 800b25e:	b083      	sub	sp, #12
 800b260:	af00      	add	r7, sp, #0
	unsigned short i=0;
 800b262:	2300      	movs	r3, #0
 800b264:	80fb      	strh	r3, [r7, #6]
	for(i=0; i<BT_BUFF_TX_SIZE; i++)
 800b266:	2300      	movs	r3, #0
 800b268:	80fb      	strh	r3, [r7, #6]
 800b26a:	e006      	b.n	800b27a <BluetoothFlushTX+0x1e>
	{
		bt_buffer_tx[i] = 0;
 800b26c:	88fb      	ldrh	r3, [r7, #6]
 800b26e:	4a08      	ldr	r2, [pc, #32]	; (800b290 <BluetoothFlushTX+0x34>)
 800b270:	2100      	movs	r1, #0
 800b272:	54d1      	strb	r1, [r2, r3]
	for(i=0; i<BT_BUFF_TX_SIZE; i++)
 800b274:	88fb      	ldrh	r3, [r7, #6]
 800b276:	3301      	adds	r3, #1
 800b278:	80fb      	strh	r3, [r7, #6]
 800b27a:	88fb      	ldrh	r3, [r7, #6]
 800b27c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b280:	d3f4      	bcc.n	800b26c <BluetoothFlushTX+0x10>
	}
	return;
 800b282:	bf00      	nop
}
 800b284:	370c      	adds	r7, #12
 800b286:	46bd      	mov	sp, r7
 800b288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b28c:	4770      	bx	lr
 800b28e:	bf00      	nop
 800b290:	20018c10 	.word	0x20018c10

0800b294 <BluetoothFlushRX>:

void BluetoothFlushRX(void)
{
 800b294:	b480      	push	{r7}
 800b296:	b083      	sub	sp, #12
 800b298:	af00      	add	r7, sp, #0
	unsigned short i=0;
 800b29a:	2300      	movs	r3, #0
 800b29c:	80fb      	strh	r3, [r7, #6]
	rx_pointer = 0;
 800b29e:	4b0b      	ldr	r3, [pc, #44]	; (800b2cc <BluetoothFlushRX+0x38>)
 800b2a0:	2200      	movs	r2, #0
 800b2a2:	801a      	strh	r2, [r3, #0]
	for(i=0; i<BT_BUFF_RX_SIZE; i++)
 800b2a4:	2300      	movs	r3, #0
 800b2a6:	80fb      	strh	r3, [r7, #6]
 800b2a8:	e006      	b.n	800b2b8 <BluetoothFlushRX+0x24>
	{
		bt_buffer_rx[i] = 0;
 800b2aa:	88fb      	ldrh	r3, [r7, #6]
 800b2ac:	4a08      	ldr	r2, [pc, #32]	; (800b2d0 <BluetoothFlushRX+0x3c>)
 800b2ae:	2100      	movs	r1, #0
 800b2b0:	54d1      	strb	r1, [r2, r3]
	for(i=0; i<BT_BUFF_RX_SIZE; i++)
 800b2b2:	88fb      	ldrh	r3, [r7, #6]
 800b2b4:	3301      	adds	r3, #1
 800b2b6:	80fb      	strh	r3, [r7, #6]
 800b2b8:	88fb      	ldrh	r3, [r7, #6]
 800b2ba:	2b7f      	cmp	r3, #127	; 0x7f
 800b2bc:	d9f5      	bls.n	800b2aa <BluetoothFlushRX+0x16>
	}
	return;
 800b2be:	bf00      	nop
}
 800b2c0:	370c      	adds	r7, #12
 800b2c2:	46bd      	mov	sp, r7
 800b2c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2c8:	4770      	bx	lr
 800b2ca:	bf00      	nop
 800b2cc:	20018c0c 	.word	0x20018c0c
 800b2d0:	200189b8 	.word	0x200189b8

0800b2d4 <CommandParser>:

void CommandParser(uint8_t* rxbuf , uint16_t rx_index )
{
 800b2d4:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800b2d8:	b08c      	sub	sp, #48	; 0x30
 800b2da:	af00      	add	r7, sp, #0
 800b2dc:	6278      	str	r0, [r7, #36]	; 0x24
 800b2de:	460b      	mov	r3, r1
 800b2e0:	847b      	strh	r3, [r7, #34]	; 0x22
	if(rxbuf[4] != 0)
 800b2e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2e4:	3304      	adds	r3, #4
 800b2e6:	781b      	ldrb	r3, [r3, #0]
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	f000 82e3 	beq.w	800b8b4 <CommandParser+0x5e0>
	{
		uint32_t commandSize = 0;
 800b2ee:	2300      	movs	r3, #0
 800b2f0:	62fb      	str	r3, [r7, #44]	; 0x2c
		commandSize |= (rxbuf[0] << 24);
 800b2f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2f4:	781b      	ldrb	r3, [r3, #0]
 800b2f6:	061b      	lsls	r3, r3, #24
 800b2f8:	461a      	mov	r2, r3
 800b2fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2fc:	4313      	orrs	r3, r2
 800b2fe:	62fb      	str	r3, [r7, #44]	; 0x2c
		commandSize |= (rxbuf[1] << 16);
 800b300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b302:	3301      	adds	r3, #1
 800b304:	781b      	ldrb	r3, [r3, #0]
 800b306:	041b      	lsls	r3, r3, #16
 800b308:	461a      	mov	r2, r3
 800b30a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b30c:	4313      	orrs	r3, r2
 800b30e:	62fb      	str	r3, [r7, #44]	; 0x2c
		commandSize |= (rxbuf[2] << 8);
 800b310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b312:	3302      	adds	r3, #2
 800b314:	781b      	ldrb	r3, [r3, #0]
 800b316:	021b      	lsls	r3, r3, #8
 800b318:	461a      	mov	r2, r3
 800b31a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b31c:	4313      	orrs	r3, r2
 800b31e:	62fb      	str	r3, [r7, #44]	; 0x2c
		commandSize |= rxbuf[3];
 800b320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b322:	3303      	adds	r3, #3
 800b324:	781b      	ldrb	r3, [r3, #0]
 800b326:	461a      	mov	r2, r3
 800b328:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b32a:	4313      	orrs	r3, r2
 800b32c:	62fb      	str	r3, [r7, #44]	; 0x2c
		if( rx_index < commandSize)
 800b32e:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800b330:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b332:	429a      	cmp	r2, r3
 800b334:	f0c0 82c0 	bcc.w	800b8b8 <CommandParser+0x5e4>
		{
			return;
		}
		else
		{
			switch(rxbuf[4])
 800b338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b33a:	3304      	adds	r3, #4
 800b33c:	781b      	ldrb	r3, [r3, #0]
 800b33e:	3b2a      	subs	r3, #42	; 0x2a
 800b340:	2b4f      	cmp	r3, #79	; 0x4f
 800b342:	f200 82bb 	bhi.w	800b8bc <CommandParser+0x5e8>
 800b346:	a201      	add	r2, pc, #4	; (adr r2, 800b34c <CommandParser+0x78>)
 800b348:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b34c:	0800b7f9 	.word	0x0800b7f9
 800b350:	0800b80f 	.word	0x0800b80f
 800b354:	0800b8bd 	.word	0x0800b8bd
 800b358:	0800b8bd 	.word	0x0800b8bd
 800b35c:	0800b8bd 	.word	0x0800b8bd
 800b360:	0800b8bd 	.word	0x0800b8bd
 800b364:	0800b8bd 	.word	0x0800b8bd
 800b368:	0800b697 	.word	0x0800b697
 800b36c:	0800b6ad 	.word	0x0800b6ad
 800b370:	0800b6c3 	.word	0x0800b6c3
 800b374:	0800b8bd 	.word	0x0800b8bd
 800b378:	0800b8bd 	.word	0x0800b8bd
 800b37c:	0800b87d 	.word	0x0800b87d
 800b380:	0800b893 	.word	0x0800b893
 800b384:	0800b8bd 	.word	0x0800b8bd
 800b388:	0800b8bd 	.word	0x0800b8bd
 800b38c:	0800b8bd 	.word	0x0800b8bd
 800b390:	0800b8bd 	.word	0x0800b8bd
 800b394:	0800b8bd 	.word	0x0800b8bd
 800b398:	0800b8bd 	.word	0x0800b8bd
 800b39c:	0800b8bd 	.word	0x0800b8bd
 800b3a0:	0800b8bd 	.word	0x0800b8bd
 800b3a4:	0800b8bd 	.word	0x0800b8bd
 800b3a8:	0800b8bd 	.word	0x0800b8bd
 800b3ac:	0800b8bd 	.word	0x0800b8bd
 800b3b0:	0800b8bd 	.word	0x0800b8bd
 800b3b4:	0800b8a9 	.word	0x0800b8a9
 800b3b8:	0800b8bd 	.word	0x0800b8bd
 800b3bc:	0800b8bd 	.word	0x0800b8bd
 800b3c0:	0800b48d 	.word	0x0800b48d
 800b3c4:	0800b8bd 	.word	0x0800b8bd
 800b3c8:	0800b8bd 	.word	0x0800b8bd
 800b3cc:	0800b8bd 	.word	0x0800b8bd
 800b3d0:	0800b8bd 	.word	0x0800b8bd
 800b3d4:	0800b68f 	.word	0x0800b68f
 800b3d8:	0800b8bd 	.word	0x0800b8bd
 800b3dc:	0800b4b5 	.word	0x0800b4b5
 800b3e0:	0800b4a7 	.word	0x0800b4a7
 800b3e4:	0800b8bd 	.word	0x0800b8bd
 800b3e8:	0800b8bd 	.word	0x0800b8bd
 800b3ec:	0800b8bd 	.word	0x0800b8bd
 800b3f0:	0800b497 	.word	0x0800b497
 800b3f4:	0800b4d9 	.word	0x0800b4d9
 800b3f8:	0800b763 	.word	0x0800b763
 800b3fc:	0800b4c3 	.word	0x0800b4c3
 800b400:	0800b8bd 	.word	0x0800b8bd
 800b404:	0800b75b 	.word	0x0800b75b
 800b408:	0800b777 	.word	0x0800b777
 800b40c:	0800b8bd 	.word	0x0800b8bd
 800b410:	0800b8bd 	.word	0x0800b8bd
 800b414:	0800b8bd 	.word	0x0800b8bd
 800b418:	0800b8bd 	.word	0x0800b8bd
 800b41c:	0800b8bd 	.word	0x0800b8bd
 800b420:	0800b8bd 	.word	0x0800b8bd
 800b424:	0800b8bd 	.word	0x0800b8bd
 800b428:	0800b8bd 	.word	0x0800b8bd
 800b42c:	0800b8bd 	.word	0x0800b8bd
 800b430:	0800b8bd 	.word	0x0800b8bd
 800b434:	0800b867 	.word	0x0800b867
 800b438:	0800b72f 	.word	0x0800b72f
 800b43c:	0800b8bd 	.word	0x0800b8bd
 800b440:	0800b7d9 	.word	0x0800b7d9
 800b444:	0800b8bd 	.word	0x0800b8bd
 800b448:	0800b8bd 	.word	0x0800b8bd
 800b44c:	0800b8bd 	.word	0x0800b8bd
 800b450:	0800b7e3 	.word	0x0800b7e3
 800b454:	0800b78b 	.word	0x0800b78b
 800b458:	0800b8bd 	.word	0x0800b8bd
 800b45c:	0800b8bd 	.word	0x0800b8bd
 800b460:	0800b83b 	.word	0x0800b83b
 800b464:	0800b851 	.word	0x0800b851
 800b468:	0800b6d9 	.word	0x0800b6d9
 800b46c:	0800b745 	.word	0x0800b745
 800b470:	0800b825 	.word	0x0800b825
 800b474:	0800b8bd 	.word	0x0800b8bd
 800b478:	0800b7c5 	.word	0x0800b7c5
 800b47c:	0800b8bd 	.word	0x0800b8bd
 800b480:	0800b719 	.word	0x0800b719
 800b484:	0800b8bd 	.word	0x0800b8bd
 800b488:	0800b7cf 	.word	0x0800b7cf
			{
				case 'G':	// run
					Running = rxbuf[5];
 800b48c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b48e:	795a      	ldrb	r2, [r3, #5]
 800b490:	4b97      	ldr	r3, [pc, #604]	; (800b6f0 <CommandParser+0x41c>)
 800b492:	701a      	strb	r2, [r3, #0]
					break;
 800b494:	e20d      	b.n	800b8b2 <CommandParser+0x5de>
				case 'S':	// stop
					Running = RUN_STOP;
 800b496:	4b96      	ldr	r3, [pc, #600]	; (800b6f0 <CommandParser+0x41c>)
 800b498:	2201      	movs	r2, #1
 800b49a:	701a      	strb	r2, [r3, #0]
					SpeedSP = 0;
 800b49c:	4b95      	ldr	r3, [pc, #596]	; (800b6f4 <CommandParser+0x420>)
 800b49e:	f04f 0200 	mov.w	r2, #0
 800b4a2:	601a      	str	r2, [r3, #0]
					break;
 800b4a4:	e205      	b.n	800b8b2 <CommandParser+0x5de>
				case 'O':	//debug on
					DebugMode = 0xFF;
 800b4a6:	4b94      	ldr	r3, [pc, #592]	; (800b6f8 <CommandParser+0x424>)
 800b4a8:	22ff      	movs	r2, #255	; 0xff
 800b4aa:	701a      	strb	r2, [r3, #0]
					DebugFirstRun = 0xFF;
 800b4ac:	4b93      	ldr	r3, [pc, #588]	; (800b6fc <CommandParser+0x428>)
 800b4ae:	22ff      	movs	r2, #255	; 0xff
 800b4b0:	701a      	strb	r2, [r3, #0]
					break;
 800b4b2:	e1fe      	b.n	800b8b2 <CommandParser+0x5de>
				case 'N':	//debug off
					DebugMode = 0x00;
 800b4b4:	4b90      	ldr	r3, [pc, #576]	; (800b6f8 <CommandParser+0x424>)
 800b4b6:	2200      	movs	r2, #0
 800b4b8:	701a      	strb	r2, [r3, #0]
					DebugFirstRun = 0xFF;
 800b4ba:	4b90      	ldr	r3, [pc, #576]	; (800b6fc <CommandParser+0x428>)
 800b4bc:	22ff      	movs	r2, #255	; 0xff
 800b4be:	701a      	strb	r2, [r3, #0]
					break;
 800b4c0:	e1f7      	b.n	800b8b2 <CommandParser+0x5de>
				case 'V':	//speed setpoint
					SpeedSP = 0;
 800b4c2:	4b8c      	ldr	r3, [pc, #560]	; (800b6f4 <CommandParser+0x420>)
 800b4c4:	f04f 0200 	mov.w	r2, #0
 800b4c8:	601a      	str	r2, [r3, #0]
					memcpy(&SpeedSP, (rxbuf + 5), 4);
 800b4ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4cc:	3305      	adds	r3, #5
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	461a      	mov	r2, r3
 800b4d2:	4b88      	ldr	r3, [pc, #544]	; (800b6f4 <CommandParser+0x420>)
 800b4d4:	601a      	str	r2, [r3, #0]
					break;
 800b4d6:	e1ec      	b.n	800b8b2 <CommandParser+0x5de>
				case 'T':	//timestamp
					Timestamp = 0;
 800b4d8:	4a89      	ldr	r2, [pc, #548]	; (800b700 <CommandParser+0x42c>)
 800b4da:	f04f 0300 	mov.w	r3, #0
 800b4de:	f04f 0400 	mov.w	r4, #0
 800b4e2:	e882 0018 	stmia.w	r2, {r3, r4}
					Timestamp |= rxbuf[5];
 800b4e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4e8:	3305      	adds	r3, #5
 800b4ea:	781b      	ldrb	r3, [r3, #0]
 800b4ec:	b2d9      	uxtb	r1, r3
 800b4ee:	f04f 0200 	mov.w	r2, #0
 800b4f2:	4b83      	ldr	r3, [pc, #524]	; (800b700 <CommandParser+0x42c>)
 800b4f4:	cb18      	ldmia	r3, {r3, r4}
 800b4f6:	ea43 0301 	orr.w	r3, r3, r1
 800b4fa:	ea44 0402 	orr.w	r4, r4, r2
 800b4fe:	4a80      	ldr	r2, [pc, #512]	; (800b700 <CommandParser+0x42c>)
 800b500:	e882 0018 	stmia.w	r2, {r3, r4}
					Timestamp <<= 8;
 800b504:	4b7e      	ldr	r3, [pc, #504]	; (800b700 <CommandParser+0x42c>)
 800b506:	cb18      	ldmia	r3, {r3, r4}
 800b508:	0226      	lsls	r6, r4, #8
 800b50a:	ea46 6613 	orr.w	r6, r6, r3, lsr #24
 800b50e:	021d      	lsls	r5, r3, #8
 800b510:	4b7b      	ldr	r3, [pc, #492]	; (800b700 <CommandParser+0x42c>)
 800b512:	e883 0060 	stmia.w	r3, {r5, r6}
					Timestamp |= rxbuf[6];
 800b516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b518:	3306      	adds	r3, #6
 800b51a:	781b      	ldrb	r3, [r3, #0]
 800b51c:	b2d9      	uxtb	r1, r3
 800b51e:	f04f 0200 	mov.w	r2, #0
 800b522:	4b77      	ldr	r3, [pc, #476]	; (800b700 <CommandParser+0x42c>)
 800b524:	cb18      	ldmia	r3, {r3, r4}
 800b526:	ea43 0301 	orr.w	r3, r3, r1
 800b52a:	ea44 0402 	orr.w	r4, r4, r2
 800b52e:	4a74      	ldr	r2, [pc, #464]	; (800b700 <CommandParser+0x42c>)
 800b530:	e882 0018 	stmia.w	r2, {r3, r4}
					Timestamp <<= 8;
 800b534:	4b72      	ldr	r3, [pc, #456]	; (800b700 <CommandParser+0x42c>)
 800b536:	cb18      	ldmia	r3, {r3, r4}
 800b538:	ea4f 2904 	mov.w	r9, r4, lsl #8
 800b53c:	ea49 6913 	orr.w	r9, r9, r3, lsr #24
 800b540:	ea4f 2803 	mov.w	r8, r3, lsl #8
 800b544:	4b6e      	ldr	r3, [pc, #440]	; (800b700 <CommandParser+0x42c>)
 800b546:	e9c3 8900 	strd	r8, r9, [r3]
					Timestamp |= rxbuf[7];
 800b54a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b54c:	3307      	adds	r3, #7
 800b54e:	781b      	ldrb	r3, [r3, #0]
 800b550:	b2d9      	uxtb	r1, r3
 800b552:	f04f 0200 	mov.w	r2, #0
 800b556:	4b6a      	ldr	r3, [pc, #424]	; (800b700 <CommandParser+0x42c>)
 800b558:	cb18      	ldmia	r3, {r3, r4}
 800b55a:	ea43 0301 	orr.w	r3, r3, r1
 800b55e:	ea44 0402 	orr.w	r4, r4, r2
 800b562:	4a67      	ldr	r2, [pc, #412]	; (800b700 <CommandParser+0x42c>)
 800b564:	e882 0018 	stmia.w	r2, {r3, r4}
					Timestamp <<= 8;
 800b568:	4b65      	ldr	r3, [pc, #404]	; (800b700 <CommandParser+0x42c>)
 800b56a:	cb18      	ldmia	r3, {r3, r4}
 800b56c:	0222      	lsls	r2, r4, #8
 800b56e:	61fa      	str	r2, [r7, #28]
 800b570:	69fa      	ldr	r2, [r7, #28]
 800b572:	ea42 6213 	orr.w	r2, r2, r3, lsr #24
 800b576:	61fa      	str	r2, [r7, #28]
 800b578:	021b      	lsls	r3, r3, #8
 800b57a:	61bb      	str	r3, [r7, #24]
 800b57c:	4b60      	ldr	r3, [pc, #384]	; (800b700 <CommandParser+0x42c>)
 800b57e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800b582:	e883 0006 	stmia.w	r3, {r1, r2}
					Timestamp |= rxbuf[8];
 800b586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b588:	3308      	adds	r3, #8
 800b58a:	781b      	ldrb	r3, [r3, #0]
 800b58c:	b2d9      	uxtb	r1, r3
 800b58e:	f04f 0200 	mov.w	r2, #0
 800b592:	4b5b      	ldr	r3, [pc, #364]	; (800b700 <CommandParser+0x42c>)
 800b594:	cb18      	ldmia	r3, {r3, r4}
 800b596:	ea43 0301 	orr.w	r3, r3, r1
 800b59a:	ea44 0402 	orr.w	r4, r4, r2
 800b59e:	4a58      	ldr	r2, [pc, #352]	; (800b700 <CommandParser+0x42c>)
 800b5a0:	e882 0018 	stmia.w	r2, {r3, r4}
					Timestamp <<= 8;
 800b5a4:	4b56      	ldr	r3, [pc, #344]	; (800b700 <CommandParser+0x42c>)
 800b5a6:	cb18      	ldmia	r3, {r3, r4}
 800b5a8:	0222      	lsls	r2, r4, #8
 800b5aa:	617a      	str	r2, [r7, #20]
 800b5ac:	697a      	ldr	r2, [r7, #20]
 800b5ae:	ea42 6213 	orr.w	r2, r2, r3, lsr #24
 800b5b2:	617a      	str	r2, [r7, #20]
 800b5b4:	021b      	lsls	r3, r3, #8
 800b5b6:	613b      	str	r3, [r7, #16]
 800b5b8:	4b51      	ldr	r3, [pc, #324]	; (800b700 <CommandParser+0x42c>)
 800b5ba:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800b5be:	e883 0006 	stmia.w	r3, {r1, r2}
					Timestamp |= rxbuf[9];
 800b5c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5c4:	3309      	adds	r3, #9
 800b5c6:	781b      	ldrb	r3, [r3, #0]
 800b5c8:	b2d9      	uxtb	r1, r3
 800b5ca:	f04f 0200 	mov.w	r2, #0
 800b5ce:	4b4c      	ldr	r3, [pc, #304]	; (800b700 <CommandParser+0x42c>)
 800b5d0:	cb18      	ldmia	r3, {r3, r4}
 800b5d2:	ea43 0301 	orr.w	r3, r3, r1
 800b5d6:	ea44 0402 	orr.w	r4, r4, r2
 800b5da:	4a49      	ldr	r2, [pc, #292]	; (800b700 <CommandParser+0x42c>)
 800b5dc:	e882 0018 	stmia.w	r2, {r3, r4}
					Timestamp <<= 8;
 800b5e0:	4b47      	ldr	r3, [pc, #284]	; (800b700 <CommandParser+0x42c>)
 800b5e2:	cb18      	ldmia	r3, {r3, r4}
 800b5e4:	0222      	lsls	r2, r4, #8
 800b5e6:	60fa      	str	r2, [r7, #12]
 800b5e8:	68fa      	ldr	r2, [r7, #12]
 800b5ea:	ea42 6213 	orr.w	r2, r2, r3, lsr #24
 800b5ee:	60fa      	str	r2, [r7, #12]
 800b5f0:	021b      	lsls	r3, r3, #8
 800b5f2:	60bb      	str	r3, [r7, #8]
 800b5f4:	4b42      	ldr	r3, [pc, #264]	; (800b700 <CommandParser+0x42c>)
 800b5f6:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800b5fa:	e883 0006 	stmia.w	r3, {r1, r2}
					Timestamp |= rxbuf[10];
 800b5fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b600:	330a      	adds	r3, #10
 800b602:	781b      	ldrb	r3, [r3, #0]
 800b604:	b2d9      	uxtb	r1, r3
 800b606:	f04f 0200 	mov.w	r2, #0
 800b60a:	4b3d      	ldr	r3, [pc, #244]	; (800b700 <CommandParser+0x42c>)
 800b60c:	cb18      	ldmia	r3, {r3, r4}
 800b60e:	ea43 0301 	orr.w	r3, r3, r1
 800b612:	ea44 0402 	orr.w	r4, r4, r2
 800b616:	4a3a      	ldr	r2, [pc, #232]	; (800b700 <CommandParser+0x42c>)
 800b618:	e882 0018 	stmia.w	r2, {r3, r4}
					Timestamp <<= 8;
 800b61c:	4b38      	ldr	r3, [pc, #224]	; (800b700 <CommandParser+0x42c>)
 800b61e:	cb18      	ldmia	r3, {r3, r4}
 800b620:	0222      	lsls	r2, r4, #8
 800b622:	607a      	str	r2, [r7, #4]
 800b624:	687a      	ldr	r2, [r7, #4]
 800b626:	ea42 6213 	orr.w	r2, r2, r3, lsr #24
 800b62a:	607a      	str	r2, [r7, #4]
 800b62c:	021b      	lsls	r3, r3, #8
 800b62e:	603b      	str	r3, [r7, #0]
 800b630:	4b33      	ldr	r3, [pc, #204]	; (800b700 <CommandParser+0x42c>)
 800b632:	e897 0006 	ldmia.w	r7, {r1, r2}
 800b636:	e883 0006 	stmia.w	r3, {r1, r2}
					Timestamp |= rxbuf[11];
 800b63a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b63c:	330b      	adds	r3, #11
 800b63e:	781b      	ldrb	r3, [r3, #0]
 800b640:	b2d9      	uxtb	r1, r3
 800b642:	f04f 0200 	mov.w	r2, #0
 800b646:	4b2e      	ldr	r3, [pc, #184]	; (800b700 <CommandParser+0x42c>)
 800b648:	cb18      	ldmia	r3, {r3, r4}
 800b64a:	ea43 0301 	orr.w	r3, r3, r1
 800b64e:	ea44 0402 	orr.w	r4, r4, r2
 800b652:	4a2b      	ldr	r2, [pc, #172]	; (800b700 <CommandParser+0x42c>)
 800b654:	e882 0018 	stmia.w	r2, {r3, r4}
					Timestamp <<= 8;
 800b658:	4b29      	ldr	r3, [pc, #164]	; (800b700 <CommandParser+0x42c>)
 800b65a:	cb18      	ldmia	r3, {r3, r4}
 800b65c:	ea4f 2b04 	mov.w	fp, r4, lsl #8
 800b660:	ea4b 6b13 	orr.w	fp, fp, r3, lsr #24
 800b664:	ea4f 2a03 	mov.w	sl, r3, lsl #8
 800b668:	4b25      	ldr	r3, [pc, #148]	; (800b700 <CommandParser+0x42c>)
 800b66a:	e9c3 ab00 	strd	sl, fp, [r3]
					Timestamp |= rxbuf[12];
 800b66e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b670:	330c      	adds	r3, #12
 800b672:	781b      	ldrb	r3, [r3, #0]
 800b674:	b2d9      	uxtb	r1, r3
 800b676:	f04f 0200 	mov.w	r2, #0
 800b67a:	4b21      	ldr	r3, [pc, #132]	; (800b700 <CommandParser+0x42c>)
 800b67c:	cb18      	ldmia	r3, {r3, r4}
 800b67e:	ea43 0301 	orr.w	r3, r3, r1
 800b682:	ea44 0402 	orr.w	r4, r4, r2
 800b686:	4a1e      	ldr	r2, [pc, #120]	; (800b700 <CommandParser+0x42c>)
 800b688:	e882 0018 	stmia.w	r2, {r3, r4}
					break;
 800b68c:	e111      	b.n	800b8b2 <CommandParser+0x5de>
				case 'L':	//calibrate light
					CalibRequestState = 1;
 800b68e:	4b1d      	ldr	r3, [pc, #116]	; (800b704 <CommandParser+0x430>)
 800b690:	2201      	movs	r2, #1
 800b692:	701a      	strb	r2, [r3, #0]
					break;
 800b694:	e10d      	b.n	800b8b2 <CommandParser+0x5de>
				case 'D':	//calibrate dark
					break;
				case '1':	//Kp
					Kp = 0;
 800b696:	4b1c      	ldr	r3, [pc, #112]	; (800b708 <CommandParser+0x434>)
 800b698:	f04f 0200 	mov.w	r2, #0
 800b69c:	601a      	str	r2, [r3, #0]
					memcpy(&Kp, (rxbuf + 5), 4);
 800b69e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6a0:	3305      	adds	r3, #5
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	461a      	mov	r2, r3
 800b6a6:	4b18      	ldr	r3, [pc, #96]	; (800b708 <CommandParser+0x434>)
 800b6a8:	601a      	str	r2, [r3, #0]
					break;
 800b6aa:	e102      	b.n	800b8b2 <CommandParser+0x5de>
				case '2':	//Ki
					Ki = 0;
 800b6ac:	4b17      	ldr	r3, [pc, #92]	; (800b70c <CommandParser+0x438>)
 800b6ae:	f04f 0200 	mov.w	r2, #0
 800b6b2:	601a      	str	r2, [r3, #0]
					memcpy(&Ki, (rxbuf + 5), 4);
 800b6b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6b6:	3305      	adds	r3, #5
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	461a      	mov	r2, r3
 800b6bc:	4b13      	ldr	r3, [pc, #76]	; (800b70c <CommandParser+0x438>)
 800b6be:	601a      	str	r2, [r3, #0]
					break;
 800b6c0:	e0f7      	b.n	800b8b2 <CommandParser+0x5de>
				case '3':	//Kd
					Kd = 0;
 800b6c2:	4b13      	ldr	r3, [pc, #76]	; (800b710 <CommandParser+0x43c>)
 800b6c4:	f04f 0200 	mov.w	r2, #0
 800b6c8:	601a      	str	r2, [r3, #0]
					memcpy(&Kd, (rxbuf + 5), 4);
 800b6ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6cc:	3305      	adds	r3, #5
 800b6ce:	681b      	ldr	r3, [r3, #0]
 800b6d0:	461a      	mov	r2, r3
 800b6d2:	4b0f      	ldr	r3, [pc, #60]	; (800b710 <CommandParser+0x43c>)
 800b6d4:	601a      	str	r2, [r3, #0]
					break;
 800b6d6:	e0ec      	b.n	800b8b2 <CommandParser+0x5de>
				case 'q':	//KpGyors
					KpGyors = 0;
 800b6d8:	4b0e      	ldr	r3, [pc, #56]	; (800b714 <CommandParser+0x440>)
 800b6da:	f04f 0200 	mov.w	r2, #0
 800b6de:	601a      	str	r2, [r3, #0]
					memcpy(&KpGyors, (rxbuf + 5), 4);
 800b6e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6e2:	3305      	adds	r3, #5
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	461a      	mov	r2, r3
 800b6e8:	4b0a      	ldr	r3, [pc, #40]	; (800b714 <CommandParser+0x440>)
 800b6ea:	601a      	str	r2, [r3, #0]
					break;
 800b6ec:	e0e1      	b.n	800b8b2 <CommandParser+0x5de>
 800b6ee:	bf00      	nop
 800b6f0:	20019010 	.word	0x20019010
 800b6f4:	20018a80 	.word	0x20018a80
 800b6f8:	200190a4 	.word	0x200190a4
 800b6fc:	200189a4 	.word	0x200189a4
 800b700:	20018bb0 	.word	0x20018bb0
 800b704:	20018be8 	.word	0x20018be8
 800b708:	20018c04 	.word	0x20018c04
 800b70c:	2001898c 	.word	0x2001898c
 800b710:	20018be0 	.word	0x20018be0
 800b714:	20018a88 	.word	0x20018a88
				case 'w':	//KdGyors
					KdGyors = 0;
 800b718:	4b6b      	ldr	r3, [pc, #428]	; (800b8c8 <CommandParser+0x5f4>)
 800b71a:	f04f 0200 	mov.w	r2, #0
 800b71e:	601a      	str	r2, [r3, #0]
					memcpy(&KdGyors, (rxbuf + 5), 4);
 800b720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b722:	3305      	adds	r3, #5
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	461a      	mov	r2, r3
 800b728:	4b67      	ldr	r3, [pc, #412]	; (800b8c8 <CommandParser+0x5f4>)
 800b72a:	601a      	str	r2, [r3, #0]
					break;
 800b72c:	e0c1      	b.n	800b8b2 <CommandParser+0x5de>
				case 'e':	//KpKanyar
					KpKanyar = 0;
 800b72e:	4b67      	ldr	r3, [pc, #412]	; (800b8cc <CommandParser+0x5f8>)
 800b730:	f04f 0200 	mov.w	r2, #0
 800b734:	601a      	str	r2, [r3, #0]
					memcpy(&KpKanyar, (rxbuf + 5), 4);
 800b736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b738:	3305      	adds	r3, #5
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	461a      	mov	r2, r3
 800b73e:	4b63      	ldr	r3, [pc, #396]	; (800b8cc <CommandParser+0x5f8>)
 800b740:	601a      	str	r2, [r3, #0]
					break;
 800b742:	e0b6      	b.n	800b8b2 <CommandParser+0x5de>
				case 'r':	//KdKanyar
					KdKanyar = 0;
 800b744:	4b62      	ldr	r3, [pc, #392]	; (800b8d0 <CommandParser+0x5fc>)
 800b746:	f04f 0200 	mov.w	r2, #0
 800b74a:	601a      	str	r2, [r3, #0]
					memcpy(&KdKanyar, (rxbuf + 5), 4);
 800b74c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b74e:	3305      	adds	r3, #5
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	461a      	mov	r2, r3
 800b754:	4b5e      	ldr	r3, [pc, #376]	; (800b8d0 <CommandParser+0x5fc>)
 800b756:	601a      	str	r2, [r3, #0]
					break;
 800b758:	e0ab      	b.n	800b8b2 <CommandParser+0x5de>
				case 'X':	//selftest
					SELFTEST = 0xFF;
 800b75a:	4b5e      	ldr	r3, [pc, #376]	; (800b8d4 <CommandParser+0x600>)
 800b75c:	22ff      	movs	r2, #255	; 0xff
 800b75e:	701a      	strb	r2, [r3, #0]
					break;
 800b760:	e0a7      	b.n	800b8b2 <CommandParser+0x5de>
				case 'U':	//gyessgi md
					if( Mode != UGYESSEGI )
 800b762:	4b5d      	ldr	r3, [pc, #372]	; (800b8d8 <CommandParser+0x604>)
 800b764:	781b      	ldrb	r3, [r3, #0]
 800b766:	b2db      	uxtb	r3, r3
 800b768:	2b01      	cmp	r3, #1
 800b76a:	f000 809f 	beq.w	800b8ac <CommandParser+0x5d8>
						Mode = UGYESSEGI;
 800b76e:	4b5a      	ldr	r3, [pc, #360]	; (800b8d8 <CommandParser+0x604>)
 800b770:	2201      	movs	r2, #1
 800b772:	701a      	strb	r2, [r3, #0]
					//SetTasks();
					break;
 800b774:	e09a      	b.n	800b8ac <CommandParser+0x5d8>
				case 'Y':	//gyorsasgi md
					if( Mode != GYORSASAGI)
 800b776:	4b58      	ldr	r3, [pc, #352]	; (800b8d8 <CommandParser+0x604>)
 800b778:	781b      	ldrb	r3, [r3, #0]
 800b77a:	b2db      	uxtb	r3, r3
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	f000 8097 	beq.w	800b8b0 <CommandParser+0x5dc>
						Mode = GYORSASAGI;
 800b782:	4b55      	ldr	r3, [pc, #340]	; (800b8d8 <CommandParser+0x604>)
 800b784:	2200      	movs	r2, #0
 800b786:	701a      	strb	r2, [r3, #0]
					//SetTasks();
					break;
 800b788:	e092      	b.n	800b8b0 <CommandParser+0x5dc>
				case 'l':	//TclMotor
					TclMotor = 0;
 800b78a:	4b54      	ldr	r3, [pc, #336]	; (800b8dc <CommandParser+0x608>)
 800b78c:	2200      	movs	r2, #0
 800b78e:	801a      	strh	r2, [r3, #0]
					TclMotor |= (rxbuf[5] << 8);
 800b790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b792:	3305      	adds	r3, #5
 800b794:	781b      	ldrb	r3, [r3, #0]
 800b796:	021b      	lsls	r3, r3, #8
 800b798:	b21a      	sxth	r2, r3
 800b79a:	4b50      	ldr	r3, [pc, #320]	; (800b8dc <CommandParser+0x608>)
 800b79c:	881b      	ldrh	r3, [r3, #0]
 800b79e:	b29b      	uxth	r3, r3
 800b7a0:	b21b      	sxth	r3, r3
 800b7a2:	4313      	orrs	r3, r2
 800b7a4:	b21b      	sxth	r3, r3
 800b7a6:	b29a      	uxth	r2, r3
 800b7a8:	4b4c      	ldr	r3, [pc, #304]	; (800b8dc <CommandParser+0x608>)
 800b7aa:	801a      	strh	r2, [r3, #0]
					TclMotor |= rxbuf[6];
 800b7ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7ae:	3306      	adds	r3, #6
 800b7b0:	781b      	ldrb	r3, [r3, #0]
 800b7b2:	b29a      	uxth	r2, r3
 800b7b4:	4b49      	ldr	r3, [pc, #292]	; (800b8dc <CommandParser+0x608>)
 800b7b6:	881b      	ldrh	r3, [r3, #0]
 800b7b8:	b29b      	uxth	r3, r3
 800b7ba:	4313      	orrs	r3, r2
 800b7bc:	b29a      	uxth	r2, r3
 800b7be:	4b47      	ldr	r3, [pc, #284]	; (800b8dc <CommandParser+0x608>)
 800b7c0:	801a      	strh	r2, [r3, #0]
					break;
 800b7c2:	e076      	b.n	800b8b2 <CommandParser+0x5de>
				case 'u':	//uthossz nullazasa
					Uthossz = 0;
 800b7c4:	4b46      	ldr	r3, [pc, #280]	; (800b8e0 <CommandParser+0x60c>)
 800b7c6:	f04f 0200 	mov.w	r2, #0
 800b7ca:	601a      	str	r2, [r3, #0]
					break;
 800b7cc:	e071      	b.n	800b8b2 <CommandParser+0x5de>
				case 'y':	//ugyessegi llapotgp
					UgyessegiState = rxbuf[5];
 800b7ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7d0:	795a      	ldrb	r2, [r3, #5]
 800b7d2:	4b44      	ldr	r3, [pc, #272]	; (800b8e4 <CommandParser+0x610>)
 800b7d4:	701a      	strb	r2, [r3, #0]
					break;
 800b7d6:	e06c      	b.n	800b8b2 <CommandParser+0x5de>
				case 'g':	//gyorsasgi llapotgp
					GyorsasagiState = rxbuf[5];
 800b7d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7da:	795a      	ldrb	r2, [r3, #5]
 800b7dc:	4b42      	ldr	r3, [pc, #264]	; (800b8e8 <CommandParser+0x614>)
 800b7de:	701a      	strb	r2, [r3, #0]
					break;
 800b7e0:	e067      	b.n	800b8b2 <CommandParser+0x5de>
				case 'k':	//kszi
					kszi = 0;
 800b7e2:	4b42      	ldr	r3, [pc, #264]	; (800b8ec <CommandParser+0x618>)
 800b7e4:	f04f 0200 	mov.w	r2, #0
 800b7e8:	601a      	str	r2, [r3, #0]
					memcpy(&kszi, (rxbuf + 5), 4);
 800b7ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7ec:	3305      	adds	r3, #5
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	461a      	mov	r2, r3
 800b7f2:	4b3e      	ldr	r3, [pc, #248]	; (800b8ec <CommandParser+0x618>)
 800b7f4:	601a      	str	r2, [r3, #0]
					break;
 800b7f6:	e05c      	b.n	800b8b2 <CommandParser+0x5de>
				case '*':	//D5Mul
					D5Mul = 0;
 800b7f8:	4b3d      	ldr	r3, [pc, #244]	; (800b8f0 <CommandParser+0x61c>)
 800b7fa:	f04f 0200 	mov.w	r2, #0
 800b7fe:	601a      	str	r2, [r3, #0]
					memcpy(&D5Mul, (rxbuf + 5), 4);
 800b800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b802:	3305      	adds	r3, #5
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	461a      	mov	r2, r3
 800b808:	4b39      	ldr	r3, [pc, #228]	; (800b8f0 <CommandParser+0x61c>)
 800b80a:	601a      	str	r2, [r3, #0]
					break;
 800b80c:	e051      	b.n	800b8b2 <CommandParser+0x5de>
				case '+':	//D5Add
					D5Add = 0;
 800b80e:	4b39      	ldr	r3, [pc, #228]	; (800b8f4 <CommandParser+0x620>)
 800b810:	f04f 0200 	mov.w	r2, #0
 800b814:	601a      	str	r2, [r3, #0]
					memcpy(&D5Add, (rxbuf + 5), 4);
 800b816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b818:	3305      	adds	r3, #5
 800b81a:	681b      	ldr	r3, [r3, #0]
 800b81c:	461a      	mov	r2, r3
 800b81e:	4b35      	ldr	r3, [pc, #212]	; (800b8f4 <CommandParser+0x620>)
 800b820:	601a      	str	r2, [r3, #0]
					break;
 800b822:	e046      	b.n	800b8b2 <CommandParser+0x5de>
				case 's':	//ServoPos
					ServoPos = 0;
 800b824:	4b34      	ldr	r3, [pc, #208]	; (800b8f8 <CommandParser+0x624>)
 800b826:	f04f 0200 	mov.w	r2, #0
 800b82a:	601a      	str	r2, [r3, #0]
					memcpy(&ServoPos, (rxbuf + 5), 4);
 800b82c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b82e:	3305      	adds	r3, #5
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	461a      	mov	r2, r3
 800b834:	4b30      	ldr	r3, [pc, #192]	; (800b8f8 <CommandParser+0x624>)
 800b836:	601a      	str	r2, [r3, #0]
					break;
 800b838:	e03b      	b.n	800b8b2 <CommandParser+0x5de>
				case 'o':	//OutputDivisor
					OutputDivisor = 0;
 800b83a:	4b30      	ldr	r3, [pc, #192]	; (800b8fc <CommandParser+0x628>)
 800b83c:	f04f 0200 	mov.w	r2, #0
 800b840:	601a      	str	r2, [r3, #0]
					memcpy(&OutputDivisor, (rxbuf + 5), 4);
 800b842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b844:	3305      	adds	r3, #5
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	461a      	mov	r2, r3
 800b84a:	4b2c      	ldr	r3, [pc, #176]	; (800b8fc <CommandParser+0x628>)
 800b84c:	601a      	str	r2, [r3, #0]
					break;
 800b84e:	e030      	b.n	800b8b2 <CommandParser+0x5de>
				case 'p':	//KpWeight
					KpWeight = 0;
 800b850:	4b2b      	ldr	r3, [pc, #172]	; (800b900 <CommandParser+0x62c>)
 800b852:	f04f 0200 	mov.w	r2, #0
 800b856:	601a      	str	r2, [r3, #0]
					memcpy(&KpWeight, (rxbuf + 5), 4);
 800b858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b85a:	3305      	adds	r3, #5
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	461a      	mov	r2, r3
 800b860:	4b27      	ldr	r3, [pc, #156]	; (800b900 <CommandParser+0x62c>)
 800b862:	601a      	str	r2, [r3, #0]
					break;
 800b864:	e025      	b.n	800b8b2 <CommandParser+0x5de>
				case 'd':	//KdeltaWeight
					KdeltaWeight = 0;
 800b866:	4b27      	ldr	r3, [pc, #156]	; (800b904 <CommandParser+0x630>)
 800b868:	f04f 0200 	mov.w	r2, #0
 800b86c:	601a      	str	r2, [r3, #0]
					memcpy(&KdeltaWeight, (rxbuf + 5), 4);
 800b86e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b870:	3305      	adds	r3, #5
 800b872:	681b      	ldr	r3, [r3, #0]
 800b874:	461a      	mov	r2, r3
 800b876:	4b23      	ldr	r3, [pc, #140]	; (800b904 <CommandParser+0x630>)
 800b878:	601a      	str	r2, [r3, #0]
					break;
 800b87a:	e01a      	b.n	800b8b2 <CommandParser+0x5de>
				case '6':	//SpeedSPGyors
					SpeedSPGyors = 0;
 800b87c:	4b22      	ldr	r3, [pc, #136]	; (800b908 <CommandParser+0x634>)
 800b87e:	f04f 0200 	mov.w	r2, #0
 800b882:	601a      	str	r2, [r3, #0]
					memcpy(&SpeedSPGyors, (rxbuf + 5), 4);
 800b884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b886:	3305      	adds	r3, #5
 800b888:	681b      	ldr	r3, [r3, #0]
 800b88a:	461a      	mov	r2, r3
 800b88c:	4b1e      	ldr	r3, [pc, #120]	; (800b908 <CommandParser+0x634>)
 800b88e:	601a      	str	r2, [r3, #0]
					break;
 800b890:	e00f      	b.n	800b8b2 <CommandParser+0x5de>
				case '7':	//SpeedSPKanyar
					SpeedSPKanyar = 0;
 800b892:	4b1e      	ldr	r3, [pc, #120]	; (800b90c <CommandParser+0x638>)
 800b894:	f04f 0200 	mov.w	r2, #0
 800b898:	601a      	str	r2, [r3, #0]
					memcpy(&SpeedSPKanyar, (rxbuf + 5), 4);
 800b89a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b89c:	3305      	adds	r3, #5
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	461a      	mov	r2, r3
 800b8a2:	4b1a      	ldr	r3, [pc, #104]	; (800b90c <CommandParser+0x638>)
 800b8a4:	601a      	str	r2, [r3, #0]
					break;
 800b8a6:	e004      	b.n	800b8b2 <CommandParser+0x5de>
					break;
 800b8a8:	bf00      	nop
 800b8aa:	e002      	b.n	800b8b2 <CommandParser+0x5de>
					break;
 800b8ac:	bf00      	nop
 800b8ae:	e000      	b.n	800b8b2 <CommandParser+0x5de>
					break;
 800b8b0:	bf00      	nop
					return;
			}

		}
	}
	return;
 800b8b2:	bf00      	nop
 800b8b4:	bf00      	nop
 800b8b6:	e002      	b.n	800b8be <CommandParser+0x5ea>
			return;
 800b8b8:	bf00      	nop
 800b8ba:	e000      	b.n	800b8be <CommandParser+0x5ea>
					return;
 800b8bc:	bf00      	nop
}
 800b8be:	3730      	adds	r7, #48	; 0x30
 800b8c0:	46bd      	mov	sp, r7
 800b8c2:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800b8c6:	4770      	bx	lr
 800b8c8:	20018980 	.word	0x20018980
 800b8cc:	20018bcc 	.word	0x20018bcc
 800b8d0:	20018bc0 	.word	0x20018bc0
 800b8d4:	20018970 	.word	0x20018970
 800b8d8:	20018a5f 	.word	0x20018a5f
 800b8dc:	20018a48 	.word	0x20018a48
 800b8e0:	20018a58 	.word	0x20018a58
 800b8e4:	20018ba8 	.word	0x20018ba8
 800b8e8:	20018995 	.word	0x20018995
 800b8ec:	20018a90 	.word	0x20018a90
 800b8f0:	20018a84 	.word	0x20018a84
 800b8f4:	200189b4 	.word	0x200189b4
 800b8f8:	200190a0 	.word	0x200190a0
 800b8fc:	200190a8 	.word	0x200190a8
 800b900:	20018974 	.word	0x20018974
 800b904:	200189a0 	.word	0x200189a0
 800b908:	200189b0 	.word	0x200189b0
 800b90c:	20018a78 	.word	0x20018a78

0800b910 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800b910:	b580      	push	{r7, lr}
 800b912:	b082      	sub	sp, #8
 800b914:	af00      	add	r7, sp, #0
 800b916:	6078      	str	r0, [r7, #4]
	if( huart->Instance == UART4 )
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	4a18      	ldr	r2, [pc, #96]	; (800b980 <HAL_UART_RxCpltCallback+0x70>)
 800b91e:	4293      	cmp	r3, r2
 800b920:	d102      	bne.n	800b928 <HAL_UART_RxCpltCallback+0x18>
	{
		HMIUartRxCallback();
 800b922:	f001 f84f 	bl	800c9c4 <HMIUartRxCallback>
	{
		StarterUartRxCallback();
	}


}
 800b926:	e026      	b.n	800b976 <HAL_UART_RxCpltCallback+0x66>
	else if( huart->Instance == USART1 )
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	4a15      	ldr	r2, [pc, #84]	; (800b984 <HAL_UART_RxCpltCallback+0x74>)
 800b92e:	4293      	cmp	r3, r2
 800b930:	d11a      	bne.n	800b968 <HAL_UART_RxCpltCallback+0x58>
		bt_buffer_rx[rx_pointer ] = bt_rx;
 800b932:	4b15      	ldr	r3, [pc, #84]	; (800b988 <HAL_UART_RxCpltCallback+0x78>)
 800b934:	881b      	ldrh	r3, [r3, #0]
 800b936:	b29b      	uxth	r3, r3
 800b938:	461a      	mov	r2, r3
 800b93a:	4b14      	ldr	r3, [pc, #80]	; (800b98c <HAL_UART_RxCpltCallback+0x7c>)
 800b93c:	781b      	ldrb	r3, [r3, #0]
 800b93e:	b2d9      	uxtb	r1, r3
 800b940:	4b13      	ldr	r3, [pc, #76]	; (800b990 <HAL_UART_RxCpltCallback+0x80>)
 800b942:	5499      	strb	r1, [r3, r2]
		rx_pointer++;
 800b944:	4b10      	ldr	r3, [pc, #64]	; (800b988 <HAL_UART_RxCpltCallback+0x78>)
 800b946:	881b      	ldrh	r3, [r3, #0]
 800b948:	b29b      	uxth	r3, r3
 800b94a:	3301      	adds	r3, #1
 800b94c:	b29a      	uxth	r2, r3
 800b94e:	4b0e      	ldr	r3, [pc, #56]	; (800b988 <HAL_UART_RxCpltCallback+0x78>)
 800b950:	801a      	strh	r2, [r3, #0]
		bt_rx = 0;
 800b952:	4b0e      	ldr	r3, [pc, #56]	; (800b98c <HAL_UART_RxCpltCallback+0x7c>)
 800b954:	2200      	movs	r2, #0
 800b956:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_DMA(BtUartHandle, &bt_rx, 1 );
 800b958:	4b0e      	ldr	r3, [pc, #56]	; (800b994 <HAL_UART_RxCpltCallback+0x84>)
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	2201      	movs	r2, #1
 800b95e:	490b      	ldr	r1, [pc, #44]	; (800b98c <HAL_UART_RxCpltCallback+0x7c>)
 800b960:	4618      	mov	r0, r3
 800b962:	f7fb f803 	bl	800696c <HAL_UART_Receive_DMA>
}
 800b966:	e006      	b.n	800b976 <HAL_UART_RxCpltCallback+0x66>
	else if( huart->Instance == USART2 )
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	4a0a      	ldr	r2, [pc, #40]	; (800b998 <HAL_UART_RxCpltCallback+0x88>)
 800b96e:	4293      	cmp	r3, r2
 800b970:	d101      	bne.n	800b976 <HAL_UART_RxCpltCallback+0x66>
		StarterUartRxCallback();
 800b972:	f003 fb67 	bl	800f044 <StarterUartRxCallback>
}
 800b976:	bf00      	nop
 800b978:	3708      	adds	r7, #8
 800b97a:	46bd      	mov	sp, r7
 800b97c:	bd80      	pop	{r7, pc}
 800b97e:	bf00      	nop
 800b980:	40004c00 	.word	0x40004c00
 800b984:	40011000 	.word	0x40011000
 800b988:	20018c0c 	.word	0x20018c0c
 800b98c:	20018a5e 	.word	0x20018a5e
 800b990:	200189b8 	.word	0x200189b8
 800b994:	200190ac 	.word	0x200190ac
 800b998:	40004400 	.word	0x40004400

0800b99c <LoadBuffer>:

int LoadBuffer(uint8_t* targetbuf)
{
 800b99c:	b580      	push	{r7, lr}
 800b99e:	b0b6      	sub	sp, #216	; 0xd8
 800b9a0:	af00      	add	r7, sp, #0
 800b9a2:	6078      	str	r0, [r7, #4]
	char buf [200];
	uint16_t ptr = 0;
 800b9a4:	2300      	movs	r3, #0
 800b9a6:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	uint32_t size = 0;
 800b9aa:	2300      	movs	r3, #0
 800b9ac:	60bb      	str	r3, [r7, #8]
	memcpy( buf + ptr, &size, sizeof(size) );
 800b9ae:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800b9b2:	f107 020c 	add.w	r2, r7, #12
 800b9b6:	4413      	add	r3, r2
 800b9b8:	68ba      	ldr	r2, [r7, #8]
 800b9ba:	601a      	str	r2, [r3, #0]
	ptr += sizeof(size);
 800b9bc:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800b9c0:	3304      	adds	r3, #4
 800b9c2:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memcpy( buf + ptr, &DebugMode, sizeof(DebugMode) );
 800b9c6:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800b9ca:	f107 020c 	add.w	r2, r7, #12
 800b9ce:	4413      	add	r3, r2
 800b9d0:	4adb      	ldr	r2, [pc, #876]	; (800bd40 <LoadBuffer+0x3a4>)
 800b9d2:	7812      	ldrb	r2, [r2, #0]
 800b9d4:	b2d2      	uxtb	r2, r2
 800b9d6:	701a      	strb	r2, [r3, #0]
	ptr += sizeof(DebugMode);
 800b9d8:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800b9dc:	3301      	adds	r3, #1
 800b9de:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memcpy( buf + ptr, &Running, sizeof(Running) );
 800b9e2:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800b9e6:	f107 020c 	add.w	r2, r7, #12
 800b9ea:	4413      	add	r3, r2
 800b9ec:	4ad5      	ldr	r2, [pc, #852]	; (800bd44 <LoadBuffer+0x3a8>)
 800b9ee:	7812      	ldrb	r2, [r2, #0]
 800b9f0:	b2d2      	uxtb	r2, r2
 800b9f2:	701a      	strb	r2, [r3, #0]
	ptr += sizeof(Running);
 800b9f4:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800b9f8:	3301      	adds	r3, #1
 800b9fa:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memcpy( buf + ptr, &Mode, sizeof(Mode) );
 800b9fe:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800ba02:	f107 020c 	add.w	r2, r7, #12
 800ba06:	4413      	add	r3, r2
 800ba08:	4acf      	ldr	r2, [pc, #828]	; (800bd48 <LoadBuffer+0x3ac>)
 800ba0a:	7812      	ldrb	r2, [r2, #0]
 800ba0c:	b2d2      	uxtb	r2, r2
 800ba0e:	701a      	strb	r2, [r3, #0]
	ptr += sizeof(Mode);
 800ba10:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800ba14:	3301      	adds	r3, #1
 800ba16:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memcpy( buf + ptr, &GyorsasagiState, sizeof(GyorsasagiState) );
 800ba1a:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800ba1e:	f107 020c 	add.w	r2, r7, #12
 800ba22:	4413      	add	r3, r2
 800ba24:	4ac9      	ldr	r2, [pc, #804]	; (800bd4c <LoadBuffer+0x3b0>)
 800ba26:	7812      	ldrb	r2, [r2, #0]
 800ba28:	b2d2      	uxtb	r2, r2
 800ba2a:	701a      	strb	r2, [r3, #0]
	ptr += sizeof(GyorsasagiState);
 800ba2c:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800ba30:	3301      	adds	r3, #1
 800ba32:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memcpy( buf + ptr, &UgyessegiState, sizeof(UgyessegiState) );
 800ba36:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800ba3a:	f107 020c 	add.w	r2, r7, #12
 800ba3e:	4413      	add	r3, r2
 800ba40:	4ac3      	ldr	r2, [pc, #780]	; (800bd50 <LoadBuffer+0x3b4>)
 800ba42:	7812      	ldrb	r2, [r2, #0]
 800ba44:	b2d2      	uxtb	r2, r2
 800ba46:	701a      	strb	r2, [r3, #0]
	ptr += sizeof(UgyessegiState);
 800ba48:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800ba4c:	3301      	adds	r3, #1
 800ba4e:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memcpy( buf + ptr, &Timestamp, sizeof(Timestamp) );
 800ba52:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800ba56:	f107 020c 	add.w	r2, r7, #12
 800ba5a:	4413      	add	r3, r2
 800ba5c:	2208      	movs	r2, #8
 800ba5e:	49bd      	ldr	r1, [pc, #756]	; (800bd54 <LoadBuffer+0x3b8>)
 800ba60:	4618      	mov	r0, r3
 800ba62:	f005 f90f 	bl	8010c84 <memcpy>
	ptr += sizeof(Timestamp);
 800ba66:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800ba6a:	3308      	adds	r3, #8
 800ba6c:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memcpy( buf + ptr, &TimeBetweenData,sizeof(TimeBetweenData) );
 800ba70:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800ba74:	f107 020c 	add.w	r2, r7, #12
 800ba78:	4413      	add	r3, r2
 800ba7a:	4ab7      	ldr	r2, [pc, #732]	; (800bd58 <LoadBuffer+0x3bc>)
 800ba7c:	6812      	ldr	r2, [r2, #0]
 800ba7e:	601a      	str	r2, [r3, #0]
	ptr += sizeof(TimeBetweenData);
 800ba80:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800ba84:	3304      	adds	r3, #4
 800ba86:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memcpy( buf + ptr, &LinePos_controller, sizeof(LinePos_controller) );
 800ba8a:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800ba8e:	f107 020c 	add.w	r2, r7, #12
 800ba92:	4413      	add	r3, r2
 800ba94:	4ab1      	ldr	r2, [pc, #708]	; (800bd5c <LoadBuffer+0x3c0>)
 800ba96:	6812      	ldr	r2, [r2, #0]
 800ba98:	601a      	str	r2, [r3, #0]
	ptr += sizeof(LinePos_controller);
 800ba9a:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800ba9e:	3304      	adds	r3, #4
 800baa0:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memcpy( buf + ptr, &LinePositionBack, sizeof(LinePositionBack) );
 800baa4:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800baa8:	f107 020c 	add.w	r2, r7, #12
 800baac:	4413      	add	r3, r2
 800baae:	4aac      	ldr	r2, [pc, #688]	; (800bd60 <LoadBuffer+0x3c4>)
 800bab0:	6812      	ldr	r2, [r2, #0]
 800bab2:	601a      	str	r2, [r3, #0]
	ptr += sizeof(LinePositionBack);
 800bab4:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bab8:	3304      	adds	r3, #4
 800baba:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memcpy( buf + ptr, &Vonalszog_controller, sizeof(Vonalszog_controller) );
 800babe:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bac2:	f107 020c 	add.w	r2, r7, #12
 800bac6:	4413      	add	r3, r2
 800bac8:	4aa6      	ldr	r2, [pc, #664]	; (800bd64 <LoadBuffer+0x3c8>)
 800baca:	6812      	ldr	r2, [r2, #0]
 800bacc:	601a      	str	r2, [r3, #0]
	ptr += sizeof(Vonalszog_controller);
 800bace:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bad2:	3304      	adds	r3, #4
 800bad4:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memcpy( buf + ptr, &LineNumFront, sizeof(LineNumFront) );
 800bad8:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800badc:	f107 020c 	add.w	r2, r7, #12
 800bae0:	4413      	add	r3, r2
 800bae2:	4aa1      	ldr	r2, [pc, #644]	; (800bd68 <LoadBuffer+0x3cc>)
 800bae4:	7812      	ldrb	r2, [r2, #0]
 800bae6:	b2d2      	uxtb	r2, r2
 800bae8:	701a      	strb	r2, [r3, #0]
	ptr += sizeof(LineNumFront);
 800baea:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800baee:	3301      	adds	r3, #1
 800baf0:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memcpy( buf + ptr, &LineNumBack, sizeof(LineNumBack) );
 800baf4:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800baf8:	f107 020c 	add.w	r2, r7, #12
 800bafc:	4413      	add	r3, r2
 800bafe:	4a9b      	ldr	r2, [pc, #620]	; (800bd6c <LoadBuffer+0x3d0>)
 800bb00:	7812      	ldrb	r2, [r2, #0]
 800bb02:	b2d2      	uxtb	r2, r2
 800bb04:	701a      	strb	r2, [r3, #0]
	ptr += sizeof(LineNumBack);
 800bb06:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bb0a:	3301      	adds	r3, #1
 800bb0c:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memcpy( buf + ptr, &LinearX, sizeof(LinearX) );
 800bb10:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bb14:	f107 020c 	add.w	r2, r7, #12
 800bb18:	4413      	add	r3, r2
 800bb1a:	4a95      	ldr	r2, [pc, #596]	; (800bd70 <LoadBuffer+0x3d4>)
 800bb1c:	6812      	ldr	r2, [r2, #0]
 800bb1e:	601a      	str	r2, [r3, #0]
	ptr += sizeof(LinearX);
 800bb20:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bb24:	3304      	adds	r3, #4
 800bb26:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memcpy( buf + ptr, &LinearY, sizeof(LinearY) );
 800bb2a:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bb2e:	f107 020c 	add.w	r2, r7, #12
 800bb32:	4413      	add	r3, r2
 800bb34:	4a8f      	ldr	r2, [pc, #572]	; (800bd74 <LoadBuffer+0x3d8>)
 800bb36:	6812      	ldr	r2, [r2, #0]
 800bb38:	601a      	str	r2, [r3, #0]
	ptr += sizeof(LinearY);
 800bb3a:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bb3e:	3304      	adds	r3, #4
 800bb40:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memcpy( buf + ptr, &LinearZ, sizeof(LinearZ) );
 800bb44:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bb48:	f107 020c 	add.w	r2, r7, #12
 800bb4c:	4413      	add	r3, r2
 800bb4e:	4a8a      	ldr	r2, [pc, #552]	; (800bd78 <LoadBuffer+0x3dc>)
 800bb50:	6812      	ldr	r2, [r2, #0]
 800bb52:	601a      	str	r2, [r3, #0]
	ptr += sizeof(LinearZ);
 800bb54:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bb58:	3304      	adds	r3, #4
 800bb5a:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memcpy( buf + ptr, &AngularX, sizeof(AngularX) );
 800bb5e:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bb62:	f107 020c 	add.w	r2, r7, #12
 800bb66:	4413      	add	r3, r2
 800bb68:	4a84      	ldr	r2, [pc, #528]	; (800bd7c <LoadBuffer+0x3e0>)
 800bb6a:	6812      	ldr	r2, [r2, #0]
 800bb6c:	601a      	str	r2, [r3, #0]
	ptr += sizeof(AngularX);
 800bb6e:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bb72:	3304      	adds	r3, #4
 800bb74:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memcpy( buf + ptr, &AngularY, sizeof(AngularY) );
 800bb78:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bb7c:	f107 020c 	add.w	r2, r7, #12
 800bb80:	4413      	add	r3, r2
 800bb82:	4a7f      	ldr	r2, [pc, #508]	; (800bd80 <LoadBuffer+0x3e4>)
 800bb84:	6812      	ldr	r2, [r2, #0]
 800bb86:	601a      	str	r2, [r3, #0]
	ptr += sizeof(AngularY);
 800bb88:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bb8c:	3304      	adds	r3, #4
 800bb8e:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memcpy( buf + ptr, &AngularZ, sizeof(AngularZ) );
 800bb92:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bb96:	f107 020c 	add.w	r2, r7, #12
 800bb9a:	4413      	add	r3, r2
 800bb9c:	4a79      	ldr	r2, [pc, #484]	; (800bd84 <LoadBuffer+0x3e8>)
 800bb9e:	6812      	ldr	r2, [r2, #0]
 800bba0:	601a      	str	r2, [r3, #0]
	ptr += sizeof(AngularZ);
 800bba2:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bba6:	3304      	adds	r3, #4
 800bba8:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memcpy( buf + ptr, &DistanceFront, sizeof(DistanceFront) );
 800bbac:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bbb0:	f107 020c 	add.w	r2, r7, #12
 800bbb4:	4413      	add	r3, r2
 800bbb6:	4a74      	ldr	r2, [pc, #464]	; (800bd88 <LoadBuffer+0x3ec>)
 800bbb8:	6812      	ldr	r2, [r2, #0]
 800bbba:	601a      	str	r2, [r3, #0]
	ptr += sizeof(DistanceFront);
 800bbbc:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bbc0:	3304      	adds	r3, #4
 800bbc2:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memcpy( buf + ptr, &DistanceLeft, sizeof(DistanceLeft) );
 800bbc6:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bbca:	f107 020c 	add.w	r2, r7, #12
 800bbce:	4413      	add	r3, r2
 800bbd0:	4a6e      	ldr	r2, [pc, #440]	; (800bd8c <LoadBuffer+0x3f0>)
 800bbd2:	6812      	ldr	r2, [r2, #0]
 800bbd4:	601a      	str	r2, [r3, #0]
	ptr += sizeof(DistanceLeft);
 800bbd6:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bbda:	3304      	adds	r3, #4
 800bbdc:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memcpy( buf + ptr, &DistanceRight, sizeof(DistanceRight) );
 800bbe0:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bbe4:	f107 020c 	add.w	r2, r7, #12
 800bbe8:	4413      	add	r3, r2
 800bbea:	4a69      	ldr	r2, [pc, #420]	; (800bd90 <LoadBuffer+0x3f4>)
 800bbec:	6812      	ldr	r2, [r2, #0]
 800bbee:	601a      	str	r2, [r3, #0]
	ptr += sizeof(DistanceRight);
 800bbf0:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bbf4:	3304      	adds	r3, #4
 800bbf6:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memcpy( buf + ptr, &Speed, sizeof(Speed) );
 800bbfa:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bbfe:	f107 020c 	add.w	r2, r7, #12
 800bc02:	4413      	add	r3, r2
 800bc04:	4a63      	ldr	r2, [pc, #396]	; (800bd94 <LoadBuffer+0x3f8>)
 800bc06:	6812      	ldr	r2, [r2, #0]
 800bc08:	601a      	str	r2, [r3, #0]
	ptr += sizeof(Speed);
 800bc0a:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bc0e:	3304      	adds	r3, #4
 800bc10:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memcpy( buf + ptr, &Uthossz, sizeof(Uthossz) );
 800bc14:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bc18:	f107 020c 	add.w	r2, r7, #12
 800bc1c:	4413      	add	r3, r2
 800bc1e:	4a5e      	ldr	r2, [pc, #376]	; (800bd98 <LoadBuffer+0x3fc>)
 800bc20:	6812      	ldr	r2, [r2, #0]
 800bc22:	601a      	str	r2, [r3, #0]
	ptr += sizeof(Uthossz);
 800bc24:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bc28:	3304      	adds	r3, #4
 800bc2a:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memcpy( buf + ptr, &MotorCurrent, sizeof(MotorCurrent) );
 800bc2e:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bc32:	f107 020c 	add.w	r2, r7, #12
 800bc36:	4413      	add	r3, r2
 800bc38:	4a58      	ldr	r2, [pc, #352]	; (800bd9c <LoadBuffer+0x400>)
 800bc3a:	6812      	ldr	r2, [r2, #0]
 800bc3c:	601a      	str	r2, [r3, #0]
	ptr += sizeof(MotorCurrent);
 800bc3e:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bc42:	3304      	adds	r3, #4
 800bc44:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memcpy( buf + ptr, &SpeedSP, sizeof(SpeedSP) );
 800bc48:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bc4c:	f107 020c 	add.w	r2, r7, #12
 800bc50:	4413      	add	r3, r2
 800bc52:	4a53      	ldr	r2, [pc, #332]	; (800bda0 <LoadBuffer+0x404>)
 800bc54:	6812      	ldr	r2, [r2, #0]
 800bc56:	601a      	str	r2, [r3, #0]
	ptr += sizeof(SpeedSP);
 800bc58:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bc5c:	3304      	adds	r3, #4
 800bc5e:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memcpy( buf + ptr, &TclMotor, sizeof(TclMotor) );
 800bc62:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bc66:	f107 020c 	add.w	r2, r7, #12
 800bc6a:	4413      	add	r3, r2
 800bc6c:	4a4d      	ldr	r2, [pc, #308]	; (800bda4 <LoadBuffer+0x408>)
 800bc6e:	8812      	ldrh	r2, [r2, #0]
 800bc70:	b292      	uxth	r2, r2
 800bc72:	801a      	strh	r2, [r3, #0]
	ptr += sizeof(TclMotor);
 800bc74:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bc78:	3302      	adds	r3, #2
 800bc7a:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memcpy( buf + ptr, &SpeedSPGyors, sizeof(SpeedSPGyors) );
 800bc7e:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bc82:	f107 020c 	add.w	r2, r7, #12
 800bc86:	4413      	add	r3, r2
 800bc88:	4a47      	ldr	r2, [pc, #284]	; (800bda8 <LoadBuffer+0x40c>)
 800bc8a:	6812      	ldr	r2, [r2, #0]
 800bc8c:	601a      	str	r2, [r3, #0]
	ptr += sizeof(SpeedSPGyors);
 800bc8e:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bc92:	3304      	adds	r3, #4
 800bc94:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memcpy( buf + ptr, &SpeedSPKanyar, sizeof(SpeedSPKanyar) );
 800bc98:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bc9c:	f107 020c 	add.w	r2, r7, #12
 800bca0:	4413      	add	r3, r2
 800bca2:	4a42      	ldr	r2, [pc, #264]	; (800bdac <LoadBuffer+0x410>)
 800bca4:	6812      	ldr	r2, [r2, #0]
 800bca6:	601a      	str	r2, [r3, #0]
	ptr += sizeof(SpeedSPKanyar);
 800bca8:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bcac:	3304      	adds	r3, #4
 800bcae:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6

	memcpy( buf + ptr, &KpGyors,sizeof(KpGyors) );
 800bcb2:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bcb6:	f107 020c 	add.w	r2, r7, #12
 800bcba:	4413      	add	r3, r2
 800bcbc:	4a3c      	ldr	r2, [pc, #240]	; (800bdb0 <LoadBuffer+0x414>)
 800bcbe:	6812      	ldr	r2, [r2, #0]
 800bcc0:	601a      	str	r2, [r3, #0]
	ptr += sizeof(KpGyors);
 800bcc2:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bcc6:	3304      	adds	r3, #4
 800bcc8:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memcpy( buf + ptr, &KpKanyar,sizeof(KpKanyar) );
 800bccc:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bcd0:	f107 020c 	add.w	r2, r7, #12
 800bcd4:	4413      	add	r3, r2
 800bcd6:	4a37      	ldr	r2, [pc, #220]	; (800bdb4 <LoadBuffer+0x418>)
 800bcd8:	6812      	ldr	r2, [r2, #0]
 800bcda:	601a      	str	r2, [r3, #0]
	ptr += sizeof(KpKanyar);
 800bcdc:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bce0:	3304      	adds	r3, #4
 800bce2:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6

	memcpy( buf + ptr, &KdGyors,sizeof(KdGyors) );
 800bce6:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bcea:	f107 020c 	add.w	r2, r7, #12
 800bcee:	4413      	add	r3, r2
 800bcf0:	4a31      	ldr	r2, [pc, #196]	; (800bdb8 <LoadBuffer+0x41c>)
 800bcf2:	6812      	ldr	r2, [r2, #0]
 800bcf4:	601a      	str	r2, [r3, #0]
	ptr += sizeof(KdGyors);
 800bcf6:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bcfa:	3304      	adds	r3, #4
 800bcfc:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memcpy( buf + ptr, &KdKanyar,sizeof(KdKanyar) );
 800bd00:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bd04:	f107 020c 	add.w	r2, r7, #12
 800bd08:	4413      	add	r3, r2
 800bd0a:	4a2c      	ldr	r2, [pc, #176]	; (800bdbc <LoadBuffer+0x420>)
 800bd0c:	6812      	ldr	r2, [r2, #0]
 800bd0e:	601a      	str	r2, [r3, #0]
	ptr += sizeof(KdKanyar);
 800bd10:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bd14:	3304      	adds	r3, #4
 800bd16:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6

	memcpy( buf + ptr, &BatteryMotor, sizeof(BatteryMotor) );
 800bd1a:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bd1e:	f107 020c 	add.w	r2, r7, #12
 800bd22:	4413      	add	r3, r2
 800bd24:	4a26      	ldr	r2, [pc, #152]	; (800bdc0 <LoadBuffer+0x424>)
 800bd26:	6812      	ldr	r2, [r2, #0]
 800bd28:	601a      	str	r2, [r3, #0]
	ptr += sizeof(BatteryMotor);
 800bd2a:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bd2e:	3304      	adds	r3, #4
 800bd30:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memcpy( buf + ptr, &BatteryLogic, sizeof(BatteryLogic) );
 800bd34:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bd38:	f107 020c 	add.w	r2, r7, #12
 800bd3c:	4413      	add	r3, r2
 800bd3e:	e041      	b.n	800bdc4 <LoadBuffer+0x428>
 800bd40:	200190a4 	.word	0x200190a4
 800bd44:	20019010 	.word	0x20019010
 800bd48:	20018a5f 	.word	0x20018a5f
 800bd4c:	20018995 	.word	0x20018995
 800bd50:	20018ba8 	.word	0x20018ba8
 800bd54:	20018bb0 	.word	0x20018bb0
 800bd58:	20018a8c 	.word	0x20018a8c
 800bd5c:	200189a8 	.word	0x200189a8
 800bd60:	20018bdc 	.word	0x20018bdc
 800bd64:	20018a94 	.word	0x20018a94
 800bd68:	20018be9 	.word	0x20018be9
 800bd6c:	20018994 	.word	0x20018994
 800bd70:	20018a3c 	.word	0x20018a3c
 800bd74:	20018a54 	.word	0x20018a54
 800bd78:	20018a38 	.word	0x20018a38
 800bd7c:	20018998 	.word	0x20018998
 800bd80:	20018c08 	.word	0x20018c08
 800bd84:	20018b18 	.word	0x20018b18
 800bd88:	200189ac 	.word	0x200189ac
 800bd8c:	20018bf0 	.word	0x20018bf0
 800bd90:	20018bc8 	.word	0x20018bc8
 800bd94:	2001897c 	.word	0x2001897c
 800bd98:	20018a58 	.word	0x20018a58
 800bd9c:	2001909c 	.word	0x2001909c
 800bda0:	20018a80 	.word	0x20018a80
 800bda4:	20018a48 	.word	0x20018a48
 800bda8:	200189b0 	.word	0x200189b0
 800bdac:	20018a78 	.word	0x20018a78
 800bdb0:	20018a88 	.word	0x20018a88
 800bdb4:	20018bcc 	.word	0x20018bcc
 800bdb8:	20018980 	.word	0x20018980
 800bdbc:	20018bc0 	.word	0x20018bc0
 800bdc0:	20018be4 	.word	0x20018be4
 800bdc4:	4a69      	ldr	r2, [pc, #420]	; (800bf6c <LoadBuffer+0x5d0>)
 800bdc6:	6812      	ldr	r2, [r2, #0]
 800bdc8:	601a      	str	r2, [r3, #0]
	ptr += sizeof(BatteryLogic);
 800bdca:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bdce:	3304      	adds	r3, #4
 800bdd0:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6

	memcpy( buf + ptr, &ServoPos, sizeof(ServoPos) );
 800bdd4:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bdd8:	f107 020c 	add.w	r2, r7, #12
 800bddc:	4413      	add	r3, r2
 800bdde:	4a64      	ldr	r2, [pc, #400]	; (800bf70 <LoadBuffer+0x5d4>)
 800bde0:	6812      	ldr	r2, [r2, #0]
 800bde2:	601a      	str	r2, [r3, #0]
	ptr += sizeof(ServoPos);
 800bde4:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bde8:	3304      	adds	r3, #4
 800bdea:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6

	memcpy( buf + ptr, &Kp,sizeof(Kp) );
 800bdee:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bdf2:	f107 020c 	add.w	r2, r7, #12
 800bdf6:	4413      	add	r3, r2
 800bdf8:	4a5e      	ldr	r2, [pc, #376]	; (800bf74 <LoadBuffer+0x5d8>)
 800bdfa:	6812      	ldr	r2, [r2, #0]
 800bdfc:	601a      	str	r2, [r3, #0]
	ptr += sizeof(Kp);
 800bdfe:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800be02:	3304      	adds	r3, #4
 800be04:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memcpy( buf + ptr, &Ki,sizeof(Ki) );
 800be08:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800be0c:	f107 020c 	add.w	r2, r7, #12
 800be10:	4413      	add	r3, r2
 800be12:	4a59      	ldr	r2, [pc, #356]	; (800bf78 <LoadBuffer+0x5dc>)
 800be14:	6812      	ldr	r2, [r2, #0]
 800be16:	601a      	str	r2, [r3, #0]
	ptr += sizeof(Ki);
 800be18:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800be1c:	3304      	adds	r3, #4
 800be1e:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memcpy( buf + ptr, &Kd,sizeof(Kd) );
 800be22:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800be26:	f107 020c 	add.w	r2, r7, #12
 800be2a:	4413      	add	r3, r2
 800be2c:	4a53      	ldr	r2, [pc, #332]	; (800bf7c <LoadBuffer+0x5e0>)
 800be2e:	6812      	ldr	r2, [r2, #0]
 800be30:	601a      	str	r2, [r3, #0]
	ptr += sizeof(Kd);
 800be32:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800be36:	3304      	adds	r3, #4
 800be38:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memcpy( buf + ptr, &kszi,sizeof(kszi) );
 800be3c:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800be40:	f107 020c 	add.w	r2, r7, #12
 800be44:	4413      	add	r3, r2
 800be46:	4a4e      	ldr	r2, [pc, #312]	; (800bf80 <LoadBuffer+0x5e4>)
 800be48:	6812      	ldr	r2, [r2, #0]
 800be4a:	601a      	str	r2, [r3, #0]
	ptr += sizeof(kszi);
 800be4c:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800be50:	3304      	adds	r3, #4
 800be52:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memcpy( buf + ptr, &OutputDivisor,sizeof(OutputDivisor) );
 800be56:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800be5a:	f107 020c 	add.w	r2, r7, #12
 800be5e:	4413      	add	r3, r2
 800be60:	4a48      	ldr	r2, [pc, #288]	; (800bf84 <LoadBuffer+0x5e8>)
 800be62:	6812      	ldr	r2, [r2, #0]
 800be64:	601a      	str	r2, [r3, #0]
	ptr += sizeof(OutputDivisor);
 800be66:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800be6a:	3304      	adds	r3, #4
 800be6c:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memcpy( buf + ptr, &D5percent,sizeof(D5percent) );
 800be70:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800be74:	f107 020c 	add.w	r2, r7, #12
 800be78:	4413      	add	r3, r2
 800be7a:	4a43      	ldr	r2, [pc, #268]	; (800bf88 <LoadBuffer+0x5ec>)
 800be7c:	6812      	ldr	r2, [r2, #0]
 800be7e:	601a      	str	r2, [r3, #0]
	ptr += sizeof(D5percent);
 800be80:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800be84:	3304      	adds	r3, #4
 800be86:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memcpy( buf + ptr, &D5Add,sizeof(D5Add) );
 800be8a:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800be8e:	f107 020c 	add.w	r2, r7, #12
 800be92:	4413      	add	r3, r2
 800be94:	4a3d      	ldr	r2, [pc, #244]	; (800bf8c <LoadBuffer+0x5f0>)
 800be96:	6812      	ldr	r2, [r2, #0]
 800be98:	601a      	str	r2, [r3, #0]
	ptr += sizeof(D5Add);
 800be9a:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800be9e:	3304      	adds	r3, #4
 800bea0:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memcpy( buf + ptr, &D5Mul,sizeof(D5Mul) );
 800bea4:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bea8:	f107 020c 	add.w	r2, r7, #12
 800beac:	4413      	add	r3, r2
 800beae:	4a38      	ldr	r2, [pc, #224]	; (800bf90 <LoadBuffer+0x5f4>)
 800beb0:	6812      	ldr	r2, [r2, #0]
 800beb2:	601a      	str	r2, [r3, #0]
	ptr += sizeof(D5Mul);
 800beb4:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800beb8:	3304      	adds	r3, #4
 800beba:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memcpy( buf + ptr, &KpWeight,sizeof(KpWeight) );
 800bebe:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bec2:	f107 020c 	add.w	r2, r7, #12
 800bec6:	4413      	add	r3, r2
 800bec8:	4a32      	ldr	r2, [pc, #200]	; (800bf94 <LoadBuffer+0x5f8>)
 800beca:	6812      	ldr	r2, [r2, #0]
 800becc:	601a      	str	r2, [r3, #0]
	ptr += sizeof(KpWeight);
 800bece:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bed2:	3304      	adds	r3, #4
 800bed4:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memcpy( buf + ptr, &KdeltaWeight,sizeof(KdeltaWeight) );
 800bed8:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bedc:	f107 020c 	add.w	r2, r7, #12
 800bee0:	4413      	add	r3, r2
 800bee2:	4a2d      	ldr	r2, [pc, #180]	; (800bf98 <LoadBuffer+0x5fc>)
 800bee4:	6812      	ldr	r2, [r2, #0]
 800bee6:	601a      	str	r2, [r3, #0]
	ptr += sizeof(KdeltaWeight);
 800bee8:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800beec:	3304      	adds	r3, #4
 800beee:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6

	memcpy( buf + ptr, &KorforgalomData ,sizeof(KorforgalomData) );
 800bef2:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bef6:	f107 020c 	add.w	r2, r7, #12
 800befa:	4413      	add	r3, r2
 800befc:	4a27      	ldr	r2, [pc, #156]	; (800bf9c <LoadBuffer+0x600>)
 800befe:	7812      	ldrb	r2, [r2, #0]
 800bf00:	b2d2      	uxtb	r2, r2
 800bf02:	701a      	strb	r2, [r3, #0]
	ptr += sizeof(KorforgalomData);
 800bf04:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bf08:	3301      	adds	r3, #1
 800bf0a:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6

	memcpy( buf + ptr, &rpi_rx[0] ,sizeof(rpi_rx[0]) );
 800bf0e:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bf12:	f107 020c 	add.w	r2, r7, #12
 800bf16:	4413      	add	r3, r2
 800bf18:	4a21      	ldr	r2, [pc, #132]	; (800bfa0 <LoadBuffer+0x604>)
 800bf1a:	7812      	ldrb	r2, [r2, #0]
 800bf1c:	b2d2      	uxtb	r2, r2
 800bf1e:	701a      	strb	r2, [r3, #0]
	ptr += sizeof(rpi_rx[0]);
 800bf20:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bf24:	3301      	adds	r3, #1
 800bf26:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memcpy( buf + ptr, &rpi_rx[1] ,sizeof(rpi_rx[1]) );
 800bf2a:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bf2e:	f107 020c 	add.w	r2, r7, #12
 800bf32:	4413      	add	r3, r2
 800bf34:	4a1a      	ldr	r2, [pc, #104]	; (800bfa0 <LoadBuffer+0x604>)
 800bf36:	7852      	ldrb	r2, [r2, #1]
 800bf38:	b2d2      	uxtb	r2, r2
 800bf3a:	701a      	strb	r2, [r3, #0]
	ptr += sizeof(rpi_rx[1]);
 800bf3c:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bf40:	3301      	adds	r3, #1
 800bf42:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6


	size = ptr;
 800bf46:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800bf4a:	60bb      	str	r3, [r7, #8]

	memcpy( buf, &size, sizeof(size) );
 800bf4c:	68bb      	ldr	r3, [r7, #8]
 800bf4e:	60fb      	str	r3, [r7, #12]

	memcpy( targetbuf, buf, sizeof(buf) );
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	4618      	mov	r0, r3
 800bf54:	f107 030c 	add.w	r3, r7, #12
 800bf58:	22c8      	movs	r2, #200	; 0xc8
 800bf5a:	4619      	mov	r1, r3
 800bf5c:	f004 fe92 	bl	8010c84 <memcpy>

	return size;
 800bf60:	68bb      	ldr	r3, [r7, #8]
}
 800bf62:	4618      	mov	r0, r3
 800bf64:	37d8      	adds	r7, #216	; 0xd8
 800bf66:	46bd      	mov	sp, r7
 800bf68:	bd80      	pop	{r7, pc}
 800bf6a:	bf00      	nop
 800bf6c:	20018bd0 	.word	0x20018bd0
 800bf70:	200190a0 	.word	0x200190a0
 800bf74:	20018c04 	.word	0x20018c04
 800bf78:	2001898c 	.word	0x2001898c
 800bf7c:	20018be0 	.word	0x20018be0
 800bf80:	20018a90 	.word	0x20018a90
 800bf84:	200190a8 	.word	0x200190a8
 800bf88:	20018990 	.word	0x20018990
 800bf8c:	200189b4 	.word	0x200189b4
 800bf90:	20018a84 	.word	0x20018a84
 800bf94:	20018974 	.word	0x20018974
 800bf98:	200189a0 	.word	0x200189a0
 800bf9c:	20018a5d 	.word	0x20018a5d
 800bfa0:	20018bc4 	.word	0x20018bc4
 800bfa4:	00000000 	.word	0x00000000

0800bfa8 <UthosszTask>:
extern TIM_HandleTypeDef htim2;
extern EventGroupHandle_t Eventgroup_Triggers;


void UthosszTask(const * argument)
{
 800bfa8:	b590      	push	{r4, r7, lr}
 800bfaa:	b089      	sub	sp, #36	; 0x24
 800bfac:	af00      	add	r7, sp, #0
 800bfae:	6078      	str	r0, [r7, #4]
	volatile uint32_t counter_reg_prev;
	volatile uint32_t counter_reg;
	volatile int32_t delta_reg;
	volatile float velocity = 0;
 800bfb0:	f04f 0300 	mov.w	r3, #0
 800bfb4:	60bb      	str	r3, [r7, #8]
	const int deltaT = 10;
 800bfb6:	230a      	movs	r3, #10
 800bfb8:	61fb      	str	r3, [r7, #28]

	while(1)
	{
		//Inkrementlis ad beolvassa
		counter_reg = __HAL_TIM_GET_COUNTER(&htim2);
 800bfba:	4b29      	ldr	r3, [pc, #164]	; (800c060 <UthosszTask+0xb8>)
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bfc0:	613b      	str	r3, [r7, #16]
		delta_reg = counter_reg - counter_reg_prev;
 800bfc2:	693a      	ldr	r2, [r7, #16]
 800bfc4:	697b      	ldr	r3, [r7, #20]
 800bfc6:	1ad3      	subs	r3, r2, r3
 800bfc8:	60fb      	str	r3, [r7, #12]
		counter_reg_prev = counter_reg;
 800bfca:	693b      	ldr	r3, [r7, #16]
 800bfcc:	617b      	str	r3, [r7, #20]
		velocity = (float)delta_reg / (float)deltaT;
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	ee07 3a90 	vmov	s15, r3
 800bfd4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800bfd8:	69fb      	ldr	r3, [r7, #28]
 800bfda:	ee07 3a90 	vmov	s15, r3
 800bfde:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800bfe2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bfe6:	edc7 7a02 	vstr	s15, [r7, #8]
		velocity /= (33312.5 / 1024 )*(7.048/6);
 800bfea:	68bb      	ldr	r3, [r7, #8]
 800bfec:	4618      	mov	r0, r3
 800bfee:	f7f4 fa73 	bl	80004d8 <__aeabi_f2d>
 800bff2:	a319      	add	r3, pc, #100	; (adr r3, 800c058 <UthosszTask+0xb0>)
 800bff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bff8:	f7f4 fbec 	bl	80007d4 <__aeabi_ddiv>
 800bffc:	4603      	mov	r3, r0
 800bffe:	460c      	mov	r4, r1
 800c000:	4618      	mov	r0, r3
 800c002:	4621      	mov	r1, r4
 800c004:	f7f4 fd7e 	bl	8000b04 <__aeabi_d2f>
 800c008:	4603      	mov	r3, r0
 800c00a:	60bb      	str	r3, [r7, #8]
		Speed = -1 * velocity;
 800c00c:	edd7 7a02 	vldr	s15, [r7, #8]
 800c010:	eef1 7a67 	vneg.f32	s15, s15
 800c014:	4b13      	ldr	r3, [pc, #76]	; (800c064 <UthosszTask+0xbc>)
 800c016:	edc3 7a00 	vstr	s15, [r3]

		//Uthossz szamtsa
		const float magic = 1005.912055034392;	//50ms-es deltaT-hez tartoz konstans
 800c01a:	4b13      	ldr	r3, [pc, #76]	; (800c068 <UthosszTask+0xc0>)
 800c01c:	61bb      	str	r3, [r7, #24]
		Uthossz += Speed * deltaT / magic;
 800c01e:	69fb      	ldr	r3, [r7, #28]
 800c020:	ee07 3a90 	vmov	s15, r3
 800c024:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c028:	4b0e      	ldr	r3, [pc, #56]	; (800c064 <UthosszTask+0xbc>)
 800c02a:	edd3 7a00 	vldr	s15, [r3]
 800c02e:	ee67 6a27 	vmul.f32	s13, s14, s15
 800c032:	edd7 7a06 	vldr	s15, [r7, #24]
 800c036:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c03a:	4b0c      	ldr	r3, [pc, #48]	; (800c06c <UthosszTask+0xc4>)
 800c03c:	edd3 7a00 	vldr	s15, [r3]
 800c040:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c044:	4b09      	ldr	r3, [pc, #36]	; (800c06c <UthosszTask+0xc4>)
 800c046:	edc3 7a00 	vstr	s15, [r3]

		osDelay(deltaT);
 800c04a:	69fb      	ldr	r3, [r7, #28]
 800c04c:	4618      	mov	r0, r3
 800c04e:	f7fb faa3 	bl	8007598 <osDelay>
	{
 800c052:	e7b2      	b.n	800bfba <UthosszTask+0x12>
 800c054:	f3af 8000 	nop.w
 800c058:	aaaaaaab 	.word	0xaaaaaaab
 800c05c:	40431b62 	.word	0x40431b62
 800c060:	20019dc4 	.word	0x20019dc4
 800c064:	2001897c 	.word	0x2001897c
 800c068:	447b7a5f 	.word	0x447b7a5f
 800c06c:	20018a58 	.word	0x20018a58

0800c070 <RollAngleControllerTask>:
	osThreadTerminate(NULL);
}


void RollAngleControllerTask(void const * argument)
{
 800c070:	b580      	push	{r7, lr}
 800c072:	b088      	sub	sp, #32
 800c074:	af00      	add	r7, sp, #0
 800c076:	6078      	str	r0, [r7, #4]
	float p;
	float e;
	float u;
	float ref = 0;	//alapjel fokban
 800c078:	f04f 0300 	mov.w	r3, #0
 800c07c:	61fb      	str	r3, [r7, #28]
	float kpHordo = 1;
 800c07e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800c082:	61bb      	str	r3, [r7, #24]
	while(1)
	{
		//kezdeti rtkek
		u = 0;
 800c084:	f04f 0300 	mov.w	r3, #0
 800c088:	617b      	str	r3, [r7, #20]

		//P szablyz
		e = ref - AngularX;
 800c08a:	4b1c      	ldr	r3, [pc, #112]	; (800c0fc <RollAngleControllerTask+0x8c>)
 800c08c:	edd3 7a00 	vldr	s15, [r3]
 800c090:	ed97 7a07 	vldr	s14, [r7, #28]
 800c094:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c098:	edc7 7a04 	vstr	s15, [r7, #16]
		p = e * kpHordo;
 800c09c:	ed97 7a04 	vldr	s14, [r7, #16]
 800c0a0:	edd7 7a06 	vldr	s15, [r7, #24]
 800c0a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c0a8:	edc7 7a03 	vstr	s15, [r7, #12]

		//beavatkoz jel ellltsa
		u += p;
 800c0ac:	ed97 7a05 	vldr	s14, [r7, #20]
 800c0b0:	edd7 7a03 	vldr	s15, [r7, #12]
 800c0b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c0b8:	edc7 7a05 	vstr	s15, [r7, #20]

		//beavatkoz jel belltsa
		if( Running == RUN_FULL_AUTO || Running == RUN_MANUAL_THROTTLE )
 800c0bc:	4b10      	ldr	r3, [pc, #64]	; (800c100 <RollAngleControllerTask+0x90>)
 800c0be:	781b      	ldrb	r3, [r3, #0]
 800c0c0:	b2db      	uxtb	r3, r3
 800c0c2:	2b02      	cmp	r3, #2
 800c0c4:	d004      	beq.n	800c0d0 <RollAngleControllerTask+0x60>
 800c0c6:	4b0e      	ldr	r3, [pc, #56]	; (800c100 <RollAngleControllerTask+0x90>)
 800c0c8:	781b      	ldrb	r3, [r3, #0]
 800c0ca:	b2db      	uxtb	r3, r3
 800c0cc:	2b04      	cmp	r3, #4
 800c0ce:	d108      	bne.n	800c0e2 <RollAngleControllerTask+0x72>
		{
			ServoPos = u * (PI / 180.0f);
 800c0d0:	edd7 7a05 	vldr	s15, [r7, #20]
 800c0d4:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 800c104 <RollAngleControllerTask+0x94>
 800c0d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c0dc:	4b0a      	ldr	r3, [pc, #40]	; (800c108 <RollAngleControllerTask+0x98>)
 800c0de:	edc3 7a00 	vstr	s15, [r3]
		}
		ServoPos = u * (PI / 180.0f);
 800c0e2:	edd7 7a05 	vldr	s15, [r7, #20]
 800c0e6:	ed9f 7a07 	vldr	s14, [pc, #28]	; 800c104 <RollAngleControllerTask+0x94>
 800c0ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c0ee:	4b06      	ldr	r3, [pc, #24]	; (800c108 <RollAngleControllerTask+0x98>)
 800c0f0:	edc3 7a00 	vstr	s15, [r3]

		osDelay(15);
 800c0f4:	200f      	movs	r0, #15
 800c0f6:	f7fb fa4f 	bl	8007598 <osDelay>
		u = 0;
 800c0fa:	e7c3      	b.n	800c084 <RollAngleControllerTask+0x14>
 800c0fc:	20018998 	.word	0x20018998
 800c100:	20019010 	.word	0x20019010
 800c104:	3c8efa35 	.word	0x3c8efa35
 800c108:	200190a0 	.word	0x200190a0

0800c10c <PIDController>:
	osThreadTerminate(NULL);
}


void PIDController(void const * argument)
{
 800c10c:	b580      	push	{r7, lr}
 800c10e:	b08a      	sub	sp, #40	; 0x28
 800c110:	af00      	add	r7, sp, #0
 800c112:	6078      	str	r0, [r7, #4]
	const uint16_t DeltaT=15;
 800c114:	230f      	movs	r3, #15
 800c116:	837b      	strh	r3, [r7, #26]
	float LastError = 0;
 800c118:	f04f 0300 	mov.w	r3, #0
 800c11c:	627b      	str	r3, [r7, #36]	; 0x24
	float LastLinePositionFront = 0.0;
 800c11e:	f04f 0300 	mov.w	r3, #0
 800c122:	623b      	str	r3, [r7, #32]
	float Error, Pki, Iki, Dki, Out;

	while(1)
	{
		//Hibaszmts
		if(LineNumBack != 0)
 800c124:	4b2e      	ldr	r3, [pc, #184]	; (800c1e0 <PIDController+0xd4>)
 800c126:	781b      	ldrb	r3, [r3, #0]
 800c128:	b2db      	uxtb	r3, r3
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	d006      	beq.n	800c13c <PIDController+0x30>
		{
			Error = LinePositionFront;
 800c12e:	4b2d      	ldr	r3, [pc, #180]	; (800c1e4 <PIDController+0xd8>)
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	61fb      	str	r3, [r7, #28]
			LastLinePositionFront = LinePositionFront;
 800c134:	4b2b      	ldr	r3, [pc, #172]	; (800c1e4 <PIDController+0xd8>)
 800c136:	681b      	ldr	r3, [r3, #0]
 800c138:	623b      	str	r3, [r7, #32]
 800c13a:	e001      	b.n	800c140 <PIDController+0x34>
		}
		else
		{
			Error = LastLinePositionFront;
 800c13c:	6a3b      	ldr	r3, [r7, #32]
 800c13e:	61fb      	str	r3, [r7, #28]
		}
		Out = 0;
 800c140:	f04f 0300 	mov.w	r3, #0
 800c144:	617b      	str	r3, [r7, #20]

		//P szablyoz
		Pki = Error * Kp;
 800c146:	4b28      	ldr	r3, [pc, #160]	; (800c1e8 <PIDController+0xdc>)
 800c148:	edd3 7a00 	vldr	s15, [r3]
 800c14c:	ed97 7a07 	vldr	s14, [r7, #28]
 800c150:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c154:	edc7 7a04 	vstr	s15, [r7, #16]
		Out += Pki;
 800c158:	ed97 7a05 	vldr	s14, [r7, #20]
 800c15c:	edd7 7a04 	vldr	s15, [r7, #16]
 800c160:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c164:	edc7 7a05 	vstr	s15, [r7, #20]
		Iki= Iki + Ki * error * DeltaT;
		Out+=Iki;
		*/

		//D szablyoz
		Dki= (Kd *(Error - LastError ))/DeltaT;
 800c168:	ed97 7a07 	vldr	s14, [r7, #28]
 800c16c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800c170:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c174:	4b1d      	ldr	r3, [pc, #116]	; (800c1ec <PIDController+0xe0>)
 800c176:	edd3 7a00 	vldr	s15, [r3]
 800c17a:	ee67 6a27 	vmul.f32	s13, s14, s15
 800c17e:	8b7b      	ldrh	r3, [r7, #26]
 800c180:	ee07 3a90 	vmov	s15, r3
 800c184:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c188:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c18c:	edc7 7a03 	vstr	s15, [r7, #12]
		Dki *= 1000;
 800c190:	edd7 7a03 	vldr	s15, [r7, #12]
 800c194:	ed9f 7a16 	vldr	s14, [pc, #88]	; 800c1f0 <PIDController+0xe4>
 800c198:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c19c:	edc7 7a03 	vstr	s15, [r7, #12]
		Out+=Dki;
 800c1a0:	ed97 7a05 	vldr	s14, [r7, #20]
 800c1a4:	edd7 7a03 	vldr	s15, [r7, #12]
 800c1a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c1ac:	edc7 7a05 	vstr	s15, [r7, #20]
		Ki = Out;
 800c1b0:	4a10      	ldr	r2, [pc, #64]	; (800c1f4 <PIDController+0xe8>)
 800c1b2:	697b      	ldr	r3, [r7, #20]
 800c1b4:	6013      	str	r3, [r2, #0]
		//TODO: kimeneti je l bellitsa valamivalami(Out)
		if( Running == RUN_FULL_AUTO || Running == RUN_MANUAL_THROTTLE )
 800c1b6:	4b10      	ldr	r3, [pc, #64]	; (800c1f8 <PIDController+0xec>)
 800c1b8:	781b      	ldrb	r3, [r3, #0]
 800c1ba:	b2db      	uxtb	r3, r3
 800c1bc:	2b02      	cmp	r3, #2
 800c1be:	d004      	beq.n	800c1ca <PIDController+0xbe>
 800c1c0:	4b0d      	ldr	r3, [pc, #52]	; (800c1f8 <PIDController+0xec>)
 800c1c2:	781b      	ldrb	r3, [r3, #0]
 800c1c4:	b2db      	uxtb	r3, r3
 800c1c6:	2b04      	cmp	r3, #4
 800c1c8:	d102      	bne.n	800c1d0 <PIDController+0xc4>
		{
			ServoPos = Out;
 800c1ca:	4a0c      	ldr	r2, [pc, #48]	; (800c1fc <PIDController+0xf0>)
 800c1cc:	697b      	ldr	r3, [r7, #20]
 800c1ce:	6013      	str	r3, [r2, #0]
		}

		//Set last error
		LastError = Error;
 800c1d0:	69fb      	ldr	r3, [r7, #28]
 800c1d2:	627b      	str	r3, [r7, #36]	; 0x24

		osDelay(DeltaT);
 800c1d4:	8b7b      	ldrh	r3, [r7, #26]
 800c1d6:	4618      	mov	r0, r3
 800c1d8:	f7fb f9de 	bl	8007598 <osDelay>
		if(LineNumBack != 0)
 800c1dc:	e7a2      	b.n	800c124 <PIDController+0x18>
 800c1de:	bf00      	nop
 800c1e0:	20018994 	.word	0x20018994
 800c1e4:	20018bec 	.word	0x20018bec
 800c1e8:	20018c04 	.word	0x20018c04
 800c1ec:	20018be0 	.word	0x20018be0
 800c1f0:	447a0000 	.word	0x447a0000
 800c1f4:	2001898c 	.word	0x2001898c
 800c1f8:	20019010 	.word	0x20019010
 800c1fc:	200190a0 	.word	0x200190a0

0800c200 <SteeringStateSpaceController>:
	}
	osThreadTerminate(NULL);
}


void SteeringStateSpaceController(void const * argument){
 800c200:	b580      	push	{r7, lr}
 800c202:	b08e      	sub	sp, #56	; 0x38
 800c204:	af00      	add	r7, sp, #0
 800c206:	6078      	str	r0, [r7, #4]

	const float L = 0.08;	//vonalszenzorok tvolsga [m-ben]
 800c208:	4b87      	ldr	r3, [pc, #540]	; (800c428 <SteeringStateSpaceController+0x228>)
 800c20a:	62fb      	str	r3, [r7, #44]	; 0x2c
	const int e = 0;							//alapjel
 800c20c:	2300      	movs	r3, #0
 800c20e:	62bb      	str	r3, [r7, #40]	; 0x28
	float T;
	float T5percent;
	float u1 , u , p , delta , kp , kdelta;
	float LinePositionFront_prev = LinePositionFront;
 800c210:	4b86      	ldr	r3, [pc, #536]	; (800c42c <SteeringStateSpaceController+0x22c>)
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	637b      	str	r3, [r7, #52]	; 0x34
	float Vonalszog_prev = LineAngle;
 800c216:	4b86      	ldr	r3, [pc, #536]	; (800c430 <SteeringStateSpaceController+0x230>)
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	633b      	str	r3, [r7, #48]	; 0x30

	LinePos_controller = LinePositionFront;
 800c21c:	4b83      	ldr	r3, [pc, #524]	; (800c42c <SteeringStateSpaceController+0x22c>)
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	4a84      	ldr	r2, [pc, #528]	; (800c434 <SteeringStateSpaceController+0x234>)
 800c222:	6013      	str	r3, [r2, #0]
	Vonalszog_controller = LineAngle;
 800c224:	4b82      	ldr	r3, [pc, #520]	; (800c430 <SteeringStateSpaceController+0x230>)
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	4a83      	ldr	r2, [pc, #524]	; (800c438 <SteeringStateSpaceController+0x238>)
 800c22a:	6013      	str	r3, [r2, #0]

	while(1)
	{
		//vonalpozci s szg fagyasztsa ha lemegynk a vonalrl
		if(LineNumFront == 0)
 800c22c:	4b83      	ldr	r3, [pc, #524]	; (800c43c <SteeringStateSpaceController+0x23c>)
 800c22e:	781b      	ldrb	r3, [r3, #0]
 800c230:	b2db      	uxtb	r3, r3
 800c232:	2b00      	cmp	r3, #0
 800c234:	d106      	bne.n	800c244 <SteeringStateSpaceController+0x44>
		{
			LinePos_controller = LinePositionFront_prev;
 800c236:	4a7f      	ldr	r2, [pc, #508]	; (800c434 <SteeringStateSpaceController+0x234>)
 800c238:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c23a:	6013      	str	r3, [r2, #0]
			Vonalszog_controller = Vonalszog_prev;
 800c23c:	4a7e      	ldr	r2, [pc, #504]	; (800c438 <SteeringStateSpaceController+0x238>)
 800c23e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c240:	6013      	str	r3, [r2, #0]
 800c242:	e022      	b.n	800c28a <SteeringStateSpaceController+0x8a>
		}
		else if(LineNumFront != 0 && LineNumBack == 0)
 800c244:	4b7d      	ldr	r3, [pc, #500]	; (800c43c <SteeringStateSpaceController+0x23c>)
 800c246:	781b      	ldrb	r3, [r3, #0]
 800c248:	b2db      	uxtb	r3, r3
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	d00f      	beq.n	800c26e <SteeringStateSpaceController+0x6e>
 800c24e:	4b7c      	ldr	r3, [pc, #496]	; (800c440 <SteeringStateSpaceController+0x240>)
 800c250:	781b      	ldrb	r3, [r3, #0]
 800c252:	b2db      	uxtb	r3, r3
 800c254:	2b00      	cmp	r3, #0
 800c256:	d10a      	bne.n	800c26e <SteeringStateSpaceController+0x6e>
		{
			Vonalszog_controller = Vonalszog_prev;
 800c258:	4a77      	ldr	r2, [pc, #476]	; (800c438 <SteeringStateSpaceController+0x238>)
 800c25a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c25c:	6013      	str	r3, [r2, #0]
			LinePositionFront_prev = LinePos_controller;
 800c25e:	4b75      	ldr	r3, [pc, #468]	; (800c434 <SteeringStateSpaceController+0x234>)
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	637b      	str	r3, [r7, #52]	; 0x34
			LinePos_controller = LinePositionFront;
 800c264:	4b71      	ldr	r3, [pc, #452]	; (800c42c <SteeringStateSpaceController+0x22c>)
 800c266:	681b      	ldr	r3, [r3, #0]
 800c268:	4a72      	ldr	r2, [pc, #456]	; (800c434 <SteeringStateSpaceController+0x234>)
 800c26a:	6013      	str	r3, [r2, #0]
 800c26c:	e00d      	b.n	800c28a <SteeringStateSpaceController+0x8a>
		}
		else
		{
			Vonalszog_prev = Vonalszog_controller;
 800c26e:	4b72      	ldr	r3, [pc, #456]	; (800c438 <SteeringStateSpaceController+0x238>)
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	633b      	str	r3, [r7, #48]	; 0x30
			LinePositionFront_prev = LinePos_controller;
 800c274:	4b6f      	ldr	r3, [pc, #444]	; (800c434 <SteeringStateSpaceController+0x234>)
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	637b      	str	r3, [r7, #52]	; 0x34
			Vonalszog_controller = LineAngle;
 800c27a:	4b6d      	ldr	r3, [pc, #436]	; (800c430 <SteeringStateSpaceController+0x230>)
 800c27c:	681b      	ldr	r3, [r3, #0]
 800c27e:	4a6e      	ldr	r2, [pc, #440]	; (800c438 <SteeringStateSpaceController+0x238>)
 800c280:	6013      	str	r3, [r2, #0]
			LinePos_controller = LinePositionFront;
 800c282:	4b6a      	ldr	r3, [pc, #424]	; (800c42c <SteeringStateSpaceController+0x22c>)
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	4a6b      	ldr	r2, [pc, #428]	; (800c434 <SteeringStateSpaceController+0x234>)
 800c288:	6013      	str	r3, [r2, #0]
		}

		//vonalszg eljele lehet hogy ellenttes mint amit szeretnnk:
		//Vonalszog = Vonalszog * (-1);

		D5percent = D5Mul*Speed + D5Add;
 800c28a:	4b6e      	ldr	r3, [pc, #440]	; (800c444 <SteeringStateSpaceController+0x244>)
 800c28c:	ed93 7a00 	vldr	s14, [r3]
 800c290:	4b6d      	ldr	r3, [pc, #436]	; (800c448 <SteeringStateSpaceController+0x248>)
 800c292:	edd3 7a00 	vldr	s15, [r3]
 800c296:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c29a:	4b6c      	ldr	r3, [pc, #432]	; (800c44c <SteeringStateSpaceController+0x24c>)
 800c29c:	edd3 7a00 	vldr	s15, [r3]
 800c2a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c2a4:	4b6a      	ldr	r3, [pc, #424]	; (800c450 <SteeringStateSpaceController+0x250>)
 800c2a6:	edc3 7a00 	vstr	s15, [r3]
		T5percent = D5percent / Speed;
 800c2aa:	4b69      	ldr	r3, [pc, #420]	; (800c450 <SteeringStateSpaceController+0x250>)
 800c2ac:	edd3 6a00 	vldr	s13, [r3]
 800c2b0:	4b65      	ldr	r3, [pc, #404]	; (800c448 <SteeringStateSpaceController+0x248>)
 800c2b2:	ed93 7a00 	vldr	s14, [r3]
 800c2b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c2ba:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
		T = kszi * T5percent / 3;
 800c2be:	4b65      	ldr	r3, [pc, #404]	; (800c454 <SteeringStateSpaceController+0x254>)
 800c2c0:	ed93 7a00 	vldr	s14, [r3]
 800c2c4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800c2c8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c2cc:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800c2d0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c2d4:	edc7 7a08 	vstr	s15, [r7, #32]

		//Erstsek
		kp = -L / (Speed * T * Speed * T);
 800c2d8:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800c2dc:	eef1 6a67 	vneg.f32	s13, s15
 800c2e0:	4b59      	ldr	r3, [pc, #356]	; (800c448 <SteeringStateSpaceController+0x248>)
 800c2e2:	ed93 7a00 	vldr	s14, [r3]
 800c2e6:	edd7 7a08 	vldr	s15, [r7, #32]
 800c2ea:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c2ee:	4b56      	ldr	r3, [pc, #344]	; (800c448 <SteeringStateSpaceController+0x248>)
 800c2f0:	edd3 7a00 	vldr	s15, [r3]
 800c2f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c2f8:	edd7 7a08 	vldr	s15, [r7, #32]
 800c2fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c300:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c304:	edc7 7a07 	vstr	s15, [r7, #28]
		kdelta = L / (Speed * T) * (-2 * kszi + L / (Speed * T));
 800c308:	4b4f      	ldr	r3, [pc, #316]	; (800c448 <SteeringStateSpaceController+0x248>)
 800c30a:	ed93 7a00 	vldr	s14, [r3]
 800c30e:	edd7 7a08 	vldr	s15, [r7, #32]
 800c312:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c316:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 800c31a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c31e:	4b4d      	ldr	r3, [pc, #308]	; (800c454 <SteeringStateSpaceController+0x254>)
 800c320:	edd3 7a00 	vldr	s15, [r3]
 800c324:	eef8 6a00 	vmov.f32	s13, #128	; 0xc0000000 -2.0
 800c328:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800c32c:	4b46      	ldr	r3, [pc, #280]	; (800c448 <SteeringStateSpaceController+0x248>)
 800c32e:	ed93 6a00 	vldr	s12, [r3]
 800c332:	edd7 7a08 	vldr	s15, [r7, #32]
 800c336:	ee26 6a27 	vmul.f32	s12, s12, s15
 800c33a:	edd7 5a0b 	vldr	s11, [r7, #44]	; 0x2c
 800c33e:	eec5 7a86 	vdiv.f32	s15, s11, s12
 800c342:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c346:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c34a:	edc7 7a06 	vstr	s15, [r7, #24]

		//slyozs
		kp *= KpWeight;
 800c34e:	4b42      	ldr	r3, [pc, #264]	; (800c458 <SteeringStateSpaceController+0x258>)
 800c350:	edd3 7a00 	vldr	s15, [r3]
 800c354:	ed97 7a07 	vldr	s14, [r7, #28]
 800c358:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c35c:	edc7 7a07 	vstr	s15, [r7, #28]
		kdelta *= KdeltaWeight;
 800c360:	4b3e      	ldr	r3, [pc, #248]	; (800c45c <SteeringStateSpaceController+0x25c>)
 800c362:	edd3 7a00 	vldr	s15, [r3]
 800c366:	ed97 7a06 	vldr	s14, [r7, #24]
 800c36a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c36e:	edc7 7a06 	vstr	s15, [r7, #24]

		//Bels vltozk
		p = kp * LinePos_controller;
 800c372:	4b30      	ldr	r3, [pc, #192]	; (800c434 <SteeringStateSpaceController+0x234>)
 800c374:	edd3 7a00 	vldr	s15, [r3]
 800c378:	ed97 7a07 	vldr	s14, [r7, #28]
 800c37c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c380:	edc7 7a05 	vstr	s15, [r7, #20]
		delta = kdelta * Vonalszog_controller;
 800c384:	4b2c      	ldr	r3, [pc, #176]	; (800c438 <SteeringStateSpaceController+0x238>)
 800c386:	edd3 7a00 	vldr	s15, [r3]
 800c38a:	ed97 7a06 	vldr	s14, [r7, #24]
 800c38e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c392:	edc7 7a04 	vstr	s15, [r7, #16]

		u1 = p + delta;
 800c396:	ed97 7a05 	vldr	s14, [r7, #20]
 800c39a:	edd7 7a04 	vldr	s15, [r7, #16]
 800c39e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c3a2:	edc7 7a03 	vstr	s15, [r7, #12]

		//sszegzs s kimenet

		u = e - u1;
 800c3a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3a8:	ee07 3a90 	vmov	s15, r3
 800c3ac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c3b0:	edd7 7a03 	vldr	s15, [r7, #12]
 800c3b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c3b8:	edc7 7a02 	vstr	s15, [r7, #8]

		if( Running == RUN_FULL_AUTO || Running == RUN_MANUAL_THROTTLE )
 800c3bc:	4b28      	ldr	r3, [pc, #160]	; (800c460 <SteeringStateSpaceController+0x260>)
 800c3be:	781b      	ldrb	r3, [r3, #0]
 800c3c0:	b2db      	uxtb	r3, r3
 800c3c2:	2b02      	cmp	r3, #2
 800c3c4:	d004      	beq.n	800c3d0 <SteeringStateSpaceController+0x1d0>
 800c3c6:	4b26      	ldr	r3, [pc, #152]	; (800c460 <SteeringStateSpaceController+0x260>)
 800c3c8:	781b      	ldrb	r3, [r3, #0]
 800c3ca:	b2db      	uxtb	r3, r3
 800c3cc:	2b04      	cmp	r3, #4
 800c3ce:	d123      	bne.n	800c418 <SteeringStateSpaceController+0x218>
		{
			if( abs(Speed) < 0.1 )
 800c3d0:	4b1d      	ldr	r3, [pc, #116]	; (800c448 <SteeringStateSpaceController+0x248>)
 800c3d2:	edd3 7a00 	vldr	s15, [r3]
 800c3d6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c3da:	ee17 3a90 	vmov	r3, s15
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	bfb8      	it	lt
 800c3e2:	425b      	neglt	r3, r3
 800c3e4:	4618      	mov	r0, r3
 800c3e6:	f7f4 f865 	bl	80004b4 <__aeabi_i2d>
 800c3ea:	a30d      	add	r3, pc, #52	; (adr r3, 800c420 <SteeringStateSpaceController+0x220>)
 800c3ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3f0:	f7f4 fb38 	bl	8000a64 <__aeabi_dcmplt>
 800c3f4:	4603      	mov	r3, r0
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d004      	beq.n	800c404 <SteeringStateSpaceController+0x204>
				ServoPos = 0;
 800c3fa:	4b1a      	ldr	r3, [pc, #104]	; (800c464 <SteeringStateSpaceController+0x264>)
 800c3fc:	f04f 0200 	mov.w	r2, #0
 800c400:	601a      	str	r2, [r3, #0]
 800c402:	e009      	b.n	800c418 <SteeringStateSpaceController+0x218>
			else
				ServoPos = u / OutputDivisor;
 800c404:	4b18      	ldr	r3, [pc, #96]	; (800c468 <SteeringStateSpaceController+0x268>)
 800c406:	ed93 7a00 	vldr	s14, [r3]
 800c40a:	edd7 6a02 	vldr	s13, [r7, #8]
 800c40e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c412:	4b14      	ldr	r3, [pc, #80]	; (800c464 <SteeringStateSpaceController+0x264>)
 800c414:	edc3 7a00 	vstr	s15, [r3]
		}


		osDelay(15);
 800c418:	200f      	movs	r0, #15
 800c41a:	f7fb f8bd 	bl	8007598 <osDelay>
		if(LineNumFront == 0)
 800c41e:	e705      	b.n	800c22c <SteeringStateSpaceController+0x2c>
 800c420:	9999999a 	.word	0x9999999a
 800c424:	3fb99999 	.word	0x3fb99999
 800c428:	3da3d70a 	.word	0x3da3d70a
 800c42c:	20018bec 	.word	0x20018bec
 800c430:	2001899c 	.word	0x2001899c
 800c434:	200189a8 	.word	0x200189a8
 800c438:	20018a94 	.word	0x20018a94
 800c43c:	20018be9 	.word	0x20018be9
 800c440:	20018994 	.word	0x20018994
 800c444:	20018a84 	.word	0x20018a84
 800c448:	2001897c 	.word	0x2001897c
 800c44c:	200189b4 	.word	0x200189b4
 800c450:	20018990 	.word	0x20018990
 800c454:	20018a90 	.word	0x20018a90
 800c458:	20018974 	.word	0x20018974
 800c45c:	200189a0 	.word	0x200189a0
 800c460:	20019010 	.word	0x20019010
 800c464:	200190a0 	.word	0x200190a0
 800c468:	200190a8 	.word	0x200190a8
 800c46c:	00000000 	.word	0x00000000

0800c470 <SpeedControllerTask>:
	osThreadTerminate(NULL);
}


void SpeedControllerTask(void const * argument)
{
 800c470:	b5b0      	push	{r4, r5, r7, lr}
 800c472:	b090      	sub	sp, #64	; 0x40
 800c474:	af00      	add	r7, sp, #0
 800c476:	6078      	str	r0, [r7, #4]
	const float K = 0.09014*(6/7.048);
 800c478:	4b9b      	ldr	r3, [pc, #620]	; (800c6e8 <SpeedControllerTask+0x278>)
 800c47a:	62fb      	str	r3, [r7, #44]	; 0x2c
	const float T = 1367.1*(6/7.048);
 800c47c:	4b9b      	ldr	r3, [pc, #620]	; (800c6ec <SpeedControllerTask+0x27c>)
 800c47e:	62bb      	str	r3, [r7, #40]	; 0x28
	const float Ts = 10;
 800c480:	4b9b      	ldr	r3, [pc, #620]	; (800c6f0 <SpeedControllerTask+0x280>)
 800c482:	627b      	str	r3, [r7, #36]	; 0x24
	const float zd = exp(-Ts/T);
 800c484:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800c488:	eeb1 7a67 	vneg.f32	s14, s15
 800c48c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800c490:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800c494:	ee16 0a90 	vmov	r0, s13
 800c498:	f7f4 f81e 	bl	80004d8 <__aeabi_f2d>
 800c49c:	4603      	mov	r3, r0
 800c49e:	460c      	mov	r4, r1
 800c4a0:	ec44 3b10 	vmov	d0, r3, r4
 800c4a4:	f004 fc0c 	bl	8010cc0 <exp>
 800c4a8:	ec54 3b10 	vmov	r3, r4, d0
 800c4ac:	4618      	mov	r0, r3
 800c4ae:	4621      	mov	r1, r4
 800c4b0:	f7f4 fb28 	bl	8000b04 <__aeabi_d2f>
 800c4b4:	4603      	mov	r3, r0
 800c4b6:	623b      	str	r3, [r7, #32]
	const float Kd_mot = K * (1-zd);
 800c4b8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c4bc:	edd7 7a08 	vldr	s15, [r7, #32]
 800c4c0:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c4c4:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800c4c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c4cc:	edc7 7a07 	vstr	s15, [r7, #28]

	float Kc;
	float u_prev = 0;
 800c4d0:	f04f 0300 	mov.w	r3, #0
 800c4d4:	63fb      	str	r3, [r7, #60]	; 0x3c
	float u2_prev = 0;
 800c4d6:	f04f 0300 	mov.w	r3, #0
 800c4da:	63bb      	str	r3, [r7, #56]	; 0x38
	float u;
	float e;
	while(1)
	{
		//Kc szmtsa
		Kc = 1 / Kd_mot * (1 - exp(-Ts / (float)TclMotor));
 800c4dc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c4e0:	edd7 7a07 	vldr	s15, [r7, #28]
 800c4e4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800c4e8:	ee16 0a90 	vmov	r0, s13
 800c4ec:	f7f3 fff4 	bl	80004d8 <__aeabi_f2d>
 800c4f0:	4604      	mov	r4, r0
 800c4f2:	460d      	mov	r5, r1
 800c4f4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800c4f8:	eeb1 7a67 	vneg.f32	s14, s15
 800c4fc:	4b7d      	ldr	r3, [pc, #500]	; (800c6f4 <SpeedControllerTask+0x284>)
 800c4fe:	881b      	ldrh	r3, [r3, #0]
 800c500:	b29b      	uxth	r3, r3
 800c502:	ee07 3a90 	vmov	s15, r3
 800c506:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c50a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800c50e:	ee16 0a90 	vmov	r0, s13
 800c512:	f7f3 ffe1 	bl	80004d8 <__aeabi_f2d>
 800c516:	4602      	mov	r2, r0
 800c518:	460b      	mov	r3, r1
 800c51a:	ec43 2b10 	vmov	d0, r2, r3
 800c51e:	f004 fbcf 	bl	8010cc0 <exp>
 800c522:	ec53 2b10 	vmov	r2, r3, d0
 800c526:	f04f 0000 	mov.w	r0, #0
 800c52a:	4973      	ldr	r1, [pc, #460]	; (800c6f8 <SpeedControllerTask+0x288>)
 800c52c:	f7f3 fe74 	bl	8000218 <__aeabi_dsub>
 800c530:	4602      	mov	r2, r0
 800c532:	460b      	mov	r3, r1
 800c534:	4620      	mov	r0, r4
 800c536:	4629      	mov	r1, r5
 800c538:	f7f4 f822 	bl	8000580 <__aeabi_dmul>
 800c53c:	4603      	mov	r3, r0
 800c53e:	460c      	mov	r4, r1
 800c540:	4618      	mov	r0, r3
 800c542:	4621      	mov	r1, r4
 800c544:	f7f4 fade 	bl	8000b04 <__aeabi_d2f>
 800c548:	4603      	mov	r3, r0
 800c54a:	61bb      	str	r3, [r7, #24]

		//Alapjel
		e = SpeedSP-Speed;
 800c54c:	4b6b      	ldr	r3, [pc, #428]	; (800c6fc <SpeedControllerTask+0x28c>)
 800c54e:	ed93 7a00 	vldr	s14, [r3]
 800c552:	4b6b      	ldr	r3, [pc, #428]	; (800c700 <SpeedControllerTask+0x290>)
 800c554:	edd3 7a00 	vldr	s15, [r3]
 800c558:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c55c:	edc7 7a05 	vstr	s15, [r7, #20]

		//Bels vltozk
		u2 = zd * u2_prev + (1-zd) * u_prev;
 800c560:	ed97 7a08 	vldr	s14, [r7, #32]
 800c564:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800c568:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c56c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c570:	edd7 7a08 	vldr	s15, [r7, #32]
 800c574:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800c578:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800c57c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c580:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c584:	edc7 7a04 	vstr	s15, [r7, #16]
		u1 = Kc * e;
 800c588:	ed97 7a06 	vldr	s14, [r7, #24]
 800c58c:	edd7 7a05 	vldr	s15, [r7, #20]
 800c590:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c594:	edc7 7a03 	vstr	s15, [r7, #12]

		//sszegzs s transzformlt szaturci
		u = u1 + u2;
 800c598:	ed97 7a03 	vldr	s14, [r7, #12]
 800c59c:	edd7 7a04 	vldr	s15, [r7, #16]
 800c5a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c5a4:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
		if(u > 76)
 800c5a8:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800c5ac:	ed9f 7a55 	vldr	s14, [pc, #340]	; 800c704 <SpeedControllerTask+0x294>
 800c5b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c5b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c5b8:	dd02      	ble.n	800c5c0 <SpeedControllerTask+0x150>
			u = 76;
 800c5ba:	4b53      	ldr	r3, [pc, #332]	; (800c708 <SpeedControllerTask+0x298>)
 800c5bc:	633b      	str	r3, [r7, #48]	; 0x30
 800c5be:	e00a      	b.n	800c5d6 <SpeedControllerTask+0x166>
		else if (u < -76)
 800c5c0:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800c5c4:	ed9f 7a51 	vldr	s14, [pc, #324]	; 800c70c <SpeedControllerTask+0x29c>
 800c5c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c5cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c5d0:	d501      	bpl.n	800c5d6 <SpeedControllerTask+0x166>
			u = -76;
 800c5d2:	4b4f      	ldr	r3, [pc, #316]	; (800c710 <SpeedControllerTask+0x2a0>)
 800c5d4:	633b      	str	r3, [r7, #48]	; 0x30

		//Visszacsatols
		u_prev = u;
 800c5d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5d8:	63fb      	str	r3, [r7, #60]	; 0x3c
		u2_prev = u2;
 800c5da:	693b      	ldr	r3, [r7, #16]
 800c5dc:	63bb      	str	r3, [r7, #56]	; 0x38

		//Inverz statikus karakterisztika
		//trtvonalas karakterisztika kzeltse linerisan
		if(u > 0)
 800c5de:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800c5e2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c5e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c5ea:	dd19      	ble.n	800c620 <SpeedControllerTask+0x1b0>
			u_ki = 30 + u * 0.46;
 800c5ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c5ee:	f7f3 ff73 	bl	80004d8 <__aeabi_f2d>
 800c5f2:	a339      	add	r3, pc, #228	; (adr r3, 800c6d8 <SpeedControllerTask+0x268>)
 800c5f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5f8:	f7f3 ffc2 	bl	8000580 <__aeabi_dmul>
 800c5fc:	4603      	mov	r3, r0
 800c5fe:	460c      	mov	r4, r1
 800c600:	4618      	mov	r0, r3
 800c602:	4621      	mov	r1, r4
 800c604:	f04f 0200 	mov.w	r2, #0
 800c608:	4b42      	ldr	r3, [pc, #264]	; (800c714 <SpeedControllerTask+0x2a4>)
 800c60a:	f7f3 fe07 	bl	800021c <__adddf3>
 800c60e:	4603      	mov	r3, r0
 800c610:	460c      	mov	r4, r1
 800c612:	4618      	mov	r0, r3
 800c614:	4621      	mov	r1, r4
 800c616:	f7f4 fa75 	bl	8000b04 <__aeabi_d2f>
 800c61a:	4603      	mov	r3, r0
 800c61c:	637b      	str	r3, [r7, #52]	; 0x34
 800c61e:	e018      	b.n	800c652 <SpeedControllerTask+0x1e2>
		else
			u_ki = -30 + u * 0.46;
 800c620:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c622:	f7f3 ff59 	bl	80004d8 <__aeabi_f2d>
 800c626:	a32c      	add	r3, pc, #176	; (adr r3, 800c6d8 <SpeedControllerTask+0x268>)
 800c628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c62c:	f7f3 ffa8 	bl	8000580 <__aeabi_dmul>
 800c630:	4603      	mov	r3, r0
 800c632:	460c      	mov	r4, r1
 800c634:	4618      	mov	r0, r3
 800c636:	4621      	mov	r1, r4
 800c638:	f04f 0200 	mov.w	r2, #0
 800c63c:	4b35      	ldr	r3, [pc, #212]	; (800c714 <SpeedControllerTask+0x2a4>)
 800c63e:	f7f3 fdeb 	bl	8000218 <__aeabi_dsub>
 800c642:	4603      	mov	r3, r0
 800c644:	460c      	mov	r4, r1
 800c646:	4618      	mov	r0, r3
 800c648:	4621      	mov	r1, r4
 800c64a:	f7f4 fa5b 	bl	8000b04 <__aeabi_d2f>
 800c64e:	4603      	mov	r3, r0
 800c650:	637b      	str	r3, [r7, #52]	; 0x34

		//Nulla kzelben motor lekapcsolsa
		if(SpeedSP == 0 && (abs(Speed) < 0.2) )
 800c652:	4b2a      	ldr	r3, [pc, #168]	; (800c6fc <SpeedControllerTask+0x28c>)
 800c654:	edd3 7a00 	vldr	s15, [r3]
 800c658:	eef5 7a40 	vcmp.f32	s15, #0.0
 800c65c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c660:	d117      	bne.n	800c692 <SpeedControllerTask+0x222>
 800c662:	4b27      	ldr	r3, [pc, #156]	; (800c700 <SpeedControllerTask+0x290>)
 800c664:	edd3 7a00 	vldr	s15, [r3]
 800c668:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c66c:	ee17 3a90 	vmov	r3, s15
 800c670:	2b00      	cmp	r3, #0
 800c672:	bfb8      	it	lt
 800c674:	425b      	neglt	r3, r3
 800c676:	4618      	mov	r0, r3
 800c678:	f7f3 ff1c 	bl	80004b4 <__aeabi_i2d>
 800c67c:	a318      	add	r3, pc, #96	; (adr r3, 800c6e0 <SpeedControllerTask+0x270>)
 800c67e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c682:	f7f4 f9ef 	bl	8000a64 <__aeabi_dcmplt>
 800c686:	4603      	mov	r3, r0
 800c688:	2b00      	cmp	r3, #0
 800c68a:	d002      	beq.n	800c692 <SpeedControllerTask+0x222>
		{
			u_ki = 0;
 800c68c:	f04f 0300 	mov.w	r3, #0
 800c690:	637b      	str	r3, [r7, #52]	; 0x34
		}

		//motorra rkapcsoljuk a bravatkoz jelet
		if( Running == RUN_FULL_AUTO || Running == RUN_MANUAL_STEERING || Running == RUN_STOP)
 800c692:	4b21      	ldr	r3, [pc, #132]	; (800c718 <SpeedControllerTask+0x2a8>)
 800c694:	781b      	ldrb	r3, [r3, #0]
 800c696:	b2db      	uxtb	r3, r3
 800c698:	2b02      	cmp	r3, #2
 800c69a:	d009      	beq.n	800c6b0 <SpeedControllerTask+0x240>
 800c69c:	4b1e      	ldr	r3, [pc, #120]	; (800c718 <SpeedControllerTask+0x2a8>)
 800c69e:	781b      	ldrb	r3, [r3, #0]
 800c6a0:	b2db      	uxtb	r3, r3
 800c6a2:	2b05      	cmp	r3, #5
 800c6a4:	d004      	beq.n	800c6b0 <SpeedControllerTask+0x240>
 800c6a6:	4b1c      	ldr	r3, [pc, #112]	; (800c718 <SpeedControllerTask+0x2a8>)
 800c6a8:	781b      	ldrb	r3, [r3, #0]
 800c6aa:	b2db      	uxtb	r3, r3
 800c6ac:	2b01      	cmp	r3, #1
 800c6ae:	d107      	bne.n	800c6c0 <SpeedControllerTask+0x250>
		{
			SetMotor(u_ki);
 800c6b0:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800c6b4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c6b8:	ee17 0a90 	vmov	r0, s15
 800c6bc:	f000 f888 	bl	800c7d0 <SetMotor>
		}

		osDelay(Ts);
 800c6c0:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800c6c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c6c8:	ee17 0a90 	vmov	r0, s15
 800c6cc:	f7fa ff64 	bl	8007598 <osDelay>
		Kc = 1 / Kd_mot * (1 - exp(-Ts / (float)TclMotor));
 800c6d0:	e704      	b.n	800c4dc <SpeedControllerTask+0x6c>
 800c6d2:	bf00      	nop
 800c6d4:	f3af 8000 	nop.w
 800c6d8:	d70a3d71 	.word	0xd70a3d71
 800c6dc:	3fdd70a3 	.word	0x3fdd70a3
 800c6e0:	9999999a 	.word	0x9999999a
 800c6e4:	3fc99999 	.word	0x3fc99999
 800c6e8:	3d9d281d 	.word	0x3d9d281d
 800c6ec:	44917a3a 	.word	0x44917a3a
 800c6f0:	41200000 	.word	0x41200000
 800c6f4:	20018a48 	.word	0x20018a48
 800c6f8:	3ff00000 	.word	0x3ff00000
 800c6fc:	20018a80 	.word	0x20018a80
 800c700:	2001897c 	.word	0x2001897c
 800c704:	42980000 	.word	0x42980000
 800c708:	42980000 	.word	0x42980000
 800c70c:	c2980000 	.word	0xc2980000
 800c710:	c2980000 	.word	0xc2980000
 800c714:	403e0000 	.word	0x403e0000
 800c718:	20019010 	.word	0x20019010
 800c71c:	00000000 	.word	0x00000000

0800c720 <ServoSetterTask>:
	}
	osThreadTerminate(NULL);
}

void ServoSetterTask()
{
 800c720:	b5b0      	push	{r4, r5, r7, lr}
 800c722:	b084      	sub	sp, #16
 800c724:	af00      	add	r7, sp, #0
	const int servo_right_max = 5500;
 800c726:	f241 537c 	movw	r3, #5500	; 0x157c
 800c72a:	60bb      	str	r3, [r7, #8]
	const int servo_left_max = 3050;
 800c72c:	f640 33ea 	movw	r3, #3050	; 0xbea
 800c730:	607b      	str	r3, [r7, #4]
	const int servo_center = 4500;
 800c732:	f241 1394 	movw	r3, #4500	; 0x1194
 800c736:	603b      	str	r3, [r7, #0]
	int ServoReg;

	while(1)
	{
		ServoReg = (((servo_right_max - servo_center)/0.349065)*ServoPos) + servo_center;
 800c738:	68ba      	ldr	r2, [r7, #8]
 800c73a:	683b      	ldr	r3, [r7, #0]
 800c73c:	1ad3      	subs	r3, r2, r3
 800c73e:	4618      	mov	r0, r3
 800c740:	f7f3 feb8 	bl	80004b4 <__aeabi_i2d>
 800c744:	a320      	add	r3, pc, #128	; (adr r3, 800c7c8 <ServoSetterTask+0xa8>)
 800c746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c74a:	f7f4 f843 	bl	80007d4 <__aeabi_ddiv>
 800c74e:	4603      	mov	r3, r0
 800c750:	460c      	mov	r4, r1
 800c752:	4625      	mov	r5, r4
 800c754:	461c      	mov	r4, r3
 800c756:	4b1a      	ldr	r3, [pc, #104]	; (800c7c0 <ServoSetterTask+0xa0>)
 800c758:	681b      	ldr	r3, [r3, #0]
 800c75a:	4618      	mov	r0, r3
 800c75c:	f7f3 febc 	bl	80004d8 <__aeabi_f2d>
 800c760:	4602      	mov	r2, r0
 800c762:	460b      	mov	r3, r1
 800c764:	4620      	mov	r0, r4
 800c766:	4629      	mov	r1, r5
 800c768:	f7f3 ff0a 	bl	8000580 <__aeabi_dmul>
 800c76c:	4603      	mov	r3, r0
 800c76e:	460c      	mov	r4, r1
 800c770:	4625      	mov	r5, r4
 800c772:	461c      	mov	r4, r3
 800c774:	6838      	ldr	r0, [r7, #0]
 800c776:	f7f3 fe9d 	bl	80004b4 <__aeabi_i2d>
 800c77a:	4602      	mov	r2, r0
 800c77c:	460b      	mov	r3, r1
 800c77e:	4620      	mov	r0, r4
 800c780:	4629      	mov	r1, r5
 800c782:	f7f3 fd4b 	bl	800021c <__adddf3>
 800c786:	4603      	mov	r3, r0
 800c788:	460c      	mov	r4, r1
 800c78a:	4618      	mov	r0, r3
 800c78c:	4621      	mov	r1, r4
 800c78e:	f7f4 f991 	bl	8000ab4 <__aeabi_d2iz>
 800c792:	4603      	mov	r3, r0
 800c794:	60fb      	str	r3, [r7, #12]
		if(ServoReg >= servo_right_max)
 800c796:	68fa      	ldr	r2, [r7, #12]
 800c798:	68bb      	ldr	r3, [r7, #8]
 800c79a:	429a      	cmp	r2, r3
 800c79c:	db02      	blt.n	800c7a4 <ServoSetterTask+0x84>
			ServoReg = servo_right_max;
 800c79e:	68bb      	ldr	r3, [r7, #8]
 800c7a0:	60fb      	str	r3, [r7, #12]
 800c7a2:	e005      	b.n	800c7b0 <ServoSetterTask+0x90>
		else if(ServoReg <= servo_left_max)
 800c7a4:	68fa      	ldr	r2, [r7, #12]
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	429a      	cmp	r2, r3
 800c7aa:	dc01      	bgt.n	800c7b0 <ServoSetterTask+0x90>
			ServoReg = servo_left_max;
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	60fb      	str	r3, [r7, #12]
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, ServoReg);
 800c7b0:	4b04      	ldr	r3, [pc, #16]	; (800c7c4 <ServoSetterTask+0xa4>)
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	68fa      	ldr	r2, [r7, #12]
 800c7b6:	635a      	str	r2, [r3, #52]	; 0x34
		osDelay(15);
 800c7b8:	200f      	movs	r0, #15
 800c7ba:	f7fa feed 	bl	8007598 <osDelay>
		ServoReg = (((servo_right_max - servo_center)/0.349065)*ServoPos) + servo_center;
 800c7be:	e7bb      	b.n	800c738 <ServoSetterTask+0x18>
 800c7c0:	200190a0 	.word	0x200190a0
 800c7c4:	20019cdc 	.word	0x20019cdc
 800c7c8:	b9cb6849 	.word	0xb9cb6849
 800c7cc:	3fd65714 	.word	0x3fd65714

0800c7d0 <SetMotor>:
	}
	osThreadTerminate(NULL);
}

void SetMotor(int motorSpeed)
{
 800c7d0:	b590      	push	{r4, r7, lr}
 800c7d2:	b085      	sub	sp, #20
 800c7d4:	af00      	add	r7, sp, #0
 800c7d6:	6078      	str	r0, [r7, #4]
	int SpeedReg;

	if( motorSpeed >= 100 )
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	2b63      	cmp	r3, #99	; 0x63
 800c7dc:	dd02      	ble.n	800c7e4 <SetMotor+0x14>
	{
		motorSpeed = 100;
 800c7de:	2364      	movs	r3, #100	; 0x64
 800c7e0:	607b      	str	r3, [r7, #4]
 800c7e2:	e006      	b.n	800c7f2 <SetMotor+0x22>
	}
	else if( motorSpeed <= -100 )
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	f113 0f63 	cmn.w	r3, #99	; 0x63
 800c7ea:	da02      	bge.n	800c7f2 <SetMotor+0x22>
	{
		motorSpeed = -100;
 800c7ec:	f06f 0363 	mvn.w	r3, #99	; 0x63
 800c7f0:	607b      	str	r3, [r7, #4]
	}
	SpeedReg = (((4500-2250)/100.0)*motorSpeed) + 2250;
 800c7f2:	6878      	ldr	r0, [r7, #4]
 800c7f4:	f7f3 fe5e 	bl	80004b4 <__aeabi_i2d>
 800c7f8:	f04f 0200 	mov.w	r2, #0
 800c7fc:	4b1e      	ldr	r3, [pc, #120]	; (800c878 <SetMotor+0xa8>)
 800c7fe:	f7f3 febf 	bl	8000580 <__aeabi_dmul>
 800c802:	4603      	mov	r3, r0
 800c804:	460c      	mov	r4, r1
 800c806:	4618      	mov	r0, r3
 800c808:	4621      	mov	r1, r4
 800c80a:	a319      	add	r3, pc, #100	; (adr r3, 800c870 <SetMotor+0xa0>)
 800c80c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c810:	f7f3 fd04 	bl	800021c <__adddf3>
 800c814:	4603      	mov	r3, r0
 800c816:	460c      	mov	r4, r1
 800c818:	4618      	mov	r0, r3
 800c81a:	4621      	mov	r1, r4
 800c81c:	f7f4 f94a 	bl	8000ab4 <__aeabi_d2iz>
 800c820:	4603      	mov	r3, r0
 800c822:	60fb      	str	r3, [r7, #12]


	if(Running != RUN_STOP)
 800c824:	4b15      	ldr	r3, [pc, #84]	; (800c87c <SetMotor+0xac>)
 800c826:	781b      	ldrb	r3, [r3, #0]
 800c828:	b2db      	uxtb	r3, r3
 800c82a:	2b01      	cmp	r3, #1
 800c82c:	d00d      	beq.n	800c84a <SetMotor+0x7a>
	{
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, SpeedReg );
 800c82e:	4b14      	ldr	r3, [pc, #80]	; (800c880 <SetMotor+0xb0>)
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	68fa      	ldr	r2, [r7, #12]
 800c834:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 4500 - SpeedReg );
 800c836:	4b12      	ldr	r3, [pc, #72]	; (800c880 <SetMotor+0xb0>)
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	3334      	adds	r3, #52	; 0x34
 800c83c:	1d1a      	adds	r2, r3, #4
 800c83e:	68fb      	ldr	r3, [r7, #12]
 800c840:	f5c3 538c 	rsb	r3, r3, #4480	; 0x1180
 800c844:	3314      	adds	r3, #20
 800c846:	6013      	str	r3, [r2, #0]
	else
	{
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 2250);
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 4500 - 2250 );
	}
	return;
 800c848:	e00c      	b.n	800c864 <SetMotor+0x94>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 2250);
 800c84a:	4b0d      	ldr	r3, [pc, #52]	; (800c880 <SetMotor+0xb0>)
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	f640 02ca 	movw	r2, #2250	; 0x8ca
 800c852:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 4500 - 2250 );
 800c854:	4b0a      	ldr	r3, [pc, #40]	; (800c880 <SetMotor+0xb0>)
 800c856:	681b      	ldr	r3, [r3, #0]
 800c858:	3334      	adds	r3, #52	; 0x34
 800c85a:	3304      	adds	r3, #4
 800c85c:	f640 02ca 	movw	r2, #2250	; 0x8ca
 800c860:	601a      	str	r2, [r3, #0]
	return;
 800c862:	bf00      	nop
}
 800c864:	3714      	adds	r7, #20
 800c866:	46bd      	mov	sp, r7
 800c868:	bd90      	pop	{r4, r7, pc}
 800c86a:	bf00      	nop
 800c86c:	f3af 8000 	nop.w
 800c870:	00000000 	.word	0x00000000
 800c874:	40a19400 	.word	0x40a19400
 800c878:	40368000 	.word	0x40368000
 800c87c:	20019010 	.word	0x20019010
 800c880:	20019914 	.word	0x20019914

0800c884 <CarTrackerTask>:

void CarTrackerTask()
{
 800c884:	b580      	push	{r7, lr}
 800c886:	b082      	sub	sp, #8
 800c888:	af00      	add	r7, sp, #0
	int cntr = 0;
 800c88a:	2300      	movs	r3, #0
 800c88c:	607b      	str	r3, [r7, #4]
	uint8_t n = 0;
 800c88e:	2300      	movs	r3, #0
 800c890:	70fb      	strb	r3, [r7, #3]
	while(1)
	{
		if(DistanceFront > 20)
 800c892:	4b23      	ldr	r3, [pc, #140]	; (800c920 <CarTrackerTask+0x9c>)
 800c894:	edd3 7a00 	vldr	s15, [r3]
 800c898:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 800c89c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c8a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c8a4:	dd32      	ble.n	800c90c <CarTrackerTask+0x88>
		{
			MovAvgFrontEnabled = 0;
 800c8a6:	4b1f      	ldr	r3, [pc, #124]	; (800c924 <CarTrackerTask+0xa0>)
 800c8a8:	2200      	movs	r2, #0
 800c8aa:	701a      	strb	r2, [r3, #0]

			SetRollingInfraServo(cntr);
 800c8ac:	6878      	ldr	r0, [r7, #4]
 800c8ae:	f000 f83b 	bl	800c928 <SetRollingInfraServo>

			n++;
 800c8b2:	78fb      	ldrb	r3, [r7, #3]
 800c8b4:	3301      	adds	r3, #1
 800c8b6:	70fb      	strb	r3, [r7, #3]
			switch(n)
 800c8b8:	78fb      	ldrb	r3, [r7, #3]
 800c8ba:	2b05      	cmp	r3, #5
 800c8bc:	d821      	bhi.n	800c902 <CarTrackerTask+0x7e>
 800c8be:	a201      	add	r2, pc, #4	; (adr r2, 800c8c4 <CarTrackerTask+0x40>)
 800c8c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c8c4:	0800c903 	.word	0x0800c903
 800c8c8:	0800c8dd 	.word	0x0800c8dd
 800c8cc:	0800c8e3 	.word	0x0800c8e3
 800c8d0:	0800c8eb 	.word	0x0800c8eb
 800c8d4:	0800c8f3 	.word	0x0800c8f3
 800c8d8:	0800c8f9 	.word	0x0800c8f9
			{
			case 0:
				break;
			case 1:
				cntr = 0;
 800c8dc:	2300      	movs	r3, #0
 800c8de:	607b      	str	r3, [r7, #4]
				break;
 800c8e0:	e00f      	b.n	800c902 <CarTrackerTask+0x7e>
			case 2:
				cntr = -80;
 800c8e2:	f06f 034f 	mvn.w	r3, #79	; 0x4f
 800c8e6:	607b      	str	r3, [r7, #4]
				break;
 800c8e8:	e00b      	b.n	800c902 <CarTrackerTask+0x7e>
			case 3:
				cntr = -40;
 800c8ea:	f06f 0327 	mvn.w	r3, #39	; 0x27
 800c8ee:	607b      	str	r3, [r7, #4]
				break;
 800c8f0:	e007      	b.n	800c902 <CarTrackerTask+0x7e>
			case 4:
				cntr = 50;
 800c8f2:	2332      	movs	r3, #50	; 0x32
 800c8f4:	607b      	str	r3, [r7, #4]
				break;
 800c8f6:	e004      	b.n	800c902 <CarTrackerTask+0x7e>
			case 5:
				cntr = 100;
 800c8f8:	2364      	movs	r3, #100	; 0x64
 800c8fa:	607b      	str	r3, [r7, #4]
				n = 0;
 800c8fc:	2300      	movs	r3, #0
 800c8fe:	70fb      	strb	r3, [r7, #3]
				break;
 800c900:	bf00      	nop
			}
			osDelay(300);
 800c902:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800c906:	f7fa fe47 	bl	8007598 <osDelay>
 800c90a:	e7c2      	b.n	800c892 <CarTrackerTask+0xe>
		}
		else
		{
			MovAvgFrontEnabled = 1;
 800c90c:	4b05      	ldr	r3, [pc, #20]	; (800c924 <CarTrackerTask+0xa0>)
 800c90e:	2201      	movs	r2, #1
 800c910:	701a      	strb	r2, [r3, #0]
			n = 0;
 800c912:	2300      	movs	r3, #0
 800c914:	70fb      	strb	r3, [r7, #3]
			osDelay(50);
 800c916:	2032      	movs	r0, #50	; 0x32
 800c918:	f7fa fe3e 	bl	8007598 <osDelay>
		if(DistanceFront > 20)
 800c91c:	e7b9      	b.n	800c892 <CarTrackerTask+0xe>
 800c91e:	bf00      	nop
 800c920:	200189ac 	.word	0x200189ac
 800c924:	20018bbc 	.word	0x20018bbc

0800c928 <SetRollingInfraServo>:
	osThreadTerminate(NULL);
}


void SetRollingInfraServo(int angle)
{
 800c928:	b480      	push	{r7}
 800c92a:	b087      	sub	sp, #28
 800c92c:	af00      	add	r7, sp, #0
 800c92e:	6078      	str	r0, [r7, #4]
	const int servo_right_max = 6000;
 800c930:	f241 7370 	movw	r3, #6000	; 0x1770
 800c934:	613b      	str	r3, [r7, #16]
	const int servo_left_max = 3500;
 800c936:	f640 53ac 	movw	r3, #3500	; 0xdac
 800c93a:	60fb      	str	r3, [r7, #12]
	const int servo_center = 4800;
 800c93c:	f44f 5396 	mov.w	r3, #4800	; 0x12c0
 800c940:	60bb      	str	r3, [r7, #8]
	int ServoReg;

	ServoReg = (((servo_right_max - servo_center)/100)*angle) + servo_center;
 800c942:	693a      	ldr	r2, [r7, #16]
 800c944:	68bb      	ldr	r3, [r7, #8]
 800c946:	1ad3      	subs	r3, r2, r3
 800c948:	4a12      	ldr	r2, [pc, #72]	; (800c994 <SetRollingInfraServo+0x6c>)
 800c94a:	fb82 1203 	smull	r1, r2, r2, r3
 800c94e:	1152      	asrs	r2, r2, #5
 800c950:	17db      	asrs	r3, r3, #31
 800c952:	1ad3      	subs	r3, r2, r3
 800c954:	687a      	ldr	r2, [r7, #4]
 800c956:	fb02 f203 	mul.w	r2, r2, r3
 800c95a:	68bb      	ldr	r3, [r7, #8]
 800c95c:	4413      	add	r3, r2
 800c95e:	617b      	str	r3, [r7, #20]
	if(ServoReg >= servo_right_max)
 800c960:	697a      	ldr	r2, [r7, #20]
 800c962:	693b      	ldr	r3, [r7, #16]
 800c964:	429a      	cmp	r2, r3
 800c966:	db02      	blt.n	800c96e <SetRollingInfraServo+0x46>
		ServoReg = servo_right_max;
 800c968:	693b      	ldr	r3, [r7, #16]
 800c96a:	617b      	str	r3, [r7, #20]
 800c96c:	e005      	b.n	800c97a <SetRollingInfraServo+0x52>
	else if(ServoReg <= servo_left_max)
 800c96e:	697a      	ldr	r2, [r7, #20]
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	429a      	cmp	r2, r3
 800c974:	dc01      	bgt.n	800c97a <SetRollingInfraServo+0x52>
		ServoReg = servo_left_max;
 800c976:	68fb      	ldr	r3, [r7, #12]
 800c978:	617b      	str	r3, [r7, #20]
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, ServoReg);
 800c97a:	4b07      	ldr	r3, [pc, #28]	; (800c998 <SetRollingInfraServo+0x70>)
 800c97c:	681b      	ldr	r3, [r3, #0]
 800c97e:	3334      	adds	r3, #52	; 0x34
 800c980:	330c      	adds	r3, #12
 800c982:	697a      	ldr	r2, [r7, #20]
 800c984:	601a      	str	r2, [r3, #0]
}
 800c986:	bf00      	nop
 800c988:	371c      	adds	r7, #28
 800c98a:	46bd      	mov	sp, r7
 800c98c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c990:	4770      	bx	lr
 800c992:	bf00      	nop
 800c994:	51eb851f 	.word	0x51eb851f
 800c998:	20019cdc 	.word	0x20019cdc

0800c99c <HMITask>:
volatile uint8_t RX_buf;
volatile uint8_t hmi_buffer_rx[HMI_BUFF_RX_SIZE];
volatile uint8_t hmi_buffer_tx[HMI_BUFF_TX_SIZE];

void HMITask(void)
{
 800c99c:	b580      	push	{r7, lr}
 800c99e:	b082      	sub	sp, #8
 800c9a0:	af00      	add	r7, sp, #0
	while(1)
	{
		int size = LoadBuffer(hmi_buffer_tx);
 800c9a2:	4807      	ldr	r0, [pc, #28]	; (800c9c0 <HMITask+0x24>)
 800c9a4:	f7fe fffa 	bl	800b99c <LoadBuffer>
 800c9a8:	6078      	str	r0, [r7, #4]
		HMISend(size);
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	b29b      	uxth	r3, r3
 800c9ae:	4618      	mov	r0, r3
 800c9b0:	f000 f82c 	bl	800ca0c <HMISend>
		osDelay(500);
 800c9b4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800c9b8:	f7fa fdee 	bl	8007598 <osDelay>
	{
 800c9bc:	e7f1      	b.n	800c9a2 <HMITask+0x6>
 800c9be:	bf00      	nop
 800c9c0:	20019134 	.word	0x20019134

0800c9c4 <HMIUartRxCallback>:
	osThreadTerminate(NULL);
}


void HMIUartRxCallback()
{
 800c9c4:	b580      	push	{r7, lr}
 800c9c6:	af00      	add	r7, sp, #0
	hmi_buffer_rx[hmi_rx_index] = RX_buf;
 800c9c8:	4b0c      	ldr	r3, [pc, #48]	; (800c9fc <HMIUartRxCallback+0x38>)
 800c9ca:	881b      	ldrh	r3, [r3, #0]
 800c9cc:	461a      	mov	r2, r3
 800c9ce:	4b0c      	ldr	r3, [pc, #48]	; (800ca00 <HMIUartRxCallback+0x3c>)
 800c9d0:	781b      	ldrb	r3, [r3, #0]
 800c9d2:	b2d9      	uxtb	r1, r3
 800c9d4:	4b0b      	ldr	r3, [pc, #44]	; (800ca04 <HMIUartRxCallback+0x40>)
 800c9d6:	5499      	strb	r1, [r3, r2]
	hmi_rx_index++;
 800c9d8:	4b08      	ldr	r3, [pc, #32]	; (800c9fc <HMIUartRxCallback+0x38>)
 800c9da:	881b      	ldrh	r3, [r3, #0]
 800c9dc:	3301      	adds	r3, #1
 800c9de:	b29a      	uxth	r2, r3
 800c9e0:	4b06      	ldr	r3, [pc, #24]	; (800c9fc <HMIUartRxCallback+0x38>)
 800c9e2:	801a      	strh	r2, [r3, #0]
	HMICommandParser();
 800c9e4:	f000 f85e 	bl	800caa4 <HMICommandParser>
	RX_buf = 0;
 800c9e8:	4b05      	ldr	r3, [pc, #20]	; (800ca00 <HMIUartRxCallback+0x3c>)
 800c9ea:	2200      	movs	r2, #0
 800c9ec:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart4, &RX_buf, 1 );
 800c9ee:	2201      	movs	r2, #1
 800c9f0:	4903      	ldr	r1, [pc, #12]	; (800ca00 <HMIUartRxCallback+0x3c>)
 800c9f2:	4805      	ldr	r0, [pc, #20]	; (800ca08 <HMIUartRxCallback+0x44>)
 800c9f4:	f7f9 ff00 	bl	80067f8 <HAL_UART_Receive_IT>
}
 800c9f8:	bf00      	nop
 800c9fa:	bd80      	pop	{r7, pc}
 800c9fc:	20018900 	.word	0x20018900
 800ca00:	20019130 	.word	0x20019130
 800ca04:	200190b0 	.word	0x200190b0
 800ca08:	20019d84 	.word	0x20019d84

0800ca0c <HMISend>:

void HMISend(uint16_t size)
{
 800ca0c:	b580      	push	{r7, lr}
 800ca0e:	b084      	sub	sp, #16
 800ca10:	af00      	add	r7, sp, #0
 800ca12:	4603      	mov	r3, r0
 800ca14:	80fb      	strh	r3, [r7, #6]

	//HAL_GPIO_TogglePin(GPIOA , GPIO_PIN_0);
	//HAL_GPIO_TogglePin(GPIOA , GPIO_PIN_1);
	int retval = HAL_UART_Transmit_IT(&huart4, hmi_buffer_tx, size);
 800ca16:	88fb      	ldrh	r3, [r7, #6]
 800ca18:	461a      	mov	r2, r3
 800ca1a:	4907      	ldr	r1, [pc, #28]	; (800ca38 <HMISend+0x2c>)
 800ca1c:	4807      	ldr	r0, [pc, #28]	; (800ca3c <HMISend+0x30>)
 800ca1e:	f7f9 fea6 	bl	800676e <HAL_UART_Transmit_IT>
 800ca22:	4603      	mov	r3, r0
 800ca24:	60fb      	str	r3, [r7, #12]
	if( retval != HAL_OK )
 800ca26:	68fb      	ldr	r3, [r7, #12]
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	d001      	beq.n	800ca30 <HMISend+0x24>
	{
		asm("bkpt");
 800ca2c:	be00      	bkpt	0x0000
	}
	return;
 800ca2e:	bf00      	nop
 800ca30:	bf00      	nop
}
 800ca32:	3710      	adds	r7, #16
 800ca34:	46bd      	mov	sp, r7
 800ca36:	bd80      	pop	{r7, pc}
 800ca38:	20019134 	.word	0x20019134
 800ca3c:	20019d84 	.word	0x20019d84

0800ca40 <HMIReceive>:

void HMIReceive(void)
{
 800ca40:	b580      	push	{r7, lr}
 800ca42:	af00      	add	r7, sp, #0
	hmi_rx_index = 0;
 800ca44:	4b04      	ldr	r3, [pc, #16]	; (800ca58 <HMIReceive+0x18>)
 800ca46:	2200      	movs	r2, #0
 800ca48:	801a      	strh	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart4, &RX_buf, 1 );
 800ca4a:	2201      	movs	r2, #1
 800ca4c:	4903      	ldr	r1, [pc, #12]	; (800ca5c <HMIReceive+0x1c>)
 800ca4e:	4804      	ldr	r0, [pc, #16]	; (800ca60 <HMIReceive+0x20>)
 800ca50:	f7f9 fed2 	bl	80067f8 <HAL_UART_Receive_IT>
	return;
 800ca54:	bf00      	nop
}
 800ca56:	bd80      	pop	{r7, pc}
 800ca58:	20018900 	.word	0x20018900
 800ca5c:	20019130 	.word	0x20019130
 800ca60:	20019d84 	.word	0x20019d84

0800ca64 <HMIFlushRX>:

void HMIFlushRX(void)
{
 800ca64:	b480      	push	{r7}
 800ca66:	b083      	sub	sp, #12
 800ca68:	af00      	add	r7, sp, #0
	unsigned short i=0;
 800ca6a:	2300      	movs	r3, #0
 800ca6c:	80fb      	strh	r3, [r7, #6]
	hmi_rx_index = 0;
 800ca6e:	4b0b      	ldr	r3, [pc, #44]	; (800ca9c <HMIFlushRX+0x38>)
 800ca70:	2200      	movs	r2, #0
 800ca72:	801a      	strh	r2, [r3, #0]
	for(i=0; i<HMI_BUFF_RX_SIZE; i++)
 800ca74:	2300      	movs	r3, #0
 800ca76:	80fb      	strh	r3, [r7, #6]
 800ca78:	e006      	b.n	800ca88 <HMIFlushRX+0x24>
	{
		hmi_buffer_rx[i] = 0;
 800ca7a:	88fb      	ldrh	r3, [r7, #6]
 800ca7c:	4a08      	ldr	r2, [pc, #32]	; (800caa0 <HMIFlushRX+0x3c>)
 800ca7e:	2100      	movs	r1, #0
 800ca80:	54d1      	strb	r1, [r2, r3]
	for(i=0; i<HMI_BUFF_RX_SIZE; i++)
 800ca82:	88fb      	ldrh	r3, [r7, #6]
 800ca84:	3301      	adds	r3, #1
 800ca86:	80fb      	strh	r3, [r7, #6]
 800ca88:	88fb      	ldrh	r3, [r7, #6]
 800ca8a:	2b7f      	cmp	r3, #127	; 0x7f
 800ca8c:	d9f5      	bls.n	800ca7a <HMIFlushRX+0x16>
	}
	return;
 800ca8e:	bf00      	nop
}
 800ca90:	370c      	adds	r7, #12
 800ca92:	46bd      	mov	sp, r7
 800ca94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca98:	4770      	bx	lr
 800ca9a:	bf00      	nop
 800ca9c:	20018900 	.word	0x20018900
 800caa0:	200190b0 	.word	0x200190b0

0800caa4 <HMICommandParser>:
	}
	return;
}

inline void HMICommandParser(void)
{
 800caa4:	b580      	push	{r7, lr}
 800caa6:	af00      	add	r7, sp, #0
	switch(RX_buf)
 800caa8:	4b08      	ldr	r3, [pc, #32]	; (800cacc <HMICommandParser+0x28>)
 800caaa:	781b      	ldrb	r3, [r3, #0]
	{
	default:
		if( RX_buf == '\n' )
 800caac:	4b07      	ldr	r3, [pc, #28]	; (800cacc <HMICommandParser+0x28>)
 800caae:	781b      	ldrb	r3, [r3, #0]
 800cab0:	b2db      	uxtb	r3, r3
 800cab2:	2b0a      	cmp	r3, #10
 800cab4:	d107      	bne.n	800cac6 <HMICommandParser+0x22>
		{
			CommandParser(hmi_buffer_rx , hmi_rx_index);
 800cab6:	4b06      	ldr	r3, [pc, #24]	; (800cad0 <HMICommandParser+0x2c>)
 800cab8:	881b      	ldrh	r3, [r3, #0]
 800caba:	4619      	mov	r1, r3
 800cabc:	4805      	ldr	r0, [pc, #20]	; (800cad4 <HMICommandParser+0x30>)
 800cabe:	f7fe fc09 	bl	800b2d4 <CommandParser>
			HMIFlushRX();
 800cac2:	f7ff ffcf 	bl	800ca64 <HMIFlushRX>
		}
	}
}
 800cac6:	bf00      	nop
 800cac8:	bd80      	pop	{r7, pc}
 800caca:	bf00      	nop
 800cacc:	20019130 	.word	0x20019130
 800cad0:	20018900 	.word	0x20018900
 800cad4:	200190b0 	.word	0x200190b0

0800cad8 <InfraReceiveTask>:

uint16_t tempTimes[100];
uint8_t indexx = 0;
int n = 0;

void InfraReceiveTask(void const * argument){
 800cad8:	b580      	push	{r7, lr}
 800cada:	b086      	sub	sp, #24
 800cadc:	af02      	add	r7, sp, #8
 800cade:	6078      	str	r0, [r7, #4]

	for( int i = 0; i< 50; i++)
 800cae0:	2300      	movs	r3, #0
 800cae2:	60fb      	str	r3, [r7, #12]
 800cae4:	e007      	b.n	800caf6 <InfraReceiveTask+0x1e>
	{
		tempTimes[i] = 0;
 800cae6:	4a0b      	ldr	r2, [pc, #44]	; (800cb14 <InfraReceiveTask+0x3c>)
 800cae8:	68fb      	ldr	r3, [r7, #12]
 800caea:	2100      	movs	r1, #0
 800caec:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for( int i = 0; i< 50; i++)
 800caf0:	68fb      	ldr	r3, [r7, #12]
 800caf2:	3301      	adds	r3, #1
 800caf4:	60fb      	str	r3, [r7, #12]
 800caf6:	68fb      	ldr	r3, [r7, #12]
 800caf8:	2b31      	cmp	r3, #49	; 0x31
 800cafa:	ddf4      	ble.n	800cae6 <InfraReceiveTask+0xe>
	}
	EventBits_t setBits;
	while(1)
	{
		setBits = xEventGroupWaitBits(
 800cafc:	4b06      	ldr	r3, [pc, #24]	; (800cb18 <InfraReceiveTask+0x40>)
 800cafe:	6818      	ldr	r0, [r3, #0]
 800cb00:	f04f 33ff 	mov.w	r3, #4294967295
 800cb04:	9300      	str	r3, [sp, #0]
 800cb06:	2300      	movs	r3, #0
 800cb08:	2201      	movs	r2, #1
 800cb0a:	2104      	movs	r1, #4
 800cb0c:	f7fa fdaa 	bl	8007664 <xEventGroupWaitBits>
 800cb10:	60b8      	str	r0, [r7, #8]
 800cb12:	e7f3      	b.n	800cafc <InfraReceiveTask+0x24>
 800cb14:	20019544 	.word	0x20019544
 800cb18:	20019ee8 	.word	0x20019ee8

0800cb1c <CalcPulseType>:
			IR_Data[i] = RC5_bitstream[i];
		}
	}
}

inline void CalcPulseType(){
 800cb1c:	b480      	push	{r7}
 800cb1e:	b085      	sub	sp, #20
 800cb20:	af00      	add	r7, sp, #0

	const int PULSELENGTH_LONG_MAX = 1000;
 800cb22:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800cb26:	60fb      	str	r3, [r7, #12]
	const int PULSELENGTH_LONG_MIN = 1000;
 800cb28:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800cb2c:	60bb      	str	r3, [r7, #8]
	const int PULSELENGTH_SHORT_MAX = 1000;
 800cb2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800cb32:	607b      	str	r3, [r7, #4]
	const int PULSELENGTH_SHORT_MIN = 1000;
 800cb34:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800cb38:	603b      	str	r3, [r7, #0]

	if(pulselength < PULSELENGTH_LONG_MAX && pulselength > PULSELENGTH_LONG_MIN)
 800cb3a:	4b1c      	ldr	r3, [pc, #112]	; (800cbac <CalcPulseType+0x90>)
 800cb3c:	881b      	ldrh	r3, [r3, #0]
 800cb3e:	461a      	mov	r2, r3
 800cb40:	68fb      	ldr	r3, [r7, #12]
 800cb42:	429a      	cmp	r2, r3
 800cb44:	da11      	bge.n	800cb6a <CalcPulseType+0x4e>
 800cb46:	4b19      	ldr	r3, [pc, #100]	; (800cbac <CalcPulseType+0x90>)
 800cb48:	881b      	ldrh	r3, [r3, #0]
 800cb4a:	461a      	mov	r2, r3
 800cb4c:	68bb      	ldr	r3, [r7, #8]
 800cb4e:	429a      	cmp	r2, r3
 800cb50:	dd0b      	ble.n	800cb6a <CalcPulseType+0x4e>
	{
		if( IT_state == POL_HIGH )
 800cb52:	4b17      	ldr	r3, [pc, #92]	; (800cbb0 <CalcPulseType+0x94>)
 800cb54:	781b      	ldrb	r3, [r3, #0]
 800cb56:	2b01      	cmp	r3, #1
 800cb58:	d103      	bne.n	800cb62 <CalcPulseType+0x46>
			pulsetype = HIGH_LONG;
 800cb5a:	4b16      	ldr	r3, [pc, #88]	; (800cbb4 <CalcPulseType+0x98>)
 800cb5c:	2203      	movs	r2, #3
 800cb5e:	701a      	strb	r2, [r3, #0]
		if( IT_state == POL_HIGH )
 800cb60:	e01e      	b.n	800cba0 <CalcPulseType+0x84>
		else
			pulsetype = LOW_LONG;
 800cb62:	4b14      	ldr	r3, [pc, #80]	; (800cbb4 <CalcPulseType+0x98>)
 800cb64:	2201      	movs	r2, #1
 800cb66:	701a      	strb	r2, [r3, #0]
		if( IT_state == POL_HIGH )
 800cb68:	e01a      	b.n	800cba0 <CalcPulseType+0x84>
	}
	else if(pulselength < PULSELENGTH_SHORT_MAX && pulselength > PULSELENGTH_SHORT_MIN)
 800cb6a:	4b10      	ldr	r3, [pc, #64]	; (800cbac <CalcPulseType+0x90>)
 800cb6c:	881b      	ldrh	r3, [r3, #0]
 800cb6e:	461a      	mov	r2, r3
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	429a      	cmp	r2, r3
 800cb74:	da11      	bge.n	800cb9a <CalcPulseType+0x7e>
 800cb76:	4b0d      	ldr	r3, [pc, #52]	; (800cbac <CalcPulseType+0x90>)
 800cb78:	881b      	ldrh	r3, [r3, #0]
 800cb7a:	461a      	mov	r2, r3
 800cb7c:	683b      	ldr	r3, [r7, #0]
 800cb7e:	429a      	cmp	r2, r3
 800cb80:	dd0b      	ble.n	800cb9a <CalcPulseType+0x7e>
	{
		if( IT_state == POL_HIGH )
 800cb82:	4b0b      	ldr	r3, [pc, #44]	; (800cbb0 <CalcPulseType+0x94>)
 800cb84:	781b      	ldrb	r3, [r3, #0]
 800cb86:	2b01      	cmp	r3, #1
 800cb88:	d103      	bne.n	800cb92 <CalcPulseType+0x76>
			pulsetype = HIGH_SHORT;
 800cb8a:	4b0a      	ldr	r3, [pc, #40]	; (800cbb4 <CalcPulseType+0x98>)
 800cb8c:	2202      	movs	r2, #2
 800cb8e:	701a      	strb	r2, [r3, #0]
		if( IT_state == POL_HIGH )
 800cb90:	e006      	b.n	800cba0 <CalcPulseType+0x84>
		else
			pulsetype = LOW_SHORT;
 800cb92:	4b08      	ldr	r3, [pc, #32]	; (800cbb4 <CalcPulseType+0x98>)
 800cb94:	2200      	movs	r2, #0
 800cb96:	701a      	strb	r2, [r3, #0]
		if( IT_state == POL_HIGH )
 800cb98:	e002      	b.n	800cba0 <CalcPulseType+0x84>
	}
	else
		pulsetype = PULSE_ERROR;
 800cb9a:	4b06      	ldr	r3, [pc, #24]	; (800cbb4 <CalcPulseType+0x98>)
 800cb9c:	2204      	movs	r2, #4
 800cb9e:	701a      	strb	r2, [r3, #0]
}
 800cba0:	bf00      	nop
 800cba2:	3714      	adds	r7, #20
 800cba4:	46bd      	mov	sp, r7
 800cba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbaa:	4770      	bx	lr
 800cbac:	20018906 	.word	0x20018906
 800cbb0:	20000034 	.word	0x20000034
 800cbb4:	2001960c 	.word	0x2001960c

0800cbb8 <InfraReceiverInputCaptureCallback>:

inline void InfraReceiverInputCaptureCallback(){
 800cbb8:	b580      	push	{r7, lr}
 800cbba:	af00      	add	r7, sp, #0
	if( IT_state == POL_HIGH )	//H-ban voltunk, vagyis lefut l rkezett
 800cbbc:	4b31      	ldr	r3, [pc, #196]	; (800cc84 <InfraReceiverInputCaptureCallback+0xcc>)
 800cbbe:	781b      	ldrb	r3, [r3, #0]
 800cbc0:	2b01      	cmp	r3, #1
 800cbc2:	d12d      	bne.n	800cc20 <InfraReceiverInputCaptureCallback+0x68>
	{
		pulse_T1 = HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_3);
 800cbc4:	2108      	movs	r1, #8
 800cbc6:	4830      	ldr	r0, [pc, #192]	; (800cc88 <InfraReceiverInputCaptureCallback+0xd0>)
 800cbc8:	f7f8 ff5e 	bl	8005a88 <HAL_TIM_ReadCapturedValue>
 800cbcc:	4603      	mov	r3, r0
 800cbce:	b29a      	uxth	r2, r3
 800cbd0:	4b2e      	ldr	r3, [pc, #184]	; (800cc8c <InfraReceiverInputCaptureCallback+0xd4>)
 800cbd2:	801a      	strh	r2, [r3, #0]

		//read pinvalue to determine if it was rising or falling edge
		if( HAL_GPIO_ReadPin(IR_Data_GPIO_Port , IR_Data_Pin) == 1)
 800cbd4:	f44f 7180 	mov.w	r1, #256	; 0x100
 800cbd8:	482d      	ldr	r0, [pc, #180]	; (800cc90 <InfraReceiverInputCaptureCallback+0xd8>)
 800cbda:	f7f5 fd2f 	bl	800263c <HAL_GPIO_ReadPin>
 800cbde:	4603      	mov	r3, r0
 800cbe0:	2b01      	cmp	r3, #1
 800cbe2:	d103      	bne.n	800cbec <InfraReceiverInputCaptureCallback+0x34>
		{
			IT_state = POL_HIGH;
 800cbe4:	4b27      	ldr	r3, [pc, #156]	; (800cc84 <InfraReceiverInputCaptureCallback+0xcc>)
 800cbe6:	2201      	movs	r2, #1
 800cbe8:	701a      	strb	r2, [r3, #0]
 800cbea:	e002      	b.n	800cbf2 <InfraReceiverInputCaptureCallback+0x3a>
		}
		else
		{
			IT_state = POL_LOW;
 800cbec:	4b25      	ldr	r3, [pc, #148]	; (800cc84 <InfraReceiverInputCaptureCallback+0xcc>)
 800cbee:	2200      	movs	r2, #0
 800cbf0:	701a      	strb	r2, [r3, #0]
		}
		pulselength = pulse_T1 - pulse_T2;
 800cbf2:	4b26      	ldr	r3, [pc, #152]	; (800cc8c <InfraReceiverInputCaptureCallback+0xd4>)
 800cbf4:	881a      	ldrh	r2, [r3, #0]
 800cbf6:	4b27      	ldr	r3, [pc, #156]	; (800cc94 <InfraReceiverInputCaptureCallback+0xdc>)
 800cbf8:	881b      	ldrh	r3, [r3, #0]
 800cbfa:	1ad3      	subs	r3, r2, r3
 800cbfc:	b29a      	uxth	r2, r3
 800cbfe:	4b26      	ldr	r3, [pc, #152]	; (800cc98 <InfraReceiverInputCaptureCallback+0xe0>)
 800cc00:	801a      	strh	r2, [r3, #0]
		tempTimes[indexx] = pulselength;
 800cc02:	4b26      	ldr	r3, [pc, #152]	; (800cc9c <InfraReceiverInputCaptureCallback+0xe4>)
 800cc04:	781b      	ldrb	r3, [r3, #0]
 800cc06:	461a      	mov	r2, r3
 800cc08:	4b23      	ldr	r3, [pc, #140]	; (800cc98 <InfraReceiverInputCaptureCallback+0xe0>)
 800cc0a:	8819      	ldrh	r1, [r3, #0]
 800cc0c:	4b24      	ldr	r3, [pc, #144]	; (800cca0 <InfraReceiverInputCaptureCallback+0xe8>)
 800cc0e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		indexx++;
 800cc12:	4b22      	ldr	r3, [pc, #136]	; (800cc9c <InfraReceiverInputCaptureCallback+0xe4>)
 800cc14:	781b      	ldrb	r3, [r3, #0]
 800cc16:	3301      	adds	r3, #1
 800cc18:	b2da      	uxtb	r2, r3
 800cc1a:	4b20      	ldr	r3, [pc, #128]	; (800cc9c <InfraReceiverInputCaptureCallback+0xe4>)
 800cc1c:	701a      	strb	r2, [r3, #0]
 800cc1e:	e02c      	b.n	800cc7a <InfraReceiverInputCaptureCallback+0xc2>
	}
	else					//L-ben voltunk, vagyis felfut l rkezett
	{
		pulse_T2 = HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_3);
 800cc20:	2108      	movs	r1, #8
 800cc22:	4819      	ldr	r0, [pc, #100]	; (800cc88 <InfraReceiverInputCaptureCallback+0xd0>)
 800cc24:	f7f8 ff30 	bl	8005a88 <HAL_TIM_ReadCapturedValue>
 800cc28:	4603      	mov	r3, r0
 800cc2a:	b29a      	uxth	r2, r3
 800cc2c:	4b19      	ldr	r3, [pc, #100]	; (800cc94 <InfraReceiverInputCaptureCallback+0xdc>)
 800cc2e:	801a      	strh	r2, [r3, #0]
		//read pinvalue to determine if it was rising or falling edge
		if( HAL_GPIO_ReadPin(IR_Data_GPIO_Port , IR_Data_Pin) == 1)
 800cc30:	f44f 7180 	mov.w	r1, #256	; 0x100
 800cc34:	4816      	ldr	r0, [pc, #88]	; (800cc90 <InfraReceiverInputCaptureCallback+0xd8>)
 800cc36:	f7f5 fd01 	bl	800263c <HAL_GPIO_ReadPin>
 800cc3a:	4603      	mov	r3, r0
 800cc3c:	2b01      	cmp	r3, #1
 800cc3e:	d103      	bne.n	800cc48 <InfraReceiverInputCaptureCallback+0x90>
		{
			IT_state = POL_HIGH;
 800cc40:	4b10      	ldr	r3, [pc, #64]	; (800cc84 <InfraReceiverInputCaptureCallback+0xcc>)
 800cc42:	2201      	movs	r2, #1
 800cc44:	701a      	strb	r2, [r3, #0]
 800cc46:	e002      	b.n	800cc4e <InfraReceiverInputCaptureCallback+0x96>
		}
		else
		{
			IT_state = POL_LOW;
 800cc48:	4b0e      	ldr	r3, [pc, #56]	; (800cc84 <InfraReceiverInputCaptureCallback+0xcc>)
 800cc4a:	2200      	movs	r2, #0
 800cc4c:	701a      	strb	r2, [r3, #0]
		}
		pulselength = pulse_T2 - pulse_T1;
 800cc4e:	4b11      	ldr	r3, [pc, #68]	; (800cc94 <InfraReceiverInputCaptureCallback+0xdc>)
 800cc50:	881a      	ldrh	r2, [r3, #0]
 800cc52:	4b0e      	ldr	r3, [pc, #56]	; (800cc8c <InfraReceiverInputCaptureCallback+0xd4>)
 800cc54:	881b      	ldrh	r3, [r3, #0]
 800cc56:	1ad3      	subs	r3, r2, r3
 800cc58:	b29a      	uxth	r2, r3
 800cc5a:	4b0f      	ldr	r3, [pc, #60]	; (800cc98 <InfraReceiverInputCaptureCallback+0xe0>)
 800cc5c:	801a      	strh	r2, [r3, #0]
		tempTimes[indexx] = pulselength;
 800cc5e:	4b0f      	ldr	r3, [pc, #60]	; (800cc9c <InfraReceiverInputCaptureCallback+0xe4>)
 800cc60:	781b      	ldrb	r3, [r3, #0]
 800cc62:	461a      	mov	r2, r3
 800cc64:	4b0c      	ldr	r3, [pc, #48]	; (800cc98 <InfraReceiverInputCaptureCallback+0xe0>)
 800cc66:	8819      	ldrh	r1, [r3, #0]
 800cc68:	4b0d      	ldr	r3, [pc, #52]	; (800cca0 <InfraReceiverInputCaptureCallback+0xe8>)
 800cc6a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		indexx++;
 800cc6e:	4b0b      	ldr	r3, [pc, #44]	; (800cc9c <InfraReceiverInputCaptureCallback+0xe4>)
 800cc70:	781b      	ldrb	r3, [r3, #0]
 800cc72:	3301      	adds	r3, #1
 800cc74:	b2da      	uxtb	r2, r3
 800cc76:	4b09      	ldr	r3, [pc, #36]	; (800cc9c <InfraReceiverInputCaptureCallback+0xe4>)
 800cc78:	701a      	strb	r2, [r3, #0]
/*
	n++;
	if( n >= 100)
		asm("bkpt 255");
*/
	CalcPulseType();
 800cc7a:	f7ff ff4f 	bl	800cb1c <CalcPulseType>
}
 800cc7e:	bf00      	nop
 800cc80:	bd80      	pop	{r7, pc}
 800cc82:	bf00      	nop
 800cc84:	20000034 	.word	0x20000034
 800cc88:	20019914 	.word	0x20019914
 800cc8c:	20018902 	.word	0x20018902
 800cc90:	40020800 	.word	0x40020800
 800cc94:	20018904 	.word	0x20018904
 800cc98:	20018906 	.word	0x20018906
 800cc9c:	20018908 	.word	0x20018908
 800cca0:	20019544 	.word	0x20019544
 800cca4:	00000000 	.word	0x00000000

0800cca8 <LineDetectorTask>:
uint8_t LineNumArray[LineNumArraySize];
uint8_t ActiveInfraNumArray[ActiveInfraNumArraySize];
uint8_t LineNumFront_Prev;

void LineDetectorTask(void const * argument)
{
 800cca8:	b580      	push	{r7, lr}
 800ccaa:	b08c      	sub	sp, #48	; 0x30
 800ccac:	af00      	add	r7, sp, #0
 800ccae:	6078      	str	r0, [r7, #4]
	float UthosszPrev = 0;
 800ccb0:	f04f 0300 	mov.w	r3, #0
 800ccb4:	62fb      	str	r3, [r7, #44]	; 0x2c
	float UthosszPrevInfraNum = 0;
 800ccb6:	f04f 0300 	mov.w	r3, #0
 800ccba:	62bb      	str	r3, [r7, #40]	; 0x28
	int LineNumIndex = 0;
 800ccbc:	2300      	movs	r3, #0
 800ccbe:	627b      	str	r3, [r7, #36]	; 0x24
	int ActiveInfraNumIndex = 0;
 800ccc0:	2300      	movs	r3, #0
 800ccc2:	623b      	str	r3, [r7, #32]
	int MerolegesCntr = 0;
 800ccc4:	2300      	movs	r3, #0
 800ccc6:	61fb      	str	r3, [r7, #28]
	uint8_t cntr = 0;
 800ccc8:	2300      	movs	r3, #0
 800ccca:	76fb      	strb	r3, [r7, #27]

	for(int i = 0 ; i < LineNumArraySize ; i++)
 800cccc:	2300      	movs	r3, #0
 800ccce:	617b      	str	r3, [r7, #20]
 800ccd0:	e007      	b.n	800cce2 <LineDetectorTask+0x3a>
	{
		LineNumArray[i] = 0;
 800ccd2:	4a61      	ldr	r2, [pc, #388]	; (800ce58 <LineDetectorTask+0x1b0>)
 800ccd4:	697b      	ldr	r3, [r7, #20]
 800ccd6:	4413      	add	r3, r2
 800ccd8:	2200      	movs	r2, #0
 800ccda:	701a      	strb	r2, [r3, #0]
	for(int i = 0 ; i < LineNumArraySize ; i++)
 800ccdc:	697b      	ldr	r3, [r7, #20]
 800ccde:	3301      	adds	r3, #1
 800cce0:	617b      	str	r3, [r7, #20]
 800cce2:	697b      	ldr	r3, [r7, #20]
 800cce4:	2b0b      	cmp	r3, #11
 800cce6:	ddf4      	ble.n	800ccd2 <LineDetectorTask+0x2a>
	}
	while(1)
	{
		if( (Uthossz - UthosszPrev ) > 0.04 )
 800cce8:	4b5c      	ldr	r3, [pc, #368]	; (800ce5c <LineDetectorTask+0x1b4>)
 800ccea:	ed93 7a00 	vldr	s14, [r3]
 800ccee:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800ccf2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ccf6:	ee17 0a90 	vmov	r0, s15
 800ccfa:	f7f3 fbed 	bl	80004d8 <__aeabi_f2d>
 800ccfe:	a352      	add	r3, pc, #328	; (adr r3, 800ce48 <LineDetectorTask+0x1a0>)
 800cd00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd04:	f7f3 fecc 	bl	8000aa0 <__aeabi_dcmpgt>
 800cd08:	4603      	mov	r3, r0
 800cd0a:	2b00      	cmp	r3, #0
 800cd0c:	d012      	beq.n	800cd34 <LineDetectorTask+0x8c>
		{
			LineNumArray[LineNumIndex] = LineNumFront;
 800cd0e:	4b54      	ldr	r3, [pc, #336]	; (800ce60 <LineDetectorTask+0x1b8>)
 800cd10:	781b      	ldrb	r3, [r3, #0]
 800cd12:	b2d9      	uxtb	r1, r3
 800cd14:	4a50      	ldr	r2, [pc, #320]	; (800ce58 <LineDetectorTask+0x1b0>)
 800cd16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd18:	4413      	add	r3, r2
 800cd1a:	460a      	mov	r2, r1
 800cd1c:	701a      	strb	r2, [r3, #0]
			LineNumIndex++;
 800cd1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd20:	3301      	adds	r3, #1
 800cd22:	627b      	str	r3, [r7, #36]	; 0x24
			if( LineNumIndex == LineNumArraySize )
 800cd24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd26:	2b0c      	cmp	r3, #12
 800cd28:	d101      	bne.n	800cd2e <LineDetectorTask+0x86>
				LineNumIndex = 0;
 800cd2a:	2300      	movs	r3, #0
 800cd2c:	627b      	str	r3, [r7, #36]	; 0x24
			UthosszPrev = Uthossz;
 800cd2e:	4b4b      	ldr	r3, [pc, #300]	; (800ce5c <LineDetectorTask+0x1b4>)
 800cd30:	681b      	ldr	r3, [r3, #0]
 800cd32:	62fb      	str	r3, [r7, #44]	; 0x2c
		}

		if( ( Uthossz - UthosszPrevInfraNum ) > 0.005 )
 800cd34:	4b49      	ldr	r3, [pc, #292]	; (800ce5c <LineDetectorTask+0x1b4>)
 800cd36:	ed93 7a00 	vldr	s14, [r3]
 800cd3a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800cd3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cd42:	ee17 0a90 	vmov	r0, s15
 800cd46:	f7f3 fbc7 	bl	80004d8 <__aeabi_f2d>
 800cd4a:	a341      	add	r3, pc, #260	; (adr r3, 800ce50 <LineDetectorTask+0x1a8>)
 800cd4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd50:	f7f3 fea6 	bl	8000aa0 <__aeabi_dcmpgt>
 800cd54:	4603      	mov	r3, r0
 800cd56:	2b00      	cmp	r3, #0
 800cd58:	d012      	beq.n	800cd80 <LineDetectorTask+0xd8>
		{
			ActiveInfraNumArray[ActiveInfraNumIndex] = ActiveInfraFront;
 800cd5a:	4b42      	ldr	r3, [pc, #264]	; (800ce64 <LineDetectorTask+0x1bc>)
 800cd5c:	781b      	ldrb	r3, [r3, #0]
 800cd5e:	b2d9      	uxtb	r1, r3
 800cd60:	4a41      	ldr	r2, [pc, #260]	; (800ce68 <LineDetectorTask+0x1c0>)
 800cd62:	6a3b      	ldr	r3, [r7, #32]
 800cd64:	4413      	add	r3, r2
 800cd66:	460a      	mov	r2, r1
 800cd68:	701a      	strb	r2, [r3, #0]
			ActiveInfraNumIndex++;
 800cd6a:	6a3b      	ldr	r3, [r7, #32]
 800cd6c:	3301      	adds	r3, #1
 800cd6e:	623b      	str	r3, [r7, #32]
			if( ActiveInfraNumIndex == ActiveInfraNumArraySize )
 800cd70:	6a3b      	ldr	r3, [r7, #32]
 800cd72:	2b14      	cmp	r3, #20
 800cd74:	d101      	bne.n	800cd7a <LineDetectorTask+0xd2>
				ActiveInfraNumIndex = 0;
 800cd76:	2300      	movs	r3, #0
 800cd78:	623b      	str	r3, [r7, #32]
			UthosszPrevInfraNum = Uthossz;
 800cd7a:	4b38      	ldr	r3, [pc, #224]	; (800ce5c <LineDetectorTask+0x1b4>)
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	62bb      	str	r3, [r7, #40]	; 0x28
		}

		if( ActiveInfraNumArray[(ActiveInfraNumIndex + 1) % ActiveInfraNumArraySize] > ActiveInfraNumThreshold )
 800cd80:	6a3b      	ldr	r3, [r7, #32]
 800cd82:	1c59      	adds	r1, r3, #1
 800cd84:	4b39      	ldr	r3, [pc, #228]	; (800ce6c <LineDetectorTask+0x1c4>)
 800cd86:	fb83 2301 	smull	r2, r3, r3, r1
 800cd8a:	10da      	asrs	r2, r3, #3
 800cd8c:	17cb      	asrs	r3, r1, #31
 800cd8e:	1ad2      	subs	r2, r2, r3
 800cd90:	4613      	mov	r3, r2
 800cd92:	009b      	lsls	r3, r3, #2
 800cd94:	4413      	add	r3, r2
 800cd96:	009b      	lsls	r3, r3, #2
 800cd98:	1aca      	subs	r2, r1, r3
 800cd9a:	4b33      	ldr	r3, [pc, #204]	; (800ce68 <LineDetectorTask+0x1c0>)
 800cd9c:	5c9b      	ldrb	r3, [r3, r2]
 800cd9e:	461a      	mov	r2, r3
 800cda0:	230a      	movs	r3, #10
 800cda2:	429a      	cmp	r2, r3
 800cda4:	dd4c      	ble.n	800ce40 <LineDetectorTask+0x198>
		{
			cntr = 0;
 800cda6:	2300      	movs	r3, #0
 800cda8:	76fb      	strb	r3, [r7, #27]
			MerolegesCntr = 0;
 800cdaa:	2300      	movs	r3, #0
 800cdac:	61fb      	str	r3, [r7, #28]
			for( int i = 0 ;  i < ActiveInfraNumArraySize ; i++)
 800cdae:	2300      	movs	r3, #0
 800cdb0:	613b      	str	r3, [r7, #16]
 800cdb2:	e019      	b.n	800cde8 <LineDetectorTask+0x140>
			{
				if( ActiveInfraNumArray[i] > ActiveInfraNumThreshold)
 800cdb4:	4a2c      	ldr	r2, [pc, #176]	; (800ce68 <LineDetectorTask+0x1c0>)
 800cdb6:	693b      	ldr	r3, [r7, #16]
 800cdb8:	4413      	add	r3, r2
 800cdba:	781b      	ldrb	r3, [r3, #0]
 800cdbc:	461a      	mov	r2, r3
 800cdbe:	230a      	movs	r3, #10
 800cdc0:	429a      	cmp	r2, r3
 800cdc2:	dd03      	ble.n	800cdcc <LineDetectorTask+0x124>
				{
					cntr++;
 800cdc4:	7efb      	ldrb	r3, [r7, #27]
 800cdc6:	3301      	adds	r3, #1
 800cdc8:	76fb      	strb	r3, [r7, #27]
 800cdca:	e00a      	b.n	800cde2 <LineDetectorTask+0x13a>
				}
				else
				{
					if( cntr != 0 )
 800cdcc:	7efb      	ldrb	r3, [r7, #27]
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	d005      	beq.n	800cdde <LineDetectorTask+0x136>
					{
						MerolegesCntr++;
 800cdd2:	69fb      	ldr	r3, [r7, #28]
 800cdd4:	3301      	adds	r3, #1
 800cdd6:	61fb      	str	r3, [r7, #28]
						cntr = 0;
 800cdd8:	2300      	movs	r3, #0
 800cdda:	76fb      	strb	r3, [r7, #27]
 800cddc:	e001      	b.n	800cde2 <LineDetectorTask+0x13a>
					}
					else
					{
						cntr = 0;
 800cdde:	2300      	movs	r3, #0
 800cde0:	76fb      	strb	r3, [r7, #27]
			for( int i = 0 ;  i < ActiveInfraNumArraySize ; i++)
 800cde2:	693b      	ldr	r3, [r7, #16]
 800cde4:	3301      	adds	r3, #1
 800cde6:	613b      	str	r3, [r7, #16]
 800cde8:	693b      	ldr	r3, [r7, #16]
 800cdea:	2b13      	cmp	r3, #19
 800cdec:	dde2      	ble.n	800cdb4 <LineDetectorTask+0x10c>
					}
				}
			}
			if(cntr != 0)
 800cdee:	7efb      	ldrb	r3, [r7, #27]
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	d004      	beq.n	800cdfe <LineDetectorTask+0x156>
			{
				MerolegesCntr++;
 800cdf4:	69fb      	ldr	r3, [r7, #28]
 800cdf6:	3301      	adds	r3, #1
 800cdf8:	61fb      	str	r3, [r7, #28]
				cntr = 0;
 800cdfa:	2300      	movs	r3, #0
 800cdfc:	76fb      	strb	r3, [r7, #27]
			}
			if(MerolegesCntr == 1)
 800cdfe:	69fb      	ldr	r3, [r7, #28]
 800ce00:	2b01      	cmp	r3, #1
 800ce02:	d106      	bne.n	800ce12 <LineDetectorTask+0x16a>
			{
				xEventGroupSetBits(Eventgroup_Triggers , BIT_CEL );
 800ce04:	4b1a      	ldr	r3, [pc, #104]	; (800ce70 <LineDetectorTask+0x1c8>)
 800ce06:	681b      	ldr	r3, [r3, #0]
 800ce08:	2140      	movs	r1, #64	; 0x40
 800ce0a:	4618      	mov	r0, r3
 800ce0c:	f7fa fd28 	bl	8007860 <xEventGroupSetBits>
 800ce10:	e008      	b.n	800ce24 <LineDetectorTask+0x17c>
			}
			else if( MerolegesCntr == 2 )
 800ce12:	69fb      	ldr	r3, [r7, #28]
 800ce14:	2b02      	cmp	r3, #2
 800ce16:	d105      	bne.n	800ce24 <LineDetectorTask+0x17c>
			{
				xEventGroupSetBits(Eventgroup_Triggers , BIT_VASUTIATJARO );
 800ce18:	4b15      	ldr	r3, [pc, #84]	; (800ce70 <LineDetectorTask+0x1c8>)
 800ce1a:	681b      	ldr	r3, [r3, #0]
 800ce1c:	2110      	movs	r1, #16
 800ce1e:	4618      	mov	r0, r3
 800ce20:	f7fa fd1e 	bl	8007860 <xEventGroupSetBits>
			}
			for( int i = 0; i < ActiveInfraNumArraySize ;  i++ )
 800ce24:	2300      	movs	r3, #0
 800ce26:	60fb      	str	r3, [r7, #12]
 800ce28:	e007      	b.n	800ce3a <LineDetectorTask+0x192>
			{
				ActiveInfraNumArray[i] = 0;
 800ce2a:	4a0f      	ldr	r2, [pc, #60]	; (800ce68 <LineDetectorTask+0x1c0>)
 800ce2c:	68fb      	ldr	r3, [r7, #12]
 800ce2e:	4413      	add	r3, r2
 800ce30:	2200      	movs	r2, #0
 800ce32:	701a      	strb	r2, [r3, #0]
			for( int i = 0; i < ActiveInfraNumArraySize ;  i++ )
 800ce34:	68fb      	ldr	r3, [r7, #12]
 800ce36:	3301      	adds	r3, #1
 800ce38:	60fb      	str	r3, [r7, #12]
 800ce3a:	68fb      	ldr	r3, [r7, #12]
 800ce3c:	2b13      	cmp	r3, #19
 800ce3e:	ddf4      	ble.n	800ce2a <LineDetectorTask+0x182>
			}
		}

		osDelay(10);
 800ce40:	200a      	movs	r0, #10
 800ce42:	f7fa fba9 	bl	8007598 <osDelay>
		if( (Uthossz - UthosszPrev ) > 0.04 )
 800ce46:	e74f      	b.n	800cce8 <LineDetectorTask+0x40>
 800ce48:	47ae147b 	.word	0x47ae147b
 800ce4c:	3fa47ae1 	.word	0x3fa47ae1
 800ce50:	47ae147b 	.word	0x47ae147b
 800ce54:	3f747ae1 	.word	0x3f747ae1
 800ce58:	2001961c 	.word	0x2001961c
 800ce5c:	20018a58 	.word	0x20018a58
 800ce60:	20018be9 	.word	0x20018be9
 800ce64:	20018985 	.word	0x20018985
 800ce68:	20019628 	.word	0x20019628
 800ce6c:	66666667 	.word	0x66666667
 800ce70:	20019910 	.word	0x20019910

0800ce74 <DetectTask>:
	}
	osThreadTerminate(NULL);
}

void DetectTask(void const * argument)
{
 800ce74:	b580      	push	{r7, lr}
 800ce76:	b082      	sub	sp, #8
 800ce78:	af00      	add	r7, sp, #0
 800ce7a:	6078      	str	r0, [r7, #4]
	while(1)
	{
		if( Mode == GYORSASAGI)
 800ce7c:	4b0a      	ldr	r3, [pc, #40]	; (800cea8 <DetectTask+0x34>)
 800ce7e:	781b      	ldrb	r3, [r3, #0]
 800ce80:	b2db      	uxtb	r3, r3
 800ce82:	2b00      	cmp	r3, #0
 800ce84:	d107      	bne.n	800ce96 <DetectTask+0x22>
		{
			if( Running == RUN_FULL_AUTO )
 800ce86:	4b09      	ldr	r3, [pc, #36]	; (800ceac <DetectTask+0x38>)
 800ce88:	781b      	ldrb	r3, [r3, #0]
 800ce8a:	b2db      	uxtb	r3, r3
 800ce8c:	2b02      	cmp	r3, #2
 800ce8e:	d106      	bne.n	800ce9e <DetectTask+0x2a>
			{
				LinetypeHypotheserGyorsasagi();
 800ce90:	f000 f976 	bl	800d180 <LinetypeHypotheserGyorsasagi>
 800ce94:	e003      	b.n	800ce9e <DetectTask+0x2a>
			}
		}
		else
		{
			CheckLineNumArray();
 800ce96:	f000 f99f 	bl	800d1d8 <CheckLineNumArray>
			LinetypeHypotheserUgyessegi();
 800ce9a:	f000 fa31 	bl	800d300 <LinetypeHypotheserUgyessegi>
		}

		osDelay(50);
 800ce9e:	2032      	movs	r0, #50	; 0x32
 800cea0:	f7fa fb7a 	bl	8007598 <osDelay>
		if( Mode == GYORSASAGI)
 800cea4:	e7ea      	b.n	800ce7c <DetectTask+0x8>
 800cea6:	bf00      	nop
 800cea8:	20018a5f 	.word	0x20018a5f
 800ceac:	20019010 	.word	0x20019010

0800ceb0 <LineGetData>:
	}
	osThreadTerminate(NULL);
}

void LineGetData(void const * argument)
{
 800ceb0:	b580      	push	{r7, lr}
 800ceb2:	b082      	sub	sp, #8
 800ceb4:	af00      	add	r7, sp, #0
 800ceb6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(VonalGetData_GPIO_Port , VonalGetData_Pin , GPIO_PIN_SET );
 800ceb8:	2201      	movs	r2, #1
 800ceba:	2120      	movs	r1, #32
 800cebc:	4815      	ldr	r0, [pc, #84]	; (800cf14 <LineGetData+0x64>)
 800cebe:	f7f5 fbd5 	bl	800266c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(VonalGetData_GPIO_Port , VonalGetData_Pin , GPIO_PIN_RESET );
 800cec2:	2200      	movs	r2, #0
 800cec4:	2120      	movs	r1, #32
 800cec6:	4813      	ldr	r0, [pc, #76]	; (800cf14 <LineGetData+0x64>)
 800cec8:	f7f5 fbd0 	bl	800266c <HAL_GPIO_WritePin>

	while(1)
	{
		if ( xSemaphoreTake( Semaphore_linesensor_ready, 500)  != pdTRUE)	//megvrjuk amg jelez a vonalszenzor hogy vgzett a szmtssal
 800cecc:	4b12      	ldr	r3, [pc, #72]	; (800cf18 <LineGetData+0x68>)
 800cece:	6818      	ldr	r0, [r3, #0]
 800ced0:	2300      	movs	r3, #0
 800ced2:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800ced6:	2100      	movs	r1, #0
 800ced8:	f7fb fcf2 	bl	80088c0 <xQueueGenericReceive>
 800cedc:	4603      	mov	r3, r0
 800cede:	2b01      	cmp	r3, #1
 800cee0:	d1f4      	bne.n	800cecc <LineGetData+0x1c>
		{
			//asm("bkpt");
		}
		else
		{
			LineSendReceive(16);
 800cee2:	2010      	movs	r0, #16
 800cee4:	f000 f86c 	bl	800cfc0 <LineSendReceive>
			if ( xSemaphoreTake( Semaphore_SPI_vonal_buffer, 500)  != pdTRUE)	//az rsi buffert lefoglaljuk
 800cee8:	4b0c      	ldr	r3, [pc, #48]	; (800cf1c <LineGetData+0x6c>)
 800ceea:	6818      	ldr	r0, [r3, #0]
 800ceec:	2300      	movs	r3, #0
 800ceee:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800cef2:	2100      	movs	r1, #0
 800cef4:	f7fb fce4 	bl	80088c0 <xQueueGenericReceive>
			{
				//asm("bkpt");
			}
			HAL_GPIO_WritePin(VonalGetData_GPIO_Port , VonalGetData_Pin , GPIO_PIN_SET );
 800cef8:	2201      	movs	r2, #1
 800cefa:	2120      	movs	r1, #32
 800cefc:	4805      	ldr	r0, [pc, #20]	; (800cf14 <LineGetData+0x64>)
 800cefe:	f7f5 fbb5 	bl	800266c <HAL_GPIO_WritePin>
			//for( int i = 0 ; i < 10000 ; i++); //kell delay mert a main sokkal gyorsabb mint a vonalszenzor, s klnben nem venn be a pulzust.
			//TODO, ez a ksleltets tl nagy, de kisebbre valamirt kifagy.
			HAL_Delay(1);
 800cf02:	2001      	movs	r0, #1
 800cf04:	f7f4 f812 	bl	8000f2c <HAL_Delay>
			HAL_GPIO_WritePin(VonalGetData_GPIO_Port , VonalGetData_Pin , GPIO_PIN_RESET );
 800cf08:	2200      	movs	r2, #0
 800cf0a:	2120      	movs	r1, #32
 800cf0c:	4801      	ldr	r0, [pc, #4]	; (800cf14 <LineGetData+0x64>)
 800cf0e:	f7f5 fbad 	bl	800266c <HAL_GPIO_WritePin>
		if ( xSemaphoreTake( Semaphore_linesensor_ready, 500)  != pdTRUE)	//megvrjuk amg jelez a vonalszenzor hogy vgzett a szmtssal
 800cf12:	e7db      	b.n	800cecc <LineGetData+0x1c>
 800cf14:	40020800 	.word	0x40020800
 800cf18:	20019b68 	.word	0x20019b68
 800cf1c:	20019ef4 	.word	0x20019ef4

0800cf20 <LineInit>:
	}
	osThreadTerminate(NULL);
}

void LineInit( SPI_HandleTypeDef* SPI_Handle)
{
 800cf20:	b580      	push	{r7, lr}
 800cf22:	b082      	sub	sp, #8
 800cf24:	af00      	add	r7, sp, #0
 800cf26:	6078      	str	r0, [r7, #4]
	LineSPIHandle = SPI_Handle;
 800cf28:	4a08      	ldr	r2, [pc, #32]	; (800cf4c <LineInit+0x2c>)
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	6013      	str	r3, [r2, #0]
	LineFlushTX();
 800cf2e:	f000 f813 	bl	800cf58 <LineFlushTX>
	LineFlushRX();
 800cf32:	f000 f82b 	bl	800cf8c <LineFlushRX>
	LineDataWait = 0x00;
 800cf36:	4b06      	ldr	r3, [pc, #24]	; (800cf50 <LineInit+0x30>)
 800cf38:	2200      	movs	r2, #0
 800cf3a:	701a      	strb	r2, [r3, #0]
	LineDataReady = 0x00;
 800cf3c:	4b05      	ldr	r3, [pc, #20]	; (800cf54 <LineInit+0x34>)
 800cf3e:	2200      	movs	r2, #0
 800cf40:	701a      	strb	r2, [r3, #0]
}
 800cf42:	bf00      	nop
 800cf44:	3708      	adds	r7, #8
 800cf46:	46bd      	mov	sp, r7
 800cf48:	bd80      	pop	{r7, pc}
 800cf4a:	bf00      	nop
 800cf4c:	20019614 	.word	0x20019614
 800cf50:	20018984 	.word	0x20018984
 800cf54:	20018c00 	.word	0x20018c00

0800cf58 <LineFlushTX>:

void LineFlushTX(void)
{
 800cf58:	b480      	push	{r7}
 800cf5a:	b083      	sub	sp, #12
 800cf5c:	af00      	add	r7, sp, #0
	unsigned short i=0;
 800cf5e:	2300      	movs	r3, #0
 800cf60:	80fb      	strh	r3, [r7, #6]
	for(i=0; i<LINE_BUFF_TX_SIZE; i++)
 800cf62:	2300      	movs	r3, #0
 800cf64:	80fb      	strh	r3, [r7, #6]
 800cf66:	e006      	b.n	800cf76 <LineFlushTX+0x1e>
	{
		line_buffer_tx[i] = 0;
 800cf68:	88fb      	ldrh	r3, [r7, #6]
 800cf6a:	4a07      	ldr	r2, [pc, #28]	; (800cf88 <LineFlushTX+0x30>)
 800cf6c:	2100      	movs	r1, #0
 800cf6e:	54d1      	strb	r1, [r2, r3]
	for(i=0; i<LINE_BUFF_TX_SIZE; i++)
 800cf70:	88fb      	ldrh	r3, [r7, #6]
 800cf72:	3301      	adds	r3, #1
 800cf74:	80fb      	strh	r3, [r7, #6]
 800cf76:	88fb      	ldrh	r3, [r7, #6]
 800cf78:	2b7f      	cmp	r3, #127	; 0x7f
 800cf7a:	d9f5      	bls.n	800cf68 <LineFlushTX+0x10>
	}
	return;
 800cf7c:	bf00      	nop
}
 800cf7e:	370c      	adds	r7, #12
 800cf80:	46bd      	mov	sp, r7
 800cf82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf86:	4770      	bx	lr
 800cf88:	20019018 	.word	0x20019018

0800cf8c <LineFlushRX>:

void LineFlushRX(void)
{
 800cf8c:	b480      	push	{r7}
 800cf8e:	b083      	sub	sp, #12
 800cf90:	af00      	add	r7, sp, #0
	unsigned short i=0;
 800cf92:	2300      	movs	r3, #0
 800cf94:	80fb      	strh	r3, [r7, #6]
	for(i=0; i<LINE_BUFF_RX_SIZE; i++)
 800cf96:	2300      	movs	r3, #0
 800cf98:	80fb      	strh	r3, [r7, #6]
 800cf9a:	e006      	b.n	800cfaa <LineFlushRX+0x1e>
	{
		line_buffer_rx[i] = 0;
 800cf9c:	88fb      	ldrh	r3, [r7, #6]
 800cf9e:	4a07      	ldr	r2, [pc, #28]	; (800cfbc <LineFlushRX+0x30>)
 800cfa0:	2100      	movs	r1, #0
 800cfa2:	54d1      	strb	r1, [r2, r3]
	for(i=0; i<LINE_BUFF_RX_SIZE; i++)
 800cfa4:	88fb      	ldrh	r3, [r7, #6]
 800cfa6:	3301      	adds	r3, #1
 800cfa8:	80fb      	strh	r3, [r7, #6]
 800cfaa:	88fb      	ldrh	r3, [r7, #6]
 800cfac:	2b7f      	cmp	r3, #127	; 0x7f
 800cfae:	d9f5      	bls.n	800cf9c <LineFlushRX+0x10>
	}
	return;
 800cfb0:	bf00      	nop
}
 800cfb2:	370c      	adds	r7, #12
 800cfb4:	46bd      	mov	sp, r7
 800cfb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfba:	4770      	bx	lr
 800cfbc:	20018b24 	.word	0x20018b24

0800cfc0 <LineSendReceive>:
	HAL_GPIO_WritePin(Vonal_NSS_GPIO_Port, Vonal_NSS_Pin, GPIO_PIN_RESET);
	HAL_SPI_Transmit_DMA(LineSPIHandle, line_buffer_tx, size);
}

void LineSendReceive(uint8_t size)
{
 800cfc0:	b580      	push	{r7, lr}
 800cfc2:	b082      	sub	sp, #8
 800cfc4:	af00      	add	r7, sp, #0
 800cfc6:	4603      	mov	r3, r0
 800cfc8:	71fb      	strb	r3, [r7, #7]
	/*
	unsigned short i=0;
	while(line_buffer_tx[i] != 0)
		i++;
	*/
	HAL_GPIO_WritePin(Vonal_NSS_GPIO_Port, Vonal_NSS_Pin, GPIO_PIN_RESET);
 800cfca:	2200      	movs	r2, #0
 800cfcc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800cfd0:	4807      	ldr	r0, [pc, #28]	; (800cff0 <LineSendReceive+0x30>)
 800cfd2:	f7f5 fb4b 	bl	800266c <HAL_GPIO_WritePin>
	//HAL_SPI_Transmit_DMA(LineSPIHandle, line_buffer_tx, i);
	HAL_SPI_TransmitReceive_DMA(LineSPIHandle, line_buffer_tx, line_buffer_rx, size);
 800cfd6:	4b07      	ldr	r3, [pc, #28]	; (800cff4 <LineSendReceive+0x34>)
 800cfd8:	6818      	ldr	r0, [r3, #0]
 800cfda:	79fb      	ldrb	r3, [r7, #7]
 800cfdc:	b29b      	uxth	r3, r3
 800cfde:	4a06      	ldr	r2, [pc, #24]	; (800cff8 <LineSendReceive+0x38>)
 800cfe0:	4906      	ldr	r1, [pc, #24]	; (800cffc <LineSendReceive+0x3c>)
 800cfe2:	f7f7 fc5d 	bl	80048a0 <HAL_SPI_TransmitReceive_DMA>
}
 800cfe6:	bf00      	nop
 800cfe8:	3708      	adds	r7, #8
 800cfea:	46bd      	mov	sp, r7
 800cfec:	bd80      	pop	{r7, pc}
 800cfee:	bf00      	nop
 800cff0:	40020000 	.word	0x40020000
 800cff4:	20019614 	.word	0x20019614
 800cff8:	20018b24 	.word	0x20018b24
 800cffc:	20019018 	.word	0x20019018

0800d000 <LineSortData>:
		HAL_GPIO_WritePin(Vonal_NSS_GPIO_Port, Vonal_NSS_Pin, GPIO_PIN_SET);
	}
}

void LineSortData(void)
{
 800d000:	b598      	push	{r3, r4, r7, lr}
 800d002:	af00      	add	r7, sp, #0

	memcpy( &LinePositionFront, (line_buffer_rx ), 4);
 800d004:	4b26      	ldr	r3, [pc, #152]	; (800d0a0 <LineSortData+0xa0>)
 800d006:	681b      	ldr	r3, [r3, #0]
 800d008:	461a      	mov	r2, r3
 800d00a:	4b26      	ldr	r3, [pc, #152]	; (800d0a4 <LineSortData+0xa4>)
 800d00c:	601a      	str	r2, [r3, #0]
	LinePositionFront *= 0.006858;			//vonalpozci tvltsa tcrtrl mterre
 800d00e:	4b25      	ldr	r3, [pc, #148]	; (800d0a4 <LineSortData+0xa4>)
 800d010:	681b      	ldr	r3, [r3, #0]
 800d012:	4618      	mov	r0, r3
 800d014:	f7f3 fa60 	bl	80004d8 <__aeabi_f2d>
 800d018:	a31f      	add	r3, pc, #124	; (adr r3, 800d098 <LineSortData+0x98>)
 800d01a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d01e:	f7f3 faaf 	bl	8000580 <__aeabi_dmul>
 800d022:	4603      	mov	r3, r0
 800d024:	460c      	mov	r4, r1
 800d026:	4618      	mov	r0, r3
 800d028:	4621      	mov	r1, r4
 800d02a:	f7f3 fd6b 	bl	8000b04 <__aeabi_d2f>
 800d02e:	4602      	mov	r2, r0
 800d030:	4b1c      	ldr	r3, [pc, #112]	; (800d0a4 <LineSortData+0xa4>)
 800d032:	601a      	str	r2, [r3, #0]
	memcpy( &LinePositionBack, (line_buffer_rx + 4), 4);
 800d034:	4b1c      	ldr	r3, [pc, #112]	; (800d0a8 <LineSortData+0xa8>)
 800d036:	681b      	ldr	r3, [r3, #0]
 800d038:	461a      	mov	r2, r3
 800d03a:	4b1c      	ldr	r3, [pc, #112]	; (800d0ac <LineSortData+0xac>)
 800d03c:	601a      	str	r2, [r3, #0]
	LinePositionBack *= 0.006858;			//vonalpozci tvltsa tcrtrl mterre
 800d03e:	4b1b      	ldr	r3, [pc, #108]	; (800d0ac <LineSortData+0xac>)
 800d040:	681b      	ldr	r3, [r3, #0]
 800d042:	4618      	mov	r0, r3
 800d044:	f7f3 fa48 	bl	80004d8 <__aeabi_f2d>
 800d048:	a313      	add	r3, pc, #76	; (adr r3, 800d098 <LineSortData+0x98>)
 800d04a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d04e:	f7f3 fa97 	bl	8000580 <__aeabi_dmul>
 800d052:	4603      	mov	r3, r0
 800d054:	460c      	mov	r4, r1
 800d056:	4618      	mov	r0, r3
 800d058:	4621      	mov	r1, r4
 800d05a:	f7f3 fd53 	bl	8000b04 <__aeabi_d2f>
 800d05e:	4602      	mov	r2, r0
 800d060:	4b12      	ldr	r3, [pc, #72]	; (800d0ac <LineSortData+0xac>)
 800d062:	601a      	str	r2, [r3, #0]
	memcpy( &LineAngle, line_buffer_rx + 8, 4);
 800d064:	4b12      	ldr	r3, [pc, #72]	; (800d0b0 <LineSortData+0xb0>)
 800d066:	681b      	ldr	r3, [r3, #0]
 800d068:	461a      	mov	r2, r3
 800d06a:	4b12      	ldr	r3, [pc, #72]	; (800d0b4 <LineSortData+0xb4>)
 800d06c:	601a      	str	r2, [r3, #0]
	memcpy( &LineNumFront, line_buffer_rx + 12, 1);
 800d06e:	4b12      	ldr	r3, [pc, #72]	; (800d0b8 <LineSortData+0xb8>)
 800d070:	781a      	ldrb	r2, [r3, #0]
 800d072:	4b12      	ldr	r3, [pc, #72]	; (800d0bc <LineSortData+0xbc>)
 800d074:	701a      	strb	r2, [r3, #0]
	memcpy( &LineNumBack, line_buffer_rx + 13, 1);
 800d076:	4b12      	ldr	r3, [pc, #72]	; (800d0c0 <LineSortData+0xc0>)
 800d078:	781a      	ldrb	r2, [r3, #0]
 800d07a:	4b12      	ldr	r3, [pc, #72]	; (800d0c4 <LineSortData+0xc4>)
 800d07c:	701a      	strb	r2, [r3, #0]
	memcpy( &ActiveInfraFront, line_buffer_rx + 14, 1);
 800d07e:	4b12      	ldr	r3, [pc, #72]	; (800d0c8 <LineSortData+0xc8>)
 800d080:	781a      	ldrb	r2, [r3, #0]
 800d082:	4b12      	ldr	r3, [pc, #72]	; (800d0cc <LineSortData+0xcc>)
 800d084:	701a      	strb	r2, [r3, #0]
	memcpy( &ActiveInfraBack, line_buffer_rx + 15, 1);
 800d086:	4b12      	ldr	r3, [pc, #72]	; (800d0d0 <LineSortData+0xd0>)
 800d088:	781a      	ldrb	r2, [r3, #0]
 800d08a:	4b12      	ldr	r3, [pc, #72]	; (800d0d4 <LineSortData+0xd4>)
 800d08c:	701a      	strb	r2, [r3, #0]

	LineDataWait = 0x00;
 800d08e:	4b12      	ldr	r3, [pc, #72]	; (800d0d8 <LineSortData+0xd8>)
 800d090:	2200      	movs	r2, #0
 800d092:	701a      	strb	r2, [r3, #0]
}
 800d094:	bf00      	nop
 800d096:	bd98      	pop	{r3, r4, r7, pc}
 800d098:	5b749add 	.word	0x5b749add
 800d09c:	3f7c1722 	.word	0x3f7c1722
 800d0a0:	20018b24 	.word	0x20018b24
 800d0a4:	20018bec 	.word	0x20018bec
 800d0a8:	20018b28 	.word	0x20018b28
 800d0ac:	20018bdc 	.word	0x20018bdc
 800d0b0:	20018b2c 	.word	0x20018b2c
 800d0b4:	2001899c 	.word	0x2001899c
 800d0b8:	20018b30 	.word	0x20018b30
 800d0bc:	20018be9 	.word	0x20018be9
 800d0c0:	20018b31 	.word	0x20018b31
 800d0c4:	20018994 	.word	0x20018994
 800d0c8:	20018b32 	.word	0x20018b32
 800d0cc:	20018985 	.word	0x20018985
 800d0d0:	20018b33 	.word	0x20018b33
 800d0d4:	20018a7c 	.word	0x20018a7c
 800d0d8:	20018984 	.word	0x20018984

0800d0dc <HAL_SPI_TxRxCpltCallback>:


void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi )
{
 800d0dc:	b580      	push	{r7, lr}
 800d0de:	b084      	sub	sp, #16
 800d0e0:	af00      	add	r7, sp, #0
 800d0e2:	6078      	str	r0, [r7, #4]
	if(hspi->Instance == SPI3)
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	681b      	ldr	r3, [r3, #0]
 800d0e8:	4a10      	ldr	r2, [pc, #64]	; (800d12c <HAL_SPI_TxRxCpltCallback+0x50>)
 800d0ea:	4293      	cmp	r3, r2
 800d0ec:	d112      	bne.n	800d114 <HAL_SPI_TxRxCpltCallback+0x38>
	{
		HAL_GPIO_WritePin(Vonal_NSS_GPIO_Port, Vonal_NSS_Pin, GPIO_PIN_SET);
 800d0ee:	2201      	movs	r2, #1
 800d0f0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800d0f4:	480e      	ldr	r0, [pc, #56]	; (800d130 <HAL_SPI_TxRxCpltCallback+0x54>)
 800d0f6:	f7f5 fab9 	bl	800266c <HAL_GPIO_WritePin>

		LineFlushTX();
 800d0fa:	f7ff ff2d 	bl	800cf58 <LineFlushTX>
		LineSortData();
 800d0fe:	f7ff ff7f 	bl	800d000 <LineSortData>
		LineFlushRX();
 800d102:	f7ff ff43 	bl	800cf8c <LineFlushRX>
		int retval = xSemaphoreGiveFromISR( Semaphore_SPI_vonal_buffer , NULL );
 800d106:	4b0b      	ldr	r3, [pc, #44]	; (800d134 <HAL_SPI_TxRxCpltCallback+0x58>)
 800d108:	681b      	ldr	r3, [r3, #0]
 800d10a:	2100      	movs	r1, #0
 800d10c:	4618      	mov	r0, r3
 800d10e:	f7fb fb4d 	bl	80087ac <xQueueGiveFromISR>
 800d112:	60f8      	str	r0, [r7, #12]
		if( retval != pdTRUE )
		{
			//asm("bkpt");
		}
	}
	if(hspi->Instance == SPI2)
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	681b      	ldr	r3, [r3, #0]
 800d118:	4a07      	ldr	r2, [pc, #28]	; (800d138 <HAL_SPI_TxRxCpltCallback+0x5c>)
 800d11a:	4293      	cmp	r3, r2
 800d11c:	d101      	bne.n	800d122 <HAL_SPI_TxRxCpltCallback+0x46>
	{
		RPiSPICallback();
 800d11e:	f001 ff51 	bl	800efc4 <RPiSPICallback>
	}
}
 800d122:	bf00      	nop
 800d124:	3710      	adds	r7, #16
 800d126:	46bd      	mov	sp, r7
 800d128:	bd80      	pop	{r7, pc}
 800d12a:	bf00      	nop
 800d12c:	40003c00 	.word	0x40003c00
 800d130:	40020000 	.word	0x40020000
 800d134:	20019ef4 	.word	0x20019ef4
 800d138:	40003800 	.word	0x40003800

0800d13c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800d13c:	b580      	push	{r7, lr}
 800d13e:	b084      	sub	sp, #16
 800d140:	af00      	add	r7, sp, #0
 800d142:	4603      	mov	r3, r0
 800d144:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_10)
 800d146:	88fb      	ldrh	r3, [r7, #6]
 800d148:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d14c:	d106      	bne.n	800d15c <HAL_GPIO_EXTI_Callback+0x20>
	{
		int retval = xSemaphoreGiveFromISR( Semaphore_linesensor_ready , NULL );
 800d14e:	4b0b      	ldr	r3, [pc, #44]	; (800d17c <HAL_GPIO_EXTI_Callback+0x40>)
 800d150:	681b      	ldr	r3, [r3, #0]
 800d152:	2100      	movs	r1, #0
 800d154:	4618      	mov	r0, r3
 800d156:	f7fb fb29 	bl	80087ac <xQueueGiveFromISR>
 800d15a:	60f8      	str	r0, [r7, #12]
		if ( retval != pdTRUE )
		{
			//asm("bkpt");
		}
	}
	if(GPIO_Pin == GPIO_PIN_2)
 800d15c:	88fb      	ldrh	r3, [r7, #6]
 800d15e:	2b04      	cmp	r3, #4
 800d160:	d101      	bne.n	800d166 <HAL_GPIO_EXTI_Callback+0x2a>
	{
		StarterEXTICallback();
 800d162:	f001 ff8d 	bl	800f080 <StarterEXTICallback>
	}
	if(GPIO_Pin == GPIO_PIN_13)
 800d166:	88fb      	ldrh	r3, [r7, #6]
 800d168:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d16c:	d101      	bne.n	800d172 <HAL_GPIO_EXTI_Callback+0x36>
	{
		BluetoothResetCallback();
 800d16e:	f7fe f827 	bl	800b1c0 <BluetoothResetCallback>
	}
}
 800d172:	bf00      	nop
 800d174:	3710      	adds	r7, #16
 800d176:	46bd      	mov	sp, r7
 800d178:	bd80      	pop	{r7, pc}
 800d17a:	bf00      	nop
 800d17c:	20019b68 	.word	0x20019b68

0800d180 <LinetypeHypotheserGyorsasagi>:

void LinetypeHypotheserGyorsasagi()
{
 800d180:	b580      	push	{r7, lr}
 800d182:	af00      	add	r7, sp, #0
	if( (LineNumBack == 3) )
 800d184:	4b0f      	ldr	r3, [pc, #60]	; (800d1c4 <LinetypeHypotheserGyorsasagi+0x44>)
 800d186:	781b      	ldrb	r3, [r3, #0]
 800d188:	b2db      	uxtb	r3, r3
 800d18a:	2b03      	cmp	r3, #3
 800d18c:	d117      	bne.n	800d1be <LinetypeHypotheserGyorsasagi+0x3e>
	{
		if(GyorsasagiState == 0)
 800d18e:	4b0e      	ldr	r3, [pc, #56]	; (800d1c8 <LinetypeHypotheserGyorsasagi+0x48>)
 800d190:	781b      	ldrb	r3, [r3, #0]
 800d192:	b2db      	uxtb	r3, r3
 800d194:	2b00      	cmp	r3, #0
 800d196:	d107      	bne.n	800d1a8 <LinetypeHypotheserGyorsasagi+0x28>
		{
			GyorsasagiState = 1;
 800d198:	4b0b      	ldr	r3, [pc, #44]	; (800d1c8 <LinetypeHypotheserGyorsasagi+0x48>)
 800d19a:	2201      	movs	r2, #1
 800d19c:	701a      	strb	r2, [r3, #0]
			SpeedSP = SpeedSPKanyar;
 800d19e:	4b0b      	ldr	r3, [pc, #44]	; (800d1cc <LinetypeHypotheserGyorsasagi+0x4c>)
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	4a0b      	ldr	r2, [pc, #44]	; (800d1d0 <LinetypeHypotheserGyorsasagi+0x50>)
 800d1a4:	6013      	str	r3, [r2, #0]
 800d1a6:	e006      	b.n	800d1b6 <LinetypeHypotheserGyorsasagi+0x36>
		}
		else
		{
			GyorsasagiState = 0;
 800d1a8:	4b07      	ldr	r3, [pc, #28]	; (800d1c8 <LinetypeHypotheserGyorsasagi+0x48>)
 800d1aa:	2200      	movs	r2, #0
 800d1ac:	701a      	strb	r2, [r3, #0]
			SpeedSP = SpeedSPGyors;
 800d1ae:	4b09      	ldr	r3, [pc, #36]	; (800d1d4 <LinetypeHypotheserGyorsasagi+0x54>)
 800d1b0:	681b      	ldr	r3, [r3, #0]
 800d1b2:	4a07      	ldr	r2, [pc, #28]	; (800d1d0 <LinetypeHypotheserGyorsasagi+0x50>)
 800d1b4:	6013      	str	r3, [r2, #0]
		}
		osDelay(3000);
 800d1b6:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800d1ba:	f7fa f9ed 	bl	8007598 <osDelay>
	}
}
 800d1be:	bf00      	nop
 800d1c0:	bd80      	pop	{r7, pc}
 800d1c2:	bf00      	nop
 800d1c4:	20018994 	.word	0x20018994
 800d1c8:	20018995 	.word	0x20018995
 800d1cc:	20018a78 	.word	0x20018a78
 800d1d0:	20018a80 	.word	0x20018a80
 800d1d4:	200189b0 	.word	0x200189b0

0800d1d8 <CheckLineNumArray>:

void CheckLineNumArray()
{
 800d1d8:	b480      	push	{r7}
 800d1da:	b083      	sub	sp, #12
 800d1dc:	af00      	add	r7, sp, #0
	LineNumChg = 0;
 800d1de:	4b40      	ldr	r3, [pc, #256]	; (800d2e0 <CheckLineNumArray+0x108>)
 800d1e0:	2200      	movs	r2, #0
 800d1e2:	601a      	str	r2, [r3, #0]
	LineNumMax = 0;
 800d1e4:	4b3f      	ldr	r3, [pc, #252]	; (800d2e4 <CheckLineNumArray+0x10c>)
 800d1e6:	2200      	movs	r2, #0
 800d1e8:	601a      	str	r2, [r3, #0]
	Num0Lines = 0;
 800d1ea:	4b3f      	ldr	r3, [pc, #252]	; (800d2e8 <CheckLineNumArray+0x110>)
 800d1ec:	2200      	movs	r2, #0
 800d1ee:	601a      	str	r2, [r3, #0]
	Num1Lines = 0;
 800d1f0:	4b3e      	ldr	r3, [pc, #248]	; (800d2ec <CheckLineNumArray+0x114>)
 800d1f2:	2200      	movs	r2, #0
 800d1f4:	601a      	str	r2, [r3, #0]
	Num2Lines = 0;
 800d1f6:	4b3e      	ldr	r3, [pc, #248]	; (800d2f0 <CheckLineNumArray+0x118>)
 800d1f8:	2200      	movs	r2, #0
 800d1fa:	601a      	str	r2, [r3, #0]
	Num3Lines = 0;
 800d1fc:	4b3d      	ldr	r3, [pc, #244]	; (800d2f4 <CheckLineNumArray+0x11c>)
 800d1fe:	2200      	movs	r2, #0
 800d200:	601a      	str	r2, [r3, #0]

	//legnagyobb darabszm vonal
	for( int i = 0 ;  i < LineNumArraySize ; i++)
 800d202:	2300      	movs	r3, #0
 800d204:	607b      	str	r3, [r7, #4]
 800d206:	e03e      	b.n	800d286 <CheckLineNumArray+0xae>
	{
		if( LineNumArray[i] > LineNumMax)
 800d208:	4a3b      	ldr	r2, [pc, #236]	; (800d2f8 <CheckLineNumArray+0x120>)
 800d20a:	687b      	ldr	r3, [r7, #4]
 800d20c:	4413      	add	r3, r2
 800d20e:	781b      	ldrb	r3, [r3, #0]
 800d210:	461a      	mov	r2, r3
 800d212:	4b34      	ldr	r3, [pc, #208]	; (800d2e4 <CheckLineNumArray+0x10c>)
 800d214:	681b      	ldr	r3, [r3, #0]
 800d216:	429a      	cmp	r2, r3
 800d218:	dd06      	ble.n	800d228 <CheckLineNumArray+0x50>
		{
			LineNumMax = LineNumArray[i];
 800d21a:	4a37      	ldr	r2, [pc, #220]	; (800d2f8 <CheckLineNumArray+0x120>)
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	4413      	add	r3, r2
 800d220:	781b      	ldrb	r3, [r3, #0]
 800d222:	461a      	mov	r2, r3
 800d224:	4b2f      	ldr	r3, [pc, #188]	; (800d2e4 <CheckLineNumArray+0x10c>)
 800d226:	601a      	str	r2, [r3, #0]
		}
		if( LineNumArray[i] == 0)
 800d228:	4a33      	ldr	r2, [pc, #204]	; (800d2f8 <CheckLineNumArray+0x120>)
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	4413      	add	r3, r2
 800d22e:	781b      	ldrb	r3, [r3, #0]
 800d230:	2b00      	cmp	r3, #0
 800d232:	d104      	bne.n	800d23e <CheckLineNumArray+0x66>
		{
			Num0Lines++;
 800d234:	4b2c      	ldr	r3, [pc, #176]	; (800d2e8 <CheckLineNumArray+0x110>)
 800d236:	681b      	ldr	r3, [r3, #0]
 800d238:	3301      	adds	r3, #1
 800d23a:	4a2b      	ldr	r2, [pc, #172]	; (800d2e8 <CheckLineNumArray+0x110>)
 800d23c:	6013      	str	r3, [r2, #0]
		}
		if( LineNumArray[i] == 1)
 800d23e:	4a2e      	ldr	r2, [pc, #184]	; (800d2f8 <CheckLineNumArray+0x120>)
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	4413      	add	r3, r2
 800d244:	781b      	ldrb	r3, [r3, #0]
 800d246:	2b01      	cmp	r3, #1
 800d248:	d104      	bne.n	800d254 <CheckLineNumArray+0x7c>
		{
			Num1Lines++;
 800d24a:	4b28      	ldr	r3, [pc, #160]	; (800d2ec <CheckLineNumArray+0x114>)
 800d24c:	681b      	ldr	r3, [r3, #0]
 800d24e:	3301      	adds	r3, #1
 800d250:	4a26      	ldr	r2, [pc, #152]	; (800d2ec <CheckLineNumArray+0x114>)
 800d252:	6013      	str	r3, [r2, #0]
		}
		if( LineNumArray[i] == 2)
 800d254:	4a28      	ldr	r2, [pc, #160]	; (800d2f8 <CheckLineNumArray+0x120>)
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	4413      	add	r3, r2
 800d25a:	781b      	ldrb	r3, [r3, #0]
 800d25c:	2b02      	cmp	r3, #2
 800d25e:	d104      	bne.n	800d26a <CheckLineNumArray+0x92>
		{
			Num2Lines++;
 800d260:	4b23      	ldr	r3, [pc, #140]	; (800d2f0 <CheckLineNumArray+0x118>)
 800d262:	681b      	ldr	r3, [r3, #0]
 800d264:	3301      	adds	r3, #1
 800d266:	4a22      	ldr	r2, [pc, #136]	; (800d2f0 <CheckLineNumArray+0x118>)
 800d268:	6013      	str	r3, [r2, #0]
		}
		if( LineNumArray[i] == 3)
 800d26a:	4a23      	ldr	r2, [pc, #140]	; (800d2f8 <CheckLineNumArray+0x120>)
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	4413      	add	r3, r2
 800d270:	781b      	ldrb	r3, [r3, #0]
 800d272:	2b03      	cmp	r3, #3
 800d274:	d104      	bne.n	800d280 <CheckLineNumArray+0xa8>
		{
			Num3Lines++;
 800d276:	4b1f      	ldr	r3, [pc, #124]	; (800d2f4 <CheckLineNumArray+0x11c>)
 800d278:	681b      	ldr	r3, [r3, #0]
 800d27a:	3301      	adds	r3, #1
 800d27c:	4a1d      	ldr	r2, [pc, #116]	; (800d2f4 <CheckLineNumArray+0x11c>)
 800d27e:	6013      	str	r3, [r2, #0]
	for( int i = 0 ;  i < LineNumArraySize ; i++)
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	3301      	adds	r3, #1
 800d284:	607b      	str	r3, [r7, #4]
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	2b0b      	cmp	r3, #11
 800d28a:	ddbd      	ble.n	800d208 <CheckLineNumArray+0x30>
		}
	}

	//vonaldarab vltozsok szma
	for( int i = 0 ;  i < LineNumArraySize-1 ; i++)
 800d28c:	2300      	movs	r3, #0
 800d28e:	603b      	str	r3, [r7, #0]
 800d290:	e011      	b.n	800d2b6 <CheckLineNumArray+0xde>
	{
		if( LineNumArray[i+1] != LineNumArray[i] )
 800d292:	683b      	ldr	r3, [r7, #0]
 800d294:	3301      	adds	r3, #1
 800d296:	4a18      	ldr	r2, [pc, #96]	; (800d2f8 <CheckLineNumArray+0x120>)
 800d298:	5cd2      	ldrb	r2, [r2, r3]
 800d29a:	4917      	ldr	r1, [pc, #92]	; (800d2f8 <CheckLineNumArray+0x120>)
 800d29c:	683b      	ldr	r3, [r7, #0]
 800d29e:	440b      	add	r3, r1
 800d2a0:	781b      	ldrb	r3, [r3, #0]
 800d2a2:	429a      	cmp	r2, r3
 800d2a4:	d004      	beq.n	800d2b0 <CheckLineNumArray+0xd8>
		{
			LineNumChg++;
 800d2a6:	4b0e      	ldr	r3, [pc, #56]	; (800d2e0 <CheckLineNumArray+0x108>)
 800d2a8:	681b      	ldr	r3, [r3, #0]
 800d2aa:	3301      	adds	r3, #1
 800d2ac:	4a0c      	ldr	r2, [pc, #48]	; (800d2e0 <CheckLineNumArray+0x108>)
 800d2ae:	6013      	str	r3, [r2, #0]
	for( int i = 0 ;  i < LineNumArraySize-1 ; i++)
 800d2b0:	683b      	ldr	r3, [r7, #0]
 800d2b2:	3301      	adds	r3, #1
 800d2b4:	603b      	str	r3, [r7, #0]
 800d2b6:	683b      	ldr	r3, [r7, #0]
 800d2b8:	2b0a      	cmp	r3, #10
 800d2ba:	ddea      	ble.n	800d292 <CheckLineNumArray+0xba>
		}
	}
	if( LineNumArray[0] != LineNumArray[LineNumArraySize-1])
 800d2bc:	4b0e      	ldr	r3, [pc, #56]	; (800d2f8 <CheckLineNumArray+0x120>)
 800d2be:	781a      	ldrb	r2, [r3, #0]
 800d2c0:	4b0d      	ldr	r3, [pc, #52]	; (800d2f8 <CheckLineNumArray+0x120>)
 800d2c2:	7adb      	ldrb	r3, [r3, #11]
 800d2c4:	429a      	cmp	r2, r3
 800d2c6:	d004      	beq.n	800d2d2 <CheckLineNumArray+0xfa>
	{
		LineNumChg++;
 800d2c8:	4b05      	ldr	r3, [pc, #20]	; (800d2e0 <CheckLineNumArray+0x108>)
 800d2ca:	681b      	ldr	r3, [r3, #0]
 800d2cc:	3301      	adds	r3, #1
 800d2ce:	4a04      	ldr	r2, [pc, #16]	; (800d2e0 <CheckLineNumArray+0x108>)
 800d2d0:	6013      	str	r3, [r2, #0]
	}


}
 800d2d2:	bf00      	nop
 800d2d4:	370c      	adds	r7, #12
 800d2d6:	46bd      	mov	sp, r7
 800d2d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2dc:	4770      	bx	lr
 800d2de:	bf00      	nop
 800d2e0:	2001890c 	.word	0x2001890c
 800d2e4:	20018910 	.word	0x20018910
 800d2e8:	20018914 	.word	0x20018914
 800d2ec:	20018918 	.word	0x20018918
 800d2f0:	2001891c 	.word	0x2001891c
 800d2f4:	20018920 	.word	0x20018920
 800d2f8:	2001961c 	.word	0x2001961c
 800d2fc:	00000000 	.word	0x00000000

0800d300 <LinetypeHypotheserUgyessegi>:

void LinetypeHypotheserUgyessegi(void)
{
 800d300:	b580      	push	{r7, lr}
 800d302:	af00      	add	r7, sp, #0
	if( (Num0Lines >= LineNumArraySize*0.35) && (Num1Lines >= LineNumArraySize*0.35) && LineNumChg >= 4 )
 800d304:	4b34      	ldr	r3, [pc, #208]	; (800d3d8 <LinetypeHypotheserUgyessegi+0xd8>)
 800d306:	681b      	ldr	r3, [r3, #0]
 800d308:	4618      	mov	r0, r3
 800d30a:	f7f3 f8d3 	bl	80004b4 <__aeabi_i2d>
 800d30e:	a32c      	add	r3, pc, #176	; (adr r3, 800d3c0 <LinetypeHypotheserUgyessegi+0xc0>)
 800d310:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d314:	f7f3 fbba 	bl	8000a8c <__aeabi_dcmpge>
 800d318:	4603      	mov	r3, r0
 800d31a:	2b00      	cmp	r3, #0
 800d31c:	d016      	beq.n	800d34c <LinetypeHypotheserUgyessegi+0x4c>
 800d31e:	4b2f      	ldr	r3, [pc, #188]	; (800d3dc <LinetypeHypotheserUgyessegi+0xdc>)
 800d320:	681b      	ldr	r3, [r3, #0]
 800d322:	4618      	mov	r0, r3
 800d324:	f7f3 f8c6 	bl	80004b4 <__aeabi_i2d>
 800d328:	a325      	add	r3, pc, #148	; (adr r3, 800d3c0 <LinetypeHypotheserUgyessegi+0xc0>)
 800d32a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d32e:	f7f3 fbad 	bl	8000a8c <__aeabi_dcmpge>
 800d332:	4603      	mov	r3, r0
 800d334:	2b00      	cmp	r3, #0
 800d336:	d009      	beq.n	800d34c <LinetypeHypotheserUgyessegi+0x4c>
 800d338:	4b29      	ldr	r3, [pc, #164]	; (800d3e0 <LinetypeHypotheserUgyessegi+0xe0>)
 800d33a:	681b      	ldr	r3, [r3, #0]
 800d33c:	2b03      	cmp	r3, #3
 800d33e:	dd05      	ble.n	800d34c <LinetypeHypotheserUgyessegi+0x4c>
	{
		xEventGroupSetBits(Eventgroup_Triggers , BIT_KORFORGALOM );
 800d340:	4b28      	ldr	r3, [pc, #160]	; (800d3e4 <LinetypeHypotheserUgyessegi+0xe4>)
 800d342:	681b      	ldr	r3, [r3, #0]
 800d344:	2104      	movs	r1, #4
 800d346:	4618      	mov	r0, r3
 800d348:	f7fa fa8a 	bl	8007860 <xEventGroupSetBits>
	}
	if( (Num2Lines >= LineNumArraySize*0.20)  && (Num1Lines >= LineNumArraySize*0.50) && LineNumChg >= 3 )
 800d34c:	4b26      	ldr	r3, [pc, #152]	; (800d3e8 <LinetypeHypotheserUgyessegi+0xe8>)
 800d34e:	681b      	ldr	r3, [r3, #0]
 800d350:	4618      	mov	r0, r3
 800d352:	f7f3 f8af 	bl	80004b4 <__aeabi_i2d>
 800d356:	a31c      	add	r3, pc, #112	; (adr r3, 800d3c8 <LinetypeHypotheserUgyessegi+0xc8>)
 800d358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d35c:	f7f3 fb96 	bl	8000a8c <__aeabi_dcmpge>
 800d360:	4603      	mov	r3, r0
 800d362:	2b00      	cmp	r3, #0
 800d364:	d016      	beq.n	800d394 <LinetypeHypotheserUgyessegi+0x94>
 800d366:	4b1d      	ldr	r3, [pc, #116]	; (800d3dc <LinetypeHypotheserUgyessegi+0xdc>)
 800d368:	681b      	ldr	r3, [r3, #0]
 800d36a:	4618      	mov	r0, r3
 800d36c:	f7f3 f8a2 	bl	80004b4 <__aeabi_i2d>
 800d370:	f04f 0200 	mov.w	r2, #0
 800d374:	4b1d      	ldr	r3, [pc, #116]	; (800d3ec <LinetypeHypotheserUgyessegi+0xec>)
 800d376:	f7f3 fb89 	bl	8000a8c <__aeabi_dcmpge>
 800d37a:	4603      	mov	r3, r0
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	d009      	beq.n	800d394 <LinetypeHypotheserUgyessegi+0x94>
 800d380:	4b17      	ldr	r3, [pc, #92]	; (800d3e0 <LinetypeHypotheserUgyessegi+0xe0>)
 800d382:	681b      	ldr	r3, [r3, #0]
 800d384:	2b02      	cmp	r3, #2
 800d386:	dd05      	ble.n	800d394 <LinetypeHypotheserUgyessegi+0x94>
	{
		xEventGroupSetBits(Eventgroup_Triggers , BIT_FORGOHORDO );
 800d388:	4b16      	ldr	r3, [pc, #88]	; (800d3e4 <LinetypeHypotheserUgyessegi+0xe4>)
 800d38a:	681b      	ldr	r3, [r3, #0]
 800d38c:	2180      	movs	r1, #128	; 0x80
 800d38e:	4618      	mov	r0, r3
 800d390:	f7fa fa66 	bl	8007860 <xEventGroupSetBits>
	}
	if( (Num3Lines > LineNumArraySize*0.85) )
 800d394:	4b16      	ldr	r3, [pc, #88]	; (800d3f0 <LinetypeHypotheserUgyessegi+0xf0>)
 800d396:	681b      	ldr	r3, [r3, #0]
 800d398:	4618      	mov	r0, r3
 800d39a:	f7f3 f88b 	bl	80004b4 <__aeabi_i2d>
 800d39e:	a30c      	add	r3, pc, #48	; (adr r3, 800d3d0 <LinetypeHypotheserUgyessegi+0xd0>)
 800d3a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3a4:	f7f3 fb7c 	bl	8000aa0 <__aeabi_dcmpgt>
 800d3a8:	4603      	mov	r3, r0
 800d3aa:	2b00      	cmp	r3, #0
 800d3ac:	d100      	bne.n	800d3b0 <LinetypeHypotheserUgyessegi+0xb0>
	{
		xEventGroupSetBits(Eventgroup_Triggers , BIT_DRONE );
	}
}
 800d3ae:	e005      	b.n	800d3bc <LinetypeHypotheserUgyessegi+0xbc>
		xEventGroupSetBits(Eventgroup_Triggers , BIT_DRONE );
 800d3b0:	4b0c      	ldr	r3, [pc, #48]	; (800d3e4 <LinetypeHypotheserUgyessegi+0xe4>)
 800d3b2:	681b      	ldr	r3, [r3, #0]
 800d3b4:	2102      	movs	r1, #2
 800d3b6:	4618      	mov	r0, r3
 800d3b8:	f7fa fa52 	bl	8007860 <xEventGroupSetBits>
}
 800d3bc:	bf00      	nop
 800d3be:	bd80      	pop	{r7, pc}
 800d3c0:	cccccccc 	.word	0xcccccccc
 800d3c4:	4010cccc 	.word	0x4010cccc
 800d3c8:	33333334 	.word	0x33333334
 800d3cc:	40033333 	.word	0x40033333
 800d3d0:	66666666 	.word	0x66666666
 800d3d4:	40246666 	.word	0x40246666
 800d3d8:	20018914 	.word	0x20018914
 800d3dc:	20018918 	.word	0x20018918
 800d3e0:	2001890c 	.word	0x2001890c
 800d3e4:	20019910 	.word	0x20019910
 800d3e8:	2001891c 	.word	0x2001891c
 800d3ec:	40180000 	.word	0x40180000
 800d3f0:	20018920 	.word	0x20018920

0800d3f4 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback( TIM_HandleTypeDef *htim )
{
 800d3f4:	b580      	push	{r7, lr}
 800d3f6:	b082      	sub	sp, #8
 800d3f8:	af00      	add	r7, sp, #0
 800d3fa:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM7)
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	681b      	ldr	r3, [r3, #0]
 800d400:	4a06      	ldr	r2, [pc, #24]	; (800d41c <HAL_TIM_PeriodElapsedCallback+0x28>)
 800d402:	4293      	cmp	r3, r2
 800d404:	d006      	beq.n	800d414 <HAL_TIM_PeriodElapsedCallback+0x20>
	{

	}
	else if (htim->Instance == TIM14)
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	681b      	ldr	r3, [r3, #0]
 800d40a:	4a05      	ldr	r2, [pc, #20]	; (800d420 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 800d40c:	4293      	cmp	r3, r2
 800d40e:	d101      	bne.n	800d414 <HAL_TIM_PeriodElapsedCallback+0x20>
	{
		HAL_IncTick();
 800d410:	f7f3 fd72 	bl	8000ef8 <HAL_IncTick>
	else if(htim->Instance == TIM6)
	{

	}

}
 800d414:	bf00      	nop
 800d416:	3708      	adds	r7, #8
 800d418:	46bd      	mov	sp, r7
 800d41a:	bd80      	pop	{r7, pc}
 800d41c:	40001400 	.word	0x40001400
 800d420:	40002000 	.word	0x40002000

0800d424 <main>:
/* USER CODE BEGIN 0 */

/* USER CODE END 0 */

int main(void)
{
 800d424:	b5b0      	push	{r4, r5, r7, lr}
 800d426:	b0e4      	sub	sp, #400	; 0x190
 800d428:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	InitRegisters();
 800d42a:	f001 facb 	bl	800e9c4 <InitRegisters>
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800d42e:	f7f3 fd41 	bl	8000eb4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800d432:	f000 fa59 	bl	800d8e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800d436:	f001 f853 	bl	800e4e0 <MX_GPIO_Init>
  MX_DMA_Init();
 800d43a:	f000 ffc3 	bl	800e3c4 <MX_DMA_Init>
  MX_ADC1_Init();
 800d43e:	f000 fad7 	bl	800d9f0 <MX_ADC1_Init>
  MX_ADC2_Init();
 800d442:	f000 fb4b 	bl	800dadc <MX_ADC2_Init>
  MX_ADC3_Init();
 800d446:	f000 fbff 	bl	800dc48 <MX_ADC3_Init>
  MX_SPI2_Init();
 800d44a:	f000 fc83 	bl	800dd54 <MX_SPI2_Init>
  MX_SPI3_Init();
 800d44e:	f000 fcb7 	bl	800ddc0 <MX_SPI3_Init>
  MX_TIM1_Init();
 800d452:	f000 fcf1 	bl	800de38 <MX_TIM1_Init>
  MX_TIM2_Init();
 800d456:	f000 fd95 	bl	800df84 <MX_TIM2_Init>
  MX_TIM3_Init();
 800d45a:	f000 fde1 	bl	800e020 <MX_TIM3_Init>
  MX_TIM10_Init();
 800d45e:	f000 fe9b 	bl	800e198 <MX_TIM10_Init>
  MX_TIM12_Init();
 800d462:	f000 febd 	bl	800e1e0 <MX_TIM12_Init>
  MX_UART4_Init();
 800d466:	f000 ff23 	bl	800e2b0 <MX_UART4_Init>
  MX_USART1_UART_Init();
 800d46a:	f000 ff4f 	bl	800e30c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800d46e:	f000 ff7b 	bl	800e368 <MX_USART2_UART_Init>
  MX_TIM7_Init();
 800d472:	f000 fe5b 	bl	800e12c <MX_TIM7_Init>
  MX_I2C1_Init();
 800d476:	f000 fc39 	bl	800dcec <MX_I2C1_Init>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800d47a:	4bb5      	ldr	r3, [pc, #724]	; (800d750 <main+0x32c>)
 800d47c:	f507 74be 	add.w	r4, r7, #380	; 0x17c
 800d480:	461d      	mov	r5, r3
 800d482:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d484:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d486:	682b      	ldr	r3, [r5, #0]
 800d488:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800d48a:	f507 73be 	add.w	r3, r7, #380	; 0x17c
 800d48e:	2100      	movs	r1, #0
 800d490:	4618      	mov	r0, r3
 800d492:	f7fa f84e 	bl	8007532 <osThreadCreate>
 800d496:	4602      	mov	r2, r0
 800d498:	4bae      	ldr	r3, [pc, #696]	; (800d754 <main+0x330>)
 800d49a:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  osThreadDef(BTCom, BTCommunicationTask, osPriorityBelowNormal, 0, 512);
 800d49c:	4bae      	ldr	r3, [pc, #696]	; (800d758 <main+0x334>)
 800d49e:	f507 74b4 	add.w	r4, r7, #360	; 0x168
 800d4a2:	461d      	mov	r5, r3
 800d4a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d4a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d4a8:	682b      	ldr	r3, [r5, #0]
 800d4aa:	6023      	str	r3, [r4, #0]
  SendBTTaskHandle = osThreadCreate(osThread(BTCom), NULL);
 800d4ac:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 800d4b0:	2100      	movs	r1, #0
 800d4b2:	4618      	mov	r0, r3
 800d4b4:	f7fa f83d 	bl	8007532 <osThreadCreate>
 800d4b8:	4602      	mov	r2, r0
 800d4ba:	4ba8      	ldr	r3, [pc, #672]	; (800d75c <main+0x338>)
 800d4bc:	601a      	str	r2, [r3, #0]

  osThreadDef(Init, InitTask, osPriorityNormal, 0, 128);
 800d4be:	4ba8      	ldr	r3, [pc, #672]	; (800d760 <main+0x33c>)
 800d4c0:	f507 74aa 	add.w	r4, r7, #340	; 0x154
 800d4c4:	461d      	mov	r5, r3
 800d4c6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d4c8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d4ca:	682b      	ldr	r3, [r5, #0]
 800d4cc:	6023      	str	r3, [r4, #0]
  InitTaskHandle = osThreadCreate(osThread(Init), NULL);
 800d4ce:	f507 73aa 	add.w	r3, r7, #340	; 0x154
 800d4d2:	2100      	movs	r1, #0
 800d4d4:	4618      	mov	r0, r3
 800d4d6:	f7fa f82c 	bl	8007532 <osThreadCreate>
 800d4da:	4602      	mov	r2, r0
 800d4dc:	4ba1      	ldr	r3, [pc, #644]	; (800d764 <main+0x340>)
 800d4de:	601a      	str	r2, [r3, #0]

  osThreadDef(LineDataTask, LineGetData, osPriorityHigh, 0, 512);
 800d4e0:	4ba1      	ldr	r3, [pc, #644]	; (800d768 <main+0x344>)
 800d4e2:	f507 74a0 	add.w	r4, r7, #320	; 0x140
 800d4e6:	461d      	mov	r5, r3
 800d4e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d4ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d4ec:	682b      	ldr	r3, [r5, #0]
 800d4ee:	6023      	str	r3, [r4, #0]
  LineDataTaskHandle = osThreadCreate(osThread(LineDataTask), NULL);
 800d4f0:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800d4f4:	2100      	movs	r1, #0
 800d4f6:	4618      	mov	r0, r3
 800d4f8:	f7fa f81b 	bl	8007532 <osThreadCreate>
 800d4fc:	4602      	mov	r2, r0
 800d4fe:	4b9b      	ldr	r3, [pc, #620]	; (800d76c <main+0x348>)
 800d500:	601a      	str	r2, [r3, #0]

  osThreadDef(ControllerTask, PIDController, osPriorityNormal, 0, 512);
 800d502:	4b9b      	ldr	r3, [pc, #620]	; (800d770 <main+0x34c>)
 800d504:	f507 7496 	add.w	r4, r7, #300	; 0x12c
 800d508:	461d      	mov	r5, r3
 800d50a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d50c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d50e:	682b      	ldr	r3, [r5, #0]
 800d510:	6023      	str	r3, [r4, #0]
  ControllerTaskHandle = osThreadCreate(osThread(ControllerTask), NULL);
 800d512:	f507 7396 	add.w	r3, r7, #300	; 0x12c
 800d516:	2100      	movs	r1, #0
 800d518:	4618      	mov	r0, r3
 800d51a:	f7fa f80a 	bl	8007532 <osThreadCreate>
 800d51e:	4602      	mov	r2, r0
 800d520:	4b94      	ldr	r3, [pc, #592]	; (800d774 <main+0x350>)
 800d522:	601a      	str	r2, [r3, #0]

  osThreadDef(DetectTask, DetectTask, osPriorityNormal, 0, 512);
 800d524:	4b94      	ldr	r3, [pc, #592]	; (800d778 <main+0x354>)
 800d526:	f507 748c 	add.w	r4, r7, #280	; 0x118
 800d52a:	461d      	mov	r5, r3
 800d52c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d52e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d530:	682b      	ldr	r3, [r5, #0]
 800d532:	6023      	str	r3, [r4, #0]
  DetectTaskHandle = osThreadCreate(osThread(DetectTask), NULL);
 800d534:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800d538:	2100      	movs	r1, #0
 800d53a:	4618      	mov	r0, r3
 800d53c:	f7f9 fff9 	bl	8007532 <osThreadCreate>
 800d540:	4602      	mov	r2, r0
 800d542:	4b8e      	ldr	r3, [pc, #568]	; (800d77c <main+0x358>)
 800d544:	601a      	str	r2, [r3, #0]

  osThreadDef(RemotecontrolTask, RemoteControllerTask, osPriorityLow, 0, 128);
 800d546:	4b8e      	ldr	r3, [pc, #568]	; (800d780 <main+0x35c>)
 800d548:	f507 7482 	add.w	r4, r7, #260	; 0x104
 800d54c:	461d      	mov	r5, r3
 800d54e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d550:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d552:	682b      	ldr	r3, [r5, #0]
 800d554:	6023      	str	r3, [r4, #0]
  RemotecontrolTaskHandle = osThreadCreate(osThread(RemotecontrolTask), NULL);
 800d556:	f507 7382 	add.w	r3, r7, #260	; 0x104
 800d55a:	2100      	movs	r1, #0
 800d55c:	4618      	mov	r0, r3
 800d55e:	f7f9 ffe8 	bl	8007532 <osThreadCreate>
 800d562:	4602      	mov	r2, r0
 800d564:	4b87      	ldr	r3, [pc, #540]	; (800d784 <main+0x360>)
 800d566:	601a      	str	r2, [r3, #0]

  osThreadDef(CheckBatteriesTask, CheckBatteriesTask, osPriorityLow, 0, 128);
 800d568:	4b87      	ldr	r3, [pc, #540]	; (800d788 <main+0x364>)
 800d56a:	f107 04f0 	add.w	r4, r7, #240	; 0xf0
 800d56e:	461d      	mov	r5, r3
 800d570:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d572:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d574:	682b      	ldr	r3, [r5, #0]
 800d576:	6023      	str	r3, [r4, #0]
  CheckBatteriesTaskHandle = osThreadCreate(osThread(CheckBatteriesTask), NULL);
 800d578:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800d57c:	2100      	movs	r1, #0
 800d57e:	4618      	mov	r0, r3
 800d580:	f7f9 ffd7 	bl	8007532 <osThreadCreate>
 800d584:	4602      	mov	r2, r0
 800d586:	4b81      	ldr	r3, [pc, #516]	; (800d78c <main+0x368>)
 800d588:	601a      	str	r2, [r3, #0]

  osThreadDef(ReadDistanceSensorsTask, ReadDistanceSensorsTask, osPriorityBelowNormal, 0, 512);
 800d58a:	4b81      	ldr	r3, [pc, #516]	; (800d790 <main+0x36c>)
 800d58c:	f107 04dc 	add.w	r4, r7, #220	; 0xdc
 800d590:	461d      	mov	r5, r3
 800d592:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d594:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d596:	682b      	ldr	r3, [r5, #0]
 800d598:	6023      	str	r3, [r4, #0]
  ReadDistanceSensorsTaskHandle = osThreadCreate(osThread(ReadDistanceSensorsTask), NULL);
 800d59a:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800d59e:	2100      	movs	r1, #0
 800d5a0:	4618      	mov	r0, r3
 800d5a2:	f7f9 ffc6 	bl	8007532 <osThreadCreate>
 800d5a6:	4602      	mov	r2, r0
 800d5a8:	4b7a      	ldr	r3, [pc, #488]	; (800d794 <main+0x370>)
 800d5aa:	601a      	str	r2, [r3, #0]

  osThreadDef(ReadMotorCurrentTask, ReadMotorCurrentTask, osPriorityLow, 0, 128);
 800d5ac:	4b7a      	ldr	r3, [pc, #488]	; (800d798 <main+0x374>)
 800d5ae:	f107 04c8 	add.w	r4, r7, #200	; 0xc8
 800d5b2:	461d      	mov	r5, r3
 800d5b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d5b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d5b8:	682b      	ldr	r3, [r5, #0]
 800d5ba:	6023      	str	r3, [r4, #0]
  ReadMotorCurrentTaskHandle = osThreadCreate(osThread(ReadMotorCurrentTask), NULL);
 800d5bc:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800d5c0:	2100      	movs	r1, #0
 800d5c2:	4618      	mov	r0, r3
 800d5c4:	f7f9 ffb5 	bl	8007532 <osThreadCreate>
 800d5c8:	4602      	mov	r2, r0
 800d5ca:	4b74      	ldr	r3, [pc, #464]	; (800d79c <main+0x378>)
 800d5cc:	601a      	str	r2, [r3, #0]

  osThreadDef(InfraReceiveTask, InfraReceiveTask, osPriorityBelowNormal, 0, 256);
 800d5ce:	4b74      	ldr	r3, [pc, #464]	; (800d7a0 <main+0x37c>)
 800d5d0:	f107 04b4 	add.w	r4, r7, #180	; 0xb4
 800d5d4:	461d      	mov	r5, r3
 800d5d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d5d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d5da:	682b      	ldr	r3, [r5, #0]
 800d5dc:	6023      	str	r3, [r4, #0]
  InfraReceiveTaskHandle = osThreadCreate(osThread(InfraReceiveTask), NULL);
 800d5de:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800d5e2:	2100      	movs	r1, #0
 800d5e4:	4618      	mov	r0, r3
 800d5e6:	f7f9 ffa4 	bl	8007532 <osThreadCreate>
 800d5ea:	4602      	mov	r2, r0
 800d5ec:	4b6d      	ldr	r3, [pc, #436]	; (800d7a4 <main+0x380>)
 800d5ee:	601a      	str	r2, [r3, #0]

  //osThreadDef(ReadMEMSTask, ReadMEMSTask, osPriorityNormal, 0, 512);
  //ReadMEMSTaskHandle = osThreadCreate(osThread(ReadMEMSTask), NULL);

  osThreadDef(StateMachineTask, StateMachineTask, osPriorityNormal, 0, 512);
 800d5f0:	4b6d      	ldr	r3, [pc, #436]	; (800d7a8 <main+0x384>)
 800d5f2:	f107 04a0 	add.w	r4, r7, #160	; 0xa0
 800d5f6:	461d      	mov	r5, r3
 800d5f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d5fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d5fc:	682b      	ldr	r3, [r5, #0]
 800d5fe:	6023      	str	r3, [r4, #0]
  StateMachineTaskHandle = osThreadCreate(osThread(StateMachineTask), NULL);
 800d600:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800d604:	2100      	movs	r1, #0
 800d606:	4618      	mov	r0, r3
 800d608:	f7f9 ff93 	bl	8007532 <osThreadCreate>
 800d60c:	4602      	mov	r2, r0
 800d60e:	4b67      	ldr	r3, [pc, #412]	; (800d7ac <main+0x388>)
 800d610:	601a      	str	r2, [r3, #0]

  osThreadDef(SpeedControllerTask, SpeedControllerTask, osPriorityAboveNormal, 0, 512);
 800d612:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800d616:	4a66      	ldr	r2, [pc, #408]	; (800d7b0 <main+0x38c>)
 800d618:	461c      	mov	r4, r3
 800d61a:	4615      	mov	r5, r2
 800d61c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d61e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d620:	682b      	ldr	r3, [r5, #0]
 800d622:	6023      	str	r3, [r4, #0]
  SpeedControllerTaskHandle = osThreadCreate(osThread(SpeedControllerTask), NULL);
 800d624:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800d628:	2100      	movs	r1, #0
 800d62a:	4618      	mov	r0, r3
 800d62c:	f7f9 ff81 	bl	8007532 <osThreadCreate>
 800d630:	4602      	mov	r2, r0
 800d632:	4b60      	ldr	r3, [pc, #384]	; (800d7b4 <main+0x390>)
 800d634:	601a      	str	r2, [r3, #0]

  osThreadDef(UthosszTask, UthosszTask, osPriorityNormal, 0, 256);
 800d636:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800d63a:	4a5f      	ldr	r2, [pc, #380]	; (800d7b8 <main+0x394>)
 800d63c:	461c      	mov	r4, r3
 800d63e:	4615      	mov	r5, r2
 800d640:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d642:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d644:	682b      	ldr	r3, [r5, #0]
 800d646:	6023      	str	r3, [r4, #0]
  UthosszTaskHandle = osThreadCreate(osThread(UthosszTask), NULL);
 800d648:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800d64c:	2100      	movs	r1, #0
 800d64e:	4618      	mov	r0, r3
 800d650:	f7f9 ff6f 	bl	8007532 <osThreadCreate>
 800d654:	4602      	mov	r2, r0
 800d656:	4b59      	ldr	r3, [pc, #356]	; (800d7bc <main+0x398>)
 800d658:	601a      	str	r2, [r3, #0]

  osThreadDef(SteeringStateSpaceController, SteeringStateSpaceController, osPriorityHigh, 0, 256);
 800d65a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800d65e:	4a58      	ldr	r2, [pc, #352]	; (800d7c0 <main+0x39c>)
 800d660:	461c      	mov	r4, r3
 800d662:	4615      	mov	r5, r2
 800d664:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d666:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d668:	682b      	ldr	r3, [r5, #0]
 800d66a:	6023      	str	r3, [r4, #0]
  SteeringStateSpaceControllerHandle = osThreadCreate(osThread(SteeringStateSpaceController), NULL);
 800d66c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800d670:	2100      	movs	r1, #0
 800d672:	4618      	mov	r0, r3
 800d674:	f7f9 ff5d 	bl	8007532 <osThreadCreate>
 800d678:	4602      	mov	r2, r0
 800d67a:	4b52      	ldr	r3, [pc, #328]	; (800d7c4 <main+0x3a0>)
 800d67c:	601a      	str	r2, [r3, #0]

  osThreadDef(ServoSetterTask, ServoSetterTask, osPriorityHigh, 0, 128);
 800d67e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800d682:	4a51      	ldr	r2, [pc, #324]	; (800d7c8 <main+0x3a4>)
 800d684:	461c      	mov	r4, r3
 800d686:	4615      	mov	r5, r2
 800d688:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d68a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d68c:	682b      	ldr	r3, [r5, #0]
 800d68e:	6023      	str	r3, [r4, #0]
  ServoSetterTaskHandle = osThreadCreate(osThread(ServoSetterTask), NULL);
 800d690:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800d694:	2100      	movs	r1, #0
 800d696:	4618      	mov	r0, r3
 800d698:	f7f9 ff4b 	bl	8007532 <osThreadCreate>
 800d69c:	4602      	mov	r2, r0
 800d69e:	4b4b      	ldr	r3, [pc, #300]	; (800d7cc <main+0x3a8>)
 800d6a0:	601a      	str	r2, [r3, #0]

  osThreadDef(LineDetectorTask, LineDetectorTask, osPriorityAboveNormal, 0, 128);
 800d6a2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800d6a6:	4a4a      	ldr	r2, [pc, #296]	; (800d7d0 <main+0x3ac>)
 800d6a8:	461c      	mov	r4, r3
 800d6aa:	4615      	mov	r5, r2
 800d6ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d6ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d6b0:	682b      	ldr	r3, [r5, #0]
 800d6b2:	6023      	str	r3, [r4, #0]
  LineDetectorTaskHandle = osThreadCreate(osThread(LineDetectorTask), NULL);
 800d6b4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800d6b8:	2100      	movs	r1, #0
 800d6ba:	4618      	mov	r0, r3
 800d6bc:	f7f9 ff39 	bl	8007532 <osThreadCreate>
 800d6c0:	4602      	mov	r2, r0
 800d6c2:	4b44      	ldr	r3, [pc, #272]	; (800d7d4 <main+0x3b0>)
 800d6c4:	601a      	str	r2, [r3, #0]

  osThreadDef(RollAngleControllerTask, RollAngleControllerTask, osPriorityAboveNormal, 0, 128);
 800d6c6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800d6ca:	4a43      	ldr	r2, [pc, #268]	; (800d7d8 <main+0x3b4>)
 800d6cc:	461c      	mov	r4, r3
 800d6ce:	4615      	mov	r5, r2
 800d6d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d6d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d6d4:	682b      	ldr	r3, [r5, #0]
 800d6d6:	6023      	str	r3, [r4, #0]
  RollAngleControllerTaskHandle = osThreadCreate(osThread(RollAngleControllerTask), NULL);
 800d6d8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800d6dc:	2100      	movs	r1, #0
 800d6de:	4618      	mov	r0, r3
 800d6e0:	f7f9 ff27 	bl	8007532 <osThreadCreate>
 800d6e4:	4602      	mov	r2, r0
 800d6e6:	4b3d      	ldr	r3, [pc, #244]	; (800d7dc <main+0x3b8>)
 800d6e8:	601a      	str	r2, [r3, #0]

  osThreadDef(CarTrackerTask, CarTrackerTask, osPriorityAboveNormal, 0, 128);
 800d6ea:	f107 0314 	add.w	r3, r7, #20
 800d6ee:	4a3c      	ldr	r2, [pc, #240]	; (800d7e0 <main+0x3bc>)
 800d6f0:	461c      	mov	r4, r3
 800d6f2:	4615      	mov	r5, r2
 800d6f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d6f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d6f8:	682b      	ldr	r3, [r5, #0]
 800d6fa:	6023      	str	r3, [r4, #0]
  CarTrackerTaskHandle = osThreadCreate(osThread(CarTrackerTask), NULL);
 800d6fc:	f107 0314 	add.w	r3, r7, #20
 800d700:	2100      	movs	r1, #0
 800d702:	4618      	mov	r0, r3
 800d704:	f7f9 ff15 	bl	8007532 <osThreadCreate>
 800d708:	4602      	mov	r2, r0
 800d70a:	4b36      	ldr	r3, [pc, #216]	; (800d7e4 <main+0x3c0>)
 800d70c:	601a      	str	r2, [r3, #0]

  osThreadDef(HMITask, HMITask, osPriorityAboveNormal, 0, 128);
 800d70e:	463b      	mov	r3, r7
 800d710:	4a35      	ldr	r2, [pc, #212]	; (800d7e8 <main+0x3c4>)
 800d712:	461c      	mov	r4, r3
 800d714:	4615      	mov	r5, r2
 800d716:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d718:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d71a:	682b      	ldr	r3, [r5, #0]
 800d71c:	6023      	str	r3, [r4, #0]
  HMITaskHandle = osThreadCreate(osThread(HMITask), NULL);
 800d71e:	463b      	mov	r3, r7
 800d720:	2100      	movs	r1, #0
 800d722:	4618      	mov	r0, r3
 800d724:	f7f9 ff05 	bl	8007532 <osThreadCreate>
 800d728:	4602      	mov	r2, r0
 800d72a:	4b30      	ldr	r3, [pc, #192]	; (800d7ec <main+0x3c8>)
 800d72c:	601a      	str	r2, [r3, #0]


  osThreadSuspend(ServoSetterTaskHandle);
 800d72e:	4b27      	ldr	r3, [pc, #156]	; (800d7cc <main+0x3a8>)
 800d730:	681b      	ldr	r3, [r3, #0]
 800d732:	4618      	mov	r0, r3
 800d734:	f7f9 ff4f 	bl	80075d6 <osThreadSuspend>
  osThreadSuspend(LineDataTaskHandle );
 800d738:	4b0c      	ldr	r3, [pc, #48]	; (800d76c <main+0x348>)
 800d73a:	681b      	ldr	r3, [r3, #0]
 800d73c:	4618      	mov	r0, r3
 800d73e:	f7f9 ff4a 	bl	80075d6 <osThreadSuspend>
  osThreadSuspend(SendBTTaskHandle);
 800d742:	4b06      	ldr	r3, [pc, #24]	; (800d75c <main+0x338>)
 800d744:	681b      	ldr	r3, [r3, #0]
 800d746:	4618      	mov	r0, r3
 800d748:	f7f9 ff45 	bl	80075d6 <osThreadSuspend>
 800d74c:	e050      	b.n	800d7f0 <main+0x3cc>
 800d74e:	bf00      	nop
 800d750:	08011214 	.word	0x08011214
 800d754:	200196a0 	.word	0x200196a0
 800d758:	08011230 	.word	0x08011230
 800d75c:	200197b4 	.word	0x200197b4
 800d760:	0801124c 	.word	0x0801124c
 800d764:	2001990c 	.word	0x2001990c
 800d768:	08011270 	.word	0x08011270
 800d76c:	200196fc 	.word	0x200196fc
 800d770:	08011294 	.word	0x08011294
 800d774:	200197b8 	.word	0x200197b8
 800d778:	080112b4 	.word	0x080112b4
 800d77c:	20019abc 	.word	0x20019abc
 800d780:	080112dc 	.word	0x080112dc
 800d784:	20019d18 	.word	0x20019d18
 800d788:	08011304 	.word	0x08011304
 800d78c:	20019f98 	.word	0x20019f98
 800d790:	08011330 	.word	0x08011330
 800d794:	20019bb8 	.word	0x20019bb8
 800d798:	0801135c 	.word	0x0801135c
 800d79c:	20019d7c 	.word	0x20019d7c
 800d7a0:	08011384 	.word	0x08011384
 800d7a4:	20019ef0 	.word	0x20019ef0
 800d7a8:	080113ac 	.word	0x080113ac
 800d7ac:	20019704 	.word	0x20019704
 800d7b0:	080113d4 	.word	0x080113d4
 800d7b4:	20019d80 	.word	0x20019d80
 800d7b8:	080113f4 	.word	0x080113f4
 800d7bc:	20019bb4 	.word	0x20019bb4
 800d7c0:	08011428 	.word	0x08011428
 800d7c4:	200197b0 	.word	0x200197b0
 800d7c8:	0801144c 	.word	0x0801144c
 800d7cc:	20019e48 	.word	0x20019e48
 800d7d0:	08011474 	.word	0x08011474
 800d7d4:	20019e40 	.word	0x20019e40
 800d7d8:	080114a0 	.word	0x080114a0
 800d7dc:	20019b6c 	.word	0x20019b6c
 800d7e0:	080114c4 	.word	0x080114c4
 800d7e4:	20019eec 	.word	0x20019eec
 800d7e8:	080114e0 	.word	0x080114e0
 800d7ec:	20019950 	.word	0x20019950
  osThreadSuspend(DetectTaskHandle);
 800d7f0:	4b2c      	ldr	r3, [pc, #176]	; (800d8a4 <main+0x480>)
 800d7f2:	681b      	ldr	r3, [r3, #0]
 800d7f4:	4618      	mov	r0, r3
 800d7f6:	f7f9 feee 	bl	80075d6 <osThreadSuspend>
  osThreadSuspend(defaultTaskHandle);
 800d7fa:	4b2b      	ldr	r3, [pc, #172]	; (800d8a8 <main+0x484>)
 800d7fc:	681b      	ldr	r3, [r3, #0]
 800d7fe:	4618      	mov	r0, r3
 800d800:	f7f9 fee9 	bl	80075d6 <osThreadSuspend>
  osThreadSuspend(RemotecontrolTaskHandle);
 800d804:	4b29      	ldr	r3, [pc, #164]	; (800d8ac <main+0x488>)
 800d806:	681b      	ldr	r3, [r3, #0]
 800d808:	4618      	mov	r0, r3
 800d80a:	f7f9 fee4 	bl	80075d6 <osThreadSuspend>
  osThreadSuspend(CheckBatteriesTaskHandle);
 800d80e:	4b28      	ldr	r3, [pc, #160]	; (800d8b0 <main+0x48c>)
 800d810:	681b      	ldr	r3, [r3, #0]
 800d812:	4618      	mov	r0, r3
 800d814:	f7f9 fedf 	bl	80075d6 <osThreadSuspend>
  osThreadSuspend(ReadDistanceSensorsTaskHandle);
 800d818:	4b26      	ldr	r3, [pc, #152]	; (800d8b4 <main+0x490>)
 800d81a:	681b      	ldr	r3, [r3, #0]
 800d81c:	4618      	mov	r0, r3
 800d81e:	f7f9 feda 	bl	80075d6 <osThreadSuspend>
  osThreadSuspend(ReadMotorCurrentTaskHandle);
 800d822:	4b25      	ldr	r3, [pc, #148]	; (800d8b8 <main+0x494>)
 800d824:	681b      	ldr	r3, [r3, #0]
 800d826:	4618      	mov	r0, r3
 800d828:	f7f9 fed5 	bl	80075d6 <osThreadSuspend>
  osThreadSuspend(InfraReceiveTaskHandle);
 800d82c:	4b23      	ldr	r3, [pc, #140]	; (800d8bc <main+0x498>)
 800d82e:	681b      	ldr	r3, [r3, #0]
 800d830:	4618      	mov	r0, r3
 800d832:	f7f9 fed0 	bl	80075d6 <osThreadSuspend>
  osThreadSuspend(ReadMEMSTaskHandle);
 800d836:	4b22      	ldr	r3, [pc, #136]	; (800d8c0 <main+0x49c>)
 800d838:	681b      	ldr	r3, [r3, #0]
 800d83a:	4618      	mov	r0, r3
 800d83c:	f7f9 fecb 	bl	80075d6 <osThreadSuspend>
  osThreadSuspend(StateMachineTaskHandle);
 800d840:	4b20      	ldr	r3, [pc, #128]	; (800d8c4 <main+0x4a0>)
 800d842:	681b      	ldr	r3, [r3, #0]
 800d844:	4618      	mov	r0, r3
 800d846:	f7f9 fec6 	bl	80075d6 <osThreadSuspend>
  osThreadSuspend(SpeedControllerTaskHandle);
 800d84a:	4b1f      	ldr	r3, [pc, #124]	; (800d8c8 <main+0x4a4>)
 800d84c:	681b      	ldr	r3, [r3, #0]
 800d84e:	4618      	mov	r0, r3
 800d850:	f7f9 fec1 	bl	80075d6 <osThreadSuspend>
  osThreadSuspend(UthosszTaskHandle);
 800d854:	4b1d      	ldr	r3, [pc, #116]	; (800d8cc <main+0x4a8>)
 800d856:	681b      	ldr	r3, [r3, #0]
 800d858:	4618      	mov	r0, r3
 800d85a:	f7f9 febc 	bl	80075d6 <osThreadSuspend>
  osThreadSuspend(SteeringStateSpaceControllerHandle);
 800d85e:	4b1c      	ldr	r3, [pc, #112]	; (800d8d0 <main+0x4ac>)
 800d860:	681b      	ldr	r3, [r3, #0]
 800d862:	4618      	mov	r0, r3
 800d864:	f7f9 feb7 	bl	80075d6 <osThreadSuspend>
  osThreadSuspend(ControllerTaskHandle);
 800d868:	4b1a      	ldr	r3, [pc, #104]	; (800d8d4 <main+0x4b0>)
 800d86a:	681b      	ldr	r3, [r3, #0]
 800d86c:	4618      	mov	r0, r3
 800d86e:	f7f9 feb2 	bl	80075d6 <osThreadSuspend>
  osThreadSuspend(LineDetectorTaskHandle);
 800d872:	4b19      	ldr	r3, [pc, #100]	; (800d8d8 <main+0x4b4>)
 800d874:	681b      	ldr	r3, [r3, #0]
 800d876:	4618      	mov	r0, r3
 800d878:	f7f9 fead 	bl	80075d6 <osThreadSuspend>
  osThreadSuspend(RollAngleControllerTaskHandle);
 800d87c:	4b17      	ldr	r3, [pc, #92]	; (800d8dc <main+0x4b8>)
 800d87e:	681b      	ldr	r3, [r3, #0]
 800d880:	4618      	mov	r0, r3
 800d882:	f7f9 fea8 	bl	80075d6 <osThreadSuspend>
  osThreadSuspend(CarTrackerTaskHandle);
 800d886:	4b16      	ldr	r3, [pc, #88]	; (800d8e0 <main+0x4bc>)
 800d888:	681b      	ldr	r3, [r3, #0]
 800d88a:	4618      	mov	r0, r3
 800d88c:	f7f9 fea3 	bl	80075d6 <osThreadSuspend>
  osThreadSuspend(HMITaskHandle);
 800d890:	4b14      	ldr	r3, [pc, #80]	; (800d8e4 <main+0x4c0>)
 800d892:	681b      	ldr	r3, [r3, #0]
 800d894:	4618      	mov	r0, r3
 800d896:	f7f9 fe9e 	bl	80075d6 <osThreadSuspend>

  InitTimers();
 800d89a:	f000 ff0d 	bl	800e6b8 <InitTimers>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */
 

  /* Start scheduler */
  osKernelStart();
 800d89e:	f7f9 fe41 	bl	8007524 <osKernelStart>
  
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800d8a2:	e7fe      	b.n	800d8a2 <main+0x47e>
 800d8a4:	20019abc 	.word	0x20019abc
 800d8a8:	200196a0 	.word	0x200196a0
 800d8ac:	20019d18 	.word	0x20019d18
 800d8b0:	20019f98 	.word	0x20019f98
 800d8b4:	20019bb8 	.word	0x20019bb8
 800d8b8:	20019d7c 	.word	0x20019d7c
 800d8bc:	20019ef0 	.word	0x20019ef0
 800d8c0:	20019f34 	.word	0x20019f34
 800d8c4:	20019704 	.word	0x20019704
 800d8c8:	20019d80 	.word	0x20019d80
 800d8cc:	20019bb4 	.word	0x20019bb4
 800d8d0:	200197b0 	.word	0x200197b0
 800d8d4:	200197b8 	.word	0x200197b8
 800d8d8:	20019e40 	.word	0x20019e40
 800d8dc:	20019b6c 	.word	0x20019b6c
 800d8e0:	20019eec 	.word	0x20019eec
 800d8e4:	20019950 	.word	0x20019950

0800d8e8 <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 800d8e8:	b580      	push	{r7, lr}
 800d8ea:	b094      	sub	sp, #80	; 0x50
 800d8ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 800d8ee:	2300      	movs	r3, #0
 800d8f0:	607b      	str	r3, [r7, #4]
 800d8f2:	4a3b      	ldr	r2, [pc, #236]	; (800d9e0 <SystemClock_Config+0xf8>)
 800d8f4:	4b3a      	ldr	r3, [pc, #232]	; (800d9e0 <SystemClock_Config+0xf8>)
 800d8f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d8f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d8fc:	6413      	str	r3, [r2, #64]	; 0x40
 800d8fe:	4b38      	ldr	r3, [pc, #224]	; (800d9e0 <SystemClock_Config+0xf8>)
 800d900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d902:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d906:	607b      	str	r3, [r7, #4]
 800d908:	687b      	ldr	r3, [r7, #4]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800d90a:	2300      	movs	r3, #0
 800d90c:	603b      	str	r3, [r7, #0]
 800d90e:	4a35      	ldr	r2, [pc, #212]	; (800d9e4 <SystemClock_Config+0xfc>)
 800d910:	4b34      	ldr	r3, [pc, #208]	; (800d9e4 <SystemClock_Config+0xfc>)
 800d912:	681b      	ldr	r3, [r3, #0]
 800d914:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800d918:	6013      	str	r3, [r2, #0]
 800d91a:	4b32      	ldr	r3, [pc, #200]	; (800d9e4 <SystemClock_Config+0xfc>)
 800d91c:	681b      	ldr	r3, [r3, #0]
 800d91e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800d922:	603b      	str	r3, [r7, #0]
 800d924:	683b      	ldr	r3, [r7, #0]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800d926:	2302      	movs	r3, #2
 800d928:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800d92a:	2301      	movs	r3, #1
 800d92c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = 16;
 800d92e:	2310      	movs	r3, #16
 800d930:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800d932:	2302      	movs	r3, #2
 800d934:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800d936:	2300      	movs	r3, #0
 800d938:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 800d93a:	2310      	movs	r3, #16
 800d93c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 360;
 800d93e:	f44f 73b4 	mov.w	r3, #360	; 0x168
 800d942:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800d944:	2302      	movs	r3, #2
 800d946:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800d948:	2302      	movs	r3, #2
 800d94a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800d94c:	2302      	movs	r3, #2
 800d94e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800d950:	f107 031c 	add.w	r3, r7, #28
 800d954:	4618      	mov	r0, r3
 800d956:	f7f6 fcff 	bl	8004358 <HAL_RCC_OscConfig>
 800d95a:	4603      	mov	r3, r0
 800d95c:	2b00      	cmp	r3, #0
 800d95e:	d004      	beq.n	800d96a <SystemClock_Config+0x82>
  {
    _Error_Handler(__FILE__, __LINE__);
 800d960:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800d964:	4820      	ldr	r0, [pc, #128]	; (800d9e8 <SystemClock_Config+0x100>)
 800d966:	f000 fffb 	bl	800e960 <_Error_Handler>
  }

    /**Activate the Over-Drive mode 
    */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800d96a:	f7f6 f9a7 	bl	8003cbc <HAL_PWREx_EnableOverDrive>
 800d96e:	4603      	mov	r3, r0
 800d970:	2b00      	cmp	r3, #0
 800d972:	d004      	beq.n	800d97e <SystemClock_Config+0x96>
  {
    _Error_Handler(__FILE__, __LINE__);
 800d974:	f240 1197 	movw	r1, #407	; 0x197
 800d978:	481b      	ldr	r0, [pc, #108]	; (800d9e8 <SystemClock_Config+0x100>)
 800d97a:	f000 fff1 	bl	800e960 <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800d97e:	230f      	movs	r3, #15
 800d980:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800d982:	2302      	movs	r3, #2
 800d984:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800d986:	2300      	movs	r3, #0
 800d988:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800d98a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800d98e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800d990:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800d994:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800d996:	f107 0308 	add.w	r3, r7, #8
 800d99a:	2105      	movs	r1, #5
 800d99c:	4618      	mov	r0, r3
 800d99e:	f7f6 f9dd 	bl	8003d5c <HAL_RCC_ClockConfig>
 800d9a2:	4603      	mov	r3, r0
 800d9a4:	2b00      	cmp	r3, #0
 800d9a6:	d004      	beq.n	800d9b2 <SystemClock_Config+0xca>
  {
    _Error_Handler(__FILE__, __LINE__);
 800d9a8:	f240 11a5 	movw	r1, #421	; 0x1a5
 800d9ac:	480e      	ldr	r0, [pc, #56]	; (800d9e8 <SystemClock_Config+0x100>)
 800d9ae:	f000 ffd7 	bl	800e960 <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800d9b2:	f7f6 fab5 	bl	8003f20 <HAL_RCC_GetHCLKFreq>
 800d9b6:	4602      	mov	r2, r0
 800d9b8:	4b0c      	ldr	r3, [pc, #48]	; (800d9ec <SystemClock_Config+0x104>)
 800d9ba:	fba3 2302 	umull	r2, r3, r3, r2
 800d9be:	099b      	lsrs	r3, r3, #6
 800d9c0:	4618      	mov	r0, r3
 800d9c2:	f7f4 f8e8 	bl	8001b96 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800d9c6:	2004      	movs	r0, #4
 800d9c8:	f7f4 f8f2 	bl	8001bb0 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 800d9cc:	2200      	movs	r2, #0
 800d9ce:	210f      	movs	r1, #15
 800d9d0:	f04f 30ff 	mov.w	r0, #4294967295
 800d9d4:	f7f4 f8b5 	bl	8001b42 <HAL_NVIC_SetPriority>
}
 800d9d8:	bf00      	nop
 800d9da:	3750      	adds	r7, #80	; 0x50
 800d9dc:	46bd      	mov	sp, r7
 800d9de:	bd80      	pop	{r7, pc}
 800d9e0:	40023800 	.word	0x40023800
 800d9e4:	40007000 	.word	0x40007000
 800d9e8:	080114f4 	.word	0x080114f4
 800d9ec:	10624dd3 	.word	0x10624dd3

0800d9f0 <MX_ADC1_Init>:

/* ADC1 init function */
static void MX_ADC1_Init(void)
{
 800d9f0:	b580      	push	{r7, lr}
 800d9f2:	b084      	sub	sp, #16
 800d9f4:	af00      	add	r7, sp, #0

  ADC_ChannelConfTypeDef sConfig;

    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
    */
  hadc1.Instance = ADC1;
 800d9f6:	4b34      	ldr	r3, [pc, #208]	; (800dac8 <MX_ADC1_Init+0xd8>)
 800d9f8:	4a34      	ldr	r2, [pc, #208]	; (800dacc <MX_ADC1_Init+0xdc>)
 800d9fa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 800d9fc:	4b32      	ldr	r3, [pc, #200]	; (800dac8 <MX_ADC1_Init+0xd8>)
 800d9fe:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800da02:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800da04:	4b30      	ldr	r3, [pc, #192]	; (800dac8 <MX_ADC1_Init+0xd8>)
 800da06:	2200      	movs	r2, #0
 800da08:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800da0a:	4b2f      	ldr	r3, [pc, #188]	; (800dac8 <MX_ADC1_Init+0xd8>)
 800da0c:	2201      	movs	r2, #1
 800da0e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800da10:	4b2d      	ldr	r3, [pc, #180]	; (800dac8 <MX_ADC1_Init+0xd8>)
 800da12:	2200      	movs	r2, #0
 800da14:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800da16:	4b2c      	ldr	r3, [pc, #176]	; (800dac8 <MX_ADC1_Init+0xd8>)
 800da18:	2200      	movs	r2, #0
 800da1a:	621a      	str	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800da1c:	4b2a      	ldr	r3, [pc, #168]	; (800dac8 <MX_ADC1_Init+0xd8>)
 800da1e:	2200      	movs	r2, #0
 800da20:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800da22:	4b29      	ldr	r3, [pc, #164]	; (800dac8 <MX_ADC1_Init+0xd8>)
 800da24:	4a2a      	ldr	r2, [pc, #168]	; (800dad0 <MX_ADC1_Init+0xe0>)
 800da26:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800da28:	4b27      	ldr	r3, [pc, #156]	; (800dac8 <MX_ADC1_Init+0xd8>)
 800da2a:	2200      	movs	r2, #0
 800da2c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 800da2e:	4b26      	ldr	r3, [pc, #152]	; (800dac8 <MX_ADC1_Init+0xd8>)
 800da30:	2203      	movs	r2, #3
 800da32:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800da34:	4b24      	ldr	r3, [pc, #144]	; (800dac8 <MX_ADC1_Init+0xd8>)
 800da36:	2201      	movs	r2, #1
 800da38:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800da3a:	4b23      	ldr	r3, [pc, #140]	; (800dac8 <MX_ADC1_Init+0xd8>)
 800da3c:	2201      	movs	r2, #1
 800da3e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800da40:	4821      	ldr	r0, [pc, #132]	; (800dac8 <MX_ADC1_Init+0xd8>)
 800da42:	f7f3 fa90 	bl	8000f66 <HAL_ADC_Init>
 800da46:	4603      	mov	r3, r0
 800da48:	2b00      	cmp	r3, #0
 800da4a:	d004      	beq.n	800da56 <MX_ADC1_Init+0x66>
  {
    _Error_Handler(__FILE__, __LINE__);
 800da4c:	f44f 71e5 	mov.w	r1, #458	; 0x1ca
 800da50:	4820      	ldr	r0, [pc, #128]	; (800dad4 <MX_ADC1_Init+0xe4>)
 800da52:	f000 ff85 	bl	800e960 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_8;
 800da56:	2308      	movs	r3, #8
 800da58:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800da5a:	2301      	movs	r3, #1
 800da5c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 800da5e:	2307      	movs	r3, #7
 800da60:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800da62:	463b      	mov	r3, r7
 800da64:	4619      	mov	r1, r3
 800da66:	4818      	ldr	r0, [pc, #96]	; (800dac8 <MX_ADC1_Init+0xd8>)
 800da68:	f7f3 fcf2 	bl	8001450 <HAL_ADC_ConfigChannel>
 800da6c:	4603      	mov	r3, r0
 800da6e:	2b00      	cmp	r3, #0
 800da70:	d004      	beq.n	800da7c <MX_ADC1_Init+0x8c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800da72:	f44f 71ea 	mov.w	r1, #468	; 0x1d4
 800da76:	4817      	ldr	r0, [pc, #92]	; (800dad4 <MX_ADC1_Init+0xe4>)
 800da78:	f000 ff72 	bl	800e960 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_10;
 800da7c:	230a      	movs	r3, #10
 800da7e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800da80:	2302      	movs	r3, #2
 800da82:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800da84:	463b      	mov	r3, r7
 800da86:	4619      	mov	r1, r3
 800da88:	480f      	ldr	r0, [pc, #60]	; (800dac8 <MX_ADC1_Init+0xd8>)
 800da8a:	f7f3 fce1 	bl	8001450 <HAL_ADC_ConfigChannel>
 800da8e:	4603      	mov	r3, r0
 800da90:	2b00      	cmp	r3, #0
 800da92:	d004      	beq.n	800da9e <MX_ADC1_Init+0xae>
  {
    _Error_Handler(__FILE__, __LINE__);
 800da94:	f240 11dd 	movw	r1, #477	; 0x1dd
 800da98:	480e      	ldr	r0, [pc, #56]	; (800dad4 <MX_ADC1_Init+0xe4>)
 800da9a:	f000 ff61 	bl	800e960 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800da9e:	4b0e      	ldr	r3, [pc, #56]	; (800dad8 <MX_ADC1_Init+0xe8>)
 800daa0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800daa2:	2303      	movs	r3, #3
 800daa4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800daa6:	463b      	mov	r3, r7
 800daa8:	4619      	mov	r1, r3
 800daaa:	4807      	ldr	r0, [pc, #28]	; (800dac8 <MX_ADC1_Init+0xd8>)
 800daac:	f7f3 fcd0 	bl	8001450 <HAL_ADC_ConfigChannel>
 800dab0:	4603      	mov	r3, r0
 800dab2:	2b00      	cmp	r3, #0
 800dab4:	d004      	beq.n	800dac0 <MX_ADC1_Init+0xd0>
  {
    _Error_Handler(__FILE__, __LINE__);
 800dab6:	f44f 71f3 	mov.w	r1, #486	; 0x1e6
 800daba:	4806      	ldr	r0, [pc, #24]	; (800dad4 <MX_ADC1_Init+0xe4>)
 800dabc:	f000 ff50 	bl	800e960 <_Error_Handler>
  }

}
 800dac0:	bf00      	nop
 800dac2:	3710      	adds	r7, #16
 800dac4:	46bd      	mov	sp, r7
 800dac6:	bd80      	pop	{r7, pc}
 800dac8:	20019a74 	.word	0x20019a74
 800dacc:	40012000 	.word	0x40012000
 800dad0:	0f000001 	.word	0x0f000001
 800dad4:	080114f4 	.word	0x080114f4
 800dad8:	10000012 	.word	0x10000012

0800dadc <MX_ADC2_Init>:

/* ADC2 init function */
static void MX_ADC2_Init(void)
{
 800dadc:	b580      	push	{r7, lr}
 800dade:	b084      	sub	sp, #16
 800dae0:	af00      	add	r7, sp, #0

  ADC_ChannelConfTypeDef sConfig;

    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
    */
  hadc2.Instance = ADC2;
 800dae2:	4b55      	ldr	r3, [pc, #340]	; (800dc38 <MX_ADC2_Init+0x15c>)
 800dae4:	4a55      	ldr	r2, [pc, #340]	; (800dc3c <MX_ADC2_Init+0x160>)
 800dae6:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 800dae8:	4b53      	ldr	r3, [pc, #332]	; (800dc38 <MX_ADC2_Init+0x15c>)
 800daea:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800daee:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800daf0:	4b51      	ldr	r3, [pc, #324]	; (800dc38 <MX_ADC2_Init+0x15c>)
 800daf2:	2200      	movs	r2, #0
 800daf4:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 800daf6:	4b50      	ldr	r3, [pc, #320]	; (800dc38 <MX_ADC2_Init+0x15c>)
 800daf8:	2201      	movs	r2, #1
 800dafa:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800dafc:	4b4e      	ldr	r3, [pc, #312]	; (800dc38 <MX_ADC2_Init+0x15c>)
 800dafe:	2200      	movs	r2, #0
 800db00:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800db02:	4b4d      	ldr	r3, [pc, #308]	; (800dc38 <MX_ADC2_Init+0x15c>)
 800db04:	2200      	movs	r2, #0
 800db06:	621a      	str	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800db08:	4b4b      	ldr	r3, [pc, #300]	; (800dc38 <MX_ADC2_Init+0x15c>)
 800db0a:	2200      	movs	r2, #0
 800db0c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800db0e:	4b4a      	ldr	r3, [pc, #296]	; (800dc38 <MX_ADC2_Init+0x15c>)
 800db10:	4a4b      	ldr	r2, [pc, #300]	; (800dc40 <MX_ADC2_Init+0x164>)
 800db12:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800db14:	4b48      	ldr	r3, [pc, #288]	; (800dc38 <MX_ADC2_Init+0x15c>)
 800db16:	2200      	movs	r2, #0
 800db18:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 4;
 800db1a:	4b47      	ldr	r3, [pc, #284]	; (800dc38 <MX_ADC2_Init+0x15c>)
 800db1c:	2204      	movs	r2, #4
 800db1e:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800db20:	4b45      	ldr	r3, [pc, #276]	; (800dc38 <MX_ADC2_Init+0x15c>)
 800db22:	2201      	movs	r2, #1
 800db24:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800db26:	4b44      	ldr	r3, [pc, #272]	; (800dc38 <MX_ADC2_Init+0x15c>)
 800db28:	2201      	movs	r2, #1
 800db2a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800db2c:	4842      	ldr	r0, [pc, #264]	; (800dc38 <MX_ADC2_Init+0x15c>)
 800db2e:	f7f3 fa1a 	bl	8000f66 <HAL_ADC_Init>
 800db32:	4603      	mov	r3, r0
 800db34:	2b00      	cmp	r3, #0
 800db36:	d004      	beq.n	800db42 <MX_ADC2_Init+0x66>
  {
    _Error_Handler(__FILE__, __LINE__);
 800db38:	f240 2101 	movw	r1, #513	; 0x201
 800db3c:	4841      	ldr	r0, [pc, #260]	; (800dc44 <MX_ADC2_Init+0x168>)
 800db3e:	f000 ff0f 	bl	800e960 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_4;
 800db42:	2304      	movs	r3, #4
 800db44:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800db46:	2301      	movs	r3, #1
 800db48:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 800db4a:	2307      	movs	r3, #7
 800db4c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800db4e:	463b      	mov	r3, r7
 800db50:	4619      	mov	r1, r3
 800db52:	4839      	ldr	r0, [pc, #228]	; (800dc38 <MX_ADC2_Init+0x15c>)
 800db54:	f7f3 fc7c 	bl	8001450 <HAL_ADC_ConfigChannel>
 800db58:	4603      	mov	r3, r0
 800db5a:	2b00      	cmp	r3, #0
 800db5c:	d004      	beq.n	800db68 <MX_ADC2_Init+0x8c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800db5e:	f240 210b 	movw	r1, #523	; 0x20b
 800db62:	4838      	ldr	r0, [pc, #224]	; (800dc44 <MX_ADC2_Init+0x168>)
 800db64:	f000 fefc 	bl	800e960 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Rank = 2;
 800db68:	2302      	movs	r3, #2
 800db6a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800db6c:	2300      	movs	r3, #0
 800db6e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800db70:	463b      	mov	r3, r7
 800db72:	4619      	mov	r1, r3
 800db74:	4830      	ldr	r0, [pc, #192]	; (800dc38 <MX_ADC2_Init+0x15c>)
 800db76:	f7f3 fc6b 	bl	8001450 <HAL_ADC_ConfigChannel>
 800db7a:	4603      	mov	r3, r0
 800db7c:	2b00      	cmp	r3, #0
 800db7e:	d004      	beq.n	800db8a <MX_ADC2_Init+0xae>
  {
    _Error_Handler(__FILE__, __LINE__);
 800db80:	f44f 7105 	mov.w	r1, #532	; 0x214
 800db84:	482f      	ldr	r0, [pc, #188]	; (800dc44 <MX_ADC2_Init+0x168>)
 800db86:	f000 feeb 	bl	800e960 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Rank = 3;
 800db8a:	2303      	movs	r3, #3
 800db8c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800db8e:	463b      	mov	r3, r7
 800db90:	4619      	mov	r1, r3
 800db92:	4829      	ldr	r0, [pc, #164]	; (800dc38 <MX_ADC2_Init+0x15c>)
 800db94:	f7f3 fc5c 	bl	8001450 <HAL_ADC_ConfigChannel>
 800db98:	4603      	mov	r3, r0
 800db9a:	2b00      	cmp	r3, #0
 800db9c:	d004      	beq.n	800dba8 <MX_ADC2_Init+0xcc>
  {
    _Error_Handler(__FILE__, __LINE__);
 800db9e:	f44f 7107 	mov.w	r1, #540	; 0x21c
 800dba2:	4828      	ldr	r0, [pc, #160]	; (800dc44 <MX_ADC2_Init+0x168>)
 800dba4:	f000 fedc 	bl	800e960 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Rank = 4;
 800dba8:	2304      	movs	r3, #4
 800dbaa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800dbac:	463b      	mov	r3, r7
 800dbae:	4619      	mov	r1, r3
 800dbb0:	4821      	ldr	r0, [pc, #132]	; (800dc38 <MX_ADC2_Init+0x15c>)
 800dbb2:	f7f3 fc4d 	bl	8001450 <HAL_ADC_ConfigChannel>
 800dbb6:	4603      	mov	r3, r0
 800dbb8:	2b00      	cmp	r3, #0
 800dbba:	d004      	beq.n	800dbc6 <MX_ADC2_Init+0xea>
  {
    _Error_Handler(__FILE__, __LINE__);
 800dbbc:	f44f 7109 	mov.w	r1, #548	; 0x224
 800dbc0:	4820      	ldr	r0, [pc, #128]	; (800dc44 <MX_ADC2_Init+0x168>)
 800dbc2:	f000 fecd 	bl	800e960 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_6;
 800dbc6:	2306      	movs	r3, #6
 800dbc8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800dbca:	2302      	movs	r3, #2
 800dbcc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 800dbce:	2307      	movs	r3, #7
 800dbd0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800dbd2:	463b      	mov	r3, r7
 800dbd4:	4619      	mov	r1, r3
 800dbd6:	4818      	ldr	r0, [pc, #96]	; (800dc38 <MX_ADC2_Init+0x15c>)
 800dbd8:	f7f3 fc3a 	bl	8001450 <HAL_ADC_ConfigChannel>
 800dbdc:	4603      	mov	r3, r0
 800dbde:	2b00      	cmp	r3, #0
 800dbe0:	d004      	beq.n	800dbec <MX_ADC2_Init+0x110>
  {
    _Error_Handler(__FILE__, __LINE__);
 800dbe2:	f240 212e 	movw	r1, #558	; 0x22e
 800dbe6:	4817      	ldr	r0, [pc, #92]	; (800dc44 <MX_ADC2_Init+0x168>)
 800dbe8:	f000 feba 	bl	800e960 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_7;
 800dbec:	2307      	movs	r3, #7
 800dbee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800dbf0:	2303      	movs	r3, #3
 800dbf2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800dbf4:	463b      	mov	r3, r7
 800dbf6:	4619      	mov	r1, r3
 800dbf8:	480f      	ldr	r0, [pc, #60]	; (800dc38 <MX_ADC2_Init+0x15c>)
 800dbfa:	f7f3 fc29 	bl	8001450 <HAL_ADC_ConfigChannel>
 800dbfe:	4603      	mov	r3, r0
 800dc00:	2b00      	cmp	r3, #0
 800dc02:	d004      	beq.n	800dc0e <MX_ADC2_Init+0x132>
  {
    _Error_Handler(__FILE__, __LINE__);
 800dc04:	f240 2137 	movw	r1, #567	; 0x237
 800dc08:	480e      	ldr	r0, [pc, #56]	; (800dc44 <MX_ADC2_Init+0x168>)
 800dc0a:	f000 fea9 	bl	800e960 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_14;
 800dc0e:	230e      	movs	r3, #14
 800dc10:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 800dc12:	2304      	movs	r3, #4
 800dc14:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800dc16:	463b      	mov	r3, r7
 800dc18:	4619      	mov	r1, r3
 800dc1a:	4807      	ldr	r0, [pc, #28]	; (800dc38 <MX_ADC2_Init+0x15c>)
 800dc1c:	f7f3 fc18 	bl	8001450 <HAL_ADC_ConfigChannel>
 800dc20:	4603      	mov	r3, r0
 800dc22:	2b00      	cmp	r3, #0
 800dc24:	d004      	beq.n	800dc30 <MX_ADC2_Init+0x154>
  {
    _Error_Handler(__FILE__, __LINE__);
 800dc26:	f44f 7110 	mov.w	r1, #576	; 0x240
 800dc2a:	4806      	ldr	r0, [pc, #24]	; (800dc44 <MX_ADC2_Init+0x168>)
 800dc2c:	f000 fe98 	bl	800e960 <_Error_Handler>
  }

}
 800dc30:	bf00      	nop
 800dc32:	3710      	adds	r7, #16
 800dc34:	46bd      	mov	sp, r7
 800dc36:	bd80      	pop	{r7, pc}
 800dc38:	20019708 	.word	0x20019708
 800dc3c:	40012100 	.word	0x40012100
 800dc40:	0f000001 	.word	0x0f000001
 800dc44:	080114f4 	.word	0x080114f4

0800dc48 <MX_ADC3_Init>:

/* ADC3 init function */
static void MX_ADC3_Init(void)
{
 800dc48:	b580      	push	{r7, lr}
 800dc4a:	b084      	sub	sp, #16
 800dc4c:	af00      	add	r7, sp, #0

  ADC_ChannelConfTypeDef sConfig;

    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
    */
  hadc3.Instance = ADC3;
 800dc4e:	4b23      	ldr	r3, [pc, #140]	; (800dcdc <MX_ADC3_Init+0x94>)
 800dc50:	4a23      	ldr	r2, [pc, #140]	; (800dce0 <MX_ADC3_Init+0x98>)
 800dc52:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 800dc54:	4b21      	ldr	r3, [pc, #132]	; (800dcdc <MX_ADC3_Init+0x94>)
 800dc56:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800dc5a:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 800dc5c:	4b1f      	ldr	r3, [pc, #124]	; (800dcdc <MX_ADC3_Init+0x94>)
 800dc5e:	2200      	movs	r2, #0
 800dc60:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ENABLE;
 800dc62:	4b1e      	ldr	r3, [pc, #120]	; (800dcdc <MX_ADC3_Init+0x94>)
 800dc64:	2201      	movs	r2, #1
 800dc66:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 800dc68:	4b1c      	ldr	r3, [pc, #112]	; (800dcdc <MX_ADC3_Init+0x94>)
 800dc6a:	2200      	movs	r2, #0
 800dc6c:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800dc6e:	4b1b      	ldr	r3, [pc, #108]	; (800dcdc <MX_ADC3_Init+0x94>)
 800dc70:	2200      	movs	r2, #0
 800dc72:	621a      	str	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800dc74:	4b19      	ldr	r3, [pc, #100]	; (800dcdc <MX_ADC3_Init+0x94>)
 800dc76:	2200      	movs	r2, #0
 800dc78:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800dc7a:	4b18      	ldr	r3, [pc, #96]	; (800dcdc <MX_ADC3_Init+0x94>)
 800dc7c:	4a19      	ldr	r2, [pc, #100]	; (800dce4 <MX_ADC3_Init+0x9c>)
 800dc7e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800dc80:	4b16      	ldr	r3, [pc, #88]	; (800dcdc <MX_ADC3_Init+0x94>)
 800dc82:	2200      	movs	r2, #0
 800dc84:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 800dc86:	4b15      	ldr	r3, [pc, #84]	; (800dcdc <MX_ADC3_Init+0x94>)
 800dc88:	2201      	movs	r2, #1
 800dc8a:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = ENABLE;
 800dc8c:	4b13      	ldr	r3, [pc, #76]	; (800dcdc <MX_ADC3_Init+0x94>)
 800dc8e:	2201      	movs	r2, #1
 800dc90:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800dc92:	4b12      	ldr	r3, [pc, #72]	; (800dcdc <MX_ADC3_Init+0x94>)
 800dc94:	2201      	movs	r2, #1
 800dc96:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800dc98:	4810      	ldr	r0, [pc, #64]	; (800dcdc <MX_ADC3_Init+0x94>)
 800dc9a:	f7f3 f964 	bl	8000f66 <HAL_ADC_Init>
 800dc9e:	4603      	mov	r3, r0
 800dca0:	2b00      	cmp	r3, #0
 800dca2:	d004      	beq.n	800dcae <MX_ADC3_Init+0x66>
  {
    _Error_Handler(__FILE__, __LINE__);
 800dca4:	f240 215b 	movw	r1, #603	; 0x25b
 800dca8:	480f      	ldr	r0, [pc, #60]	; (800dce8 <MX_ADC3_Init+0xa0>)
 800dcaa:	f000 fe59 	bl	800e960 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_13;
 800dcae:	230d      	movs	r3, #13
 800dcb0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800dcb2:	2301      	movs	r3, #1
 800dcb4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 800dcb6:	2307      	movs	r3, #7
 800dcb8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800dcba:	463b      	mov	r3, r7
 800dcbc:	4619      	mov	r1, r3
 800dcbe:	4807      	ldr	r0, [pc, #28]	; (800dcdc <MX_ADC3_Init+0x94>)
 800dcc0:	f7f3 fbc6 	bl	8001450 <HAL_ADC_ConfigChannel>
 800dcc4:	4603      	mov	r3, r0
 800dcc6:	2b00      	cmp	r3, #0
 800dcc8:	d004      	beq.n	800dcd4 <MX_ADC3_Init+0x8c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800dcca:	f240 2165 	movw	r1, #613	; 0x265
 800dcce:	4806      	ldr	r0, [pc, #24]	; (800dce8 <MX_ADC3_Init+0xa0>)
 800dcd0:	f000 fe46 	bl	800e960 <_Error_Handler>
  }

}
 800dcd4:	bf00      	nop
 800dcd6:	3710      	adds	r7, #16
 800dcd8:	46bd      	mov	sp, r7
 800dcda:	bd80      	pop	{r7, pc}
 800dcdc:	20019ac0 	.word	0x20019ac0
 800dce0:	40012200 	.word	0x40012200
 800dce4:	0f000001 	.word	0x0f000001
 800dce8:	080114f4 	.word	0x080114f4

0800dcec <MX_I2C1_Init>:

/* I2C1 init function */
static void MX_I2C1_Init(void)
{
 800dcec:	b580      	push	{r7, lr}
 800dcee:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 800dcf0:	4b14      	ldr	r3, [pc, #80]	; (800dd44 <MX_I2C1_Init+0x58>)
 800dcf2:	4a15      	ldr	r2, [pc, #84]	; (800dd48 <MX_I2C1_Init+0x5c>)
 800dcf4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800dcf6:	4b13      	ldr	r3, [pc, #76]	; (800dd44 <MX_I2C1_Init+0x58>)
 800dcf8:	4a14      	ldr	r2, [pc, #80]	; (800dd4c <MX_I2C1_Init+0x60>)
 800dcfa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800dcfc:	4b11      	ldr	r3, [pc, #68]	; (800dd44 <MX_I2C1_Init+0x58>)
 800dcfe:	2200      	movs	r2, #0
 800dd00:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800dd02:	4b10      	ldr	r3, [pc, #64]	; (800dd44 <MX_I2C1_Init+0x58>)
 800dd04:	2200      	movs	r2, #0
 800dd06:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800dd08:	4b0e      	ldr	r3, [pc, #56]	; (800dd44 <MX_I2C1_Init+0x58>)
 800dd0a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800dd0e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800dd10:	4b0c      	ldr	r3, [pc, #48]	; (800dd44 <MX_I2C1_Init+0x58>)
 800dd12:	2200      	movs	r2, #0
 800dd14:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800dd16:	4b0b      	ldr	r3, [pc, #44]	; (800dd44 <MX_I2C1_Init+0x58>)
 800dd18:	2200      	movs	r2, #0
 800dd1a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800dd1c:	4b09      	ldr	r3, [pc, #36]	; (800dd44 <MX_I2C1_Init+0x58>)
 800dd1e:	2200      	movs	r2, #0
 800dd20:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800dd22:	4b08      	ldr	r3, [pc, #32]	; (800dd44 <MX_I2C1_Init+0x58>)
 800dd24:	2200      	movs	r2, #0
 800dd26:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800dd28:	4806      	ldr	r0, [pc, #24]	; (800dd44 <MX_I2C1_Init+0x58>)
 800dd2a:	f7f4 fce3 	bl	80026f4 <HAL_I2C_Init>
 800dd2e:	4603      	mov	r3, r0
 800dd30:	2b00      	cmp	r3, #0
 800dd32:	d004      	beq.n	800dd3e <MX_I2C1_Init+0x52>
  {
    _Error_Handler(__FILE__, __LINE__);
 800dd34:	f240 2179 	movw	r1, #633	; 0x279
 800dd38:	4805      	ldr	r0, [pc, #20]	; (800dd50 <MX_I2C1_Init+0x64>)
 800dd3a:	f000 fe11 	bl	800e960 <_Error_Handler>
  }

}
 800dd3e:	bf00      	nop
 800dd40:	bd80      	pop	{r7, pc}
 800dd42:	bf00      	nop
 800dd44:	200197bc 	.word	0x200197bc
 800dd48:	40005400 	.word	0x40005400
 800dd4c:	000186a0 	.word	0x000186a0
 800dd50:	080114f4 	.word	0x080114f4

0800dd54 <MX_SPI2_Init>:

/* SPI2 init function */
static void MX_SPI2_Init(void)
{
 800dd54:	b580      	push	{r7, lr}
 800dd56:	af00      	add	r7, sp, #0

  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800dd58:	4b16      	ldr	r3, [pc, #88]	; (800ddb4 <MX_SPI2_Init+0x60>)
 800dd5a:	4a17      	ldr	r2, [pc, #92]	; (800ddb8 <MX_SPI2_Init+0x64>)
 800dd5c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 800dd5e:	4b15      	ldr	r3, [pc, #84]	; (800ddb4 <MX_SPI2_Init+0x60>)
 800dd60:	2200      	movs	r2, #0
 800dd62:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800dd64:	4b13      	ldr	r3, [pc, #76]	; (800ddb4 <MX_SPI2_Init+0x60>)
 800dd66:	2200      	movs	r2, #0
 800dd68:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800dd6a:	4b12      	ldr	r3, [pc, #72]	; (800ddb4 <MX_SPI2_Init+0x60>)
 800dd6c:	2200      	movs	r2, #0
 800dd6e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800dd70:	4b10      	ldr	r3, [pc, #64]	; (800ddb4 <MX_SPI2_Init+0x60>)
 800dd72:	2200      	movs	r2, #0
 800dd74:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800dd76:	4b0f      	ldr	r3, [pc, #60]	; (800ddb4 <MX_SPI2_Init+0x60>)
 800dd78:	2200      	movs	r2, #0
 800dd7a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 800dd7c:	4b0d      	ldr	r3, [pc, #52]	; (800ddb4 <MX_SPI2_Init+0x60>)
 800dd7e:	2200      	movs	r2, #0
 800dd80:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800dd82:	4b0c      	ldr	r3, [pc, #48]	; (800ddb4 <MX_SPI2_Init+0x60>)
 800dd84:	2200      	movs	r2, #0
 800dd86:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800dd88:	4b0a      	ldr	r3, [pc, #40]	; (800ddb4 <MX_SPI2_Init+0x60>)
 800dd8a:	2200      	movs	r2, #0
 800dd8c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800dd8e:	4b09      	ldr	r3, [pc, #36]	; (800ddb4 <MX_SPI2_Init+0x60>)
 800dd90:	2200      	movs	r2, #0
 800dd92:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800dd94:	4b07      	ldr	r3, [pc, #28]	; (800ddb4 <MX_SPI2_Init+0x60>)
 800dd96:	220a      	movs	r2, #10
 800dd98:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800dd9a:	4806      	ldr	r0, [pc, #24]	; (800ddb4 <MX_SPI2_Init+0x60>)
 800dd9c:	f7f6 fd1c 	bl	80047d8 <HAL_SPI_Init>
 800dda0:	4603      	mov	r3, r0
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	d004      	beq.n	800ddb0 <MX_SPI2_Init+0x5c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800dda6:	f44f 7124 	mov.w	r1, #656	; 0x290
 800ddaa:	4804      	ldr	r0, [pc, #16]	; (800ddbc <MX_SPI2_Init+0x68>)
 800ddac:	f000 fdd8 	bl	800e960 <_Error_Handler>
  }

}
 800ddb0:	bf00      	nop
 800ddb2:	bd80      	pop	{r7, pc}
 800ddb4:	200196a4 	.word	0x200196a4
 800ddb8:	40003800 	.word	0x40003800
 800ddbc:	080114f4 	.word	0x080114f4

0800ddc0 <MX_SPI3_Init>:

/* SPI3 init function */
static void MX_SPI3_Init(void)
{
 800ddc0:	b580      	push	{r7, lr}
 800ddc2:	af00      	add	r7, sp, #0

  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800ddc4:	4b19      	ldr	r3, [pc, #100]	; (800de2c <MX_SPI3_Init+0x6c>)
 800ddc6:	4a1a      	ldr	r2, [pc, #104]	; (800de30 <MX_SPI3_Init+0x70>)
 800ddc8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800ddca:	4b18      	ldr	r3, [pc, #96]	; (800de2c <MX_SPI3_Init+0x6c>)
 800ddcc:	f44f 7282 	mov.w	r2, #260	; 0x104
 800ddd0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800ddd2:	4b16      	ldr	r3, [pc, #88]	; (800de2c <MX_SPI3_Init+0x6c>)
 800ddd4:	2200      	movs	r2, #0
 800ddd6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800ddd8:	4b14      	ldr	r3, [pc, #80]	; (800de2c <MX_SPI3_Init+0x6c>)
 800ddda:	2200      	movs	r2, #0
 800dddc:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800ddde:	4b13      	ldr	r3, [pc, #76]	; (800de2c <MX_SPI3_Init+0x6c>)
 800dde0:	2200      	movs	r2, #0
 800dde2:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800dde4:	4b11      	ldr	r3, [pc, #68]	; (800de2c <MX_SPI3_Init+0x6c>)
 800dde6:	2200      	movs	r2, #0
 800dde8:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800ddea:	4b10      	ldr	r3, [pc, #64]	; (800de2c <MX_SPI3_Init+0x6c>)
 800ddec:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ddf0:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800ddf2:	4b0e      	ldr	r3, [pc, #56]	; (800de2c <MX_SPI3_Init+0x6c>)
 800ddf4:	2238      	movs	r2, #56	; 0x38
 800ddf6:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800ddf8:	4b0c      	ldr	r3, [pc, #48]	; (800de2c <MX_SPI3_Init+0x6c>)
 800ddfa:	2200      	movs	r2, #0
 800ddfc:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800ddfe:	4b0b      	ldr	r3, [pc, #44]	; (800de2c <MX_SPI3_Init+0x6c>)
 800de00:	2200      	movs	r2, #0
 800de02:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800de04:	4b09      	ldr	r3, [pc, #36]	; (800de2c <MX_SPI3_Init+0x6c>)
 800de06:	2200      	movs	r2, #0
 800de08:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800de0a:	4b08      	ldr	r3, [pc, #32]	; (800de2c <MX_SPI3_Init+0x6c>)
 800de0c:	220a      	movs	r2, #10
 800de0e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800de10:	4806      	ldr	r0, [pc, #24]	; (800de2c <MX_SPI3_Init+0x6c>)
 800de12:	f7f6 fce1 	bl	80047d8 <HAL_SPI_Init>
 800de16:	4603      	mov	r3, r0
 800de18:	2b00      	cmp	r3, #0
 800de1a:	d004      	beq.n	800de26 <MX_SPI3_Init+0x66>
  {
    _Error_Handler(__FILE__, __LINE__);
 800de1c:	f44f 712a 	mov.w	r1, #680	; 0x2a8
 800de20:	4804      	ldr	r0, [pc, #16]	; (800de34 <MX_SPI3_Init+0x74>)
 800de22:	f000 fd9d 	bl	800e960 <_Error_Handler>
  }

}
 800de26:	bf00      	nop
 800de28:	bd80      	pop	{r7, pc}
 800de2a:	bf00      	nop
 800de2c:	20019954 	.word	0x20019954
 800de30:	40003c00 	.word	0x40003c00
 800de34:	080114f4 	.word	0x080114f4

0800de38 <MX_TIM1_Init>:

/* TIM1 init function */
static void MX_TIM1_Init(void)
{
 800de38:	b580      	push	{r7, lr}
 800de3a:	b094      	sub	sp, #80	; 0x50
 800de3c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig;

  htim1.Instance = TIM1;
 800de3e:	4b4e      	ldr	r3, [pc, #312]	; (800df78 <MX_TIM1_Init+0x140>)
 800de40:	4a4e      	ldr	r2, [pc, #312]	; (800df7c <MX_TIM1_Init+0x144>)
 800de42:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 60;
 800de44:	4b4c      	ldr	r3, [pc, #304]	; (800df78 <MX_TIM1_Init+0x140>)
 800de46:	223c      	movs	r2, #60	; 0x3c
 800de48:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 800de4a:	4b4b      	ldr	r3, [pc, #300]	; (800df78 <MX_TIM1_Init+0x140>)
 800de4c:	2210      	movs	r2, #16
 800de4e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 60000;
 800de50:	4b49      	ldr	r3, [pc, #292]	; (800df78 <MX_TIM1_Init+0x140>)
 800de52:	f64e 2260 	movw	r2, #60000	; 0xea60
 800de56:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800de58:	4b47      	ldr	r3, [pc, #284]	; (800df78 <MX_TIM1_Init+0x140>)
 800de5a:	2200      	movs	r2, #0
 800de5c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800de5e:	4b46      	ldr	r3, [pc, #280]	; (800df78 <MX_TIM1_Init+0x140>)
 800de60:	2200      	movs	r2, #0
 800de62:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800de64:	4844      	ldr	r0, [pc, #272]	; (800df78 <MX_TIM1_Init+0x140>)
 800de66:	f7f7 f85d 	bl	8004f24 <HAL_TIM_Base_Init>
 800de6a:	4603      	mov	r3, r0
 800de6c:	2b00      	cmp	r3, #0
 800de6e:	d004      	beq.n	800de7a <MX_TIM1_Init+0x42>
  {
    _Error_Handler(__FILE__, __LINE__);
 800de70:	f240 21be 	movw	r1, #702	; 0x2be
 800de74:	4842      	ldr	r0, [pc, #264]	; (800df80 <MX_TIM1_Init+0x148>)
 800de76:	f000 fd73 	bl	800e960 <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800de7a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800de7e:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800de80:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800de84:	4619      	mov	r1, r3
 800de86:	483c      	ldr	r0, [pc, #240]	; (800df78 <MX_TIM1_Init+0x140>)
 800de88:	f7f7 fcee 	bl	8005868 <HAL_TIM_ConfigClockSource>
 800de8c:	4603      	mov	r3, r0
 800de8e:	2b00      	cmp	r3, #0
 800de90:	d004      	beq.n	800de9c <MX_TIM1_Init+0x64>
  {
    _Error_Handler(__FILE__, __LINE__);
 800de92:	f44f 7131 	mov.w	r1, #708	; 0x2c4
 800de96:	483a      	ldr	r0, [pc, #232]	; (800df80 <MX_TIM1_Init+0x148>)
 800de98:	f000 fd62 	bl	800e960 <_Error_Handler>
  }

  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800de9c:	4836      	ldr	r0, [pc, #216]	; (800df78 <MX_TIM1_Init+0x140>)
 800de9e:	f7f7 f887 	bl	8004fb0 <HAL_TIM_PWM_Init>
 800dea2:	4603      	mov	r3, r0
 800dea4:	2b00      	cmp	r3, #0
 800dea6:	d004      	beq.n	800deb2 <MX_TIM1_Init+0x7a>
  {
    _Error_Handler(__FILE__, __LINE__);
 800dea8:	f240 21c9 	movw	r1, #713	; 0x2c9
 800deac:	4834      	ldr	r0, [pc, #208]	; (800df80 <MX_TIM1_Init+0x148>)
 800deae:	f000 fd57 	bl	800e960 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800deb2:	2300      	movs	r3, #0
 800deb4:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800deb6:	2300      	movs	r3, #0
 800deb8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800deba:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800debe:	4619      	mov	r1, r3
 800dec0:	482d      	ldr	r0, [pc, #180]	; (800df78 <MX_TIM1_Init+0x140>)
 800dec2:	f7f8 fb55 	bl	8006570 <HAL_TIMEx_MasterConfigSynchronization>
 800dec6:	4603      	mov	r3, r0
 800dec8:	2b00      	cmp	r3, #0
 800deca:	d004      	beq.n	800ded6 <MX_TIM1_Init+0x9e>
  {
    _Error_Handler(__FILE__, __LINE__);
 800decc:	f44f 7134 	mov.w	r1, #720	; 0x2d0
 800ded0:	482b      	ldr	r0, [pc, #172]	; (800df80 <MX_TIM1_Init+0x148>)
 800ded2:	f000 fd45 	bl	800e960 <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800ded6:	2360      	movs	r3, #96	; 0x60
 800ded8:	61fb      	str	r3, [r7, #28]
  sConfigOC.Pulse = 4180;
 800deda:	f241 0354 	movw	r3, #4180	; 0x1054
 800dede:	623b      	str	r3, [r7, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800dee0:	2300      	movs	r3, #0
 800dee2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800dee4:	2300      	movs	r3, #0
 800dee6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800dee8:	2300      	movs	r3, #0
 800deea:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800deec:	2300      	movs	r3, #0
 800deee:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800def0:	2300      	movs	r3, #0
 800def2:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800def4:	f107 031c 	add.w	r3, r7, #28
 800def8:	2200      	movs	r2, #0
 800defa:	4619      	mov	r1, r3
 800defc:	481e      	ldr	r0, [pc, #120]	; (800df78 <MX_TIM1_Init+0x140>)
 800defe:	f7f7 fbed 	bl	80056dc <HAL_TIM_PWM_ConfigChannel>
 800df02:	4603      	mov	r3, r0
 800df04:	2b00      	cmp	r3, #0
 800df06:	d004      	beq.n	800df12 <MX_TIM1_Init+0xda>
  {
    _Error_Handler(__FILE__, __LINE__);
 800df08:	f44f 7137 	mov.w	r1, #732	; 0x2dc
 800df0c:	481c      	ldr	r0, [pc, #112]	; (800df80 <MX_TIM1_Init+0x148>)
 800df0e:	f000 fd27 	bl	800e960 <_Error_Handler>
  }

  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800df12:	f107 031c 	add.w	r3, r7, #28
 800df16:	220c      	movs	r2, #12
 800df18:	4619      	mov	r1, r3
 800df1a:	4817      	ldr	r0, [pc, #92]	; (800df78 <MX_TIM1_Init+0x140>)
 800df1c:	f7f7 fbde 	bl	80056dc <HAL_TIM_PWM_ConfigChannel>
 800df20:	4603      	mov	r3, r0
 800df22:	2b00      	cmp	r3, #0
 800df24:	d004      	beq.n	800df30 <MX_TIM1_Init+0xf8>
  {
    _Error_Handler(__FILE__, __LINE__);
 800df26:	f240 21e1 	movw	r1, #737	; 0x2e1
 800df2a:	4815      	ldr	r0, [pc, #84]	; (800df80 <MX_TIM1_Init+0x148>)
 800df2c:	f000 fd18 	bl	800e960 <_Error_Handler>
  }

  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800df30:	2300      	movs	r3, #0
 800df32:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800df34:	2300      	movs	r3, #0
 800df36:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800df38:	2300      	movs	r3, #0
 800df3a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800df3c:	2300      	movs	r3, #0
 800df3e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800df40:	2300      	movs	r3, #0
 800df42:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800df44:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800df48:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800df4a:	2300      	movs	r3, #0
 800df4c:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800df4e:	463b      	mov	r3, r7
 800df50:	4619      	mov	r1, r3
 800df52:	4809      	ldr	r0, [pc, #36]	; (800df78 <MX_TIM1_Init+0x140>)
 800df54:	f7f8 fb51 	bl	80065fa <HAL_TIMEx_ConfigBreakDeadTime>
 800df58:	4603      	mov	r3, r0
 800df5a:	2b00      	cmp	r3, #0
 800df5c:	d004      	beq.n	800df68 <MX_TIM1_Init+0x130>
  {
    _Error_Handler(__FILE__, __LINE__);
 800df5e:	f240 21ed 	movw	r1, #749	; 0x2ed
 800df62:	4807      	ldr	r0, [pc, #28]	; (800df80 <MX_TIM1_Init+0x148>)
 800df64:	f000 fcfc 	bl	800e960 <_Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim1);
 800df68:	4803      	ldr	r0, [pc, #12]	; (800df78 <MX_TIM1_Init+0x140>)
 800df6a:	f002 fb4f 	bl	801060c <HAL_TIM_MspPostInit>

}
 800df6e:	bf00      	nop
 800df70:	3750      	adds	r7, #80	; 0x50
 800df72:	46bd      	mov	sp, r7
 800df74:	bd80      	pop	{r7, pc}
 800df76:	bf00      	nop
 800df78:	20019cdc 	.word	0x20019cdc
 800df7c:	40010000 	.word	0x40010000
 800df80:	080114f4 	.word	0x080114f4

0800df84 <MX_TIM2_Init>:

/* TIM2 init function */
static void MX_TIM2_Init(void)
{
 800df84:	b580      	push	{r7, lr}
 800df86:	b08c      	sub	sp, #48	; 0x30
 800df88:	af00      	add	r7, sp, #0

  TIM_Encoder_InitTypeDef sConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim2.Instance = TIM2;
 800df8a:	4b23      	ldr	r3, [pc, #140]	; (800e018 <MX_TIM2_Init+0x94>)
 800df8c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800df90:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800df92:	4b21      	ldr	r3, [pc, #132]	; (800e018 <MX_TIM2_Init+0x94>)
 800df94:	2200      	movs	r2, #0
 800df96:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800df98:	4b1f      	ldr	r3, [pc, #124]	; (800e018 <MX_TIM2_Init+0x94>)
 800df9a:	2200      	movs	r2, #0
 800df9c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800df9e:	4b1e      	ldr	r3, [pc, #120]	; (800e018 <MX_TIM2_Init+0x94>)
 800dfa0:	f04f 32ff 	mov.w	r2, #4294967295
 800dfa4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800dfa6:	4b1c      	ldr	r3, [pc, #112]	; (800e018 <MX_TIM2_Init+0x94>)
 800dfa8:	2200      	movs	r2, #0
 800dfaa:	611a      	str	r2, [r3, #16]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800dfac:	2303      	movs	r3, #3
 800dfae:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 800dfb0:	2302      	movs	r3, #2
 800dfb2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800dfb4:	2301      	movs	r3, #1
 800dfb6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800dfb8:	2300      	movs	r3, #0
 800dfba:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800dfbc:	2300      	movs	r3, #0
 800dfbe:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800dfc0:	2300      	movs	r3, #0
 800dfc2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800dfc4:	2301      	movs	r3, #1
 800dfc6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800dfc8:	2300      	movs	r3, #0
 800dfca:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800dfcc:	2300      	movs	r3, #0
 800dfce:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800dfd0:	f107 030c 	add.w	r3, r7, #12
 800dfd4:	4619      	mov	r1, r3
 800dfd6:	4810      	ldr	r0, [pc, #64]	; (800e018 <MX_TIM2_Init+0x94>)
 800dfd8:	f7f7 f8ee 	bl	80051b8 <HAL_TIM_Encoder_Init>
 800dfdc:	4603      	mov	r3, r0
 800dfde:	2b00      	cmp	r3, #0
 800dfe0:	d004      	beq.n	800dfec <MX_TIM2_Init+0x68>
  {
    _Error_Handler(__FILE__, __LINE__);
 800dfe2:	f240 310b 	movw	r1, #779	; 0x30b
 800dfe6:	480d      	ldr	r0, [pc, #52]	; (800e01c <MX_TIM2_Init+0x98>)
 800dfe8:	f000 fcba 	bl	800e960 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800dfec:	2300      	movs	r3, #0
 800dfee:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800dff0:	2300      	movs	r3, #0
 800dff2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800dff4:	1d3b      	adds	r3, r7, #4
 800dff6:	4619      	mov	r1, r3
 800dff8:	4807      	ldr	r0, [pc, #28]	; (800e018 <MX_TIM2_Init+0x94>)
 800dffa:	f7f8 fab9 	bl	8006570 <HAL_TIMEx_MasterConfigSynchronization>
 800dffe:	4603      	mov	r3, r0
 800e000:	2b00      	cmp	r3, #0
 800e002:	d004      	beq.n	800e00e <MX_TIM2_Init+0x8a>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e004:	f240 3112 	movw	r1, #786	; 0x312
 800e008:	4804      	ldr	r0, [pc, #16]	; (800e01c <MX_TIM2_Init+0x98>)
 800e00a:	f000 fca9 	bl	800e960 <_Error_Handler>
  }

}
 800e00e:	bf00      	nop
 800e010:	3730      	adds	r7, #48	; 0x30
 800e012:	46bd      	mov	sp, r7
 800e014:	bd80      	pop	{r7, pc}
 800e016:	bf00      	nop
 800e018:	20019dc4 	.word	0x20019dc4
 800e01c:	080114f4 	.word	0x080114f4

0800e020 <MX_TIM3_Init>:

/* TIM3 init function */
static void MX_TIM3_Init(void)
{
 800e020:	b580      	push	{r7, lr}
 800e022:	b08e      	sub	sp, #56	; 0x38
 800e024:	af00      	add	r7, sp, #0

  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;
  TIM_IC_InitTypeDef sConfigIC;

  htim3.Instance = TIM3;
 800e026:	4b3e      	ldr	r3, [pc, #248]	; (800e120 <MX_TIM3_Init+0x100>)
 800e028:	4a3e      	ldr	r2, [pc, #248]	; (800e124 <MX_TIM3_Init+0x104>)
 800e02a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800e02c:	4b3c      	ldr	r3, [pc, #240]	; (800e120 <MX_TIM3_Init+0x100>)
 800e02e:	2200      	movs	r2, #0
 800e030:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 800e032:	4b3b      	ldr	r3, [pc, #236]	; (800e120 <MX_TIM3_Init+0x100>)
 800e034:	2220      	movs	r2, #32
 800e036:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4500;
 800e038:	4b39      	ldr	r3, [pc, #228]	; (800e120 <MX_TIM3_Init+0x100>)
 800e03a:	f241 1294 	movw	r2, #4500	; 0x1194
 800e03e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800e040:	4b37      	ldr	r3, [pc, #220]	; (800e120 <MX_TIM3_Init+0x100>)
 800e042:	2200      	movs	r2, #0
 800e044:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800e046:	4836      	ldr	r0, [pc, #216]	; (800e120 <MX_TIM3_Init+0x100>)
 800e048:	f7f6 ffb2 	bl	8004fb0 <HAL_TIM_PWM_Init>
 800e04c:	4603      	mov	r3, r0
 800e04e:	2b00      	cmp	r3, #0
 800e050:	d004      	beq.n	800e05c <MX_TIM3_Init+0x3c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e052:	f240 3126 	movw	r1, #806	; 0x326
 800e056:	4834      	ldr	r0, [pc, #208]	; (800e128 <MX_TIM3_Init+0x108>)
 800e058:	f000 fc82 	bl	800e960 <_Error_Handler>
  }

  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 800e05c:	4830      	ldr	r0, [pc, #192]	; (800e120 <MX_TIM3_Init+0x100>)
 800e05e:	f7f7 f807 	bl	8005070 <HAL_TIM_IC_Init>
 800e062:	4603      	mov	r3, r0
 800e064:	2b00      	cmp	r3, #0
 800e066:	d004      	beq.n	800e072 <MX_TIM3_Init+0x52>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e068:	f240 312b 	movw	r1, #811	; 0x32b
 800e06c:	482e      	ldr	r0, [pc, #184]	; (800e128 <MX_TIM3_Init+0x108>)
 800e06e:	f000 fc77 	bl	800e960 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800e072:	2300      	movs	r3, #0
 800e074:	633b      	str	r3, [r7, #48]	; 0x30
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800e076:	2300      	movs	r3, #0
 800e078:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800e07a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800e07e:	4619      	mov	r1, r3
 800e080:	4827      	ldr	r0, [pc, #156]	; (800e120 <MX_TIM3_Init+0x100>)
 800e082:	f7f8 fa75 	bl	8006570 <HAL_TIMEx_MasterConfigSynchronization>
 800e086:	4603      	mov	r3, r0
 800e088:	2b00      	cmp	r3, #0
 800e08a:	d004      	beq.n	800e096 <MX_TIM3_Init+0x76>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e08c:	f240 3132 	movw	r1, #818	; 0x332
 800e090:	4825      	ldr	r0, [pc, #148]	; (800e128 <MX_TIM3_Init+0x108>)
 800e092:	f000 fc65 	bl	800e960 <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800e096:	2360      	movs	r3, #96	; 0x60
 800e098:	617b      	str	r3, [r7, #20]
  sConfigOC.Pulse = 2250;
 800e09a:	f640 03ca 	movw	r3, #2250	; 0x8ca
 800e09e:	61bb      	str	r3, [r7, #24]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800e0a0:	2300      	movs	r3, #0
 800e0a2:	61fb      	str	r3, [r7, #28]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800e0a4:	2300      	movs	r3, #0
 800e0a6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800e0a8:	f107 0314 	add.w	r3, r7, #20
 800e0ac:	2200      	movs	r2, #0
 800e0ae:	4619      	mov	r1, r3
 800e0b0:	481b      	ldr	r0, [pc, #108]	; (800e120 <MX_TIM3_Init+0x100>)
 800e0b2:	f7f7 fb13 	bl	80056dc <HAL_TIM_PWM_ConfigChannel>
 800e0b6:	4603      	mov	r3, r0
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	d004      	beq.n	800e0c6 <MX_TIM3_Init+0xa6>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e0bc:	f240 313b 	movw	r1, #827	; 0x33b
 800e0c0:	4819      	ldr	r0, [pc, #100]	; (800e128 <MX_TIM3_Init+0x108>)
 800e0c2:	f000 fc4d 	bl	800e960 <_Error_Handler>
  }

  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800e0c6:	f107 0314 	add.w	r3, r7, #20
 800e0ca:	2204      	movs	r2, #4
 800e0cc:	4619      	mov	r1, r3
 800e0ce:	4814      	ldr	r0, [pc, #80]	; (800e120 <MX_TIM3_Init+0x100>)
 800e0d0:	f7f7 fb04 	bl	80056dc <HAL_TIM_PWM_ConfigChannel>
 800e0d4:	4603      	mov	r3, r0
 800e0d6:	2b00      	cmp	r3, #0
 800e0d8:	d004      	beq.n	800e0e4 <MX_TIM3_Init+0xc4>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e0da:	f44f 7150 	mov.w	r1, #832	; 0x340
 800e0de:	4812      	ldr	r0, [pc, #72]	; (800e128 <MX_TIM3_Init+0x108>)
 800e0e0:	f000 fc3e 	bl	800e960 <_Error_Handler>
  }

  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800e0e4:	2300      	movs	r3, #0
 800e0e6:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800e0e8:	2301      	movs	r3, #1
 800e0ea:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800e0ec:	2300      	movs	r3, #0
 800e0ee:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 800e0f0:	2300      	movs	r3, #0
 800e0f2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 800e0f4:	1d3b      	adds	r3, r7, #4
 800e0f6:	2208      	movs	r2, #8
 800e0f8:	4619      	mov	r1, r3
 800e0fa:	4809      	ldr	r0, [pc, #36]	; (800e120 <MX_TIM3_Init+0x100>)
 800e0fc:	f7f7 fa51 	bl	80055a2 <HAL_TIM_IC_ConfigChannel>
 800e100:	4603      	mov	r3, r0
 800e102:	2b00      	cmp	r3, #0
 800e104:	d004      	beq.n	800e110 <MX_TIM3_Init+0xf0>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e106:	f240 3149 	movw	r1, #841	; 0x349
 800e10a:	4807      	ldr	r0, [pc, #28]	; (800e128 <MX_TIM3_Init+0x108>)
 800e10c:	f000 fc28 	bl	800e960 <_Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim3);
 800e110:	4803      	ldr	r0, [pc, #12]	; (800e120 <MX_TIM3_Init+0x100>)
 800e112:	f002 fa7b 	bl	801060c <HAL_TIM_MspPostInit>

}
 800e116:	bf00      	nop
 800e118:	3738      	adds	r7, #56	; 0x38
 800e11a:	46bd      	mov	sp, r7
 800e11c:	bd80      	pop	{r7, pc}
 800e11e:	bf00      	nop
 800e120:	20019914 	.word	0x20019914
 800e124:	40000400 	.word	0x40000400
 800e128:	080114f4 	.word	0x080114f4

0800e12c <MX_TIM7_Init>:

/* TIM7 init function */
static void MX_TIM7_Init(void)
{
 800e12c:	b580      	push	{r7, lr}
 800e12e:	b082      	sub	sp, #8
 800e130:	af00      	add	r7, sp, #0

  TIM_MasterConfigTypeDef sMasterConfig;

  htim7.Instance = TIM7;
 800e132:	4b16      	ldr	r3, [pc, #88]	; (800e18c <MX_TIM7_Init+0x60>)
 800e134:	4a16      	ldr	r2, [pc, #88]	; (800e190 <MX_TIM7_Init+0x64>)
 800e136:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 800e138:	4b14      	ldr	r3, [pc, #80]	; (800e18c <MX_TIM7_Init+0x60>)
 800e13a:	2200      	movs	r2, #0
 800e13c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e13e:	4b13      	ldr	r3, [pc, #76]	; (800e18c <MX_TIM7_Init+0x60>)
 800e140:	2200      	movs	r2, #0
 800e142:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 0;
 800e144:	4b11      	ldr	r3, [pc, #68]	; (800e18c <MX_TIM7_Init+0x60>)
 800e146:	2200      	movs	r2, #0
 800e148:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800e14a:	4810      	ldr	r0, [pc, #64]	; (800e18c <MX_TIM7_Init+0x60>)
 800e14c:	f7f6 feea 	bl	8004f24 <HAL_TIM_Base_Init>
 800e150:	4603      	mov	r3, r0
 800e152:	2b00      	cmp	r3, #0
 800e154:	d004      	beq.n	800e160 <MX_TIM7_Init+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e156:	f44f 7157 	mov.w	r1, #860	; 0x35c
 800e15a:	480e      	ldr	r0, [pc, #56]	; (800e194 <MX_TIM7_Init+0x68>)
 800e15c:	f000 fc00 	bl	800e960 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800e160:	2300      	movs	r3, #0
 800e162:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800e164:	2300      	movs	r3, #0
 800e166:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800e168:	463b      	mov	r3, r7
 800e16a:	4619      	mov	r1, r3
 800e16c:	4807      	ldr	r0, [pc, #28]	; (800e18c <MX_TIM7_Init+0x60>)
 800e16e:	f7f8 f9ff 	bl	8006570 <HAL_TIMEx_MasterConfigSynchronization>
 800e172:	4603      	mov	r3, r0
 800e174:	2b00      	cmp	r3, #0
 800e176:	d004      	beq.n	800e182 <MX_TIM7_Init+0x56>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e178:	f240 3163 	movw	r1, #867	; 0x363
 800e17c:	4805      	ldr	r0, [pc, #20]	; (800e194 <MX_TIM7_Init+0x68>)
 800e17e:	f000 fbef 	bl	800e960 <_Error_Handler>
  }

}
 800e182:	bf00      	nop
 800e184:	3708      	adds	r7, #8
 800e186:	46bd      	mov	sp, r7
 800e188:	bd80      	pop	{r7, pc}
 800e18a:	bf00      	nop
 800e18c:	20019ef8 	.word	0x20019ef8
 800e190:	40001400 	.word	0x40001400
 800e194:	080114f4 	.word	0x080114f4

0800e198 <MX_TIM10_Init>:

/* TIM10 init function */
static void MX_TIM10_Init(void)
{
 800e198:	b580      	push	{r7, lr}
 800e19a:	af00      	add	r7, sp, #0

  htim10.Instance = TIM10;
 800e19c:	4b0d      	ldr	r3, [pc, #52]	; (800e1d4 <MX_TIM10_Init+0x3c>)
 800e19e:	4a0e      	ldr	r2, [pc, #56]	; (800e1d8 <MX_TIM10_Init+0x40>)
 800e1a0:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 800e1a2:	4b0c      	ldr	r3, [pc, #48]	; (800e1d4 <MX_TIM10_Init+0x3c>)
 800e1a4:	2200      	movs	r2, #0
 800e1a6:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e1a8:	4b0a      	ldr	r3, [pc, #40]	; (800e1d4 <MX_TIM10_Init+0x3c>)
 800e1aa:	2200      	movs	r2, #0
 800e1ac:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 0;
 800e1ae:	4b09      	ldr	r3, [pc, #36]	; (800e1d4 <MX_TIM10_Init+0x3c>)
 800e1b0:	2200      	movs	r2, #0
 800e1b2:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800e1b4:	4b07      	ldr	r3, [pc, #28]	; (800e1d4 <MX_TIM10_Init+0x3c>)
 800e1b6:	2200      	movs	r2, #0
 800e1b8:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800e1ba:	4806      	ldr	r0, [pc, #24]	; (800e1d4 <MX_TIM10_Init+0x3c>)
 800e1bc:	f7f6 feb2 	bl	8004f24 <HAL_TIM_Base_Init>
 800e1c0:	4603      	mov	r3, r0
 800e1c2:	2b00      	cmp	r3, #0
 800e1c4:	d004      	beq.n	800e1d0 <MX_TIM10_Init+0x38>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e1c6:	f240 3173 	movw	r1, #883	; 0x373
 800e1ca:	4804      	ldr	r0, [pc, #16]	; (800e1dc <MX_TIM10_Init+0x44>)
 800e1cc:	f000 fbc8 	bl	800e960 <_Error_Handler>
  }

}
 800e1d0:	bf00      	nop
 800e1d2:	bd80      	pop	{r7, pc}
 800e1d4:	20019810 	.word	0x20019810
 800e1d8:	40014400 	.word	0x40014400
 800e1dc:	080114f4 	.word	0x080114f4

0800e1e0 <MX_TIM12_Init>:

/* TIM12 init function */
static void MX_TIM12_Init(void)
{
 800e1e0:	b580      	push	{r7, lr}
 800e1e2:	b08a      	sub	sp, #40	; 0x28
 800e1e4:	af00      	add	r7, sp, #0

  TIM_SlaveConfigTypeDef sSlaveConfig;
  TIM_IC_InitTypeDef sConfigIC;

  htim12.Instance = TIM12;
 800e1e6:	4b2f      	ldr	r3, [pc, #188]	; (800e2a4 <MX_TIM12_Init+0xc4>)
 800e1e8:	4a2f      	ldr	r2, [pc, #188]	; (800e2a8 <MX_TIM12_Init+0xc8>)
 800e1ea:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 100;
 800e1ec:	4b2d      	ldr	r3, [pc, #180]	; (800e2a4 <MX_TIM12_Init+0xc4>)
 800e1ee:	2264      	movs	r2, #100	; 0x64
 800e1f0:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e1f2:	4b2c      	ldr	r3, [pc, #176]	; (800e2a4 <MX_TIM12_Init+0xc4>)
 800e1f4:	2200      	movs	r2, #0
 800e1f6:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 800e1f8:	4b2a      	ldr	r3, [pc, #168]	; (800e2a4 <MX_TIM12_Init+0xc4>)
 800e1fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800e1fe:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800e200:	4b28      	ldr	r3, [pc, #160]	; (800e2a4 <MX_TIM12_Init+0xc4>)
 800e202:	2200      	movs	r2, #0
 800e204:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_IC_Init(&htim12) != HAL_OK)
 800e206:	4827      	ldr	r0, [pc, #156]	; (800e2a4 <MX_TIM12_Init+0xc4>)
 800e208:	f7f6 ff32 	bl	8005070 <HAL_TIM_IC_Init>
 800e20c:	4603      	mov	r3, r0
 800e20e:	2b00      	cmp	r3, #0
 800e210:	d004      	beq.n	800e21c <MX_TIM12_Init+0x3c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e212:	f240 3186 	movw	r1, #902	; 0x386
 800e216:	4825      	ldr	r0, [pc, #148]	; (800e2ac <MX_TIM12_Init+0xcc>)
 800e218:	f000 fba2 	bl	800e960 <_Error_Handler>
  }

  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 800e21c:	2304      	movs	r3, #4
 800e21e:	617b      	str	r3, [r7, #20]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 800e220:	2350      	movs	r3, #80	; 0x50
 800e222:	61bb      	str	r3, [r7, #24]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800e224:	2300      	movs	r3, #0
 800e226:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 800e228:	2300      	movs	r3, #0
 800e22a:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerFilter = 0;
 800e22c:	2300      	movs	r3, #0
 800e22e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIM_SlaveConfigSynchronization(&htim12, &sSlaveConfig) != HAL_OK)
 800e230:	f107 0314 	add.w	r3, r7, #20
 800e234:	4619      	mov	r1, r3
 800e236:	481b      	ldr	r0, [pc, #108]	; (800e2a4 <MX_TIM12_Init+0xc4>)
 800e238:	f7f7 fbf1 	bl	8005a1e <HAL_TIM_SlaveConfigSynchronization>
 800e23c:	4603      	mov	r3, r0
 800e23e:	2b00      	cmp	r3, #0
 800e240:	d004      	beq.n	800e24c <MX_TIM12_Init+0x6c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e242:	f44f 7164 	mov.w	r1, #912	; 0x390
 800e246:	4819      	ldr	r0, [pc, #100]	; (800e2ac <MX_TIM12_Init+0xcc>)
 800e248:	f000 fb8a 	bl	800e960 <_Error_Handler>
  }

  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800e24c:	2300      	movs	r3, #0
 800e24e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800e250:	2301      	movs	r3, #1
 800e252:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800e254:	2300      	movs	r3, #0
 800e256:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 800e258:	2300      	movs	r3, #0
 800e25a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim12, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800e25c:	1d3b      	adds	r3, r7, #4
 800e25e:	2200      	movs	r2, #0
 800e260:	4619      	mov	r1, r3
 800e262:	4810      	ldr	r0, [pc, #64]	; (800e2a4 <MX_TIM12_Init+0xc4>)
 800e264:	f7f7 f99d 	bl	80055a2 <HAL_TIM_IC_ConfigChannel>
 800e268:	4603      	mov	r3, r0
 800e26a:	2b00      	cmp	r3, #0
 800e26c:	d004      	beq.n	800e278 <MX_TIM12_Init+0x98>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e26e:	f240 3199 	movw	r1, #921	; 0x399
 800e272:	480e      	ldr	r0, [pc, #56]	; (800e2ac <MX_TIM12_Init+0xcc>)
 800e274:	f000 fb74 	bl	800e960 <_Error_Handler>
  }

  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800e278:	2302      	movs	r3, #2
 800e27a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 800e27c:	2302      	movs	r3, #2
 800e27e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_IC_ConfigChannel(&htim12, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800e280:	1d3b      	adds	r3, r7, #4
 800e282:	2204      	movs	r2, #4
 800e284:	4619      	mov	r1, r3
 800e286:	4807      	ldr	r0, [pc, #28]	; (800e2a4 <MX_TIM12_Init+0xc4>)
 800e288:	f7f7 f98b 	bl	80055a2 <HAL_TIM_IC_ConfigChannel>
 800e28c:	4603      	mov	r3, r0
 800e28e:	2b00      	cmp	r3, #0
 800e290:	d004      	beq.n	800e29c <MX_TIM12_Init+0xbc>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e292:	f44f 7168 	mov.w	r1, #928	; 0x3a0
 800e296:	4805      	ldr	r0, [pc, #20]	; (800e2ac <MX_TIM12_Init+0xcc>)
 800e298:	f000 fb62 	bl	800e960 <_Error_Handler>
  }

}
 800e29c:	bf00      	nop
 800e29e:	3728      	adds	r7, #40	; 0x28
 800e2a0:	46bd      	mov	sp, r7
 800e2a2:	bd80      	pop	{r7, pc}
 800e2a4:	20019eac 	.word	0x20019eac
 800e2a8:	40001800 	.word	0x40001800
 800e2ac:	080114f4 	.word	0x080114f4

0800e2b0 <MX_UART4_Init>:

/* UART4 init function */
static void MX_UART4_Init(void)
{
 800e2b0:	b580      	push	{r7, lr}
 800e2b2:	af00      	add	r7, sp, #0

  huart4.Instance = UART4;
 800e2b4:	4b12      	ldr	r3, [pc, #72]	; (800e300 <MX_UART4_Init+0x50>)
 800e2b6:	4a13      	ldr	r2, [pc, #76]	; (800e304 <MX_UART4_Init+0x54>)
 800e2b8:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 800e2ba:	4b11      	ldr	r3, [pc, #68]	; (800e300 <MX_UART4_Init+0x50>)
 800e2bc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800e2c0:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800e2c2:	4b0f      	ldr	r3, [pc, #60]	; (800e300 <MX_UART4_Init+0x50>)
 800e2c4:	2200      	movs	r2, #0
 800e2c6:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800e2c8:	4b0d      	ldr	r3, [pc, #52]	; (800e300 <MX_UART4_Init+0x50>)
 800e2ca:	2200      	movs	r2, #0
 800e2cc:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800e2ce:	4b0c      	ldr	r3, [pc, #48]	; (800e300 <MX_UART4_Init+0x50>)
 800e2d0:	2200      	movs	r2, #0
 800e2d2:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800e2d4:	4b0a      	ldr	r3, [pc, #40]	; (800e300 <MX_UART4_Init+0x50>)
 800e2d6:	220c      	movs	r2, #12
 800e2d8:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800e2da:	4b09      	ldr	r3, [pc, #36]	; (800e300 <MX_UART4_Init+0x50>)
 800e2dc:	2200      	movs	r2, #0
 800e2de:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800e2e0:	4b07      	ldr	r3, [pc, #28]	; (800e300 <MX_UART4_Init+0x50>)
 800e2e2:	2200      	movs	r2, #0
 800e2e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800e2e6:	4806      	ldr	r0, [pc, #24]	; (800e300 <MX_UART4_Init+0x50>)
 800e2e8:	f7f8 f9f4 	bl	80066d4 <HAL_UART_Init>
 800e2ec:	4603      	mov	r3, r0
 800e2ee:	2b00      	cmp	r3, #0
 800e2f0:	d004      	beq.n	800e2fc <MX_UART4_Init+0x4c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e2f2:	f240 31b3 	movw	r1, #947	; 0x3b3
 800e2f6:	4804      	ldr	r0, [pc, #16]	; (800e308 <MX_UART4_Init+0x58>)
 800e2f8:	f000 fb32 	bl	800e960 <_Error_Handler>
  }

}
 800e2fc:	bf00      	nop
 800e2fe:	bd80      	pop	{r7, pc}
 800e300:	20019d84 	.word	0x20019d84
 800e304:	40004c00 	.word	0x40004c00
 800e308:	080114f4 	.word	0x080114f4

0800e30c <MX_USART1_UART_Init>:

/* USART1 init function */
static void MX_USART1_UART_Init(void)
{
 800e30c:	b580      	push	{r7, lr}
 800e30e:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 800e310:	4b12      	ldr	r3, [pc, #72]	; (800e35c <MX_USART1_UART_Init+0x50>)
 800e312:	4a13      	ldr	r2, [pc, #76]	; (800e360 <MX_USART1_UART_Init+0x54>)
 800e314:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 921600;
 800e316:	4b11      	ldr	r3, [pc, #68]	; (800e35c <MX_USART1_UART_Init+0x50>)
 800e318:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 800e31c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800e31e:	4b0f      	ldr	r3, [pc, #60]	; (800e35c <MX_USART1_UART_Init+0x50>)
 800e320:	2200      	movs	r2, #0
 800e322:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800e324:	4b0d      	ldr	r3, [pc, #52]	; (800e35c <MX_USART1_UART_Init+0x50>)
 800e326:	2200      	movs	r2, #0
 800e328:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800e32a:	4b0c      	ldr	r3, [pc, #48]	; (800e35c <MX_USART1_UART_Init+0x50>)
 800e32c:	2200      	movs	r2, #0
 800e32e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800e330:	4b0a      	ldr	r3, [pc, #40]	; (800e35c <MX_USART1_UART_Init+0x50>)
 800e332:	220c      	movs	r2, #12
 800e334:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800e336:	4b09      	ldr	r3, [pc, #36]	; (800e35c <MX_USART1_UART_Init+0x50>)
 800e338:	2200      	movs	r2, #0
 800e33a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800e33c:	4b07      	ldr	r3, [pc, #28]	; (800e35c <MX_USART1_UART_Init+0x50>)
 800e33e:	2200      	movs	r2, #0
 800e340:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800e342:	4806      	ldr	r0, [pc, #24]	; (800e35c <MX_USART1_UART_Init+0x50>)
 800e344:	f7f8 f9c6 	bl	80066d4 <HAL_UART_Init>
 800e348:	4603      	mov	r3, r0
 800e34a:	2b00      	cmp	r3, #0
 800e34c:	d004      	beq.n	800e358 <MX_USART1_UART_Init+0x4c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e34e:	f240 31c6 	movw	r1, #966	; 0x3c6
 800e352:	4804      	ldr	r0, [pc, #16]	; (800e364 <MX_USART1_UART_Init+0x58>)
 800e354:	f000 fb04 	bl	800e960 <_Error_Handler>
  }

}
 800e358:	bf00      	nop
 800e35a:	bd80      	pop	{r7, pc}
 800e35c:	20019b70 	.word	0x20019b70
 800e360:	40011000 	.word	0x40011000
 800e364:	080114f4 	.word	0x080114f4

0800e368 <MX_USART2_UART_Init>:

/* USART2 init function */
static void MX_USART2_UART_Init(void)
{
 800e368:	b580      	push	{r7, lr}
 800e36a:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 800e36c:	4b12      	ldr	r3, [pc, #72]	; (800e3b8 <MX_USART2_UART_Init+0x50>)
 800e36e:	4a13      	ldr	r2, [pc, #76]	; (800e3bc <MX_USART2_UART_Init+0x54>)
 800e370:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800e372:	4b11      	ldr	r3, [pc, #68]	; (800e3b8 <MX_USART2_UART_Init+0x50>)
 800e374:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800e378:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800e37a:	4b0f      	ldr	r3, [pc, #60]	; (800e3b8 <MX_USART2_UART_Init+0x50>)
 800e37c:	2200      	movs	r2, #0
 800e37e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800e380:	4b0d      	ldr	r3, [pc, #52]	; (800e3b8 <MX_USART2_UART_Init+0x50>)
 800e382:	2200      	movs	r2, #0
 800e384:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800e386:	4b0c      	ldr	r3, [pc, #48]	; (800e3b8 <MX_USART2_UART_Init+0x50>)
 800e388:	2200      	movs	r2, #0
 800e38a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800e38c:	4b0a      	ldr	r3, [pc, #40]	; (800e3b8 <MX_USART2_UART_Init+0x50>)
 800e38e:	220c      	movs	r2, #12
 800e390:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800e392:	4b09      	ldr	r3, [pc, #36]	; (800e3b8 <MX_USART2_UART_Init+0x50>)
 800e394:	2200      	movs	r2, #0
 800e396:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800e398:	4b07      	ldr	r3, [pc, #28]	; (800e3b8 <MX_USART2_UART_Init+0x50>)
 800e39a:	2200      	movs	r2, #0
 800e39c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800e39e:	4806      	ldr	r0, [pc, #24]	; (800e3b8 <MX_USART2_UART_Init+0x50>)
 800e3a0:	f7f8 f998 	bl	80066d4 <HAL_UART_Init>
 800e3a4:	4603      	mov	r3, r0
 800e3a6:	2b00      	cmp	r3, #0
 800e3a8:	d004      	beq.n	800e3b4 <MX_USART2_UART_Init+0x4c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e3aa:	f240 31d9 	movw	r1, #985	; 0x3d9
 800e3ae:	4804      	ldr	r0, [pc, #16]	; (800e3c0 <MX_USART2_UART_Init+0x58>)
 800e3b0:	f000 fad6 	bl	800e960 <_Error_Handler>
  }

}
 800e3b4:	bf00      	nop
 800e3b6:	bd80      	pop	{r7, pc}
 800e3b8:	20019e00 	.word	0x20019e00
 800e3bc:	40004400 	.word	0x40004400
 800e3c0:	080114f4 	.word	0x080114f4

0800e3c4 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 800e3c4:	b580      	push	{r7, lr}
 800e3c6:	b082      	sub	sp, #8
 800e3c8:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800e3ca:	2300      	movs	r3, #0
 800e3cc:	607b      	str	r3, [r7, #4]
 800e3ce:	4a43      	ldr	r2, [pc, #268]	; (800e4dc <MX_DMA_Init+0x118>)
 800e3d0:	4b42      	ldr	r3, [pc, #264]	; (800e4dc <MX_DMA_Init+0x118>)
 800e3d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e3d4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800e3d8:	6313      	str	r3, [r2, #48]	; 0x30
 800e3da:	4b40      	ldr	r3, [pc, #256]	; (800e4dc <MX_DMA_Init+0x118>)
 800e3dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e3de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e3e2:	607b      	str	r3, [r7, #4]
 800e3e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800e3e6:	2300      	movs	r3, #0
 800e3e8:	603b      	str	r3, [r7, #0]
 800e3ea:	4a3c      	ldr	r2, [pc, #240]	; (800e4dc <MX_DMA_Init+0x118>)
 800e3ec:	4b3b      	ldr	r3, [pc, #236]	; (800e4dc <MX_DMA_Init+0x118>)
 800e3ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e3f0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800e3f4:	6313      	str	r3, [r2, #48]	; 0x30
 800e3f6:	4b39      	ldr	r3, [pc, #228]	; (800e4dc <MX_DMA_Init+0x118>)
 800e3f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e3fa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800e3fe:	603b      	str	r3, [r7, #0]
 800e400:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 800e402:	2200      	movs	r2, #0
 800e404:	2105      	movs	r1, #5
 800e406:	200b      	movs	r0, #11
 800e408:	f7f3 fb9b 	bl	8001b42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800e40c:	200b      	movs	r0, #11
 800e40e:	f7f3 fbb4 	bl	8001b7a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 800e412:	2200      	movs	r2, #0
 800e414:	2105      	movs	r1, #5
 800e416:	200d      	movs	r0, #13
 800e418:	f7f3 fb93 	bl	8001b42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 800e41c:	200d      	movs	r0, #13
 800e41e:	f7f3 fbac 	bl	8001b7a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 800e422:	2200      	movs	r2, #0
 800e424:	2105      	movs	r1, #5
 800e426:	200e      	movs	r0, #14
 800e428:	f7f3 fb8b 	bl	8001b42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800e42c:	200e      	movs	r0, #14
 800e42e:	f7f3 fba4 	bl	8001b7a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 800e432:	2200      	movs	r2, #0
 800e434:	2105      	movs	r1, #5
 800e436:	200f      	movs	r0, #15
 800e438:	f7f3 fb83 	bl	8001b42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 800e43c:	200f      	movs	r0, #15
 800e43e:	f7f3 fb9c 	bl	8001b7a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 800e442:	2200      	movs	r2, #0
 800e444:	2105      	movs	r1, #5
 800e446:	2010      	movs	r0, #16
 800e448:	f7f3 fb7b 	bl	8001b42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800e44c:	2010      	movs	r0, #16
 800e44e:	f7f3 fb94 	bl	8001b7a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 800e452:	2200      	movs	r2, #0
 800e454:	2105      	movs	r1, #5
 800e456:	2011      	movs	r0, #17
 800e458:	f7f3 fb73 	bl	8001b42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 800e45c:	2011      	movs	r0, #17
 800e45e:	f7f3 fb8c 	bl	8001b7a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 5, 0);
 800e462:	2200      	movs	r2, #0
 800e464:	2105      	movs	r1, #5
 800e466:	202f      	movs	r0, #47	; 0x2f
 800e468:	f7f3 fb6b 	bl	8001b42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 800e46c:	202f      	movs	r0, #47	; 0x2f
 800e46e:	f7f3 fb84 	bl	8001b7a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 800e472:	2200      	movs	r2, #0
 800e474:	2105      	movs	r1, #5
 800e476:	2038      	movs	r0, #56	; 0x38
 800e478:	f7f3 fb63 	bl	8001b42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800e47c:	2038      	movs	r0, #56	; 0x38
 800e47e:	f7f3 fb7c 	bl	8001b7a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 800e482:	2200      	movs	r2, #0
 800e484:	2105      	movs	r1, #5
 800e486:	2039      	movs	r0, #57	; 0x39
 800e488:	f7f3 fb5b 	bl	8001b42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 800e48c:	2039      	movs	r0, #57	; 0x39
 800e48e:	f7f3 fb74 	bl	8001b7a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 800e492:	2200      	movs	r2, #0
 800e494:	2105      	movs	r1, #5
 800e496:	203a      	movs	r0, #58	; 0x3a
 800e498:	f7f3 fb53 	bl	8001b42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800e49c:	203a      	movs	r0, #58	; 0x3a
 800e49e:	f7f3 fb6c 	bl	8001b7a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 800e4a2:	2200      	movs	r2, #0
 800e4a4:	2105      	movs	r1, #5
 800e4a6:	203b      	movs	r0, #59	; 0x3b
 800e4a8:	f7f3 fb4b 	bl	8001b42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800e4ac:	203b      	movs	r0, #59	; 0x3b
 800e4ae:	f7f3 fb64 	bl	8001b7a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 5, 0);
 800e4b2:	2200      	movs	r2, #0
 800e4b4:	2105      	movs	r1, #5
 800e4b6:	2044      	movs	r0, #68	; 0x44
 800e4b8:	f7f3 fb43 	bl	8001b42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 800e4bc:	2044      	movs	r0, #68	; 0x44
 800e4be:	f7f3 fb5c 	bl	8001b7a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 800e4c2:	2200      	movs	r2, #0
 800e4c4:	2105      	movs	r1, #5
 800e4c6:	2046      	movs	r0, #70	; 0x46
 800e4c8:	f7f3 fb3b 	bl	8001b42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 800e4cc:	2046      	movs	r0, #70	; 0x46
 800e4ce:	f7f3 fb54 	bl	8001b7a <HAL_NVIC_EnableIRQ>

}
 800e4d2:	bf00      	nop
 800e4d4:	3708      	adds	r7, #8
 800e4d6:	46bd      	mov	sp, r7
 800e4d8:	bd80      	pop	{r7, pc}
 800e4da:	bf00      	nop
 800e4dc:	40023800 	.word	0x40023800

0800e4e0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
static void MX_GPIO_Init(void)
{
 800e4e0:	b580      	push	{r7, lr}
 800e4e2:	b08a      	sub	sp, #40	; 0x28
 800e4e4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800e4e6:	2300      	movs	r3, #0
 800e4e8:	613b      	str	r3, [r7, #16]
 800e4ea:	4a5c      	ldr	r2, [pc, #368]	; (800e65c <MX_GPIO_Init+0x17c>)
 800e4ec:	4b5b      	ldr	r3, [pc, #364]	; (800e65c <MX_GPIO_Init+0x17c>)
 800e4ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e4f0:	f043 0304 	orr.w	r3, r3, #4
 800e4f4:	6313      	str	r3, [r2, #48]	; 0x30
 800e4f6:	4b59      	ldr	r3, [pc, #356]	; (800e65c <MX_GPIO_Init+0x17c>)
 800e4f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e4fa:	f003 0304 	and.w	r3, r3, #4
 800e4fe:	613b      	str	r3, [r7, #16]
 800e500:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800e502:	2300      	movs	r3, #0
 800e504:	60fb      	str	r3, [r7, #12]
 800e506:	4a55      	ldr	r2, [pc, #340]	; (800e65c <MX_GPIO_Init+0x17c>)
 800e508:	4b54      	ldr	r3, [pc, #336]	; (800e65c <MX_GPIO_Init+0x17c>)
 800e50a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e50c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e510:	6313      	str	r3, [r2, #48]	; 0x30
 800e512:	4b52      	ldr	r3, [pc, #328]	; (800e65c <MX_GPIO_Init+0x17c>)
 800e514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e516:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e51a:	60fb      	str	r3, [r7, #12]
 800e51c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800e51e:	2300      	movs	r3, #0
 800e520:	60bb      	str	r3, [r7, #8]
 800e522:	4a4e      	ldr	r2, [pc, #312]	; (800e65c <MX_GPIO_Init+0x17c>)
 800e524:	4b4d      	ldr	r3, [pc, #308]	; (800e65c <MX_GPIO_Init+0x17c>)
 800e526:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e528:	f043 0301 	orr.w	r3, r3, #1
 800e52c:	6313      	str	r3, [r2, #48]	; 0x30
 800e52e:	4b4b      	ldr	r3, [pc, #300]	; (800e65c <MX_GPIO_Init+0x17c>)
 800e530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e532:	f003 0301 	and.w	r3, r3, #1
 800e536:	60bb      	str	r3, [r7, #8]
 800e538:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800e53a:	2300      	movs	r3, #0
 800e53c:	607b      	str	r3, [r7, #4]
 800e53e:	4a47      	ldr	r2, [pc, #284]	; (800e65c <MX_GPIO_Init+0x17c>)
 800e540:	4b46      	ldr	r3, [pc, #280]	; (800e65c <MX_GPIO_Init+0x17c>)
 800e542:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e544:	f043 0302 	orr.w	r3, r3, #2
 800e548:	6313      	str	r3, [r2, #48]	; 0x30
 800e54a:	4b44      	ldr	r3, [pc, #272]	; (800e65c <MX_GPIO_Init+0x17c>)
 800e54c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e54e:	f003 0302 	and.w	r3, r3, #2
 800e552:	607b      	str	r3, [r7, #4]
 800e554:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800e556:	2300      	movs	r3, #0
 800e558:	603b      	str	r3, [r7, #0]
 800e55a:	4a40      	ldr	r2, [pc, #256]	; (800e65c <MX_GPIO_Init+0x17c>)
 800e55c:	4b3f      	ldr	r3, [pc, #252]	; (800e65c <MX_GPIO_Init+0x17c>)
 800e55e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e560:	f043 0308 	orr.w	r3, r3, #8
 800e564:	6313      	str	r3, [r2, #48]	; 0x30
 800e566:	4b3d      	ldr	r3, [pc, #244]	; (800e65c <MX_GPIO_Init+0x17c>)
 800e568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e56a:	f003 0308 	and.w	r3, r3, #8
 800e56e:	603b      	str	r3, [r7, #0]
 800e570:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800e572:	2200      	movs	r2, #0
 800e574:	2120      	movs	r1, #32
 800e576:	483a      	ldr	r0, [pc, #232]	; (800e660 <MX_GPIO_Init+0x180>)
 800e578:	f7f4 f878 	bl	800266c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VonalGetData_GPIO_Port, VonalGetData_Pin, GPIO_PIN_RESET);
 800e57c:	2200      	movs	r2, #0
 800e57e:	2120      	movs	r1, #32
 800e580:	4838      	ldr	r0, [pc, #224]	; (800e664 <MX_GPIO_Init+0x184>)
 800e582:	f7f4 f873 	bl	800266c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Vonal_NSS_GPIO_Port, Vonal_NSS_Pin, GPIO_PIN_SET);
 800e586:	2201      	movs	r2, #1
 800e588:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800e58c:	4834      	ldr	r0, [pc, #208]	; (800e660 <MX_GPIO_Init+0x180>)
 800e58e:	f7f4 f86d 	bl	800266c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800e592:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800e596:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800e598:	4b33      	ldr	r3, [pc, #204]	; (800e668 <MX_GPIO_Init+0x188>)
 800e59a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e59c:	2300      	movs	r3, #0
 800e59e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800e5a0:	f107 0314 	add.w	r3, r7, #20
 800e5a4:	4619      	mov	r1, r3
 800e5a6:	482f      	ldr	r0, [pc, #188]	; (800e664 <MX_GPIO_Init+0x184>)
 800e5a8:	f7f3 feb6 	bl	8002318 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800e5ac:	2320      	movs	r3, #32
 800e5ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e5b0:	2301      	movs	r3, #1
 800e5b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e5b4:	2300      	movs	r3, #0
 800e5b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e5b8:	2300      	movs	r3, #0
 800e5ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800e5bc:	f107 0314 	add.w	r3, r7, #20
 800e5c0:	4619      	mov	r1, r3
 800e5c2:	4827      	ldr	r0, [pc, #156]	; (800e660 <MX_GPIO_Init+0x180>)
 800e5c4:	f7f3 fea8 	bl	8002318 <HAL_GPIO_Init>

  /*Configure GPIO pin : VonalGetData_Pin */
  GPIO_InitStruct.Pin = VonalGetData_Pin;
 800e5c8:	2320      	movs	r3, #32
 800e5ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e5cc:	2301      	movs	r3, #1
 800e5ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e5d0:	2300      	movs	r3, #0
 800e5d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e5d4:	2300      	movs	r3, #0
 800e5d6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VonalGetData_GPIO_Port, &GPIO_InitStruct);
 800e5d8:	f107 0314 	add.w	r3, r7, #20
 800e5dc:	4619      	mov	r1, r3
 800e5de:	4821      	ldr	r0, [pc, #132]	; (800e664 <MX_GPIO_Init+0x184>)
 800e5e0:	f7f3 fe9a 	bl	8002318 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 800e5e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e5e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800e5ea:	4b20      	ldr	r3, [pc, #128]	; (800e66c <MX_GPIO_Init+0x18c>)
 800e5ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e5ee:	2300      	movs	r3, #0
 800e5f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e5f2:	f107 0314 	add.w	r3, r7, #20
 800e5f6:	4619      	mov	r1, r3
 800e5f8:	481d      	ldr	r0, [pc, #116]	; (800e670 <MX_GPIO_Init+0x190>)
 800e5fa:	f7f3 fe8d 	bl	8002318 <HAL_GPIO_Init>

  /*Configure GPIO pin : Vonal_NSS_Pin */
  GPIO_InitStruct.Pin = Vonal_NSS_Pin;
 800e5fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e602:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e604:	2301      	movs	r3, #1
 800e606:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e608:	2300      	movs	r3, #0
 800e60a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e60c:	2303      	movs	r3, #3
 800e60e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Vonal_NSS_GPIO_Port, &GPIO_InitStruct);
 800e610:	f107 0314 	add.w	r3, r7, #20
 800e614:	4619      	mov	r1, r3
 800e616:	4812      	ldr	r0, [pc, #72]	; (800e660 <MX_GPIO_Init+0x180>)
 800e618:	f7f3 fe7e 	bl	8002318 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800e61c:	2304      	movs	r3, #4
 800e61e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800e620:	4b12      	ldr	r3, [pc, #72]	; (800e66c <MX_GPIO_Init+0x18c>)
 800e622:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e624:	2300      	movs	r3, #0
 800e626:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800e628:	f107 0314 	add.w	r3, r7, #20
 800e62c:	4619      	mov	r1, r3
 800e62e:	4811      	ldr	r0, [pc, #68]	; (800e674 <MX_GPIO_Init+0x194>)
 800e630:	f7f3 fe72 	bl	8002318 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 800e634:	2200      	movs	r2, #0
 800e636:	2105      	movs	r1, #5
 800e638:	2008      	movs	r0, #8
 800e63a:	f7f3 fa82 	bl	8001b42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800e63e:	2008      	movs	r0, #8
 800e640:	f7f3 fa9b 	bl	8001b7a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800e644:	2200      	movs	r2, #0
 800e646:	2105      	movs	r1, #5
 800e648:	2028      	movs	r0, #40	; 0x28
 800e64a:	f7f3 fa7a 	bl	8001b42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800e64e:	2028      	movs	r0, #40	; 0x28
 800e650:	f7f3 fa93 	bl	8001b7a <HAL_NVIC_EnableIRQ>

}
 800e654:	bf00      	nop
 800e656:	3728      	adds	r7, #40	; 0x28
 800e658:	46bd      	mov	sp, r7
 800e65a:	bd80      	pop	{r7, pc}
 800e65c:	40023800 	.word	0x40023800
 800e660:	40020000 	.word	0x40020000
 800e664:	40020800 	.word	0x40020800
 800e668:	10210000 	.word	0x10210000
 800e66c:	10110000 	.word	0x10110000
 800e670:	40020400 	.word	0x40020400
 800e674:	40020c00 	.word	0x40020c00

0800e678 <TimerCallback>:

/* USER CODE BEGIN 4 */
void TimerCallback(TimerHandle_t xTimer )
{
 800e678:	b580      	push	{r7, lr}
 800e67a:	b084      	sub	sp, #16
 800e67c:	af00      	add	r7, sp, #0
 800e67e:	6078      	str	r0, [r7, #4]

	/* Optionally do something if the pxTimer parameter is NULL. */
	configASSERT( xTimer );
 800e680:	687b      	ldr	r3, [r7, #4]
 800e682:	2b00      	cmp	r3, #0
 800e684:	d109      	bne.n	800e69a <TimerCallback+0x22>
 800e686:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e68a:	f383 8811 	msr	BASEPRI, r3
 800e68e:	f3bf 8f6f 	isb	sy
 800e692:	f3bf 8f4f 	dsb	sy
 800e696:	60bb      	str	r3, [r7, #8]
 800e698:	e7fe      	b.n	800e698 <TimerCallback+0x20>

	uint32_t timID =  ( uint32_t ) pvTimerGetTimerID( xTimer );
 800e69a:	6878      	ldr	r0, [r7, #4]
 800e69c:	f7fc f8a8 	bl	800a7f0 <pvTimerGetTimerID>
 800e6a0:	4603      	mov	r3, r0
 800e6a2:	60fb      	str	r3, [r7, #12]

	CarCounterTimerElapsedFlag = 1;
 800e6a4:	4b03      	ldr	r3, [pc, #12]	; (800e6b4 <TimerCallback+0x3c>)
 800e6a6:	2201      	movs	r2, #1
 800e6a8:	601a      	str	r2, [r3, #0]
}
 800e6aa:	bf00      	nop
 800e6ac:	3710      	adds	r7, #16
 800e6ae:	46bd      	mov	sp, r7
 800e6b0:	bd80      	pop	{r7, pc}
 800e6b2:	bf00      	nop
 800e6b4:	20018b1c 	.word	0x20018b1c

0800e6b8 <InitTimers>:

void InitTimers()
{
 800e6b8:	b590      	push	{r4, r7, lr}
 800e6ba:	b085      	sub	sp, #20
 800e6bc:	af02      	add	r7, sp, #8
 /* Create then start some timers.  Starting the timers before
	 the RTOS scheduler has been started means the timers will start
	 running immediately that the RTOS scheduler starts. */
	 for( int x = 0; x < NUM_OF_TIMERS; x++ )
 800e6be:	2300      	movs	r3, #0
 800e6c0:	607b      	str	r3, [r7, #4]
 800e6c2:	e024      	b.n	800e70e <InitTimers+0x56>
	 {
		 xTimers[x] = xTimerCreate
 800e6c4:	4b15      	ldr	r3, [pc, #84]	; (800e71c <InitTimers+0x64>)
 800e6c6:	9300      	str	r3, [sp, #0]
 800e6c8:	2300      	movs	r3, #0
 800e6ca:	2200      	movs	r2, #0
 800e6cc:	f242 7110 	movw	r1, #10000	; 0x2710
 800e6d0:	4813      	ldr	r0, [pc, #76]	; (800e720 <InitTimers+0x68>)
 800e6d2:	f7fb fd8d 	bl	800a1f0 <xTimerCreate>
 800e6d6:	4601      	mov	r1, r0
 800e6d8:	4a12      	ldr	r2, [pc, #72]	; (800e724 <InitTimers+0x6c>)
 800e6da:	687b      	ldr	r3, [r7, #4]
 800e6dc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			 /* Each timer calls the same callback when
			 it expires. */
			 TimerCallback
		   );

		 if( xTimers[ x ] == NULL )
 800e6e0:	4a10      	ldr	r2, [pc, #64]	; (800e724 <InitTimers+0x6c>)
 800e6e2:	687b      	ldr	r3, [r7, #4]
 800e6e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e6e8:	2b00      	cmp	r3, #0
 800e6ea:	d00d      	beq.n	800e708 <InitTimers+0x50>
		 else
		 {
			 /* Start the timer.  No block time is specified, and
			 even if one was it would be ignored because the RTOS
			 scheduler has not yet been started. */
			 if( xTimerStart( xTimers[ x ], 0 ) != pdPASS )
 800e6ec:	4a0d      	ldr	r2, [pc, #52]	; (800e724 <InitTimers+0x6c>)
 800e6ee:	687b      	ldr	r3, [r7, #4]
 800e6f0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800e6f4:	f7fa ffd2 	bl	800969c <xTaskGetTickCount>
 800e6f8:	4602      	mov	r2, r0
 800e6fa:	2300      	movs	r3, #0
 800e6fc:	9300      	str	r3, [sp, #0]
 800e6fe:	2300      	movs	r3, #0
 800e700:	2101      	movs	r1, #1
 800e702:	4620      	mov	r0, r4
 800e704:	f7fb fdc2 	bl	800a28c <xTimerGenericCommand>
	 for( int x = 0; x < NUM_OF_TIMERS; x++ )
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	3301      	adds	r3, #1
 800e70c:	607b      	str	r3, [r7, #4]
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	2b00      	cmp	r3, #0
 800e712:	ddd7      	ble.n	800e6c4 <InitTimers+0xc>
				 /* The timer could not be set into the Active
				 state. */
			 }
		 }
	 }
}
 800e714:	bf00      	nop
 800e716:	370c      	adds	r7, #12
 800e718:	46bd      	mov	sp, r7
 800e71a:	bd90      	pop	{r4, r7, pc}
 800e71c:	0800e679 	.word	0x0800e679
 800e720:	08011504 	.word	0x08011504
 800e724:	20019bb0 	.word	0x20019bb0

0800e728 <InitTask>:
	}

}

void InitTask(void const * argument)
{
 800e728:	b580      	push	{r7, lr}
 800e72a:	b082      	sub	sp, #8
 800e72c:	af00      	add	r7, sp, #0
 800e72e:	6078      	str	r0, [r7, #4]
	while(1)
	{
		Semaphore_ADC_batteries = xSemaphoreCreateBinary();
 800e730:	2203      	movs	r2, #3
 800e732:	2100      	movs	r1, #0
 800e734:	2001      	movs	r0, #1
 800e736:	f7f9 fe53 	bl	80083e0 <xQueueGenericCreate>
 800e73a:	4602      	mov	r2, r0
 800e73c:	4b61      	ldr	r3, [pc, #388]	; (800e8c4 <InitTask+0x19c>)
 800e73e:	601a      	str	r2, [r3, #0]
		Semaphore_linesensor_ready = xSemaphoreCreateBinary();
 800e740:	2203      	movs	r2, #3
 800e742:	2100      	movs	r1, #0
 800e744:	2001      	movs	r0, #1
 800e746:	f7f9 fe4b 	bl	80083e0 <xQueueGenericCreate>
 800e74a:	4602      	mov	r2, r0
 800e74c:	4b5e      	ldr	r3, [pc, #376]	; (800e8c8 <InitTask+0x1a0>)
 800e74e:	601a      	str	r2, [r3, #0]
		Semaphore_SPI_vonal_buffer = xSemaphoreCreateBinary();
 800e750:	2203      	movs	r2, #3
 800e752:	2100      	movs	r1, #0
 800e754:	2001      	movs	r0, #1
 800e756:	f7f9 fe43 	bl	80083e0 <xQueueGenericCreate>
 800e75a:	4602      	mov	r2, r0
 800e75c:	4b5b      	ldr	r3, [pc, #364]	; (800e8cc <InitTask+0x1a4>)
 800e75e:	601a      	str	r2, [r3, #0]
		Semaphore_ADC_dist_sensors = xSemaphoreCreateBinary();
 800e760:	2203      	movs	r2, #3
 800e762:	2100      	movs	r1, #0
 800e764:	2001      	movs	r0, #1
 800e766:	f7f9 fe3b 	bl	80083e0 <xQueueGenericCreate>
 800e76a:	4602      	mov	r2, r0
 800e76c:	4b58      	ldr	r3, [pc, #352]	; (800e8d0 <InitTask+0x1a8>)
 800e76e:	601a      	str	r2, [r3, #0]
		Semaphore_ADC_motor_curr = xSemaphoreCreateBinary();
 800e770:	2203      	movs	r2, #3
 800e772:	2100      	movs	r1, #0
 800e774:	2001      	movs	r0, #1
 800e776:	f7f9 fe33 	bl	80083e0 <xQueueGenericCreate>
 800e77a:	4602      	mov	r2, r0
 800e77c:	4b55      	ldr	r3, [pc, #340]	; (800e8d4 <InitTask+0x1ac>)
 800e77e:	601a      	str	r2, [r3, #0]
		Semaphore_MEMS_ready = xSemaphoreCreateBinary();
 800e780:	2203      	movs	r2, #3
 800e782:	2100      	movs	r1, #0
 800e784:	2001      	movs	r0, #1
 800e786:	f7f9 fe2b 	bl	80083e0 <xQueueGenericCreate>
 800e78a:	4602      	mov	r2, r0
 800e78c:	4b52      	ldr	r3, [pc, #328]	; (800e8d8 <InitTask+0x1b0>)
 800e78e:	601a      	str	r2, [r3, #0]
		Semaphore_Uthossz_Achieved  = xSemaphoreCreateBinary();
 800e790:	2203      	movs	r2, #3
 800e792:	2100      	movs	r1, #0
 800e794:	2001      	movs	r0, #1
 800e796:	f7f9 fe23 	bl	80083e0 <xQueueGenericCreate>
 800e79a:	4602      	mov	r2, r0
 800e79c:	4b4f      	ldr	r3, [pc, #316]	; (800e8dc <InitTask+0x1b4>)
 800e79e:	601a      	str	r2, [r3, #0]
		Eventgroup_inputCaptures = xEventGroupCreate();
 800e7a0:	f7f8 ff48 	bl	8007634 <xEventGroupCreate>
 800e7a4:	4602      	mov	r2, r0
 800e7a6:	4b4e      	ldr	r3, [pc, #312]	; (800e8e0 <InitTask+0x1b8>)
 800e7a8:	601a      	str	r2, [r3, #0]
		Eventgroup_Triggers = xEventGroupCreate();
 800e7aa:	f7f8 ff43 	bl	8007634 <xEventGroupCreate>
 800e7ae:	4602      	mov	r2, r0
 800e7b0:	4b4c      	ldr	r3, [pc, #304]	; (800e8e4 <InitTask+0x1bc>)
 800e7b2:	601a      	str	r2, [r3, #0]

		BluetoothInit(&huart1);
 800e7b4:	484c      	ldr	r0, [pc, #304]	; (800e8e8 <InitTask+0x1c0>)
 800e7b6:	f7fc fd0d 	bl	800b1d4 <BluetoothInit>
		LineInit(&hspi3);
 800e7ba:	484c      	ldr	r0, [pc, #304]	; (800e8ec <InitTask+0x1c4>)
 800e7bc:	f7fe fbb0 	bl	800cf20 <LineInit>
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800e7c0:	2100      	movs	r1, #0
 800e7c2:	484b      	ldr	r0, [pc, #300]	; (800e8f0 <InitTask+0x1c8>)
 800e7c4:	f7f6 fc20 	bl	8005008 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800e7c8:	2100      	movs	r1, #0
 800e7ca:	484a      	ldr	r0, [pc, #296]	; (800e8f4 <InitTask+0x1cc>)
 800e7cc:	f7f6 fc1c 	bl	8005008 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800e7d0:	2104      	movs	r1, #4
 800e7d2:	4848      	ldr	r0, [pc, #288]	; (800e8f4 <InitTask+0x1cc>)
 800e7d4:	f7f6 fc18 	bl	8005008 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 800e7d8:	210c      	movs	r1, #12
 800e7da:	4845      	ldr	r0, [pc, #276]	; (800e8f0 <InitTask+0x1c8>)
 800e7dc:	f7f6 fc14 	bl	8005008 <HAL_TIM_PWM_Start>
		HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL);
 800e7e0:	2118      	movs	r1, #24
 800e7e2:	4845      	ldr	r0, [pc, #276]	; (800e8f8 <InitTask+0x1d0>)
 800e7e4:	f7f6 fd7e 	bl	80052e4 <HAL_TIM_Encoder_Start_IT>
		//HAL_TIM_IC_Start(&htim4 , TIM_CHANNEL_1);	//RC-PWM fogadsa
		//HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_2);		//RC-PWM fogadsa
		HAL_TIM_IC_Start(&htim12 , TIM_CHANNEL_1);	//RC-PWM fogadsa
 800e7e8:	2100      	movs	r1, #0
 800e7ea:	4844      	ldr	r0, [pc, #272]	; (800e8fc <InitTask+0x1d4>)
 800e7ec:	f7f6 fc6b 	bl	80050c6 <HAL_TIM_IC_Start>
		HAL_TIM_IC_Start_IT(&htim12, TIM_CHANNEL_2);		//RC-PWM fogadsa
 800e7f0:	2104      	movs	r1, #4
 800e7f2:	4842      	ldr	r0, [pc, #264]	; (800e8fc <InitTask+0x1d4>)
 800e7f4:	f7f6 fc80 	bl	80050f8 <HAL_TIM_IC_Start_IT>
		//HAL_TIM_IC_Start_IT(&htim8, TIM_CHANNEL_3);
		osDelay(500);
 800e7f8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800e7fc:	f7f8 fecc 	bl	8007598 <osDelay>
		osThreadResume(LineDataTaskHandle);
 800e800:	4b3f      	ldr	r3, [pc, #252]	; (800e900 <InitTask+0x1d8>)
 800e802:	681b      	ldr	r3, [r3, #0]
 800e804:	4618      	mov	r0, r3
 800e806:	f7f8 fef3 	bl	80075f0 <osThreadResume>
		osThreadResume(SendBTTaskHandle);
 800e80a:	4b3e      	ldr	r3, [pc, #248]	; (800e904 <InitTask+0x1dc>)
 800e80c:	681b      	ldr	r3, [r3, #0]
 800e80e:	4618      	mov	r0, r3
 800e810:	f7f8 feee 	bl	80075f0 <osThreadResume>
		osThreadResume(DetectTaskHandle);
 800e814:	4b3c      	ldr	r3, [pc, #240]	; (800e908 <InitTask+0x1e0>)
 800e816:	681b      	ldr	r3, [r3, #0]
 800e818:	4618      	mov	r0, r3
 800e81a:	f7f8 fee9 	bl	80075f0 <osThreadResume>
		osThreadResume(defaultTaskHandle);
 800e81e:	4b3b      	ldr	r3, [pc, #236]	; (800e90c <InitTask+0x1e4>)
 800e820:	681b      	ldr	r3, [r3, #0]
 800e822:	4618      	mov	r0, r3
 800e824:	f7f8 fee4 	bl	80075f0 <osThreadResume>
		osThreadResume(RemotecontrolTaskHandle);
 800e828:	4b39      	ldr	r3, [pc, #228]	; (800e910 <InitTask+0x1e8>)
 800e82a:	681b      	ldr	r3, [r3, #0]
 800e82c:	4618      	mov	r0, r3
 800e82e:	f7f8 fedf 	bl	80075f0 <osThreadResume>
		osThreadResume(CheckBatteriesTaskHandle);
 800e832:	4b38      	ldr	r3, [pc, #224]	; (800e914 <InitTask+0x1ec>)
 800e834:	681b      	ldr	r3, [r3, #0]
 800e836:	4618      	mov	r0, r3
 800e838:	f7f8 feda 	bl	80075f0 <osThreadResume>
		osThreadResume(ReadDistanceSensorsTaskHandle);
 800e83c:	4b36      	ldr	r3, [pc, #216]	; (800e918 <InitTask+0x1f0>)
 800e83e:	681b      	ldr	r3, [r3, #0]
 800e840:	4618      	mov	r0, r3
 800e842:	f7f8 fed5 	bl	80075f0 <osThreadResume>
		osThreadResume(ReadMotorCurrentTaskHandle);
 800e846:	4b35      	ldr	r3, [pc, #212]	; (800e91c <InitTask+0x1f4>)
 800e848:	681b      	ldr	r3, [r3, #0]
 800e84a:	4618      	mov	r0, r3
 800e84c:	f7f8 fed0 	bl	80075f0 <osThreadResume>
		osThreadResume(InfraReceiveTaskHandle);
 800e850:	4b33      	ldr	r3, [pc, #204]	; (800e920 <InitTask+0x1f8>)
 800e852:	681b      	ldr	r3, [r3, #0]
 800e854:	4618      	mov	r0, r3
 800e856:	f7f8 fecb 	bl	80075f0 <osThreadResume>
		//osThreadResume(ReadMEMSTaskHandle);
		osThreadResume(SpeedControllerTaskHandle);
 800e85a:	4b32      	ldr	r3, [pc, #200]	; (800e924 <InitTask+0x1fc>)
 800e85c:	681b      	ldr	r3, [r3, #0]
 800e85e:	4618      	mov	r0, r3
 800e860:	f7f8 fec6 	bl	80075f0 <osThreadResume>
		osThreadResume(UthosszTaskHandle);
 800e864:	4b30      	ldr	r3, [pc, #192]	; (800e928 <InitTask+0x200>)
 800e866:	681b      	ldr	r3, [r3, #0]
 800e868:	4618      	mov	r0, r3
 800e86a:	f7f8 fec1 	bl	80075f0 <osThreadResume>
		osThreadResume(SteeringStateSpaceControllerHandle);
 800e86e:	4b2f      	ldr	r3, [pc, #188]	; (800e92c <InitTask+0x204>)
 800e870:	681b      	ldr	r3, [r3, #0]
 800e872:	4618      	mov	r0, r3
 800e874:	f7f8 febc 	bl	80075f0 <osThreadResume>
		osThreadResume(ServoSetterTaskHandle);
 800e878:	4b2d      	ldr	r3, [pc, #180]	; (800e930 <InitTask+0x208>)
 800e87a:	681b      	ldr	r3, [r3, #0]
 800e87c:	4618      	mov	r0, r3
 800e87e:	f7f8 feb7 	bl	80075f0 <osThreadResume>
		osThreadResume(LineDetectorTaskHandle);
 800e882:	4b2c      	ldr	r3, [pc, #176]	; (800e934 <InitTask+0x20c>)
 800e884:	681b      	ldr	r3, [r3, #0]
 800e886:	4618      	mov	r0, r3
 800e888:	f7f8 feb2 	bl	80075f0 <osThreadResume>
		osThreadResume(StateMachineTaskHandle);
 800e88c:	4b2a      	ldr	r3, [pc, #168]	; (800e938 <InitTask+0x210>)
 800e88e:	681b      	ldr	r3, [r3, #0]
 800e890:	4618      	mov	r0, r3
 800e892:	f7f8 fead 	bl	80075f0 <osThreadResume>
		//osThreadResume(ControllerTaskHandle);
		osThreadResume(CarTrackerTaskHandle);
 800e896:	4b29      	ldr	r3, [pc, #164]	; (800e93c <InitTask+0x214>)
 800e898:	681b      	ldr	r3, [r3, #0]
 800e89a:	4618      	mov	r0, r3
 800e89c:	f7f8 fea8 	bl	80075f0 <osThreadResume>
		osThreadResume(HMITaskHandle);
 800e8a0:	4b27      	ldr	r3, [pc, #156]	; (800e940 <InitTask+0x218>)
 800e8a2:	681b      	ldr	r3, [r3, #0]
 800e8a4:	4618      	mov	r0, r3
 800e8a6:	f7f8 fea3 	bl	80075f0 <osThreadResume>
		BluetoothReceive();
 800e8aa:	f7fc fcc7 	bl	800b23c <BluetoothReceive>
		HMIReceive();
 800e8ae:	f7fe f8c7 	bl	800ca40 <HMIReceive>
		StarterInit();
 800e8b2:	f000 fc23 	bl	800f0fc <StarterInit>
		RpiListen();
 800e8b6:	f000 fb6f 	bl	800ef98 <RpiListen>
		//SetTasks();
		osThreadTerminate(NULL);
 800e8ba:	2000      	movs	r0, #0
 800e8bc:	f7f8 fe60 	bl	8007580 <osThreadTerminate>
		Semaphore_ADC_batteries = xSemaphoreCreateBinary();
 800e8c0:	e736      	b.n	800e730 <InitTask+0x8>
 800e8c2:	bf00      	nop
 800e8c4:	20019700 	.word	0x20019700
 800e8c8:	20019b68 	.word	0x20019b68
 800e8cc:	20019ef4 	.word	0x20019ef4
 800e8d0:	20019a10 	.word	0x20019a10
 800e8d4:	2001963c 	.word	0x2001963c
 800e8d8:	200199ac 	.word	0x200199ac
 800e8dc:	20019e44 	.word	0x20019e44
 800e8e0:	20019ee8 	.word	0x20019ee8
 800e8e4:	20019910 	.word	0x20019910
 800e8e8:	20019b70 	.word	0x20019b70
 800e8ec:	20019954 	.word	0x20019954
 800e8f0:	20019cdc 	.word	0x20019cdc
 800e8f4:	20019914 	.word	0x20019914
 800e8f8:	20019dc4 	.word	0x20019dc4
 800e8fc:	20019eac 	.word	0x20019eac
 800e900:	200196fc 	.word	0x200196fc
 800e904:	200197b4 	.word	0x200197b4
 800e908:	20019abc 	.word	0x20019abc
 800e90c:	200196a0 	.word	0x200196a0
 800e910:	20019d18 	.word	0x20019d18
 800e914:	20019f98 	.word	0x20019f98
 800e918:	20019bb8 	.word	0x20019bb8
 800e91c:	20019d7c 	.word	0x20019d7c
 800e920:	20019ef0 	.word	0x20019ef0
 800e924:	20019d80 	.word	0x20019d80
 800e928:	20019bb4 	.word	0x20019bb4
 800e92c:	200197b0 	.word	0x200197b0
 800e930:	20019e48 	.word	0x20019e48
 800e934:	20019e40 	.word	0x20019e40
 800e938:	20019704 	.word	0x20019704
 800e93c:	20019eec 	.word	0x20019eec
 800e940:	20019950 	.word	0x20019950

0800e944 <StartDefaultTask>:

/* USER CODE END 4 */

/* StartDefaultTask function */
void StartDefaultTask(void const * argument)
{
 800e944:	b580      	push	{r7, lr}
 800e946:	b082      	sub	sp, #8
 800e948:	af00      	add	r7, sp, #0
 800e94a:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);		//three short
 800e94c:	2120      	movs	r1, #32
 800e94e:	4803      	ldr	r0, [pc, #12]	; (800e95c <StartDefaultTask+0x18>)
 800e950:	f7f3 fea5 	bl	800269e <HAL_GPIO_TogglePin>
    osDelay(150);
 800e954:	2096      	movs	r0, #150	; 0x96
 800e956:	f7f8 fe1f 	bl	8007598 <osDelay>
    HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);		//three short
 800e95a:	e7f7      	b.n	800e94c <StartDefaultTask+0x8>
 800e95c:	40020000 	.word	0x40020000

0800e960 <_Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void _Error_Handler(char * file, int line)
{
 800e960:	b480      	push	{r7}
 800e962:	b083      	sub	sp, #12
 800e964:	af00      	add	r7, sp, #0
 800e966:	6078      	str	r0, [r7, #4]
 800e968:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1) 
 800e96a:	e7fe      	b.n	800e96a <_Error_Handler+0xa>

0800e96c <HAL_I2C_MasterTxCpltCallback>:
uint8_t GyroDataRaw [6];

const float deltaTsec = 0.01;

void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800e96c:	b480      	push	{r7}
 800e96e:	b085      	sub	sp, #20
 800e970:	af00      	add	r7, sp, #0
 800e972:	6078      	str	r0, [r7, #4]
	if(hi2c->Instance == I2C1)
 800e974:	687b      	ldr	r3, [r7, #4]
 800e976:	681b      	ldr	r3, [r3, #0]
 800e978:	4a05      	ldr	r2, [pc, #20]	; (800e990 <HAL_I2C_MasterTxCpltCallback+0x24>)
 800e97a:	4293      	cmp	r3, r2
 800e97c:	d101      	bne.n	800e982 <HAL_I2C_MasterTxCpltCallback+0x16>
	{
		int fasza = 1;
 800e97e:	2301      	movs	r3, #1
 800e980:	60fb      	str	r3, [r7, #12]
	}
}
 800e982:	bf00      	nop
 800e984:	3714      	adds	r7, #20
 800e986:	46bd      	mov	sp, r7
 800e988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e98c:	4770      	bx	lr
 800e98e:	bf00      	nop
 800e990:	40005400 	.word	0x40005400

0800e994 <HAL_I2C_MasterRxCpltCallback>:

void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800e994:	b580      	push	{r7, lr}
 800e996:	b082      	sub	sp, #8
 800e998:	af00      	add	r7, sp, #0
 800e99a:	6078      	str	r0, [r7, #4]
	if(hi2c->Instance == I2C1)
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	681b      	ldr	r3, [r3, #0]
 800e9a0:	4a06      	ldr	r2, [pc, #24]	; (800e9bc <HAL_I2C_MasterRxCpltCallback+0x28>)
 800e9a2:	4293      	cmp	r3, r2
 800e9a4:	d105      	bne.n	800e9b2 <HAL_I2C_MasterRxCpltCallback+0x1e>
	{
		xSemaphoreGiveFromISR( Semaphore_MEMS_ready , NULL );
 800e9a6:	4b06      	ldr	r3, [pc, #24]	; (800e9c0 <HAL_I2C_MasterRxCpltCallback+0x2c>)
 800e9a8:	681b      	ldr	r3, [r3, #0]
 800e9aa:	2100      	movs	r1, #0
 800e9ac:	4618      	mov	r0, r3
 800e9ae:	f7f9 fefd 	bl	80087ac <xQueueGiveFromISR>
	}
}
 800e9b2:	bf00      	nop
 800e9b4:	3708      	adds	r7, #8
 800e9b6:	46bd      	mov	sp, r7
 800e9b8:	bd80      	pop	{r7, pc}
 800e9ba:	bf00      	nop
 800e9bc:	40005400 	.word	0x40005400
 800e9c0:	200199ac 	.word	0x200199ac

0800e9c4 <InitRegisters>:

#include "register_map.h"
#include "statemachine.h"

void InitRegisters(void)
{
 800e9c4:	b490      	push	{r4, r7}
 800e9c6:	b082      	sub	sp, #8
 800e9c8:	af00      	add	r7, sp, #0
	Mode = UGYESSEGI;
 800e9ca:	4b7d      	ldr	r3, [pc, #500]	; (800ebc0 <InitRegisters+0x1fc>)
 800e9cc:	2201      	movs	r2, #1
 800e9ce:	701a      	strb	r2, [r3, #0]

	LinePositionFront = 0.0;
 800e9d0:	4b7c      	ldr	r3, [pc, #496]	; (800ebc4 <InitRegisters+0x200>)
 800e9d2:	f04f 0200 	mov.w	r2, #0
 800e9d6:	601a      	str	r2, [r3, #0]
	LinePositionBack = 0.0;
 800e9d8:	4b7b      	ldr	r3, [pc, #492]	; (800ebc8 <InitRegisters+0x204>)
 800e9da:	f04f 0200 	mov.w	r2, #0
 800e9de:	601a      	str	r2, [r3, #0]
	LineAngle = 0.0;
 800e9e0:	4b7a      	ldr	r3, [pc, #488]	; (800ebcc <InitRegisters+0x208>)
 800e9e2:	f04f 0200 	mov.w	r2, #0
 800e9e6:	601a      	str	r2, [r3, #0]
	LineNumFront = 0;
 800e9e8:	4b79      	ldr	r3, [pc, #484]	; (800ebd0 <InitRegisters+0x20c>)
 800e9ea:	2200      	movs	r2, #0
 800e9ec:	701a      	strb	r2, [r3, #0]
	LineNumBack = 0;
 800e9ee:	4b79      	ldr	r3, [pc, #484]	; (800ebd4 <InitRegisters+0x210>)
 800e9f0:	2200      	movs	r2, #0
 800e9f2:	701a      	strb	r2, [r3, #0]
	SELFTEST = 0x00;
 800e9f4:	4b78      	ldr	r3, [pc, #480]	; (800ebd8 <InitRegisters+0x214>)
 800e9f6:	2200      	movs	r2, #0
 800e9f8:	701a      	strb	r2, [r3, #0]
	DebugFirstRun = 0xFF;
 800e9fa:	4b78      	ldr	r3, [pc, #480]	; (800ebdc <InitRegisters+0x218>)
 800e9fc:	22ff      	movs	r2, #255	; 0xff
 800e9fe:	701a      	strb	r2, [r3, #0]
	CalibRequestState = 0;
 800ea00:	4b77      	ldr	r3, [pc, #476]	; (800ebe0 <InitRegisters+0x21c>)
 800ea02:	2200      	movs	r2, #0
 800ea04:	701a      	strb	r2, [r3, #0]

	BatteryLogic = 0;
 800ea06:	4b77      	ldr	r3, [pc, #476]	; (800ebe4 <InitRegisters+0x220>)
 800ea08:	f04f 0200 	mov.w	r2, #0
 800ea0c:	601a      	str	r2, [r3, #0]
	BatteryMotor = 0;
 800ea0e:	4b76      	ldr	r3, [pc, #472]	; (800ebe8 <InitRegisters+0x224>)
 800ea10:	f04f 0200 	mov.w	r2, #0
 800ea14:	601a      	str	r2, [r3, #0]

	DebugState = 0x00;
 800ea16:	4b75      	ldr	r3, [pc, #468]	; (800ebec <InitRegisters+0x228>)
 800ea18:	2200      	movs	r2, #0
 800ea1a:	701a      	strb	r2, [r3, #0]
	DebugMode = 0x00;
 800ea1c:	4b74      	ldr	r3, [pc, #464]	; (800ebf0 <InitRegisters+0x22c>)
 800ea1e:	2200      	movs	r2, #0
 800ea20:	701a      	strb	r2, [r3, #0]
	Running = RUN_STOP;
 800ea22:	4b74      	ldr	r3, [pc, #464]	; (800ebf4 <InitRegisters+0x230>)
 800ea24:	2201      	movs	r2, #1
 800ea26:	701a      	strb	r2, [r3, #0]
	Timestamp = 0x00;
 800ea28:	4a73      	ldr	r2, [pc, #460]	; (800ebf8 <InitRegisters+0x234>)
 800ea2a:	f04f 0300 	mov.w	r3, #0
 800ea2e:	f04f 0400 	mov.w	r4, #0
 800ea32:	e882 0018 	stmia.w	r2, {r3, r4}
	LinePositionFront = 4.4;
 800ea36:	4b63      	ldr	r3, [pc, #396]	; (800ebc4 <InitRegisters+0x200>)
 800ea38:	4a70      	ldr	r2, [pc, #448]	; (800ebfc <InitRegisters+0x238>)
 800ea3a:	601a      	str	r2, [r3, #0]
	LinePositionBack = 3.3;
 800ea3c:	4b62      	ldr	r3, [pc, #392]	; (800ebc8 <InitRegisters+0x204>)
 800ea3e:	4a70      	ldr	r2, [pc, #448]	; (800ec00 <InitRegisters+0x23c>)
 800ea40:	601a      	str	r2, [r3, #0]
	LineAngle = 2.1;
 800ea42:	4b62      	ldr	r3, [pc, #392]	; (800ebcc <InitRegisters+0x208>)
 800ea44:	4a6f      	ldr	r2, [pc, #444]	; (800ec04 <InitRegisters+0x240>)
 800ea46:	601a      	str	r2, [r3, #0]
	LineNumFront = 0x00;
 800ea48:	4b61      	ldr	r3, [pc, #388]	; (800ebd0 <InitRegisters+0x20c>)
 800ea4a:	2200      	movs	r2, #0
 800ea4c:	701a      	strb	r2, [r3, #0]
	LineNumBack = 0x00;
 800ea4e:	4b61      	ldr	r3, [pc, #388]	; (800ebd4 <InitRegisters+0x210>)
 800ea50:	2200      	movs	r2, #0
 800ea52:	701a      	strb	r2, [r3, #0]
	ActiveInfraFront = 0;
 800ea54:	4b6c      	ldr	r3, [pc, #432]	; (800ec08 <InitRegisters+0x244>)
 800ea56:	2200      	movs	r2, #0
 800ea58:	701a      	strb	r2, [r3, #0]
	ActiveInfraBack = 0;
 800ea5a:	4b6c      	ldr	r3, [pc, #432]	; (800ec0c <InitRegisters+0x248>)
 800ea5c:	2200      	movs	r2, #0
 800ea5e:	701a      	strb	r2, [r3, #0]
	LinearX = 0x00;
 800ea60:	4b6b      	ldr	r3, [pc, #428]	; (800ec10 <InitRegisters+0x24c>)
 800ea62:	f04f 0200 	mov.w	r2, #0
 800ea66:	601a      	str	r2, [r3, #0]
	LinearY = 0x00;
 800ea68:	4b6a      	ldr	r3, [pc, #424]	; (800ec14 <InitRegisters+0x250>)
 800ea6a:	f04f 0200 	mov.w	r2, #0
 800ea6e:	601a      	str	r2, [r3, #0]
	LinearZ = 0x00;
 800ea70:	4b69      	ldr	r3, [pc, #420]	; (800ec18 <InitRegisters+0x254>)
 800ea72:	f04f 0200 	mov.w	r2, #0
 800ea76:	601a      	str	r2, [r3, #0]
	AngularX = 0x00;
 800ea78:	4b68      	ldr	r3, [pc, #416]	; (800ec1c <InitRegisters+0x258>)
 800ea7a:	f04f 0200 	mov.w	r2, #0
 800ea7e:	601a      	str	r2, [r3, #0]
	AngularY = 0x00;
 800ea80:	4b67      	ldr	r3, [pc, #412]	; (800ec20 <InitRegisters+0x25c>)
 800ea82:	f04f 0200 	mov.w	r2, #0
 800ea86:	601a      	str	r2, [r3, #0]
	AngularZ = 0x00;
 800ea88:	4b66      	ldr	r3, [pc, #408]	; (800ec24 <InitRegisters+0x260>)
 800ea8a:	f04f 0200 	mov.w	r2, #0
 800ea8e:	601a      	str	r2, [r3, #0]
	DistanceFront = 0;
 800ea90:	4b65      	ldr	r3, [pc, #404]	; (800ec28 <InitRegisters+0x264>)
 800ea92:	f04f 0200 	mov.w	r2, #0
 800ea96:	601a      	str	r2, [r3, #0]
	DistanceLeft = 0;
 800ea98:	4b64      	ldr	r3, [pc, #400]	; (800ec2c <InitRegisters+0x268>)
 800ea9a:	f04f 0200 	mov.w	r2, #0
 800ea9e:	601a      	str	r2, [r3, #0]
	DistanceRight = 0;
 800eaa0:	4b63      	ldr	r3, [pc, #396]	; (800ec30 <InitRegisters+0x26c>)
 800eaa2:	f04f 0200 	mov.w	r2, #0
 800eaa6:	601a      	str	r2, [r3, #0]
	Speed = 0x00;
 800eaa8:	4b62      	ldr	r3, [pc, #392]	; (800ec34 <InitRegisters+0x270>)
 800eaaa:	f04f 0200 	mov.w	r2, #0
 800eaae:	601a      	str	r2, [r3, #0]
	MotorCurrent = 0;
 800eab0:	4b61      	ldr	r3, [pc, #388]	; (800ec38 <InitRegisters+0x274>)
 800eab2:	f04f 0200 	mov.w	r2, #0
 800eab6:	601a      	str	r2, [r3, #0]
	Uthossz = 0;
 800eab8:	4b60      	ldr	r3, [pc, #384]	; (800ec3c <InitRegisters+0x278>)
 800eaba:	f04f 0200 	mov.w	r2, #0
 800eabe:	601a      	str	r2, [r3, #0]
	UthosszTarget = 0;
 800eac0:	4b5f      	ldr	r3, [pc, #380]	; (800ec40 <InitRegisters+0x27c>)
 800eac2:	f04f 0200 	mov.w	r2, #0
 800eac6:	601a      	str	r2, [r3, #0]

	TclMotor = 200;
 800eac8:	4b5e      	ldr	r3, [pc, #376]	; (800ec44 <InitRegisters+0x280>)
 800eaca:	22c8      	movs	r2, #200	; 0xc8
 800eacc:	801a      	strh	r2, [r3, #0]

	kszi = 1.1;
 800eace:	4b5e      	ldr	r3, [pc, #376]	; (800ec48 <InitRegisters+0x284>)
 800ead0:	4a5e      	ldr	r2, [pc, #376]	; (800ec4c <InitRegisters+0x288>)
 800ead2:	601a      	str	r2, [r3, #0]
	OutputDivisor = 1;
 800ead4:	4b5e      	ldr	r3, [pc, #376]	; (800ec50 <InitRegisters+0x28c>)
 800ead6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800eada:	601a      	str	r2, [r3, #0]
	D5percent = 2;
 800eadc:	4b5d      	ldr	r3, [pc, #372]	; (800ec54 <InitRegisters+0x290>)
 800eade:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800eae2:	601a      	str	r2, [r3, #0]
	D5Add = 0.1;
 800eae4:	4b5c      	ldr	r3, [pc, #368]	; (800ec58 <InitRegisters+0x294>)
 800eae6:	4a5d      	ldr	r2, [pc, #372]	; (800ec5c <InitRegisters+0x298>)
 800eae8:	601a      	str	r2, [r3, #0]
	D5Mul = 0.35;
 800eaea:	4b5d      	ldr	r3, [pc, #372]	; (800ec60 <InitRegisters+0x29c>)
 800eaec:	4a5d      	ldr	r2, [pc, #372]	; (800ec64 <InitRegisters+0x2a0>)
 800eaee:	601a      	str	r2, [r3, #0]
	KpWeight = 1;
 800eaf0:	4b5d      	ldr	r3, [pc, #372]	; (800ec68 <InitRegisters+0x2a4>)
 800eaf2:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800eaf6:	601a      	str	r2, [r3, #0]
	KdeltaWeight = 44.44;
 800eaf8:	4b5c      	ldr	r3, [pc, #368]	; (800ec6c <InitRegisters+0x2a8>)
 800eafa:	4a5d      	ldr	r2, [pc, #372]	; (800ec70 <InitRegisters+0x2ac>)
 800eafc:	601a      	str	r2, [r3, #0]

	SpeedSP = 0;
 800eafe:	4b5d      	ldr	r3, [pc, #372]	; (800ec74 <InitRegisters+0x2b0>)
 800eb00:	f04f 0200 	mov.w	r2, #0
 800eb04:	601a      	str	r2, [r3, #0]
	SpeedSPGyors = 2;
 800eb06:	4b5c      	ldr	r3, [pc, #368]	; (800ec78 <InitRegisters+0x2b4>)
 800eb08:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800eb0c:	601a      	str	r2, [r3, #0]
	SpeedSPFek = 0;
 800eb0e:	4b5b      	ldr	r3, [pc, #364]	; (800ec7c <InitRegisters+0x2b8>)
 800eb10:	f04f 0200 	mov.w	r2, #0
 800eb14:	601a      	str	r2, [r3, #0]
	SpeedSPKanyar = 1.2;
 800eb16:	4b5a      	ldr	r3, [pc, #360]	; (800ec80 <InitRegisters+0x2bc>)
 800eb18:	4a5a      	ldr	r2, [pc, #360]	; (800ec84 <InitRegisters+0x2c0>)
 800eb1a:	601a      	str	r2, [r3, #0]

	KpGyors=2.75;
 800eb1c:	4b5a      	ldr	r3, [pc, #360]	; (800ec88 <InitRegisters+0x2c4>)
 800eb1e:	4a5b      	ldr	r2, [pc, #364]	; (800ec8c <InitRegisters+0x2c8>)
 800eb20:	601a      	str	r2, [r3, #0]
	KpKanyar=9;
 800eb22:	4b5b      	ldr	r3, [pc, #364]	; (800ec90 <InitRegisters+0x2cc>)
 800eb24:	4a5b      	ldr	r2, [pc, #364]	; (800ec94 <InitRegisters+0x2d0>)
 800eb26:	601a      	str	r2, [r3, #0]
	KdGyors=0.6;
 800eb28:	4b5b      	ldr	r3, [pc, #364]	; (800ec98 <InitRegisters+0x2d4>)
 800eb2a:	4a5c      	ldr	r2, [pc, #368]	; (800ec9c <InitRegisters+0x2d8>)
 800eb2c:	601a      	str	r2, [r3, #0]
	KdKanyar=0;
 800eb2e:	4b5c      	ldr	r3, [pc, #368]	; (800eca0 <InitRegisters+0x2dc>)
 800eb30:	f04f 0200 	mov.w	r2, #0
 800eb34:	601a      	str	r2, [r3, #0]

	BatteryMotor = 0;
 800eb36:	4b2c      	ldr	r3, [pc, #176]	; (800ebe8 <InitRegisters+0x224>)
 800eb38:	f04f 0200 	mov.w	r2, #0
 800eb3c:	601a      	str	r2, [r3, #0]
	BatteryLogic = 0;
 800eb3e:	4b29      	ldr	r3, [pc, #164]	; (800ebe4 <InitRegisters+0x220>)
 800eb40:	f04f 0200 	mov.w	r2, #0
 800eb44:	601a      	str	r2, [r3, #0]
	ServoPos = 0x00;
 800eb46:	4b57      	ldr	r3, [pc, #348]	; (800eca4 <InitRegisters+0x2e0>)
 800eb48:	f04f 0200 	mov.w	r2, #0
 800eb4c:	601a      	str	r2, [r3, #0]
	Kp = KpKanyar;
 800eb4e:	4b50      	ldr	r3, [pc, #320]	; (800ec90 <InitRegisters+0x2cc>)
 800eb50:	681b      	ldr	r3, [r3, #0]
 800eb52:	4a55      	ldr	r2, [pc, #340]	; (800eca8 <InitRegisters+0x2e4>)
 800eb54:	6013      	str	r3, [r2, #0]
	Ki = 1;		//Jelenleg nem hasznljuk
 800eb56:	4b55      	ldr	r3, [pc, #340]	; (800ecac <InitRegisters+0x2e8>)
 800eb58:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800eb5c:	601a      	str	r2, [r3, #0]
	Kd = KdKanyar;
 800eb5e:	4b50      	ldr	r3, [pc, #320]	; (800eca0 <InitRegisters+0x2dc>)
 800eb60:	681b      	ldr	r3, [r3, #0]
 800eb62:	4a53      	ldr	r2, [pc, #332]	; (800ecb0 <InitRegisters+0x2ec>)
 800eb64:	6013      	str	r3, [r2, #0]
	for(uint8_t i = 0; i < 64 ; i++)
 800eb66:	2300      	movs	r3, #0
 800eb68:	71fb      	strb	r3, [r7, #7]
 800eb6a:	e00b      	b.n	800eb84 <InitRegisters+0x1c0>
	{
		LineInfra[i] = i%2;
 800eb6c:	79fb      	ldrb	r3, [r7, #7]
 800eb6e:	79fa      	ldrb	r2, [r7, #7]
 800eb70:	b292      	uxth	r2, r2
 800eb72:	f002 0201 	and.w	r2, r2, #1
 800eb76:	b291      	uxth	r1, r2
 800eb78:	4a4e      	ldr	r2, [pc, #312]	; (800ecb4 <InitRegisters+0x2f0>)
 800eb7a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(uint8_t i = 0; i < 64 ; i++)
 800eb7e:	79fb      	ldrb	r3, [r7, #7]
 800eb80:	3301      	adds	r3, #1
 800eb82:	71fb      	strb	r3, [r7, #7]
 800eb84:	79fb      	ldrb	r3, [r7, #7]
 800eb86:	2b3f      	cmp	r3, #63	; 0x3f
 800eb88:	d9f0      	bls.n	800eb6c <InitRegisters+0x1a8>
	}

	//ugyessegi palya allapotgep
	UgyessegiState = DETECT_OBSTACLE;
 800eb8a:	4b4b      	ldr	r3, [pc, #300]	; (800ecb8 <InitRegisters+0x2f4>)
 800eb8c:	2200      	movs	r2, #0
 800eb8e:	701a      	strb	r2, [r3, #0]
	GyorsasagiState = 0 ;	//tmenetileg amig nemtudom a hipotzer brachet idemergelni.
 800eb90:	4b4a      	ldr	r3, [pc, #296]	; (800ecbc <InitRegisters+0x2f8>)
 800eb92:	2200      	movs	r2, #0
 800eb94:	701a      	strb	r2, [r3, #0]
	StarterReady = 0;
 800eb96:	4b4a      	ldr	r3, [pc, #296]	; (800ecc0 <InitRegisters+0x2fc>)
 800eb98:	2200      	movs	r2, #0
 800eb9a:	701a      	strb	r2, [r3, #0]
	StarterBegin = 0;
 800eb9c:	4b49      	ldr	r3, [pc, #292]	; (800ecc4 <InitRegisters+0x300>)
 800eb9e:	2200      	movs	r2, #0
 800eba0:	701a      	strb	r2, [r3, #0]
	DroneDetected = 0;
 800eba2:	4b49      	ldr	r3, [pc, #292]	; (800ecc8 <InitRegisters+0x304>)
 800eba4:	2200      	movs	r2, #0
 800eba6:	701a      	strb	r2, [r3, #0]
	KorforgalomData = 0;
 800eba8:	4b48      	ldr	r3, [pc, #288]	; (800eccc <InitRegisters+0x308>)
 800ebaa:	2200      	movs	r2, #0
 800ebac:	701a      	strb	r2, [r3, #0]
	MovAvgFrontEnabled = 1;
 800ebae:	4b48      	ldr	r3, [pc, #288]	; (800ecd0 <InitRegisters+0x30c>)
 800ebb0:	2201      	movs	r2, #1
 800ebb2:	701a      	strb	r2, [r3, #0]

	return;
 800ebb4:	bf00      	nop
}
 800ebb6:	3708      	adds	r7, #8
 800ebb8:	46bd      	mov	sp, r7
 800ebba:	bc90      	pop	{r4, r7}
 800ebbc:	4770      	bx	lr
 800ebbe:	bf00      	nop
 800ebc0:	20018a5f 	.word	0x20018a5f
 800ebc4:	20018bec 	.word	0x20018bec
 800ebc8:	20018bdc 	.word	0x20018bdc
 800ebcc:	2001899c 	.word	0x2001899c
 800ebd0:	20018be9 	.word	0x20018be9
 800ebd4:	20018994 	.word	0x20018994
 800ebd8:	20018970 	.word	0x20018970
 800ebdc:	200189a4 	.word	0x200189a4
 800ebe0:	20018be8 	.word	0x20018be8
 800ebe4:	20018bd0 	.word	0x20018bd0
 800ebe8:	20018be4 	.word	0x20018be4
 800ebec:	20018bd4 	.word	0x20018bd4
 800ebf0:	200190a4 	.word	0x200190a4
 800ebf4:	20019010 	.word	0x20019010
 800ebf8:	20018bb0 	.word	0x20018bb0
 800ebfc:	408ccccd 	.word	0x408ccccd
 800ec00:	40533333 	.word	0x40533333
 800ec04:	40066666 	.word	0x40066666
 800ec08:	20018985 	.word	0x20018985
 800ec0c:	20018a7c 	.word	0x20018a7c
 800ec10:	20018a3c 	.word	0x20018a3c
 800ec14:	20018a54 	.word	0x20018a54
 800ec18:	20018a38 	.word	0x20018a38
 800ec1c:	20018998 	.word	0x20018998
 800ec20:	20018c08 	.word	0x20018c08
 800ec24:	20018b18 	.word	0x20018b18
 800ec28:	200189ac 	.word	0x200189ac
 800ec2c:	20018bf0 	.word	0x20018bf0
 800ec30:	20018bc8 	.word	0x20018bc8
 800ec34:	2001897c 	.word	0x2001897c
 800ec38:	2001909c 	.word	0x2001909c
 800ec3c:	20018a58 	.word	0x20018a58
 800ec40:	20019014 	.word	0x20019014
 800ec44:	20018a48 	.word	0x20018a48
 800ec48:	20018a90 	.word	0x20018a90
 800ec4c:	3f8ccccd 	.word	0x3f8ccccd
 800ec50:	200190a8 	.word	0x200190a8
 800ec54:	20018990 	.word	0x20018990
 800ec58:	200189b4 	.word	0x200189b4
 800ec5c:	3dcccccd 	.word	0x3dcccccd
 800ec60:	20018a84 	.word	0x20018a84
 800ec64:	3eb33333 	.word	0x3eb33333
 800ec68:	20018974 	.word	0x20018974
 800ec6c:	200189a0 	.word	0x200189a0
 800ec70:	4231c28f 	.word	0x4231c28f
 800ec74:	20018a80 	.word	0x20018a80
 800ec78:	200189b0 	.word	0x200189b0
 800ec7c:	20018bb8 	.word	0x20018bb8
 800ec80:	20018a78 	.word	0x20018a78
 800ec84:	3f99999a 	.word	0x3f99999a
 800ec88:	20018a88 	.word	0x20018a88
 800ec8c:	40300000 	.word	0x40300000
 800ec90:	20018bcc 	.word	0x20018bcc
 800ec94:	41100000 	.word	0x41100000
 800ec98:	20018980 	.word	0x20018980
 800ec9c:	3f19999a 	.word	0x3f19999a
 800eca0:	20018bc0 	.word	0x20018bc0
 800eca4:	200190a0 	.word	0x200190a0
 800eca8:	20018c04 	.word	0x20018c04
 800ecac:	2001898c 	.word	0x2001898c
 800ecb0:	20018be0 	.word	0x20018be0
 800ecb4:	20018a98 	.word	0x20018a98
 800ecb8:	20018ba8 	.word	0x20018ba8
 800ecbc:	20018995 	.word	0x20018995
 800ecc0:	20018978 	.word	0x20018978
 800ecc4:	20018a5c 	.word	0x20018a5c
 800ecc8:	20018b20 	.word	0x20018b20
 800eccc:	20018a5d 	.word	0x20018a5d
 800ecd0:	20018bbc 	.word	0x20018bbc

0800ecd4 <HAL_TIM_IC_CaptureCallback>:
const float MOTOR_RCPWM_MIN = 0.0553;	// 1ms
const float MOTOR_RCPWM_MAX = 0.1264;	// 2ms
const float MOTOR_RCPWM_CENTER = 0.0922;	// 1,5ms

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ecd4:	b580      	push	{r7, lr}
 800ecd6:	b082      	sub	sp, #8
 800ecd8:	af00      	add	r7, sp, #0
 800ecda:	6078      	str	r0, [r7, #4]
	if( htim->Instance == TIM4)
 800ecdc:	687b      	ldr	r3, [r7, #4]
 800ecde:	681b      	ldr	r3, [r3, #0]
 800ece0:	4a22      	ldr	r2, [pc, #136]	; (800ed6c <HAL_TIM_IC_CaptureCallback+0x98>)
 800ece2:	4293      	cmp	r3, r2
 800ece4:	d115      	bne.n	800ed12 <HAL_TIM_IC_CaptureCallback+0x3e>
	{
		pulse_motor = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 800ece6:	2104      	movs	r1, #4
 800ece8:	6878      	ldr	r0, [r7, #4]
 800ecea:	f7f6 fecd 	bl	8005a88 <HAL_TIM_ReadCapturedValue>
 800ecee:	4602      	mov	r2, r0
 800ecf0:	4b1f      	ldr	r3, [pc, #124]	; (800ed70 <HAL_TIM_IC_CaptureCallback+0x9c>)
 800ecf2:	601a      	str	r2, [r3, #0]
		period_motor = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 800ecf4:	2100      	movs	r1, #0
 800ecf6:	6878      	ldr	r0, [r7, #4]
 800ecf8:	f7f6 fec6 	bl	8005a88 <HAL_TIM_ReadCapturedValue>
 800ecfc:	4602      	mov	r2, r0
 800ecfe:	4b1d      	ldr	r3, [pc, #116]	; (800ed74 <HAL_TIM_IC_CaptureCallback+0xa0>)
 800ed00:	601a      	str	r2, [r3, #0]
		xEventGroupSetBitsFromISR(Eventgroup_inputCaptures , BIT_kanyar , pdFALSE);
 800ed02:	4b1d      	ldr	r3, [pc, #116]	; (800ed78 <HAL_TIM_IC_CaptureCallback+0xa4>)
 800ed04:	6819      	ldr	r1, [r3, #0]
 800ed06:	2300      	movs	r3, #0
 800ed08:	2201      	movs	r2, #1
 800ed0a:	481c      	ldr	r0, [pc, #112]	; (800ed7c <HAL_TIM_IC_CaptureCallback+0xa8>)
 800ed0c:	f7fb fd90 	bl	800a830 <xTimerPendFunctionCallFromISR>
	else if(htim->Instance == TIM8)
	{
		InfraReceiverInputCaptureCallback();
		xEventGroupSetBitsFromISR(Eventgroup_inputCaptures , BIT_infra , pdFALSE);
	}
}
 800ed10:	e028      	b.n	800ed64 <HAL_TIM_IC_CaptureCallback+0x90>
	else if(htim->Instance == TIM12)
 800ed12:	687b      	ldr	r3, [r7, #4]
 800ed14:	681b      	ldr	r3, [r3, #0]
 800ed16:	4a1a      	ldr	r2, [pc, #104]	; (800ed80 <HAL_TIM_IC_CaptureCallback+0xac>)
 800ed18:	4293      	cmp	r3, r2
 800ed1a:	d115      	bne.n	800ed48 <HAL_TIM_IC_CaptureCallback+0x74>
		pulse_kanyar = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 800ed1c:	2104      	movs	r1, #4
 800ed1e:	6878      	ldr	r0, [r7, #4]
 800ed20:	f7f6 feb2 	bl	8005a88 <HAL_TIM_ReadCapturedValue>
 800ed24:	4602      	mov	r2, r0
 800ed26:	4b17      	ldr	r3, [pc, #92]	; (800ed84 <HAL_TIM_IC_CaptureCallback+0xb0>)
 800ed28:	601a      	str	r2, [r3, #0]
		period_kanyar = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 800ed2a:	2100      	movs	r1, #0
 800ed2c:	6878      	ldr	r0, [r7, #4]
 800ed2e:	f7f6 feab 	bl	8005a88 <HAL_TIM_ReadCapturedValue>
 800ed32:	4602      	mov	r2, r0
 800ed34:	4b14      	ldr	r3, [pc, #80]	; (800ed88 <HAL_TIM_IC_CaptureCallback+0xb4>)
 800ed36:	601a      	str	r2, [r3, #0]
		xEventGroupSetBitsFromISR(Eventgroup_inputCaptures , BIT_motor , pdFALSE);
 800ed38:	4b0f      	ldr	r3, [pc, #60]	; (800ed78 <HAL_TIM_IC_CaptureCallback+0xa4>)
 800ed3a:	6819      	ldr	r1, [r3, #0]
 800ed3c:	2300      	movs	r3, #0
 800ed3e:	2202      	movs	r2, #2
 800ed40:	480e      	ldr	r0, [pc, #56]	; (800ed7c <HAL_TIM_IC_CaptureCallback+0xa8>)
 800ed42:	f7fb fd75 	bl	800a830 <xTimerPendFunctionCallFromISR>
}
 800ed46:	e00d      	b.n	800ed64 <HAL_TIM_IC_CaptureCallback+0x90>
	else if(htim->Instance == TIM8)
 800ed48:	687b      	ldr	r3, [r7, #4]
 800ed4a:	681b      	ldr	r3, [r3, #0]
 800ed4c:	4a0f      	ldr	r2, [pc, #60]	; (800ed8c <HAL_TIM_IC_CaptureCallback+0xb8>)
 800ed4e:	4293      	cmp	r3, r2
 800ed50:	d108      	bne.n	800ed64 <HAL_TIM_IC_CaptureCallback+0x90>
		InfraReceiverInputCaptureCallback();
 800ed52:	f7fd ff31 	bl	800cbb8 <InfraReceiverInputCaptureCallback>
		xEventGroupSetBitsFromISR(Eventgroup_inputCaptures , BIT_infra , pdFALSE);
 800ed56:	4b08      	ldr	r3, [pc, #32]	; (800ed78 <HAL_TIM_IC_CaptureCallback+0xa4>)
 800ed58:	6819      	ldr	r1, [r3, #0]
 800ed5a:	2300      	movs	r3, #0
 800ed5c:	2204      	movs	r2, #4
 800ed5e:	4807      	ldr	r0, [pc, #28]	; (800ed7c <HAL_TIM_IC_CaptureCallback+0xa8>)
 800ed60:	f7fb fd66 	bl	800a830 <xTimerPendFunctionCallFromISR>
}
 800ed64:	bf00      	nop
 800ed66:	3708      	adds	r7, #8
 800ed68:	46bd      	mov	sp, r7
 800ed6a:	bd80      	pop	{r7, pc}
 800ed6c:	40000800 	.word	0x40000800
 800ed70:	20019fa4 	.word	0x20019fa4
 800ed74:	20019f9c 	.word	0x20019f9c
 800ed78:	20019ee8 	.word	0x20019ee8
 800ed7c:	08007973 	.word	0x08007973
 800ed80:	40001800 	.word	0x40001800
 800ed84:	20019fa8 	.word	0x20019fa8
 800ed88:	20019fa0 	.word	0x20019fa0
 800ed8c:	40010400 	.word	0x40010400

0800ed90 <RemoteControllerTask>:

void RemoteControllerTask(void const * argument)
{
 800ed90:	b5b0      	push	{r4, r5, r7, lr}
 800ed92:	b08a      	sub	sp, #40	; 0x28
 800ed94:	af02      	add	r7, sp, #8
 800ed96:	6078      	str	r0, [r7, #4]
	EventBits_t setBits;
	while(1)
	{
		setBits = xEventGroupWaitBits(
 800ed98:	4b61      	ldr	r3, [pc, #388]	; (800ef20 <RemoteControllerTask+0x190>)
 800ed9a:	6818      	ldr	r0, [r3, #0]
 800ed9c:	f04f 33ff 	mov.w	r3, #4294967295
 800eda0:	9300      	str	r3, [sp, #0]
 800eda2:	2300      	movs	r3, #0
 800eda4:	2201      	movs	r2, #1
 800eda6:	2103      	movs	r1, #3
 800eda8:	f7f8 fc5c 	bl	8007664 <xEventGroupWaitBits>
 800edac:	6178      	str	r0, [r7, #20]
				BIT_kanyar | BIT_motor,
				pdTRUE,
				pdFALSE,
				portMAX_DELAY);

		if( ( ( setBits & BIT_kanyar ) != 0 ) )
 800edae:	697b      	ldr	r3, [r7, #20]
 800edb0:	f003 0301 	and.w	r3, r3, #1
 800edb4:	2b00      	cmp	r3, #0
 800edb6:	d050      	beq.n	800ee5a <RemoteControllerTask+0xca>
		{
			if ( Running == RUN_FULL_MANUAL || Running == RUN_MANUAL_STEERING  )
 800edb8:	4b5a      	ldr	r3, [pc, #360]	; (800ef24 <RemoteControllerTask+0x194>)
 800edba:	781b      	ldrb	r3, [r3, #0]
 800edbc:	b2db      	uxtb	r3, r3
 800edbe:	2b03      	cmp	r3, #3
 800edc0:	d004      	beq.n	800edcc <RemoteControllerTask+0x3c>
 800edc2:	4b58      	ldr	r3, [pc, #352]	; (800ef24 <RemoteControllerTask+0x194>)
 800edc4:	781b      	ldrb	r3, [r3, #0]
 800edc6:	b2db      	uxtb	r3, r3
 800edc8:	2b05      	cmp	r3, #5
 800edca:	d1e5      	bne.n	800ed98 <RemoteControllerTask+0x8>
			{
				float ratio_kanyar = (float)pulse_kanyar/(float)period_kanyar;
 800edcc:	4b56      	ldr	r3, [pc, #344]	; (800ef28 <RemoteControllerTask+0x198>)
 800edce:	681b      	ldr	r3, [r3, #0]
 800edd0:	ee07 3a90 	vmov	s15, r3
 800edd4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800edd8:	4b54      	ldr	r3, [pc, #336]	; (800ef2c <RemoteControllerTask+0x19c>)
 800edda:	681b      	ldr	r3, [r3, #0]
 800eddc:	ee07 3a90 	vmov	s15, r3
 800ede0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800ede4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ede8:	edc7 7a07 	vstr	s15, [r7, #28]
				if( ratio_kanyar > KANYAR_RCPWM_MAX )
 800edec:	ed9f 7a50 	vldr	s14, [pc, #320]	; 800ef30 <RemoteControllerTask+0x1a0>
 800edf0:	edd7 7a07 	vldr	s15, [r7, #28]
 800edf4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800edf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800edfc:	dd02      	ble.n	800ee04 <RemoteControllerTask+0x74>
					ratio_kanyar = KANYAR_RCPWM_MAX;
 800edfe:	4b4d      	ldr	r3, [pc, #308]	; (800ef34 <RemoteControllerTask+0x1a4>)
 800ee00:	61fb      	str	r3, [r7, #28]
 800ee02:	e00a      	b.n	800ee1a <RemoteControllerTask+0x8a>
				else if( ratio_kanyar < KANYAR_RCPWM_MIN )
 800ee04:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 800ef38 <RemoteControllerTask+0x1a8>
 800ee08:	edd7 7a07 	vldr	s15, [r7, #28]
 800ee0c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ee10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ee14:	d501      	bpl.n	800ee1a <RemoteControllerTask+0x8a>
					ratio_kanyar = KANYAR_RCPWM_MIN;
 800ee16:	4b49      	ldr	r3, [pc, #292]	; (800ef3c <RemoteControllerTask+0x1ac>)
 800ee18:	61fb      	str	r3, [r7, #28]
				int ServoSP = (ratio_kanyar-KANYAR_RCPWM_CENTER)/((KANYAR_RCPWM_MAX-KANYAR_RCPWM_CENTER)/1200);
 800ee1a:	ed9f 7a49 	vldr	s14, [pc, #292]	; 800ef40 <RemoteControllerTask+0x1b0>
 800ee1e:	edd7 7a07 	vldr	s15, [r7, #28]
 800ee22:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800ee26:	ed9f 7a42 	vldr	s14, [pc, #264]	; 800ef30 <RemoteControllerTask+0x1a0>
 800ee2a:	eddf 7a45 	vldr	s15, [pc, #276]	; 800ef40 <RemoteControllerTask+0x1b0>
 800ee2e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ee32:	ed9f 6a44 	vldr	s12, [pc, #272]	; 800ef44 <RemoteControllerTask+0x1b4>
 800ee36:	ee87 7a86 	vdiv.f32	s14, s15, s12
 800ee3a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ee3e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ee42:	ee17 3a90 	vmov	r3, s15
 800ee46:	613b      	str	r3, [r7, #16]
				ServoPos = ServoSP;
 800ee48:	693b      	ldr	r3, [r7, #16]
 800ee4a:	ee07 3a90 	vmov	s15, r3
 800ee4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ee52:	4b3d      	ldr	r3, [pc, #244]	; (800ef48 <RemoteControllerTask+0x1b8>)
 800ee54:	edc3 7a00 	vstr	s15, [r3]
 800ee58:	e79e      	b.n	800ed98 <RemoteControllerTask+0x8>
			}
		}
		else if( ( ( setBits & BIT_motor ) != 0 ) )
 800ee5a:	697b      	ldr	r3, [r7, #20]
 800ee5c:	f003 0302 	and.w	r3, r3, #2
 800ee60:	2b00      	cmp	r3, #0
 800ee62:	d099      	beq.n	800ed98 <RemoteControllerTask+0x8>
		{
			if ( Running == RUN_FULL_MANUAL || Running == RUN_MANUAL_THROTTLE  )
 800ee64:	4b2f      	ldr	r3, [pc, #188]	; (800ef24 <RemoteControllerTask+0x194>)
 800ee66:	781b      	ldrb	r3, [r3, #0]
 800ee68:	b2db      	uxtb	r3, r3
 800ee6a:	2b03      	cmp	r3, #3
 800ee6c:	d004      	beq.n	800ee78 <RemoteControllerTask+0xe8>
 800ee6e:	4b2d      	ldr	r3, [pc, #180]	; (800ef24 <RemoteControllerTask+0x194>)
 800ee70:	781b      	ldrb	r3, [r3, #0]
 800ee72:	b2db      	uxtb	r3, r3
 800ee74:	2b04      	cmp	r3, #4
 800ee76:	d18f      	bne.n	800ed98 <RemoteControllerTask+0x8>
			{
				float ratio_motor = (float)pulse_motor/(float)period_motor;
 800ee78:	4b34      	ldr	r3, [pc, #208]	; (800ef4c <RemoteControllerTask+0x1bc>)
 800ee7a:	681b      	ldr	r3, [r3, #0]
 800ee7c:	ee07 3a90 	vmov	s15, r3
 800ee80:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ee84:	4b32      	ldr	r3, [pc, #200]	; (800ef50 <RemoteControllerTask+0x1c0>)
 800ee86:	681b      	ldr	r3, [r3, #0]
 800ee88:	ee07 3a90 	vmov	s15, r3
 800ee8c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800ee90:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ee94:	edc7 7a06 	vstr	s15, [r7, #24]
				if( ratio_motor > MOTOR_RCPWM_MAX )
 800ee98:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 800ef54 <RemoteControllerTask+0x1c4>
 800ee9c:	edd7 7a06 	vldr	s15, [r7, #24]
 800eea0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800eea4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eea8:	dd02      	ble.n	800eeb0 <RemoteControllerTask+0x120>
					ratio_motor = MOTOR_RCPWM_MAX;
 800eeaa:	4b2b      	ldr	r3, [pc, #172]	; (800ef58 <RemoteControllerTask+0x1c8>)
 800eeac:	61bb      	str	r3, [r7, #24]
 800eeae:	e00a      	b.n	800eec6 <RemoteControllerTask+0x136>
				else if( ratio_motor < MOTOR_RCPWM_MIN )
 800eeb0:	ed9f 7a21 	vldr	s14, [pc, #132]	; 800ef38 <RemoteControllerTask+0x1a8>
 800eeb4:	edd7 7a06 	vldr	s15, [r7, #24]
 800eeb8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800eebc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eec0:	d501      	bpl.n	800eec6 <RemoteControllerTask+0x136>
					ratio_motor = MOTOR_RCPWM_MIN;
 800eec2:	4b1e      	ldr	r3, [pc, #120]	; (800ef3c <RemoteControllerTask+0x1ac>)
 800eec4:	61bb      	str	r3, [r7, #24]
				int motorSpeed = (ratio_motor-MOTOR_RCPWM_CENTER)/((MOTOR_RCPWM_MAX-MOTOR_RCPWM_CENTER)/100.0);
 800eec6:	ed9f 7a25 	vldr	s14, [pc, #148]	; 800ef5c <RemoteControllerTask+0x1cc>
 800eeca:	edd7 7a06 	vldr	s15, [r7, #24]
 800eece:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800eed2:	ee17 0a90 	vmov	r0, s15
 800eed6:	f7f1 faff 	bl	80004d8 <__aeabi_f2d>
 800eeda:	4604      	mov	r4, r0
 800eedc:	460d      	mov	r5, r1
 800eede:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800ef54 <RemoteControllerTask+0x1c4>
 800eee2:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800ef5c <RemoteControllerTask+0x1cc>
 800eee6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800eeea:	ee17 0a90 	vmov	r0, s15
 800eeee:	f7f1 faf3 	bl	80004d8 <__aeabi_f2d>
 800eef2:	f04f 0200 	mov.w	r2, #0
 800eef6:	4b1a      	ldr	r3, [pc, #104]	; (800ef60 <RemoteControllerTask+0x1d0>)
 800eef8:	f7f1 fc6c 	bl	80007d4 <__aeabi_ddiv>
 800eefc:	4602      	mov	r2, r0
 800eefe:	460b      	mov	r3, r1
 800ef00:	4620      	mov	r0, r4
 800ef02:	4629      	mov	r1, r5
 800ef04:	f7f1 fc66 	bl	80007d4 <__aeabi_ddiv>
 800ef08:	4603      	mov	r3, r0
 800ef0a:	460c      	mov	r4, r1
 800ef0c:	4618      	mov	r0, r3
 800ef0e:	4621      	mov	r1, r4
 800ef10:	f7f1 fdd0 	bl	8000ab4 <__aeabi_d2iz>
 800ef14:	4603      	mov	r3, r0
 800ef16:	60fb      	str	r3, [r7, #12]
				SetMotor(motorSpeed);
 800ef18:	68f8      	ldr	r0, [r7, #12]
 800ef1a:	f7fd fc59 	bl	800c7d0 <SetMotor>
		setBits = xEventGroupWaitBits(
 800ef1e:	e73b      	b.n	800ed98 <RemoteControllerTask+0x8>
 800ef20:	20019ee8 	.word	0x20019ee8
 800ef24:	20019010 	.word	0x20019010
 800ef28:	20019fa8 	.word	0x20019fa8
 800ef2c:	20019fa0 	.word	0x20019fa0
 800ef30:	3decf41f 	.word	0x3decf41f
 800ef34:	3decf41f 	.word	0x3decf41f
 800ef38:	3d628241 	.word	0x3d628241
 800ef3c:	3d628241 	.word	0x3d628241
 800ef40:	3dad42c4 	.word	0x3dad42c4
 800ef44:	44960000 	.word	0x44960000
 800ef48:	200190a0 	.word	0x200190a0
 800ef4c:	20019fa4 	.word	0x20019fa4
 800ef50:	20019f9c 	.word	0x20019f9c
 800ef54:	3e016f00 	.word	0x3e016f00
 800ef58:	3e016f00 	.word	0x3e016f00
 800ef5c:	3dbcd35b 	.word	0x3dbcd35b
 800ef60:	40590000 	.word	0x40590000

0800ef64 <RPiSPIRxFlush>:


uint8_t SPI_RX[SPI_RX_SIZE];
uint8_t SPI_TX[SPI_TX_SIZE];

void RPiSPIRxFlush(){
 800ef64:	b480      	push	{r7}
 800ef66:	b083      	sub	sp, #12
 800ef68:	af00      	add	r7, sp, #0
	for(int i = 0; i < SPI_RX_SIZE ; i++)
 800ef6a:	2300      	movs	r3, #0
 800ef6c:	607b      	str	r3, [r7, #4]
 800ef6e:	e007      	b.n	800ef80 <RPiSPIRxFlush+0x1c>
	{
		SPI_RX[i] = 0;
 800ef70:	4a08      	ldr	r2, [pc, #32]	; (800ef94 <RPiSPIRxFlush+0x30>)
 800ef72:	687b      	ldr	r3, [r7, #4]
 800ef74:	4413      	add	r3, r2
 800ef76:	2200      	movs	r2, #0
 800ef78:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < SPI_RX_SIZE ; i++)
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	3301      	adds	r3, #1
 800ef7e:	607b      	str	r3, [r7, #4]
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	2b01      	cmp	r3, #1
 800ef84:	ddf4      	ble.n	800ef70 <RPiSPIRxFlush+0xc>
	}
}
 800ef86:	bf00      	nop
 800ef88:	370c      	adds	r7, #12
 800ef8a:	46bd      	mov	sp, r7
 800ef8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef90:	4770      	bx	lr
 800ef92:	bf00      	nop
 800ef94:	20019fb0 	.word	0x20019fb0

0800ef98 <RpiListen>:
	{
		SPI_TX[i] = 0;
	}
}

void RpiListen(){
 800ef98:	b580      	push	{r7, lr}
 800ef9a:	af00      	add	r7, sp, #0
	RPiSPIRxFlush();
 800ef9c:	f7ff ffe2 	bl	800ef64 <RPiSPIRxFlush>
	if( HAL_SPI_TransmitReceive_DMA(&hspi2, SPI_TX , SPI_RX, 2) != HAL_OK )
 800efa0:	2302      	movs	r3, #2
 800efa2:	4a05      	ldr	r2, [pc, #20]	; (800efb8 <RpiListen+0x20>)
 800efa4:	4905      	ldr	r1, [pc, #20]	; (800efbc <RpiListen+0x24>)
 800efa6:	4806      	ldr	r0, [pc, #24]	; (800efc0 <RpiListen+0x28>)
 800efa8:	f7f5 fc7a 	bl	80048a0 <HAL_SPI_TransmitReceive_DMA>
 800efac:	4603      	mov	r3, r0
 800efae:	2b00      	cmp	r3, #0
 800efb0:	d000      	beq.n	800efb4 <RpiListen+0x1c>
	{
		asm("bkpt 255");
 800efb2:	beff      	bkpt	0x00ff
	}
}
 800efb4:	bf00      	nop
 800efb6:	bd80      	pop	{r7, pc}
 800efb8:	20019fb0 	.word	0x20019fb0
 800efbc:	20019fac 	.word	0x20019fac
 800efc0:	200196a4 	.word	0x200196a4

0800efc4 <RPiSPICallback>:

void RPiSPICallback()
{
 800efc4:	b580      	push	{r7, lr}
 800efc6:	b086      	sub	sp, #24
 800efc8:	af00      	add	r7, sp, #0
	__asm volatile
 800efca:	f3ef 8211 	mrs	r2, BASEPRI
 800efce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800efd2:	f383 8811 	msr	BASEPRI, r3
 800efd6:	f3bf 8f6f 	isb	sy
 800efda:	f3bf 8f4f 	dsb	sy
 800efde:	60fa      	str	r2, [r7, #12]
 800efe0:	60bb      	str	r3, [r7, #8]
	return ulOriginalBASEPRI;
 800efe2:	68fb      	ldr	r3, [r7, #12]
	UBaseType_t uxSavedInterruptStatus;
	uxSavedInterruptStatus = taskENTER_CRITICAL_FROM_ISR();
 800efe4:	613b      	str	r3, [r7, #16]
	for(int i = 0 ; i <SPI_RX_SIZE ; i++)
 800efe6:	2300      	movs	r3, #0
 800efe8:	617b      	str	r3, [r7, #20]
 800efea:	e00b      	b.n	800f004 <RPiSPICallback+0x40>
	{
		rpi_rx[i] = SPI_RX[i];
 800efec:	4a11      	ldr	r2, [pc, #68]	; (800f034 <RPiSPICallback+0x70>)
 800efee:	697b      	ldr	r3, [r7, #20]
 800eff0:	4413      	add	r3, r2
 800eff2:	7819      	ldrb	r1, [r3, #0]
 800eff4:	4a10      	ldr	r2, [pc, #64]	; (800f038 <RPiSPICallback+0x74>)
 800eff6:	697b      	ldr	r3, [r7, #20]
 800eff8:	4413      	add	r3, r2
 800effa:	460a      	mov	r2, r1
 800effc:	701a      	strb	r2, [r3, #0]
	for(int i = 0 ; i <SPI_RX_SIZE ; i++)
 800effe:	697b      	ldr	r3, [r7, #20]
 800f000:	3301      	adds	r3, #1
 800f002:	617b      	str	r3, [r7, #20]
 800f004:	697b      	ldr	r3, [r7, #20]
 800f006:	2b01      	cmp	r3, #1
 800f008:	ddf0      	ble.n	800efec <RPiSPICallback+0x28>
 800f00a:	693b      	ldr	r3, [r7, #16]
 800f00c:	607b      	str	r3, [r7, #4]
	__asm volatile
 800f00e:	687b      	ldr	r3, [r7, #4]
 800f010:	f383 8811 	msr	BASEPRI, r3
	}
	taskEXIT_CRITICAL_FROM_ISR(uxSavedInterruptStatus);
	RPiSPIRxFlush();
 800f014:	f7ff ffa6 	bl	800ef64 <RPiSPIRxFlush>
	if( HAL_SPI_TransmitReceive_DMA(&hspi2, SPI_TX , SPI_RX, 2) != HAL_OK )
 800f018:	2302      	movs	r3, #2
 800f01a:	4a06      	ldr	r2, [pc, #24]	; (800f034 <RPiSPICallback+0x70>)
 800f01c:	4907      	ldr	r1, [pc, #28]	; (800f03c <RPiSPICallback+0x78>)
 800f01e:	4808      	ldr	r0, [pc, #32]	; (800f040 <RPiSPICallback+0x7c>)
 800f020:	f7f5 fc3e 	bl	80048a0 <HAL_SPI_TransmitReceive_DMA>
 800f024:	4603      	mov	r3, r0
 800f026:	2b00      	cmp	r3, #0
 800f028:	d000      	beq.n	800f02c <RPiSPICallback+0x68>
	{
		asm("bkpt 255");
 800f02a:	beff      	bkpt	0x00ff
	}
}
 800f02c:	bf00      	nop
 800f02e:	3718      	adds	r7, #24
 800f030:	46bd      	mov	sp, r7
 800f032:	bd80      	pop	{r7, pc}
 800f034:	20019fb0 	.word	0x20019fb0
 800f038:	20018bc4 	.word	0x20018bc4
 800f03c:	20019fac 	.word	0x20019fac
 800f040:	200196a4 	.word	0x200196a4

0800f044 <StarterUartRxCallback>:
volatile uint8_t starter_rx[10];
volatile uint8_t starter_tx[10];
volatile uint8_t RX_buf;

void StarterUartRxCallback()
{
 800f044:	b480      	push	{r7}
 800f046:	af00      	add	r7, sp, #0
	if( StarterBegin == 0)
 800f048:	4b0a      	ldr	r3, [pc, #40]	; (800f074 <StarterUartRxCallback+0x30>)
 800f04a:	781b      	ldrb	r3, [r3, #0]
 800f04c:	b2db      	uxtb	r3, r3
 800f04e:	2b00      	cmp	r3, #0
 800f050:	d102      	bne.n	800f058 <StarterUartRxCallback+0x14>
	{
		StarterBegin = 1;
 800f052:	4b08      	ldr	r3, [pc, #32]	; (800f074 <StarterUartRxCallback+0x30>)
 800f054:	2201      	movs	r2, #1
 800f056:	701a      	strb	r2, [r3, #0]
	}
	if( RX_buf == '0')
 800f058:	4b07      	ldr	r3, [pc, #28]	; (800f078 <StarterUartRxCallback+0x34>)
 800f05a:	781b      	ldrb	r3, [r3, #0]
 800f05c:	b2db      	uxtb	r3, r3
 800f05e:	2b30      	cmp	r3, #48	; 0x30
 800f060:	d102      	bne.n	800f068 <StarterUartRxCallback+0x24>
	{
		StarterReady = 1;
 800f062:	4b06      	ldr	r3, [pc, #24]	; (800f07c <StarterUartRxCallback+0x38>)
 800f064:	2201      	movs	r2, #1
 800f066:	701a      	strb	r2, [r3, #0]
	}
}
 800f068:	bf00      	nop
 800f06a:	46bd      	mov	sp, r7
 800f06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f070:	4770      	bx	lr
 800f072:	bf00      	nop
 800f074:	20018a5c 	.word	0x20018a5c
 800f078:	20019130 	.word	0x20019130
 800f07c:	20018978 	.word	0x20018978

0800f080 <StarterEXTICallback>:

void StarterEXTICallback(){
 800f080:	b580      	push	{r7, lr}
 800f082:	af00      	add	r7, sp, #0
	if( Mode == GYORSASAGI)
 800f084:	4b15      	ldr	r3, [pc, #84]	; (800f0dc <StarterEXTICallback+0x5c>)
 800f086:	781b      	ldrb	r3, [r3, #0]
 800f088:	b2db      	uxtb	r3, r3
 800f08a:	2b00      	cmp	r3, #0
 800f08c:	d107      	bne.n	800f09e <StarterEXTICallback+0x1e>
	{
		Running = RUN_STOP;
 800f08e:	4b14      	ldr	r3, [pc, #80]	; (800f0e0 <StarterEXTICallback+0x60>)
 800f090:	2201      	movs	r2, #1
 800f092:	701a      	strb	r2, [r3, #0]
		SpeedSP = 0;
 800f094:	4b13      	ldr	r3, [pc, #76]	; (800f0e4 <StarterEXTICallback+0x64>)
 800f096:	f04f 0200 	mov.w	r2, #0
 800f09a:	601a      	str	r2, [r3, #0]
		{
			StarterReady = 1;
			num_exti_int = 0;
		}
	}
}
 800f09c:	e01c      	b.n	800f0d8 <StarterEXTICallback+0x58>
		num_exti_int++;
 800f09e:	4b12      	ldr	r3, [pc, #72]	; (800f0e8 <StarterEXTICallback+0x68>)
 800f0a0:	681b      	ldr	r3, [r3, #0]
 800f0a2:	3301      	adds	r3, #1
 800f0a4:	4a10      	ldr	r2, [pc, #64]	; (800f0e8 <StarterEXTICallback+0x68>)
 800f0a6:	6013      	str	r3, [r2, #0]
		if( num_exti_int == 1 )
 800f0a8:	4b0f      	ldr	r3, [pc, #60]	; (800f0e8 <StarterEXTICallback+0x68>)
 800f0aa:	681b      	ldr	r3, [r3, #0]
 800f0ac:	2b01      	cmp	r3, #1
 800f0ae:	d109      	bne.n	800f0c4 <StarterEXTICallback+0x44>
			StarterBegin = 1;
 800f0b0:	4b0e      	ldr	r3, [pc, #56]	; (800f0ec <StarterEXTICallback+0x6c>)
 800f0b2:	2201      	movs	r2, #1
 800f0b4:	701a      	strb	r2, [r3, #0]
			xEventGroupSetBitsFromISR(Eventgroup_Triggers , BIT_STARTER , pdFALSE );
 800f0b6:	4b0e      	ldr	r3, [pc, #56]	; (800f0f0 <StarterEXTICallback+0x70>)
 800f0b8:	6819      	ldr	r1, [r3, #0]
 800f0ba:	2300      	movs	r3, #0
 800f0bc:	2201      	movs	r2, #1
 800f0be:	480d      	ldr	r0, [pc, #52]	; (800f0f4 <StarterEXTICallback+0x74>)
 800f0c0:	f7fb fbb6 	bl	800a830 <xTimerPendFunctionCallFromISR>
		if( num_exti_int == 18)
 800f0c4:	4b08      	ldr	r3, [pc, #32]	; (800f0e8 <StarterEXTICallback+0x68>)
 800f0c6:	681b      	ldr	r3, [r3, #0]
 800f0c8:	2b12      	cmp	r3, #18
 800f0ca:	d105      	bne.n	800f0d8 <StarterEXTICallback+0x58>
			StarterReady = 1;
 800f0cc:	4b0a      	ldr	r3, [pc, #40]	; (800f0f8 <StarterEXTICallback+0x78>)
 800f0ce:	2201      	movs	r2, #1
 800f0d0:	701a      	strb	r2, [r3, #0]
			num_exti_int = 0;
 800f0d2:	4b05      	ldr	r3, [pc, #20]	; (800f0e8 <StarterEXTICallback+0x68>)
 800f0d4:	2200      	movs	r2, #0
 800f0d6:	601a      	str	r2, [r3, #0]
}
 800f0d8:	bf00      	nop
 800f0da:	bd80      	pop	{r7, pc}
 800f0dc:	20018a5f 	.word	0x20018a5f
 800f0e0:	20019010 	.word	0x20019010
 800f0e4:	20018a80 	.word	0x20018a80
 800f0e8:	20018924 	.word	0x20018924
 800f0ec:	20018a5c 	.word	0x20018a5c
 800f0f0:	20019910 	.word	0x20019910
 800f0f4:	08007973 	.word	0x08007973
 800f0f8:	20018978 	.word	0x20018978

0800f0fc <StarterInit>:

void StarterInit(void)
{
 800f0fc:	b480      	push	{r7}
 800f0fe:	af00      	add	r7, sp, #0
	if( hibakod != HAL_OK)
	{
		int hiba = 1;
	}
	*/
	return;
 800f100:	bf00      	nop
}
 800f102:	46bd      	mov	sp, r7
 800f104:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f108:	4770      	bx	lr
 800f10a:	0000      	movs	r0, r0
 800f10c:	0000      	movs	r0, r0
	...

0800f110 <StateMachineTask>:
TimerHandle_t xTimers[NUM_OF_TIMERS];

int kijarat;
int negirany;

void StateMachineTask(){
 800f110:	b5b0      	push	{r4, r5, r7, lr}
 800f112:	b084      	sub	sp, #16
 800f114:	af02      	add	r7, sp, #8
	EventBits_t setBits;
	EventBits_t clearBits;
	while(1)
	{
		switch(UgyessegiState)
 800f116:	4bbf      	ldr	r3, [pc, #764]	; (800f414 <StateMachineTask+0x304>)
 800f118:	781b      	ldrb	r3, [r3, #0]
 800f11a:	b2db      	uxtb	r3, r3
 800f11c:	2b51      	cmp	r3, #81	; 0x51
 800f11e:	f200 853c 	bhi.w	800fb9a <StateMachineTask+0xa8a>
 800f122:	a201      	add	r2, pc, #4	; (adr r2, 800f128 <StateMachineTask+0x18>)
 800f124:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f128:	0800f271 	.word	0x0800f271
 800f12c:	0800fb9b 	.word	0x0800fb9b
 800f130:	0800fb9b 	.word	0x0800fb9b
 800f134:	0800fb9b 	.word	0x0800fb9b
 800f138:	0800fb9b 	.word	0x0800fb9b
 800f13c:	0800fb9b 	.word	0x0800fb9b
 800f140:	0800fb9b 	.word	0x0800fb9b
 800f144:	0800fb9b 	.word	0x0800fb9b
 800f148:	0800fb9b 	.word	0x0800fb9b
 800f14c:	0800fb9b 	.word	0x0800fb9b
 800f150:	0800f329 	.word	0x0800f329
 800f154:	0800f355 	.word	0x0800f355
 800f158:	0800fb9b 	.word	0x0800fb9b
 800f15c:	0800fb9b 	.word	0x0800fb9b
 800f160:	0800fb9b 	.word	0x0800fb9b
 800f164:	0800fb9b 	.word	0x0800fb9b
 800f168:	0800fb9b 	.word	0x0800fb9b
 800f16c:	0800fb9b 	.word	0x0800fb9b
 800f170:	0800fb9b 	.word	0x0800fb9b
 800f174:	0800fb9b 	.word	0x0800fb9b
 800f178:	0800f385 	.word	0x0800f385
 800f17c:	0800f3b3 	.word	0x0800f3b3
 800f180:	0800f3e9 	.word	0x0800f3e9
 800f184:	0800fb9b 	.word	0x0800fb9b
 800f188:	0800fb9b 	.word	0x0800fb9b
 800f18c:	0800fb9b 	.word	0x0800fb9b
 800f190:	0800fb9b 	.word	0x0800fb9b
 800f194:	0800fb9b 	.word	0x0800fb9b
 800f198:	0800fb9b 	.word	0x0800fb9b
 800f19c:	0800fb9b 	.word	0x0800fb9b
 800f1a0:	0800f435 	.word	0x0800f435
 800f1a4:	0800f47f 	.word	0x0800f47f
 800f1a8:	0800f4d5 	.word	0x0800f4d5
 800f1ac:	0800f543 	.word	0x0800f543
 800f1b0:	0800f5b1 	.word	0x0800f5b1
 800f1b4:	0800fb9b 	.word	0x0800fb9b
 800f1b8:	0800fb9b 	.word	0x0800fb9b
 800f1bc:	0800fb9b 	.word	0x0800fb9b
 800f1c0:	0800fb9b 	.word	0x0800fb9b
 800f1c4:	0800fb9b 	.word	0x0800fb9b
 800f1c8:	0800f5e5 	.word	0x0800f5e5
 800f1cc:	0800f613 	.word	0x0800f613
 800f1d0:	0800f641 	.word	0x0800f641
 800f1d4:	0800f695 	.word	0x0800f695
 800f1d8:	0800f741 	.word	0x0800f741
 800f1dc:	0800f789 	.word	0x0800f789
 800f1e0:	0800f7db 	.word	0x0800f7db
 800f1e4:	0800f7ff 	.word	0x0800f7ff
 800f1e8:	0800f825 	.word	0x0800f825
 800f1ec:	0800fb9b 	.word	0x0800fb9b
 800f1f0:	0800fb9b 	.word	0x0800fb9b
 800f1f4:	0800fb9b 	.word	0x0800fb9b
 800f1f8:	0800fb9b 	.word	0x0800fb9b
 800f1fc:	0800fb9b 	.word	0x0800fb9b
 800f200:	0800fb9b 	.word	0x0800fb9b
 800f204:	0800fb9b 	.word	0x0800fb9b
 800f208:	0800fb9b 	.word	0x0800fb9b
 800f20c:	0800fb9b 	.word	0x0800fb9b
 800f210:	0800fb9b 	.word	0x0800fb9b
 800f214:	0800fb9b 	.word	0x0800fb9b
 800f218:	0800f851 	.word	0x0800f851
 800f21c:	0800f869 	.word	0x0800f869
 800f220:	0800f895 	.word	0x0800f895
 800f224:	0800f8d5 	.word	0x0800f8d5
 800f228:	0800f931 	.word	0x0800f931
 800f22c:	0800f957 	.word	0x0800f957
 800f230:	0800f9e5 	.word	0x0800f9e5
 800f234:	0800fa41 	.word	0x0800fa41
 800f238:	0800fb9b 	.word	0x0800fb9b
 800f23c:	0800fb9b 	.word	0x0800fb9b
 800f240:	0800fab7 	.word	0x0800fab7
 800f244:	0800fac7 	.word	0x0800fac7
 800f248:	0800fb0b 	.word	0x0800fb0b
 800f24c:	0800fb41 	.word	0x0800fb41
 800f250:	0800fb9b 	.word	0x0800fb9b
 800f254:	0800fb9b 	.word	0x0800fb9b
 800f258:	0800fb9b 	.word	0x0800fb9b
 800f25c:	0800fb9b 	.word	0x0800fb9b
 800f260:	0800fb9b 	.word	0x0800fb9b
 800f264:	0800fb9b 	.word	0x0800fb9b
 800f268:	0800fa6d 	.word	0x0800fa6d
 800f26c:	0800fa7d 	.word	0x0800fa7d
		{
		case DETECT_OBSTACLE:
			setBits = xEventGroupWaitBits(
 800f270:	4b69      	ldr	r3, [pc, #420]	; (800f418 <StateMachineTask+0x308>)
 800f272:	6818      	ldr	r0, [r3, #0]
 800f274:	f04f 33ff 	mov.w	r3, #4294967295
 800f278:	9300      	str	r3, [sp, #0]
 800f27a:	2300      	movs	r3, #0
 800f27c:	2201      	movs	r2, #1
 800f27e:	21ff      	movs	r1, #255	; 0xff
 800f280:	f7f8 f9f0 	bl	8007664 <xEventGroupWaitBits>
 800f284:	6078      	str	r0, [r7, #4]
								Eventgroup_Triggers ,
								BIT_STARTER | BIT_DRONE | BIT_KORFORGALOM | BIT_UTCASAROK | BIT_VASUTIATJARO | BIT_KONVOJ | BIT_CEL | BIT_FORGOHORDO ,
								pdTRUE,
								pdFALSE,
								portMAX_DELAY);
			if( ( setBits & BIT_STARTER ) != 0  )
 800f286:	687b      	ldr	r3, [r7, #4]
 800f288:	f003 0301 	and.w	r3, r3, #1
 800f28c:	2b00      	cmp	r3, #0
 800f28e:	d004      	beq.n	800f29a <StateMachineTask+0x18a>
			{
				UgyessegiState = STARTKAPU;
 800f290:	4b60      	ldr	r3, [pc, #384]	; (800f414 <StateMachineTask+0x304>)
 800f292:	220a      	movs	r2, #10
 800f294:	701a      	strb	r2, [r3, #0]
			}
			else if( ( setBits & BIT_FORGOHORDO ) != 0  )
			{
				UgyessegiState = FORGOHORDO;
			}
			break;
 800f296:	f000 bc69 	b.w	800fb6c <StateMachineTask+0xa5c>
			else if( ( setBits & BIT_DRONE ) != 0  )
 800f29a:	687b      	ldr	r3, [r7, #4]
 800f29c:	f003 0302 	and.w	r3, r3, #2
 800f2a0:	2b00      	cmp	r3, #0
 800f2a2:	d004      	beq.n	800f2ae <StateMachineTask+0x19e>
				UgyessegiState = DRONE;
 800f2a4:	4b5b      	ldr	r3, [pc, #364]	; (800f414 <StateMachineTask+0x304>)
 800f2a6:	2214      	movs	r2, #20
 800f2a8:	701a      	strb	r2, [r3, #0]
			break;
 800f2aa:	f000 bc5f 	b.w	800fb6c <StateMachineTask+0xa5c>
			else if( ( setBits & BIT_KORFORGALOM ) != 0  )
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	f003 0304 	and.w	r3, r3, #4
 800f2b4:	2b00      	cmp	r3, #0
 800f2b6:	d004      	beq.n	800f2c2 <StateMachineTask+0x1b2>
				UgyessegiState = KORFORGALOM;
 800f2b8:	4b56      	ldr	r3, [pc, #344]	; (800f414 <StateMachineTask+0x304>)
 800f2ba:	221e      	movs	r2, #30
 800f2bc:	701a      	strb	r2, [r3, #0]
			break;
 800f2be:	f000 bc55 	b.w	800fb6c <StateMachineTask+0xa5c>
			else if( ( setBits & BIT_UTCASAROK ) != 0  )
 800f2c2:	687b      	ldr	r3, [r7, #4]
 800f2c4:	f003 0308 	and.w	r3, r3, #8
 800f2c8:	2b00      	cmp	r3, #0
 800f2ca:	d004      	beq.n	800f2d6 <StateMachineTask+0x1c6>
				UgyessegiState = UTCASAROK;
 800f2cc:	4b51      	ldr	r3, [pc, #324]	; (800f414 <StateMachineTask+0x304>)
 800f2ce:	2228      	movs	r2, #40	; 0x28
 800f2d0:	701a      	strb	r2, [r3, #0]
			break;
 800f2d2:	f000 bc4b 	b.w	800fb6c <StateMachineTask+0xa5c>
			else if( ( setBits & BIT_VASUTIATJARO ) != 0  )
 800f2d6:	687b      	ldr	r3, [r7, #4]
 800f2d8:	f003 0310 	and.w	r3, r3, #16
 800f2dc:	2b00      	cmp	r3, #0
 800f2de:	d004      	beq.n	800f2ea <StateMachineTask+0x1da>
				UgyessegiState = VASUTIATJARO;
 800f2e0:	4b4c      	ldr	r3, [pc, #304]	; (800f414 <StateMachineTask+0x304>)
 800f2e2:	223c      	movs	r2, #60	; 0x3c
 800f2e4:	701a      	strb	r2, [r3, #0]
			break;
 800f2e6:	f000 bc41 	b.w	800fb6c <StateMachineTask+0xa5c>
			else if( ( setBits & BIT_KONVOJ ) != 0  )
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	f003 0320 	and.w	r3, r3, #32
 800f2f0:	2b00      	cmp	r3, #0
 800f2f2:	d004      	beq.n	800f2fe <StateMachineTask+0x1ee>
				UgyessegiState = KONVOJ;
 800f2f4:	4b47      	ldr	r3, [pc, #284]	; (800f414 <StateMachineTask+0x304>)
 800f2f6:	2232      	movs	r2, #50	; 0x32
 800f2f8:	701a      	strb	r2, [r3, #0]
			break;
 800f2fa:	f000 bc37 	b.w	800fb6c <StateMachineTask+0xa5c>
			else if( ( setBits & BIT_CEL ) != 0  )
 800f2fe:	687b      	ldr	r3, [r7, #4]
 800f300:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f304:	2b00      	cmp	r3, #0
 800f306:	d004      	beq.n	800f312 <StateMachineTask+0x202>
				UgyessegiState = CEL;
 800f308:	4b42      	ldr	r3, [pc, #264]	; (800f414 <StateMachineTask+0x304>)
 800f30a:	2250      	movs	r2, #80	; 0x50
 800f30c:	701a      	strb	r2, [r3, #0]
			break;
 800f30e:	f000 bc2d 	b.w	800fb6c <StateMachineTask+0xa5c>
			else if( ( setBits & BIT_FORGOHORDO ) != 0  )
 800f312:	687b      	ldr	r3, [r7, #4]
 800f314:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f318:	2b00      	cmp	r3, #0
 800f31a:	f000 8427 	beq.w	800fb6c <StateMachineTask+0xa5c>
				UgyessegiState = FORGOHORDO;
 800f31e:	4b3d      	ldr	r3, [pc, #244]	; (800f414 <StateMachineTask+0x304>)
 800f320:	2246      	movs	r2, #70	; 0x46
 800f322:	701a      	strb	r2, [r3, #0]
			break;
 800f324:	f000 bc22 	b.w	800fb6c <StateMachineTask+0xa5c>


		case STARTKAPU:			//llapot
			//llapotvlts felttele
			if(StarterReady)
 800f328:	4b3c      	ldr	r3, [pc, #240]	; (800f41c <StateMachineTask+0x30c>)
 800f32a:	781b      	ldrb	r3, [r3, #0]
 800f32c:	b2db      	uxtb	r3, r3
 800f32e:	2b00      	cmp	r3, #0
 800f330:	f000 841e 	beq.w	800fb70 <StateMachineTask+0xa60>
			{
				//llapot vge
				UgyessegiState = STARTKAPU2;
 800f334:	4b37      	ldr	r3, [pc, #220]	; (800f414 <StateMachineTask+0x304>)
 800f336:	220b      	movs	r2, #11
 800f338:	701a      	strb	r2, [r3, #0]
				StarterReady = 0;
 800f33a:	4b38      	ldr	r3, [pc, #224]	; (800f41c <StateMachineTask+0x30c>)
 800f33c:	2200      	movs	r2, #0
 800f33e:	701a      	strb	r2, [r3, #0]

				//Kvetkez llapot eleje
				Uthossz = 0;
 800f340:	4b37      	ldr	r3, [pc, #220]	; (800f420 <StateMachineTask+0x310>)
 800f342:	f04f 0200 	mov.w	r2, #0
 800f346:	601a      	str	r2, [r3, #0]
				SpeedSP = 1;
 800f348:	4b36      	ldr	r3, [pc, #216]	; (800f424 <StateMachineTask+0x314>)
 800f34a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800f34e:	601a      	str	r2, [r3, #0]
			}
			break;
 800f350:	f000 bc0e 	b.w	800fb70 <StateMachineTask+0xa60>

		case STARTKAPU2:
			//llapotvlts felttele
			if( Uthossz > 1)
 800f354:	4b32      	ldr	r3, [pc, #200]	; (800f420 <StateMachineTask+0x310>)
 800f356:	edd3 7a00 	vldr	s15, [r3]
 800f35a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800f35e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800f362:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f366:	dc01      	bgt.n	800f36c <StateMachineTask+0x25c>
				UgyessegiState = DETECT_OBSTACLE;
				clearBits = xEventGroupClearBits( Eventgroup_Triggers,
											      BIT_STARTER | BIT_DRONE | BIT_KORFORGALOM | BIT_UTCASAROK | BIT_VASUTIATJARO | BIT_KONVOJ | BIT_CEL | BIT_FORGOHORDO );
				//Kvetkez llapot eleje
			}
			break;
 800f368:	f000 bc17 	b.w	800fb9a <StateMachineTask+0xa8a>
				UgyessegiState = DETECT_OBSTACLE;
 800f36c:	4b29      	ldr	r3, [pc, #164]	; (800f414 <StateMachineTask+0x304>)
 800f36e:	2200      	movs	r2, #0
 800f370:	701a      	strb	r2, [r3, #0]
				clearBits = xEventGroupClearBits( Eventgroup_Triggers,
 800f372:	4b29      	ldr	r3, [pc, #164]	; (800f418 <StateMachineTask+0x308>)
 800f374:	681b      	ldr	r3, [r3, #0]
 800f376:	21ff      	movs	r1, #255	; 0xff
 800f378:	4618      	mov	r0, r3
 800f37a:	f7f8 fa3b 	bl	80077f4 <xEventGroupClearBits>
 800f37e:	6038      	str	r0, [r7, #0]
			break;
 800f380:	f000 bc0b 	b.w	800fb9a <StateMachineTask+0xa8a>

		case DRONE:
			//Kezdeti sebessg
			SpeedSP = 0.5;
 800f384:	4b27      	ldr	r3, [pc, #156]	; (800f424 <StateMachineTask+0x314>)
 800f386:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 800f38a:	601a      	str	r2, [r3, #0]
			//llapotvlts felttele
			if( DistanceFront < 60 )
 800f38c:	4b26      	ldr	r3, [pc, #152]	; (800f428 <StateMachineTask+0x318>)
 800f38e:	edd3 7a00 	vldr	s15, [r3]
 800f392:	ed9f 7a26 	vldr	s14, [pc, #152]	; 800f42c <StateMachineTask+0x31c>
 800f396:	eef4 7ac7 	vcmpe.f32	s15, s14
 800f39a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f39e:	d400      	bmi.n	800f3a2 <StateMachineTask+0x292>
				//llapot vge
				UgyessegiState = DRONE2;
				//Kvetkez llapot eleje
				SpeedSP = 0;
			}
			break;
 800f3a0:	e3fb      	b.n	800fb9a <StateMachineTask+0xa8a>
				UgyessegiState = DRONE2;
 800f3a2:	4b1c      	ldr	r3, [pc, #112]	; (800f414 <StateMachineTask+0x304>)
 800f3a4:	2215      	movs	r2, #21
 800f3a6:	701a      	strb	r2, [r3, #0]
				SpeedSP = 0;
 800f3a8:	4b1e      	ldr	r3, [pc, #120]	; (800f424 <StateMachineTask+0x314>)
 800f3aa:	f04f 0200 	mov.w	r2, #0
 800f3ae:	601a      	str	r2, [r3, #0]
			break;
 800f3b0:	e3f3      	b.n	800fb9a <StateMachineTask+0xa8a>
		case DRONE2:
			//llapotvlts felttele
			if( DistanceFront > 100 )
 800f3b2:	4b1d      	ldr	r3, [pc, #116]	; (800f428 <StateMachineTask+0x318>)
 800f3b4:	edd3 7a00 	vldr	s15, [r3]
 800f3b8:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800f430 <StateMachineTask+0x320>
 800f3bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 800f3c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f3c4:	dc00      	bgt.n	800f3c8 <StateMachineTask+0x2b8>
				//Kvetkez llapot eleje
				osDelay(2000);
				Uthossz = 0;
				SpeedSP = 0.5;
			}
			break;
 800f3c6:	e3e8      	b.n	800fb9a <StateMachineTask+0xa8a>
				UgyessegiState = DRONE3;
 800f3c8:	4b12      	ldr	r3, [pc, #72]	; (800f414 <StateMachineTask+0x304>)
 800f3ca:	2216      	movs	r2, #22
 800f3cc:	701a      	strb	r2, [r3, #0]
				osDelay(2000);
 800f3ce:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800f3d2:	f7f8 f8e1 	bl	8007598 <osDelay>
				Uthossz = 0;
 800f3d6:	4b12      	ldr	r3, [pc, #72]	; (800f420 <StateMachineTask+0x310>)
 800f3d8:	f04f 0200 	mov.w	r2, #0
 800f3dc:	601a      	str	r2, [r3, #0]
				SpeedSP = 0.5;
 800f3de:	4b11      	ldr	r3, [pc, #68]	; (800f424 <StateMachineTask+0x314>)
 800f3e0:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 800f3e4:	601a      	str	r2, [r3, #0]
			break;
 800f3e6:	e3d8      	b.n	800fb9a <StateMachineTask+0xa8a>
		case DRONE3:
			//llapotvlts felttele
			if( Uthossz > 1 )
 800f3e8:	4b0d      	ldr	r3, [pc, #52]	; (800f420 <StateMachineTask+0x310>)
 800f3ea:	edd3 7a00 	vldr	s15, [r3]
 800f3ee:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800f3f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800f3f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f3fa:	dc00      	bgt.n	800f3fe <StateMachineTask+0x2ee>
				UgyessegiState = DETECT_OBSTACLE;
				clearBits = xEventGroupClearBits( Eventgroup_Triggers,
											   BIT_STARTER | BIT_DRONE | BIT_KORFORGALOM | BIT_UTCASAROK | BIT_VASUTIATJARO | BIT_KONVOJ | BIT_CEL | BIT_FORGOHORDO );
				//Kvetkez llapot eleje
			}
			break;
 800f3fc:	e3cd      	b.n	800fb9a <StateMachineTask+0xa8a>
				UgyessegiState = DETECT_OBSTACLE;
 800f3fe:	4b05      	ldr	r3, [pc, #20]	; (800f414 <StateMachineTask+0x304>)
 800f400:	2200      	movs	r2, #0
 800f402:	701a      	strb	r2, [r3, #0]
				clearBits = xEventGroupClearBits( Eventgroup_Triggers,
 800f404:	4b04      	ldr	r3, [pc, #16]	; (800f418 <StateMachineTask+0x308>)
 800f406:	681b      	ldr	r3, [r3, #0]
 800f408:	21ff      	movs	r1, #255	; 0xff
 800f40a:	4618      	mov	r0, r3
 800f40c:	f7f8 f9f2 	bl	80077f4 <xEventGroupClearBits>
 800f410:	6038      	str	r0, [r7, #0]
			break;
 800f412:	e3c2      	b.n	800fb9a <StateMachineTask+0xa8a>
 800f414:	20018ba8 	.word	0x20018ba8
 800f418:	20019910 	.word	0x20019910
 800f41c:	20018978 	.word	0x20018978
 800f420:	20018a58 	.word	0x20018a58
 800f424:	20018a80 	.word	0x20018a80
 800f428:	200189ac 	.word	0x200189ac
 800f42c:	42700000 	.word	0x42700000
 800f430:	42c80000 	.word	0x42c80000
		case KORFORGALOM:
			//Vrakozs helyes adatra
			if(KorforgalomData)
 800f434:	4ba6      	ldr	r3, [pc, #664]	; (800f6d0 <StateMachineTask+0x5c0>)
 800f436:	781b      	ldrb	r3, [r3, #0]
 800f438:	b2db      	uxtb	r3, r3
 800f43a:	2b00      	cmp	r3, #0
 800f43c:	f000 839a 	beq.w	800fb74 <StateMachineTask+0xa64>
			{
				//Hnyadik kijrat
				kijarat = KorforgalomData % 3;
 800f440:	4ba3      	ldr	r3, [pc, #652]	; (800f6d0 <StateMachineTask+0x5c0>)
 800f442:	781b      	ldrb	r3, [r3, #0]
 800f444:	b2da      	uxtb	r2, r3
 800f446:	4ba3      	ldr	r3, [pc, #652]	; (800f6d4 <StateMachineTask+0x5c4>)
 800f448:	fba3 1302 	umull	r1, r3, r3, r2
 800f44c:	0859      	lsrs	r1, r3, #1
 800f44e:	460b      	mov	r3, r1
 800f450:	005b      	lsls	r3, r3, #1
 800f452:	440b      	add	r3, r1
 800f454:	1ad3      	subs	r3, r2, r3
 800f456:	b2db      	uxtb	r3, r3
 800f458:	461a      	mov	r2, r3
 800f45a:	4b9f      	ldr	r3, [pc, #636]	; (800f6d8 <StateMachineTask+0x5c8>)
 800f45c:	601a      	str	r2, [r3, #0]
				negirany = KorforgalomData / 4;
 800f45e:	4b9c      	ldr	r3, [pc, #624]	; (800f6d0 <StateMachineTask+0x5c0>)
 800f460:	781b      	ldrb	r3, [r3, #0]
 800f462:	b2db      	uxtb	r3, r3
 800f464:	089b      	lsrs	r3, r3, #2
 800f466:	b2db      	uxtb	r3, r3
 800f468:	461a      	mov	r2, r3
 800f46a:	4b9c      	ldr	r3, [pc, #624]	; (800f6dc <StateMachineTask+0x5cc>)
 800f46c:	601a      	str	r2, [r3, #0]
				Uthossz = 0;
 800f46e:	4b9c      	ldr	r3, [pc, #624]	; (800f6e0 <StateMachineTask+0x5d0>)
 800f470:	f04f 0200 	mov.w	r2, #0
 800f474:	601a      	str	r2, [r3, #0]
				UgyessegiState = KORFORGALOM_BEHAJTAS;
 800f476:	4b9b      	ldr	r3, [pc, #620]	; (800f6e4 <StateMachineTask+0x5d4>)
 800f478:	221f      	movs	r2, #31
 800f47a:	701a      	strb	r2, [r3, #0]
			}
			break;
 800f47c:	e37a      	b.n	800fb74 <StateMachineTask+0xa64>
		case KORFORGALOM_BEHAJTAS:
			//Automata vonalkvets lekapcsolsa
			osThreadSuspend(SteeringStateSpaceControllerHandle);
 800f47e:	4b9a      	ldr	r3, [pc, #616]	; (800f6e8 <StateMachineTask+0x5d8>)
 800f480:	681b      	ldr	r3, [r3, #0]
 800f482:	4618      	mov	r0, r3
 800f484:	f7f8 f8a7 	bl	80075d6 <osThreadSuspend>

			//Induls elre
			SpeedSP = 0.5;
 800f488:	4b98      	ldr	r3, [pc, #608]	; (800f6ec <StateMachineTask+0x5dc>)
 800f48a:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 800f48e:	601a      	str	r2, [r3, #0]

			//Szervo bellts
			if (negirany)		//Negatv irnyban kell krbemenni
 800f490:	4b92      	ldr	r3, [pc, #584]	; (800f6dc <StateMachineTask+0x5cc>)
 800f492:	681b      	ldr	r3, [r3, #0]
 800f494:	2b00      	cmp	r3, #0
 800f496:	d003      	beq.n	800f4a0 <StateMachineTask+0x390>
				ServoPos = -1;	//Full jobbra
 800f498:	4b95      	ldr	r3, [pc, #596]	; (800f6f0 <StateMachineTask+0x5e0>)
 800f49a:	4a96      	ldr	r2, [pc, #600]	; (800f6f4 <StateMachineTask+0x5e4>)
 800f49c:	601a      	str	r2, [r3, #0]
 800f49e:	e003      	b.n	800f4a8 <StateMachineTask+0x398>
			else				//Pozitv irnyban kell krbemenni
				ServoPos = 1;	//Full balra
 800f4a0:	4b93      	ldr	r3, [pc, #588]	; (800f6f0 <StateMachineTask+0x5e0>)
 800f4a2:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800f4a6:	601a      	str	r2, [r3, #0]

			if(Uthossz > 0.65 * 3.14 / 3) //1/6 krv, 60-ba beforduls
 800f4a8:	4b8d      	ldr	r3, [pc, #564]	; (800f6e0 <StateMachineTask+0x5d0>)
 800f4aa:	681b      	ldr	r3, [r3, #0]
 800f4ac:	4618      	mov	r0, r3
 800f4ae:	f7f1 f813 	bl	80004d8 <__aeabi_f2d>
 800f4b2:	a37f      	add	r3, pc, #508	; (adr r3, 800f6b0 <StateMachineTask+0x5a0>)
 800f4b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4b8:	f7f1 faf2 	bl	8000aa0 <__aeabi_dcmpgt>
 800f4bc:	4603      	mov	r3, r0
 800f4be:	2b00      	cmp	r3, #0
 800f4c0:	d100      	bne.n	800f4c4 <StateMachineTask+0x3b4>
			{
				Uthossz = 0;
				UgyessegiState = KORFORGALOM_KORBEMENETEL;
			}
			break;
 800f4c2:	e36a      	b.n	800fb9a <StateMachineTask+0xa8a>
				Uthossz = 0;
 800f4c4:	4b86      	ldr	r3, [pc, #536]	; (800f6e0 <StateMachineTask+0x5d0>)
 800f4c6:	f04f 0200 	mov.w	r2, #0
 800f4ca:	601a      	str	r2, [r3, #0]
				UgyessegiState = KORFORGALOM_KORBEMENETEL;
 800f4cc:	4b85      	ldr	r3, [pc, #532]	; (800f6e4 <StateMachineTask+0x5d4>)
 800f4ce:	2220      	movs	r2, #32
 800f4d0:	701a      	strb	r2, [r3, #0]
			break;
 800f4d2:	e362      	b.n	800fb9a <StateMachineTask+0xa8a>

		case KORFORGALOM_KORBEMENETEL:
			if (negirany)		//Balra kanyarodunk
 800f4d4:	4b81      	ldr	r3, [pc, #516]	; (800f6dc <StateMachineTask+0x5cc>)
 800f4d6:	681b      	ldr	r3, [r3, #0]
 800f4d8:	2b00      	cmp	r3, #0
 800f4da:	d003      	beq.n	800f4e4 <StateMachineTask+0x3d4>
				ServoPos = 0.4;	//Ersen balra
 800f4dc:	4b84      	ldr	r3, [pc, #528]	; (800f6f0 <StateMachineTask+0x5e0>)
 800f4de:	4a86      	ldr	r2, [pc, #536]	; (800f6f8 <StateMachineTask+0x5e8>)
 800f4e0:	601a      	str	r2, [r3, #0]
 800f4e2:	e002      	b.n	800f4ea <StateMachineTask+0x3da>
			else				//Jobbra kanyarodunk
				ServoPos = -0.4;//Ersen jobbra
 800f4e4:	4b82      	ldr	r3, [pc, #520]	; (800f6f0 <StateMachineTask+0x5e0>)
 800f4e6:	4a85      	ldr	r2, [pc, #532]	; (800f6fc <StateMachineTask+0x5ec>)
 800f4e8:	601a      	str	r2, [r3, #0]

			if(Uthossz > (0.75 *3.14 /2 * kijarat - 0.65450)) //1/4 krv * kijrat - 2* 25-os vhossz
 800f4ea:	4b7d      	ldr	r3, [pc, #500]	; (800f6e0 <StateMachineTask+0x5d0>)
 800f4ec:	681b      	ldr	r3, [r3, #0]
 800f4ee:	4618      	mov	r0, r3
 800f4f0:	f7f0 fff2 	bl	80004d8 <__aeabi_f2d>
 800f4f4:	4604      	mov	r4, r0
 800f4f6:	460d      	mov	r5, r1
 800f4f8:	4b77      	ldr	r3, [pc, #476]	; (800f6d8 <StateMachineTask+0x5c8>)
 800f4fa:	681b      	ldr	r3, [r3, #0]
 800f4fc:	4618      	mov	r0, r3
 800f4fe:	f7f0 ffd9 	bl	80004b4 <__aeabi_i2d>
 800f502:	a36d      	add	r3, pc, #436	; (adr r3, 800f6b8 <StateMachineTask+0x5a8>)
 800f504:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f508:	f7f1 f83a 	bl	8000580 <__aeabi_dmul>
 800f50c:	4602      	mov	r2, r0
 800f50e:	460b      	mov	r3, r1
 800f510:	4610      	mov	r0, r2
 800f512:	4619      	mov	r1, r3
 800f514:	a36a      	add	r3, pc, #424	; (adr r3, 800f6c0 <StateMachineTask+0x5b0>)
 800f516:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f51a:	f7f0 fe7d 	bl	8000218 <__aeabi_dsub>
 800f51e:	4602      	mov	r2, r0
 800f520:	460b      	mov	r3, r1
 800f522:	4620      	mov	r0, r4
 800f524:	4629      	mov	r1, r5
 800f526:	f7f1 fabb 	bl	8000aa0 <__aeabi_dcmpgt>
 800f52a:	4603      	mov	r3, r0
 800f52c:	2b00      	cmp	r3, #0
 800f52e:	d100      	bne.n	800f532 <StateMachineTask+0x422>
			{
				Uthossz = 0;
				UgyessegiState = KORFORGALOM_KIHAJTAS;
			}
			break;
 800f530:	e333      	b.n	800fb9a <StateMachineTask+0xa8a>
				Uthossz = 0;
 800f532:	4b6b      	ldr	r3, [pc, #428]	; (800f6e0 <StateMachineTask+0x5d0>)
 800f534:	f04f 0200 	mov.w	r2, #0
 800f538:	601a      	str	r2, [r3, #0]
				UgyessegiState = KORFORGALOM_KIHAJTAS;
 800f53a:	4b6a      	ldr	r3, [pc, #424]	; (800f6e4 <StateMachineTask+0x5d4>)
 800f53c:	2221      	movs	r2, #33	; 0x21
 800f53e:	701a      	strb	r2, [r3, #0]
			break;
 800f540:	e32b      	b.n	800fb9a <StateMachineTask+0xa8a>

		case KORFORGALOM_KIHAJTAS:
			if (negirany)		//Jobbra kihajtunk
 800f542:	4b66      	ldr	r3, [pc, #408]	; (800f6dc <StateMachineTask+0x5cc>)
 800f544:	681b      	ldr	r3, [r3, #0]
 800f546:	2b00      	cmp	r3, #0
 800f548:	d003      	beq.n	800f552 <StateMachineTask+0x442>
				ServoPos = -1;	//Full jobb
 800f54a:	4b69      	ldr	r3, [pc, #420]	; (800f6f0 <StateMachineTask+0x5e0>)
 800f54c:	4a69      	ldr	r2, [pc, #420]	; (800f6f4 <StateMachineTask+0x5e4>)
 800f54e:	601a      	str	r2, [r3, #0]
 800f550:	e003      	b.n	800f55a <StateMachineTask+0x44a>
			else				//Balra kihajtunk
				ServoPos = 1;	//Full bal
 800f552:	4b67      	ldr	r3, [pc, #412]	; (800f6f0 <StateMachineTask+0x5e0>)
 800f554:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800f558:	601a      	str	r2, [r3, #0]

			if(LineNumFront > 0)
 800f55a:	4b69      	ldr	r3, [pc, #420]	; (800f700 <StateMachineTask+0x5f0>)
 800f55c:	781b      	ldrb	r3, [r3, #0]
 800f55e:	b2db      	uxtb	r3, r3
 800f560:	2b00      	cmp	r3, #0
 800f562:	d00e      	beq.n	800f582 <StateMachineTask+0x472>
			{
				//Simn megtalltuk a vonalat
				osThreadResume(SteeringStateSpaceControllerHandle);
 800f564:	4b60      	ldr	r3, [pc, #384]	; (800f6e8 <StateMachineTask+0x5d8>)
 800f566:	681b      	ldr	r3, [r3, #0]
 800f568:	4618      	mov	r0, r3
 800f56a:	f7f8 f841 	bl	80075f0 <osThreadResume>
				UgyessegiState = DETECT_OBSTACLE;
 800f56e:	4b5d      	ldr	r3, [pc, #372]	; (800f6e4 <StateMachineTask+0x5d4>)
 800f570:	2200      	movs	r2, #0
 800f572:	701a      	strb	r2, [r3, #0]
				clearBits = xEventGroupClearBits( Eventgroup_Triggers,
 800f574:	4b63      	ldr	r3, [pc, #396]	; (800f704 <StateMachineTask+0x5f4>)
 800f576:	681b      	ldr	r3, [r3, #0]
 800f578:	21ff      	movs	r1, #255	; 0xff
 800f57a:	4618      	mov	r0, r3
 800f57c:	f7f8 f93a 	bl	80077f4 <xEventGroupClearBits>
 800f580:	6038      	str	r0, [r7, #0]
												  BIT_STARTER | BIT_DRONE | BIT_KORFORGALOM | BIT_UTCASAROK | BIT_VASUTIATJARO | BIT_KONVOJ | BIT_CEL | BIT_FORGOHORDO );

			}
			if(Uthossz > 0.65 * 3.14 / 3) //1/6 krv, 60-ba beforduls
 800f582:	4b57      	ldr	r3, [pc, #348]	; (800f6e0 <StateMachineTask+0x5d0>)
 800f584:	681b      	ldr	r3, [r3, #0]
 800f586:	4618      	mov	r0, r3
 800f588:	f7f0 ffa6 	bl	80004d8 <__aeabi_f2d>
 800f58c:	a348      	add	r3, pc, #288	; (adr r3, 800f6b0 <StateMachineTask+0x5a0>)
 800f58e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f592:	f7f1 fa85 	bl	8000aa0 <__aeabi_dcmpgt>
 800f596:	4603      	mov	r3, r0
 800f598:	2b00      	cmp	r3, #0
 800f59a:	d100      	bne.n	800f59e <StateMachineTask+0x48e>
			{
				//Elvileg kne vonalnak lenni, de nincs, gyhogy megynk egyenesen htha lesz vonal
				osThreadResume(SteeringStateSpaceControllerHandle);
				UgyessegiState = KORFORGALOM_VONALKERESES;
			}
			break;
 800f59c:	e2fd      	b.n	800fb9a <StateMachineTask+0xa8a>
				osThreadResume(SteeringStateSpaceControllerHandle);
 800f59e:	4b52      	ldr	r3, [pc, #328]	; (800f6e8 <StateMachineTask+0x5d8>)
 800f5a0:	681b      	ldr	r3, [r3, #0]
 800f5a2:	4618      	mov	r0, r3
 800f5a4:	f7f8 f824 	bl	80075f0 <osThreadResume>
				UgyessegiState = KORFORGALOM_VONALKERESES;
 800f5a8:	4b4e      	ldr	r3, [pc, #312]	; (800f6e4 <StateMachineTask+0x5d4>)
 800f5aa:	2222      	movs	r2, #34	; 0x22
 800f5ac:	701a      	strb	r2, [r3, #0]
			break;
 800f5ae:	e2f4      	b.n	800fb9a <StateMachineTask+0xa8a>
		case KORFORGALOM_VONALKERESES:
			ServoPos = 0;
 800f5b0:	4b4f      	ldr	r3, [pc, #316]	; (800f6f0 <StateMachineTask+0x5e0>)
 800f5b2:	f04f 0200 	mov.w	r2, #0
 800f5b6:	601a      	str	r2, [r3, #0]
			if(LineNumFront > 0)
 800f5b8:	4b51      	ldr	r3, [pc, #324]	; (800f700 <StateMachineTask+0x5f0>)
 800f5ba:	781b      	ldrb	r3, [r3, #0]
 800f5bc:	b2db      	uxtb	r3, r3
 800f5be:	2b00      	cmp	r3, #0
 800f5c0:	f000 82da 	beq.w	800fb78 <StateMachineTask+0xa68>
			{
				//Megvan a vonal
				osThreadResume(SteeringStateSpaceControllerHandle);
 800f5c4:	4b48      	ldr	r3, [pc, #288]	; (800f6e8 <StateMachineTask+0x5d8>)
 800f5c6:	681b      	ldr	r3, [r3, #0]
 800f5c8:	4618      	mov	r0, r3
 800f5ca:	f7f8 f811 	bl	80075f0 <osThreadResume>
				UgyessegiState = DETECT_OBSTACLE;
 800f5ce:	4b45      	ldr	r3, [pc, #276]	; (800f6e4 <StateMachineTask+0x5d4>)
 800f5d0:	2200      	movs	r2, #0
 800f5d2:	701a      	strb	r2, [r3, #0]
				clearBits = xEventGroupClearBits( Eventgroup_Triggers,
 800f5d4:	4b4b      	ldr	r3, [pc, #300]	; (800f704 <StateMachineTask+0x5f4>)
 800f5d6:	681b      	ldr	r3, [r3, #0]
 800f5d8:	21ff      	movs	r1, #255	; 0xff
 800f5da:	4618      	mov	r0, r3
 800f5dc:	f7f8 f90a 	bl	80077f4 <xEventGroupClearBits>
 800f5e0:	6038      	str	r0, [r7, #0]
												  BIT_STARTER | BIT_DRONE | BIT_KORFORGALOM | BIT_UTCASAROK | BIT_VASUTIATJARO | BIT_KONVOJ | BIT_CEL | BIT_FORGOHORDO );
			}
			break;
 800f5e2:	e2c9      	b.n	800fb78 <StateMachineTask+0xa68>
		case UTCASAROK:			//addig megynk amig ell nem ltunk mr vonalat
			//Kezdeti sebessg
			SpeedSP = 0.5;
 800f5e4:	4b41      	ldr	r3, [pc, #260]	; (800f6ec <StateMachineTask+0x5dc>)
 800f5e6:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 800f5ea:	601a      	str	r2, [r3, #0]
			//llapotvlts felttele
			if( LineNumFront == 0 )
 800f5ec:	4b44      	ldr	r3, [pc, #272]	; (800f700 <StateMachineTask+0x5f0>)
 800f5ee:	781b      	ldrb	r3, [r3, #0]
 800f5f0:	b2db      	uxtb	r3, r3
 800f5f2:	2b00      	cmp	r3, #0
 800f5f4:	f040 82c2 	bne.w	800fb7c <StateMachineTask+0xa6c>
			{
				//llapot vge
				UgyessegiState = UTCASAROK_ATHAJTAS_SZEMBE;
 800f5f8:	4b3a      	ldr	r3, [pc, #232]	; (800f6e4 <StateMachineTask+0x5d4>)
 800f5fa:	2229      	movs	r2, #41	; 0x29
 800f5fc:	701a      	strb	r2, [r3, #0]

				//Kvetkez llapot eleje
				osThreadSuspend(SteeringStateSpaceControllerHandle);	//vonalkvetst kikapcsoljuk
 800f5fe:	4b3a      	ldr	r3, [pc, #232]	; (800f6e8 <StateMachineTask+0x5d8>)
 800f600:	681b      	ldr	r3, [r3, #0]
 800f602:	4618      	mov	r0, r3
 800f604:	f7f7 ffe7 	bl	80075d6 <osThreadSuspend>
				Uthossz = 0;
 800f608:	4b35      	ldr	r3, [pc, #212]	; (800f6e0 <StateMachineTask+0x5d0>)
 800f60a:	f04f 0200 	mov.w	r2, #0
 800f60e:	601a      	str	r2, [r3, #0]
			}
			break;
 800f610:	e2b4      	b.n	800fb7c <StateMachineTask+0xa6c>
		case UTCASAROK_ATHAJTAS_SZEMBE:		//elremegynk egy adott szakasznyit hogy rzkeljk meliyk irnyban van a fal.
			//llapotvlts felttele
			if( Uthossz > 1 )
 800f612:	4b33      	ldr	r3, [pc, #204]	; (800f6e0 <StateMachineTask+0x5d0>)
 800f614:	edd3 7a00 	vldr	s15, [r3]
 800f618:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800f61c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800f620:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f624:	dc00      	bgt.n	800f628 <StateMachineTask+0x518>

				//Kvetkez llapot eleje
				SpeedSP = 0;
				osDelay(500);		//vrunk amig megll a kocsi.
			}
			break;
 800f626:	e2b8      	b.n	800fb9a <StateMachineTask+0xa8a>
				UgyessegiState = UTCASAROK_FALIRANY_DETECT;
 800f628:	4b2e      	ldr	r3, [pc, #184]	; (800f6e4 <StateMachineTask+0x5d4>)
 800f62a:	222a      	movs	r2, #42	; 0x2a
 800f62c:	701a      	strb	r2, [r3, #0]
				SpeedSP = 0;
 800f62e:	4b2f      	ldr	r3, [pc, #188]	; (800f6ec <StateMachineTask+0x5dc>)
 800f630:	f04f 0200 	mov.w	r2, #0
 800f634:	601a      	str	r2, [r3, #0]
				osDelay(500);		//vrunk amig megll a kocsi.
 800f636:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800f63a:	f7f7 ffad 	bl	8007598 <osDelay>
			break;
 800f63e:	e2ac      	b.n	800fb9a <StateMachineTask+0xa8a>
		case UTCASAROK_FALIRANY_DETECT:		//rzkeljk melyik irnyban van a fal
			//llapotvlts felttele
			if( DistanceLeft < 25.0  ) //ha bal oldalon fal van
 800f640:	4b31      	ldr	r3, [pc, #196]	; (800f708 <StateMachineTask+0x5f8>)
 800f642:	edd3 7a00 	vldr	s15, [r3]
 800f646:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 800f64a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800f64e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f652:	d509      	bpl.n	800f668 <StateMachineTask+0x558>
			{
				//llapot vge
				UgyessegiState = UTCASAROK_BALFAL_ELORE;
 800f654:	4b23      	ldr	r3, [pc, #140]	; (800f6e4 <StateMachineTask+0x5d4>)
 800f656:	222b      	movs	r2, #43	; 0x2b
 800f658:	701a      	strb	r2, [r3, #0]
				//Kvetkez llapot eleje
				Uthossz = 0;
 800f65a:	4b21      	ldr	r3, [pc, #132]	; (800f6e0 <StateMachineTask+0x5d0>)
 800f65c:	f04f 0200 	mov.w	r2, #0
 800f660:	601a      	str	r2, [r3, #0]
				SpeedSP = 0.3;
 800f662:	4b22      	ldr	r3, [pc, #136]	; (800f6ec <StateMachineTask+0x5dc>)
 800f664:	4a29      	ldr	r2, [pc, #164]	; (800f70c <StateMachineTask+0x5fc>)
 800f666:	601a      	str	r2, [r3, #0]

			}
			//llapotvlts felttele
			if( DistanceRight < 25.0  ) //ha jobb oldalon fal van
 800f668:	4b29      	ldr	r3, [pc, #164]	; (800f710 <StateMachineTask+0x600>)
 800f66a:	edd3 7a00 	vldr	s15, [r3]
 800f66e:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 800f672:	eef4 7ac7 	vcmpe.f32	s15, s14
 800f676:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f67a:	d400      	bmi.n	800f67e <StateMachineTask+0x56e>
				//Kvetkez llapot eleje
				SpeedSP = 0.3;
				Uthossz = 0;
			}

			break;
 800f67c:	e28d      	b.n	800fb9a <StateMachineTask+0xa8a>
				UgyessegiState = UTCASAROK_JOBBFAL_ELORE;
 800f67e:	4b19      	ldr	r3, [pc, #100]	; (800f6e4 <StateMachineTask+0x5d4>)
 800f680:	222c      	movs	r2, #44	; 0x2c
 800f682:	701a      	strb	r2, [r3, #0]
				SpeedSP = 0.3;
 800f684:	4b19      	ldr	r3, [pc, #100]	; (800f6ec <StateMachineTask+0x5dc>)
 800f686:	4a21      	ldr	r2, [pc, #132]	; (800f70c <StateMachineTask+0x5fc>)
 800f688:	601a      	str	r2, [r3, #0]
				Uthossz = 0;
 800f68a:	4b15      	ldr	r3, [pc, #84]	; (800f6e0 <StateMachineTask+0x5d0>)
 800f68c:	f04f 0200 	mov.w	r2, #0
 800f690:	601a      	str	r2, [r3, #0]
			break;
 800f692:	e282      	b.n	800fb9a <StateMachineTask+0xa8a>
		case UTCASAROK_BALFAL_ELORE:		//Balra volt a fal, elremegynk mg egy kicsit a tolatshoz, s belltjuk a kormnyzst jobbra.
			//llapotvlts felttele
			if( Uthossz > 0.3 )
 800f694:	4b12      	ldr	r3, [pc, #72]	; (800f6e0 <StateMachineTask+0x5d0>)
 800f696:	681b      	ldr	r3, [r3, #0]
 800f698:	4618      	mov	r0, r3
 800f69a:	f7f0 ff1d 	bl	80004d8 <__aeabi_f2d>
 800f69e:	a30a      	add	r3, pc, #40	; (adr r3, 800f6c8 <StateMachineTask+0x5b8>)
 800f6a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6a4:	f7f1 f9fc 	bl	8000aa0 <__aeabi_dcmpgt>
 800f6a8:	4603      	mov	r3, r0
 800f6aa:	2b00      	cmp	r3, #0
 800f6ac:	d132      	bne.n	800f714 <StateMachineTask+0x604>
				ServoPos = -0.3;
				osDelay(500);			//vrunk amig megll a kocsi.
				Uthossz = 0;
				SpeedSP = -0.3;
			}
			break;
 800f6ae:	e274      	b.n	800fb9a <StateMachineTask+0xa8a>
 800f6b0:	69217360 	.word	0x69217360
 800f6b4:	3fe5c54a 	.word	0x3fe5c54a
 800f6b8:	3d70a3d7 	.word	0x3d70a3d7
 800f6bc:	3ff2d70a 	.word	0x3ff2d70a
 800f6c0:	fbe76c8b 	.word	0xfbe76c8b
 800f6c4:	3fe4f1a9 	.word	0x3fe4f1a9
 800f6c8:	33333333 	.word	0x33333333
 800f6cc:	3fd33333 	.word	0x3fd33333
 800f6d0:	20018a5d 	.word	0x20018a5d
 800f6d4:	aaaaaaab 	.word	0xaaaaaaab
 800f6d8:	20019fb4 	.word	0x20019fb4
 800f6dc:	20019fb8 	.word	0x20019fb8
 800f6e0:	20018a58 	.word	0x20018a58
 800f6e4:	20018ba8 	.word	0x20018ba8
 800f6e8:	200197b0 	.word	0x200197b0
 800f6ec:	20018a80 	.word	0x20018a80
 800f6f0:	200190a0 	.word	0x200190a0
 800f6f4:	bf800000 	.word	0xbf800000
 800f6f8:	3ecccccd 	.word	0x3ecccccd
 800f6fc:	becccccd 	.word	0xbecccccd
 800f700:	20018be9 	.word	0x20018be9
 800f704:	20019910 	.word	0x20019910
 800f708:	20018bf0 	.word	0x20018bf0
 800f70c:	3e99999a 	.word	0x3e99999a
 800f710:	20018bc8 	.word	0x20018bc8
				UgyessegiState = UTCASAROK_TOLATAS;
 800f714:	4ba6      	ldr	r3, [pc, #664]	; (800f9b0 <StateMachineTask+0x8a0>)
 800f716:	222d      	movs	r2, #45	; 0x2d
 800f718:	701a      	strb	r2, [r3, #0]
				SpeedSP = 0;
 800f71a:	4ba6      	ldr	r3, [pc, #664]	; (800f9b4 <StateMachineTask+0x8a4>)
 800f71c:	f04f 0200 	mov.w	r2, #0
 800f720:	601a      	str	r2, [r3, #0]
				ServoPos = -0.3;
 800f722:	4ba5      	ldr	r3, [pc, #660]	; (800f9b8 <StateMachineTask+0x8a8>)
 800f724:	4aa5      	ldr	r2, [pc, #660]	; (800f9bc <StateMachineTask+0x8ac>)
 800f726:	601a      	str	r2, [r3, #0]
				osDelay(500);			//vrunk amig megll a kocsi.
 800f728:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800f72c:	f7f7 ff34 	bl	8007598 <osDelay>
				Uthossz = 0;
 800f730:	4ba3      	ldr	r3, [pc, #652]	; (800f9c0 <StateMachineTask+0x8b0>)
 800f732:	f04f 0200 	mov.w	r2, #0
 800f736:	601a      	str	r2, [r3, #0]
				SpeedSP = -0.3;
 800f738:	4b9e      	ldr	r3, [pc, #632]	; (800f9b4 <StateMachineTask+0x8a4>)
 800f73a:	4aa0      	ldr	r2, [pc, #640]	; (800f9bc <StateMachineTask+0x8ac>)
 800f73c:	601a      	str	r2, [r3, #0]
			break;
 800f73e:	e22c      	b.n	800fb9a <StateMachineTask+0xa8a>
		case UTCASAROK_JOBBFAL_ELORE:		//Jobbra volt a fal, elremegynk mg egy kicsit a tolatshoz, s belltjuk a kormnyzst balra.
			//llapotvlts felttele
			if( Uthossz > 0.3 )
 800f740:	4b9f      	ldr	r3, [pc, #636]	; (800f9c0 <StateMachineTask+0x8b0>)
 800f742:	681b      	ldr	r3, [r3, #0]
 800f744:	4618      	mov	r0, r3
 800f746:	f7f0 fec7 	bl	80004d8 <__aeabi_f2d>
 800f74a:	a393      	add	r3, pc, #588	; (adr r3, 800f998 <StateMachineTask+0x888>)
 800f74c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f750:	f7f1 f9a6 	bl	8000aa0 <__aeabi_dcmpgt>
 800f754:	4603      	mov	r3, r0
 800f756:	2b00      	cmp	r3, #0
 800f758:	d100      	bne.n	800f75c <StateMachineTask+0x64c>
				ServoPos = 0.3;
				osDelay(500);			//vrunk amig megll a kocsi.
				Uthossz = 0;
				SpeedSP = -0.3;
			}
			break;
 800f75a:	e21e      	b.n	800fb9a <StateMachineTask+0xa8a>
				UgyessegiState = UTCASAROK_TOLATAS;
 800f75c:	4b94      	ldr	r3, [pc, #592]	; (800f9b0 <StateMachineTask+0x8a0>)
 800f75e:	222d      	movs	r2, #45	; 0x2d
 800f760:	701a      	strb	r2, [r3, #0]
				SpeedSP = 0;
 800f762:	4b94      	ldr	r3, [pc, #592]	; (800f9b4 <StateMachineTask+0x8a4>)
 800f764:	f04f 0200 	mov.w	r2, #0
 800f768:	601a      	str	r2, [r3, #0]
				ServoPos = 0.3;
 800f76a:	4b93      	ldr	r3, [pc, #588]	; (800f9b8 <StateMachineTask+0x8a8>)
 800f76c:	4a95      	ldr	r2, [pc, #596]	; (800f9c4 <StateMachineTask+0x8b4>)
 800f76e:	601a      	str	r2, [r3, #0]
				osDelay(500);			//vrunk amig megll a kocsi.
 800f770:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800f774:	f7f7 ff10 	bl	8007598 <osDelay>
				Uthossz = 0;
 800f778:	4b91      	ldr	r3, [pc, #580]	; (800f9c0 <StateMachineTask+0x8b0>)
 800f77a:	f04f 0200 	mov.w	r2, #0
 800f77e:	601a      	str	r2, [r3, #0]
				SpeedSP = -0.3;
 800f780:	4b8c      	ldr	r3, [pc, #560]	; (800f9b4 <StateMachineTask+0x8a4>)
 800f782:	4a8e      	ldr	r2, [pc, #568]	; (800f9bc <StateMachineTask+0x8ac>)
 800f784:	601a      	str	r2, [r3, #0]
			break;
 800f786:	e208      	b.n	800fb9a <StateMachineTask+0xa8a>
		case UTCASAROK_TOLATAS:				//Tolatunk egy negyed krvnyit
			//llapotvlts felttele
			if( Uthossz < -1.57 )		//kr sugara
 800f788:	4b8d      	ldr	r3, [pc, #564]	; (800f9c0 <StateMachineTask+0x8b0>)
 800f78a:	681b      	ldr	r3, [r3, #0]
 800f78c:	4618      	mov	r0, r3
 800f78e:	f7f0 fea3 	bl	80004d8 <__aeabi_f2d>
 800f792:	a383      	add	r3, pc, #524	; (adr r3, 800f9a0 <StateMachineTask+0x890>)
 800f794:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f798:	f7f1 f964 	bl	8000a64 <__aeabi_dcmplt>
 800f79c:	4603      	mov	r3, r0
 800f79e:	2b00      	cmp	r3, #0
 800f7a0:	d100      	bne.n	800f7a4 <StateMachineTask+0x694>
				ServoPos = 0;			//kiegyenestk a kormnyzst
				osDelay(500);
				SpeedSP = 0.3;			//Elindulunk
				Uthossz = 0;
			}
			break;
 800f7a2:	e1fa      	b.n	800fb9a <StateMachineTask+0xa8a>
				UgyessegiState = UTCASAROK_UJRAELINDULAS;
 800f7a4:	4b82      	ldr	r3, [pc, #520]	; (800f9b0 <StateMachineTask+0x8a0>)
 800f7a6:	222e      	movs	r2, #46	; 0x2e
 800f7a8:	701a      	strb	r2, [r3, #0]
				SpeedSP = 0;
 800f7aa:	4b82      	ldr	r3, [pc, #520]	; (800f9b4 <StateMachineTask+0x8a4>)
 800f7ac:	f04f 0200 	mov.w	r2, #0
 800f7b0:	601a      	str	r2, [r3, #0]
				osDelay(500);			//vrunk amig megll a kocsi.
 800f7b2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800f7b6:	f7f7 feef 	bl	8007598 <osDelay>
				ServoPos = 0;			//kiegyenestk a kormnyzst
 800f7ba:	4b7f      	ldr	r3, [pc, #508]	; (800f9b8 <StateMachineTask+0x8a8>)
 800f7bc:	f04f 0200 	mov.w	r2, #0
 800f7c0:	601a      	str	r2, [r3, #0]
				osDelay(500);
 800f7c2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800f7c6:	f7f7 fee7 	bl	8007598 <osDelay>
				SpeedSP = 0.3;			//Elindulunk
 800f7ca:	4b7a      	ldr	r3, [pc, #488]	; (800f9b4 <StateMachineTask+0x8a4>)
 800f7cc:	4a7d      	ldr	r2, [pc, #500]	; (800f9c4 <StateMachineTask+0x8b4>)
 800f7ce:	601a      	str	r2, [r3, #0]
				Uthossz = 0;
 800f7d0:	4b7b      	ldr	r3, [pc, #492]	; (800f9c0 <StateMachineTask+0x8b0>)
 800f7d2:	f04f 0200 	mov.w	r2, #0
 800f7d6:	601a      	str	r2, [r3, #0]
			break;
 800f7d8:	e1df      	b.n	800fb9a <StateMachineTask+0xa8a>
		case UTCASAROK_UJRAELINDULAS:
			//llapotvlts felttele
			if( Uthossz > 0.57 )		//vrunk hogy annyit menjnk hogy ne lssunk zavar dupla vonalakat.
 800f7da:	4b79      	ldr	r3, [pc, #484]	; (800f9c0 <StateMachineTask+0x8b0>)
 800f7dc:	681b      	ldr	r3, [r3, #0]
 800f7de:	4618      	mov	r0, r3
 800f7e0:	f7f0 fe7a 	bl	80004d8 <__aeabi_f2d>
 800f7e4:	a370      	add	r3, pc, #448	; (adr r3, 800f9a8 <StateMachineTask+0x898>)
 800f7e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7ea:	f7f1 f959 	bl	8000aa0 <__aeabi_dcmpgt>
 800f7ee:	4603      	mov	r3, r0
 800f7f0:	2b00      	cmp	r3, #0
 800f7f2:	d100      	bne.n	800f7f6 <StateMachineTask+0x6e6>
				UgyessegiState = UTCASAROK_VONALVARAS;

				//Kvetkez llapot eleje

			}
			break;
 800f7f4:	e1d1      	b.n	800fb9a <StateMachineTask+0xa8a>
				UgyessegiState = UTCASAROK_VONALVARAS;
 800f7f6:	4b6e      	ldr	r3, [pc, #440]	; (800f9b0 <StateMachineTask+0x8a0>)
 800f7f8:	222f      	movs	r2, #47	; 0x2f
 800f7fa:	701a      	strb	r2, [r3, #0]
			break;
 800f7fc:	e1cd      	b.n	800fb9a <StateMachineTask+0xa8a>
		case UTCASAROK_VONALVARAS:
			//llapotvlts felttele
			if( LineNumFront != 0 )		//vrunk hogy jra lssunk vonalat.
 800f7fe:	4b72      	ldr	r3, [pc, #456]	; (800f9c8 <StateMachineTask+0x8b8>)
 800f800:	781b      	ldrb	r3, [r3, #0]
 800f802:	b2db      	uxtb	r3, r3
 800f804:	2b00      	cmp	r3, #0
 800f806:	f000 81bb 	beq.w	800fb80 <StateMachineTask+0xa70>
			{
				//llapot vge
				UgyessegiState = UTCASAROK_KIHAJTAS;
 800f80a:	4b69      	ldr	r3, [pc, #420]	; (800f9b0 <StateMachineTask+0x8a0>)
 800f80c:	2230      	movs	r2, #48	; 0x30
 800f80e:	701a      	strb	r2, [r3, #0]

				//Kvetkez llapot eleje
				osThreadResume(SteeringStateSpaceControllerHandle);	//vonalkvetst visszakapcsoljuk
 800f810:	4b6e      	ldr	r3, [pc, #440]	; (800f9cc <StateMachineTask+0x8bc>)
 800f812:	681b      	ldr	r3, [r3, #0]
 800f814:	4618      	mov	r0, r3
 800f816:	f7f7 feeb 	bl	80075f0 <osThreadResume>
				Uthossz = 0;
 800f81a:	4b69      	ldr	r3, [pc, #420]	; (800f9c0 <StateMachineTask+0x8b0>)
 800f81c:	f04f 0200 	mov.w	r2, #0
 800f820:	601a      	str	r2, [r3, #0]
			}
			break;
 800f822:	e1ad      	b.n	800fb80 <StateMachineTask+0xa70>
		case UTCASAROK_KIHAJTAS:				//megynk elre egy mtert hogy kirjnk az utcasarokbl
			//llapotvlts felttele
			if( Uthossz > 1 )		//vrunk hogy jra lssunk vonalat.
 800f824:	4b66      	ldr	r3, [pc, #408]	; (800f9c0 <StateMachineTask+0x8b0>)
 800f826:	edd3 7a00 	vldr	s15, [r3]
 800f82a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800f82e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800f832:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f836:	dc00      	bgt.n	800f83a <StateMachineTask+0x72a>
				//llapot vge
				UgyessegiState = DETECT_OBSTACLE;
				clearBits = xEventGroupClearBits( Eventgroup_Triggers,
											   BIT_STARTER | BIT_DRONE | BIT_KORFORGALOM | BIT_UTCASAROK | BIT_VASUTIATJARO | BIT_KONVOJ | BIT_CEL | BIT_FORGOHORDO );
			}
			break;
 800f838:	e1af      	b.n	800fb9a <StateMachineTask+0xa8a>
				UgyessegiState = DETECT_OBSTACLE;
 800f83a:	4b5d      	ldr	r3, [pc, #372]	; (800f9b0 <StateMachineTask+0x8a0>)
 800f83c:	2200      	movs	r2, #0
 800f83e:	701a      	strb	r2, [r3, #0]
				clearBits = xEventGroupClearBits( Eventgroup_Triggers,
 800f840:	4b63      	ldr	r3, [pc, #396]	; (800f9d0 <StateMachineTask+0x8c0>)
 800f842:	681b      	ldr	r3, [r3, #0]
 800f844:	21ff      	movs	r1, #255	; 0xff
 800f846:	4618      	mov	r0, r3
 800f848:	f7f7 ffd4 	bl	80077f4 <xEventGroupClearBits>
 800f84c:	6038      	str	r0, [r7, #0]
			break;
 800f84e:	e1a4      	b.n	800fb9a <StateMachineTask+0xa8a>

			}
			break;
		case VASUTIATJARO:
			//llapotvlts felttele
			SpeedSP = 0.5;
 800f850:	4b58      	ldr	r3, [pc, #352]	; (800f9b4 <StateMachineTask+0x8a4>)
 800f852:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 800f856:	601a      	str	r2, [r3, #0]
			//llapot vge
			UgyessegiState = VASUTIATJARO2;
 800f858:	4b55      	ldr	r3, [pc, #340]	; (800f9b0 <StateMachineTask+0x8a0>)
 800f85a:	223d      	movs	r2, #61	; 0x3d
 800f85c:	701a      	strb	r2, [r3, #0]

			//Kvetkez llapot eleje
			Uthossz = 0;
 800f85e:	4b58      	ldr	r3, [pc, #352]	; (800f9c0 <StateMachineTask+0x8b0>)
 800f860:	f04f 0200 	mov.w	r2, #0
 800f864:	601a      	str	r2, [r3, #0]
			break;
 800f866:	e198      	b.n	800fb9a <StateMachineTask+0xa8a>
		case VASUTIATJARO2:
			//llapotvlts felttele
			if( Uthossz > 0.3 )
 800f868:	4b55      	ldr	r3, [pc, #340]	; (800f9c0 <StateMachineTask+0x8b0>)
 800f86a:	681b      	ldr	r3, [r3, #0]
 800f86c:	4618      	mov	r0, r3
 800f86e:	f7f0 fe33 	bl	80004d8 <__aeabi_f2d>
 800f872:	a349      	add	r3, pc, #292	; (adr r3, 800f998 <StateMachineTask+0x888>)
 800f874:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f878:	f7f1 f912 	bl	8000aa0 <__aeabi_dcmpgt>
 800f87c:	4603      	mov	r3, r0
 800f87e:	2b00      	cmp	r3, #0
 800f880:	d100      	bne.n	800f884 <StateMachineTask+0x774>
				//llapot vge
				UgyessegiState = VASUTIATJARO3;
				//Kvetkez llapot eleje
				SpeedSP = 0;
			}
			break;
 800f882:	e18a      	b.n	800fb9a <StateMachineTask+0xa8a>
				UgyessegiState = VASUTIATJARO3;
 800f884:	4b4a      	ldr	r3, [pc, #296]	; (800f9b0 <StateMachineTask+0x8a0>)
 800f886:	223e      	movs	r2, #62	; 0x3e
 800f888:	701a      	strb	r2, [r3, #0]
				SpeedSP = 0;
 800f88a:	4b4a      	ldr	r3, [pc, #296]	; (800f9b4 <StateMachineTask+0x8a4>)
 800f88c:	f04f 0200 	mov.w	r2, #0
 800f890:	601a      	str	r2, [r3, #0]
			break;
 800f892:	e182      	b.n	800fb9a <StateMachineTask+0xa8a>
		case VASUTIATJARO3:
			//llapotvlts felttele
			if( DistanceFront < 60 )		//vrunk hogy elmenjen egy kocsi
 800f894:	4b4f      	ldr	r3, [pc, #316]	; (800f9d4 <StateMachineTask+0x8c4>)
 800f896:	edd3 7a00 	vldr	s15, [r3]
 800f89a:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 800f9d8 <StateMachineTask+0x8c8>
 800f89e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800f8a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f8a6:	d400      	bmi.n	800f8aa <StateMachineTask+0x79a>
				if( xTimerStart( xTimers[0] , 0) != pdPASS)
				{
					asm("bkpt");
				}
			}
			break;
 800f8a8:	e16c      	b.n	800fb84 <StateMachineTask+0xa74>
				UgyessegiState = VASUTIATJARO4;
 800f8aa:	4b41      	ldr	r3, [pc, #260]	; (800f9b0 <StateMachineTask+0x8a0>)
 800f8ac:	223f      	movs	r2, #63	; 0x3f
 800f8ae:	701a      	strb	r2, [r3, #0]
				if( xTimerStart( xTimers[0] , 0) != pdPASS)
 800f8b0:	4b4a      	ldr	r3, [pc, #296]	; (800f9dc <StateMachineTask+0x8cc>)
 800f8b2:	681c      	ldr	r4, [r3, #0]
 800f8b4:	f7f9 fef2 	bl	800969c <xTaskGetTickCount>
 800f8b8:	4602      	mov	r2, r0
 800f8ba:	2300      	movs	r3, #0
 800f8bc:	9300      	str	r3, [sp, #0]
 800f8be:	2300      	movs	r3, #0
 800f8c0:	2101      	movs	r1, #1
 800f8c2:	4620      	mov	r0, r4
 800f8c4:	f7fa fce2 	bl	800a28c <xTimerGenericCommand>
 800f8c8:	4603      	mov	r3, r0
 800f8ca:	2b01      	cmp	r3, #1
 800f8cc:	f000 815a 	beq.w	800fb84 <StateMachineTask+0xa74>
					asm("bkpt");
 800f8d0:	be00      	bkpt	0x0000
			break;
 800f8d2:	e157      	b.n	800fb84 <StateMachineTask+0xa74>
		case VASUTIATJARO4:

			if( DistanceFront < 60 )		//vrunk hogy elmenjen egy kocsi
 800f8d4:	4b3f      	ldr	r3, [pc, #252]	; (800f9d4 <StateMachineTask+0x8c4>)
 800f8d6:	edd3 7a00 	vldr	s15, [r3]
 800f8da:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 800f9d8 <StateMachineTask+0x8c8>
 800f8de:	eef4 7ac7 	vcmpe.f32	s15, s14
 800f8e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f8e6:	d50f      	bpl.n	800f908 <StateMachineTask+0x7f8>
			{
				if( xTimerStart( xTimers[0] , 0) != pdPASS)
 800f8e8:	4b3c      	ldr	r3, [pc, #240]	; (800f9dc <StateMachineTask+0x8cc>)
 800f8ea:	681c      	ldr	r4, [r3, #0]
 800f8ec:	f7f9 fed6 	bl	800969c <xTaskGetTickCount>
 800f8f0:	4602      	mov	r2, r0
 800f8f2:	2300      	movs	r3, #0
 800f8f4:	9300      	str	r3, [sp, #0]
 800f8f6:	2300      	movs	r3, #0
 800f8f8:	2101      	movs	r1, #1
 800f8fa:	4620      	mov	r0, r4
 800f8fc:	f7fa fcc6 	bl	800a28c <xTimerGenericCommand>
 800f900:	4603      	mov	r3, r0
 800f902:	2b01      	cmp	r3, #1
 800f904:	d000      	beq.n	800f908 <StateMachineTask+0x7f8>
				{
					asm("bkpt");
 800f906:	be00      	bkpt	0x0000
				}
			}
			//llapotvlts felttele
			if( CarCounterTimerElapsedFlag == 1 )		//vrunk hogy lejrjon a timer
 800f908:	4b35      	ldr	r3, [pc, #212]	; (800f9e0 <StateMachineTask+0x8d0>)
 800f90a:	681b      	ldr	r3, [r3, #0]
 800f90c:	2b01      	cmp	r3, #1
 800f90e:	f040 813b 	bne.w	800fb88 <StateMachineTask+0xa78>
			{
				CarCounterTimerElapsedFlag = 0;
 800f912:	4b33      	ldr	r3, [pc, #204]	; (800f9e0 <StateMachineTask+0x8d0>)
 800f914:	2200      	movs	r2, #0
 800f916:	601a      	str	r2, [r3, #0]
				//llapot vge
				UgyessegiState = VASUTIATJARO5;
 800f918:	4b25      	ldr	r3, [pc, #148]	; (800f9b0 <StateMachineTask+0x8a0>)
 800f91a:	2240      	movs	r2, #64	; 0x40
 800f91c:	701a      	strb	r2, [r3, #0]
				//Kvetkez llapot eleje
				SpeedSP = 0.5;
 800f91e:	4b25      	ldr	r3, [pc, #148]	; (800f9b4 <StateMachineTask+0x8a4>)
 800f920:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 800f924:	601a      	str	r2, [r3, #0]
				Uthossz = 0;
 800f926:	4b26      	ldr	r3, [pc, #152]	; (800f9c0 <StateMachineTask+0x8b0>)
 800f928:	f04f 0200 	mov.w	r2, #0
 800f92c:	601a      	str	r2, [r3, #0]
			}
			break;
 800f92e:	e12b      	b.n	800fb88 <StateMachineTask+0xa78>
		case VASUTIATJARO5:
			//llapotvlts felttele
			if( Uthossz > 0.5 )
 800f930:	4b23      	ldr	r3, [pc, #140]	; (800f9c0 <StateMachineTask+0x8b0>)
 800f932:	edd3 7a00 	vldr	s15, [r3]
 800f936:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800f93a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800f93e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f942:	dc00      	bgt.n	800f946 <StateMachineTask+0x836>
				//llapot vge
				UgyessegiState = VASUTIATJARO6;
				//Kvetkez llapot eleje
				SpeedSP = 0;
			}
			break;
 800f944:	e129      	b.n	800fb9a <StateMachineTask+0xa8a>
				UgyessegiState = VASUTIATJARO6;
 800f946:	4b1a      	ldr	r3, [pc, #104]	; (800f9b0 <StateMachineTask+0x8a0>)
 800f948:	2241      	movs	r2, #65	; 0x41
 800f94a:	701a      	strb	r2, [r3, #0]
				SpeedSP = 0;
 800f94c:	4b19      	ldr	r3, [pc, #100]	; (800f9b4 <StateMachineTask+0x8a4>)
 800f94e:	f04f 0200 	mov.w	r2, #0
 800f952:	601a      	str	r2, [r3, #0]
			break;
 800f954:	e121      	b.n	800fb9a <StateMachineTask+0xa8a>
		case VASUTIATJARO6:
		//llapotvlts felttele
		if( DistanceFront < 60 )		//vrunk hogy elmenjen egy kocsi
 800f956:	4b1f      	ldr	r3, [pc, #124]	; (800f9d4 <StateMachineTask+0x8c4>)
 800f958:	edd3 7a00 	vldr	s15, [r3]
 800f95c:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 800f9d8 <StateMachineTask+0x8c8>
 800f960:	eef4 7ac7 	vcmpe.f32	s15, s14
 800f964:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f968:	d400      	bmi.n	800f96c <StateMachineTask+0x85c>
			if( xTimerStart( xTimers[0] , 0) != pdPASS)
			{
				asm("bkpt");
			}
		}
		break;
 800f96a:	e10f      	b.n	800fb8c <StateMachineTask+0xa7c>
			UgyessegiState = VASUTIATJARO7;
 800f96c:	4b10      	ldr	r3, [pc, #64]	; (800f9b0 <StateMachineTask+0x8a0>)
 800f96e:	2242      	movs	r2, #66	; 0x42
 800f970:	701a      	strb	r2, [r3, #0]
			if( xTimerStart( xTimers[0] , 0) != pdPASS)
 800f972:	4b1a      	ldr	r3, [pc, #104]	; (800f9dc <StateMachineTask+0x8cc>)
 800f974:	681c      	ldr	r4, [r3, #0]
 800f976:	f7f9 fe91 	bl	800969c <xTaskGetTickCount>
 800f97a:	4602      	mov	r2, r0
 800f97c:	2300      	movs	r3, #0
 800f97e:	9300      	str	r3, [sp, #0]
 800f980:	2300      	movs	r3, #0
 800f982:	2101      	movs	r1, #1
 800f984:	4620      	mov	r0, r4
 800f986:	f7fa fc81 	bl	800a28c <xTimerGenericCommand>
 800f98a:	4603      	mov	r3, r0
 800f98c:	2b01      	cmp	r3, #1
 800f98e:	f000 80fd 	beq.w	800fb8c <StateMachineTask+0xa7c>
				asm("bkpt");
 800f992:	be00      	bkpt	0x0000
		break;
 800f994:	e0fa      	b.n	800fb8c <StateMachineTask+0xa7c>
 800f996:	bf00      	nop
 800f998:	33333333 	.word	0x33333333
 800f99c:	3fd33333 	.word	0x3fd33333
 800f9a0:	51eb851f 	.word	0x51eb851f
 800f9a4:	bff91eb8 	.word	0xbff91eb8
 800f9a8:	a3d70a3d 	.word	0xa3d70a3d
 800f9ac:	3fe23d70 	.word	0x3fe23d70
 800f9b0:	20018ba8 	.word	0x20018ba8
 800f9b4:	20018a80 	.word	0x20018a80
 800f9b8:	200190a0 	.word	0x200190a0
 800f9bc:	be99999a 	.word	0xbe99999a
 800f9c0:	20018a58 	.word	0x20018a58
 800f9c4:	3e99999a 	.word	0x3e99999a
 800f9c8:	20018be9 	.word	0x20018be9
 800f9cc:	200197b0 	.word	0x200197b0
 800f9d0:	20019910 	.word	0x20019910
 800f9d4:	200189ac 	.word	0x200189ac
 800f9d8:	42700000 	.word	0x42700000
 800f9dc:	20019bb0 	.word	0x20019bb0
 800f9e0:	20018b1c 	.word	0x20018b1c
		case VASUTIATJARO7:

			if( DistanceFront < 60 )		//vrunk hogy elmenjen egy kocsi
 800f9e4:	4b72      	ldr	r3, [pc, #456]	; (800fbb0 <StateMachineTask+0xaa0>)
 800f9e6:	edd3 7a00 	vldr	s15, [r3]
 800f9ea:	ed9f 7a72 	vldr	s14, [pc, #456]	; 800fbb4 <StateMachineTask+0xaa4>
 800f9ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 800f9f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f9f6:	d50f      	bpl.n	800fa18 <StateMachineTask+0x908>
			{
				if( xTimerStart( xTimers[0] , 0) != pdPASS)
 800f9f8:	4b6f      	ldr	r3, [pc, #444]	; (800fbb8 <StateMachineTask+0xaa8>)
 800f9fa:	681c      	ldr	r4, [r3, #0]
 800f9fc:	f7f9 fe4e 	bl	800969c <xTaskGetTickCount>
 800fa00:	4602      	mov	r2, r0
 800fa02:	2300      	movs	r3, #0
 800fa04:	9300      	str	r3, [sp, #0]
 800fa06:	2300      	movs	r3, #0
 800fa08:	2101      	movs	r1, #1
 800fa0a:	4620      	mov	r0, r4
 800fa0c:	f7fa fc3e 	bl	800a28c <xTimerGenericCommand>
 800fa10:	4603      	mov	r3, r0
 800fa12:	2b01      	cmp	r3, #1
 800fa14:	d000      	beq.n	800fa18 <StateMachineTask+0x908>
				{
					asm("bkpt");
 800fa16:	be00      	bkpt	0x0000
				}
			}
			//llapotvlts felttele
			if( CarCounterTimerElapsedFlag == 1 )		//vrunk hogy lejrjon a timer
 800fa18:	4b68      	ldr	r3, [pc, #416]	; (800fbbc <StateMachineTask+0xaac>)
 800fa1a:	681b      	ldr	r3, [r3, #0]
 800fa1c:	2b01      	cmp	r3, #1
 800fa1e:	f040 80b7 	bne.w	800fb90 <StateMachineTask+0xa80>
			{
				CarCounterTimerElapsedFlag = 0;
 800fa22:	4b66      	ldr	r3, [pc, #408]	; (800fbbc <StateMachineTask+0xaac>)
 800fa24:	2200      	movs	r2, #0
 800fa26:	601a      	str	r2, [r3, #0]
				//llapot vge
				UgyessegiState = VASUTIATJARO8;
 800fa28:	4b65      	ldr	r3, [pc, #404]	; (800fbc0 <StateMachineTask+0xab0>)
 800fa2a:	2243      	movs	r2, #67	; 0x43
 800fa2c:	701a      	strb	r2, [r3, #0]
				//Kvetkez llapot eleje
				SpeedSP = 1;
 800fa2e:	4b65      	ldr	r3, [pc, #404]	; (800fbc4 <StateMachineTask+0xab4>)
 800fa30:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800fa34:	601a      	str	r2, [r3, #0]
				Uthossz = 0;
 800fa36:	4b64      	ldr	r3, [pc, #400]	; (800fbc8 <StateMachineTask+0xab8>)
 800fa38:	f04f 0200 	mov.w	r2, #0
 800fa3c:	601a      	str	r2, [r3, #0]
			}
			break;
 800fa3e:	e0a7      	b.n	800fb90 <StateMachineTask+0xa80>
		case VASUTIATJARO8:
			//llapotvlts felttele
			if( Uthossz > 1 )
 800fa40:	4b61      	ldr	r3, [pc, #388]	; (800fbc8 <StateMachineTask+0xab8>)
 800fa42:	edd3 7a00 	vldr	s15, [r3]
 800fa46:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800fa4a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800fa4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fa52:	dc00      	bgt.n	800fa56 <StateMachineTask+0x946>
				//llapot vge
				UgyessegiState = DETECT_OBSTACLE;
				clearBits = xEventGroupClearBits( Eventgroup_Triggers,
												  BIT_STARTER | BIT_DRONE | BIT_KORFORGALOM | BIT_UTCASAROK | BIT_VASUTIATJARO | BIT_KONVOJ | BIT_CEL | BIT_FORGOHORDO );
			}
			break;
 800fa54:	e0a1      	b.n	800fb9a <StateMachineTask+0xa8a>
				UgyessegiState = DETECT_OBSTACLE;
 800fa56:	4b5a      	ldr	r3, [pc, #360]	; (800fbc0 <StateMachineTask+0xab0>)
 800fa58:	2200      	movs	r2, #0
 800fa5a:	701a      	strb	r2, [r3, #0]
				clearBits = xEventGroupClearBits( Eventgroup_Triggers,
 800fa5c:	4b5b      	ldr	r3, [pc, #364]	; (800fbcc <StateMachineTask+0xabc>)
 800fa5e:	681b      	ldr	r3, [r3, #0]
 800fa60:	21ff      	movs	r1, #255	; 0xff
 800fa62:	4618      	mov	r0, r3
 800fa64:	f7f7 fec6 	bl	80077f4 <xEventGroupClearBits>
 800fa68:	6038      	str	r0, [r7, #0]
			break;
 800fa6a:	e096      	b.n	800fb9a <StateMachineTask+0xa8a>
		case CEL:

			//Kvetkez llapot eleje
			Uthossz = 0;
 800fa6c:	4b56      	ldr	r3, [pc, #344]	; (800fbc8 <StateMachineTask+0xab8>)
 800fa6e:	f04f 0200 	mov.w	r2, #0
 800fa72:	601a      	str	r2, [r3, #0]
			UgyessegiState = CEL2;
 800fa74:	4b52      	ldr	r3, [pc, #328]	; (800fbc0 <StateMachineTask+0xab0>)
 800fa76:	2251      	movs	r2, #81	; 0x51
 800fa78:	701a      	strb	r2, [r3, #0]

			break;
 800fa7a:	e08e      	b.n	800fb9a <StateMachineTask+0xa8a>
		case CEL2:
			//llapotvlts felttele
			if( Uthossz > 0.4)
 800fa7c:	4b52      	ldr	r3, [pc, #328]	; (800fbc8 <StateMachineTask+0xab8>)
 800fa7e:	681b      	ldr	r3, [r3, #0]
 800fa80:	4618      	mov	r0, r3
 800fa82:	f7f0 fd29 	bl	80004d8 <__aeabi_f2d>
 800fa86:	a348      	add	r3, pc, #288	; (adr r3, 800fba8 <StateMachineTask+0xa98>)
 800fa88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa8c:	f7f1 f808 	bl	8000aa0 <__aeabi_dcmpgt>
 800fa90:	4603      	mov	r3, r0
 800fa92:	2b00      	cmp	r3, #0
 800fa94:	d100      	bne.n	800fa98 <StateMachineTask+0x988>
				clearBits = xEventGroupClearBits( Eventgroup_Triggers,
												   BIT_STARTER | BIT_DRONE | BIT_KORFORGALOM | BIT_UTCASAROK | BIT_VASUTIATJARO | BIT_KONVOJ | BIT_CEL | BIT_FORGOHORDO );
				//Kvetkez llapot eleje
				SpeedSP = 0;
			}
			break;
 800fa96:	e080      	b.n	800fb9a <StateMachineTask+0xa8a>
				UgyessegiState = DETECT_OBSTACLE;
 800fa98:	4b49      	ldr	r3, [pc, #292]	; (800fbc0 <StateMachineTask+0xab0>)
 800fa9a:	2200      	movs	r2, #0
 800fa9c:	701a      	strb	r2, [r3, #0]
				clearBits = xEventGroupClearBits( Eventgroup_Triggers,
 800fa9e:	4b4b      	ldr	r3, [pc, #300]	; (800fbcc <StateMachineTask+0xabc>)
 800faa0:	681b      	ldr	r3, [r3, #0]
 800faa2:	21ff      	movs	r1, #255	; 0xff
 800faa4:	4618      	mov	r0, r3
 800faa6:	f7f7 fea5 	bl	80077f4 <xEventGroupClearBits>
 800faaa:	6038      	str	r0, [r7, #0]
				SpeedSP = 0;
 800faac:	4b45      	ldr	r3, [pc, #276]	; (800fbc4 <StateMachineTask+0xab4>)
 800faae:	f04f 0200 	mov.w	r2, #0
 800fab2:	601a      	str	r2, [r3, #0]
			break;
 800fab4:	e071      	b.n	800fb9a <StateMachineTask+0xa8a>
		case FORGOHORDO:
			//llapot vge
			UgyessegiState = FORGOHORDO_RAMPA_FEL;
 800fab6:	4b42      	ldr	r3, [pc, #264]	; (800fbc0 <StateMachineTask+0xab0>)
 800fab8:	2247      	movs	r2, #71	; 0x47
 800faba:	701a      	strb	r2, [r3, #0]

			//Kvetkez llapot eleje
			SpeedSP = 0.5;
 800fabc:	4b41      	ldr	r3, [pc, #260]	; (800fbc4 <StateMachineTask+0xab4>)
 800fabe:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 800fac2:	601a      	str	r2, [r3, #0]

			break;
 800fac4:	e069      	b.n	800fb9a <StateMachineTask+0xa8a>
		case FORGOHORDO_RAMPA_FEL:
			//llapotvlts felttele
			if( AngularY < 3 && LineNumFront == 0 )
 800fac6:	4b42      	ldr	r3, [pc, #264]	; (800fbd0 <StateMachineTask+0xac0>)
 800fac8:	edd3 7a00 	vldr	s15, [r3]
 800facc:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 800fad0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800fad4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fad8:	d400      	bmi.n	800fadc <StateMachineTask+0x9cc>
				//Kvetkez llapot eleje
				SpeedSP = 0.5;
				osThreadSuspend(SteeringStateSpaceControllerHandle);
				osThreadResume(RollAngleControllerTaskHandle);
			}
			break;
 800fada:	e05b      	b.n	800fb94 <StateMachineTask+0xa84>
			if( AngularY < 3 && LineNumFront == 0 )
 800fadc:	4b3d      	ldr	r3, [pc, #244]	; (800fbd4 <StateMachineTask+0xac4>)
 800fade:	781b      	ldrb	r3, [r3, #0]
 800fae0:	b2db      	uxtb	r3, r3
 800fae2:	2b00      	cmp	r3, #0
 800fae4:	d156      	bne.n	800fb94 <StateMachineTask+0xa84>
				UgyessegiState = FORGOHORDO_HORDOBAN;
 800fae6:	4b36      	ldr	r3, [pc, #216]	; (800fbc0 <StateMachineTask+0xab0>)
 800fae8:	2248      	movs	r2, #72	; 0x48
 800faea:	701a      	strb	r2, [r3, #0]
				SpeedSP = 0.5;
 800faec:	4b35      	ldr	r3, [pc, #212]	; (800fbc4 <StateMachineTask+0xab4>)
 800faee:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 800faf2:	601a      	str	r2, [r3, #0]
				osThreadSuspend(SteeringStateSpaceControllerHandle);
 800faf4:	4b38      	ldr	r3, [pc, #224]	; (800fbd8 <StateMachineTask+0xac8>)
 800faf6:	681b      	ldr	r3, [r3, #0]
 800faf8:	4618      	mov	r0, r3
 800fafa:	f7f7 fd6c 	bl	80075d6 <osThreadSuspend>
				osThreadResume(RollAngleControllerTaskHandle);
 800fafe:	4b37      	ldr	r3, [pc, #220]	; (800fbdc <StateMachineTask+0xacc>)
 800fb00:	681b      	ldr	r3, [r3, #0]
 800fb02:	4618      	mov	r0, r3
 800fb04:	f7f7 fd74 	bl	80075f0 <osThreadResume>
			break;
 800fb08:	e044      	b.n	800fb94 <StateMachineTask+0xa84>
		case FORGOHORDO_HORDOBAN:
			//llapotvlts felttele
			if( LineNumFront == 1 )
 800fb0a:	4b32      	ldr	r3, [pc, #200]	; (800fbd4 <StateMachineTask+0xac4>)
 800fb0c:	781b      	ldrb	r3, [r3, #0]
 800fb0e:	b2db      	uxtb	r3, r3
 800fb10:	2b01      	cmp	r3, #1
 800fb12:	d141      	bne.n	800fb98 <StateMachineTask+0xa88>
			{
				//llapot vge
				UgyessegiState = FORGOHORDO_KI;
 800fb14:	4b2a      	ldr	r3, [pc, #168]	; (800fbc0 <StateMachineTask+0xab0>)
 800fb16:	2249      	movs	r2, #73	; 0x49
 800fb18:	701a      	strb	r2, [r3, #0]
				//Kvetkez llapot eleje
				SpeedSP = 0.5;
 800fb1a:	4b2a      	ldr	r3, [pc, #168]	; (800fbc4 <StateMachineTask+0xab4>)
 800fb1c:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 800fb20:	601a      	str	r2, [r3, #0]
				osThreadSuspend(RollAngleControllerTaskHandle);
 800fb22:	4b2e      	ldr	r3, [pc, #184]	; (800fbdc <StateMachineTask+0xacc>)
 800fb24:	681b      	ldr	r3, [r3, #0]
 800fb26:	4618      	mov	r0, r3
 800fb28:	f7f7 fd55 	bl	80075d6 <osThreadSuspend>
				osThreadResume(SteeringStateSpaceControllerHandle);
 800fb2c:	4b2a      	ldr	r3, [pc, #168]	; (800fbd8 <StateMachineTask+0xac8>)
 800fb2e:	681b      	ldr	r3, [r3, #0]
 800fb30:	4618      	mov	r0, r3
 800fb32:	f7f7 fd5d 	bl	80075f0 <osThreadResume>
				Uthossz = 0 ;
 800fb36:	4b24      	ldr	r3, [pc, #144]	; (800fbc8 <StateMachineTask+0xab8>)
 800fb38:	f04f 0200 	mov.w	r2, #0
 800fb3c:	601a      	str	r2, [r3, #0]
			}
			break;
 800fb3e:	e02b      	b.n	800fb98 <StateMachineTask+0xa88>
		case FORGOHORDO_KI:
			//llapotvlts felttele
			if( Uthossz > 1 )
 800fb40:	4b21      	ldr	r3, [pc, #132]	; (800fbc8 <StateMachineTask+0xab8>)
 800fb42:	edd3 7a00 	vldr	s15, [r3]
 800fb46:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800fb4a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800fb4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb52:	dc00      	bgt.n	800fb56 <StateMachineTask+0xa46>
				//llapot vge
				UgyessegiState = DETECT_OBSTACLE;
				clearBits = xEventGroupClearBits( Eventgroup_Triggers,
												  BIT_STARTER | BIT_DRONE | BIT_KORFORGALOM | BIT_UTCASAROK | BIT_VASUTIATJARO | BIT_KONVOJ | BIT_CEL | BIT_FORGOHORDO );
			}
			break;
 800fb54:	e021      	b.n	800fb9a <StateMachineTask+0xa8a>
				UgyessegiState = DETECT_OBSTACLE;
 800fb56:	4b1a      	ldr	r3, [pc, #104]	; (800fbc0 <StateMachineTask+0xab0>)
 800fb58:	2200      	movs	r2, #0
 800fb5a:	701a      	strb	r2, [r3, #0]
				clearBits = xEventGroupClearBits( Eventgroup_Triggers,
 800fb5c:	4b1b      	ldr	r3, [pc, #108]	; (800fbcc <StateMachineTask+0xabc>)
 800fb5e:	681b      	ldr	r3, [r3, #0]
 800fb60:	21ff      	movs	r1, #255	; 0xff
 800fb62:	4618      	mov	r0, r3
 800fb64:	f7f7 fe46 	bl	80077f4 <xEventGroupClearBits>
 800fb68:	6038      	str	r0, [r7, #0]
			break;
 800fb6a:	e016      	b.n	800fb9a <StateMachineTask+0xa8a>
			break;
 800fb6c:	bf00      	nop
 800fb6e:	e014      	b.n	800fb9a <StateMachineTask+0xa8a>
			break;
 800fb70:	bf00      	nop
 800fb72:	e012      	b.n	800fb9a <StateMachineTask+0xa8a>
			break;
 800fb74:	bf00      	nop
 800fb76:	e010      	b.n	800fb9a <StateMachineTask+0xa8a>
			break;
 800fb78:	bf00      	nop
 800fb7a:	e00e      	b.n	800fb9a <StateMachineTask+0xa8a>
			break;
 800fb7c:	bf00      	nop
 800fb7e:	e00c      	b.n	800fb9a <StateMachineTask+0xa8a>
			break;
 800fb80:	bf00      	nop
 800fb82:	e00a      	b.n	800fb9a <StateMachineTask+0xa8a>
			break;
 800fb84:	bf00      	nop
 800fb86:	e008      	b.n	800fb9a <StateMachineTask+0xa8a>
			break;
 800fb88:	bf00      	nop
 800fb8a:	e006      	b.n	800fb9a <StateMachineTask+0xa8a>
		break;
 800fb8c:	bf00      	nop
 800fb8e:	e004      	b.n	800fb9a <StateMachineTask+0xa8a>
			break;
 800fb90:	bf00      	nop
 800fb92:	e002      	b.n	800fb9a <StateMachineTask+0xa8a>
			break;
 800fb94:	bf00      	nop
 800fb96:	e000      	b.n	800fb9a <StateMachineTask+0xa8a>
			break;
 800fb98:	bf00      	nop
		}
		osDelay(100);
 800fb9a:	2064      	movs	r0, #100	; 0x64
 800fb9c:	f7f7 fcfc 	bl	8007598 <osDelay>
		switch(UgyessegiState)
 800fba0:	f7ff bab9 	b.w	800f116 <StateMachineTask+0x6>
 800fba4:	f3af 8000 	nop.w
 800fba8:	9999999a 	.word	0x9999999a
 800fbac:	3fd99999 	.word	0x3fd99999
 800fbb0:	200189ac 	.word	0x200189ac
 800fbb4:	42700000 	.word	0x42700000
 800fbb8:	20019bb0 	.word	0x20019bb0
 800fbbc:	20018b1c 	.word	0x20018b1c
 800fbc0:	20018ba8 	.word	0x20018ba8
 800fbc4:	20018a80 	.word	0x20018a80
 800fbc8:	20018a58 	.word	0x20018a58
 800fbcc:	20019910 	.word	0x20019910
 800fbd0:	20018c08 	.word	0x20018c08
 800fbd4:	20018be9 	.word	0x20018be9
 800fbd8:	200197b0 	.word	0x200197b0
 800fbdc:	20019b6c 	.word	0x20019b6c

0800fbe0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800fbe0:	b580      	push	{r7, lr}
 800fbe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800fbe4:	2003      	movs	r0, #3
 800fbe6:	f7f1 ffa1 	bl	8001b2c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 800fbea:	2200      	movs	r2, #0
 800fbec:	2100      	movs	r1, #0
 800fbee:	f06f 000b 	mvn.w	r0, #11
 800fbf2:	f7f1 ffa6 	bl	8001b42 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 800fbf6:	2200      	movs	r2, #0
 800fbf8:	2100      	movs	r1, #0
 800fbfa:	f06f 000a 	mvn.w	r0, #10
 800fbfe:	f7f1 ffa0 	bl	8001b42 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800fc02:	2200      	movs	r2, #0
 800fc04:	2100      	movs	r1, #0
 800fc06:	f06f 0009 	mvn.w	r0, #9
 800fc0a:	f7f1 ff9a 	bl	8001b42 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 800fc0e:	2200      	movs	r2, #0
 800fc10:	2100      	movs	r1, #0
 800fc12:	f06f 0004 	mvn.w	r0, #4
 800fc16:	f7f1 ff94 	bl	8001b42 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 800fc1a:	2200      	movs	r2, #0
 800fc1c:	2100      	movs	r1, #0
 800fc1e:	f06f 0003 	mvn.w	r0, #3
 800fc22:	f7f1 ff8e 	bl	8001b42 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800fc26:	2200      	movs	r2, #0
 800fc28:	210f      	movs	r1, #15
 800fc2a:	f06f 0001 	mvn.w	r0, #1
 800fc2e:	f7f1 ff88 	bl	8001b42 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 800fc32:	2200      	movs	r2, #0
 800fc34:	210f      	movs	r1, #15
 800fc36:	f04f 30ff 	mov.w	r0, #4294967295
 800fc3a:	f7f1 ff82 	bl	8001b42 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800fc3e:	bf00      	nop
 800fc40:	bd80      	pop	{r7, pc}
	...

0800fc44 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800fc44:	b580      	push	{r7, lr}
 800fc46:	b08a      	sub	sp, #40	; 0x28
 800fc48:	af00      	add	r7, sp, #0
 800fc4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 800fc4c:	687b      	ldr	r3, [r7, #4]
 800fc4e:	681b      	ldr	r3, [r3, #0]
 800fc50:	4a93      	ldr	r2, [pc, #588]	; (800fea0 <HAL_ADC_MspInit+0x25c>)
 800fc52:	4293      	cmp	r3, r2
 800fc54:	d15f      	bne.n	800fd16 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800fc56:	2300      	movs	r3, #0
 800fc58:	613b      	str	r3, [r7, #16]
 800fc5a:	4a92      	ldr	r2, [pc, #584]	; (800fea4 <HAL_ADC_MspInit+0x260>)
 800fc5c:	4b91      	ldr	r3, [pc, #580]	; (800fea4 <HAL_ADC_MspInit+0x260>)
 800fc5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fc60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800fc64:	6453      	str	r3, [r2, #68]	; 0x44
 800fc66:	4b8f      	ldr	r3, [pc, #572]	; (800fea4 <HAL_ADC_MspInit+0x260>)
 800fc68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fc6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800fc6e:	613b      	str	r3, [r7, #16]
 800fc70:	693b      	ldr	r3, [r7, #16]
  
    /**ADC1 GPIO Configuration    
    PC0     ------> ADC1_IN10
    PB0     ------> ADC1_IN8 
    */
    GPIO_InitStruct.Pin = Logic_battery_Pin;
 800fc72:	2301      	movs	r3, #1
 800fc74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800fc76:	2303      	movs	r3, #3
 800fc78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fc7a:	2300      	movs	r3, #0
 800fc7c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Logic_battery_GPIO_Port, &GPIO_InitStruct);
 800fc7e:	f107 0314 	add.w	r3, r7, #20
 800fc82:	4619      	mov	r1, r3
 800fc84:	4888      	ldr	r0, [pc, #544]	; (800fea8 <HAL_ADC_MspInit+0x264>)
 800fc86:	f7f2 fb47 	bl	8002318 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Motor_battery_Pin;
 800fc8a:	2301      	movs	r3, #1
 800fc8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800fc8e:	2303      	movs	r3, #3
 800fc90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fc92:	2300      	movs	r3, #0
 800fc94:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Motor_battery_GPIO_Port, &GPIO_InitStruct);
 800fc96:	f107 0314 	add.w	r3, r7, #20
 800fc9a:	4619      	mov	r1, r3
 800fc9c:	4883      	ldr	r0, [pc, #524]	; (800feac <HAL_ADC_MspInit+0x268>)
 800fc9e:	f7f2 fb3b 	bl	8002318 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800fca2:	4b83      	ldr	r3, [pc, #524]	; (800feb0 <HAL_ADC_MspInit+0x26c>)
 800fca4:	4a83      	ldr	r2, [pc, #524]	; (800feb4 <HAL_ADC_MspInit+0x270>)
 800fca6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800fca8:	4b81      	ldr	r3, [pc, #516]	; (800feb0 <HAL_ADC_MspInit+0x26c>)
 800fcaa:	2200      	movs	r2, #0
 800fcac:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800fcae:	4b80      	ldr	r3, [pc, #512]	; (800feb0 <HAL_ADC_MspInit+0x26c>)
 800fcb0:	2200      	movs	r2, #0
 800fcb2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800fcb4:	4b7e      	ldr	r3, [pc, #504]	; (800feb0 <HAL_ADC_MspInit+0x26c>)
 800fcb6:	2200      	movs	r2, #0
 800fcb8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800fcba:	4b7d      	ldr	r3, [pc, #500]	; (800feb0 <HAL_ADC_MspInit+0x26c>)
 800fcbc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800fcc0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800fcc2:	4b7b      	ldr	r3, [pc, #492]	; (800feb0 <HAL_ADC_MspInit+0x26c>)
 800fcc4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800fcc8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800fcca:	4b79      	ldr	r3, [pc, #484]	; (800feb0 <HAL_ADC_MspInit+0x26c>)
 800fccc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800fcd0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800fcd2:	4b77      	ldr	r3, [pc, #476]	; (800feb0 <HAL_ADC_MspInit+0x26c>)
 800fcd4:	2200      	movs	r2, #0
 800fcd6:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800fcd8:	4b75      	ldr	r3, [pc, #468]	; (800feb0 <HAL_ADC_MspInit+0x26c>)
 800fcda:	2200      	movs	r2, #0
 800fcdc:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800fcde:	4b74      	ldr	r3, [pc, #464]	; (800feb0 <HAL_ADC_MspInit+0x26c>)
 800fce0:	2200      	movs	r2, #0
 800fce2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800fce4:	4872      	ldr	r0, [pc, #456]	; (800feb0 <HAL_ADC_MspInit+0x26c>)
 800fce6:	f7f1 ff7f 	bl	8001be8 <HAL_DMA_Init>
 800fcea:	4603      	mov	r3, r0
 800fcec:	2b00      	cmp	r3, #0
 800fcee:	d003      	beq.n	800fcf8 <HAL_ADC_MspInit+0xb4>
    {
      _Error_Handler(__FILE__, __LINE__);
 800fcf0:	219a      	movs	r1, #154	; 0x9a
 800fcf2:	4871      	ldr	r0, [pc, #452]	; (800feb8 <HAL_ADC_MspInit+0x274>)
 800fcf4:	f7fe fe34 	bl	800e960 <_Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800fcf8:	687b      	ldr	r3, [r7, #4]
 800fcfa:	4a6d      	ldr	r2, [pc, #436]	; (800feb0 <HAL_ADC_MspInit+0x26c>)
 800fcfc:	639a      	str	r2, [r3, #56]	; 0x38
 800fcfe:	4a6c      	ldr	r2, [pc, #432]	; (800feb0 <HAL_ADC_MspInit+0x26c>)
 800fd00:	687b      	ldr	r3, [r7, #4]
 800fd02:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 800fd04:	2200      	movs	r2, #0
 800fd06:	2105      	movs	r1, #5
 800fd08:	2012      	movs	r0, #18
 800fd0a:	f7f1 ff1a 	bl	8001b42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800fd0e:	2012      	movs	r0, #18
 800fd10:	f7f1 ff33 	bl	8001b7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 800fd14:	e0c0      	b.n	800fe98 <HAL_ADC_MspInit+0x254>
  else if(hadc->Instance==ADC2)
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	681b      	ldr	r3, [r3, #0]
 800fd1a:	4a68      	ldr	r2, [pc, #416]	; (800febc <HAL_ADC_MspInit+0x278>)
 800fd1c:	4293      	cmp	r3, r2
 800fd1e:	d161      	bne.n	800fde4 <HAL_ADC_MspInit+0x1a0>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800fd20:	2300      	movs	r3, #0
 800fd22:	60fb      	str	r3, [r7, #12]
 800fd24:	4a5f      	ldr	r2, [pc, #380]	; (800fea4 <HAL_ADC_MspInit+0x260>)
 800fd26:	4b5f      	ldr	r3, [pc, #380]	; (800fea4 <HAL_ADC_MspInit+0x260>)
 800fd28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fd2a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800fd2e:	6453      	str	r3, [r2, #68]	; 0x44
 800fd30:	4b5c      	ldr	r3, [pc, #368]	; (800fea4 <HAL_ADC_MspInit+0x260>)
 800fd32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fd34:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800fd38:	60fb      	str	r3, [r7, #12]
 800fd3a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = IR_RightS_Pin|IR_FrontS_Pin|IR_FrontL_Pin;
 800fd3c:	23d0      	movs	r3, #208	; 0xd0
 800fd3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800fd40:	2303      	movs	r3, #3
 800fd42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fd44:	2300      	movs	r3, #0
 800fd46:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800fd48:	f107 0314 	add.w	r3, r7, #20
 800fd4c:	4619      	mov	r1, r3
 800fd4e:	485c      	ldr	r0, [pc, #368]	; (800fec0 <HAL_ADC_MspInit+0x27c>)
 800fd50:	f7f2 fae2 	bl	8002318 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = IR_LeftS_Pin;
 800fd54:	2310      	movs	r3, #16
 800fd56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800fd58:	2303      	movs	r3, #3
 800fd5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fd5c:	2300      	movs	r3, #0
 800fd5e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(IR_LeftS_GPIO_Port, &GPIO_InitStruct);
 800fd60:	f107 0314 	add.w	r3, r7, #20
 800fd64:	4619      	mov	r1, r3
 800fd66:	4850      	ldr	r0, [pc, #320]	; (800fea8 <HAL_ADC_MspInit+0x264>)
 800fd68:	f7f2 fad6 	bl	8002318 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 800fd6c:	4b55      	ldr	r3, [pc, #340]	; (800fec4 <HAL_ADC_MspInit+0x280>)
 800fd6e:	4a56      	ldr	r2, [pc, #344]	; (800fec8 <HAL_ADC_MspInit+0x284>)
 800fd70:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 800fd72:	4b54      	ldr	r3, [pc, #336]	; (800fec4 <HAL_ADC_MspInit+0x280>)
 800fd74:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800fd78:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800fd7a:	4b52      	ldr	r3, [pc, #328]	; (800fec4 <HAL_ADC_MspInit+0x280>)
 800fd7c:	2200      	movs	r2, #0
 800fd7e:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800fd80:	4b50      	ldr	r3, [pc, #320]	; (800fec4 <HAL_ADC_MspInit+0x280>)
 800fd82:	2200      	movs	r2, #0
 800fd84:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800fd86:	4b4f      	ldr	r3, [pc, #316]	; (800fec4 <HAL_ADC_MspInit+0x280>)
 800fd88:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800fd8c:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800fd8e:	4b4d      	ldr	r3, [pc, #308]	; (800fec4 <HAL_ADC_MspInit+0x280>)
 800fd90:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800fd94:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800fd96:	4b4b      	ldr	r3, [pc, #300]	; (800fec4 <HAL_ADC_MspInit+0x280>)
 800fd98:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800fd9c:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_NORMAL;
 800fd9e:	4b49      	ldr	r3, [pc, #292]	; (800fec4 <HAL_ADC_MspInit+0x280>)
 800fda0:	2200      	movs	r2, #0
 800fda2:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_MEDIUM;
 800fda4:	4b47      	ldr	r3, [pc, #284]	; (800fec4 <HAL_ADC_MspInit+0x280>)
 800fda6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800fdaa:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800fdac:	4b45      	ldr	r3, [pc, #276]	; (800fec4 <HAL_ADC_MspInit+0x280>)
 800fdae:	2200      	movs	r2, #0
 800fdb0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800fdb2:	4844      	ldr	r0, [pc, #272]	; (800fec4 <HAL_ADC_MspInit+0x280>)
 800fdb4:	f7f1 ff18 	bl	8001be8 <HAL_DMA_Init>
 800fdb8:	4603      	mov	r3, r0
 800fdba:	2b00      	cmp	r3, #0
 800fdbc:	d003      	beq.n	800fdc6 <HAL_ADC_MspInit+0x182>
      _Error_Handler(__FILE__, __LINE__);
 800fdbe:	21cc      	movs	r1, #204	; 0xcc
 800fdc0:	483d      	ldr	r0, [pc, #244]	; (800feb8 <HAL_ADC_MspInit+0x274>)
 800fdc2:	f7fe fdcd 	bl	800e960 <_Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800fdc6:	687b      	ldr	r3, [r7, #4]
 800fdc8:	4a3e      	ldr	r2, [pc, #248]	; (800fec4 <HAL_ADC_MspInit+0x280>)
 800fdca:	639a      	str	r2, [r3, #56]	; 0x38
 800fdcc:	4a3d      	ldr	r2, [pc, #244]	; (800fec4 <HAL_ADC_MspInit+0x280>)
 800fdce:	687b      	ldr	r3, [r7, #4]
 800fdd0:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 800fdd2:	2200      	movs	r2, #0
 800fdd4:	2105      	movs	r1, #5
 800fdd6:	2012      	movs	r0, #18
 800fdd8:	f7f1 feb3 	bl	8001b42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800fddc:	2012      	movs	r0, #18
 800fdde:	f7f1 fecc 	bl	8001b7a <HAL_NVIC_EnableIRQ>
}
 800fde2:	e059      	b.n	800fe98 <HAL_ADC_MspInit+0x254>
  else if(hadc->Instance==ADC3)
 800fde4:	687b      	ldr	r3, [r7, #4]
 800fde6:	681b      	ldr	r3, [r3, #0]
 800fde8:	4a38      	ldr	r2, [pc, #224]	; (800fecc <HAL_ADC_MspInit+0x288>)
 800fdea:	4293      	cmp	r3, r2
 800fdec:	d154      	bne.n	800fe98 <HAL_ADC_MspInit+0x254>
    __HAL_RCC_ADC3_CLK_ENABLE();
 800fdee:	2300      	movs	r3, #0
 800fdf0:	60bb      	str	r3, [r7, #8]
 800fdf2:	4a2c      	ldr	r2, [pc, #176]	; (800fea4 <HAL_ADC_MspInit+0x260>)
 800fdf4:	4b2b      	ldr	r3, [pc, #172]	; (800fea4 <HAL_ADC_MspInit+0x260>)
 800fdf6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fdf8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800fdfc:	6453      	str	r3, [r2, #68]	; 0x44
 800fdfe:	4b29      	ldr	r3, [pc, #164]	; (800fea4 <HAL_ADC_MspInit+0x260>)
 800fe00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fe02:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800fe06:	60bb      	str	r3, [r7, #8]
 800fe08:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Motor_curr_Pin;
 800fe0a:	2308      	movs	r3, #8
 800fe0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800fe0e:	2303      	movs	r3, #3
 800fe10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fe12:	2300      	movs	r3, #0
 800fe14:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Motor_curr_GPIO_Port, &GPIO_InitStruct);
 800fe16:	f107 0314 	add.w	r3, r7, #20
 800fe1a:	4619      	mov	r1, r3
 800fe1c:	4822      	ldr	r0, [pc, #136]	; (800fea8 <HAL_ADC_MspInit+0x264>)
 800fe1e:	f7f2 fa7b 	bl	8002318 <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA2_Stream1;
 800fe22:	4b2b      	ldr	r3, [pc, #172]	; (800fed0 <HAL_ADC_MspInit+0x28c>)
 800fe24:	4a2b      	ldr	r2, [pc, #172]	; (800fed4 <HAL_ADC_MspInit+0x290>)
 800fe26:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Channel = DMA_CHANNEL_2;
 800fe28:	4b29      	ldr	r3, [pc, #164]	; (800fed0 <HAL_ADC_MspInit+0x28c>)
 800fe2a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800fe2e:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800fe30:	4b27      	ldr	r3, [pc, #156]	; (800fed0 <HAL_ADC_MspInit+0x28c>)
 800fe32:	2200      	movs	r2, #0
 800fe34:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 800fe36:	4b26      	ldr	r3, [pc, #152]	; (800fed0 <HAL_ADC_MspInit+0x28c>)
 800fe38:	2200      	movs	r2, #0
 800fe3a:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 800fe3c:	4b24      	ldr	r3, [pc, #144]	; (800fed0 <HAL_ADC_MspInit+0x28c>)
 800fe3e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800fe42:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800fe44:	4b22      	ldr	r3, [pc, #136]	; (800fed0 <HAL_ADC_MspInit+0x28c>)
 800fe46:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800fe4a:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800fe4c:	4b20      	ldr	r3, [pc, #128]	; (800fed0 <HAL_ADC_MspInit+0x28c>)
 800fe4e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800fe52:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_NORMAL;
 800fe54:	4b1e      	ldr	r3, [pc, #120]	; (800fed0 <HAL_ADC_MspInit+0x28c>)
 800fe56:	2200      	movs	r2, #0
 800fe58:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_HIGH;
 800fe5a:	4b1d      	ldr	r3, [pc, #116]	; (800fed0 <HAL_ADC_MspInit+0x28c>)
 800fe5c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800fe60:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800fe62:	4b1b      	ldr	r3, [pc, #108]	; (800fed0 <HAL_ADC_MspInit+0x28c>)
 800fe64:	2200      	movs	r2, #0
 800fe66:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 800fe68:	4819      	ldr	r0, [pc, #100]	; (800fed0 <HAL_ADC_MspInit+0x28c>)
 800fe6a:	f7f1 febd 	bl	8001be8 <HAL_DMA_Init>
 800fe6e:	4603      	mov	r3, r0
 800fe70:	2b00      	cmp	r3, #0
 800fe72:	d003      	beq.n	800fe7c <HAL_ADC_MspInit+0x238>
      _Error_Handler(__FILE__, __LINE__);
 800fe74:	21f6      	movs	r1, #246	; 0xf6
 800fe76:	4810      	ldr	r0, [pc, #64]	; (800feb8 <HAL_ADC_MspInit+0x274>)
 800fe78:	f7fe fd72 	bl	800e960 <_Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 800fe7c:	687b      	ldr	r3, [r7, #4]
 800fe7e:	4a14      	ldr	r2, [pc, #80]	; (800fed0 <HAL_ADC_MspInit+0x28c>)
 800fe80:	639a      	str	r2, [r3, #56]	; 0x38
 800fe82:	4a13      	ldr	r2, [pc, #76]	; (800fed0 <HAL_ADC_MspInit+0x28c>)
 800fe84:	687b      	ldr	r3, [r7, #4]
 800fe86:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 800fe88:	2200      	movs	r2, #0
 800fe8a:	2105      	movs	r1, #5
 800fe8c:	2012      	movs	r0, #18
 800fe8e:	f7f1 fe58 	bl	8001b42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800fe92:	2012      	movs	r0, #18
 800fe94:	f7f1 fe71 	bl	8001b7a <HAL_NVIC_EnableIRQ>
}
 800fe98:	bf00      	nop
 800fe9a:	3728      	adds	r7, #40	; 0x28
 800fe9c:	46bd      	mov	sp, r7
 800fe9e:	bd80      	pop	{r7, pc}
 800fea0:	40012000 	.word	0x40012000
 800fea4:	40023800 	.word	0x40023800
 800fea8:	40020800 	.word	0x40020800
 800feac:	40020400 	.word	0x40020400
 800feb0:	20019bbc 	.word	0x20019bbc
 800feb4:	40026410 	.word	0x40026410
 800feb8:	0801150c 	.word	0x0801150c
 800febc:	40012100 	.word	0x40012100
 800fec0:	40020000 	.word	0x40020000
 800fec4:	20019e4c 	.word	0x20019e4c
 800fec8:	40026440 	.word	0x40026440
 800fecc:	40012200 	.word	0x40012200
 800fed0:	200198ac 	.word	0x200198ac
 800fed4:	40026428 	.word	0x40026428

0800fed8 <HAL_I2C_MspInit>:
  }

}

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800fed8:	b580      	push	{r7, lr}
 800feda:	b08a      	sub	sp, #40	; 0x28
 800fedc:	af00      	add	r7, sp, #0
 800fede:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C1)
 800fee0:	687b      	ldr	r3, [r7, #4]
 800fee2:	681b      	ldr	r3, [r3, #0]
 800fee4:	4a52      	ldr	r2, [pc, #328]	; (8010030 <HAL_I2C_MspInit+0x158>)
 800fee6:	4293      	cmp	r3, r2
 800fee8:	f040 809e 	bne.w	8010028 <HAL_I2C_MspInit+0x150>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */
	/* Peripheral clock enable */ 	//meg kell hivni a gpio init eltt mert klnben a busy flag befagy ( bugos )
	__HAL_RCC_I2C1_CLK_ENABLE();
 800feec:	2300      	movs	r3, #0
 800feee:	613b      	str	r3, [r7, #16]
 800fef0:	4a50      	ldr	r2, [pc, #320]	; (8010034 <HAL_I2C_MspInit+0x15c>)
 800fef2:	4b50      	ldr	r3, [pc, #320]	; (8010034 <HAL_I2C_MspInit+0x15c>)
 800fef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fef6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800fefa:	6413      	str	r3, [r2, #64]	; 0x40
 800fefc:	4b4d      	ldr	r3, [pc, #308]	; (8010034 <HAL_I2C_MspInit+0x15c>)
 800fefe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ff00:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ff04:	613b      	str	r3, [r7, #16]
 800ff06:	693b      	ldr	r3, [r7, #16]
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800ff08:	23c0      	movs	r3, #192	; 0xc0
 800ff0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800ff0c:	2312      	movs	r3, #18
 800ff0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800ff10:	2301      	movs	r3, #1
 800ff12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ff14:	2303      	movs	r3, #3
 800ff16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800ff18:	2304      	movs	r3, #4
 800ff1a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ff1c:	f107 0314 	add.w	r3, r7, #20
 800ff20:	4619      	mov	r1, r3
 800ff22:	4845      	ldr	r0, [pc, #276]	; (8010038 <HAL_I2C_MspInit+0x160>)
 800ff24:	f7f2 f9f8 	bl	8002318 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800ff28:	2300      	movs	r3, #0
 800ff2a:	60fb      	str	r3, [r7, #12]
 800ff2c:	4a41      	ldr	r2, [pc, #260]	; (8010034 <HAL_I2C_MspInit+0x15c>)
 800ff2e:	4b41      	ldr	r3, [pc, #260]	; (8010034 <HAL_I2C_MspInit+0x15c>)
 800ff30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ff32:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ff36:	6413      	str	r3, [r2, #64]	; 0x40
 800ff38:	4b3e      	ldr	r3, [pc, #248]	; (8010034 <HAL_I2C_MspInit+0x15c>)
 800ff3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ff3c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ff40:	60fb      	str	r3, [r7, #12]
 800ff42:	68fb      	ldr	r3, [r7, #12]
  
    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 800ff44:	4b3d      	ldr	r3, [pc, #244]	; (801003c <HAL_I2C_MspInit+0x164>)
 800ff46:	4a3e      	ldr	r2, [pc, #248]	; (8010040 <HAL_I2C_MspInit+0x168>)
 800ff48:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 800ff4a:	4b3c      	ldr	r3, [pc, #240]	; (801003c <HAL_I2C_MspInit+0x164>)
 800ff4c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800ff50:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800ff52:	4b3a      	ldr	r3, [pc, #232]	; (801003c <HAL_I2C_MspInit+0x164>)
 800ff54:	2200      	movs	r2, #0
 800ff56:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800ff58:	4b38      	ldr	r3, [pc, #224]	; (801003c <HAL_I2C_MspInit+0x164>)
 800ff5a:	2200      	movs	r2, #0
 800ff5c:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800ff5e:	4b37      	ldr	r3, [pc, #220]	; (801003c <HAL_I2C_MspInit+0x164>)
 800ff60:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800ff64:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800ff66:	4b35      	ldr	r3, [pc, #212]	; (801003c <HAL_I2C_MspInit+0x164>)
 800ff68:	2200      	movs	r2, #0
 800ff6a:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800ff6c:	4b33      	ldr	r3, [pc, #204]	; (801003c <HAL_I2C_MspInit+0x164>)
 800ff6e:	2200      	movs	r2, #0
 800ff70:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 800ff72:	4b32      	ldr	r3, [pc, #200]	; (801003c <HAL_I2C_MspInit+0x164>)
 800ff74:	2200      	movs	r2, #0
 800ff76:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800ff78:	4b30      	ldr	r3, [pc, #192]	; (801003c <HAL_I2C_MspInit+0x164>)
 800ff7a:	2200      	movs	r2, #0
 800ff7c:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800ff7e:	4b2f      	ldr	r3, [pc, #188]	; (801003c <HAL_I2C_MspInit+0x164>)
 800ff80:	2200      	movs	r2, #0
 800ff82:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 800ff84:	482d      	ldr	r0, [pc, #180]	; (801003c <HAL_I2C_MspInit+0x164>)
 800ff86:	f7f1 fe2f 	bl	8001be8 <HAL_DMA_Init>
 800ff8a:	4603      	mov	r3, r0
 800ff8c:	2b00      	cmp	r3, #0
 800ff8e:	d004      	beq.n	800ff9a <HAL_I2C_MspInit+0xc2>
    {
      _Error_Handler(__FILE__, __LINE__);
 800ff90:	f240 1191 	movw	r1, #401	; 0x191
 800ff94:	482b      	ldr	r0, [pc, #172]	; (8010044 <HAL_I2C_MspInit+0x16c>)
 800ff96:	f7fe fce3 	bl	800e960 <_Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 800ff9a:	687b      	ldr	r3, [r7, #4]
 800ff9c:	4a27      	ldr	r2, [pc, #156]	; (801003c <HAL_I2C_MspInit+0x164>)
 800ff9e:	639a      	str	r2, [r3, #56]	; 0x38
 800ffa0:	4a26      	ldr	r2, [pc, #152]	; (801003c <HAL_I2C_MspInit+0x164>)
 800ffa2:	687b      	ldr	r3, [r7, #4]
 800ffa4:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream6;
 800ffa6:	4b28      	ldr	r3, [pc, #160]	; (8010048 <HAL_I2C_MspInit+0x170>)
 800ffa8:	4a28      	ldr	r2, [pc, #160]	; (801004c <HAL_I2C_MspInit+0x174>)
 800ffaa:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 800ffac:	4b26      	ldr	r3, [pc, #152]	; (8010048 <HAL_I2C_MspInit+0x170>)
 800ffae:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800ffb2:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800ffb4:	4b24      	ldr	r3, [pc, #144]	; (8010048 <HAL_I2C_MspInit+0x170>)
 800ffb6:	2240      	movs	r2, #64	; 0x40
 800ffb8:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800ffba:	4b23      	ldr	r3, [pc, #140]	; (8010048 <HAL_I2C_MspInit+0x170>)
 800ffbc:	2200      	movs	r2, #0
 800ffbe:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800ffc0:	4b21      	ldr	r3, [pc, #132]	; (8010048 <HAL_I2C_MspInit+0x170>)
 800ffc2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800ffc6:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800ffc8:	4b1f      	ldr	r3, [pc, #124]	; (8010048 <HAL_I2C_MspInit+0x170>)
 800ffca:	2200      	movs	r2, #0
 800ffcc:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800ffce:	4b1e      	ldr	r3, [pc, #120]	; (8010048 <HAL_I2C_MspInit+0x170>)
 800ffd0:	2200      	movs	r2, #0
 800ffd2:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 800ffd4:	4b1c      	ldr	r3, [pc, #112]	; (8010048 <HAL_I2C_MspInit+0x170>)
 800ffd6:	2200      	movs	r2, #0
 800ffd8:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800ffda:	4b1b      	ldr	r3, [pc, #108]	; (8010048 <HAL_I2C_MspInit+0x170>)
 800ffdc:	2200      	movs	r2, #0
 800ffde:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800ffe0:	4b19      	ldr	r3, [pc, #100]	; (8010048 <HAL_I2C_MspInit+0x170>)
 800ffe2:	2200      	movs	r2, #0
 800ffe4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 800ffe6:	4818      	ldr	r0, [pc, #96]	; (8010048 <HAL_I2C_MspInit+0x170>)
 800ffe8:	f7f1 fdfe 	bl	8001be8 <HAL_DMA_Init>
 800ffec:	4603      	mov	r3, r0
 800ffee:	2b00      	cmp	r3, #0
 800fff0:	d004      	beq.n	800fffc <HAL_I2C_MspInit+0x124>
    {
      _Error_Handler(__FILE__, __LINE__);
 800fff2:	f240 11a3 	movw	r1, #419	; 0x1a3
 800fff6:	4813      	ldr	r0, [pc, #76]	; (8010044 <HAL_I2C_MspInit+0x16c>)
 800fff8:	f7fe fcb2 	bl	800e960 <_Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 800fffc:	687b      	ldr	r3, [r7, #4]
 800fffe:	4a12      	ldr	r2, [pc, #72]	; (8010048 <HAL_I2C_MspInit+0x170>)
 8010000:	635a      	str	r2, [r3, #52]	; 0x34
 8010002:	4a11      	ldr	r2, [pc, #68]	; (8010048 <HAL_I2C_MspInit+0x170>)
 8010004:	687b      	ldr	r3, [r7, #4]
 8010006:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8010008:	2200      	movs	r2, #0
 801000a:	2105      	movs	r1, #5
 801000c:	201f      	movs	r0, #31
 801000e:	f7f1 fd98 	bl	8001b42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8010012:	201f      	movs	r0, #31
 8010014:	f7f1 fdb1 	bl	8001b7a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 8010018:	2200      	movs	r2, #0
 801001a:	2105      	movs	r1, #5
 801001c:	2020      	movs	r0, #32
 801001e:	f7f1 fd90 	bl	8001b42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8010022:	2020      	movs	r0, #32
 8010024:	f7f1 fda9 	bl	8001b7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8010028:	bf00      	nop
 801002a:	3728      	adds	r7, #40	; 0x28
 801002c:	46bd      	mov	sp, r7
 801002e:	bd80      	pop	{r7, pc}
 8010030:	40005400 	.word	0x40005400
 8010034:	40023800 	.word	0x40023800
 8010038:	40020400 	.word	0x40020400
 801003c:	20019d1c 	.word	0x20019d1c
 8010040:	40026010 	.word	0x40026010
 8010044:	0801150c 	.word	0x0801150c
 8010048:	20019750 	.word	0x20019750
 801004c:	400260a0 	.word	0x400260a0

08010050 <HAL_SPI_MspInit>:
  }

}

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8010050:	b580      	push	{r7, lr}
 8010052:	b08a      	sub	sp, #40	; 0x28
 8010054:	af00      	add	r7, sp, #0
 8010056:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hspi->Instance==SPI2)
 8010058:	687b      	ldr	r3, [r7, #4]
 801005a:	681b      	ldr	r3, [r3, #0]
 801005c:	4a93      	ldr	r2, [pc, #588]	; (80102ac <HAL_SPI_MspInit+0x25c>)
 801005e:	4293      	cmp	r3, r2
 8010060:	f040 8081 	bne.w	8010166 <HAL_SPI_MspInit+0x116>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8010064:	2300      	movs	r3, #0
 8010066:	613b      	str	r3, [r7, #16]
 8010068:	4a91      	ldr	r2, [pc, #580]	; (80102b0 <HAL_SPI_MspInit+0x260>)
 801006a:	4b91      	ldr	r3, [pc, #580]	; (80102b0 <HAL_SPI_MspInit+0x260>)
 801006c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801006e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8010072:	6413      	str	r3, [r2, #64]	; 0x40
 8010074:	4b8e      	ldr	r3, [pc, #568]	; (80102b0 <HAL_SPI_MspInit+0x260>)
 8010076:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010078:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801007c:	613b      	str	r3, [r7, #16]
 801007e:	693b      	ldr	r3, [r7, #16]
    PC1     ------> SPI2_MOSI
    PC2     ------> SPI2_MISO
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK 
    */
    GPIO_InitStruct.Pin = RPI_MOSI_Pin;
 8010080:	2302      	movs	r3, #2
 8010082:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010084:	2302      	movs	r3, #2
 8010086:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010088:	2300      	movs	r3, #0
 801008a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801008c:	2303      	movs	r3, #3
 801008e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 8010090:	2307      	movs	r3, #7
 8010092:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(RPI_MOSI_GPIO_Port, &GPIO_InitStruct);
 8010094:	f107 0314 	add.w	r3, r7, #20
 8010098:	4619      	mov	r1, r3
 801009a:	4886      	ldr	r0, [pc, #536]	; (80102b4 <HAL_SPI_MspInit+0x264>)
 801009c:	f7f2 f93c 	bl	8002318 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RPI_MISO_Pin;
 80100a0:	2304      	movs	r3, #4
 80100a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80100a4:	2302      	movs	r3, #2
 80100a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80100a8:	2300      	movs	r3, #0
 80100aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80100ac:	2303      	movs	r3, #3
 80100ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80100b0:	2305      	movs	r3, #5
 80100b2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(RPI_MISO_GPIO_Port, &GPIO_InitStruct);
 80100b4:	f107 0314 	add.w	r3, r7, #20
 80100b8:	4619      	mov	r1, r3
 80100ba:	487e      	ldr	r0, [pc, #504]	; (80102b4 <HAL_SPI_MspInit+0x264>)
 80100bc:	f7f2 f92c 	bl	8002318 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RPI_NSS_Pin|RPI_SCK_Pin;
 80100c0:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80100c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80100c6:	2302      	movs	r3, #2
 80100c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80100ca:	2300      	movs	r3, #0
 80100cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80100ce:	2303      	movs	r3, #3
 80100d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80100d2:	2305      	movs	r3, #5
 80100d4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80100d6:	f107 0314 	add.w	r3, r7, #20
 80100da:	4619      	mov	r1, r3
 80100dc:	4876      	ldr	r0, [pc, #472]	; (80102b8 <HAL_SPI_MspInit+0x268>)
 80100de:	f7f2 f91b 	bl	8002318 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 80100e2:	4b76      	ldr	r3, [pc, #472]	; (80102bc <HAL_SPI_MspInit+0x26c>)
 80100e4:	4a76      	ldr	r2, [pc, #472]	; (80102c0 <HAL_SPI_MspInit+0x270>)
 80100e6:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 80100e8:	4b74      	ldr	r3, [pc, #464]	; (80102bc <HAL_SPI_MspInit+0x26c>)
 80100ea:	2200      	movs	r2, #0
 80100ec:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80100ee:	4b73      	ldr	r3, [pc, #460]	; (80102bc <HAL_SPI_MspInit+0x26c>)
 80100f0:	2200      	movs	r2, #0
 80100f2:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80100f4:	4b71      	ldr	r3, [pc, #452]	; (80102bc <HAL_SPI_MspInit+0x26c>)
 80100f6:	2200      	movs	r2, #0
 80100f8:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80100fa:	4b70      	ldr	r3, [pc, #448]	; (80102bc <HAL_SPI_MspInit+0x26c>)
 80100fc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8010100:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8010102:	4b6e      	ldr	r3, [pc, #440]	; (80102bc <HAL_SPI_MspInit+0x26c>)
 8010104:	2200      	movs	r2, #0
 8010106:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8010108:	4b6c      	ldr	r3, [pc, #432]	; (80102bc <HAL_SPI_MspInit+0x26c>)
 801010a:	2200      	movs	r2, #0
 801010c:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 801010e:	4b6b      	ldr	r3, [pc, #428]	; (80102bc <HAL_SPI_MspInit+0x26c>)
 8010110:	2200      	movs	r2, #0
 8010112:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8010114:	4b69      	ldr	r3, [pc, #420]	; (80102bc <HAL_SPI_MspInit+0x26c>)
 8010116:	2200      	movs	r2, #0
 8010118:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 801011a:	4b68      	ldr	r3, [pc, #416]	; (80102bc <HAL_SPI_MspInit+0x26c>)
 801011c:	2204      	movs	r2, #4
 801011e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi2_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_3QUARTERSFULL;
 8010120:	4b66      	ldr	r3, [pc, #408]	; (80102bc <HAL_SPI_MspInit+0x26c>)
 8010122:	2202      	movs	r2, #2
 8010124:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi2_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 8010126:	4b65      	ldr	r3, [pc, #404]	; (80102bc <HAL_SPI_MspInit+0x26c>)
 8010128:	2200      	movs	r2, #0
 801012a:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi2_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 801012c:	4b63      	ldr	r3, [pc, #396]	; (80102bc <HAL_SPI_MspInit+0x26c>)
 801012e:	2200      	movs	r2, #0
 8010130:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8010132:	4862      	ldr	r0, [pc, #392]	; (80102bc <HAL_SPI_MspInit+0x26c>)
 8010134:	f7f1 fd58 	bl	8001be8 <HAL_DMA_Init>
 8010138:	4603      	mov	r3, r0
 801013a:	2b00      	cmp	r3, #0
 801013c:	d004      	beq.n	8010148 <HAL_SPI_MspInit+0xf8>
    {
      _Error_Handler(__FILE__, __LINE__);
 801013e:	f240 210b 	movw	r1, #523	; 0x20b
 8010142:	4860      	ldr	r0, [pc, #384]	; (80102c4 <HAL_SPI_MspInit+0x274>)
 8010144:	f7fe fc0c 	bl	800e960 <_Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8010148:	687b      	ldr	r3, [r7, #4]
 801014a:	4a5c      	ldr	r2, [pc, #368]	; (80102bc <HAL_SPI_MspInit+0x26c>)
 801014c:	64da      	str	r2, [r3, #76]	; 0x4c
 801014e:	4a5b      	ldr	r2, [pc, #364]	; (80102bc <HAL_SPI_MspInit+0x26c>)
 8010150:	687b      	ldr	r3, [r7, #4]
 8010152:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8010154:	2200      	movs	r2, #0
 8010156:	2105      	movs	r1, #5
 8010158:	2024      	movs	r0, #36	; 0x24
 801015a:	f7f1 fcf2 	bl	8001b42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 801015e:	2024      	movs	r0, #36	; 0x24
 8010160:	f7f1 fd0b 	bl	8001b7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8010164:	e09d      	b.n	80102a2 <HAL_SPI_MspInit+0x252>
  else if(hspi->Instance==SPI3)
 8010166:	687b      	ldr	r3, [r7, #4]
 8010168:	681b      	ldr	r3, [r3, #0]
 801016a:	4a57      	ldr	r2, [pc, #348]	; (80102c8 <HAL_SPI_MspInit+0x278>)
 801016c:	4293      	cmp	r3, r2
 801016e:	f040 8098 	bne.w	80102a2 <HAL_SPI_MspInit+0x252>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8010172:	2300      	movs	r3, #0
 8010174:	60fb      	str	r3, [r7, #12]
 8010176:	4a4e      	ldr	r2, [pc, #312]	; (80102b0 <HAL_SPI_MspInit+0x260>)
 8010178:	4b4d      	ldr	r3, [pc, #308]	; (80102b0 <HAL_SPI_MspInit+0x260>)
 801017a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801017c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010180:	6413      	str	r3, [r2, #64]	; 0x40
 8010182:	4b4b      	ldr	r3, [pc, #300]	; (80102b0 <HAL_SPI_MspInit+0x260>)
 8010184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010186:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 801018a:	60fb      	str	r3, [r7, #12]
 801018c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Vonal_SCK_Pin;
 801018e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010192:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010194:	2302      	movs	r3, #2
 8010196:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8010198:	2302      	movs	r3, #2
 801019a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801019c:	2303      	movs	r3, #3
 801019e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80101a0:	2306      	movs	r3, #6
 80101a2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Vonal_SCK_GPIO_Port, &GPIO_InitStruct);
 80101a4:	f107 0314 	add.w	r3, r7, #20
 80101a8:	4619      	mov	r1, r3
 80101aa:	4842      	ldr	r0, [pc, #264]	; (80102b4 <HAL_SPI_MspInit+0x264>)
 80101ac:	f7f2 f8b4 	bl	8002318 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Vonal_MISO_Pin|Vonal_MOSI_Pin;
 80101b0:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80101b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80101b6:	2302      	movs	r3, #2
 80101b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80101ba:	2300      	movs	r3, #0
 80101bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80101be:	2303      	movs	r3, #3
 80101c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80101c2:	2306      	movs	r3, #6
 80101c4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80101c6:	f107 0314 	add.w	r3, r7, #20
 80101ca:	4619      	mov	r1, r3
 80101cc:	4839      	ldr	r0, [pc, #228]	; (80102b4 <HAL_SPI_MspInit+0x264>)
 80101ce:	f7f2 f8a3 	bl	8002318 <HAL_GPIO_Init>
    hdma_spi3_rx.Instance = DMA1_Stream2;
 80101d2:	4b3e      	ldr	r3, [pc, #248]	; (80102cc <HAL_SPI_MspInit+0x27c>)
 80101d4:	4a3e      	ldr	r2, [pc, #248]	; (80102d0 <HAL_SPI_MspInit+0x280>)
 80101d6:	601a      	str	r2, [r3, #0]
    hdma_spi3_rx.Init.Channel = DMA_CHANNEL_0;
 80101d8:	4b3c      	ldr	r3, [pc, #240]	; (80102cc <HAL_SPI_MspInit+0x27c>)
 80101da:	2200      	movs	r2, #0
 80101dc:	605a      	str	r2, [r3, #4]
    hdma_spi3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80101de:	4b3b      	ldr	r3, [pc, #236]	; (80102cc <HAL_SPI_MspInit+0x27c>)
 80101e0:	2200      	movs	r2, #0
 80101e2:	609a      	str	r2, [r3, #8]
    hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80101e4:	4b39      	ldr	r3, [pc, #228]	; (80102cc <HAL_SPI_MspInit+0x27c>)
 80101e6:	2200      	movs	r2, #0
 80101e8:	60da      	str	r2, [r3, #12]
    hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80101ea:	4b38      	ldr	r3, [pc, #224]	; (80102cc <HAL_SPI_MspInit+0x27c>)
 80101ec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80101f0:	611a      	str	r2, [r3, #16]
    hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80101f2:	4b36      	ldr	r3, [pc, #216]	; (80102cc <HAL_SPI_MspInit+0x27c>)
 80101f4:	2200      	movs	r2, #0
 80101f6:	615a      	str	r2, [r3, #20]
    hdma_spi3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80101f8:	4b34      	ldr	r3, [pc, #208]	; (80102cc <HAL_SPI_MspInit+0x27c>)
 80101fa:	2200      	movs	r2, #0
 80101fc:	619a      	str	r2, [r3, #24]
    hdma_spi3_rx.Init.Mode = DMA_NORMAL;
 80101fe:	4b33      	ldr	r3, [pc, #204]	; (80102cc <HAL_SPI_MspInit+0x27c>)
 8010200:	2200      	movs	r2, #0
 8010202:	61da      	str	r2, [r3, #28]
    hdma_spi3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8010204:	4b31      	ldr	r3, [pc, #196]	; (80102cc <HAL_SPI_MspInit+0x27c>)
 8010206:	2200      	movs	r2, #0
 8010208:	621a      	str	r2, [r3, #32]
    hdma_spi3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 801020a:	4b30      	ldr	r3, [pc, #192]	; (80102cc <HAL_SPI_MspInit+0x27c>)
 801020c:	2200      	movs	r2, #0
 801020e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 8010210:	482e      	ldr	r0, [pc, #184]	; (80102cc <HAL_SPI_MspInit+0x27c>)
 8010212:	f7f1 fce9 	bl	8001be8 <HAL_DMA_Init>
 8010216:	4603      	mov	r3, r0
 8010218:	2b00      	cmp	r3, #0
 801021a:	d004      	beq.n	8010226 <HAL_SPI_MspInit+0x1d6>
      _Error_Handler(__FILE__, __LINE__);
 801021c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8010220:	4828      	ldr	r0, [pc, #160]	; (80102c4 <HAL_SPI_MspInit+0x274>)
 8010222:	f7fe fb9d 	bl	800e960 <_Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi3_rx);
 8010226:	687b      	ldr	r3, [r7, #4]
 8010228:	4a28      	ldr	r2, [pc, #160]	; (80102cc <HAL_SPI_MspInit+0x27c>)
 801022a:	64da      	str	r2, [r3, #76]	; 0x4c
 801022c:	4a27      	ldr	r2, [pc, #156]	; (80102cc <HAL_SPI_MspInit+0x27c>)
 801022e:	687b      	ldr	r3, [r7, #4]
 8010230:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_spi3_tx.Instance = DMA1_Stream7;
 8010232:	4b28      	ldr	r3, [pc, #160]	; (80102d4 <HAL_SPI_MspInit+0x284>)
 8010234:	4a28      	ldr	r2, [pc, #160]	; (80102d8 <HAL_SPI_MspInit+0x288>)
 8010236:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8010238:	4b26      	ldr	r3, [pc, #152]	; (80102d4 <HAL_SPI_MspInit+0x284>)
 801023a:	2200      	movs	r2, #0
 801023c:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 801023e:	4b25      	ldr	r3, [pc, #148]	; (80102d4 <HAL_SPI_MspInit+0x284>)
 8010240:	2240      	movs	r2, #64	; 0x40
 8010242:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8010244:	4b23      	ldr	r3, [pc, #140]	; (80102d4 <HAL_SPI_MspInit+0x284>)
 8010246:	2200      	movs	r2, #0
 8010248:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 801024a:	4b22      	ldr	r3, [pc, #136]	; (80102d4 <HAL_SPI_MspInit+0x284>)
 801024c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8010250:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8010252:	4b20      	ldr	r3, [pc, #128]	; (80102d4 <HAL_SPI_MspInit+0x284>)
 8010254:	2200      	movs	r2, #0
 8010256:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8010258:	4b1e      	ldr	r3, [pc, #120]	; (80102d4 <HAL_SPI_MspInit+0x284>)
 801025a:	2200      	movs	r2, #0
 801025c:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 801025e:	4b1d      	ldr	r3, [pc, #116]	; (80102d4 <HAL_SPI_MspInit+0x284>)
 8010260:	2200      	movs	r2, #0
 8010262:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8010264:	4b1b      	ldr	r3, [pc, #108]	; (80102d4 <HAL_SPI_MspInit+0x284>)
 8010266:	2200      	movs	r2, #0
 8010268:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 801026a:	4b1a      	ldr	r3, [pc, #104]	; (80102d4 <HAL_SPI_MspInit+0x284>)
 801026c:	2200      	movs	r2, #0
 801026e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8010270:	4818      	ldr	r0, [pc, #96]	; (80102d4 <HAL_SPI_MspInit+0x284>)
 8010272:	f7f1 fcb9 	bl	8001be8 <HAL_DMA_Init>
 8010276:	4603      	mov	r3, r0
 8010278:	2b00      	cmp	r3, #0
 801027a:	d004      	beq.n	8010286 <HAL_SPI_MspInit+0x236>
      _Error_Handler(__FILE__, __LINE__);
 801027c:	f240 2152 	movw	r1, #594	; 0x252
 8010280:	4810      	ldr	r0, [pc, #64]	; (80102c4 <HAL_SPI_MspInit+0x274>)
 8010282:	f7fe fb6d 	bl	800e960 <_Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 8010286:	687b      	ldr	r3, [r7, #4]
 8010288:	4a12      	ldr	r2, [pc, #72]	; (80102d4 <HAL_SPI_MspInit+0x284>)
 801028a:	649a      	str	r2, [r3, #72]	; 0x48
 801028c:	4a11      	ldr	r2, [pc, #68]	; (80102d4 <HAL_SPI_MspInit+0x284>)
 801028e:	687b      	ldr	r3, [r7, #4]
 8010290:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 8010292:	2200      	movs	r2, #0
 8010294:	2105      	movs	r1, #5
 8010296:	2033      	movs	r0, #51	; 0x33
 8010298:	f7f1 fc53 	bl	8001b42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 801029c:	2033      	movs	r0, #51	; 0x33
 801029e:	f7f1 fc6c 	bl	8001b7a <HAL_NVIC_EnableIRQ>
}
 80102a2:	bf00      	nop
 80102a4:	3728      	adds	r7, #40	; 0x28
 80102a6:	46bd      	mov	sp, r7
 80102a8:	bd80      	pop	{r7, pc}
 80102aa:	bf00      	nop
 80102ac:	40003800 	.word	0x40003800
 80102b0:	40023800 	.word	0x40023800
 80102b4:	40020800 	.word	0x40020800
 80102b8:	40020400 	.word	0x40020400
 80102bc:	2001984c 	.word	0x2001984c
 80102c0:	40026058 	.word	0x40026058
 80102c4:	0801150c 	.word	0x0801150c
 80102c8:	40003c00 	.word	0x40003c00
 80102cc:	20019f38 	.word	0x20019f38
 80102d0:	40026040 	.word	0x40026040
 80102d4:	200199b0 	.word	0x200199b0
 80102d8:	400260b8 	.word	0x400260b8

080102dc <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80102dc:	b580      	push	{r7, lr}
 80102de:	b086      	sub	sp, #24
 80102e0:	af00      	add	r7, sp, #0
 80102e2:	6078      	str	r0, [r7, #4]

  if(htim_base->Instance==TIM1)
 80102e4:	687b      	ldr	r3, [r7, #4]
 80102e6:	681b      	ldr	r3, [r3, #0]
 80102e8:	4a37      	ldr	r2, [pc, #220]	; (80103c8 <HAL_TIM_Base_MspInit+0xec>)
 80102ea:	4293      	cmp	r3, r2
 80102ec:	d140      	bne.n	8010370 <HAL_TIM_Base_MspInit+0x94>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80102ee:	2300      	movs	r3, #0
 80102f0:	617b      	str	r3, [r7, #20]
 80102f2:	4a36      	ldr	r2, [pc, #216]	; (80103cc <HAL_TIM_Base_MspInit+0xf0>)
 80102f4:	4b35      	ldr	r3, [pc, #212]	; (80103cc <HAL_TIM_Base_MspInit+0xf0>)
 80102f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80102f8:	f043 0301 	orr.w	r3, r3, #1
 80102fc:	6453      	str	r3, [r2, #68]	; 0x44
 80102fe:	4b33      	ldr	r3, [pc, #204]	; (80103cc <HAL_TIM_Base_MspInit+0xf0>)
 8010300:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010302:	f003 0301 	and.w	r3, r3, #1
 8010306:	617b      	str	r3, [r7, #20]
 8010308:	697b      	ldr	r3, [r7, #20]
  
    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA2_Stream3;
 801030a:	4b31      	ldr	r3, [pc, #196]	; (80103d0 <HAL_TIM_Base_MspInit+0xf4>)
 801030c:	4a31      	ldr	r2, [pc, #196]	; (80103d4 <HAL_TIM_Base_MspInit+0xf8>)
 801030e:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Channel = DMA_CHANNEL_6;
 8010310:	4b2f      	ldr	r3, [pc, #188]	; (80103d0 <HAL_TIM_Base_MspInit+0xf4>)
 8010312:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 8010316:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8010318:	4b2d      	ldr	r3, [pc, #180]	; (80103d0 <HAL_TIM_Base_MspInit+0xf4>)
 801031a:	2200      	movs	r2, #0
 801031c:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 801031e:	4b2c      	ldr	r3, [pc, #176]	; (80103d0 <HAL_TIM_Base_MspInit+0xf4>)
 8010320:	2200      	movs	r2, #0
 8010322:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_DISABLE;
 8010324:	4b2a      	ldr	r3, [pc, #168]	; (80103d0 <HAL_TIM_Base_MspInit+0xf4>)
 8010326:	2200      	movs	r2, #0
 8010328:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 801032a:	4b29      	ldr	r3, [pc, #164]	; (80103d0 <HAL_TIM_Base_MspInit+0xf4>)
 801032c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8010330:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8010332:	4b27      	ldr	r3, [pc, #156]	; (80103d0 <HAL_TIM_Base_MspInit+0xf4>)
 8010334:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8010338:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 801033a:	4b25      	ldr	r3, [pc, #148]	; (80103d0 <HAL_TIM_Base_MspInit+0xf4>)
 801033c:	2200      	movs	r2, #0
 801033e:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8010340:	4b23      	ldr	r3, [pc, #140]	; (80103d0 <HAL_TIM_Base_MspInit+0xf4>)
 8010342:	2200      	movs	r2, #0
 8010344:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8010346:	4b22      	ldr	r3, [pc, #136]	; (80103d0 <HAL_TIM_Base_MspInit+0xf4>)
 8010348:	2200      	movs	r2, #0
 801034a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 801034c:	4820      	ldr	r0, [pc, #128]	; (80103d0 <HAL_TIM_Base_MspInit+0xf4>)
 801034e:	f7f1 fc4b 	bl	8001be8 <HAL_DMA_Init>
 8010352:	4603      	mov	r3, r0
 8010354:	2b00      	cmp	r3, #0
 8010356:	d004      	beq.n	8010362 <HAL_TIM_Base_MspInit+0x86>
    {
      _Error_Handler(__FILE__, __LINE__);
 8010358:	f44f 712d 	mov.w	r1, #692	; 0x2b4
 801035c:	481e      	ldr	r0, [pc, #120]	; (80103d8 <HAL_TIM_Base_MspInit+0xfc>)
 801035e:	f7fe faff 	bl	800e960 <_Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8010362:	687b      	ldr	r3, [r7, #4]
 8010364:	4a1a      	ldr	r2, [pc, #104]	; (80103d0 <HAL_TIM_Base_MspInit+0xf4>)
 8010366:	621a      	str	r2, [r3, #32]
 8010368:	4a19      	ldr	r2, [pc, #100]	; (80103d0 <HAL_TIM_Base_MspInit+0xf4>)
 801036a:	687b      	ldr	r3, [r7, #4]
 801036c:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 801036e:	e026      	b.n	80103be <HAL_TIM_Base_MspInit+0xe2>
  else if(htim_base->Instance==TIM7)
 8010370:	687b      	ldr	r3, [r7, #4]
 8010372:	681b      	ldr	r3, [r3, #0]
 8010374:	4a19      	ldr	r2, [pc, #100]	; (80103dc <HAL_TIM_Base_MspInit+0x100>)
 8010376:	4293      	cmp	r3, r2
 8010378:	d10e      	bne.n	8010398 <HAL_TIM_Base_MspInit+0xbc>
    __HAL_RCC_TIM7_CLK_ENABLE();
 801037a:	2300      	movs	r3, #0
 801037c:	613b      	str	r3, [r7, #16]
 801037e:	4a13      	ldr	r2, [pc, #76]	; (80103cc <HAL_TIM_Base_MspInit+0xf0>)
 8010380:	4b12      	ldr	r3, [pc, #72]	; (80103cc <HAL_TIM_Base_MspInit+0xf0>)
 8010382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010384:	f043 0320 	orr.w	r3, r3, #32
 8010388:	6413      	str	r3, [r2, #64]	; 0x40
 801038a:	4b10      	ldr	r3, [pc, #64]	; (80103cc <HAL_TIM_Base_MspInit+0xf0>)
 801038c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801038e:	f003 0320 	and.w	r3, r3, #32
 8010392:	613b      	str	r3, [r7, #16]
 8010394:	693b      	ldr	r3, [r7, #16]
}
 8010396:	e012      	b.n	80103be <HAL_TIM_Base_MspInit+0xe2>
  else if(htim_base->Instance==TIM10)
 8010398:	687b      	ldr	r3, [r7, #4]
 801039a:	681b      	ldr	r3, [r3, #0]
 801039c:	4a10      	ldr	r2, [pc, #64]	; (80103e0 <HAL_TIM_Base_MspInit+0x104>)
 801039e:	4293      	cmp	r3, r2
 80103a0:	d10d      	bne.n	80103be <HAL_TIM_Base_MspInit+0xe2>
    __HAL_RCC_TIM10_CLK_ENABLE();
 80103a2:	2300      	movs	r3, #0
 80103a4:	60fb      	str	r3, [r7, #12]
 80103a6:	4a09      	ldr	r2, [pc, #36]	; (80103cc <HAL_TIM_Base_MspInit+0xf0>)
 80103a8:	4b08      	ldr	r3, [pc, #32]	; (80103cc <HAL_TIM_Base_MspInit+0xf0>)
 80103aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80103ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80103b0:	6453      	str	r3, [r2, #68]	; 0x44
 80103b2:	4b06      	ldr	r3, [pc, #24]	; (80103cc <HAL_TIM_Base_MspInit+0xf0>)
 80103b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80103b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80103ba:	60fb      	str	r3, [r7, #12]
 80103bc:	68fb      	ldr	r3, [r7, #12]
}
 80103be:	bf00      	nop
 80103c0:	3718      	adds	r7, #24
 80103c2:	46bd      	mov	sp, r7
 80103c4:	bd80      	pop	{r7, pc}
 80103c6:	bf00      	nop
 80103c8:	40010000 	.word	0x40010000
 80103cc:	40023800 	.word	0x40023800
 80103d0:	20019640 	.word	0x20019640
 80103d4:	40026458 	.word	0x40026458
 80103d8:	0801150c 	.word	0x0801150c
 80103dc:	40001400 	.word	0x40001400
 80103e0:	40014400 	.word	0x40014400

080103e4 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80103e4:	b580      	push	{r7, lr}
 80103e6:	b088      	sub	sp, #32
 80103e8:	af00      	add	r7, sp, #0
 80103ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim_encoder->Instance==TIM2)
 80103ec:	687b      	ldr	r3, [r7, #4]
 80103ee:	681b      	ldr	r3, [r3, #0]
 80103f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80103f4:	d11e      	bne.n	8010434 <HAL_TIM_Encoder_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80103f6:	2300      	movs	r3, #0
 80103f8:	60bb      	str	r3, [r7, #8]
 80103fa:	4a10      	ldr	r2, [pc, #64]	; (801043c <HAL_TIM_Encoder_MspInit+0x58>)
 80103fc:	4b0f      	ldr	r3, [pc, #60]	; (801043c <HAL_TIM_Encoder_MspInit+0x58>)
 80103fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010400:	f043 0301 	orr.w	r3, r3, #1
 8010404:	6413      	str	r3, [r2, #64]	; 0x40
 8010406:	4b0d      	ldr	r3, [pc, #52]	; (801043c <HAL_TIM_Encoder_MspInit+0x58>)
 8010408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801040a:	f003 0301 	and.w	r3, r3, #1
 801040e:	60bb      	str	r3, [r7, #8]
 8010410:	68bb      	ldr	r3, [r7, #8]
  
    /**TIM2 GPIO Configuration    
    PB8     ------> TIM2_CH1
    PB9     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = ENC_A_Pin|ENC_B_Pin;
 8010412:	f44f 7340 	mov.w	r3, #768	; 0x300
 8010416:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010418:	2302      	movs	r3, #2
 801041a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801041c:	2300      	movs	r3, #0
 801041e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010420:	2300      	movs	r3, #0
 8010422:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8010424:	2301      	movs	r3, #1
 8010426:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8010428:	f107 030c 	add.w	r3, r7, #12
 801042c:	4619      	mov	r1, r3
 801042e:	4804      	ldr	r0, [pc, #16]	; (8010440 <HAL_TIM_Encoder_MspInit+0x5c>)
 8010430:	f7f1 ff72 	bl	8002318 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8010434:	bf00      	nop
 8010436:	3720      	adds	r7, #32
 8010438:	46bd      	mov	sp, r7
 801043a:	bd80      	pop	{r7, pc}
 801043c:	40023800 	.word	0x40023800
 8010440:	40020400 	.word	0x40020400

08010444 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8010444:	b580      	push	{r7, lr}
 8010446:	b088      	sub	sp, #32
 8010448:	af00      	add	r7, sp, #0
 801044a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim_pwm->Instance==TIM3)
 801044c:	687b      	ldr	r3, [r7, #4]
 801044e:	681b      	ldr	r3, [r3, #0]
 8010450:	4a49      	ldr	r2, [pc, #292]	; (8010578 <HAL_TIM_PWM_MspInit+0x134>)
 8010452:	4293      	cmp	r3, r2
 8010454:	f040 808b 	bne.w	801056e <HAL_TIM_PWM_MspInit+0x12a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8010458:	2300      	movs	r3, #0
 801045a:	60bb      	str	r3, [r7, #8]
 801045c:	4a47      	ldr	r2, [pc, #284]	; (801057c <HAL_TIM_PWM_MspInit+0x138>)
 801045e:	4b47      	ldr	r3, [pc, #284]	; (801057c <HAL_TIM_PWM_MspInit+0x138>)
 8010460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010462:	f043 0302 	orr.w	r3, r3, #2
 8010466:	6413      	str	r3, [r2, #64]	; 0x40
 8010468:	4b44      	ldr	r3, [pc, #272]	; (801057c <HAL_TIM_PWM_MspInit+0x138>)
 801046a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801046c:	f003 0302 	and.w	r3, r3, #2
 8010470:	60bb      	str	r3, [r7, #8]
 8010472:	68bb      	ldr	r3, [r7, #8]
  
    /**TIM3 GPIO Configuration    
    PC8     ------> TIM3_CH3 
    */
    GPIO_InitStruct.Pin = IR_Data_Pin;
 8010474:	f44f 7380 	mov.w	r3, #256	; 0x100
 8010478:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801047a:	2302      	movs	r3, #2
 801047c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801047e:	2300      	movs	r3, #0
 8010480:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010482:	2300      	movs	r3, #0
 8010484:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8010486:	2302      	movs	r3, #2
 8010488:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(IR_Data_GPIO_Port, &GPIO_InitStruct);
 801048a:	f107 030c 	add.w	r3, r7, #12
 801048e:	4619      	mov	r1, r3
 8010490:	483b      	ldr	r0, [pc, #236]	; (8010580 <HAL_TIM_PWM_MspInit+0x13c>)
 8010492:	f7f1 ff41 	bl	8002318 <HAL_GPIO_Init>

    /* TIM3 DMA Init */
    /* TIM3_CH2 Init */
    hdma_tim3_ch2.Instance = DMA1_Stream5;
 8010496:	4b3b      	ldr	r3, [pc, #236]	; (8010584 <HAL_TIM_PWM_MspInit+0x140>)
 8010498:	4a3b      	ldr	r2, [pc, #236]	; (8010588 <HAL_TIM_PWM_MspInit+0x144>)
 801049a:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch2.Init.Channel = DMA_CHANNEL_5;
 801049c:	4b39      	ldr	r3, [pc, #228]	; (8010584 <HAL_TIM_PWM_MspInit+0x140>)
 801049e:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 80104a2:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80104a4:	4b37      	ldr	r3, [pc, #220]	; (8010584 <HAL_TIM_PWM_MspInit+0x140>)
 80104a6:	2200      	movs	r2, #0
 80104a8:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 80104aa:	4b36      	ldr	r3, [pc, #216]	; (8010584 <HAL_TIM_PWM_MspInit+0x140>)
 80104ac:	2200      	movs	r2, #0
 80104ae:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch2.Init.MemInc = DMA_MINC_ENABLE;
 80104b0:	4b34      	ldr	r3, [pc, #208]	; (8010584 <HAL_TIM_PWM_MspInit+0x140>)
 80104b2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80104b6:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80104b8:	4b32      	ldr	r3, [pc, #200]	; (8010584 <HAL_TIM_PWM_MspInit+0x140>)
 80104ba:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80104be:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80104c0:	4b30      	ldr	r3, [pc, #192]	; (8010584 <HAL_TIM_PWM_MspInit+0x140>)
 80104c2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80104c6:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch2.Init.Mode = DMA_NORMAL;
 80104c8:	4b2e      	ldr	r3, [pc, #184]	; (8010584 <HAL_TIM_PWM_MspInit+0x140>)
 80104ca:	2200      	movs	r2, #0
 80104cc:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch2.Init.Priority = DMA_PRIORITY_LOW;
 80104ce:	4b2d      	ldr	r3, [pc, #180]	; (8010584 <HAL_TIM_PWM_MspInit+0x140>)
 80104d0:	2200      	movs	r2, #0
 80104d2:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80104d4:	4b2b      	ldr	r3, [pc, #172]	; (8010584 <HAL_TIM_PWM_MspInit+0x140>)
 80104d6:	2200      	movs	r2, #0
 80104d8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch2) != HAL_OK)
 80104da:	482a      	ldr	r0, [pc, #168]	; (8010584 <HAL_TIM_PWM_MspInit+0x140>)
 80104dc:	f7f1 fb84 	bl	8001be8 <HAL_DMA_Init>
 80104e0:	4603      	mov	r3, r0
 80104e2:	2b00      	cmp	r3, #0
 80104e4:	d004      	beq.n	80104f0 <HAL_TIM_PWM_MspInit+0xac>
    {
      _Error_Handler(__FILE__, __LINE__);
 80104e6:	f44f 7146 	mov.w	r1, #792	; 0x318
 80104ea:	4828      	ldr	r0, [pc, #160]	; (801058c <HAL_TIM_PWM_MspInit+0x148>)
 80104ec:	f7fe fa38 	bl	800e960 <_Error_Handler>
    }

    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC2],hdma_tim3_ch2);
 80104f0:	687b      	ldr	r3, [r7, #4]
 80104f2:	4a24      	ldr	r2, [pc, #144]	; (8010584 <HAL_TIM_PWM_MspInit+0x140>)
 80104f4:	625a      	str	r2, [r3, #36]	; 0x24
 80104f6:	4a23      	ldr	r2, [pc, #140]	; (8010584 <HAL_TIM_PWM_MspInit+0x140>)
 80104f8:	687b      	ldr	r3, [r7, #4]
 80104fa:	6393      	str	r3, [r2, #56]	; 0x38

    /* TIM3_CH1_TRIG Init */
    hdma_tim3_ch1_trig.Instance = DMA1_Stream4;
 80104fc:	4b24      	ldr	r3, [pc, #144]	; (8010590 <HAL_TIM_PWM_MspInit+0x14c>)
 80104fe:	4a25      	ldr	r2, [pc, #148]	; (8010594 <HAL_TIM_PWM_MspInit+0x150>)
 8010500:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1_trig.Init.Channel = DMA_CHANNEL_5;
 8010502:	4b23      	ldr	r3, [pc, #140]	; (8010590 <HAL_TIM_PWM_MspInit+0x14c>)
 8010504:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8010508:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1_trig.Init.Direction = DMA_PERIPH_TO_MEMORY;
 801050a:	4b21      	ldr	r3, [pc, #132]	; (8010590 <HAL_TIM_PWM_MspInit+0x14c>)
 801050c:	2200      	movs	r2, #0
 801050e:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 8010510:	4b1f      	ldr	r3, [pc, #124]	; (8010590 <HAL_TIM_PWM_MspInit+0x14c>)
 8010512:	2200      	movs	r2, #0
 8010514:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 8010516:	4b1e      	ldr	r3, [pc, #120]	; (8010590 <HAL_TIM_PWM_MspInit+0x14c>)
 8010518:	f44f 6280 	mov.w	r2, #1024	; 0x400
 801051c:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 801051e:	4b1c      	ldr	r3, [pc, #112]	; (8010590 <HAL_TIM_PWM_MspInit+0x14c>)
 8010520:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8010524:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8010526:	4b1a      	ldr	r3, [pc, #104]	; (8010590 <HAL_TIM_PWM_MspInit+0x14c>)
 8010528:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 801052c:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1_trig.Init.Mode = DMA_NORMAL;
 801052e:	4b18      	ldr	r3, [pc, #96]	; (8010590 <HAL_TIM_PWM_MspInit+0x14c>)
 8010530:	2200      	movs	r2, #0
 8010532:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_LOW;
 8010534:	4b16      	ldr	r3, [pc, #88]	; (8010590 <HAL_TIM_PWM_MspInit+0x14c>)
 8010536:	2200      	movs	r2, #0
 8010538:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch1_trig.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 801053a:	4b15      	ldr	r3, [pc, #84]	; (8010590 <HAL_TIM_PWM_MspInit+0x14c>)
 801053c:	2200      	movs	r2, #0
 801053e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 8010540:	4813      	ldr	r0, [pc, #76]	; (8010590 <HAL_TIM_PWM_MspInit+0x14c>)
 8010542:	f7f1 fb51 	bl	8001be8 <HAL_DMA_Init>
 8010546:	4603      	mov	r3, r0
 8010548:	2b00      	cmp	r3, #0
 801054a:	d004      	beq.n	8010556 <HAL_TIM_PWM_MspInit+0x112>
    {
      _Error_Handler(__FILE__, __LINE__);
 801054c:	f240 312a 	movw	r1, #810	; 0x32a
 8010550:	480e      	ldr	r0, [pc, #56]	; (801058c <HAL_TIM_PWM_MspInit+0x148>)
 8010552:	f7fe fa05 	bl	800e960 <_Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 8010556:	687b      	ldr	r3, [r7, #4]
 8010558:	4a0d      	ldr	r2, [pc, #52]	; (8010590 <HAL_TIM_PWM_MspInit+0x14c>)
 801055a:	621a      	str	r2, [r3, #32]
 801055c:	4a0c      	ldr	r2, [pc, #48]	; (8010590 <HAL_TIM_PWM_MspInit+0x14c>)
 801055e:	687b      	ldr	r3, [r7, #4]
 8010560:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 8010562:	687b      	ldr	r3, [r7, #4]
 8010564:	4a0a      	ldr	r2, [pc, #40]	; (8010590 <HAL_TIM_PWM_MspInit+0x14c>)
 8010566:	635a      	str	r2, [r3, #52]	; 0x34
 8010568:	4a09      	ldr	r2, [pc, #36]	; (8010590 <HAL_TIM_PWM_MspInit+0x14c>)
 801056a:	687b      	ldr	r3, [r7, #4]
 801056c:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 801056e:	bf00      	nop
 8010570:	3720      	adds	r7, #32
 8010572:	46bd      	mov	sp, r7
 8010574:	bd80      	pop	{r7, pc}
 8010576:	bf00      	nop
 8010578:	40000400 	.word	0x40000400
 801057c:	40023800 	.word	0x40023800
 8010580:	40020800 	.word	0x40020800
 8010584:	20019c7c 	.word	0x20019c7c
 8010588:	40026088 	.word	0x40026088
 801058c:	0801150c 	.word	0x0801150c
 8010590:	20019c1c 	.word	0x20019c1c
 8010594:	40026070 	.word	0x40026070

08010598 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8010598:	b580      	push	{r7, lr}
 801059a:	b088      	sub	sp, #32
 801059c:	af00      	add	r7, sp, #0
 801059e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim_ic->Instance==TIM12)
 80105a0:	687b      	ldr	r3, [r7, #4]
 80105a2:	681b      	ldr	r3, [r3, #0]
 80105a4:	4a16      	ldr	r2, [pc, #88]	; (8010600 <HAL_TIM_IC_MspInit+0x68>)
 80105a6:	4293      	cmp	r3, r2
 80105a8:	d126      	bne.n	80105f8 <HAL_TIM_IC_MspInit+0x60>
  {
  /* USER CODE BEGIN TIM12_MspInit 0 */

  /* USER CODE END TIM12_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 80105aa:	2300      	movs	r3, #0
 80105ac:	60bb      	str	r3, [r7, #8]
 80105ae:	4a15      	ldr	r2, [pc, #84]	; (8010604 <HAL_TIM_IC_MspInit+0x6c>)
 80105b0:	4b14      	ldr	r3, [pc, #80]	; (8010604 <HAL_TIM_IC_MspInit+0x6c>)
 80105b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80105b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80105b8:	6413      	str	r3, [r2, #64]	; 0x40
 80105ba:	4b12      	ldr	r3, [pc, #72]	; (8010604 <HAL_TIM_IC_MspInit+0x6c>)
 80105bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80105be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80105c2:	60bb      	str	r3, [r7, #8]
 80105c4:	68bb      	ldr	r3, [r7, #8]
  
    /**TIM12 GPIO Configuration    
    PB14     ------> TIM12_CH1 
    */
    GPIO_InitStruct.Pin = RC_PWM1_in_Pin;
 80105c6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80105ca:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80105cc:	2302      	movs	r3, #2
 80105ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80105d0:	2300      	movs	r3, #0
 80105d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80105d4:	2300      	movs	r3, #0
 80105d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 80105d8:	2309      	movs	r3, #9
 80105da:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(RC_PWM1_in_GPIO_Port, &GPIO_InitStruct);
 80105dc:	f107 030c 	add.w	r3, r7, #12
 80105e0:	4619      	mov	r1, r3
 80105e2:	4809      	ldr	r0, [pc, #36]	; (8010608 <HAL_TIM_IC_MspInit+0x70>)
 80105e4:	f7f1 fe98 	bl	8002318 <HAL_GPIO_Init>

    /* TIM12 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 5, 0);
 80105e8:	2200      	movs	r2, #0
 80105ea:	2105      	movs	r1, #5
 80105ec:	202b      	movs	r0, #43	; 0x2b
 80105ee:	f7f1 faa8 	bl	8001b42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 80105f2:	202b      	movs	r0, #43	; 0x2b
 80105f4:	f7f1 fac1 	bl	8001b7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 80105f8:	bf00      	nop
 80105fa:	3720      	adds	r7, #32
 80105fc:	46bd      	mov	sp, r7
 80105fe:	bd80      	pop	{r7, pc}
 8010600:	40001800 	.word	0x40001800
 8010604:	40023800 	.word	0x40023800
 8010608:	40020400 	.word	0x40020400

0801060c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 801060c:	b580      	push	{r7, lr}
 801060e:	b088      	sub	sp, #32
 8010610:	af00      	add	r7, sp, #0
 8010612:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM1)
 8010614:	687b      	ldr	r3, [r7, #4]
 8010616:	681b      	ldr	r3, [r3, #0]
 8010618:	4a1f      	ldr	r2, [pc, #124]	; (8010698 <HAL_TIM_MspPostInit+0x8c>)
 801061a:	4293      	cmp	r3, r2
 801061c:	d122      	bne.n	8010664 <HAL_TIM_MspPostInit+0x58>
  /* USER CODE END TIM1_MspPostInit 0 */
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1
    PA11     ------> TIM1_CH4 
    */
    GPIO_InitStruct.Pin = Servo_PWM_Pin;
 801061e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8010622:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010624:	2302      	movs	r3, #2
 8010626:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010628:	2300      	movs	r3, #0
 801062a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 801062c:	2302      	movs	r3, #2
 801062e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8010630:	2301      	movs	r3, #1
 8010632:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Servo_PWM_GPIO_Port, &GPIO_InitStruct);
 8010634:	f107 030c 	add.w	r3, r7, #12
 8010638:	4619      	mov	r1, r3
 801063a:	4818      	ldr	r0, [pc, #96]	; (801069c <HAL_TIM_MspPostInit+0x90>)
 801063c:	f7f1 fe6c 	bl	8002318 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RollingInfraServo_Pin;
 8010640:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8010644:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010646:	2302      	movs	r3, #2
 8010648:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801064a:	2300      	movs	r3, #0
 801064c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801064e:	2300      	movs	r3, #0
 8010650:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8010652:	2301      	movs	r3, #1
 8010654:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(RollingInfraServo_GPIO_Port, &GPIO_InitStruct);
 8010656:	f107 030c 	add.w	r3, r7, #12
 801065a:	4619      	mov	r1, r3
 801065c:	480f      	ldr	r0, [pc, #60]	; (801069c <HAL_TIM_MspPostInit+0x90>)
 801065e:	f7f1 fe5b 	bl	8002318 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8010662:	e014      	b.n	801068e <HAL_TIM_MspPostInit+0x82>
  else if(htim->Instance==TIM3)
 8010664:	687b      	ldr	r3, [r7, #4]
 8010666:	681b      	ldr	r3, [r3, #0]
 8010668:	4a0d      	ldr	r2, [pc, #52]	; (80106a0 <HAL_TIM_MspPostInit+0x94>)
 801066a:	4293      	cmp	r3, r2
 801066c:	d10f      	bne.n	801068e <HAL_TIM_MspPostInit+0x82>
    GPIO_InitStruct.Pin = Motor_PWM1_Pin|Motor_PWM2_Pin;
 801066e:	23c0      	movs	r3, #192	; 0xc0
 8010670:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010672:	2302      	movs	r3, #2
 8010674:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010676:	2300      	movs	r3, #0
 8010678:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801067a:	2300      	movs	r3, #0
 801067c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 801067e:	2302      	movs	r3, #2
 8010680:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8010682:	f107 030c 	add.w	r3, r7, #12
 8010686:	4619      	mov	r1, r3
 8010688:	4806      	ldr	r0, [pc, #24]	; (80106a4 <HAL_TIM_MspPostInit+0x98>)
 801068a:	f7f1 fe45 	bl	8002318 <HAL_GPIO_Init>
}
 801068e:	bf00      	nop
 8010690:	3720      	adds	r7, #32
 8010692:	46bd      	mov	sp, r7
 8010694:	bd80      	pop	{r7, pc}
 8010696:	bf00      	nop
 8010698:	40010000 	.word	0x40010000
 801069c:	40020000 	.word	0x40020000
 80106a0:	40000400 	.word	0x40000400
 80106a4:	40020800 	.word	0x40020800

080106a8 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80106a8:	b580      	push	{r7, lr}
 80106aa:	b08a      	sub	sp, #40	; 0x28
 80106ac:	af00      	add	r7, sp, #0
 80106ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==UART4)
 80106b0:	687b      	ldr	r3, [r7, #4]
 80106b2:	681b      	ldr	r3, [r3, #0]
 80106b4:	4a75      	ldr	r2, [pc, #468]	; (801088c <HAL_UART_MspInit+0x1e4>)
 80106b6:	4293      	cmp	r3, r2
 80106b8:	d126      	bne.n	8010708 <HAL_UART_MspInit+0x60>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80106ba:	2300      	movs	r3, #0
 80106bc:	613b      	str	r3, [r7, #16]
 80106be:	4a74      	ldr	r2, [pc, #464]	; (8010890 <HAL_UART_MspInit+0x1e8>)
 80106c0:	4b73      	ldr	r3, [pc, #460]	; (8010890 <HAL_UART_MspInit+0x1e8>)
 80106c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80106c4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80106c8:	6413      	str	r3, [r2, #64]	; 0x40
 80106ca:	4b71      	ldr	r3, [pc, #452]	; (8010890 <HAL_UART_MspInit+0x1e8>)
 80106cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80106ce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80106d2:	613b      	str	r3, [r7, #16]
 80106d4:	693b      	ldr	r3, [r7, #16]
  
    /**UART4 GPIO Configuration    
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX 
    */
    GPIO_InitStruct.Pin = HMI_RX_Pin|HMI_TX_Pin;
 80106d6:	2303      	movs	r3, #3
 80106d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80106da:	2302      	movs	r3, #2
 80106dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80106de:	2301      	movs	r3, #1
 80106e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80106e2:	2303      	movs	r3, #3
 80106e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80106e6:	2308      	movs	r3, #8
 80106e8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80106ea:	f107 0314 	add.w	r3, r7, #20
 80106ee:	4619      	mov	r1, r3
 80106f0:	4868      	ldr	r0, [pc, #416]	; (8010894 <HAL_UART_MspInit+0x1ec>)
 80106f2:	f7f1 fe11 	bl	8002318 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 80106f6:	2200      	movs	r2, #0
 80106f8:	2105      	movs	r1, #5
 80106fa:	2034      	movs	r0, #52	; 0x34
 80106fc:	f7f1 fa21 	bl	8001b42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8010700:	2034      	movs	r0, #52	; 0x34
 8010702:	f7f1 fa3a 	bl	8001b7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8010706:	e0bc      	b.n	8010882 <HAL_UART_MspInit+0x1da>
  else if(huart->Instance==USART1)
 8010708:	687b      	ldr	r3, [r7, #4]
 801070a:	681b      	ldr	r3, [r3, #0]
 801070c:	4a62      	ldr	r2, [pc, #392]	; (8010898 <HAL_UART_MspInit+0x1f0>)
 801070e:	4293      	cmp	r3, r2
 8010710:	f040 808c 	bne.w	801082c <HAL_UART_MspInit+0x184>
    __HAL_RCC_USART1_CLK_ENABLE();
 8010714:	2300      	movs	r3, #0
 8010716:	60fb      	str	r3, [r7, #12]
 8010718:	4a5d      	ldr	r2, [pc, #372]	; (8010890 <HAL_UART_MspInit+0x1e8>)
 801071a:	4b5d      	ldr	r3, [pc, #372]	; (8010890 <HAL_UART_MspInit+0x1e8>)
 801071c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801071e:	f043 0310 	orr.w	r3, r3, #16
 8010722:	6453      	str	r3, [r2, #68]	; 0x44
 8010724:	4b5a      	ldr	r3, [pc, #360]	; (8010890 <HAL_UART_MspInit+0x1e8>)
 8010726:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010728:	f003 0310 	and.w	r3, r3, #16
 801072c:	60fb      	str	r3, [r7, #12]
 801072e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = BT_RX_Pin|BT_TX_Pin;
 8010730:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8010734:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010736:	2302      	movs	r3, #2
 8010738:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 801073a:	2301      	movs	r3, #1
 801073c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801073e:	2303      	movs	r3, #3
 8010740:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8010742:	2307      	movs	r3, #7
 8010744:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010746:	f107 0314 	add.w	r3, r7, #20
 801074a:	4619      	mov	r1, r3
 801074c:	4851      	ldr	r0, [pc, #324]	; (8010894 <HAL_UART_MspInit+0x1ec>)
 801074e:	f7f1 fde3 	bl	8002318 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA2_Stream5;
 8010752:	4b52      	ldr	r3, [pc, #328]	; (801089c <HAL_UART_MspInit+0x1f4>)
 8010754:	4a52      	ldr	r2, [pc, #328]	; (80108a0 <HAL_UART_MspInit+0x1f8>)
 8010756:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8010758:	4b50      	ldr	r3, [pc, #320]	; (801089c <HAL_UART_MspInit+0x1f4>)
 801075a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 801075e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8010760:	4b4e      	ldr	r3, [pc, #312]	; (801089c <HAL_UART_MspInit+0x1f4>)
 8010762:	2200      	movs	r2, #0
 8010764:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8010766:	4b4d      	ldr	r3, [pc, #308]	; (801089c <HAL_UART_MspInit+0x1f4>)
 8010768:	2200      	movs	r2, #0
 801076a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 801076c:	4b4b      	ldr	r3, [pc, #300]	; (801089c <HAL_UART_MspInit+0x1f4>)
 801076e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8010772:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8010774:	4b49      	ldr	r3, [pc, #292]	; (801089c <HAL_UART_MspInit+0x1f4>)
 8010776:	2200      	movs	r2, #0
 8010778:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 801077a:	4b48      	ldr	r3, [pc, #288]	; (801089c <HAL_UART_MspInit+0x1f4>)
 801077c:	2200      	movs	r2, #0
 801077e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8010780:	4b46      	ldr	r3, [pc, #280]	; (801089c <HAL_UART_MspInit+0x1f4>)
 8010782:	2200      	movs	r2, #0
 8010784:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8010786:	4b45      	ldr	r3, [pc, #276]	; (801089c <HAL_UART_MspInit+0x1f4>)
 8010788:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 801078c:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 801078e:	4b43      	ldr	r3, [pc, #268]	; (801089c <HAL_UART_MspInit+0x1f4>)
 8010790:	2200      	movs	r2, #0
 8010792:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8010794:	4841      	ldr	r0, [pc, #260]	; (801089c <HAL_UART_MspInit+0x1f4>)
 8010796:	f7f1 fa27 	bl	8001be8 <HAL_DMA_Init>
 801079a:	4603      	mov	r3, r0
 801079c:	2b00      	cmp	r3, #0
 801079e:	d004      	beq.n	80107aa <HAL_UART_MspInit+0x102>
      _Error_Handler(__FILE__, __LINE__);
 80107a0:	f240 4147 	movw	r1, #1095	; 0x447
 80107a4:	483f      	ldr	r0, [pc, #252]	; (80108a4 <HAL_UART_MspInit+0x1fc>)
 80107a6:	f7fe f8db 	bl	800e960 <_Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80107aa:	687b      	ldr	r3, [r7, #4]
 80107ac:	4a3b      	ldr	r2, [pc, #236]	; (801089c <HAL_UART_MspInit+0x1f4>)
 80107ae:	635a      	str	r2, [r3, #52]	; 0x34
 80107b0:	4a3a      	ldr	r2, [pc, #232]	; (801089c <HAL_UART_MspInit+0x1f4>)
 80107b2:	687b      	ldr	r3, [r7, #4]
 80107b4:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart1_tx.Instance = DMA2_Stream7;
 80107b6:	4b3c      	ldr	r3, [pc, #240]	; (80108a8 <HAL_UART_MspInit+0x200>)
 80107b8:	4a3c      	ldr	r2, [pc, #240]	; (80108ac <HAL_UART_MspInit+0x204>)
 80107ba:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 80107bc:	4b3a      	ldr	r3, [pc, #232]	; (80108a8 <HAL_UART_MspInit+0x200>)
 80107be:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80107c2:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80107c4:	4b38      	ldr	r3, [pc, #224]	; (80108a8 <HAL_UART_MspInit+0x200>)
 80107c6:	2240      	movs	r2, #64	; 0x40
 80107c8:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80107ca:	4b37      	ldr	r3, [pc, #220]	; (80108a8 <HAL_UART_MspInit+0x200>)
 80107cc:	2200      	movs	r2, #0
 80107ce:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80107d0:	4b35      	ldr	r3, [pc, #212]	; (80108a8 <HAL_UART_MspInit+0x200>)
 80107d2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80107d6:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80107d8:	4b33      	ldr	r3, [pc, #204]	; (80108a8 <HAL_UART_MspInit+0x200>)
 80107da:	2200      	movs	r2, #0
 80107dc:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80107de:	4b32      	ldr	r3, [pc, #200]	; (80108a8 <HAL_UART_MspInit+0x200>)
 80107e0:	2200      	movs	r2, #0
 80107e2:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80107e4:	4b30      	ldr	r3, [pc, #192]	; (80108a8 <HAL_UART_MspInit+0x200>)
 80107e6:	2200      	movs	r2, #0
 80107e8:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80107ea:	4b2f      	ldr	r3, [pc, #188]	; (80108a8 <HAL_UART_MspInit+0x200>)
 80107ec:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80107f0:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80107f2:	4b2d      	ldr	r3, [pc, #180]	; (80108a8 <HAL_UART_MspInit+0x200>)
 80107f4:	2200      	movs	r2, #0
 80107f6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80107f8:	482b      	ldr	r0, [pc, #172]	; (80108a8 <HAL_UART_MspInit+0x200>)
 80107fa:	f7f1 f9f5 	bl	8001be8 <HAL_DMA_Init>
 80107fe:	4603      	mov	r3, r0
 8010800:	2b00      	cmp	r3, #0
 8010802:	d004      	beq.n	801080e <HAL_UART_MspInit+0x166>
      _Error_Handler(__FILE__, __LINE__);
 8010804:	f240 4159 	movw	r1, #1113	; 0x459
 8010808:	4826      	ldr	r0, [pc, #152]	; (80108a4 <HAL_UART_MspInit+0x1fc>)
 801080a:	f7fe f8a9 	bl	800e960 <_Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 801080e:	687b      	ldr	r3, [r7, #4]
 8010810:	4a25      	ldr	r2, [pc, #148]	; (80108a8 <HAL_UART_MspInit+0x200>)
 8010812:	631a      	str	r2, [r3, #48]	; 0x30
 8010814:	4a24      	ldr	r2, [pc, #144]	; (80108a8 <HAL_UART_MspInit+0x200>)
 8010816:	687b      	ldr	r3, [r7, #4]
 8010818:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 801081a:	2200      	movs	r2, #0
 801081c:	2105      	movs	r1, #5
 801081e:	2025      	movs	r0, #37	; 0x25
 8010820:	f7f1 f98f 	bl	8001b42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8010824:	2025      	movs	r0, #37	; 0x25
 8010826:	f7f1 f9a8 	bl	8001b7a <HAL_NVIC_EnableIRQ>
}
 801082a:	e02a      	b.n	8010882 <HAL_UART_MspInit+0x1da>
  else if(huart->Instance==USART2)
 801082c:	687b      	ldr	r3, [r7, #4]
 801082e:	681b      	ldr	r3, [r3, #0]
 8010830:	4a1f      	ldr	r2, [pc, #124]	; (80108b0 <HAL_UART_MspInit+0x208>)
 8010832:	4293      	cmp	r3, r2
 8010834:	d125      	bne.n	8010882 <HAL_UART_MspInit+0x1da>
    __HAL_RCC_USART2_CLK_ENABLE();
 8010836:	2300      	movs	r3, #0
 8010838:	60bb      	str	r3, [r7, #8]
 801083a:	4a15      	ldr	r2, [pc, #84]	; (8010890 <HAL_UART_MspInit+0x1e8>)
 801083c:	4b14      	ldr	r3, [pc, #80]	; (8010890 <HAL_UART_MspInit+0x1e8>)
 801083e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010840:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8010844:	6413      	str	r3, [r2, #64]	; 0x40
 8010846:	4b12      	ldr	r3, [pc, #72]	; (8010890 <HAL_UART_MspInit+0x1e8>)
 8010848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801084a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801084e:	60bb      	str	r3, [r7, #8]
 8010850:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STARTER_RX_Pin|STARTER_TX_Pin;
 8010852:	230c      	movs	r3, #12
 8010854:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010856:	2302      	movs	r3, #2
 8010858:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 801085a:	2301      	movs	r3, #1
 801085c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801085e:	2303      	movs	r3, #3
 8010860:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8010862:	2307      	movs	r3, #7
 8010864:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010866:	f107 0314 	add.w	r3, r7, #20
 801086a:	4619      	mov	r1, r3
 801086c:	4809      	ldr	r0, [pc, #36]	; (8010894 <HAL_UART_MspInit+0x1ec>)
 801086e:	f7f1 fd53 	bl	8002318 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8010872:	2200      	movs	r2, #0
 8010874:	2105      	movs	r1, #5
 8010876:	2026      	movs	r0, #38	; 0x26
 8010878:	f7f1 f963 	bl	8001b42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 801087c:	2026      	movs	r0, #38	; 0x26
 801087e:	f7f1 f97c 	bl	8001b7a <HAL_NVIC_EnableIRQ>
}
 8010882:	bf00      	nop
 8010884:	3728      	adds	r7, #40	; 0x28
 8010886:	46bd      	mov	sp, r7
 8010888:	bd80      	pop	{r7, pc}
 801088a:	bf00      	nop
 801088c:	40004c00 	.word	0x40004c00
 8010890:	40023800 	.word	0x40023800
 8010894:	40020000 	.word	0x40020000
 8010898:	40011000 	.word	0x40011000
 801089c:	20019b08 	.word	0x20019b08
 80108a0:	40026488 	.word	0x40026488
 80108a4:	0801150c 	.word	0x0801150c
 80108a8:	20019a14 	.word	0x20019a14
 80108ac:	400264b8 	.word	0x400264b8
 80108b0:	40004400 	.word	0x40004400

080108b4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80108b4:	b580      	push	{r7, lr}
 80108b6:	b08c      	sub	sp, #48	; 0x30
 80108b8:	af00      	add	r7, sp, #0
 80108ba:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80108bc:	2300      	movs	r3, #0
 80108be:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80108c0:	2300      	movs	r3, #0
 80108c2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM14 IRQ priority */
  HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority ,0); 
 80108c4:	2200      	movs	r2, #0
 80108c6:	6879      	ldr	r1, [r7, #4]
 80108c8:	202d      	movs	r0, #45	; 0x2d
 80108ca:	f7f1 f93a 	bl	8001b42 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM14 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn); 
 80108ce:	202d      	movs	r0, #45	; 0x2d
 80108d0:	f7f1 f953 	bl	8001b7a <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 80108d4:	2300      	movs	r3, #0
 80108d6:	60fb      	str	r3, [r7, #12]
 80108d8:	4a1f      	ldr	r2, [pc, #124]	; (8010958 <HAL_InitTick+0xa4>)
 80108da:	4b1f      	ldr	r3, [pc, #124]	; (8010958 <HAL_InitTick+0xa4>)
 80108dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80108de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80108e2:	6413      	str	r3, [r2, #64]	; 0x40
 80108e4:	4b1c      	ldr	r3, [pc, #112]	; (8010958 <HAL_InitTick+0xa4>)
 80108e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80108e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80108ec:	60fb      	str	r3, [r7, #12]
 80108ee:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80108f0:	f107 0210 	add.w	r2, r7, #16
 80108f4:	f107 0314 	add.w	r3, r7, #20
 80108f8:	4611      	mov	r1, r2
 80108fa:	4618      	mov	r0, r3
 80108fc:	f7f3 fb44 	bl	8003f88 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM14 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8010900:	f7f3 fb1a 	bl	8003f38 <HAL_RCC_GetPCLK1Freq>
 8010904:	4603      	mov	r3, r0
 8010906:	005b      	lsls	r3, r3, #1
 8010908:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 801090a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801090c:	4a13      	ldr	r2, [pc, #76]	; (801095c <HAL_InitTick+0xa8>)
 801090e:	fba2 2303 	umull	r2, r3, r2, r3
 8010912:	0c9b      	lsrs	r3, r3, #18
 8010914:	3b01      	subs	r3, #1
 8010916:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 8010918:	4b11      	ldr	r3, [pc, #68]	; (8010960 <HAL_InitTick+0xac>)
 801091a:	4a12      	ldr	r2, [pc, #72]	; (8010964 <HAL_InitTick+0xb0>)
 801091c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim14.Init.Period = (1000000 / 1000) - 1;
 801091e:	4b10      	ldr	r3, [pc, #64]	; (8010960 <HAL_InitTick+0xac>)
 8010920:	f240 32e7 	movw	r2, #999	; 0x3e7
 8010924:	60da      	str	r2, [r3, #12]
  htim14.Init.Prescaler = uwPrescalerValue;
 8010926:	4a0e      	ldr	r2, [pc, #56]	; (8010960 <HAL_InitTick+0xac>)
 8010928:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801092a:	6053      	str	r3, [r2, #4]
  htim14.Init.ClockDivision = 0;
 801092c:	4b0c      	ldr	r3, [pc, #48]	; (8010960 <HAL_InitTick+0xac>)
 801092e:	2200      	movs	r2, #0
 8010930:	611a      	str	r2, [r3, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8010932:	4b0b      	ldr	r3, [pc, #44]	; (8010960 <HAL_InitTick+0xac>)
 8010934:	2200      	movs	r2, #0
 8010936:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim14) == HAL_OK)
 8010938:	4809      	ldr	r0, [pc, #36]	; (8010960 <HAL_InitTick+0xac>)
 801093a:	f7f4 faf3 	bl	8004f24 <HAL_TIM_Base_Init>
 801093e:	4603      	mov	r3, r0
 8010940:	2b00      	cmp	r3, #0
 8010942:	d104      	bne.n	801094e <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim14);
 8010944:	4806      	ldr	r0, [pc, #24]	; (8010960 <HAL_InitTick+0xac>)
 8010946:	f7f4 fb18 	bl	8004f7a <HAL_TIM_Base_Start_IT>
 801094a:	4603      	mov	r3, r0
 801094c:	e000      	b.n	8010950 <HAL_InitTick+0x9c>
  }
  
  /* Return function status */
  return HAL_ERROR;
 801094e:	2301      	movs	r3, #1
}
 8010950:	4618      	mov	r0, r3
 8010952:	3730      	adds	r7, #48	; 0x30
 8010954:	46bd      	mov	sp, r7
 8010956:	bd80      	pop	{r7, pc}
 8010958:	40023800 	.word	0x40023800
 801095c:	431bde83 	.word	0x431bde83
 8010960:	20019fbc 	.word	0x20019fbc
 8010964:	40002000 	.word	0x40002000

08010968 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8010968:	b580      	push	{r7, lr}
 801096a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  osSystickHandler();
 801096c:	f7f6 fe28 	bl	80075c0 <osSystickHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8010970:	bf00      	nop
 8010972:	bd80      	pop	{r7, pc}

08010974 <EXTI2_IRQHandler>:

/**
* @brief This function handles EXTI line 2 interrupt.
*/
void EXTI2_IRQHandler(void)
{
 8010974:	b580      	push	{r7, lr}
 8010976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8010978:	2004      	movs	r0, #4
 801097a:	f7f1 fea3 	bl	80026c4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 801097e:	bf00      	nop
 8010980:	bd80      	pop	{r7, pc}
	...

08010984 <DMA1_Stream0_IRQHandler>:

/**
* @brief This function handles DMA1 stream0 global interrupt.
*/
void DMA1_Stream0_IRQHandler(void)
{
 8010984:	b580      	push	{r7, lr}
 8010986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8010988:	4802      	ldr	r0, [pc, #8]	; (8010994 <DMA1_Stream0_IRQHandler+0x10>)
 801098a:	f7f1 fa5d 	bl	8001e48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 801098e:	bf00      	nop
 8010990:	bd80      	pop	{r7, pc}
 8010992:	bf00      	nop
 8010994:	20019d1c 	.word	0x20019d1c

08010998 <DMA1_Stream2_IRQHandler>:

/**
* @brief This function handles DMA1 stream2 global interrupt.
*/
void DMA1_Stream2_IRQHandler(void)
{
 8010998:	b580      	push	{r7, lr}
 801099a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_rx);
 801099c:	4802      	ldr	r0, [pc, #8]	; (80109a8 <DMA1_Stream2_IRQHandler+0x10>)
 801099e:	f7f1 fa53 	bl	8001e48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80109a2:	bf00      	nop
 80109a4:	bd80      	pop	{r7, pc}
 80109a6:	bf00      	nop
 80109a8:	20019f38 	.word	0x20019f38

080109ac <DMA1_Stream3_IRQHandler>:

/**
* @brief This function handles DMA1 stream3 global interrupt.
*/
void DMA1_Stream3_IRQHandler(void)
{
 80109ac:	b580      	push	{r7, lr}
 80109ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80109b0:	4802      	ldr	r0, [pc, #8]	; (80109bc <DMA1_Stream3_IRQHandler+0x10>)
 80109b2:	f7f1 fa49 	bl	8001e48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80109b6:	bf00      	nop
 80109b8:	bd80      	pop	{r7, pc}
 80109ba:	bf00      	nop
 80109bc:	2001984c 	.word	0x2001984c

080109c0 <DMA1_Stream4_IRQHandler>:

/**
* @brief This function handles DMA1 stream4 global interrupt.
*/
void DMA1_Stream4_IRQHandler(void)
{
 80109c0:	b580      	push	{r7, lr}
 80109c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1_trig);
 80109c4:	4802      	ldr	r0, [pc, #8]	; (80109d0 <DMA1_Stream4_IRQHandler+0x10>)
 80109c6:	f7f1 fa3f 	bl	8001e48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80109ca:	bf00      	nop
 80109cc:	bd80      	pop	{r7, pc}
 80109ce:	bf00      	nop
 80109d0:	20019c1c 	.word	0x20019c1c

080109d4 <DMA1_Stream5_IRQHandler>:

/**
* @brief This function handles DMA1 stream5 global interrupt.
*/
void DMA1_Stream5_IRQHandler(void)
{
 80109d4:	b580      	push	{r7, lr}
 80109d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch2);
 80109d8:	4802      	ldr	r0, [pc, #8]	; (80109e4 <DMA1_Stream5_IRQHandler+0x10>)
 80109da:	f7f1 fa35 	bl	8001e48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80109de:	bf00      	nop
 80109e0:	bd80      	pop	{r7, pc}
 80109e2:	bf00      	nop
 80109e4:	20019c7c 	.word	0x20019c7c

080109e8 <DMA1_Stream6_IRQHandler>:

/**
* @brief This function handles DMA1 stream6 global interrupt.
*/
void DMA1_Stream6_IRQHandler(void)
{
 80109e8:	b580      	push	{r7, lr}
 80109ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 80109ec:	4802      	ldr	r0, [pc, #8]	; (80109f8 <DMA1_Stream6_IRQHandler+0x10>)
 80109ee:	f7f1 fa2b 	bl	8001e48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80109f2:	bf00      	nop
 80109f4:	bd80      	pop	{r7, pc}
 80109f6:	bf00      	nop
 80109f8:	20019750 	.word	0x20019750

080109fc <ADC_IRQHandler>:

/**
* @brief This function handles ADC1, ADC2 and ADC3 interrupts.
*/
void ADC_IRQHandler(void)
{
 80109fc:	b580      	push	{r7, lr}
 80109fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8010a00:	4805      	ldr	r0, [pc, #20]	; (8010a18 <ADC_IRQHandler+0x1c>)
 8010a02:	f7f0 faf3 	bl	8000fec <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8010a06:	4805      	ldr	r0, [pc, #20]	; (8010a1c <ADC_IRQHandler+0x20>)
 8010a08:	f7f0 faf0 	bl	8000fec <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc3);
 8010a0c:	4804      	ldr	r0, [pc, #16]	; (8010a20 <ADC_IRQHandler+0x24>)
 8010a0e:	f7f0 faed 	bl	8000fec <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8010a12:	bf00      	nop
 8010a14:	bd80      	pop	{r7, pc}
 8010a16:	bf00      	nop
 8010a18:	20019a74 	.word	0x20019a74
 8010a1c:	20019708 	.word	0x20019708
 8010a20:	20019ac0 	.word	0x20019ac0

08010a24 <I2C1_EV_IRQHandler>:

/**
* @brief This function handles I2C1 event interrupt.
*/
void I2C1_EV_IRQHandler(void)
{
 8010a24:	b580      	push	{r7, lr}
 8010a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8010a28:	4802      	ldr	r0, [pc, #8]	; (8010a34 <I2C1_EV_IRQHandler+0x10>)
 8010a2a:	f7f1 ff43 	bl	80028b4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8010a2e:	bf00      	nop
 8010a30:	bd80      	pop	{r7, pc}
 8010a32:	bf00      	nop
 8010a34:	200197bc 	.word	0x200197bc

08010a38 <I2C1_ER_IRQHandler>:

/**
* @brief This function handles I2C1 error interrupt.
*/
void I2C1_ER_IRQHandler(void)
{
 8010a38:	b580      	push	{r7, lr}
 8010a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8010a3c:	4802      	ldr	r0, [pc, #8]	; (8010a48 <I2C1_ER_IRQHandler+0x10>)
 8010a3e:	f7f2 f83d 	bl	8002abc <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8010a42:	bf00      	nop
 8010a44:	bd80      	pop	{r7, pc}
 8010a46:	bf00      	nop
 8010a48:	200197bc 	.word	0x200197bc

08010a4c <SPI2_IRQHandler>:

/**
* @brief This function handles SPI2 global interrupt.
*/
void SPI2_IRQHandler(void)
{
 8010a4c:	b580      	push	{r7, lr}
 8010a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8010a50:	4802      	ldr	r0, [pc, #8]	; (8010a5c <SPI2_IRQHandler+0x10>)
 8010a52:	f7f4 f80d 	bl	8004a70 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8010a56:	bf00      	nop
 8010a58:	bd80      	pop	{r7, pc}
 8010a5a:	bf00      	nop
 8010a5c:	200196a4 	.word	0x200196a4

08010a60 <USART1_IRQHandler>:

/**
* @brief This function handles USART1 global interrupt.
*/
void USART1_IRQHandler(void)
{
 8010a60:	b580      	push	{r7, lr}
 8010a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8010a64:	4802      	ldr	r0, [pc, #8]	; (8010a70 <USART1_IRQHandler+0x10>)
 8010a66:	f7f6 f801 	bl	8006a6c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8010a6a:	bf00      	nop
 8010a6c:	bd80      	pop	{r7, pc}
 8010a6e:	bf00      	nop
 8010a70:	20019b70 	.word	0x20019b70

08010a74 <USART2_IRQHandler>:

/**
* @brief This function handles USART2 global interrupt.
*/
void USART2_IRQHandler(void)
{
 8010a74:	b580      	push	{r7, lr}
 8010a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8010a78:	4802      	ldr	r0, [pc, #8]	; (8010a84 <USART2_IRQHandler+0x10>)
 8010a7a:	f7f5 fff7 	bl	8006a6c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8010a7e:	bf00      	nop
 8010a80:	bd80      	pop	{r7, pc}
 8010a82:	bf00      	nop
 8010a84:	20019e00 	.word	0x20019e00

08010a88 <EXTI15_10_IRQHandler>:

/**
* @brief This function handles EXTI line[15:10] interrupts.
*/
void EXTI15_10_IRQHandler(void)
{
 8010a88:	b580      	push	{r7, lr}
 8010a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8010a8c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8010a90:	f7f1 fe18 	bl	80026c4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8010a94:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8010a98:	f7f1 fe14 	bl	80026c4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8010a9c:	bf00      	nop
 8010a9e:	bd80      	pop	{r7, pc}

08010aa0 <TIM8_BRK_TIM12_IRQHandler>:

/**
* @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
*/
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8010aa0:	b580      	push	{r7, lr}
 8010aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim12);
 8010aa4:	4802      	ldr	r0, [pc, #8]	; (8010ab0 <TIM8_BRK_TIM12_IRQHandler+0x10>)
 8010aa6:	f7f4 fc74 	bl	8005392 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8010aaa:	bf00      	nop
 8010aac:	bd80      	pop	{r7, pc}
 8010aae:	bf00      	nop
 8010ab0:	20019eac 	.word	0x20019eac

08010ab4 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
* @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
*/
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8010ab4:	b580      	push	{r7, lr}
 8010ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8010ab8:	4802      	ldr	r0, [pc, #8]	; (8010ac4 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8010aba:	f7f4 fc6a 	bl	8005392 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */
  //FENT KI KELL KOMMENTEZI A TIM8 IT HANDLERT MERT ONNAN NEM LEHET FREERTOS FGVEKET HIVNI, VISZONT EZ IS BEHIVJA A CALLBACKET AMI CONFIG ASSERTRE VISZI.
  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8010abe:	bf00      	nop
 8010ac0:	bd80      	pop	{r7, pc}
 8010ac2:	bf00      	nop
 8010ac4:	20019fbc 	.word	0x20019fbc

08010ac8 <DMA1_Stream7_IRQHandler>:

/**
* @brief This function handles DMA1 stream7 global interrupt.
*/
void DMA1_Stream7_IRQHandler(void)
{
 8010ac8:	b580      	push	{r7, lr}
 8010aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8010acc:	4802      	ldr	r0, [pc, #8]	; (8010ad8 <DMA1_Stream7_IRQHandler+0x10>)
 8010ace:	f7f1 f9bb 	bl	8001e48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8010ad2:	bf00      	nop
 8010ad4:	bd80      	pop	{r7, pc}
 8010ad6:	bf00      	nop
 8010ad8:	200199b0 	.word	0x200199b0

08010adc <SPI3_IRQHandler>:

/**
* @brief This function handles SPI3 global interrupt.
*/
void SPI3_IRQHandler(void)
{
 8010adc:	b580      	push	{r7, lr}
 8010ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8010ae0:	4802      	ldr	r0, [pc, #8]	; (8010aec <SPI3_IRQHandler+0x10>)
 8010ae2:	f7f3 ffc5 	bl	8004a70 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8010ae6:	bf00      	nop
 8010ae8:	bd80      	pop	{r7, pc}
 8010aea:	bf00      	nop
 8010aec:	20019954 	.word	0x20019954

08010af0 <UART4_IRQHandler>:

/**
* @brief This function handles UART4 global interrupt.
*/
void UART4_IRQHandler(void)
{
 8010af0:	b580      	push	{r7, lr}
 8010af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8010af4:	4802      	ldr	r0, [pc, #8]	; (8010b00 <UART4_IRQHandler+0x10>)
 8010af6:	f7f5 ffb9 	bl	8006a6c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8010afa:	bf00      	nop
 8010afc:	bd80      	pop	{r7, pc}
 8010afe:	bf00      	nop
 8010b00:	20019d84 	.word	0x20019d84

08010b04 <DMA2_Stream0_IRQHandler>:

/**
* @brief This function handles DMA2 stream0 global interrupt.
*/
void DMA2_Stream0_IRQHandler(void)
{
 8010b04:	b580      	push	{r7, lr}
 8010b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8010b08:	4802      	ldr	r0, [pc, #8]	; (8010b14 <DMA2_Stream0_IRQHandler+0x10>)
 8010b0a:	f7f1 f99d 	bl	8001e48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8010b0e:	bf00      	nop
 8010b10:	bd80      	pop	{r7, pc}
 8010b12:	bf00      	nop
 8010b14:	20019bbc 	.word	0x20019bbc

08010b18 <DMA2_Stream1_IRQHandler>:

/**
* @brief This function handles DMA2 stream1 global interrupt.
*/
void DMA2_Stream1_IRQHandler(void)
{
 8010b18:	b580      	push	{r7, lr}
 8010b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8010b1c:	4802      	ldr	r0, [pc, #8]	; (8010b28 <DMA2_Stream1_IRQHandler+0x10>)
 8010b1e:	f7f1 f993 	bl	8001e48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8010b22:	bf00      	nop
 8010b24:	bd80      	pop	{r7, pc}
 8010b26:	bf00      	nop
 8010b28:	200198ac 	.word	0x200198ac

08010b2c <DMA2_Stream2_IRQHandler>:

/**
* @brief This function handles DMA2 stream2 global interrupt.
*/
void DMA2_Stream2_IRQHandler(void)
{
 8010b2c:	b580      	push	{r7, lr}
 8010b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8010b30:	4802      	ldr	r0, [pc, #8]	; (8010b3c <DMA2_Stream2_IRQHandler+0x10>)
 8010b32:	f7f1 f989 	bl	8001e48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8010b36:	bf00      	nop
 8010b38:	bd80      	pop	{r7, pc}
 8010b3a:	bf00      	nop
 8010b3c:	20019e4c 	.word	0x20019e4c

08010b40 <DMA2_Stream3_IRQHandler>:

/**
* @brief This function handles DMA2 stream3 global interrupt.
*/
void DMA2_Stream3_IRQHandler(void)
{
 8010b40:	b580      	push	{r7, lr}
 8010b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8010b44:	4802      	ldr	r0, [pc, #8]	; (8010b50 <DMA2_Stream3_IRQHandler+0x10>)
 8010b46:	f7f1 f97f 	bl	8001e48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8010b4a:	bf00      	nop
 8010b4c:	bd80      	pop	{r7, pc}
 8010b4e:	bf00      	nop
 8010b50:	20019640 	.word	0x20019640

08010b54 <DMA2_Stream5_IRQHandler>:

/**
* @brief This function handles DMA2 stream5 global interrupt.
*/
void DMA2_Stream5_IRQHandler(void)
{
 8010b54:	b580      	push	{r7, lr}
 8010b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8010b58:	4802      	ldr	r0, [pc, #8]	; (8010b64 <DMA2_Stream5_IRQHandler+0x10>)
 8010b5a:	f7f1 f975 	bl	8001e48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 8010b5e:	bf00      	nop
 8010b60:	bd80      	pop	{r7, pc}
 8010b62:	bf00      	nop
 8010b64:	20019b08 	.word	0x20019b08

08010b68 <DMA2_Stream7_IRQHandler>:

/**
* @brief This function handles DMA2 stream7 global interrupt.
*/
void DMA2_Stream7_IRQHandler(void)
{
 8010b68:	b580      	push	{r7, lr}
 8010b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8010b6c:	4802      	ldr	r0, [pc, #8]	; (8010b78 <DMA2_Stream7_IRQHandler+0x10>)
 8010b6e:	f7f1 f96b 	bl	8001e48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8010b72:	bf00      	nop
 8010b74:	bd80      	pop	{r7, pc}
 8010b76:	bf00      	nop
 8010b78:	20019a14 	.word	0x20019a14

08010b7c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8010b7c:	b480      	push	{r7}
 8010b7e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8010b80:	4a16      	ldr	r2, [pc, #88]	; (8010bdc <SystemInit+0x60>)
 8010b82:	4b16      	ldr	r3, [pc, #88]	; (8010bdc <SystemInit+0x60>)
 8010b84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010b88:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8010b8c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8010b90:	4a13      	ldr	r2, [pc, #76]	; (8010be0 <SystemInit+0x64>)
 8010b92:	4b13      	ldr	r3, [pc, #76]	; (8010be0 <SystemInit+0x64>)
 8010b94:	681b      	ldr	r3, [r3, #0]
 8010b96:	f043 0301 	orr.w	r3, r3, #1
 8010b9a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8010b9c:	4b10      	ldr	r3, [pc, #64]	; (8010be0 <SystemInit+0x64>)
 8010b9e:	2200      	movs	r2, #0
 8010ba0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8010ba2:	4a0f      	ldr	r2, [pc, #60]	; (8010be0 <SystemInit+0x64>)
 8010ba4:	4b0e      	ldr	r3, [pc, #56]	; (8010be0 <SystemInit+0x64>)
 8010ba6:	681b      	ldr	r3, [r3, #0]
 8010ba8:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8010bac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8010bb0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8010bb2:	4b0b      	ldr	r3, [pc, #44]	; (8010be0 <SystemInit+0x64>)
 8010bb4:	4a0b      	ldr	r2, [pc, #44]	; (8010be4 <SystemInit+0x68>)
 8010bb6:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8010bb8:	4a09      	ldr	r2, [pc, #36]	; (8010be0 <SystemInit+0x64>)
 8010bba:	4b09      	ldr	r3, [pc, #36]	; (8010be0 <SystemInit+0x64>)
 8010bbc:	681b      	ldr	r3, [r3, #0]
 8010bbe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8010bc2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8010bc4:	4b06      	ldr	r3, [pc, #24]	; (8010be0 <SystemInit+0x64>)
 8010bc6:	2200      	movs	r2, #0
 8010bc8:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8010bca:	4b04      	ldr	r3, [pc, #16]	; (8010bdc <SystemInit+0x60>)
 8010bcc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8010bd0:	609a      	str	r2, [r3, #8]
#endif
}
 8010bd2:	bf00      	nop
 8010bd4:	46bd      	mov	sp, r7
 8010bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bda:	4770      	bx	lr
 8010bdc:	e000ed00 	.word	0xe000ed00
 8010be0:	40023800 	.word	0x40023800
 8010be4:	24003010 	.word	0x24003010

08010be8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8010be8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8010c20 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8010bec:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8010bee:	e003      	b.n	8010bf8 <LoopCopyDataInit>

08010bf0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8010bf0:	4b0c      	ldr	r3, [pc, #48]	; (8010c24 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8010bf2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8010bf4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8010bf6:	3104      	adds	r1, #4

08010bf8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8010bf8:	480b      	ldr	r0, [pc, #44]	; (8010c28 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8010bfa:	4b0c      	ldr	r3, [pc, #48]	; (8010c2c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8010bfc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8010bfe:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8010c00:	d3f6      	bcc.n	8010bf0 <CopyDataInit>
  ldr  r2, =_sbss
 8010c02:	4a0b      	ldr	r2, [pc, #44]	; (8010c30 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8010c04:	e002      	b.n	8010c0c <LoopFillZerobss>

08010c06 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8010c06:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8010c08:	f842 3b04 	str.w	r3, [r2], #4

08010c0c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8010c0c:	4b09      	ldr	r3, [pc, #36]	; (8010c34 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8010c0e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8010c10:	d3f9      	bcc.n	8010c06 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8010c12:	f7ff ffb3 	bl	8010b7c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8010c16:	f000 f811 	bl	8010c3c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8010c1a:	f7fc fc03 	bl	800d424 <main>
  bx  lr    
 8010c1e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8010c20:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8010c24:	08011590 	.word	0x08011590
  ldr  r0, =_sdata
 8010c28:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8010c2c:	200000a4 	.word	0x200000a4
  ldr  r2, =_sbss
 8010c30:	200000a8 	.word	0x200000a8
  ldr  r3, = _ebss
 8010c34:	20019ff8 	.word	0x20019ff8

08010c38 <BusFault_Handler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8010c38:	e7fe      	b.n	8010c38 <BusFault_Handler>
	...

08010c3c <__libc_init_array>:
 8010c3c:	b570      	push	{r4, r5, r6, lr}
 8010c3e:	4e0d      	ldr	r6, [pc, #52]	; (8010c74 <__libc_init_array+0x38>)
 8010c40:	4c0d      	ldr	r4, [pc, #52]	; (8010c78 <__libc_init_array+0x3c>)
 8010c42:	1ba4      	subs	r4, r4, r6
 8010c44:	10a4      	asrs	r4, r4, #2
 8010c46:	2500      	movs	r5, #0
 8010c48:	42a5      	cmp	r5, r4
 8010c4a:	d109      	bne.n	8010c60 <__libc_init_array+0x24>
 8010c4c:	4e0b      	ldr	r6, [pc, #44]	; (8010c7c <__libc_init_array+0x40>)
 8010c4e:	4c0c      	ldr	r4, [pc, #48]	; (8010c80 <__libc_init_array+0x44>)
 8010c50:	f000 fa34 	bl	80110bc <_init>
 8010c54:	1ba4      	subs	r4, r4, r6
 8010c56:	10a4      	asrs	r4, r4, #2
 8010c58:	2500      	movs	r5, #0
 8010c5a:	42a5      	cmp	r5, r4
 8010c5c:	d105      	bne.n	8010c6a <__libc_init_array+0x2e>
 8010c5e:	bd70      	pop	{r4, r5, r6, pc}
 8010c60:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8010c64:	4798      	blx	r3
 8010c66:	3501      	adds	r5, #1
 8010c68:	e7ee      	b.n	8010c48 <__libc_init_array+0xc>
 8010c6a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8010c6e:	4798      	blx	r3
 8010c70:	3501      	adds	r5, #1
 8010c72:	e7f2      	b.n	8010c5a <__libc_init_array+0x1e>
 8010c74:	08011588 	.word	0x08011588
 8010c78:	08011588 	.word	0x08011588
 8010c7c:	08011588 	.word	0x08011588
 8010c80:	0801158c 	.word	0x0801158c

08010c84 <memcpy>:
 8010c84:	b510      	push	{r4, lr}
 8010c86:	1e43      	subs	r3, r0, #1
 8010c88:	440a      	add	r2, r1
 8010c8a:	4291      	cmp	r1, r2
 8010c8c:	d100      	bne.n	8010c90 <memcpy+0xc>
 8010c8e:	bd10      	pop	{r4, pc}
 8010c90:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010c94:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010c98:	e7f7      	b.n	8010c8a <memcpy+0x6>

08010c9a <strncmp>:
 8010c9a:	b510      	push	{r4, lr}
 8010c9c:	b16a      	cbz	r2, 8010cba <strncmp+0x20>
 8010c9e:	3901      	subs	r1, #1
 8010ca0:	1884      	adds	r4, r0, r2
 8010ca2:	f810 3b01 	ldrb.w	r3, [r0], #1
 8010ca6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8010caa:	4293      	cmp	r3, r2
 8010cac:	d103      	bne.n	8010cb6 <strncmp+0x1c>
 8010cae:	42a0      	cmp	r0, r4
 8010cb0:	d001      	beq.n	8010cb6 <strncmp+0x1c>
 8010cb2:	2b00      	cmp	r3, #0
 8010cb4:	d1f5      	bne.n	8010ca2 <strncmp+0x8>
 8010cb6:	1a98      	subs	r0, r3, r2
 8010cb8:	bd10      	pop	{r4, pc}
 8010cba:	4610      	mov	r0, r2
 8010cbc:	bd10      	pop	{r4, pc}
	...

08010cc0 <exp>:
 8010cc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010cc2:	ed2d 8b02 	vpush	{d8}
 8010cc6:	4e38      	ldr	r6, [pc, #224]	; (8010da8 <exp+0xe8>)
 8010cc8:	b08b      	sub	sp, #44	; 0x2c
 8010cca:	ec55 4b10 	vmov	r4, r5, d0
 8010cce:	f000 f873 	bl	8010db8 <__ieee754_exp>
 8010cd2:	f996 3000 	ldrsb.w	r3, [r6]
 8010cd6:	eeb0 8a40 	vmov.f32	s16, s0
 8010cda:	eef0 8a60 	vmov.f32	s17, s1
 8010cde:	3301      	adds	r3, #1
 8010ce0:	d02c      	beq.n	8010d3c <exp+0x7c>
 8010ce2:	ec45 4b10 	vmov	d0, r4, r5
 8010ce6:	f000 f9d9 	bl	801109c <finite>
 8010cea:	b338      	cbz	r0, 8010d3c <exp+0x7c>
 8010cec:	a32a      	add	r3, pc, #168	; (adr r3, 8010d98 <exp+0xd8>)
 8010cee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010cf2:	4620      	mov	r0, r4
 8010cf4:	4629      	mov	r1, r5
 8010cf6:	f7ef fed3 	bl	8000aa0 <__aeabi_dcmpgt>
 8010cfa:	4607      	mov	r7, r0
 8010cfc:	2800      	cmp	r0, #0
 8010cfe:	d030      	beq.n	8010d62 <exp+0xa2>
 8010d00:	2303      	movs	r3, #3
 8010d02:	9300      	str	r3, [sp, #0]
 8010d04:	4b29      	ldr	r3, [pc, #164]	; (8010dac <exp+0xec>)
 8010d06:	9301      	str	r3, [sp, #4]
 8010d08:	2300      	movs	r3, #0
 8010d0a:	9308      	str	r3, [sp, #32]
 8010d0c:	f996 3000 	ldrsb.w	r3, [r6]
 8010d10:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8010d14:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8010d18:	b9c3      	cbnz	r3, 8010d4c <exp+0x8c>
 8010d1a:	4b25      	ldr	r3, [pc, #148]	; (8010db0 <exp+0xf0>)
 8010d1c:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8010d20:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8010d24:	4668      	mov	r0, sp
 8010d26:	f000 f9c1 	bl	80110ac <matherr>
 8010d2a:	b1a8      	cbz	r0, 8010d58 <exp+0x98>
 8010d2c:	9b08      	ldr	r3, [sp, #32]
 8010d2e:	b11b      	cbz	r3, 8010d38 <exp+0x78>
 8010d30:	f000 f9be 	bl	80110b0 <__errno>
 8010d34:	9b08      	ldr	r3, [sp, #32]
 8010d36:	6003      	str	r3, [r0, #0]
 8010d38:	ed9d 8b06 	vldr	d8, [sp, #24]
 8010d3c:	eeb0 0a48 	vmov.f32	s0, s16
 8010d40:	eef0 0a68 	vmov.f32	s1, s17
 8010d44:	b00b      	add	sp, #44	; 0x2c
 8010d46:	ecbd 8b02 	vpop	{d8}
 8010d4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010d4c:	4919      	ldr	r1, [pc, #100]	; (8010db4 <exp+0xf4>)
 8010d4e:	2000      	movs	r0, #0
 8010d50:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8010d54:	2b02      	cmp	r3, #2
 8010d56:	d1e5      	bne.n	8010d24 <exp+0x64>
 8010d58:	f000 f9aa 	bl	80110b0 <__errno>
 8010d5c:	2322      	movs	r3, #34	; 0x22
 8010d5e:	6003      	str	r3, [r0, #0]
 8010d60:	e7e4      	b.n	8010d2c <exp+0x6c>
 8010d62:	a30f      	add	r3, pc, #60	; (adr r3, 8010da0 <exp+0xe0>)
 8010d64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d68:	4620      	mov	r0, r4
 8010d6a:	4629      	mov	r1, r5
 8010d6c:	f7ef fe7a 	bl	8000a64 <__aeabi_dcmplt>
 8010d70:	2800      	cmp	r0, #0
 8010d72:	d0e3      	beq.n	8010d3c <exp+0x7c>
 8010d74:	2304      	movs	r3, #4
 8010d76:	9300      	str	r3, [sp, #0]
 8010d78:	4b0c      	ldr	r3, [pc, #48]	; (8010dac <exp+0xec>)
 8010d7a:	9301      	str	r3, [sp, #4]
 8010d7c:	2200      	movs	r2, #0
 8010d7e:	2300      	movs	r3, #0
 8010d80:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8010d84:	9708      	str	r7, [sp, #32]
 8010d86:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8010d8a:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8010d8e:	f996 3000 	ldrsb.w	r3, [r6]
 8010d92:	e7df      	b.n	8010d54 <exp+0x94>
 8010d94:	f3af 8000 	nop.w
 8010d98:	fefa39ef 	.word	0xfefa39ef
 8010d9c:	40862e42 	.word	0x40862e42
 8010da0:	d52d3051 	.word	0xd52d3051
 8010da4:	c0874910 	.word	0xc0874910
 8010da8:	2000003c 	.word	0x2000003c
 8010dac:	08011548 	.word	0x08011548
 8010db0:	47efffff 	.word	0x47efffff
 8010db4:	7ff00000 	.word	0x7ff00000

08010db8 <__ieee754_exp>:
 8010db8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010dbc:	ec55 4b10 	vmov	r4, r5, d0
 8010dc0:	4aad      	ldr	r2, [pc, #692]	; (8011078 <__ieee754_exp+0x2c0>)
 8010dc2:	f025 4700 	bic.w	r7, r5, #2147483648	; 0x80000000
 8010dc6:	4297      	cmp	r7, r2
 8010dc8:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 8010dcc:	f240 80af 	bls.w	8010f2e <__ieee754_exp+0x176>
 8010dd0:	4aaa      	ldr	r2, [pc, #680]	; (801107c <__ieee754_exp+0x2c4>)
 8010dd2:	4297      	cmp	r7, r2
 8010dd4:	d915      	bls.n	8010e02 <__ieee754_exp+0x4a>
 8010dd6:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8010dda:	4323      	orrs	r3, r4
 8010ddc:	d009      	beq.n	8010df2 <__ieee754_exp+0x3a>
 8010dde:	ee10 2a10 	vmov	r2, s0
 8010de2:	462b      	mov	r3, r5
 8010de4:	4620      	mov	r0, r4
 8010de6:	4629      	mov	r1, r5
 8010de8:	f7ef fa18 	bl	800021c <__adddf3>
 8010dec:	4604      	mov	r4, r0
 8010dee:	460d      	mov	r5, r1
 8010df0:	e002      	b.n	8010df8 <__ieee754_exp+0x40>
 8010df2:	b10e      	cbz	r6, 8010df8 <__ieee754_exp+0x40>
 8010df4:	2400      	movs	r4, #0
 8010df6:	2500      	movs	r5, #0
 8010df8:	ec45 4b10 	vmov	d0, r4, r5
 8010dfc:	b003      	add	sp, #12
 8010dfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010e02:	a387      	add	r3, pc, #540	; (adr r3, 8011020 <__ieee754_exp+0x268>)
 8010e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e08:	ee10 0a10 	vmov	r0, s0
 8010e0c:	4629      	mov	r1, r5
 8010e0e:	f7ef fe47 	bl	8000aa0 <__aeabi_dcmpgt>
 8010e12:	b138      	cbz	r0, 8010e24 <__ieee754_exp+0x6c>
 8010e14:	a384      	add	r3, pc, #528	; (adr r3, 8011028 <__ieee754_exp+0x270>)
 8010e16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e1a:	4610      	mov	r0, r2
 8010e1c:	4619      	mov	r1, r3
 8010e1e:	f7ef fbaf 	bl	8000580 <__aeabi_dmul>
 8010e22:	e7e3      	b.n	8010dec <__ieee754_exp+0x34>
 8010e24:	a382      	add	r3, pc, #520	; (adr r3, 8011030 <__ieee754_exp+0x278>)
 8010e26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e2a:	4620      	mov	r0, r4
 8010e2c:	4629      	mov	r1, r5
 8010e2e:	f7ef fe19 	bl	8000a64 <__aeabi_dcmplt>
 8010e32:	2800      	cmp	r0, #0
 8010e34:	d1de      	bne.n	8010df4 <__ieee754_exp+0x3c>
 8010e36:	4b92      	ldr	r3, [pc, #584]	; (8011080 <__ieee754_exp+0x2c8>)
 8010e38:	429f      	cmp	r7, r3
 8010e3a:	ea4f 07c6 	mov.w	r7, r6, lsl #3
 8010e3e:	f200 808e 	bhi.w	8010f5e <__ieee754_exp+0x1a6>
 8010e42:	4b90      	ldr	r3, [pc, #576]	; (8011084 <__ieee754_exp+0x2cc>)
 8010e44:	443b      	add	r3, r7
 8010e46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e4a:	4620      	mov	r0, r4
 8010e4c:	4629      	mov	r1, r5
 8010e4e:	f7ef f9e3 	bl	8000218 <__aeabi_dsub>
 8010e52:	4b8d      	ldr	r3, [pc, #564]	; (8011088 <__ieee754_exp+0x2d0>)
 8010e54:	441f      	add	r7, r3
 8010e56:	ed97 7b00 	vldr	d7, [r7]
 8010e5a:	ed8d 7b00 	vstr	d7, [sp]
 8010e5e:	4682      	mov	sl, r0
 8010e60:	f1c6 0001 	rsb	r0, r6, #1
 8010e64:	468b      	mov	fp, r1
 8010e66:	1b86      	subs	r6, r0, r6
 8010e68:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010e6c:	4650      	mov	r0, sl
 8010e6e:	4659      	mov	r1, fp
 8010e70:	f7ef f9d2 	bl	8000218 <__aeabi_dsub>
 8010e74:	4604      	mov	r4, r0
 8010e76:	460d      	mov	r5, r1
 8010e78:	4622      	mov	r2, r4
 8010e7a:	462b      	mov	r3, r5
 8010e7c:	4620      	mov	r0, r4
 8010e7e:	4629      	mov	r1, r5
 8010e80:	f7ef fb7e 	bl	8000580 <__aeabi_dmul>
 8010e84:	a36c      	add	r3, pc, #432	; (adr r3, 8011038 <__ieee754_exp+0x280>)
 8010e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e8a:	4680      	mov	r8, r0
 8010e8c:	4689      	mov	r9, r1
 8010e8e:	f7ef fb77 	bl	8000580 <__aeabi_dmul>
 8010e92:	a36b      	add	r3, pc, #428	; (adr r3, 8011040 <__ieee754_exp+0x288>)
 8010e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e98:	f7ef f9be 	bl	8000218 <__aeabi_dsub>
 8010e9c:	4642      	mov	r2, r8
 8010e9e:	464b      	mov	r3, r9
 8010ea0:	f7ef fb6e 	bl	8000580 <__aeabi_dmul>
 8010ea4:	a368      	add	r3, pc, #416	; (adr r3, 8011048 <__ieee754_exp+0x290>)
 8010ea6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010eaa:	f7ef f9b7 	bl	800021c <__adddf3>
 8010eae:	4642      	mov	r2, r8
 8010eb0:	464b      	mov	r3, r9
 8010eb2:	f7ef fb65 	bl	8000580 <__aeabi_dmul>
 8010eb6:	a366      	add	r3, pc, #408	; (adr r3, 8011050 <__ieee754_exp+0x298>)
 8010eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ebc:	f7ef f9ac 	bl	8000218 <__aeabi_dsub>
 8010ec0:	4642      	mov	r2, r8
 8010ec2:	464b      	mov	r3, r9
 8010ec4:	f7ef fb5c 	bl	8000580 <__aeabi_dmul>
 8010ec8:	a363      	add	r3, pc, #396	; (adr r3, 8011058 <__ieee754_exp+0x2a0>)
 8010eca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ece:	f7ef f9a5 	bl	800021c <__adddf3>
 8010ed2:	4642      	mov	r2, r8
 8010ed4:	464b      	mov	r3, r9
 8010ed6:	f7ef fb53 	bl	8000580 <__aeabi_dmul>
 8010eda:	4602      	mov	r2, r0
 8010edc:	460b      	mov	r3, r1
 8010ede:	4620      	mov	r0, r4
 8010ee0:	4629      	mov	r1, r5
 8010ee2:	f7ef f999 	bl	8000218 <__aeabi_dsub>
 8010ee6:	4680      	mov	r8, r0
 8010ee8:	4689      	mov	r9, r1
 8010eea:	4602      	mov	r2, r0
 8010eec:	460b      	mov	r3, r1
 8010eee:	4620      	mov	r0, r4
 8010ef0:	4629      	mov	r1, r5
 8010ef2:	2e00      	cmp	r6, #0
 8010ef4:	d162      	bne.n	8010fbc <__ieee754_exp+0x204>
 8010ef6:	f7ef fb43 	bl	8000580 <__aeabi_dmul>
 8010efa:	2200      	movs	r2, #0
 8010efc:	4606      	mov	r6, r0
 8010efe:	460f      	mov	r7, r1
 8010f00:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8010f04:	4640      	mov	r0, r8
 8010f06:	4649      	mov	r1, r9
 8010f08:	f7ef f986 	bl	8000218 <__aeabi_dsub>
 8010f0c:	4602      	mov	r2, r0
 8010f0e:	460b      	mov	r3, r1
 8010f10:	4630      	mov	r0, r6
 8010f12:	4639      	mov	r1, r7
 8010f14:	f7ef fc5e 	bl	80007d4 <__aeabi_ddiv>
 8010f18:	4622      	mov	r2, r4
 8010f1a:	462b      	mov	r3, r5
 8010f1c:	f7ef f97c 	bl	8000218 <__aeabi_dsub>
 8010f20:	4602      	mov	r2, r0
 8010f22:	460b      	mov	r3, r1
 8010f24:	2000      	movs	r0, #0
 8010f26:	4959      	ldr	r1, [pc, #356]	; (801108c <__ieee754_exp+0x2d4>)
 8010f28:	f7ef f976 	bl	8000218 <__aeabi_dsub>
 8010f2c:	e75e      	b.n	8010dec <__ieee754_exp+0x34>
 8010f2e:	4b58      	ldr	r3, [pc, #352]	; (8011090 <__ieee754_exp+0x2d8>)
 8010f30:	429f      	cmp	r7, r3
 8010f32:	d880      	bhi.n	8010e36 <__ieee754_exp+0x7e>
 8010f34:	4b57      	ldr	r3, [pc, #348]	; (8011094 <__ieee754_exp+0x2dc>)
 8010f36:	429f      	cmp	r7, r3
 8010f38:	d83c      	bhi.n	8010fb4 <__ieee754_exp+0x1fc>
 8010f3a:	a33b      	add	r3, pc, #236	; (adr r3, 8011028 <__ieee754_exp+0x270>)
 8010f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f40:	ee10 0a10 	vmov	r0, s0
 8010f44:	4629      	mov	r1, r5
 8010f46:	f7ef f969 	bl	800021c <__adddf3>
 8010f4a:	2200      	movs	r2, #0
 8010f4c:	4b4f      	ldr	r3, [pc, #316]	; (801108c <__ieee754_exp+0x2d4>)
 8010f4e:	f7ef fda7 	bl	8000aa0 <__aeabi_dcmpgt>
 8010f52:	b388      	cbz	r0, 8010fb8 <__ieee754_exp+0x200>
 8010f54:	2200      	movs	r2, #0
 8010f56:	4b4d      	ldr	r3, [pc, #308]	; (801108c <__ieee754_exp+0x2d4>)
 8010f58:	4620      	mov	r0, r4
 8010f5a:	4629      	mov	r1, r5
 8010f5c:	e744      	b.n	8010de8 <__ieee754_exp+0x30>
 8010f5e:	4e4e      	ldr	r6, [pc, #312]	; (8011098 <__ieee754_exp+0x2e0>)
 8010f60:	a33f      	add	r3, pc, #252	; (adr r3, 8011060 <__ieee754_exp+0x2a8>)
 8010f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f66:	443e      	add	r6, r7
 8010f68:	4620      	mov	r0, r4
 8010f6a:	4629      	mov	r1, r5
 8010f6c:	f7ef fb08 	bl	8000580 <__aeabi_dmul>
 8010f70:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010f74:	f7ef f952 	bl	800021c <__adddf3>
 8010f78:	f7ef fd9c 	bl	8000ab4 <__aeabi_d2iz>
 8010f7c:	4606      	mov	r6, r0
 8010f7e:	f7ef fa99 	bl	80004b4 <__aeabi_i2d>
 8010f82:	a339      	add	r3, pc, #228	; (adr r3, 8011068 <__ieee754_exp+0x2b0>)
 8010f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f88:	4680      	mov	r8, r0
 8010f8a:	4689      	mov	r9, r1
 8010f8c:	f7ef faf8 	bl	8000580 <__aeabi_dmul>
 8010f90:	4602      	mov	r2, r0
 8010f92:	460b      	mov	r3, r1
 8010f94:	4620      	mov	r0, r4
 8010f96:	4629      	mov	r1, r5
 8010f98:	f7ef f93e 	bl	8000218 <__aeabi_dsub>
 8010f9c:	a334      	add	r3, pc, #208	; (adr r3, 8011070 <__ieee754_exp+0x2b8>)
 8010f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010fa2:	4682      	mov	sl, r0
 8010fa4:	468b      	mov	fp, r1
 8010fa6:	4640      	mov	r0, r8
 8010fa8:	4649      	mov	r1, r9
 8010faa:	f7ef fae9 	bl	8000580 <__aeabi_dmul>
 8010fae:	e9cd 0100 	strd	r0, r1, [sp]
 8010fb2:	e759      	b.n	8010e68 <__ieee754_exp+0xb0>
 8010fb4:	2600      	movs	r6, #0
 8010fb6:	e75f      	b.n	8010e78 <__ieee754_exp+0xc0>
 8010fb8:	4606      	mov	r6, r0
 8010fba:	e75d      	b.n	8010e78 <__ieee754_exp+0xc0>
 8010fbc:	f7ef fae0 	bl	8000580 <__aeabi_dmul>
 8010fc0:	4642      	mov	r2, r8
 8010fc2:	4604      	mov	r4, r0
 8010fc4:	460d      	mov	r5, r1
 8010fc6:	464b      	mov	r3, r9
 8010fc8:	2000      	movs	r0, #0
 8010fca:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8010fce:	f7ef f923 	bl	8000218 <__aeabi_dsub>
 8010fd2:	4602      	mov	r2, r0
 8010fd4:	460b      	mov	r3, r1
 8010fd6:	4620      	mov	r0, r4
 8010fd8:	4629      	mov	r1, r5
 8010fda:	f7ef fbfb 	bl	80007d4 <__aeabi_ddiv>
 8010fde:	4602      	mov	r2, r0
 8010fe0:	460b      	mov	r3, r1
 8010fe2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010fe6:	f7ef f917 	bl	8000218 <__aeabi_dsub>
 8010fea:	4652      	mov	r2, sl
 8010fec:	465b      	mov	r3, fp
 8010fee:	f7ef f913 	bl	8000218 <__aeabi_dsub>
 8010ff2:	460b      	mov	r3, r1
 8010ff4:	4602      	mov	r2, r0
 8010ff6:	4925      	ldr	r1, [pc, #148]	; (801108c <__ieee754_exp+0x2d4>)
 8010ff8:	2000      	movs	r0, #0
 8010ffa:	f7ef f90d 	bl	8000218 <__aeabi_dsub>
 8010ffe:	f46f 737f 	mvn.w	r3, #1020	; 0x3fc
 8011002:	429e      	cmp	r6, r3
 8011004:	db02      	blt.n	801100c <__ieee754_exp+0x254>
 8011006:	eb01 5106 	add.w	r1, r1, r6, lsl #20
 801100a:	e6ef      	b.n	8010dec <__ieee754_exp+0x34>
 801100c:	f506 767a 	add.w	r6, r6, #1000	; 0x3e8
 8011010:	eb01 5106 	add.w	r1, r1, r6, lsl #20
 8011014:	2200      	movs	r2, #0
 8011016:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 801101a:	e700      	b.n	8010e1e <__ieee754_exp+0x66>
 801101c:	f3af 8000 	nop.w
 8011020:	fefa39ef 	.word	0xfefa39ef
 8011024:	40862e42 	.word	0x40862e42
 8011028:	8800759c 	.word	0x8800759c
 801102c:	7e37e43c 	.word	0x7e37e43c
 8011030:	d52d3051 	.word	0xd52d3051
 8011034:	c0874910 	.word	0xc0874910
 8011038:	72bea4d0 	.word	0x72bea4d0
 801103c:	3e663769 	.word	0x3e663769
 8011040:	c5d26bf1 	.word	0xc5d26bf1
 8011044:	3ebbbd41 	.word	0x3ebbbd41
 8011048:	af25de2c 	.word	0xaf25de2c
 801104c:	3f11566a 	.word	0x3f11566a
 8011050:	16bebd93 	.word	0x16bebd93
 8011054:	3f66c16c 	.word	0x3f66c16c
 8011058:	5555553e 	.word	0x5555553e
 801105c:	3fc55555 	.word	0x3fc55555
 8011060:	652b82fe 	.word	0x652b82fe
 8011064:	3ff71547 	.word	0x3ff71547
 8011068:	fee00000 	.word	0xfee00000
 801106c:	3fe62e42 	.word	0x3fe62e42
 8011070:	35793c76 	.word	0x35793c76
 8011074:	3dea39ef 	.word	0x3dea39ef
 8011078:	40862e41 	.word	0x40862e41
 801107c:	7fefffff 	.word	0x7fefffff
 8011080:	3ff0a2b1 	.word	0x3ff0a2b1
 8011084:	08011560 	.word	0x08011560
 8011088:	08011570 	.word	0x08011570
 801108c:	3ff00000 	.word	0x3ff00000
 8011090:	3fd62e42 	.word	0x3fd62e42
 8011094:	3e2fffff 	.word	0x3e2fffff
 8011098:	08011550 	.word	0x08011550

0801109c <finite>:
 801109c:	ee10 3a90 	vmov	r3, s1
 80110a0:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 80110a4:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80110a8:	0fc0      	lsrs	r0, r0, #31
 80110aa:	4770      	bx	lr

080110ac <matherr>:
 80110ac:	2000      	movs	r0, #0
 80110ae:	4770      	bx	lr

080110b0 <__errno>:
 80110b0:	4b01      	ldr	r3, [pc, #4]	; (80110b8 <__errno+0x8>)
 80110b2:	6818      	ldr	r0, [r3, #0]
 80110b4:	4770      	bx	lr
 80110b6:	bf00      	nop
 80110b8:	20000040 	.word	0x20000040

080110bc <_init>:
 80110bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80110be:	bf00      	nop
 80110c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80110c2:	bc08      	pop	{r3}
 80110c4:	469e      	mov	lr, r3
 80110c6:	4770      	bx	lr

080110c8 <_fini>:
 80110c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80110ca:	bf00      	nop
 80110cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80110ce:	bc08      	pop	{r3}
 80110d0:	469e      	mov	lr, r3
 80110d2:	4770      	bx	lr
