// Seed: 754015623
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output uwire id_4;
  input wire id_3;
  assign module_1.id_2 = 0;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_2 - id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd82
);
  logic [7:0] id_1;
  ;
  logic _id_2 = "";
  wire  id_3;
  assign id_1[-1'h0] = id_2 & id_3 ? -1 : (id_3);
  logic [7:0][1 'b0 : (  1  )] id_4;
  id_5 :
  assert property (@(posedge -1) 1)
  else $unsigned(15);
  ;
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_3,
      id_5,
      id_6
  );
  assign id_4[id_2] = -1;
endmodule
