{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711117506155 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711117506155 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 11:25:05 2024 " "Processing started: Fri Mar 22 11:25:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711117506155 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711117506155 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ff_D -c ff_D " "Command: quartus_map --read_settings_files=on --write_settings_files=off ff_D -c ff_D" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711117506155 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711117506368 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711117506368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_D.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ff_D.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ff_D-ifsc_v5 " "Found design unit 1: ff_D-ifsc_v5" {  } { { "ff_D.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/AULA 8/ff_D.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711117514460 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cfg_ifsc " "Found design unit 2: cfg_ifsc" {  } { { "ff_D.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/AULA 8/ff_D.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711117514460 ""} { "Info" "ISGN_ENTITY_NAME" "1 ff_D " "Found entity 1: ff_D" {  } { { "ff_D.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/AULA 8/ff_D.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711117514460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711117514460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/roberto.se/ELD2_PROJ/AULA 9/conta_0_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/roberto.se/ELD2_PROJ/AULA 9/conta_0_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conta_0_N-ifsc_v1 " "Found design unit 1: conta_0_N-ifsc_v1" {  } { { "../AULA 9/conta_0_N.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/AULA 9/conta_0_N.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711117514461 ""} { "Info" "ISGN_ENTITY_NAME" "1 conta_0_N " "Found entity 1: conta_0_N" {  } { { "../AULA 9/conta_0_N.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/AULA 9/conta_0_N.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711117514461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711117514461 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "count std_logic_vector conta_0_N.vhd(26) " "VHDL error at conta_0_N.vhd(26): type of identifier \"count\" does not agree with its usage as \"std_logic_vector\" type" {  } { { "../AULA 9/conta_0_N.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/AULA 9/conta_0_N.vhd" 26 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Analysis & Synthesis" 0 -1 1711117514462 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "410 " "Peak virtual memory: 410 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711117514554 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 22 11:25:14 2024 " "Processing ended: Fri Mar 22 11:25:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711117514554 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711117514554 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711117514554 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711117514554 ""}
