#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Mar  7 18:36:26 2018
# Process ID: 5692
# Current directory: C:/Drive/S6/SR/RomanMichal/lab2/p_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10708 C:\Drive\S6\SR\RomanMichal\lab2\p_1\p_1.xpr
# Log file: C:/Drive/S6/SR/RomanMichal/lab2/p_1/vivado.log
# Journal file: C:/Drive/S6/SR/RomanMichal/lab2/p_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Drive/S6/SR/RomanMichal/lab2/p_1/p_1.xpr
launch_simulation
source test.tcl
run 1 us
close_sim
launch_simulation
source test.tcl
run 300 ns
run 300 ns
run 300 ns
close_sim
launch_simulation
source test.tcl
run 300 ns
close_sim
close_project
open_project C:/Drive/S6/SR/RomanMichal/lab2/p_1/p_1.xpr
launch_simulation
source test.tcl
run 300 ns
close_sim
launch_simulation
source test.tcl
run 300 ns
close_sim
launch_simulation
source test.tcl
run 300 ns
close_sim
launch_simulation
source test.tcl
run 300 ns
close_sim
launch_simulation
source test.tcl
run 300 ns
run 300 ns
run 300 ns
relaunch_sim
set_property loop_count 300 [current_fileset]
relaunch_sim
close_sim
launch_simulation
source test.tcl
close_sim
close_project
create_project p_3 C:/Drive/S6/SR/RomanMichal/lab2/p_3 -part xc7z010clg400-1
set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
file mkdir C:/Drive/S6/SR/RomanMichal/lab2/p_3/p_3.srcs/sources_1/new
close [ open C:/Drive/S6/SR/RomanMichal/lab2/p_3/p_3.srcs/sources_1/new/gate.v w ]
add_files C:/Drive/S6/SR/RomanMichal/lab2/p_3/p_3.srcs/sources_1/new/gate.v
update_compile_order -fileset sources_1
launch_simulation
close [ open C:/Drive/S6/SR/RomanMichal/lab2/p_3/p_3.srcs/sources_1/new/and_gate.v w ]
add_files C:/Drive/S6/SR/RomanMichal/lab2/p_3/p_3.srcs/sources_1/new/and_gate.v
close [ open C:/Drive/S6/SR/RomanMichal/lab2/p_3/p_3.srcs/sources_1/new/or_gate.v w ]
add_files C:/Drive/S6/SR/RomanMichal/lab2/p_3/p_3.srcs/sources_1/new/or_gate.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/Drive/S6/SR/RomanMichal/lab2/p_3/p_3.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Drive/S6/SR/RomanMichal/lab2/p_3/p_3.srcs/sim_1/new/Test.v w ]
add_files -fileset sim_1 C:/Drive/S6/SR/RomanMichal/lab2/p_3/p_3.srcs/sim_1/new/Test.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Drive/S6/SR/RomanMichal/lab2/p_1/p_1.srcs/sim_1/new/gen1.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source Test.tcl
close_sim
synth_design -rtl -name rtl_1
close_design
create_project domowe1 C:/Drive/S6/SR/RomanMichal/lab2/domowe1 -part xc7z010clg400-1
set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
file mkdir C:/Drive/S6/SR/RomanMichal/lab2/domowe1/domowe1.srcs/sources_1/new
close [ open C:/Drive/S6/SR/RomanMichal/lab2/domowe1/domowe1.srcs/sources_1/new/delay_block.v w ]
add_files C:/Drive/S6/SR/RomanMichal/lab2/domowe1/domowe1.srcs/sources_1/new/delay_block.v
update_compile_order -fileset sources_1
close [ open C:/Drive/S6/SR/RomanMichal/lab2/domowe1/domowe1.srcs/sources_1/new/register.v w ]
add_files C:/Drive/S6/SR/RomanMichal/lab2/domowe1/domowe1.srcs/sources_1/new/register.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/Drive/S6/SR/RomanMichal/lab2/domowe1/domowe1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Drive/S6/SR/RomanMichal/lab2/domowe1/domowe1.srcs/sim_1/new/Test.v w ]
add_files -fileset sim_1 C:/Drive/S6/SR/RomanMichal/lab2/domowe1/domowe1.srcs/sim_1/new/Test.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Drive/S6/SR/RomanMichal/lab2/domowe1/domowe1.srcs/sim_1/new/gen.v w ]
add_files -fileset sim_1 C:/Drive/S6/SR/RomanMichal/lab2/domowe1/domowe1.srcs/sim_1/new/gen.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
source Test.tcl
close_sim
launch_simulation
source Test.tcl
restart
restart
run 10 ns
close_sim
launch_simulation
source Test.tcl
close_sim
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
close_design
current_project p_3
close_project
synth_design -rtl -name rtl_1
close_design
synth_design -rtl -name rtl_1
close_design
launch_simulation
source Test.tcl
run 10 ns
run 10 ns
close_sim
launch_simulation
source Test.tcl
restart
run 10 ns
restart
run 50 ns
run 500 ns
close_sim
synth_design -rtl -name rtl_1
close_design
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
close_design
launch_simulation
source Test.tcl
run 500 ns
step
synth_design -rtl -name rtl_1
close_design
close_sim
synth_design -rtl -name rtl_1
close_design
launch_simulation
synth_design -rtl -name rtl_1
launch_simulation
source Test.tcl
run 500 ns
restart
run 50 ns
run 50 ns
run 50 ns
restart
run 50 ns
close_sim
synth_design -rtl -name rtl_1
refresh_design
refresh_design
refresh_design
refresh_design
refresh_design
refresh_design
refresh_design
launch_simulation
source Test.tcl
restart
run 50 ns
run 50 ns
close_sim
refresh_design
launch_simulation
source Test.tcl
close_sim
launch_simulation
source Test.tcl
restart
run 50 ns
restart
run 200 ns
close_sim
