$date
    Sat Jan 21 21:57:11 2017
$end
$version
    MyHDL 0.9.0
$end
$timescale
    1ns
$end

$scope module test_mux $end
$var reg 1 ! y $end
$var reg 1 " a $end
$var reg 1 # s $end
$var reg 1 $ b $end
$var reg 1 % clk $end
$scope module mux_inst $end
$var reg 1 ! y $end
$var reg 1 " a $end
$var reg 1 # s $end
$var reg 1 $ b $end
$upscope $end
$upscope $end

$enddefinitions $end
$dumpvars
0!
0"
0#
0$
0%
$end
#10
1%
#20
0%
1#
#30
1%
#40
0%
0#
#50
1%
#60
0%
1"
1$
1!
#70
1%
#80
0%
0$
#90
1%
#100
0%
0"
1#
0!
#110
1%
#120
0%
1"
0#
1!
#130
1%
#140
0%
0"
0!
#150
1%
#160
0%
1#
#170
1%
#180
0%
1"
#190
1%
#200
0%
0"
#210
1%
#220
0%
1$
0#
#230
1%
#240
0%
1"
1#
1!
#250
1%
#260
0%
0#
#270
1%
#280
0%
1#
#290
1%
#300
0%
0"
0$
0#
0!
#310
1%
#320
0%
#330
1%
#340
0%
1"
1#
#350
1%
#360
0%
#370
1%
#380
0%
1$
1!
#390
1%
#400
0%
0"
0$
0!
#410
1%
#420
0%
0#
#430
1%
#440
0%
1"
1!
#450
1%
#460
0%
1$
1#
#470
1%
#480
0%
0"
0$
0#
0!
#490
1%
#500
0%
1$
1#
1!
#510
1%
#520
0%
1"
#530
1%
#540
0%
0#
#550
1%
#560
0%
0$
1#
0!
#570
1%
#580
0%
1$
0#
1!
#590
1%
#600
0%
0$
#610
1%
#620
0%
0"
0!
#630
1%
#640
0%
#650
1%
#660
0%
#670
1%
#680
0%
1#
#690
1%
#700
0%
1"
1$
0#
1!
#710
1%
#720
0%
0$
1#
0!
#730
1%
#740
0%
1$
1!
#750
1%
#760
0%
0"
0#
0!
#770
1%
#780
0%
1#
1!
#790
1%
#800
0%
0$
0#
0!
#810
1%
#820
0%
1"
1#
#830
1%
#840
0%
0"
1$
0#
#850
1%
#860
0%
#870
1%
#880
0%
0$
1#
#890
1%
#900
0%
#910
1%
#920
0%
1$
0#
#930
1%
#940
0%
1"
1!
#950
1%
#960
0%
#970
1%
#980
0%
0$
#990
1%
#1000
0%
1#
0!
