// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module pFFT_pNAngle (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_sign,
        x_isZero,
        x_regime,
        x_exponent,
        x_mantissa,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [0:0] x_sign;
input  [0:0] x_isZero;
input  [5:0] x_regime;
input  [0:0] x_exponent;
input  [29:0] x_mantissa;
output  [0:0] ap_return_0;
output  [0:0] ap_return_1;
output  [5:0] ap_return_2;
output  [0:0] ap_return_3;
output  [29:0] ap_return_4;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
reg   [0:0] x_sign_6_reg_137;
reg   [5:0] x_regime_10_reg_149;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] x_exponent_7_reg_161;
reg   [29:0] y_mantissa_reg_173;
reg   [29:0] x_mantissa_read_reg_932;
reg   [29:0] x_mantissa_read_reg_932_pp0_iter1_reg;
reg   [29:0] x_mantissa_read_reg_932_pp0_iter2_reg;
reg   [29:0] x_mantissa_read_reg_932_pp0_iter3_reg;
reg   [29:0] x_mantissa_read_reg_932_pp0_iter4_reg;
reg   [29:0] x_mantissa_read_reg_932_pp0_iter5_reg;
reg   [29:0] x_mantissa_read_reg_932_pp0_iter6_reg;
reg   [29:0] x_mantissa_read_reg_932_pp0_iter7_reg;
reg   [0:0] x_exponent_read_reg_938;
reg   [0:0] x_exponent_read_reg_938_pp0_iter1_reg;
reg   [0:0] x_exponent_read_reg_938_pp0_iter2_reg;
reg   [0:0] x_exponent_read_reg_938_pp0_iter3_reg;
reg   [0:0] x_exponent_read_reg_938_pp0_iter4_reg;
reg   [0:0] x_exponent_read_reg_938_pp0_iter5_reg;
reg   [0:0] x_exponent_read_reg_938_pp0_iter6_reg;
reg   [0:0] x_exponent_read_reg_938_pp0_iter7_reg;
reg   [5:0] x_regime_read_reg_945;
reg   [5:0] x_regime_read_reg_945_pp0_iter1_reg;
reg   [5:0] x_regime_read_reg_945_pp0_iter2_reg;
reg   [5:0] x_regime_read_reg_945_pp0_iter3_reg;
reg   [5:0] x_regime_read_reg_945_pp0_iter4_reg;
reg   [5:0] x_regime_read_reg_945_pp0_iter5_reg;
reg   [5:0] x_regime_read_reg_945_pp0_iter6_reg;
reg   [5:0] x_regime_read_reg_945_pp0_iter7_reg;
reg   [0:0] x_isZero_read_reg_952;
reg   [0:0] x_isZero_read_reg_952_pp0_iter1_reg;
reg   [0:0] x_isZero_read_reg_952_pp0_iter2_reg;
reg   [0:0] x_isZero_read_reg_952_pp0_iter3_reg;
reg   [0:0] x_isZero_read_reg_952_pp0_iter4_reg;
reg   [0:0] x_isZero_read_reg_952_pp0_iter5_reg;
reg   [0:0] x_isZero_read_reg_952_pp0_iter6_reg;
reg   [0:0] x_isZero_read_reg_952_pp0_iter7_reg;
reg   [0:0] x_sign_read_reg_963;
reg   [0:0] x_sign_read_reg_963_pp0_iter1_reg;
reg   [0:0] x_sign_read_reg_963_pp0_iter2_reg;
reg   [0:0] x_sign_read_reg_963_pp0_iter3_reg;
reg   [0:0] x_sign_read_reg_963_pp0_iter4_reg;
reg   [0:0] x_sign_read_reg_963_pp0_iter5_reg;
reg   [0:0] x_sign_read_reg_963_pp0_iter6_reg;
reg   [0:0] x_sign_read_reg_963_pp0_iter7_reg;
reg   [0:0] x_sign_read_reg_963_pp0_iter8_reg;
wire   [0:0] icmp_ln23_fu_396_p2;
reg   [0:0] icmp_ln23_reg_969;
reg   [0:0] icmp_ln23_reg_969_pp0_iter1_reg;
reg   [0:0] icmp_ln23_reg_969_pp0_iter2_reg;
reg   [0:0] icmp_ln23_reg_969_pp0_iter3_reg;
reg   [0:0] icmp_ln23_reg_969_pp0_iter4_reg;
reg   [0:0] icmp_ln23_reg_969_pp0_iter5_reg;
reg   [0:0] icmp_ln23_reg_969_pp0_iter6_reg;
reg   [0:0] icmp_ln23_reg_969_pp0_iter7_reg;
reg   [0:0] icmp_ln23_reg_969_pp0_iter8_reg;
wire   [0:0] absXGreaterEqual_9_fu_426_p2;
reg   [0:0] absXGreaterEqual_9_reg_973;
reg   [0:0] absXGreaterEqual_9_reg_973_pp0_iter1_reg;
reg   [0:0] absXGreaterEqual_9_reg_973_pp0_iter2_reg;
reg   [0:0] absXGreaterEqual_9_reg_973_pp0_iter3_reg;
reg   [0:0] absXGreaterEqual_9_reg_973_pp0_iter4_reg;
reg   [0:0] absXGreaterEqual_9_reg_973_pp0_iter5_reg;
reg   [0:0] absXGreaterEqual_9_reg_973_pp0_iter6_reg;
reg   [0:0] absXGreaterEqual_9_reg_973_pp0_iter7_reg;
reg   [0:0] absXGreaterEqual_9_reg_973_pp0_iter8_reg;
reg   [0:0] tmp_50_reg_977;
wire   [5:0] regime_19_fu_535_p3;
reg   [5:0] regime_19_reg_982;
wire   [93:0] tmp_i_fu_551_p10;
wire   [0:0] m_angle_sign_8_fu_606_p1;
reg   [0:0] m_angle_sign_8_reg_992;
reg   [0:0] m_angle_isZero_reg_998;
wire   [5:0] m_angle_regime_9_fu_618_p4;
reg   [5:0] m_angle_regime_9_reg_1004;
wire   [0:0] m_angle_exponent_9_fu_628_p3;
reg   [0:0] m_angle_exponent_9_reg_1010;
wire   [29:0] m_angle_mantissa_fu_636_p4;
reg   [29:0] m_angle_mantissa_reg_1016;
wire   [0:0] retval_1_i_fu_722_p2;
reg   [0:0] retval_1_i_reg_1022;
reg   [0:0] retval_1_i_reg_1022_pp0_iter10_reg;
reg   [0:0] retval_1_i_reg_1022_pp0_iter11_reg;
reg   [0:0] retval_1_i_reg_1022_pp0_iter12_reg;
reg   [0:0] retval_1_i_reg_1022_pp0_iter13_reg;
reg   [0:0] retval_1_i_reg_1022_pp0_iter14_reg;
reg   [0:0] retval_1_i_reg_1022_pp0_iter15_reg;
reg   [0:0] retval_1_i_reg_1022_pp0_iter16_reg;
wire   [0:0] retval_1_i9_fu_764_p2;
reg   [0:0] retval_1_i9_reg_1026;
reg   [0:0] retval_1_i9_reg_1026_pp0_iter10_reg;
reg   [0:0] retval_1_i9_reg_1026_pp0_iter11_reg;
reg   [0:0] retval_1_i9_reg_1026_pp0_iter12_reg;
reg   [0:0] retval_1_i9_reg_1026_pp0_iter13_reg;
reg   [0:0] retval_1_i9_reg_1026_pp0_iter14_reg;
reg   [0:0] retval_1_i9_reg_1026_pp0_iter15_reg;
reg   [0:0] retval_1_i9_reg_1026_pp0_iter16_reg;
wire   [0:0] retval_1_i20_fu_836_p2;
reg   [0:0] retval_1_i20_reg_1040;
reg   [0:0] retval_1_i20_reg_1040_pp0_iter18_reg;
reg   [0:0] retval_1_i20_reg_1040_pp0_iter19_reg;
reg   [0:0] retval_1_i20_reg_1040_pp0_iter20_reg;
reg   [0:0] retval_1_i20_reg_1040_pp0_iter21_reg;
reg   [0:0] retval_1_i20_reg_1040_pp0_iter22_reg;
reg   [0:0] retval_1_i20_reg_1040_pp0_iter23_reg;
reg   [0:0] retval_1_i20_reg_1040_pp0_iter24_reg;
wire   [0:0] retval_1_i31_fu_880_p2;
reg   [0:0] retval_1_i31_reg_1044;
reg   [0:0] retval_1_i31_reg_1044_pp0_iter18_reg;
reg   [0:0] retval_1_i31_reg_1044_pp0_iter19_reg;
reg   [0:0] retval_1_i31_reg_1044_pp0_iter20_reg;
reg   [0:0] retval_1_i31_reg_1044_pp0_iter21_reg;
reg   [0:0] retval_1_i31_reg_1044_pp0_iter22_reg;
reg   [0:0] retval_1_i31_reg_1044_pp0_iter23_reg;
reg   [0:0] retval_1_i31_reg_1044_pp0_iter24_reg;
wire    grp_positAdd_fu_257_ap_start;
wire    grp_positAdd_fu_257_ap_done;
wire    grp_positAdd_fu_257_ap_idle;
wire    grp_positAdd_fu_257_ap_ready;
wire   [29:0] grp_positAdd_fu_257_y_mantissa3_val;
wire   [0:0] grp_positAdd_fu_257_ap_return_0;
wire   [0:0] grp_positAdd_fu_257_ap_return_1;
wire   [5:0] grp_positAdd_fu_257_ap_return_2;
wire   [0:0] grp_positAdd_fu_257_ap_return_3;
wire   [29:0] grp_positAdd_fu_257_ap_return_4;
wire    grp_positAdd_fu_274_ap_start;
wire    grp_positAdd_fu_274_ap_done;
wire    grp_positAdd_fu_274_ap_idle;
wire    grp_positAdd_fu_274_ap_ready;
reg   [0:0] grp_positAdd_fu_274_x_sign;
reg   [0:0] grp_positAdd_fu_274_y_sign_val;
wire   [0:0] grp_positAdd_fu_274_ap_return_0;
wire   [0:0] grp_positAdd_fu_274_ap_return_1;
wire   [5:0] grp_positAdd_fu_274_ap_return_2;
wire   [0:0] grp_positAdd_fu_274_ap_return_3;
wire   [29:0] grp_positAdd_fu_274_ap_return_4;
wire    grp_positAdd_fu_295_ap_start;
wire    grp_positAdd_fu_295_ap_done;
wire    grp_positAdd_fu_295_ap_idle;
wire    grp_positAdd_fu_295_ap_ready;
reg   [0:0] grp_positAdd_fu_295_x_sign;
reg   [0:0] grp_positAdd_fu_295_x_isZero;
reg   [5:0] grp_positAdd_fu_295_x_regime1;
reg   [0:0] grp_positAdd_fu_295_x_exponent2;
reg   [29:0] grp_positAdd_fu_295_x_mantissa3;
reg   [0:0] grp_positAdd_fu_295_y_sign_val;
reg   [0:0] grp_positAdd_fu_295_y_isZero_val;
reg   [5:0] grp_positAdd_fu_295_y_regime1_val;
reg   [0:0] grp_positAdd_fu_295_y_exponent2_val;
reg   [29:0] grp_positAdd_fu_295_y_mantissa3_val;
wire   [0:0] grp_positAdd_fu_295_ap_return_0;
wire   [0:0] grp_positAdd_fu_295_ap_return_1;
wire   [5:0] grp_positAdd_fu_295_ap_return_2;
wire   [0:0] grp_positAdd_fu_295_ap_return_3;
wire   [29:0] grp_positAdd_fu_295_ap_return_4;
reg   [93:0] ap_phi_mux_storemerge_in_i_phi_fu_131_p4;
wire   [93:0] tmp_18_i_fu_584_p10;
reg   [93:0] ap_phi_reg_pp0_iter9_storemerge_in_i_reg_128;
wire   [93:0] ap_phi_reg_pp0_iter0_storemerge_in_i_reg_128;
reg   [93:0] ap_phi_reg_pp0_iter1_storemerge_in_i_reg_128;
reg   [93:0] ap_phi_reg_pp0_iter2_storemerge_in_i_reg_128;
reg   [93:0] ap_phi_reg_pp0_iter3_storemerge_in_i_reg_128;
reg   [93:0] ap_phi_reg_pp0_iter4_storemerge_in_i_reg_128;
reg   [93:0] ap_phi_reg_pp0_iter5_storemerge_in_i_reg_128;
reg   [93:0] ap_phi_reg_pp0_iter6_storemerge_in_i_reg_128;
reg   [93:0] ap_phi_reg_pp0_iter7_storemerge_in_i_reg_128;
reg   [93:0] ap_phi_reg_pp0_iter8_storemerge_in_i_reg_128;
reg   [0:0] ap_phi_mux_x_sign_6_phi_fu_140_p6;
reg   [0:0] ap_phi_reg_pp0_iter17_x_sign_6_reg_137;
wire   [0:0] ap_phi_reg_pp0_iter0_x_sign_6_reg_137;
reg   [0:0] ap_phi_reg_pp0_iter1_x_sign_6_reg_137;
reg   [0:0] ap_phi_reg_pp0_iter2_x_sign_6_reg_137;
reg   [0:0] ap_phi_reg_pp0_iter3_x_sign_6_reg_137;
reg   [0:0] ap_phi_reg_pp0_iter4_x_sign_6_reg_137;
reg   [0:0] ap_phi_reg_pp0_iter5_x_sign_6_reg_137;
reg   [0:0] ap_phi_reg_pp0_iter6_x_sign_6_reg_137;
reg   [0:0] ap_phi_reg_pp0_iter7_x_sign_6_reg_137;
reg   [0:0] ap_phi_reg_pp0_iter8_x_sign_6_reg_137;
reg   [0:0] ap_phi_reg_pp0_iter9_x_sign_6_reg_137;
reg   [0:0] ap_phi_reg_pp0_iter10_x_sign_6_reg_137;
reg   [0:0] ap_phi_reg_pp0_iter11_x_sign_6_reg_137;
reg   [0:0] ap_phi_reg_pp0_iter12_x_sign_6_reg_137;
reg   [0:0] ap_phi_reg_pp0_iter13_x_sign_6_reg_137;
reg   [0:0] ap_phi_reg_pp0_iter14_x_sign_6_reg_137;
reg   [0:0] ap_phi_reg_pp0_iter15_x_sign_6_reg_137;
reg   [0:0] ap_phi_reg_pp0_iter16_x_sign_6_reg_137;
reg   [5:0] ap_phi_mux_x_regime_10_phi_fu_152_p6;
reg   [5:0] ap_phi_reg_pp0_iter17_x_regime_10_reg_149;
wire   [5:0] ap_phi_reg_pp0_iter0_x_regime_10_reg_149;
reg   [5:0] ap_phi_reg_pp0_iter1_x_regime_10_reg_149;
reg   [5:0] ap_phi_reg_pp0_iter2_x_regime_10_reg_149;
reg   [5:0] ap_phi_reg_pp0_iter3_x_regime_10_reg_149;
reg   [5:0] ap_phi_reg_pp0_iter4_x_regime_10_reg_149;
reg   [5:0] ap_phi_reg_pp0_iter5_x_regime_10_reg_149;
reg   [5:0] ap_phi_reg_pp0_iter6_x_regime_10_reg_149;
reg   [5:0] ap_phi_reg_pp0_iter7_x_regime_10_reg_149;
reg   [5:0] ap_phi_reg_pp0_iter8_x_regime_10_reg_149;
reg   [5:0] ap_phi_reg_pp0_iter9_x_regime_10_reg_149;
reg   [5:0] ap_phi_reg_pp0_iter10_x_regime_10_reg_149;
reg   [5:0] ap_phi_reg_pp0_iter11_x_regime_10_reg_149;
reg   [5:0] ap_phi_reg_pp0_iter12_x_regime_10_reg_149;
reg   [5:0] ap_phi_reg_pp0_iter13_x_regime_10_reg_149;
reg   [5:0] ap_phi_reg_pp0_iter14_x_regime_10_reg_149;
reg   [5:0] ap_phi_reg_pp0_iter15_x_regime_10_reg_149;
reg   [5:0] ap_phi_reg_pp0_iter16_x_regime_10_reg_149;
reg   [0:0] ap_phi_mux_x_exponent_7_phi_fu_164_p6;
reg   [0:0] ap_phi_reg_pp0_iter17_x_exponent_7_reg_161;
wire   [0:0] ap_phi_reg_pp0_iter0_x_exponent_7_reg_161;
reg   [0:0] ap_phi_reg_pp0_iter1_x_exponent_7_reg_161;
reg   [0:0] ap_phi_reg_pp0_iter2_x_exponent_7_reg_161;
reg   [0:0] ap_phi_reg_pp0_iter3_x_exponent_7_reg_161;
reg   [0:0] ap_phi_reg_pp0_iter4_x_exponent_7_reg_161;
reg   [0:0] ap_phi_reg_pp0_iter5_x_exponent_7_reg_161;
reg   [0:0] ap_phi_reg_pp0_iter6_x_exponent_7_reg_161;
reg   [0:0] ap_phi_reg_pp0_iter7_x_exponent_7_reg_161;
reg   [0:0] ap_phi_reg_pp0_iter8_x_exponent_7_reg_161;
reg   [0:0] ap_phi_reg_pp0_iter9_x_exponent_7_reg_161;
reg   [0:0] ap_phi_reg_pp0_iter10_x_exponent_7_reg_161;
reg   [0:0] ap_phi_reg_pp0_iter11_x_exponent_7_reg_161;
reg   [0:0] ap_phi_reg_pp0_iter12_x_exponent_7_reg_161;
reg   [0:0] ap_phi_reg_pp0_iter13_x_exponent_7_reg_161;
reg   [0:0] ap_phi_reg_pp0_iter14_x_exponent_7_reg_161;
reg   [0:0] ap_phi_reg_pp0_iter15_x_exponent_7_reg_161;
reg   [0:0] ap_phi_reg_pp0_iter16_x_exponent_7_reg_161;
reg   [29:0] ap_phi_mux_y_mantissa_phi_fu_176_p6;
reg   [29:0] ap_phi_reg_pp0_iter17_y_mantissa_reg_173;
wire   [29:0] ap_phi_reg_pp0_iter0_y_mantissa_reg_173;
reg   [29:0] ap_phi_reg_pp0_iter1_y_mantissa_reg_173;
reg   [29:0] ap_phi_reg_pp0_iter2_y_mantissa_reg_173;
reg   [29:0] ap_phi_reg_pp0_iter3_y_mantissa_reg_173;
reg   [29:0] ap_phi_reg_pp0_iter4_y_mantissa_reg_173;
reg   [29:0] ap_phi_reg_pp0_iter5_y_mantissa_reg_173;
reg   [29:0] ap_phi_reg_pp0_iter6_y_mantissa_reg_173;
reg   [29:0] ap_phi_reg_pp0_iter7_y_mantissa_reg_173;
reg   [29:0] ap_phi_reg_pp0_iter8_y_mantissa_reg_173;
reg   [29:0] ap_phi_reg_pp0_iter9_y_mantissa_reg_173;
reg   [29:0] ap_phi_reg_pp0_iter10_y_mantissa_reg_173;
reg   [29:0] ap_phi_reg_pp0_iter11_y_mantissa_reg_173;
reg   [29:0] ap_phi_reg_pp0_iter12_y_mantissa_reg_173;
reg   [29:0] ap_phi_reg_pp0_iter13_y_mantissa_reg_173;
reg   [29:0] ap_phi_reg_pp0_iter14_y_mantissa_reg_173;
reg   [29:0] ap_phi_reg_pp0_iter15_y_mantissa_reg_173;
reg   [29:0] ap_phi_reg_pp0_iter16_y_mantissa_reg_173;
wire   [0:0] ap_phi_reg_pp0_iter0_y_isZero_reg_185;
reg   [0:0] ap_phi_reg_pp0_iter1_y_isZero_reg_185;
reg   [0:0] ap_phi_reg_pp0_iter2_y_isZero_reg_185;
reg   [0:0] ap_phi_reg_pp0_iter3_y_isZero_reg_185;
reg   [0:0] ap_phi_reg_pp0_iter4_y_isZero_reg_185;
reg   [0:0] ap_phi_reg_pp0_iter5_y_isZero_reg_185;
reg   [0:0] ap_phi_reg_pp0_iter6_y_isZero_reg_185;
reg   [0:0] ap_phi_reg_pp0_iter7_y_isZero_reg_185;
reg   [0:0] ap_phi_reg_pp0_iter8_y_isZero_reg_185;
reg   [0:0] ap_phi_reg_pp0_iter9_y_isZero_reg_185;
reg   [0:0] ap_phi_reg_pp0_iter10_y_isZero_reg_185;
reg   [0:0] ap_phi_reg_pp0_iter11_y_isZero_reg_185;
reg   [0:0] ap_phi_reg_pp0_iter12_y_isZero_reg_185;
reg   [0:0] ap_phi_reg_pp0_iter13_y_isZero_reg_185;
reg   [0:0] ap_phi_reg_pp0_iter14_y_isZero_reg_185;
reg   [0:0] ap_phi_reg_pp0_iter15_y_isZero_reg_185;
reg   [0:0] ap_phi_reg_pp0_iter16_y_isZero_reg_185;
reg   [0:0] ap_phi_reg_pp0_iter17_y_isZero_reg_185;
reg   [0:0] ap_phi_reg_pp0_iter18_y_isZero_reg_185;
reg   [0:0] ap_phi_mux_ref_tmp_0292_2_phi_fu_200_p6;
reg   [0:0] ap_phi_reg_pp0_iter25_ref_tmp_0292_2_reg_197;
wire   [0:0] m_angle_sign_7_fu_890_p2;
wire   [0:0] ap_phi_reg_pp0_iter0_ref_tmp_0292_2_reg_197;
reg   [0:0] ap_phi_reg_pp0_iter1_ref_tmp_0292_2_reg_197;
reg   [0:0] ap_phi_reg_pp0_iter2_ref_tmp_0292_2_reg_197;
reg   [0:0] ap_phi_reg_pp0_iter3_ref_tmp_0292_2_reg_197;
reg   [0:0] ap_phi_reg_pp0_iter4_ref_tmp_0292_2_reg_197;
reg   [0:0] ap_phi_reg_pp0_iter5_ref_tmp_0292_2_reg_197;
reg   [0:0] ap_phi_reg_pp0_iter6_ref_tmp_0292_2_reg_197;
reg   [0:0] ap_phi_reg_pp0_iter7_ref_tmp_0292_2_reg_197;
reg   [0:0] ap_phi_reg_pp0_iter8_ref_tmp_0292_2_reg_197;
reg   [0:0] ap_phi_reg_pp0_iter9_ref_tmp_0292_2_reg_197;
reg   [0:0] ap_phi_reg_pp0_iter10_ref_tmp_0292_2_reg_197;
reg   [0:0] ap_phi_reg_pp0_iter11_ref_tmp_0292_2_reg_197;
reg   [0:0] ap_phi_reg_pp0_iter12_ref_tmp_0292_2_reg_197;
reg   [0:0] ap_phi_reg_pp0_iter13_ref_tmp_0292_2_reg_197;
reg   [0:0] ap_phi_reg_pp0_iter14_ref_tmp_0292_2_reg_197;
reg   [0:0] ap_phi_reg_pp0_iter15_ref_tmp_0292_2_reg_197;
reg   [0:0] ap_phi_reg_pp0_iter16_ref_tmp_0292_2_reg_197;
reg   [0:0] ap_phi_reg_pp0_iter17_ref_tmp_0292_2_reg_197;
reg   [0:0] ap_phi_reg_pp0_iter18_ref_tmp_0292_2_reg_197;
reg   [0:0] ap_phi_reg_pp0_iter19_ref_tmp_0292_2_reg_197;
reg   [0:0] ap_phi_reg_pp0_iter20_ref_tmp_0292_2_reg_197;
reg   [0:0] ap_phi_reg_pp0_iter21_ref_tmp_0292_2_reg_197;
reg   [0:0] ap_phi_reg_pp0_iter22_ref_tmp_0292_2_reg_197;
reg   [0:0] ap_phi_reg_pp0_iter23_ref_tmp_0292_2_reg_197;
reg   [0:0] ap_phi_reg_pp0_iter24_ref_tmp_0292_2_reg_197;
reg   [0:0] ap_phi_mux_ref_tmp_1293_2_phi_fu_212_p6;
reg   [0:0] ap_phi_reg_pp0_iter25_ref_tmp_1293_2_reg_209;
wire   [0:0] ap_phi_reg_pp0_iter0_ref_tmp_1293_2_reg_209;
reg   [0:0] ap_phi_reg_pp0_iter1_ref_tmp_1293_2_reg_209;
reg   [0:0] ap_phi_reg_pp0_iter2_ref_tmp_1293_2_reg_209;
reg   [0:0] ap_phi_reg_pp0_iter3_ref_tmp_1293_2_reg_209;
reg   [0:0] ap_phi_reg_pp0_iter4_ref_tmp_1293_2_reg_209;
reg   [0:0] ap_phi_reg_pp0_iter5_ref_tmp_1293_2_reg_209;
reg   [0:0] ap_phi_reg_pp0_iter6_ref_tmp_1293_2_reg_209;
reg   [0:0] ap_phi_reg_pp0_iter7_ref_tmp_1293_2_reg_209;
reg   [0:0] ap_phi_reg_pp0_iter8_ref_tmp_1293_2_reg_209;
reg   [0:0] ap_phi_reg_pp0_iter9_ref_tmp_1293_2_reg_209;
reg   [0:0] ap_phi_reg_pp0_iter10_ref_tmp_1293_2_reg_209;
reg   [0:0] ap_phi_reg_pp0_iter11_ref_tmp_1293_2_reg_209;
reg   [0:0] ap_phi_reg_pp0_iter12_ref_tmp_1293_2_reg_209;
reg   [0:0] ap_phi_reg_pp0_iter13_ref_tmp_1293_2_reg_209;
reg   [0:0] ap_phi_reg_pp0_iter14_ref_tmp_1293_2_reg_209;
reg   [0:0] ap_phi_reg_pp0_iter15_ref_tmp_1293_2_reg_209;
reg   [0:0] ap_phi_reg_pp0_iter16_ref_tmp_1293_2_reg_209;
reg   [0:0] ap_phi_reg_pp0_iter17_ref_tmp_1293_2_reg_209;
reg   [0:0] ap_phi_reg_pp0_iter18_ref_tmp_1293_2_reg_209;
reg   [0:0] ap_phi_reg_pp0_iter19_ref_tmp_1293_2_reg_209;
reg   [0:0] ap_phi_reg_pp0_iter20_ref_tmp_1293_2_reg_209;
reg   [0:0] ap_phi_reg_pp0_iter21_ref_tmp_1293_2_reg_209;
reg   [0:0] ap_phi_reg_pp0_iter22_ref_tmp_1293_2_reg_209;
reg   [0:0] ap_phi_reg_pp0_iter23_ref_tmp_1293_2_reg_209;
reg   [0:0] ap_phi_reg_pp0_iter24_ref_tmp_1293_2_reg_209;
reg   [5:0] ap_phi_mux_ref_tmp_3_2_phi_fu_224_p6;
reg   [5:0] ap_phi_reg_pp0_iter25_ref_tmp_3_2_reg_221;
wire   [5:0] ap_phi_reg_pp0_iter0_ref_tmp_3_2_reg_221;
reg   [5:0] ap_phi_reg_pp0_iter1_ref_tmp_3_2_reg_221;
reg   [5:0] ap_phi_reg_pp0_iter2_ref_tmp_3_2_reg_221;
reg   [5:0] ap_phi_reg_pp0_iter3_ref_tmp_3_2_reg_221;
reg   [5:0] ap_phi_reg_pp0_iter4_ref_tmp_3_2_reg_221;
reg   [5:0] ap_phi_reg_pp0_iter5_ref_tmp_3_2_reg_221;
reg   [5:0] ap_phi_reg_pp0_iter6_ref_tmp_3_2_reg_221;
reg   [5:0] ap_phi_reg_pp0_iter7_ref_tmp_3_2_reg_221;
reg   [5:0] ap_phi_reg_pp0_iter8_ref_tmp_3_2_reg_221;
reg   [5:0] ap_phi_reg_pp0_iter9_ref_tmp_3_2_reg_221;
reg   [5:0] ap_phi_reg_pp0_iter10_ref_tmp_3_2_reg_221;
reg   [5:0] ap_phi_reg_pp0_iter11_ref_tmp_3_2_reg_221;
reg   [5:0] ap_phi_reg_pp0_iter12_ref_tmp_3_2_reg_221;
reg   [5:0] ap_phi_reg_pp0_iter13_ref_tmp_3_2_reg_221;
reg   [5:0] ap_phi_reg_pp0_iter14_ref_tmp_3_2_reg_221;
reg   [5:0] ap_phi_reg_pp0_iter15_ref_tmp_3_2_reg_221;
reg   [5:0] ap_phi_reg_pp0_iter16_ref_tmp_3_2_reg_221;
reg   [5:0] ap_phi_reg_pp0_iter17_ref_tmp_3_2_reg_221;
reg   [5:0] ap_phi_reg_pp0_iter18_ref_tmp_3_2_reg_221;
reg   [5:0] ap_phi_reg_pp0_iter19_ref_tmp_3_2_reg_221;
reg   [5:0] ap_phi_reg_pp0_iter20_ref_tmp_3_2_reg_221;
reg   [5:0] ap_phi_reg_pp0_iter21_ref_tmp_3_2_reg_221;
reg   [5:0] ap_phi_reg_pp0_iter22_ref_tmp_3_2_reg_221;
reg   [5:0] ap_phi_reg_pp0_iter23_ref_tmp_3_2_reg_221;
reg   [5:0] ap_phi_reg_pp0_iter24_ref_tmp_3_2_reg_221;
reg   [0:0] ap_phi_mux_ref_tmp_4_2_phi_fu_236_p6;
reg   [0:0] ap_phi_reg_pp0_iter25_ref_tmp_4_2_reg_233;
wire   [0:0] ap_phi_reg_pp0_iter0_ref_tmp_4_2_reg_233;
reg   [0:0] ap_phi_reg_pp0_iter1_ref_tmp_4_2_reg_233;
reg   [0:0] ap_phi_reg_pp0_iter2_ref_tmp_4_2_reg_233;
reg   [0:0] ap_phi_reg_pp0_iter3_ref_tmp_4_2_reg_233;
reg   [0:0] ap_phi_reg_pp0_iter4_ref_tmp_4_2_reg_233;
reg   [0:0] ap_phi_reg_pp0_iter5_ref_tmp_4_2_reg_233;
reg   [0:0] ap_phi_reg_pp0_iter6_ref_tmp_4_2_reg_233;
reg   [0:0] ap_phi_reg_pp0_iter7_ref_tmp_4_2_reg_233;
reg   [0:0] ap_phi_reg_pp0_iter8_ref_tmp_4_2_reg_233;
reg   [0:0] ap_phi_reg_pp0_iter9_ref_tmp_4_2_reg_233;
reg   [0:0] ap_phi_reg_pp0_iter10_ref_tmp_4_2_reg_233;
reg   [0:0] ap_phi_reg_pp0_iter11_ref_tmp_4_2_reg_233;
reg   [0:0] ap_phi_reg_pp0_iter12_ref_tmp_4_2_reg_233;
reg   [0:0] ap_phi_reg_pp0_iter13_ref_tmp_4_2_reg_233;
reg   [0:0] ap_phi_reg_pp0_iter14_ref_tmp_4_2_reg_233;
reg   [0:0] ap_phi_reg_pp0_iter15_ref_tmp_4_2_reg_233;
reg   [0:0] ap_phi_reg_pp0_iter16_ref_tmp_4_2_reg_233;
reg   [0:0] ap_phi_reg_pp0_iter17_ref_tmp_4_2_reg_233;
reg   [0:0] ap_phi_reg_pp0_iter18_ref_tmp_4_2_reg_233;
reg   [0:0] ap_phi_reg_pp0_iter19_ref_tmp_4_2_reg_233;
reg   [0:0] ap_phi_reg_pp0_iter20_ref_tmp_4_2_reg_233;
reg   [0:0] ap_phi_reg_pp0_iter21_ref_tmp_4_2_reg_233;
reg   [0:0] ap_phi_reg_pp0_iter22_ref_tmp_4_2_reg_233;
reg   [0:0] ap_phi_reg_pp0_iter23_ref_tmp_4_2_reg_233;
reg   [0:0] ap_phi_reg_pp0_iter24_ref_tmp_4_2_reg_233;
reg   [29:0] ap_phi_mux_ref_tmp_5_2_phi_fu_248_p6;
reg   [29:0] ap_phi_reg_pp0_iter25_ref_tmp_5_2_reg_245;
wire   [29:0] ap_phi_reg_pp0_iter0_ref_tmp_5_2_reg_245;
reg   [29:0] ap_phi_reg_pp0_iter1_ref_tmp_5_2_reg_245;
reg   [29:0] ap_phi_reg_pp0_iter2_ref_tmp_5_2_reg_245;
reg   [29:0] ap_phi_reg_pp0_iter3_ref_tmp_5_2_reg_245;
reg   [29:0] ap_phi_reg_pp0_iter4_ref_tmp_5_2_reg_245;
reg   [29:0] ap_phi_reg_pp0_iter5_ref_tmp_5_2_reg_245;
reg   [29:0] ap_phi_reg_pp0_iter6_ref_tmp_5_2_reg_245;
reg   [29:0] ap_phi_reg_pp0_iter7_ref_tmp_5_2_reg_245;
reg   [29:0] ap_phi_reg_pp0_iter8_ref_tmp_5_2_reg_245;
reg   [29:0] ap_phi_reg_pp0_iter9_ref_tmp_5_2_reg_245;
reg   [29:0] ap_phi_reg_pp0_iter10_ref_tmp_5_2_reg_245;
reg   [29:0] ap_phi_reg_pp0_iter11_ref_tmp_5_2_reg_245;
reg   [29:0] ap_phi_reg_pp0_iter12_ref_tmp_5_2_reg_245;
reg   [29:0] ap_phi_reg_pp0_iter13_ref_tmp_5_2_reg_245;
reg   [29:0] ap_phi_reg_pp0_iter14_ref_tmp_5_2_reg_245;
reg   [29:0] ap_phi_reg_pp0_iter15_ref_tmp_5_2_reg_245;
reg   [29:0] ap_phi_reg_pp0_iter16_ref_tmp_5_2_reg_245;
reg   [29:0] ap_phi_reg_pp0_iter17_ref_tmp_5_2_reg_245;
reg   [29:0] ap_phi_reg_pp0_iter18_ref_tmp_5_2_reg_245;
reg   [29:0] ap_phi_reg_pp0_iter19_ref_tmp_5_2_reg_245;
reg   [29:0] ap_phi_reg_pp0_iter20_ref_tmp_5_2_reg_245;
reg   [29:0] ap_phi_reg_pp0_iter21_ref_tmp_5_2_reg_245;
reg   [29:0] ap_phi_reg_pp0_iter22_ref_tmp_5_2_reg_245;
reg   [29:0] ap_phi_reg_pp0_iter23_ref_tmp_5_2_reg_245;
reg   [29:0] ap_phi_reg_pp0_iter24_ref_tmp_5_2_reg_245;
reg    grp_positAdd_fu_257_ap_start_reg;
reg    ap_predicate_op61_call_state3_state2;
wire    ap_block_pp0_stage0_ignoreCallOp61;
reg    grp_positAdd_fu_274_ap_start_reg;
reg    ap_predicate_op105_call_state11_state10;
wire    ap_block_pp0_stage0_ignoreCallOp105;
wire    ap_block_pp0_stage0_ignoreCallOp106;
reg    grp_positAdd_fu_295_ap_start_reg;
reg    ap_predicate_op159_call_state19_state18;
wire    ap_block_pp0_stage0_ignoreCallOp159;
wire    ap_block_pp0_stage0_ignoreCallOp160;
wire   [58:0] mul_ln675_fu_329_p0;
wire   [60:0] mul_ln675_fu_329_p1;
wire    ap_block_pp0_stage0;
wire   [4:0] tmp_fu_386_p4;
wire   [0:0] icmp_ln25_fu_414_p2;
wire   [0:0] xor_ln25_fu_408_p2;
wire   [0:0] and_ln25_fu_420_p2;
wire   [0:0] icmp_ln24_fu_402_p2;
wire   [58:0] shl_ln_fu_432_p3;
wire   [118:0] mul_ln675_fu_329_p2;
wire   [148:0] zext_ln680_fu_445_p1;
wire   [5:0] zext_ln675_fu_457_p1;
wire   [5:0] add_ln680_fu_467_p2;
wire   [5:0] select_ln680_fu_460_p3;
wire   [5:0] sf_r_fu_472_p2;
wire   [0:0] icmp_ln703_fu_478_p2;
wire   [0:0] or_ln720_fu_491_p2;
wire   [5:0] select_ln720_fu_484_p3;
wire   [5:0] regime_fu_496_p3;
wire   [5:0] regime_17_fu_504_p2;
wire   [0:0] icmp_ln804_fu_516_p2;
wire   [0:0] icmp_ln803_fu_510_p2;
wire   [0:0] or_ln820_fu_530_p2;
wire   [5:0] select_ln804_fu_522_p3;
wire   [4:0] tmp_53_fu_646_p4;
wire   [0:0] icmp_ln24_3_fu_662_p2;
wire   [0:0] icmp_ln25_5_fu_680_p2;
wire   [0:0] xor_ln25_3_fu_674_p2;
wire   [0:0] and_ln25_11_fu_686_p2;
wire   [0:0] icmp_ln23_4_fu_656_p2;
wire   [0:0] and_ln24_fu_668_p2;
wire   [0:0] or_ln24_fu_698_p2;
wire   [0:0] and_ln25_12_fu_692_p2;
wire   [0:0] absXGreaterEqual_fu_704_p2;
wire   [0:0] xor_ln27_fu_710_p2;
wire   [0:0] not_m_angle_sign_fu_716_p2;
wire   [0:0] icmp_ln25_6_fu_734_p2;
wire   [0:0] and_ln25_13_fu_740_p2;
wire   [0:0] icmp_ln23_5_fu_728_p2;
wire   [0:0] and_ln25_14_fu_746_p2;
wire   [0:0] absXGreaterEqual_5_fu_752_p2;
wire   [0:0] xor_ln27_4_fu_758_p2;
wire   [0:0] icmp_ln24_4_fu_776_p2;
wire   [0:0] icmp_ln25_7_fu_794_p2;
wire   [0:0] xor_ln25_4_fu_788_p2;
wire   [0:0] and_ln25_15_fu_800_p2;
wire   [0:0] icmp_ln23_6_fu_770_p2;
wire   [0:0] and_ln24_2_fu_782_p2;
wire   [0:0] or_ln24_2_fu_812_p2;
wire   [0:0] and_ln25_16_fu_806_p2;
wire   [0:0] absXGreaterEqual_6_fu_818_p2;
wire   [0:0] xor_ln27_5_fu_824_p2;
wire   [0:0] not_y_sign_fu_830_p2;
wire   [0:0] icmp_ln25_8_fu_850_p2;
wire   [0:0] and_ln25_17_fu_856_p2;
wire   [0:0] tmp_54_fu_842_p3;
wire   [0:0] and_ln25_18_fu_862_p2;
wire   [0:0] absXGreaterEqual_7_fu_868_p2;
wire   [0:0] xor_ln27_6_fu_874_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to24;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [118:0] mul_ln675_fu_329_p00;
reg    ap_condition_1351;
reg    ap_condition_1355;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 grp_positAdd_fu_257_ap_start_reg = 1'b0;
#0 grp_positAdd_fu_274_ap_start_reg = 1'b0;
#0 grp_positAdd_fu_295_ap_start_reg = 1'b0;
end

pFFT_positAdd grp_positAdd_fu_257(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_positAdd_fu_257_ap_start),
    .ap_done(grp_positAdd_fu_257_ap_done),
    .ap_idle(grp_positAdd_fu_257_ap_idle),
    .ap_ready(grp_positAdd_fu_257_ap_ready),
    .ap_ce(1'b1),
    .x_sign(1'd0),
    .x_isZero(x_isZero_read_reg_952_pp0_iter1_reg),
    .x_regime1(x_regime_read_reg_945_pp0_iter1_reg),
    .x_exponent2(x_exponent_read_reg_938_pp0_iter1_reg),
    .x_mantissa3(x_mantissa_read_reg_932_pp0_iter1_reg),
    .y_sign_val(1'd1),
    .y_isZero_val(x_isZero_read_reg_952_pp0_iter1_reg),
    .y_regime1_val(regime_19_reg_982),
    .y_exponent2_val(1'd0),
    .y_mantissa3_val(grp_positAdd_fu_257_y_mantissa3_val),
    .ap_return_0(grp_positAdd_fu_257_ap_return_0),
    .ap_return_1(grp_positAdd_fu_257_ap_return_1),
    .ap_return_2(grp_positAdd_fu_257_ap_return_2),
    .ap_return_3(grp_positAdd_fu_257_ap_return_3),
    .ap_return_4(grp_positAdd_fu_257_ap_return_4)
);

pFFT_positAdd grp_positAdd_fu_274(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_positAdd_fu_274_ap_start),
    .ap_done(grp_positAdd_fu_274_ap_done),
    .ap_idle(grp_positAdd_fu_274_ap_idle),
    .ap_ready(grp_positAdd_fu_274_ap_ready),
    .ap_ce(1'b1),
    .x_sign(grp_positAdd_fu_274_x_sign),
    .x_isZero(m_angle_isZero_reg_998),
    .x_regime1(m_angle_regime_9_reg_1004),
    .x_exponent2(m_angle_exponent_9_reg_1010),
    .x_mantissa3(m_angle_mantissa_reg_1016),
    .y_sign_val(grp_positAdd_fu_274_y_sign_val),
    .y_isZero_val(1'd0),
    .y_regime1_val(6'd2),
    .y_exponent2_val(1'd0),
    .y_mantissa3_val(30'd842887333),
    .ap_return_0(grp_positAdd_fu_274_ap_return_0),
    .ap_return_1(grp_positAdd_fu_274_ap_return_1),
    .ap_return_2(grp_positAdd_fu_274_ap_return_2),
    .ap_return_3(grp_positAdd_fu_274_ap_return_3),
    .ap_return_4(grp_positAdd_fu_274_ap_return_4)
);

pFFT_positAdd grp_positAdd_fu_295(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_positAdd_fu_295_ap_start),
    .ap_done(grp_positAdd_fu_295_ap_done),
    .ap_idle(grp_positAdd_fu_295_ap_idle),
    .ap_ready(grp_positAdd_fu_295_ap_ready),
    .ap_ce(1'b1),
    .x_sign(grp_positAdd_fu_295_x_sign),
    .x_isZero(grp_positAdd_fu_295_x_isZero),
    .x_regime1(grp_positAdd_fu_295_x_regime1),
    .x_exponent2(grp_positAdd_fu_295_x_exponent2),
    .x_mantissa3(grp_positAdd_fu_295_x_mantissa3),
    .y_sign_val(grp_positAdd_fu_295_y_sign_val),
    .y_isZero_val(grp_positAdd_fu_295_y_isZero_val),
    .y_regime1_val(grp_positAdd_fu_295_y_regime1_val),
    .y_exponent2_val(grp_positAdd_fu_295_y_exponent2_val),
    .y_mantissa3_val(grp_positAdd_fu_295_y_mantissa3_val),
    .ap_return_0(grp_positAdd_fu_295_ap_return_0),
    .ap_return_1(grp_positAdd_fu_295_ap_return_1),
    .ap_return_2(grp_positAdd_fu_295_ap_return_2),
    .ap_return_3(grp_positAdd_fu_295_ap_return_3),
    .ap_return_4(grp_positAdd_fu_295_ap_return_4)
);

pFFT_mul_59ns_61ns_119_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 59 ),
    .din1_WIDTH( 61 ),
    .dout_WIDTH( 119 ))
mul_59ns_61ns_119_1_1_U99(
    .din0(mul_ln675_fu_329_p0),
    .din1(mul_ln675_fu_329_p1),
    .dout(mul_ln675_fu_329_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_positAdd_fu_257_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_predicate_op61_call_state3_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_positAdd_fu_257_ap_start_reg <= 1'b1;
        end else if ((grp_positAdd_fu_257_ap_ready == 1'b1)) begin
            grp_positAdd_fu_257_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_positAdd_fu_274_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_predicate_op105_call_state11_state10 == 1'b1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (retval_1_i_fu_722_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
            grp_positAdd_fu_274_ap_start_reg <= 1'b1;
        end else if ((grp_positAdd_fu_274_ap_ready == 1'b1)) begin
            grp_positAdd_fu_274_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_positAdd_fu_295_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_predicate_op159_call_state19_state18 == 1'b1) & (ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (retval_1_i20_fu_836_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
            grp_positAdd_fu_295_ap_start_reg <= 1'b1;
        end else if ((grp_positAdd_fu_295_ap_ready == 1'b1)) begin
            grp_positAdd_fu_295_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((retval_1_i9_fu_764_p2 == 1'd0) & (retval_1_i_fu_722_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter10_x_exponent_7_reg_161 <= ap_phi_mux_storemerge_in_i_phi_fu_131_p4[32'd32];
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter10_x_exponent_7_reg_161 <= ap_phi_reg_pp0_iter9_x_exponent_7_reg_161;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((retval_1_i9_fu_764_p2 == 1'd0) & (retval_1_i_fu_722_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter10_x_regime_10_reg_149 <= {{ap_phi_mux_storemerge_in_i_phi_fu_131_p4[29:24]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter10_x_regime_10_reg_149 <= ap_phi_reg_pp0_iter9_x_regime_10_reg_149;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((retval_1_i9_fu_764_p2 == 1'd0) & (retval_1_i_fu_722_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter10_x_sign_6_reg_137 <= m_angle_sign_8_fu_606_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter10_x_sign_6_reg_137 <= ap_phi_reg_pp0_iter9_x_sign_6_reg_137;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((retval_1_i9_fu_764_p2 == 1'd0) & (retval_1_i_fu_722_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter10_y_isZero_reg_185 <= ap_phi_mux_storemerge_in_i_phi_fu_131_p4[32'd8];
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter10_y_isZero_reg_185 <= ap_phi_reg_pp0_iter9_y_isZero_reg_185;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((retval_1_i9_fu_764_p2 == 1'd0) & (retval_1_i_fu_722_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter10_y_mantissa_reg_173 <= {{ap_phi_mux_storemerge_in_i_phi_fu_131_p4[93:64]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter10_y_mantissa_reg_173 <= ap_phi_reg_pp0_iter9_y_mantissa_reg_173;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (retval_1_i9_reg_1026_pp0_iter16_reg == 1'd1) & (retval_1_i_reg_1022_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (retval_1_i_reg_1022_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter18_y_isZero_reg_185 <= grp_positAdd_fu_274_ap_return_1;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_y_isZero_reg_185 <= ap_phi_reg_pp0_iter17_y_isZero_reg_185;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((retval_1_i31_reg_1044 == 1'd0) & (retval_1_i20_reg_1040 == 1'd0))) begin
            ap_phi_reg_pp0_iter19_ref_tmp_0292_2_reg_197 <= x_sign_6_reg_137;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_ref_tmp_0292_2_reg_197 <= ap_phi_reg_pp0_iter18_ref_tmp_0292_2_reg_197;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((retval_1_i31_reg_1044 == 1'd0) & (retval_1_i20_reg_1040 == 1'd0))) begin
            ap_phi_reg_pp0_iter19_ref_tmp_1293_2_reg_209 <= ap_phi_reg_pp0_iter18_y_isZero_reg_185;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_ref_tmp_1293_2_reg_209 <= ap_phi_reg_pp0_iter18_ref_tmp_1293_2_reg_209;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((retval_1_i31_reg_1044 == 1'd0) & (retval_1_i20_reg_1040 == 1'd0))) begin
            ap_phi_reg_pp0_iter19_ref_tmp_3_2_reg_221 <= x_regime_10_reg_149;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_ref_tmp_3_2_reg_221 <= ap_phi_reg_pp0_iter18_ref_tmp_3_2_reg_221;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((retval_1_i31_reg_1044 == 1'd0) & (retval_1_i20_reg_1040 == 1'd0))) begin
            ap_phi_reg_pp0_iter19_ref_tmp_4_2_reg_233 <= x_exponent_7_reg_161;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_ref_tmp_4_2_reg_233 <= ap_phi_reg_pp0_iter18_ref_tmp_4_2_reg_233;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((retval_1_i31_reg_1044 == 1'd0) & (retval_1_i20_reg_1040 == 1'd0))) begin
            ap_phi_reg_pp0_iter19_ref_tmp_5_2_reg_245 <= y_mantissa_reg_173;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_ref_tmp_5_2_reg_245 <= ap_phi_reg_pp0_iter18_ref_tmp_5_2_reg_245;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((1'd1 == absXGreaterEqual_9_reg_973_pp0_iter7_reg) | (icmp_ln23_reg_969_pp0_iter7_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter9_storemerge_in_i_reg_128 <= tmp_i_fu_551_p10;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter9_storemerge_in_i_reg_128 <= ap_phi_reg_pp0_iter8_storemerge_in_i_reg_128;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (retval_1_i9_reg_1026_pp0_iter16_reg == 1'd1) & (retval_1_i_reg_1022_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (retval_1_i_reg_1022_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        x_exponent_7_reg_161 <= grp_positAdd_fu_274_ap_return_3;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_exponent_7_reg_161 <= ap_phi_reg_pp0_iter17_x_exponent_7_reg_161;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (retval_1_i9_reg_1026_pp0_iter16_reg == 1'd1) & (retval_1_i_reg_1022_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (retval_1_i_reg_1022_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        x_regime_10_reg_149 <= grp_positAdd_fu_274_ap_return_2;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_regime_10_reg_149 <= ap_phi_reg_pp0_iter17_x_regime_10_reg_149;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (retval_1_i9_reg_1026_pp0_iter16_reg == 1'd1) & (retval_1_i_reg_1022_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (retval_1_i_reg_1022_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        x_sign_6_reg_137 <= grp_positAdd_fu_274_ap_return_0;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_sign_6_reg_137 <= ap_phi_reg_pp0_iter17_x_sign_6_reg_137;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (retval_1_i9_reg_1026_pp0_iter16_reg == 1'd1) & (retval_1_i_reg_1022_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (retval_1_i_reg_1022_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        y_mantissa_reg_173 <= grp_positAdd_fu_274_ap_return_4;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        y_mantissa_reg_173 <= ap_phi_reg_pp0_iter17_y_mantissa_reg_173;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        absXGreaterEqual_9_reg_973 <= absXGreaterEqual_9_fu_426_p2;
        absXGreaterEqual_9_reg_973_pp0_iter1_reg <= absXGreaterEqual_9_reg_973;
        icmp_ln23_reg_969 <= icmp_ln23_fu_396_p2;
        icmp_ln23_reg_969_pp0_iter1_reg <= icmp_ln23_reg_969;
        regime_19_reg_982 <= regime_19_fu_535_p3;
        tmp_50_reg_977 <= zext_ln680_fu_445_p1[32'd118];
        x_exponent_read_reg_938 <= x_exponent;
        x_exponent_read_reg_938_pp0_iter1_reg <= x_exponent_read_reg_938;
        x_isZero_read_reg_952 <= x_isZero;
        x_isZero_read_reg_952_pp0_iter1_reg <= x_isZero_read_reg_952;
        x_mantissa_read_reg_932 <= x_mantissa;
        x_mantissa_read_reg_932_pp0_iter1_reg <= x_mantissa_read_reg_932;
        x_regime_read_reg_945 <= x_regime;
        x_regime_read_reg_945_pp0_iter1_reg <= x_regime_read_reg_945;
        x_sign_read_reg_963 <= x_sign;
        x_sign_read_reg_963_pp0_iter1_reg <= x_sign_read_reg_963;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        absXGreaterEqual_9_reg_973_pp0_iter2_reg <= absXGreaterEqual_9_reg_973_pp0_iter1_reg;
        absXGreaterEqual_9_reg_973_pp0_iter3_reg <= absXGreaterEqual_9_reg_973_pp0_iter2_reg;
        absXGreaterEqual_9_reg_973_pp0_iter4_reg <= absXGreaterEqual_9_reg_973_pp0_iter3_reg;
        absXGreaterEqual_9_reg_973_pp0_iter5_reg <= absXGreaterEqual_9_reg_973_pp0_iter4_reg;
        absXGreaterEqual_9_reg_973_pp0_iter6_reg <= absXGreaterEqual_9_reg_973_pp0_iter5_reg;
        absXGreaterEqual_9_reg_973_pp0_iter7_reg <= absXGreaterEqual_9_reg_973_pp0_iter6_reg;
        absXGreaterEqual_9_reg_973_pp0_iter8_reg <= absXGreaterEqual_9_reg_973_pp0_iter7_reg;
        icmp_ln23_reg_969_pp0_iter2_reg <= icmp_ln23_reg_969_pp0_iter1_reg;
        icmp_ln23_reg_969_pp0_iter3_reg <= icmp_ln23_reg_969_pp0_iter2_reg;
        icmp_ln23_reg_969_pp0_iter4_reg <= icmp_ln23_reg_969_pp0_iter3_reg;
        icmp_ln23_reg_969_pp0_iter5_reg <= icmp_ln23_reg_969_pp0_iter4_reg;
        icmp_ln23_reg_969_pp0_iter6_reg <= icmp_ln23_reg_969_pp0_iter5_reg;
        icmp_ln23_reg_969_pp0_iter7_reg <= icmp_ln23_reg_969_pp0_iter6_reg;
        icmp_ln23_reg_969_pp0_iter8_reg <= icmp_ln23_reg_969_pp0_iter7_reg;
        m_angle_exponent_9_reg_1010 <= ap_phi_mux_storemerge_in_i_phi_fu_131_p4[32'd32];
        m_angle_isZero_reg_998 <= ap_phi_mux_storemerge_in_i_phi_fu_131_p4[32'd8];
        m_angle_mantissa_reg_1016 <= {{ap_phi_mux_storemerge_in_i_phi_fu_131_p4[93:64]}};
        m_angle_regime_9_reg_1004 <= {{ap_phi_mux_storemerge_in_i_phi_fu_131_p4[29:24]}};
        m_angle_sign_8_reg_992 <= m_angle_sign_8_fu_606_p1;
        retval_1_i20_reg_1040 <= retval_1_i20_fu_836_p2;
        retval_1_i20_reg_1040_pp0_iter18_reg <= retval_1_i20_reg_1040;
        retval_1_i20_reg_1040_pp0_iter19_reg <= retval_1_i20_reg_1040_pp0_iter18_reg;
        retval_1_i20_reg_1040_pp0_iter20_reg <= retval_1_i20_reg_1040_pp0_iter19_reg;
        retval_1_i20_reg_1040_pp0_iter21_reg <= retval_1_i20_reg_1040_pp0_iter20_reg;
        retval_1_i20_reg_1040_pp0_iter22_reg <= retval_1_i20_reg_1040_pp0_iter21_reg;
        retval_1_i20_reg_1040_pp0_iter23_reg <= retval_1_i20_reg_1040_pp0_iter22_reg;
        retval_1_i20_reg_1040_pp0_iter24_reg <= retval_1_i20_reg_1040_pp0_iter23_reg;
        retval_1_i31_reg_1044 <= retval_1_i31_fu_880_p2;
        retval_1_i31_reg_1044_pp0_iter18_reg <= retval_1_i31_reg_1044;
        retval_1_i31_reg_1044_pp0_iter19_reg <= retval_1_i31_reg_1044_pp0_iter18_reg;
        retval_1_i31_reg_1044_pp0_iter20_reg <= retval_1_i31_reg_1044_pp0_iter19_reg;
        retval_1_i31_reg_1044_pp0_iter21_reg <= retval_1_i31_reg_1044_pp0_iter20_reg;
        retval_1_i31_reg_1044_pp0_iter22_reg <= retval_1_i31_reg_1044_pp0_iter21_reg;
        retval_1_i31_reg_1044_pp0_iter23_reg <= retval_1_i31_reg_1044_pp0_iter22_reg;
        retval_1_i31_reg_1044_pp0_iter24_reg <= retval_1_i31_reg_1044_pp0_iter23_reg;
        retval_1_i9_reg_1026 <= retval_1_i9_fu_764_p2;
        retval_1_i9_reg_1026_pp0_iter10_reg <= retval_1_i9_reg_1026;
        retval_1_i9_reg_1026_pp0_iter11_reg <= retval_1_i9_reg_1026_pp0_iter10_reg;
        retval_1_i9_reg_1026_pp0_iter12_reg <= retval_1_i9_reg_1026_pp0_iter11_reg;
        retval_1_i9_reg_1026_pp0_iter13_reg <= retval_1_i9_reg_1026_pp0_iter12_reg;
        retval_1_i9_reg_1026_pp0_iter14_reg <= retval_1_i9_reg_1026_pp0_iter13_reg;
        retval_1_i9_reg_1026_pp0_iter15_reg <= retval_1_i9_reg_1026_pp0_iter14_reg;
        retval_1_i9_reg_1026_pp0_iter16_reg <= retval_1_i9_reg_1026_pp0_iter15_reg;
        retval_1_i_reg_1022 <= retval_1_i_fu_722_p2;
        retval_1_i_reg_1022_pp0_iter10_reg <= retval_1_i_reg_1022;
        retval_1_i_reg_1022_pp0_iter11_reg <= retval_1_i_reg_1022_pp0_iter10_reg;
        retval_1_i_reg_1022_pp0_iter12_reg <= retval_1_i_reg_1022_pp0_iter11_reg;
        retval_1_i_reg_1022_pp0_iter13_reg <= retval_1_i_reg_1022_pp0_iter12_reg;
        retval_1_i_reg_1022_pp0_iter14_reg <= retval_1_i_reg_1022_pp0_iter13_reg;
        retval_1_i_reg_1022_pp0_iter15_reg <= retval_1_i_reg_1022_pp0_iter14_reg;
        retval_1_i_reg_1022_pp0_iter16_reg <= retval_1_i_reg_1022_pp0_iter15_reg;
        x_exponent_read_reg_938_pp0_iter2_reg <= x_exponent_read_reg_938_pp0_iter1_reg;
        x_exponent_read_reg_938_pp0_iter3_reg <= x_exponent_read_reg_938_pp0_iter2_reg;
        x_exponent_read_reg_938_pp0_iter4_reg <= x_exponent_read_reg_938_pp0_iter3_reg;
        x_exponent_read_reg_938_pp0_iter5_reg <= x_exponent_read_reg_938_pp0_iter4_reg;
        x_exponent_read_reg_938_pp0_iter6_reg <= x_exponent_read_reg_938_pp0_iter5_reg;
        x_exponent_read_reg_938_pp0_iter7_reg <= x_exponent_read_reg_938_pp0_iter6_reg;
        x_isZero_read_reg_952_pp0_iter2_reg <= x_isZero_read_reg_952_pp0_iter1_reg;
        x_isZero_read_reg_952_pp0_iter3_reg <= x_isZero_read_reg_952_pp0_iter2_reg;
        x_isZero_read_reg_952_pp0_iter4_reg <= x_isZero_read_reg_952_pp0_iter3_reg;
        x_isZero_read_reg_952_pp0_iter5_reg <= x_isZero_read_reg_952_pp0_iter4_reg;
        x_isZero_read_reg_952_pp0_iter6_reg <= x_isZero_read_reg_952_pp0_iter5_reg;
        x_isZero_read_reg_952_pp0_iter7_reg <= x_isZero_read_reg_952_pp0_iter6_reg;
        x_mantissa_read_reg_932_pp0_iter2_reg <= x_mantissa_read_reg_932_pp0_iter1_reg;
        x_mantissa_read_reg_932_pp0_iter3_reg <= x_mantissa_read_reg_932_pp0_iter2_reg;
        x_mantissa_read_reg_932_pp0_iter4_reg <= x_mantissa_read_reg_932_pp0_iter3_reg;
        x_mantissa_read_reg_932_pp0_iter5_reg <= x_mantissa_read_reg_932_pp0_iter4_reg;
        x_mantissa_read_reg_932_pp0_iter6_reg <= x_mantissa_read_reg_932_pp0_iter5_reg;
        x_mantissa_read_reg_932_pp0_iter7_reg <= x_mantissa_read_reg_932_pp0_iter6_reg;
        x_regime_read_reg_945_pp0_iter2_reg <= x_regime_read_reg_945_pp0_iter1_reg;
        x_regime_read_reg_945_pp0_iter3_reg <= x_regime_read_reg_945_pp0_iter2_reg;
        x_regime_read_reg_945_pp0_iter4_reg <= x_regime_read_reg_945_pp0_iter3_reg;
        x_regime_read_reg_945_pp0_iter5_reg <= x_regime_read_reg_945_pp0_iter4_reg;
        x_regime_read_reg_945_pp0_iter6_reg <= x_regime_read_reg_945_pp0_iter5_reg;
        x_regime_read_reg_945_pp0_iter7_reg <= x_regime_read_reg_945_pp0_iter6_reg;
        x_sign_read_reg_963_pp0_iter2_reg <= x_sign_read_reg_963_pp0_iter1_reg;
        x_sign_read_reg_963_pp0_iter3_reg <= x_sign_read_reg_963_pp0_iter2_reg;
        x_sign_read_reg_963_pp0_iter4_reg <= x_sign_read_reg_963_pp0_iter3_reg;
        x_sign_read_reg_963_pp0_iter5_reg <= x_sign_read_reg_963_pp0_iter4_reg;
        x_sign_read_reg_963_pp0_iter6_reg <= x_sign_read_reg_963_pp0_iter5_reg;
        x_sign_read_reg_963_pp0_iter7_reg <= x_sign_read_reg_963_pp0_iter6_reg;
        x_sign_read_reg_963_pp0_iter8_reg <= x_sign_read_reg_963_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_ref_tmp_0292_2_reg_197 <= ap_phi_reg_pp0_iter9_ref_tmp_0292_2_reg_197;
        ap_phi_reg_pp0_iter10_ref_tmp_1293_2_reg_209 <= ap_phi_reg_pp0_iter9_ref_tmp_1293_2_reg_209;
        ap_phi_reg_pp0_iter10_ref_tmp_3_2_reg_221 <= ap_phi_reg_pp0_iter9_ref_tmp_3_2_reg_221;
        ap_phi_reg_pp0_iter10_ref_tmp_4_2_reg_233 <= ap_phi_reg_pp0_iter9_ref_tmp_4_2_reg_233;
        ap_phi_reg_pp0_iter10_ref_tmp_5_2_reg_245 <= ap_phi_reg_pp0_iter9_ref_tmp_5_2_reg_245;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_ref_tmp_0292_2_reg_197 <= ap_phi_reg_pp0_iter10_ref_tmp_0292_2_reg_197;
        ap_phi_reg_pp0_iter11_ref_tmp_1293_2_reg_209 <= ap_phi_reg_pp0_iter10_ref_tmp_1293_2_reg_209;
        ap_phi_reg_pp0_iter11_ref_tmp_3_2_reg_221 <= ap_phi_reg_pp0_iter10_ref_tmp_3_2_reg_221;
        ap_phi_reg_pp0_iter11_ref_tmp_4_2_reg_233 <= ap_phi_reg_pp0_iter10_ref_tmp_4_2_reg_233;
        ap_phi_reg_pp0_iter11_ref_tmp_5_2_reg_245 <= ap_phi_reg_pp0_iter10_ref_tmp_5_2_reg_245;
        ap_phi_reg_pp0_iter11_x_exponent_7_reg_161 <= ap_phi_reg_pp0_iter10_x_exponent_7_reg_161;
        ap_phi_reg_pp0_iter11_x_regime_10_reg_149 <= ap_phi_reg_pp0_iter10_x_regime_10_reg_149;
        ap_phi_reg_pp0_iter11_x_sign_6_reg_137 <= ap_phi_reg_pp0_iter10_x_sign_6_reg_137;
        ap_phi_reg_pp0_iter11_y_isZero_reg_185 <= ap_phi_reg_pp0_iter10_y_isZero_reg_185;
        ap_phi_reg_pp0_iter11_y_mantissa_reg_173 <= ap_phi_reg_pp0_iter10_y_mantissa_reg_173;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_ref_tmp_0292_2_reg_197 <= ap_phi_reg_pp0_iter11_ref_tmp_0292_2_reg_197;
        ap_phi_reg_pp0_iter12_ref_tmp_1293_2_reg_209 <= ap_phi_reg_pp0_iter11_ref_tmp_1293_2_reg_209;
        ap_phi_reg_pp0_iter12_ref_tmp_3_2_reg_221 <= ap_phi_reg_pp0_iter11_ref_tmp_3_2_reg_221;
        ap_phi_reg_pp0_iter12_ref_tmp_4_2_reg_233 <= ap_phi_reg_pp0_iter11_ref_tmp_4_2_reg_233;
        ap_phi_reg_pp0_iter12_ref_tmp_5_2_reg_245 <= ap_phi_reg_pp0_iter11_ref_tmp_5_2_reg_245;
        ap_phi_reg_pp0_iter12_x_exponent_7_reg_161 <= ap_phi_reg_pp0_iter11_x_exponent_7_reg_161;
        ap_phi_reg_pp0_iter12_x_regime_10_reg_149 <= ap_phi_reg_pp0_iter11_x_regime_10_reg_149;
        ap_phi_reg_pp0_iter12_x_sign_6_reg_137 <= ap_phi_reg_pp0_iter11_x_sign_6_reg_137;
        ap_phi_reg_pp0_iter12_y_isZero_reg_185 <= ap_phi_reg_pp0_iter11_y_isZero_reg_185;
        ap_phi_reg_pp0_iter12_y_mantissa_reg_173 <= ap_phi_reg_pp0_iter11_y_mantissa_reg_173;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_ref_tmp_0292_2_reg_197 <= ap_phi_reg_pp0_iter12_ref_tmp_0292_2_reg_197;
        ap_phi_reg_pp0_iter13_ref_tmp_1293_2_reg_209 <= ap_phi_reg_pp0_iter12_ref_tmp_1293_2_reg_209;
        ap_phi_reg_pp0_iter13_ref_tmp_3_2_reg_221 <= ap_phi_reg_pp0_iter12_ref_tmp_3_2_reg_221;
        ap_phi_reg_pp0_iter13_ref_tmp_4_2_reg_233 <= ap_phi_reg_pp0_iter12_ref_tmp_4_2_reg_233;
        ap_phi_reg_pp0_iter13_ref_tmp_5_2_reg_245 <= ap_phi_reg_pp0_iter12_ref_tmp_5_2_reg_245;
        ap_phi_reg_pp0_iter13_x_exponent_7_reg_161 <= ap_phi_reg_pp0_iter12_x_exponent_7_reg_161;
        ap_phi_reg_pp0_iter13_x_regime_10_reg_149 <= ap_phi_reg_pp0_iter12_x_regime_10_reg_149;
        ap_phi_reg_pp0_iter13_x_sign_6_reg_137 <= ap_phi_reg_pp0_iter12_x_sign_6_reg_137;
        ap_phi_reg_pp0_iter13_y_isZero_reg_185 <= ap_phi_reg_pp0_iter12_y_isZero_reg_185;
        ap_phi_reg_pp0_iter13_y_mantissa_reg_173 <= ap_phi_reg_pp0_iter12_y_mantissa_reg_173;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_ref_tmp_0292_2_reg_197 <= ap_phi_reg_pp0_iter13_ref_tmp_0292_2_reg_197;
        ap_phi_reg_pp0_iter14_ref_tmp_1293_2_reg_209 <= ap_phi_reg_pp0_iter13_ref_tmp_1293_2_reg_209;
        ap_phi_reg_pp0_iter14_ref_tmp_3_2_reg_221 <= ap_phi_reg_pp0_iter13_ref_tmp_3_2_reg_221;
        ap_phi_reg_pp0_iter14_ref_tmp_4_2_reg_233 <= ap_phi_reg_pp0_iter13_ref_tmp_4_2_reg_233;
        ap_phi_reg_pp0_iter14_ref_tmp_5_2_reg_245 <= ap_phi_reg_pp0_iter13_ref_tmp_5_2_reg_245;
        ap_phi_reg_pp0_iter14_x_exponent_7_reg_161 <= ap_phi_reg_pp0_iter13_x_exponent_7_reg_161;
        ap_phi_reg_pp0_iter14_x_regime_10_reg_149 <= ap_phi_reg_pp0_iter13_x_regime_10_reg_149;
        ap_phi_reg_pp0_iter14_x_sign_6_reg_137 <= ap_phi_reg_pp0_iter13_x_sign_6_reg_137;
        ap_phi_reg_pp0_iter14_y_isZero_reg_185 <= ap_phi_reg_pp0_iter13_y_isZero_reg_185;
        ap_phi_reg_pp0_iter14_y_mantissa_reg_173 <= ap_phi_reg_pp0_iter13_y_mantissa_reg_173;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_ref_tmp_0292_2_reg_197 <= ap_phi_reg_pp0_iter14_ref_tmp_0292_2_reg_197;
        ap_phi_reg_pp0_iter15_ref_tmp_1293_2_reg_209 <= ap_phi_reg_pp0_iter14_ref_tmp_1293_2_reg_209;
        ap_phi_reg_pp0_iter15_ref_tmp_3_2_reg_221 <= ap_phi_reg_pp0_iter14_ref_tmp_3_2_reg_221;
        ap_phi_reg_pp0_iter15_ref_tmp_4_2_reg_233 <= ap_phi_reg_pp0_iter14_ref_tmp_4_2_reg_233;
        ap_phi_reg_pp0_iter15_ref_tmp_5_2_reg_245 <= ap_phi_reg_pp0_iter14_ref_tmp_5_2_reg_245;
        ap_phi_reg_pp0_iter15_x_exponent_7_reg_161 <= ap_phi_reg_pp0_iter14_x_exponent_7_reg_161;
        ap_phi_reg_pp0_iter15_x_regime_10_reg_149 <= ap_phi_reg_pp0_iter14_x_regime_10_reg_149;
        ap_phi_reg_pp0_iter15_x_sign_6_reg_137 <= ap_phi_reg_pp0_iter14_x_sign_6_reg_137;
        ap_phi_reg_pp0_iter15_y_isZero_reg_185 <= ap_phi_reg_pp0_iter14_y_isZero_reg_185;
        ap_phi_reg_pp0_iter15_y_mantissa_reg_173 <= ap_phi_reg_pp0_iter14_y_mantissa_reg_173;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_ref_tmp_0292_2_reg_197 <= ap_phi_reg_pp0_iter15_ref_tmp_0292_2_reg_197;
        ap_phi_reg_pp0_iter16_ref_tmp_1293_2_reg_209 <= ap_phi_reg_pp0_iter15_ref_tmp_1293_2_reg_209;
        ap_phi_reg_pp0_iter16_ref_tmp_3_2_reg_221 <= ap_phi_reg_pp0_iter15_ref_tmp_3_2_reg_221;
        ap_phi_reg_pp0_iter16_ref_tmp_4_2_reg_233 <= ap_phi_reg_pp0_iter15_ref_tmp_4_2_reg_233;
        ap_phi_reg_pp0_iter16_ref_tmp_5_2_reg_245 <= ap_phi_reg_pp0_iter15_ref_tmp_5_2_reg_245;
        ap_phi_reg_pp0_iter16_x_exponent_7_reg_161 <= ap_phi_reg_pp0_iter15_x_exponent_7_reg_161;
        ap_phi_reg_pp0_iter16_x_regime_10_reg_149 <= ap_phi_reg_pp0_iter15_x_regime_10_reg_149;
        ap_phi_reg_pp0_iter16_x_sign_6_reg_137 <= ap_phi_reg_pp0_iter15_x_sign_6_reg_137;
        ap_phi_reg_pp0_iter16_y_isZero_reg_185 <= ap_phi_reg_pp0_iter15_y_isZero_reg_185;
        ap_phi_reg_pp0_iter16_y_mantissa_reg_173 <= ap_phi_reg_pp0_iter15_y_mantissa_reg_173;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_ref_tmp_0292_2_reg_197 <= ap_phi_reg_pp0_iter16_ref_tmp_0292_2_reg_197;
        ap_phi_reg_pp0_iter17_ref_tmp_1293_2_reg_209 <= ap_phi_reg_pp0_iter16_ref_tmp_1293_2_reg_209;
        ap_phi_reg_pp0_iter17_ref_tmp_3_2_reg_221 <= ap_phi_reg_pp0_iter16_ref_tmp_3_2_reg_221;
        ap_phi_reg_pp0_iter17_ref_tmp_4_2_reg_233 <= ap_phi_reg_pp0_iter16_ref_tmp_4_2_reg_233;
        ap_phi_reg_pp0_iter17_ref_tmp_5_2_reg_245 <= ap_phi_reg_pp0_iter16_ref_tmp_5_2_reg_245;
        ap_phi_reg_pp0_iter17_x_exponent_7_reg_161 <= ap_phi_reg_pp0_iter16_x_exponent_7_reg_161;
        ap_phi_reg_pp0_iter17_x_regime_10_reg_149 <= ap_phi_reg_pp0_iter16_x_regime_10_reg_149;
        ap_phi_reg_pp0_iter17_x_sign_6_reg_137 <= ap_phi_reg_pp0_iter16_x_sign_6_reg_137;
        ap_phi_reg_pp0_iter17_y_isZero_reg_185 <= ap_phi_reg_pp0_iter16_y_isZero_reg_185;
        ap_phi_reg_pp0_iter17_y_mantissa_reg_173 <= ap_phi_reg_pp0_iter16_y_mantissa_reg_173;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_ref_tmp_0292_2_reg_197 <= ap_phi_reg_pp0_iter17_ref_tmp_0292_2_reg_197;
        ap_phi_reg_pp0_iter18_ref_tmp_1293_2_reg_209 <= ap_phi_reg_pp0_iter17_ref_tmp_1293_2_reg_209;
        ap_phi_reg_pp0_iter18_ref_tmp_3_2_reg_221 <= ap_phi_reg_pp0_iter17_ref_tmp_3_2_reg_221;
        ap_phi_reg_pp0_iter18_ref_tmp_4_2_reg_233 <= ap_phi_reg_pp0_iter17_ref_tmp_4_2_reg_233;
        ap_phi_reg_pp0_iter18_ref_tmp_5_2_reg_245 <= ap_phi_reg_pp0_iter17_ref_tmp_5_2_reg_245;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_ref_tmp_0292_2_reg_197 <= ap_phi_reg_pp0_iter0_ref_tmp_0292_2_reg_197;
        ap_phi_reg_pp0_iter1_ref_tmp_1293_2_reg_209 <= ap_phi_reg_pp0_iter0_ref_tmp_1293_2_reg_209;
        ap_phi_reg_pp0_iter1_ref_tmp_3_2_reg_221 <= ap_phi_reg_pp0_iter0_ref_tmp_3_2_reg_221;
        ap_phi_reg_pp0_iter1_ref_tmp_4_2_reg_233 <= ap_phi_reg_pp0_iter0_ref_tmp_4_2_reg_233;
        ap_phi_reg_pp0_iter1_ref_tmp_5_2_reg_245 <= ap_phi_reg_pp0_iter0_ref_tmp_5_2_reg_245;
        ap_phi_reg_pp0_iter1_storemerge_in_i_reg_128 <= ap_phi_reg_pp0_iter0_storemerge_in_i_reg_128;
        ap_phi_reg_pp0_iter1_x_exponent_7_reg_161 <= ap_phi_reg_pp0_iter0_x_exponent_7_reg_161;
        ap_phi_reg_pp0_iter1_x_regime_10_reg_149 <= ap_phi_reg_pp0_iter0_x_regime_10_reg_149;
        ap_phi_reg_pp0_iter1_x_sign_6_reg_137 <= ap_phi_reg_pp0_iter0_x_sign_6_reg_137;
        ap_phi_reg_pp0_iter1_y_isZero_reg_185 <= ap_phi_reg_pp0_iter0_y_isZero_reg_185;
        ap_phi_reg_pp0_iter1_y_mantissa_reg_173 <= ap_phi_reg_pp0_iter0_y_mantissa_reg_173;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_ref_tmp_0292_2_reg_197 <= ap_phi_reg_pp0_iter19_ref_tmp_0292_2_reg_197;
        ap_phi_reg_pp0_iter20_ref_tmp_1293_2_reg_209 <= ap_phi_reg_pp0_iter19_ref_tmp_1293_2_reg_209;
        ap_phi_reg_pp0_iter20_ref_tmp_3_2_reg_221 <= ap_phi_reg_pp0_iter19_ref_tmp_3_2_reg_221;
        ap_phi_reg_pp0_iter20_ref_tmp_4_2_reg_233 <= ap_phi_reg_pp0_iter19_ref_tmp_4_2_reg_233;
        ap_phi_reg_pp0_iter20_ref_tmp_5_2_reg_245 <= ap_phi_reg_pp0_iter19_ref_tmp_5_2_reg_245;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_ref_tmp_0292_2_reg_197 <= ap_phi_reg_pp0_iter20_ref_tmp_0292_2_reg_197;
        ap_phi_reg_pp0_iter21_ref_tmp_1293_2_reg_209 <= ap_phi_reg_pp0_iter20_ref_tmp_1293_2_reg_209;
        ap_phi_reg_pp0_iter21_ref_tmp_3_2_reg_221 <= ap_phi_reg_pp0_iter20_ref_tmp_3_2_reg_221;
        ap_phi_reg_pp0_iter21_ref_tmp_4_2_reg_233 <= ap_phi_reg_pp0_iter20_ref_tmp_4_2_reg_233;
        ap_phi_reg_pp0_iter21_ref_tmp_5_2_reg_245 <= ap_phi_reg_pp0_iter20_ref_tmp_5_2_reg_245;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter22_ref_tmp_0292_2_reg_197 <= ap_phi_reg_pp0_iter21_ref_tmp_0292_2_reg_197;
        ap_phi_reg_pp0_iter22_ref_tmp_1293_2_reg_209 <= ap_phi_reg_pp0_iter21_ref_tmp_1293_2_reg_209;
        ap_phi_reg_pp0_iter22_ref_tmp_3_2_reg_221 <= ap_phi_reg_pp0_iter21_ref_tmp_3_2_reg_221;
        ap_phi_reg_pp0_iter22_ref_tmp_4_2_reg_233 <= ap_phi_reg_pp0_iter21_ref_tmp_4_2_reg_233;
        ap_phi_reg_pp0_iter22_ref_tmp_5_2_reg_245 <= ap_phi_reg_pp0_iter21_ref_tmp_5_2_reg_245;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter23_ref_tmp_0292_2_reg_197 <= ap_phi_reg_pp0_iter22_ref_tmp_0292_2_reg_197;
        ap_phi_reg_pp0_iter23_ref_tmp_1293_2_reg_209 <= ap_phi_reg_pp0_iter22_ref_tmp_1293_2_reg_209;
        ap_phi_reg_pp0_iter23_ref_tmp_3_2_reg_221 <= ap_phi_reg_pp0_iter22_ref_tmp_3_2_reg_221;
        ap_phi_reg_pp0_iter23_ref_tmp_4_2_reg_233 <= ap_phi_reg_pp0_iter22_ref_tmp_4_2_reg_233;
        ap_phi_reg_pp0_iter23_ref_tmp_5_2_reg_245 <= ap_phi_reg_pp0_iter22_ref_tmp_5_2_reg_245;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter24_ref_tmp_0292_2_reg_197 <= ap_phi_reg_pp0_iter23_ref_tmp_0292_2_reg_197;
        ap_phi_reg_pp0_iter24_ref_tmp_1293_2_reg_209 <= ap_phi_reg_pp0_iter23_ref_tmp_1293_2_reg_209;
        ap_phi_reg_pp0_iter24_ref_tmp_3_2_reg_221 <= ap_phi_reg_pp0_iter23_ref_tmp_3_2_reg_221;
        ap_phi_reg_pp0_iter24_ref_tmp_4_2_reg_233 <= ap_phi_reg_pp0_iter23_ref_tmp_4_2_reg_233;
        ap_phi_reg_pp0_iter24_ref_tmp_5_2_reg_245 <= ap_phi_reg_pp0_iter23_ref_tmp_5_2_reg_245;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter25_ref_tmp_0292_2_reg_197 <= ap_phi_reg_pp0_iter24_ref_tmp_0292_2_reg_197;
        ap_phi_reg_pp0_iter25_ref_tmp_1293_2_reg_209 <= ap_phi_reg_pp0_iter24_ref_tmp_1293_2_reg_209;
        ap_phi_reg_pp0_iter25_ref_tmp_3_2_reg_221 <= ap_phi_reg_pp0_iter24_ref_tmp_3_2_reg_221;
        ap_phi_reg_pp0_iter25_ref_tmp_4_2_reg_233 <= ap_phi_reg_pp0_iter24_ref_tmp_4_2_reg_233;
        ap_phi_reg_pp0_iter25_ref_tmp_5_2_reg_245 <= ap_phi_reg_pp0_iter24_ref_tmp_5_2_reg_245;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_ref_tmp_0292_2_reg_197 <= ap_phi_reg_pp0_iter1_ref_tmp_0292_2_reg_197;
        ap_phi_reg_pp0_iter2_ref_tmp_1293_2_reg_209 <= ap_phi_reg_pp0_iter1_ref_tmp_1293_2_reg_209;
        ap_phi_reg_pp0_iter2_ref_tmp_3_2_reg_221 <= ap_phi_reg_pp0_iter1_ref_tmp_3_2_reg_221;
        ap_phi_reg_pp0_iter2_ref_tmp_4_2_reg_233 <= ap_phi_reg_pp0_iter1_ref_tmp_4_2_reg_233;
        ap_phi_reg_pp0_iter2_ref_tmp_5_2_reg_245 <= ap_phi_reg_pp0_iter1_ref_tmp_5_2_reg_245;
        ap_phi_reg_pp0_iter2_storemerge_in_i_reg_128 <= ap_phi_reg_pp0_iter1_storemerge_in_i_reg_128;
        ap_phi_reg_pp0_iter2_x_exponent_7_reg_161 <= ap_phi_reg_pp0_iter1_x_exponent_7_reg_161;
        ap_phi_reg_pp0_iter2_x_regime_10_reg_149 <= ap_phi_reg_pp0_iter1_x_regime_10_reg_149;
        ap_phi_reg_pp0_iter2_x_sign_6_reg_137 <= ap_phi_reg_pp0_iter1_x_sign_6_reg_137;
        ap_phi_reg_pp0_iter2_y_isZero_reg_185 <= ap_phi_reg_pp0_iter1_y_isZero_reg_185;
        ap_phi_reg_pp0_iter2_y_mantissa_reg_173 <= ap_phi_reg_pp0_iter1_y_mantissa_reg_173;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_ref_tmp_0292_2_reg_197 <= ap_phi_reg_pp0_iter2_ref_tmp_0292_2_reg_197;
        ap_phi_reg_pp0_iter3_ref_tmp_1293_2_reg_209 <= ap_phi_reg_pp0_iter2_ref_tmp_1293_2_reg_209;
        ap_phi_reg_pp0_iter3_ref_tmp_3_2_reg_221 <= ap_phi_reg_pp0_iter2_ref_tmp_3_2_reg_221;
        ap_phi_reg_pp0_iter3_ref_tmp_4_2_reg_233 <= ap_phi_reg_pp0_iter2_ref_tmp_4_2_reg_233;
        ap_phi_reg_pp0_iter3_ref_tmp_5_2_reg_245 <= ap_phi_reg_pp0_iter2_ref_tmp_5_2_reg_245;
        ap_phi_reg_pp0_iter3_storemerge_in_i_reg_128 <= ap_phi_reg_pp0_iter2_storemerge_in_i_reg_128;
        ap_phi_reg_pp0_iter3_x_exponent_7_reg_161 <= ap_phi_reg_pp0_iter2_x_exponent_7_reg_161;
        ap_phi_reg_pp0_iter3_x_regime_10_reg_149 <= ap_phi_reg_pp0_iter2_x_regime_10_reg_149;
        ap_phi_reg_pp0_iter3_x_sign_6_reg_137 <= ap_phi_reg_pp0_iter2_x_sign_6_reg_137;
        ap_phi_reg_pp0_iter3_y_isZero_reg_185 <= ap_phi_reg_pp0_iter2_y_isZero_reg_185;
        ap_phi_reg_pp0_iter3_y_mantissa_reg_173 <= ap_phi_reg_pp0_iter2_y_mantissa_reg_173;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_ref_tmp_0292_2_reg_197 <= ap_phi_reg_pp0_iter3_ref_tmp_0292_2_reg_197;
        ap_phi_reg_pp0_iter4_ref_tmp_1293_2_reg_209 <= ap_phi_reg_pp0_iter3_ref_tmp_1293_2_reg_209;
        ap_phi_reg_pp0_iter4_ref_tmp_3_2_reg_221 <= ap_phi_reg_pp0_iter3_ref_tmp_3_2_reg_221;
        ap_phi_reg_pp0_iter4_ref_tmp_4_2_reg_233 <= ap_phi_reg_pp0_iter3_ref_tmp_4_2_reg_233;
        ap_phi_reg_pp0_iter4_ref_tmp_5_2_reg_245 <= ap_phi_reg_pp0_iter3_ref_tmp_5_2_reg_245;
        ap_phi_reg_pp0_iter4_storemerge_in_i_reg_128 <= ap_phi_reg_pp0_iter3_storemerge_in_i_reg_128;
        ap_phi_reg_pp0_iter4_x_exponent_7_reg_161 <= ap_phi_reg_pp0_iter3_x_exponent_7_reg_161;
        ap_phi_reg_pp0_iter4_x_regime_10_reg_149 <= ap_phi_reg_pp0_iter3_x_regime_10_reg_149;
        ap_phi_reg_pp0_iter4_x_sign_6_reg_137 <= ap_phi_reg_pp0_iter3_x_sign_6_reg_137;
        ap_phi_reg_pp0_iter4_y_isZero_reg_185 <= ap_phi_reg_pp0_iter3_y_isZero_reg_185;
        ap_phi_reg_pp0_iter4_y_mantissa_reg_173 <= ap_phi_reg_pp0_iter3_y_mantissa_reg_173;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_ref_tmp_0292_2_reg_197 <= ap_phi_reg_pp0_iter4_ref_tmp_0292_2_reg_197;
        ap_phi_reg_pp0_iter5_ref_tmp_1293_2_reg_209 <= ap_phi_reg_pp0_iter4_ref_tmp_1293_2_reg_209;
        ap_phi_reg_pp0_iter5_ref_tmp_3_2_reg_221 <= ap_phi_reg_pp0_iter4_ref_tmp_3_2_reg_221;
        ap_phi_reg_pp0_iter5_ref_tmp_4_2_reg_233 <= ap_phi_reg_pp0_iter4_ref_tmp_4_2_reg_233;
        ap_phi_reg_pp0_iter5_ref_tmp_5_2_reg_245 <= ap_phi_reg_pp0_iter4_ref_tmp_5_2_reg_245;
        ap_phi_reg_pp0_iter5_storemerge_in_i_reg_128 <= ap_phi_reg_pp0_iter4_storemerge_in_i_reg_128;
        ap_phi_reg_pp0_iter5_x_exponent_7_reg_161 <= ap_phi_reg_pp0_iter4_x_exponent_7_reg_161;
        ap_phi_reg_pp0_iter5_x_regime_10_reg_149 <= ap_phi_reg_pp0_iter4_x_regime_10_reg_149;
        ap_phi_reg_pp0_iter5_x_sign_6_reg_137 <= ap_phi_reg_pp0_iter4_x_sign_6_reg_137;
        ap_phi_reg_pp0_iter5_y_isZero_reg_185 <= ap_phi_reg_pp0_iter4_y_isZero_reg_185;
        ap_phi_reg_pp0_iter5_y_mantissa_reg_173 <= ap_phi_reg_pp0_iter4_y_mantissa_reg_173;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_ref_tmp_0292_2_reg_197 <= ap_phi_reg_pp0_iter5_ref_tmp_0292_2_reg_197;
        ap_phi_reg_pp0_iter6_ref_tmp_1293_2_reg_209 <= ap_phi_reg_pp0_iter5_ref_tmp_1293_2_reg_209;
        ap_phi_reg_pp0_iter6_ref_tmp_3_2_reg_221 <= ap_phi_reg_pp0_iter5_ref_tmp_3_2_reg_221;
        ap_phi_reg_pp0_iter6_ref_tmp_4_2_reg_233 <= ap_phi_reg_pp0_iter5_ref_tmp_4_2_reg_233;
        ap_phi_reg_pp0_iter6_ref_tmp_5_2_reg_245 <= ap_phi_reg_pp0_iter5_ref_tmp_5_2_reg_245;
        ap_phi_reg_pp0_iter6_storemerge_in_i_reg_128 <= ap_phi_reg_pp0_iter5_storemerge_in_i_reg_128;
        ap_phi_reg_pp0_iter6_x_exponent_7_reg_161 <= ap_phi_reg_pp0_iter5_x_exponent_7_reg_161;
        ap_phi_reg_pp0_iter6_x_regime_10_reg_149 <= ap_phi_reg_pp0_iter5_x_regime_10_reg_149;
        ap_phi_reg_pp0_iter6_x_sign_6_reg_137 <= ap_phi_reg_pp0_iter5_x_sign_6_reg_137;
        ap_phi_reg_pp0_iter6_y_isZero_reg_185 <= ap_phi_reg_pp0_iter5_y_isZero_reg_185;
        ap_phi_reg_pp0_iter6_y_mantissa_reg_173 <= ap_phi_reg_pp0_iter5_y_mantissa_reg_173;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_ref_tmp_0292_2_reg_197 <= ap_phi_reg_pp0_iter6_ref_tmp_0292_2_reg_197;
        ap_phi_reg_pp0_iter7_ref_tmp_1293_2_reg_209 <= ap_phi_reg_pp0_iter6_ref_tmp_1293_2_reg_209;
        ap_phi_reg_pp0_iter7_ref_tmp_3_2_reg_221 <= ap_phi_reg_pp0_iter6_ref_tmp_3_2_reg_221;
        ap_phi_reg_pp0_iter7_ref_tmp_4_2_reg_233 <= ap_phi_reg_pp0_iter6_ref_tmp_4_2_reg_233;
        ap_phi_reg_pp0_iter7_ref_tmp_5_2_reg_245 <= ap_phi_reg_pp0_iter6_ref_tmp_5_2_reg_245;
        ap_phi_reg_pp0_iter7_storemerge_in_i_reg_128 <= ap_phi_reg_pp0_iter6_storemerge_in_i_reg_128;
        ap_phi_reg_pp0_iter7_x_exponent_7_reg_161 <= ap_phi_reg_pp0_iter6_x_exponent_7_reg_161;
        ap_phi_reg_pp0_iter7_x_regime_10_reg_149 <= ap_phi_reg_pp0_iter6_x_regime_10_reg_149;
        ap_phi_reg_pp0_iter7_x_sign_6_reg_137 <= ap_phi_reg_pp0_iter6_x_sign_6_reg_137;
        ap_phi_reg_pp0_iter7_y_isZero_reg_185 <= ap_phi_reg_pp0_iter6_y_isZero_reg_185;
        ap_phi_reg_pp0_iter7_y_mantissa_reg_173 <= ap_phi_reg_pp0_iter6_y_mantissa_reg_173;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_ref_tmp_0292_2_reg_197 <= ap_phi_reg_pp0_iter7_ref_tmp_0292_2_reg_197;
        ap_phi_reg_pp0_iter8_ref_tmp_1293_2_reg_209 <= ap_phi_reg_pp0_iter7_ref_tmp_1293_2_reg_209;
        ap_phi_reg_pp0_iter8_ref_tmp_3_2_reg_221 <= ap_phi_reg_pp0_iter7_ref_tmp_3_2_reg_221;
        ap_phi_reg_pp0_iter8_ref_tmp_4_2_reg_233 <= ap_phi_reg_pp0_iter7_ref_tmp_4_2_reg_233;
        ap_phi_reg_pp0_iter8_ref_tmp_5_2_reg_245 <= ap_phi_reg_pp0_iter7_ref_tmp_5_2_reg_245;
        ap_phi_reg_pp0_iter8_storemerge_in_i_reg_128 <= ap_phi_reg_pp0_iter7_storemerge_in_i_reg_128;
        ap_phi_reg_pp0_iter8_x_exponent_7_reg_161 <= ap_phi_reg_pp0_iter7_x_exponent_7_reg_161;
        ap_phi_reg_pp0_iter8_x_regime_10_reg_149 <= ap_phi_reg_pp0_iter7_x_regime_10_reg_149;
        ap_phi_reg_pp0_iter8_x_sign_6_reg_137 <= ap_phi_reg_pp0_iter7_x_sign_6_reg_137;
        ap_phi_reg_pp0_iter8_y_isZero_reg_185 <= ap_phi_reg_pp0_iter7_y_isZero_reg_185;
        ap_phi_reg_pp0_iter8_y_mantissa_reg_173 <= ap_phi_reg_pp0_iter7_y_mantissa_reg_173;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_ref_tmp_0292_2_reg_197 <= ap_phi_reg_pp0_iter8_ref_tmp_0292_2_reg_197;
        ap_phi_reg_pp0_iter9_ref_tmp_1293_2_reg_209 <= ap_phi_reg_pp0_iter8_ref_tmp_1293_2_reg_209;
        ap_phi_reg_pp0_iter9_ref_tmp_3_2_reg_221 <= ap_phi_reg_pp0_iter8_ref_tmp_3_2_reg_221;
        ap_phi_reg_pp0_iter9_ref_tmp_4_2_reg_233 <= ap_phi_reg_pp0_iter8_ref_tmp_4_2_reg_233;
        ap_phi_reg_pp0_iter9_ref_tmp_5_2_reg_245 <= ap_phi_reg_pp0_iter8_ref_tmp_5_2_reg_245;
        ap_phi_reg_pp0_iter9_x_exponent_7_reg_161 <= ap_phi_reg_pp0_iter8_x_exponent_7_reg_161;
        ap_phi_reg_pp0_iter9_x_regime_10_reg_149 <= ap_phi_reg_pp0_iter8_x_regime_10_reg_149;
        ap_phi_reg_pp0_iter9_x_sign_6_reg_137 <= ap_phi_reg_pp0_iter8_x_sign_6_reg_137;
        ap_phi_reg_pp0_iter9_y_isZero_reg_185 <= ap_phi_reg_pp0_iter8_y_isZero_reg_185;
        ap_phi_reg_pp0_iter9_y_mantissa_reg_173 <= ap_phi_reg_pp0_iter8_y_mantissa_reg_173;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to24 = 1'b1;
    end else begin
        ap_idle_pp0_0to24 = 1'b0;
    end
end

always @ (*) begin
    if (((retval_1_i31_reg_1044_pp0_iter24_reg == 1'd1) & (retval_1_i20_reg_1040_pp0_iter24_reg == 1'd0))) begin
        ap_phi_mux_ref_tmp_0292_2_phi_fu_200_p6 = m_angle_sign_7_fu_890_p2;
    end else if ((retval_1_i20_reg_1040_pp0_iter24_reg == 1'd1)) begin
        ap_phi_mux_ref_tmp_0292_2_phi_fu_200_p6 = grp_positAdd_fu_295_ap_return_0;
    end else begin
        ap_phi_mux_ref_tmp_0292_2_phi_fu_200_p6 = ap_phi_reg_pp0_iter25_ref_tmp_0292_2_reg_197;
    end
end

always @ (*) begin
    if (((retval_1_i20_reg_1040_pp0_iter24_reg == 1'd1) | ((retval_1_i31_reg_1044_pp0_iter24_reg == 1'd1) & (retval_1_i20_reg_1040_pp0_iter24_reg == 1'd0)))) begin
        ap_phi_mux_ref_tmp_1293_2_phi_fu_212_p6 = grp_positAdd_fu_295_ap_return_1;
    end else begin
        ap_phi_mux_ref_tmp_1293_2_phi_fu_212_p6 = ap_phi_reg_pp0_iter25_ref_tmp_1293_2_reg_209;
    end
end

always @ (*) begin
    if (((retval_1_i20_reg_1040_pp0_iter24_reg == 1'd1) | ((retval_1_i31_reg_1044_pp0_iter24_reg == 1'd1) & (retval_1_i20_reg_1040_pp0_iter24_reg == 1'd0)))) begin
        ap_phi_mux_ref_tmp_3_2_phi_fu_224_p6 = grp_positAdd_fu_295_ap_return_2;
    end else begin
        ap_phi_mux_ref_tmp_3_2_phi_fu_224_p6 = ap_phi_reg_pp0_iter25_ref_tmp_3_2_reg_221;
    end
end

always @ (*) begin
    if (((retval_1_i20_reg_1040_pp0_iter24_reg == 1'd1) | ((retval_1_i31_reg_1044_pp0_iter24_reg == 1'd1) & (retval_1_i20_reg_1040_pp0_iter24_reg == 1'd0)))) begin
        ap_phi_mux_ref_tmp_4_2_phi_fu_236_p6 = grp_positAdd_fu_295_ap_return_3;
    end else begin
        ap_phi_mux_ref_tmp_4_2_phi_fu_236_p6 = ap_phi_reg_pp0_iter25_ref_tmp_4_2_reg_233;
    end
end

always @ (*) begin
    if (((retval_1_i20_reg_1040_pp0_iter24_reg == 1'd1) | ((retval_1_i31_reg_1044_pp0_iter24_reg == 1'd1) & (retval_1_i20_reg_1040_pp0_iter24_reg == 1'd0)))) begin
        ap_phi_mux_ref_tmp_5_2_phi_fu_248_p6 = grp_positAdd_fu_295_ap_return_4;
    end else begin
        ap_phi_mux_ref_tmp_5_2_phi_fu_248_p6 = ap_phi_reg_pp0_iter25_ref_tmp_5_2_reg_245;
    end
end

always @ (*) begin
    if (((1'd0 == absXGreaterEqual_9_reg_973_pp0_iter8_reg) & (icmp_ln23_reg_969_pp0_iter8_reg == 1'd0))) begin
        ap_phi_mux_storemerge_in_i_phi_fu_131_p4 = tmp_18_i_fu_584_p10;
    end else begin
        ap_phi_mux_storemerge_in_i_phi_fu_131_p4 = ap_phi_reg_pp0_iter9_storemerge_in_i_reg_128;
    end
end

always @ (*) begin
    if (((retval_1_i_reg_1022_pp0_iter16_reg == 1'd1) | ((retval_1_i9_reg_1026_pp0_iter16_reg == 1'd1) & (retval_1_i_reg_1022_pp0_iter16_reg == 1'd0)))) begin
        ap_phi_mux_x_exponent_7_phi_fu_164_p6 = grp_positAdd_fu_274_ap_return_3;
    end else begin
        ap_phi_mux_x_exponent_7_phi_fu_164_p6 = ap_phi_reg_pp0_iter17_x_exponent_7_reg_161;
    end
end

always @ (*) begin
    if (((retval_1_i_reg_1022_pp0_iter16_reg == 1'd1) | ((retval_1_i9_reg_1026_pp0_iter16_reg == 1'd1) & (retval_1_i_reg_1022_pp0_iter16_reg == 1'd0)))) begin
        ap_phi_mux_x_regime_10_phi_fu_152_p6 = grp_positAdd_fu_274_ap_return_2;
    end else begin
        ap_phi_mux_x_regime_10_phi_fu_152_p6 = ap_phi_reg_pp0_iter17_x_regime_10_reg_149;
    end
end

always @ (*) begin
    if (((retval_1_i_reg_1022_pp0_iter16_reg == 1'd1) | ((retval_1_i9_reg_1026_pp0_iter16_reg == 1'd1) & (retval_1_i_reg_1022_pp0_iter16_reg == 1'd0)))) begin
        ap_phi_mux_x_sign_6_phi_fu_140_p6 = grp_positAdd_fu_274_ap_return_0;
    end else begin
        ap_phi_mux_x_sign_6_phi_fu_140_p6 = ap_phi_reg_pp0_iter17_x_sign_6_reg_137;
    end
end

always @ (*) begin
    if (((retval_1_i_reg_1022_pp0_iter16_reg == 1'd1) | ((retval_1_i9_reg_1026_pp0_iter16_reg == 1'd1) & (retval_1_i_reg_1022_pp0_iter16_reg == 1'd0)))) begin
        ap_phi_mux_y_mantissa_phi_fu_176_p6 = grp_positAdd_fu_274_ap_return_4;
    end else begin
        ap_phi_mux_y_mantissa_phi_fu_176_p6 = ap_phi_reg_pp0_iter17_y_mantissa_reg_173;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to24 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter10 == 1'b1)) begin
        if (((retval_1_i_reg_1022 == 1'd1) & (1'b0 == ap_block_pp0_stage0_ignoreCallOp106))) begin
            grp_positAdd_fu_274_x_sign = m_angle_sign_8_reg_992;
        end else if ((1'b1 == ap_condition_1351)) begin
            grp_positAdd_fu_274_x_sign = 1'd1;
        end else begin
            grp_positAdd_fu_274_x_sign = 'bx;
        end
    end else begin
        grp_positAdd_fu_274_x_sign = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter10 == 1'b1)) begin
        if (((retval_1_i_reg_1022 == 1'd1) & (1'b0 == ap_block_pp0_stage0_ignoreCallOp106))) begin
            grp_positAdd_fu_274_y_sign_val = 1'd1;
        end else if ((1'b1 == ap_condition_1351)) begin
            grp_positAdd_fu_274_y_sign_val = 1'd0;
        end else begin
            grp_positAdd_fu_274_y_sign_val = 'bx;
        end
    end else begin
        grp_positAdd_fu_274_y_sign_val = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter18 == 1'b1)) begin
        if (((retval_1_i20_reg_1040 == 1'd1) & (1'b0 == ap_block_pp0_stage0_ignoreCallOp160))) begin
            grp_positAdd_fu_295_x_exponent2 = 1'd0;
        end else if ((1'b1 == ap_condition_1355)) begin
            grp_positAdd_fu_295_x_exponent2 = x_exponent_7_reg_161;
        end else begin
            grp_positAdd_fu_295_x_exponent2 = 'bx;
        end
    end else begin
        grp_positAdd_fu_295_x_exponent2 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter18 == 1'b1)) begin
        if (((retval_1_i20_reg_1040 == 1'd1) & (1'b0 == ap_block_pp0_stage0_ignoreCallOp160))) begin
            grp_positAdd_fu_295_x_isZero = 1'd0;
        end else if ((1'b1 == ap_condition_1355)) begin
            grp_positAdd_fu_295_x_isZero = ap_phi_reg_pp0_iter18_y_isZero_reg_185;
        end else begin
            grp_positAdd_fu_295_x_isZero = 'bx;
        end
    end else begin
        grp_positAdd_fu_295_x_isZero = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter18 == 1'b1)) begin
        if (((retval_1_i20_reg_1040 == 1'd1) & (1'b0 == ap_block_pp0_stage0_ignoreCallOp160))) begin
            grp_positAdd_fu_295_x_mantissa3 = 30'd842887333;
        end else if ((1'b1 == ap_condition_1355)) begin
            grp_positAdd_fu_295_x_mantissa3 = y_mantissa_reg_173;
        end else begin
            grp_positAdd_fu_295_x_mantissa3 = 'bx;
        end
    end else begin
        grp_positAdd_fu_295_x_mantissa3 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter18 == 1'b1)) begin
        if (((retval_1_i20_reg_1040 == 1'd1) & (1'b0 == ap_block_pp0_stage0_ignoreCallOp160))) begin
            grp_positAdd_fu_295_x_regime1 = 6'd1;
        end else if ((1'b1 == ap_condition_1355)) begin
            grp_positAdd_fu_295_x_regime1 = x_regime_10_reg_149;
        end else begin
            grp_positAdd_fu_295_x_regime1 = 'bx;
        end
    end else begin
        grp_positAdd_fu_295_x_regime1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter18 == 1'b1)) begin
        if (((retval_1_i20_reg_1040 == 1'd1) & (1'b0 == ap_block_pp0_stage0_ignoreCallOp160))) begin
            grp_positAdd_fu_295_x_sign = 1'd0;
        end else if ((1'b1 == ap_condition_1355)) begin
            grp_positAdd_fu_295_x_sign = 1'd1;
        end else begin
            grp_positAdd_fu_295_x_sign = 'bx;
        end
    end else begin
        grp_positAdd_fu_295_x_sign = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter18 == 1'b1)) begin
        if (((retval_1_i20_reg_1040 == 1'd1) & (1'b0 == ap_block_pp0_stage0_ignoreCallOp160))) begin
            grp_positAdd_fu_295_y_exponent2_val = x_exponent_7_reg_161;
        end else if ((1'b1 == ap_condition_1355)) begin
            grp_positAdd_fu_295_y_exponent2_val = 1'd0;
        end else begin
            grp_positAdd_fu_295_y_exponent2_val = 'bx;
        end
    end else begin
        grp_positAdd_fu_295_y_exponent2_val = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter18 == 1'b1)) begin
        if (((retval_1_i20_reg_1040 == 1'd1) & (1'b0 == ap_block_pp0_stage0_ignoreCallOp160))) begin
            grp_positAdd_fu_295_y_isZero_val = ap_phi_reg_pp0_iter18_y_isZero_reg_185;
        end else if ((1'b1 == ap_condition_1355)) begin
            grp_positAdd_fu_295_y_isZero_val = 1'd0;
        end else begin
            grp_positAdd_fu_295_y_isZero_val = 'bx;
        end
    end else begin
        grp_positAdd_fu_295_y_isZero_val = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter18 == 1'b1)) begin
        if (((retval_1_i20_reg_1040 == 1'd1) & (1'b0 == ap_block_pp0_stage0_ignoreCallOp160))) begin
            grp_positAdd_fu_295_y_mantissa3_val = y_mantissa_reg_173;
        end else if ((1'b1 == ap_condition_1355)) begin
            grp_positAdd_fu_295_y_mantissa3_val = 30'd842887333;
        end else begin
            grp_positAdd_fu_295_y_mantissa3_val = 'bx;
        end
    end else begin
        grp_positAdd_fu_295_y_mantissa3_val = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter18 == 1'b1)) begin
        if (((retval_1_i20_reg_1040 == 1'd1) & (1'b0 == ap_block_pp0_stage0_ignoreCallOp160))) begin
            grp_positAdd_fu_295_y_regime1_val = x_regime_10_reg_149;
        end else if ((1'b1 == ap_condition_1355)) begin
            grp_positAdd_fu_295_y_regime1_val = 6'd1;
        end else begin
            grp_positAdd_fu_295_y_regime1_val = 'bx;
        end
    end else begin
        grp_positAdd_fu_295_y_regime1_val = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter18 == 1'b1)) begin
        if (((retval_1_i20_reg_1040 == 1'd1) & (1'b0 == ap_block_pp0_stage0_ignoreCallOp160))) begin
            grp_positAdd_fu_295_y_sign_val = 1'd1;
        end else if ((1'b1 == ap_condition_1355)) begin
            grp_positAdd_fu_295_y_sign_val = 1'd0;
        end else begin
            grp_positAdd_fu_295_y_sign_val = 'bx;
        end
    end else begin
        grp_positAdd_fu_295_y_sign_val = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign absXGreaterEqual_5_fu_752_p2 = (icmp_ln23_5_fu_728_p2 | and_ln25_14_fu_746_p2);

assign absXGreaterEqual_6_fu_818_p2 = (or_ln24_2_fu_812_p2 | and_ln25_16_fu_806_p2);

assign absXGreaterEqual_7_fu_868_p2 = (tmp_54_fu_842_p3 | and_ln25_18_fu_862_p2);

assign absXGreaterEqual_9_fu_426_p2 = (icmp_ln24_fu_402_p2 & and_ln25_fu_420_p2);

assign absXGreaterEqual_fu_704_p2 = (or_ln24_fu_698_p2 | and_ln25_12_fu_692_p2);

assign add_ln680_fu_467_p2 = (zext_ln675_fu_457_p1 + x_regime_read_reg_945);

assign and_ln24_2_fu_782_p2 = (icmp_ln24_4_fu_776_p2 & ap_phi_mux_x_exponent_7_phi_fu_164_p6);

assign and_ln24_fu_668_p2 = (m_angle_exponent_9_fu_628_p3 & icmp_ln24_3_fu_662_p2);

assign and_ln25_11_fu_686_p2 = (xor_ln25_3_fu_674_p2 & icmp_ln25_5_fu_680_p2);

assign and_ln25_12_fu_692_p2 = (icmp_ln24_3_fu_662_p2 & and_ln25_11_fu_686_p2);

assign and_ln25_13_fu_740_p2 = (xor_ln25_3_fu_674_p2 & icmp_ln25_6_fu_734_p2);

assign and_ln25_14_fu_746_p2 = (icmp_ln24_3_fu_662_p2 & and_ln25_13_fu_740_p2);

assign and_ln25_15_fu_800_p2 = (xor_ln25_4_fu_788_p2 & icmp_ln25_7_fu_794_p2);

assign and_ln25_16_fu_806_p2 = (icmp_ln24_4_fu_776_p2 & and_ln25_15_fu_800_p2);

assign and_ln25_17_fu_856_p2 = (xor_ln25_4_fu_788_p2 & icmp_ln25_8_fu_850_p2);

assign and_ln25_18_fu_862_p2 = (icmp_ln24_4_fu_776_p2 & and_ln25_17_fu_856_p2);

assign and_ln25_fu_420_p2 = (xor_ln25_fu_408_p2 & icmp_ln25_fu_414_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp105 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp106 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp159 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp160 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp61 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1351 = ((retval_1_i9_reg_1026 == 1'd1) & (retval_1_i_reg_1022 == 1'd0) & (1'b0 == ap_block_pp0_stage0_ignoreCallOp105));
end

always @ (*) begin
    ap_condition_1355 = ((retval_1_i31_reg_1044 == 1'd1) & (retval_1_i20_reg_1040 == 1'd0) & (1'b0 == ap_block_pp0_stage0_ignoreCallOp159));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_ref_tmp_0292_2_reg_197 = 'bx;

assign ap_phi_reg_pp0_iter0_ref_tmp_1293_2_reg_209 = 'bx;

assign ap_phi_reg_pp0_iter0_ref_tmp_3_2_reg_221 = 'bx;

assign ap_phi_reg_pp0_iter0_ref_tmp_4_2_reg_233 = 'bx;

assign ap_phi_reg_pp0_iter0_ref_tmp_5_2_reg_245 = 'bx;

assign ap_phi_reg_pp0_iter0_storemerge_in_i_reg_128 = 'bx;

assign ap_phi_reg_pp0_iter0_x_exponent_7_reg_161 = 'bx;

assign ap_phi_reg_pp0_iter0_x_regime_10_reg_149 = 'bx;

assign ap_phi_reg_pp0_iter0_x_sign_6_reg_137 = 'bx;

assign ap_phi_reg_pp0_iter0_y_isZero_reg_185 = 'bx;

assign ap_phi_reg_pp0_iter0_y_mantissa_reg_173 = 'bx;

always @ (*) begin
    ap_predicate_op105_call_state11_state10 = ((retval_1_i9_fu_764_p2 == 1'd1) & (retval_1_i_fu_722_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op159_call_state19_state18 = ((retval_1_i31_fu_880_p2 == 1'd1) & (retval_1_i20_fu_836_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op61_call_state3_state2 = ((1'd0 == absXGreaterEqual_9_reg_973) & (icmp_ln23_reg_969 == 1'd0));
end

assign ap_return_0 = ap_phi_mux_ref_tmp_0292_2_phi_fu_200_p6;

assign ap_return_1 = ap_phi_mux_ref_tmp_1293_2_phi_fu_212_p6;

assign ap_return_2 = ap_phi_mux_ref_tmp_3_2_phi_fu_224_p6;

assign ap_return_3 = ap_phi_mux_ref_tmp_4_2_phi_fu_236_p6;

assign ap_return_4 = ap_phi_mux_ref_tmp_5_2_phi_fu_248_p6;

assign grp_positAdd_fu_257_ap_start = grp_positAdd_fu_257_ap_start_reg;

assign grp_positAdd_fu_257_y_mantissa3_val = ((x_isZero_read_reg_952_pp0_iter1_reg[0:0] == 1'b1) ? 30'd0 : 30'd842887333);

assign grp_positAdd_fu_274_ap_start = grp_positAdd_fu_274_ap_start_reg;

assign grp_positAdd_fu_295_ap_start = grp_positAdd_fu_295_ap_start_reg;

assign icmp_ln23_4_fu_656_p2 = (($signed(tmp_53_fu_646_p4) > $signed(5'd0)) ? 1'b1 : 1'b0);

assign icmp_ln23_5_fu_728_p2 = (($signed(m_angle_regime_9_fu_618_p4) < $signed(6'd1)) ? 1'b1 : 1'b0);

assign icmp_ln23_6_fu_770_p2 = (($signed(ap_phi_mux_x_regime_10_phi_fu_152_p6) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign icmp_ln23_fu_396_p2 = (($signed(tmp_fu_386_p4) < $signed(5'd1)) ? 1'b1 : 1'b0);

assign icmp_ln24_3_fu_662_p2 = ((m_angle_regime_9_fu_618_p4 == 6'd1) ? 1'b1 : 1'b0);

assign icmp_ln24_4_fu_776_p2 = ((ap_phi_mux_x_regime_10_phi_fu_152_p6 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln24_fu_402_p2 = ((x_regime == 6'd2) ? 1'b1 : 1'b0);

assign icmp_ln25_5_fu_680_p2 = ((m_angle_mantissa_fu_636_p4 > 30'd842887333) ? 1'b1 : 1'b0);

assign icmp_ln25_6_fu_734_p2 = ((m_angle_mantissa_fu_636_p4 < 30'd842887333) ? 1'b1 : 1'b0);

assign icmp_ln25_7_fu_794_p2 = ((ap_phi_mux_y_mantissa_phi_fu_176_p6 > 30'd842887333) ? 1'b1 : 1'b0);

assign icmp_ln25_8_fu_850_p2 = ((ap_phi_mux_y_mantissa_phi_fu_176_p6 < 30'd842887333) ? 1'b1 : 1'b0);

assign icmp_ln25_fu_414_p2 = ((x_mantissa < 30'd842887333) ? 1'b1 : 1'b0);

assign icmp_ln703_fu_478_p2 = (($signed(sf_r_fu_472_p2) > $signed(6'd29)) ? 1'b1 : 1'b0);

assign icmp_ln803_fu_510_p2 = (($signed(regime_17_fu_504_p2) > $signed(6'd29)) ? 1'b1 : 1'b0);

assign icmp_ln804_fu_516_p2 = (($signed(regime_17_fu_504_p2) > $signed(6'd34)) ? 1'b1 : 1'b0);

assign m_angle_exponent_9_fu_628_p3 = ap_phi_mux_storemerge_in_i_phi_fu_131_p4[32'd32];

assign m_angle_mantissa_fu_636_p4 = {{ap_phi_mux_storemerge_in_i_phi_fu_131_p4[93:64]}};

assign m_angle_regime_9_fu_618_p4 = {{ap_phi_mux_storemerge_in_i_phi_fu_131_p4[29:24]}};

assign m_angle_sign_7_fu_890_p2 = (grp_positAdd_fu_295_ap_return_0 ^ 1'd1);

assign m_angle_sign_8_fu_606_p1 = ap_phi_mux_storemerge_in_i_phi_fu_131_p4[0:0];

assign mul_ln675_fu_329_p0 = mul_ln675_fu_329_p00;

assign mul_ln675_fu_329_p00 = shl_ln_fu_432_p3;

assign mul_ln675_fu_329_p1 = 119'd734344906382274626;

assign not_m_angle_sign_fu_716_p2 = (m_angle_sign_8_fu_606_p1 ^ 1'd1);

assign not_y_sign_fu_830_p2 = (ap_phi_mux_x_sign_6_phi_fu_140_p6 ^ 1'd1);

assign or_ln24_2_fu_812_p2 = (icmp_ln23_6_fu_770_p2 | and_ln24_2_fu_782_p2);

assign or_ln24_fu_698_p2 = (icmp_ln23_4_fu_656_p2 | and_ln24_fu_668_p2);

assign or_ln720_fu_491_p2 = (x_isZero_read_reg_952 | icmp_ln703_fu_478_p2);

assign or_ln820_fu_530_p2 = (x_isZero_read_reg_952 | icmp_ln803_fu_510_p2);

assign regime_17_fu_504_p2 = (regime_fu_496_p3 + 6'd2);

assign regime_19_fu_535_p3 = ((or_ln820_fu_530_p2[0:0] == 1'b1) ? select_ln720_fu_484_p3 : select_ln804_fu_522_p3);

assign regime_fu_496_p3 = ((or_ln720_fu_491_p2[0:0] == 1'b1) ? select_ln720_fu_484_p3 : sf_r_fu_472_p2);

assign retval_1_i20_fu_836_p2 = (xor_ln27_5_fu_824_p2 & not_y_sign_fu_830_p2);

assign retval_1_i31_fu_880_p2 = (xor_ln27_6_fu_874_p2 & ap_phi_mux_x_sign_6_phi_fu_140_p6);

assign retval_1_i9_fu_764_p2 = (xor_ln27_4_fu_758_p2 & m_angle_sign_8_fu_606_p1);

assign retval_1_i_fu_722_p2 = (xor_ln27_fu_710_p2 & not_m_angle_sign_fu_716_p2);

assign select_ln680_fu_460_p3 = ((tmp_50_reg_977[0:0] == 1'b1) ? 6'd62 : 6'd61);

assign select_ln720_fu_484_p3 = ((x_isZero_read_reg_952[0:0] == 1'b1) ? 6'd0 : 6'd30);

assign select_ln804_fu_522_p3 = ((icmp_ln804_fu_516_p2[0:0] == 1'b1) ? regime_17_fu_504_p2 : 6'd34);

assign sf_r_fu_472_p2 = (add_ln680_fu_467_p2 + select_ln680_fu_460_p3);

assign shl_ln_fu_432_p3 = {{x_mantissa}, {29'd0}};

assign tmp_18_i_fu_584_p10 = {{{{{{{{{grp_positAdd_fu_257_ap_return_4}, {31'd0}}, {grp_positAdd_fu_257_ap_return_3}}, {2'd0}}, {grp_positAdd_fu_257_ap_return_2}}, {15'd0}}, {grp_positAdd_fu_257_ap_return_1}}, {7'd0}}, {x_sign_read_reg_963_pp0_iter8_reg}};

assign tmp_53_fu_646_p4 = {{ap_phi_mux_storemerge_in_i_phi_fu_131_p4[29:25]}};

assign tmp_54_fu_842_p3 = ap_phi_mux_x_regime_10_phi_fu_152_p6[32'd5];

assign tmp_fu_386_p4 = {{x_regime[5:1]}};

assign tmp_i_fu_551_p10 = {{{{{{{{{x_mantissa_read_reg_932_pp0_iter7_reg}, {31'd0}}, {x_exponent_read_reg_938_pp0_iter7_reg}}, {2'd0}}, {x_regime_read_reg_945_pp0_iter7_reg}}, {15'd0}}, {x_isZero_read_reg_952_pp0_iter7_reg}}, {7'd0}}, {x_sign_read_reg_963_pp0_iter7_reg}};

assign xor_ln25_3_fu_674_p2 = (m_angle_exponent_9_fu_628_p3 ^ 1'd1);

assign xor_ln25_4_fu_788_p2 = (ap_phi_mux_x_exponent_7_phi_fu_164_p6 ^ 1'd1);

assign xor_ln25_fu_408_p2 = (x_exponent ^ 1'd1);

assign xor_ln27_4_fu_758_p2 = (1'd1 ^ absXGreaterEqual_5_fu_752_p2);

assign xor_ln27_5_fu_824_p2 = (ap_phi_mux_x_sign_6_phi_fu_140_p6 ^ absXGreaterEqual_6_fu_818_p2);

assign xor_ln27_6_fu_874_p2 = (1'd1 ^ absXGreaterEqual_7_fu_868_p2);

assign xor_ln27_fu_710_p2 = (m_angle_sign_8_fu_606_p1 ^ absXGreaterEqual_fu_704_p2);

assign zext_ln675_fu_457_p1 = x_exponent_read_reg_938;

assign zext_ln680_fu_445_p1 = mul_ln675_fu_329_p2;

endmodule //pFFT_pNAngle
