Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Nov  3 14:40:52 2017
| Host         : LogOut-AsusPro running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file evo_v1_wrapper_timing_summary_routed.rpt -rpx evo_v1_wrapper_timing_summary_routed.rpx
| Design       : evo_v1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.302        0.000                      0                11667        0.041        0.000                      0                11667        4.020        0.000                       0                  3988  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.302        0.000                      0                11065        0.041        0.000                      0                11065        4.020        0.000                       0                  3988  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.049        0.000                      0                  602        0.438        0.000                      0                  602  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.208ns  (logic 1.450ns (15.747%)  route 7.758ns (84.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        1.765     3.073    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.523 r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=42, routed)          7.758    12.281    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_wdata[4]
    SLICE_X29Y25         FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        1.482    12.674    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y25         FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                         clock pessimism              0.130    12.804    
                         clock uncertainty           -0.154    12.650    
    SLICE_X29Y25         FDRE (Setup_fdre_C_D)       -0.067    12.583    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[4]
  -------------------------------------------------------------------
                         required time                         12.583    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.416ns  (logic 3.779ns (40.136%)  route 5.637ns (59.864%))
  Logic Levels:           17  (CARRY4=11 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        1.674     2.982    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y3          FDCE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDCE (Prop_fdce_C_Q)         0.518     3.500 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[0]/Q
                         net (fo=6, routed)           1.298     4.798    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg_n_0_[0]
    SLICE_X35Y9          LUT5 (Prop_lut5_I1_O)        0.124     4.922 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     4.922    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry_i_8__0_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.454 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.454    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.568 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.568    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__0_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.682 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.682    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__1_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.796 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.796    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.910 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.910    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__3_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.024 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.024    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__4_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.138 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.138    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__5_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.252 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__6/CO[3]
                         net (fo=9, routed)           1.319     7.571    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit10_in
    SLICE_X35Y8          LUT3 (Prop_lut3_I0_O)        0.124     7.695 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/Command[30]_INST_0_i_1/O
                         net (fo=13, routed)          0.859     8.555    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/Command[30]_INST_0_i_1_n_0
    SLICE_X30Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.679 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/Command[1]_INST_0/O
                         net (fo=3, routed)           0.725     9.403    evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/Speed[1]
    SLICE_X21Y7          LUT6 (Prop_lut6_I4_O)        0.124     9.527 r  evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/PWM1_carry_i_15/O
                         net (fo=1, routed)           0.427     9.954    evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/PWM1_carry_i_15_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.610 r  evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/PWM1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.610    evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/PWM1_carry_i_9_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.724    evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_4_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.963 r  evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[11]_i_4/O[2]
                         net (fo=1, routed)           0.429    11.392    evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/compare_i0[11]
    SLICE_X17Y9          LUT6 (Prop_lut6_I0_O)        0.302    11.694 f  evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[11]_i_2/O
                         net (fo=3, routed)           0.579    12.274    evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[11]_i_2_n_0
    SLICE_X16Y8          LUT6 (Prop_lut6_I2_O)        0.124    12.398 r  evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000    12.398    evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X16Y8          FDRE                                         r  evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        1.499    12.691    evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y8          FDRE                                         r  evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.130    12.821    
                         clock uncertainty           -0.154    12.667    
    SLICE_X16Y8          FDRE (Setup_fdre_C_D)        0.081    12.748    evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         12.748    
                         arrival time                         -12.398    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.223ns  (logic 1.450ns (15.721%)  route 7.773ns (84.279%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 12.764 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        1.765     3.073    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[14])
                                                      1.450     4.523 r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[14]
                         net (fo=40, routed)          7.773    12.296    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_wdata[14]
    SLICE_X39Y12         FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        1.571    12.763    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y12         FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
                         clock pessimism              0.130    12.893    
                         clock uncertainty           -0.154    12.739    
    SLICE_X39Y12         FDRE (Setup_fdre_C_D)       -0.058    12.681    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[14]
  -------------------------------------------------------------------
                         required time                         12.681    
                         arrival time                         -12.296    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.365ns  (logic 3.875ns (41.380%)  route 5.490ns (58.620%))
  Logic Levels:           17  (CARRY4=11 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        1.674     2.982    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y3          FDCE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDCE (Prop_fdce_C_Q)         0.518     3.500 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[0]/Q
                         net (fo=6, routed)           1.298     4.798    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg_n_0_[0]
    SLICE_X35Y9          LUT5 (Prop_lut5_I1_O)        0.124     4.922 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     4.922    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry_i_8__0_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.454 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.454    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.568 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.568    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__0_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.682 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.682    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__1_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.796 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.796    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.910 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.910    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__3_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.024 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.024    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__4_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.138 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.138    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__5_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.252 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__6/CO[3]
                         net (fo=9, routed)           1.319     7.571    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit10_in
    SLICE_X35Y8          LUT3 (Prop_lut3_I0_O)        0.124     7.695 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/Command[30]_INST_0_i_1/O
                         net (fo=13, routed)          0.859     8.555    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/Command[30]_INST_0_i_1_n_0
    SLICE_X30Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.679 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/Command[1]_INST_0/O
                         net (fo=3, routed)           0.725     9.403    evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/Speed[1]
    SLICE_X21Y7          LUT6 (Prop_lut6_I4_O)        0.124     9.527 r  evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/PWM1_carry_i_15/O
                         net (fo=1, routed)           0.427     9.954    evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/PWM1_carry_i_15_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.610 r  evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/PWM1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.610    evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/PWM1_carry_i_9_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.724    evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_4_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.058 r  evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[11]_i_4/O[1]
                         net (fo=1, routed)           0.411    11.469    evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/compare_i0[10]
    SLICE_X19Y9          LUT6 (Prop_lut6_I0_O)        0.303    11.772 f  evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[10]_i_2/O
                         net (fo=3, routed)           0.450    12.223    evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[10]_i_2_n_0
    SLICE_X16Y8          LUT6 (Prop_lut6_I2_O)        0.124    12.347 r  evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000    12.347    evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X16Y8          FDRE                                         r  evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        1.499    12.691    evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y8          FDRE                                         r  evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.130    12.821    
                         clock uncertainty           -0.154    12.667    
    SLICE_X16Y8          FDRE (Setup_fdre_C_D)        0.077    12.744    evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         12.744    
                         arrival time                         -12.347    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg5_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.163ns  (logic 1.450ns (15.824%)  route 7.713ns (84.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        1.765     3.073    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[13])
                                                      1.450     4.523 r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[13]
                         net (fo=40, routed)          7.713    12.236    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_wdata[13]
    SLICE_X28Y36         FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg5_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        1.494    12.686    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y36         FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg5_reg[13]/C
                         clock pessimism              0.130    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X28Y36         FDRE (Setup_fdre_C_D)       -0.028    12.634    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg5_reg[13]
  -------------------------------------------------------------------
                         required time                         12.634    
                         arrival time                         -12.236    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.325ns  (logic 3.743ns (40.138%)  route 5.582ns (59.862%))
  Logic Levels:           16  (CARRY4=10 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        1.674     2.982    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y3          FDCE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDCE (Prop_fdce_C_Q)         0.518     3.500 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[0]/Q
                         net (fo=6, routed)           1.298     4.798    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg_n_0_[0]
    SLICE_X35Y9          LUT5 (Prop_lut5_I1_O)        0.124     4.922 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     4.922    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry_i_8__0_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.454 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.454    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.568 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.568    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__0_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.682 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.682    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__1_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.796 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.796    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.910 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.910    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__3_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.024 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.024    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__4_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.138 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.138    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__5_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.252 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__6/CO[3]
                         net (fo=9, routed)           1.319     7.571    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit10_in
    SLICE_X35Y8          LUT3 (Prop_lut3_I0_O)        0.124     7.695 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/Command[30]_INST_0_i_1/O
                         net (fo=13, routed)          0.859     8.555    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/Command[30]_INST_0_i_1_n_0
    SLICE_X30Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.679 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/Command[1]_INST_0/O
                         net (fo=3, routed)           0.725     9.403    evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/Speed[1]
    SLICE_X21Y7          LUT6 (Prop_lut6_I4_O)        0.124     9.527 r  evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/PWM1_carry_i_15/O
                         net (fo=1, routed)           0.427     9.954    evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/PWM1_carry_i_15_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.610 r  evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/PWM1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.610    evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/PWM1_carry_i_9_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.923 r  evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_4/O[3]
                         net (fo=1, routed)           0.442    11.365    evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/compare_i0[8]
    SLICE_X17Y8          LUT6 (Prop_lut6_I0_O)        0.306    11.671 f  evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[8]_i_2/O
                         net (fo=3, routed)           0.512    12.183    evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[8]_i_2_n_0
    SLICE_X16Y8          LUT6 (Prop_lut6_I2_O)        0.124    12.307 r  evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000    12.307    evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X16Y8          FDRE                                         r  evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        1.499    12.691    evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y8          FDRE                                         r  evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.130    12.821    
                         clock uncertainty           -0.154    12.667    
    SLICE_X16Y8          FDRE (Setup_fdre_C_D)        0.079    12.746    evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         12.746    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.265ns  (logic 3.759ns (40.571%)  route 5.506ns (59.429%))
  Logic Levels:           17  (CARRY4=11 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        1.674     2.982    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y3          FDCE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDCE (Prop_fdce_C_Q)         0.518     3.500 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[0]/Q
                         net (fo=6, routed)           1.298     4.798    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg_n_0_[0]
    SLICE_X35Y9          LUT5 (Prop_lut5_I1_O)        0.124     4.922 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     4.922    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry_i_8__0_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.454 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.454    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.568 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.568    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__0_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.682 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.682    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__1_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.796 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.796    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.910 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.910    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__3_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.024 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.024    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__4_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.138 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.138    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__5_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.252 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__6/CO[3]
                         net (fo=9, routed)           1.319     7.571    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit10_in
    SLICE_X35Y8          LUT3 (Prop_lut3_I0_O)        0.124     7.695 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/Command[30]_INST_0_i_1/O
                         net (fo=13, routed)          0.859     8.555    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/Command[30]_INST_0_i_1_n_0
    SLICE_X30Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.679 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/Command[1]_INST_0/O
                         net (fo=3, routed)           0.725     9.403    evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/Speed[1]
    SLICE_X21Y7          LUT6 (Prop_lut6_I4_O)        0.124     9.527 r  evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/PWM1_carry_i_15/O
                         net (fo=1, routed)           0.427     9.954    evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/PWM1_carry_i_15_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.610 r  evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/PWM1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.610    evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/PWM1_carry_i_9_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.724    evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_4_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.946 r  evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[11]_i_4/O[0]
                         net (fo=1, routed)           0.298    11.244    evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/compare_i0[9]
    SLICE_X16Y9          LUT6 (Prop_lut6_I0_O)        0.299    11.543 f  evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[9]_i_2/O
                         net (fo=3, routed)           0.580    12.123    evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[9]_i_2_n_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I2_O)        0.124    12.247 r  evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    12.247    evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X13Y9          FDRE                                         r  evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        1.505    12.697    evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y9          FDRE                                         r  evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.130    12.827    
                         clock uncertainty           -0.154    12.673    
    SLICE_X13Y9          FDRE (Setup_fdre_C_D)        0.029    12.702    evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         12.702    
                         arrival time                         -12.247    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.229ns  (logic 3.761ns (40.750%)  route 5.468ns (59.250%))
  Logic Levels:           16  (CARRY4=10 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        1.674     2.982    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y3          FDCE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDCE (Prop_fdce_C_Q)         0.518     3.500 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[0]/Q
                         net (fo=6, routed)           1.298     4.798    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg_n_0_[0]
    SLICE_X35Y9          LUT5 (Prop_lut5_I1_O)        0.124     4.922 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     4.922    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry_i_8__0_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.454 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.454    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.568 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.568    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__0_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.682 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.682    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__1_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.796 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.796    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.910 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.910    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__3_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.024 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.024    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__4_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.138 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.138    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__5_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.252 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__6/CO[3]
                         net (fo=9, routed)           1.319     7.571    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit10_in
    SLICE_X35Y8          LUT3 (Prop_lut3_I0_O)        0.124     7.695 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/Command[30]_INST_0_i_1/O
                         net (fo=13, routed)          0.859     8.555    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/Command[30]_INST_0_i_1_n_0
    SLICE_X30Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.679 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/Command[1]_INST_0/O
                         net (fo=3, routed)           0.725     9.403    evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/Speed[1]
    SLICE_X21Y7          LUT6 (Prop_lut6_I4_O)        0.124     9.527 r  evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/PWM1_carry_i_15/O
                         net (fo=1, routed)           0.427     9.954    evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/PWM1_carry_i_15_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.610 r  evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/PWM1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.610    evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/PWM1_carry_i_9_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.944 r  evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_4/O[1]
                         net (fo=1, routed)           0.418    11.362    evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/compare_i0[6]
    SLICE_X17Y7          LUT6 (Prop_lut6_I0_O)        0.303    11.665 f  evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[6]_i_2/O
                         net (fo=3, routed)           0.423    12.087    evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[6]_i_2_n_0
    SLICE_X17Y7          LUT6 (Prop_lut6_I2_O)        0.124    12.211 r  evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000    12.211    evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X17Y7          FDRE                                         r  evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        1.499    12.691    evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y7          FDRE                                         r  evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.130    12.821    
                         clock uncertainty           -0.154    12.667    
    SLICE_X17Y7          FDRE (Setup_fdre_C_D)        0.029    12.696    evo_v1_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         12.696    
                         arrival time                         -12.211    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg13_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.118ns  (logic 1.450ns (15.902%)  route 7.668ns (84.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 12.766 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        1.765     3.073    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[14])
                                                      1.450     4.523 r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[14]
                         net (fo=40, routed)          7.668    12.191    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_wdata[14]
    SLICE_X37Y10         FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg13_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        1.573    12.765    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y10         FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg13_reg[14]/C
                         clock pessimism              0.130    12.895    
                         clock uncertainty           -0.154    12.741    
    SLICE_X37Y10         FDRE (Setup_fdre_C_D)       -0.061    12.680    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg13_reg[14]
  -------------------------------------------------------------------
                         required time                         12.680    
                         arrival time                         -12.191    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg6_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.005ns  (logic 1.450ns (16.102%)  route 7.555ns (83.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        1.765     3.073    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[18])
                                                      1.450     4.523 r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[18]
                         net (fo=40, routed)          7.555    12.078    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_wdata[18]
    SLICE_X31Y40         FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg6_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        1.497    12.689    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y40         FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg6_reg[18]/C
                         clock pessimism              0.130    12.819    
                         clock uncertainty           -0.154    12.665    
    SLICE_X31Y40         FDRE (Setup_fdre_C_D)       -0.061    12.604    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg6_reg[18]
  -------------------------------------------------------------------
                         required time                         12.604    
                         arrival time                         -12.078    
  -------------------------------------------------------------------
                         slack                                  0.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/error_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.592%)  route 0.234ns (62.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        0.553     0.894    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y31         FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/error_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y31         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/error_i_reg[11]/Q
                         net (fo=7, routed)           0.234     1.269    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/error_i[11]
    SLICE_X25Y29         FDCE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        0.817     1.187    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y29         FDCE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[11]/C
                         clock pessimism             -0.034     1.153    
    SLICE_X25Y29         FDCE (Hold_fdce_C_D)         0.075     1.228    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg5_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/kp_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.776%)  route 0.232ns (62.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        0.559     0.900    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y15         FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg5_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y15         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg5_reg[30]/Q
                         net (fo=3, routed)           0.232     1.273    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg5[30]
    SLICE_X23Y17         FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/kp_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        0.820     1.190    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y17         FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/kp_i_reg[30]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X23Y17         FDRE (Hold_fdre_C_D)         0.075     1.231    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/kp_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg5_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/kp_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.222%)  route 0.238ns (62.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        0.559     0.900    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y15         FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg5_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y15         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg5_reg[27]/Q
                         net (fo=3, routed)           0.238     1.278    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg5[27]
    SLICE_X23Y17         FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/kp_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        0.820     1.190    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y17         FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/kp_i_reg[27]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X23Y17         FDRE (Hold_fdre_C_D)         0.070     1.226    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/kp_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/error_choice_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/error_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.685%)  route 0.243ns (63.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        0.554     0.895    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y29         FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/error_choice_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y29         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/error_choice_reg[6]/Q
                         net (fo=5, routed)           0.243     1.279    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/error_choice[6]
    SLICE_X22Y29         FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/error_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        0.817     1.187    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y29         FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/error_i_reg[6]/C
                         clock pessimism             -0.034     1.153    
    SLICE_X22Y29         FDRE (Hold_fdre_C_D)         0.072     1.225    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/error_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        0.584     0.925    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y51          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.110     1.176    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X4Y51          SRL16E                                       r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        0.853     1.223    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y51          SRL16E                                       r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.285     0.938    
    SLICE_X4Y51          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.121    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/error_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.640%)  route 0.255ns (64.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        0.553     0.894    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y31         FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/error_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y31         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/error_i_reg[9]/Q
                         net (fo=7, routed)           0.255     1.289    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/error_i[9]
    SLICE_X25Y29         FDCE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        0.817     1.187    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y29         FDCE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[9]/C
                         clock pessimism             -0.034     1.153    
    SLICE_X25Y29         FDCE (Hold_fdce_C_D)         0.078     1.231    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg5_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/kp_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.825%)  route 0.242ns (63.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        0.559     0.900    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y15         FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg5_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y15         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg5_reg[26]/Q
                         net (fo=3, routed)           0.242     1.282    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg5[26]
    SLICE_X23Y17         FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/kp_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        0.820     1.190    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y17         FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/kp_i_reg[26]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X23Y17         FDRE (Hold_fdre_C_D)         0.066     1.222    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/kp_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/deadBand_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.593%)  route 0.212ns (62.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        0.556     0.897    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y34         FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[28]/Q
                         net (fo=1, routed)           0.212     1.237    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg12[28]
    SLICE_X22Y34         FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/deadBand_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        0.822     1.192    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y34         FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/deadBand_i_reg[28]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X22Y34         FDRE (Hold_fdre_C_D)         0.012     1.170    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/deadBand_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 evo_v1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].GPIO_DBus_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.283%)  route 0.244ns (56.717%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        0.562     0.903    evo_v1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y50         FDRE                                         r  evo_v1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  evo_v1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[0]/Q
                         net (fo=1, routed)           0.244     1.287    evo_v1_i/axi_gpio_1/U0/gpio_core_1/gpio_Data_In[0]
    SLICE_X26Y44         LUT5 (Prop_lut5_I0_O)        0.045     1.332 r  evo_v1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].GPIO_DBus_i[28]_i_1/O
                         net (fo=1, routed)           0.000     1.332    evo_v1_i/axi_gpio_1/U0/gpio_core_1/GPIO_DBus_i[28]
    SLICE_X26Y44         FDRE                                         r  evo_v1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].GPIO_DBus_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        0.831     1.201    evo_v1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y44         FDRE                                         r  evo_v1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].GPIO_DBus_i_reg[28]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X26Y44         FDRE (Hold_fdre_C_D)         0.091     1.263    evo_v1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].GPIO_DBus_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg5_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/kp_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.936%)  route 0.241ns (63.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        0.559     0.900    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y15         FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg5_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y15         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg5_reg[25]/Q
                         net (fo=3, routed)           0.241     1.281    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg5[25]
    SLICE_X23Y17         FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/kp_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        0.820     1.190    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y17         FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/kp_i_reg[25]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X23Y17         FDRE (Hold_fdre_C_D)         0.046     1.202    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/kp_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y5     evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y15    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y7     evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y17    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y13    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y9     evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X1Y3     evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X1Y15    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i0__2/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y5     evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y34    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y37   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y35   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y36    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y36    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y35    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y35   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y37   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y34    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y37   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y38   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y38   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y39   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y39   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y38   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y38   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y38   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y38   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y38   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y38   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.438ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.049ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 0.828ns (15.672%)  route 4.455ns (84.328%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        1.715     3.023    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y20          FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q
                         net (fo=2, routed)           0.980     4.459    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[19]
    SLICE_X5Y21          LUT4 (Prop_lut4_I0_O)        0.124     4.583 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_15/O
                         net (fo=1, routed)           0.687     5.269    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_15_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I1_O)        0.124     5.393 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_11/O
                         net (fo=2, routed)           1.543     6.936    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_11_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I0_O)        0.124     7.060 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.246     8.306    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X7Y23          FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        1.491    12.683    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y23          FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[0]/C
                         clock pessimism              0.230    12.914    
                         clock uncertainty           -0.154    12.760    
    SLICE_X7Y23          FDCE (Recov_fdce_C_CLR)     -0.405    12.355    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  4.049    

Slack (MET) :             4.049ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 0.828ns (15.672%)  route 4.455ns (84.328%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        1.715     3.023    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y20          FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q
                         net (fo=2, routed)           0.980     4.459    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[19]
    SLICE_X5Y21          LUT4 (Prop_lut4_I0_O)        0.124     4.583 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_15/O
                         net (fo=1, routed)           0.687     5.269    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_15_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I1_O)        0.124     5.393 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_11/O
                         net (fo=2, routed)           1.543     6.936    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_11_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I0_O)        0.124     7.060 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.246     8.306    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X7Y23          FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        1.491    12.683    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y23          FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[1]/C
                         clock pessimism              0.230    12.914    
                         clock uncertainty           -0.154    12.760    
    SLICE_X7Y23          FDCE (Recov_fdce_C_CLR)     -0.405    12.355    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  4.049    

Slack (MET) :             4.049ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 0.828ns (15.672%)  route 4.455ns (84.328%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        1.715     3.023    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y20          FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q
                         net (fo=2, routed)           0.980     4.459    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[19]
    SLICE_X5Y21          LUT4 (Prop_lut4_I0_O)        0.124     4.583 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_15/O
                         net (fo=1, routed)           0.687     5.269    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_15_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I1_O)        0.124     5.393 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_11/O
                         net (fo=2, routed)           1.543     6.936    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_11_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I0_O)        0.124     7.060 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.246     8.306    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X7Y23          FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        1.491    12.683    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y23          FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[2]/C
                         clock pessimism              0.230    12.914    
                         clock uncertainty           -0.154    12.760    
    SLICE_X7Y23          FDCE (Recov_fdce_C_CLR)     -0.405    12.355    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  4.049    

Slack (MET) :             4.049ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 0.828ns (15.672%)  route 4.455ns (84.328%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        1.715     3.023    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y20          FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q
                         net (fo=2, routed)           0.980     4.459    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[19]
    SLICE_X5Y21          LUT4 (Prop_lut4_I0_O)        0.124     4.583 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_15/O
                         net (fo=1, routed)           0.687     5.269    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_15_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I1_O)        0.124     5.393 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_11/O
                         net (fo=2, routed)           1.543     6.936    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_11_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I0_O)        0.124     7.060 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.246     8.306    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X7Y23          FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        1.491    12.683    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y23          FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[0]/C
                         clock pessimism              0.230    12.914    
                         clock uncertainty           -0.154    12.760    
    SLICE_X7Y23          FDCE (Recov_fdce_C_CLR)     -0.405    12.355    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  4.049    

Slack (MET) :             4.049ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 0.828ns (15.672%)  route 4.455ns (84.328%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        1.715     3.023    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y20          FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q
                         net (fo=2, routed)           0.980     4.459    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[19]
    SLICE_X5Y21          LUT4 (Prop_lut4_I0_O)        0.124     4.583 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_15/O
                         net (fo=1, routed)           0.687     5.269    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_15_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I1_O)        0.124     5.393 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_11/O
                         net (fo=2, routed)           1.543     6.936    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_11_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I0_O)        0.124     7.060 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.246     8.306    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X7Y23          FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        1.491    12.683    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y23          FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[1]/C
                         clock pessimism              0.230    12.914    
                         clock uncertainty           -0.154    12.760    
    SLICE_X7Y23          FDCE (Recov_fdce_C_CLR)     -0.405    12.355    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  4.049    

Slack (MET) :             4.049ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 0.828ns (15.672%)  route 4.455ns (84.328%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        1.715     3.023    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y20          FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q
                         net (fo=2, routed)           0.980     4.459    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[19]
    SLICE_X5Y21          LUT4 (Prop_lut4_I0_O)        0.124     4.583 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_15/O
                         net (fo=1, routed)           0.687     5.269    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_15_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I1_O)        0.124     5.393 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_11/O
                         net (fo=2, routed)           1.543     6.936    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_11_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I0_O)        0.124     7.060 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.246     8.306    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X7Y23          FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        1.491    12.683    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y23          FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[2]/C
                         clock pessimism              0.230    12.914    
                         clock uncertainty           -0.154    12.760    
    SLICE_X7Y23          FDCE (Recov_fdce_C_CLR)     -0.405    12.355    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  4.049    

Slack (MET) :             4.135ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 0.828ns (15.672%)  route 4.455ns (84.328%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        1.715     3.023    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y20          FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q
                         net (fo=2, routed)           0.980     4.459    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[19]
    SLICE_X5Y21          LUT4 (Prop_lut4_I0_O)        0.124     4.583 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_15/O
                         net (fo=1, routed)           0.687     5.269    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_15_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I1_O)        0.124     5.393 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_11/O
                         net (fo=2, routed)           1.543     6.936    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_11_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I0_O)        0.124     7.060 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.246     8.306    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X6Y23          FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        1.491    12.683    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y23          FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[28]/C
                         clock pessimism              0.230    12.914    
                         clock uncertainty           -0.154    12.760    
    SLICE_X6Y23          FDCE (Recov_fdce_C_CLR)     -0.319    12.441    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[28]
  -------------------------------------------------------------------
                         required time                         12.441    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  4.135    

Slack (MET) :             4.135ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 0.828ns (15.672%)  route 4.455ns (84.328%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        1.715     3.023    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y20          FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q
                         net (fo=2, routed)           0.980     4.459    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[19]
    SLICE_X5Y21          LUT4 (Prop_lut4_I0_O)        0.124     4.583 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_15/O
                         net (fo=1, routed)           0.687     5.269    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_15_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I1_O)        0.124     5.393 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_11/O
                         net (fo=2, routed)           1.543     6.936    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_11_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I0_O)        0.124     7.060 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.246     8.306    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X6Y23          FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        1.491    12.683    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y23          FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[29]/C
                         clock pessimism              0.230    12.914    
                         clock uncertainty           -0.154    12.760    
    SLICE_X6Y23          FDCE (Recov_fdce_C_CLR)     -0.319    12.441    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[29]
  -------------------------------------------------------------------
                         required time                         12.441    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  4.135    

Slack (MET) :             4.135ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 0.828ns (15.672%)  route 4.455ns (84.328%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        1.715     3.023    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y20          FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q
                         net (fo=2, routed)           0.980     4.459    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[19]
    SLICE_X5Y21          LUT4 (Prop_lut4_I0_O)        0.124     4.583 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_15/O
                         net (fo=1, routed)           0.687     5.269    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_15_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I1_O)        0.124     5.393 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_11/O
                         net (fo=2, routed)           1.543     6.936    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_11_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I0_O)        0.124     7.060 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.246     8.306    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X6Y23          FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        1.491    12.683    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y23          FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[30]/C
                         clock pessimism              0.230    12.914    
                         clock uncertainty           -0.154    12.760    
    SLICE_X6Y23          FDCE (Recov_fdce_C_CLR)     -0.319    12.441    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[30]
  -------------------------------------------------------------------
                         required time                         12.441    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  4.135    

Slack (MET) :             4.135ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 0.828ns (15.672%)  route 4.455ns (84.328%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        1.715     3.023    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y20          FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q
                         net (fo=2, routed)           0.980     4.459    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[19]
    SLICE_X5Y21          LUT4 (Prop_lut4_I0_O)        0.124     4.583 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_15/O
                         net (fo=1, routed)           0.687     5.269    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_15_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I1_O)        0.124     5.393 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_11/O
                         net (fo=2, routed)           1.543     6.936    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_11_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I0_O)        0.124     7.060 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.246     8.306    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X6Y23          FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        1.491    12.683    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y23          FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[31]/C
                         clock pessimism              0.230    12.914    
                         clock uncertainty           -0.154    12.760    
    SLICE_X6Y23          FDCE (Recov_fdce_C_CLR)     -0.319    12.441    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[31]
  -------------------------------------------------------------------
                         required time                         12.441    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  4.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.186ns (28.867%)  route 0.458ns (71.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        0.548     0.889    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y26         FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y26         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.102     1.132    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X23Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.177 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.356     1.533    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X20Y37         FDCE                                         f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        0.826     1.196    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y37         FDCE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[14]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X20Y37         FDCE (Remov_fdce_C_CLR)     -0.067     1.095    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.186ns (28.867%)  route 0.458ns (71.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        0.548     0.889    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y26         FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y26         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.102     1.132    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X23Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.177 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.356     1.533    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X20Y37         FDCE                                         f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        0.826     1.196    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y37         FDCE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[15]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X20Y37         FDCE (Remov_fdce_C_CLR)     -0.067     1.095    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.186ns (28.867%)  route 0.458ns (71.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        0.548     0.889    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y26         FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y26         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.102     1.132    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X23Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.177 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.356     1.533    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X20Y37         FDCE                                         f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        0.826     1.196    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y37         FDCE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[8]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X20Y37         FDCE (Remov_fdce_C_CLR)     -0.067     1.095    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.186ns (28.867%)  route 0.458ns (71.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        0.548     0.889    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y26         FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y26         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.102     1.132    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X23Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.177 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.356     1.533    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X20Y37         FDCE                                         f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        0.826     1.196    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y37         FDCE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[9]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X20Y37         FDCE (Remov_fdce_C_CLR)     -0.067     1.095    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.186ns (28.867%)  route 0.458ns (71.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        0.548     0.889    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y26         FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y26         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.102     1.132    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X23Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.177 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.356     1.533    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X21Y37         FDCE                                         f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        0.826     1.196    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y37         FDCE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[10]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X21Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.070    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.740%)  route 0.485ns (72.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        0.548     0.889    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y26         FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y26         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.102     1.132    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X23Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.177 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.382     1.559    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X17Y35         FDCE                                         f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        0.826     1.196    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y35         FDCE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[2]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X17Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.070    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.740%)  route 0.485ns (72.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        0.548     0.889    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y26         FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y26         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.102     1.132    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X23Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.177 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.382     1.559    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X17Y35         FDCE                                         f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        0.826     1.196    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y35         FDCE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[4]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X17Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.070    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.740%)  route 0.485ns (72.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        0.548     0.889    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y26         FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y26         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.102     1.132    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X23Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.177 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.382     1.559    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X17Y35         FDCE                                         f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        0.826     1.196    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y35         FDCE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[5]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X17Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.070    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.740%)  route 0.485ns (72.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        0.548     0.889    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y26         FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y26         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.102     1.132    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X23Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.177 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.382     1.559    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X17Y35         FDCE                                         f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        0.826     1.196    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y35         FDCE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[6]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X17Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.070    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.740%)  route 0.485ns (72.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        0.548     0.889    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y26         FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y26         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.102     1.132    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X23Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.177 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.382     1.559    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X17Y35         FDCE                                         f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3996, routed)        0.826     1.196    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y35         FDCE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[7]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X17Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.070    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  0.489    





