[07/19 16:39:56      0s] 
[07/19 16:39:56      0s] Cadence Innovus(TM) Implementation System.
[07/19 16:39:56      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[07/19 16:39:56      0s] 
[07/19 16:39:56      0s] Version:	v20.13-s083_1, built Tue Jan 19 16:51:46 PST 2021
[07/19 16:39:56      0s] Options:	-overwrite -nowin -init START.tcl -log logs/run.log 
[07/19 16:39:56      0s] Date:		Mon Jul 19 16:39:56 2021
[07/19 16:39:56      0s] Host:		caddy13 (x86_64 w/Linux 3.10.0-1160.31.1.el7.x86_64) (8cores*16cpus*Common KVM processor 16384KB)
[07/19 16:39:56      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[07/19 16:39:56      0s] 
[07/19 16:39:56      0s] License:
[07/19 16:39:56      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[07/19 16:39:56      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[07/19 16:40:33     35s] @(#)CDS: Innovus v20.13-s083_1 (64bit) 01/19/2021 16:51 (Linux 2.6.32-431.11.2.el6.x86_64)
[07/19 16:40:33     35s] @(#)CDS: NanoRoute 20.13-s083_1 NR201221-0721/20_13-UB (database version 18.20.538) {superthreading v2.13}
[07/19 16:40:33     35s] @(#)CDS: AAE 20.13-s024 (64bit) 01/19/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[07/19 16:40:33     35s] @(#)CDS: CTE 20.13-s042_1 () Jan 14 2021 08:49:42 ( )
[07/19 16:40:33     35s] @(#)CDS: SYNTECH 20.13-s015_1 () Jan  6 2021 07:44:41 ( )
[07/19 16:40:33     35s] @(#)CDS: CPE v20.13-s092
[07/19 16:40:33     35s] @(#)CDS: IQuantus/TQuantus 20.1.1-s453 (64bit) Fri Nov 20 21:16:44 PST 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[07/19 16:40:33     35s] @(#)CDS: OA 22.60-p048 Wed Nov 11 13:31:42 2020
[07/19 16:40:33     35s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[07/19 16:40:33     35s] @(#)CDS: RCDB 11.15.0
[07/19 16:40:33     35s] @(#)CDS: STYLUS 20.10-p024_1 (12/01/2020 07:22 PST)
[07/19 16:40:33     35s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_3648_caddy13_nhpoole_B5XrML.

[07/19 16:40:33     35s] The soft stacksize limit is either up to the hard limit or larger than 0.2% of RAM. No change is needed.
[07/19 16:40:36     38s] 
[07/19 16:40:36     38s] **INFO:  MMMC transition support version v31-84 
[07/19 16:40:36     38s] 
[07/19 16:40:36     38s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[07/19 16:40:36     38s] <CMD> suppressMessage ENCEXT-2799
[07/19 16:40:36     38s] Sourcing file "START.tcl" ...
[07/19 16:40:36     38s] <CMD> is_common_ui_mode
[07/19 16:40:36     38s] <CMD> restoreDesign /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/16-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat sar_adc_controller
[07/19 16:40:36     38s] #% Begin load design ... (date=07/19 16:40:36, mem=571.6M)
[07/19 16:40:36     38s] Set Default Input Pin Transition as 0.1 ps.
[07/19 16:40:37     39s] Loading design 'sar_adc_controller' saved by 'Innovus' '20.13-s083_1' on 'Mon Jul 19 16:39:44 2021'.
[07/19 16:40:37     39s] % Begin Load MMMC data ... (date=07/19 16:40:37, mem=573.8M)
[07/19 16:40:37     39s] % End Load MMMC data ... (date=07/19 16:40:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=574.5M, current mem=574.5M)
[07/19 16:40:37     39s] 
[07/19 16:40:37     39s] Loading LEF file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/16-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/libs/lef/rtk-tech.lef ...
[07/19 16:40:37     39s] 
[07/19 16:40:37     39s] Loading LEF file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/16-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/libs/lef/stdcells.lef ...
[07/19 16:40:37     39s] WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
[07/19 16:40:37     39s] The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/16-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/libs/lef/stdcells.lef at line 18.
[07/19 16:40:37     39s] Set DBUPerIGU to M1 pitch 460.
[07/19 16:40:37     39s] **WARN: (IMPLF-201):	Pin 'HI' in macro 'sky130_fd_sc_hd__conb_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/19 16:40:37     39s] Type 'man IMPLF-201' for more detail.
[07/19 16:40:37     39s] **WARN: (IMPLF-201):	Pin 'LO' in macro 'sky130_fd_sc_hd__conb_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/19 16:40:37     39s] Type 'man IMPLF-201' for more detail.
[07/19 16:40:37     39s] 
[07/19 16:40:37     39s] viaInitial starts at Mon Jul 19 16:40:37 2021
viaInitial ends at Mon Jul 19 16:40:37 2021

##  Check design process and node:  
##  Both design process and tech node are not set.

[07/19 16:40:37     39s] Loading view definition file from /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/16-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/viewDefinition.tcl
[07/19 16:40:38     39s] Reading libs_typical timing library '/home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib' ...
[07/19 16:40:38     40s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_8'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/19 16:40:38     40s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_6'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/19 16:40:38     40s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/19 16:40:38     40s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/19 16:40:38     40s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/19 16:40:38     40s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_bleeder_1'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/19 16:40:38     40s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__diode_2'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/19 16:40:38     40s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_8'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/19 16:40:38     40s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_6'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/19 16:40:38     40s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_4'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/19 16:40:38     40s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_3'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/19 16:40:38     40s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_12'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/19 16:40:39     40s] Read 427 cells in library 'sky130_fd_sc_hd__tt_025C_1v80' 
[07/19 16:40:39     40s] Reading libs_bc timing library '/home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib' ...
[07/19 16:40:39     41s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_8'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
[07/19 16:40:39     41s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_6'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
[07/19 16:40:39     41s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
[07/19 16:40:39     41s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
[07/19 16:40:39     41s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
[07/19 16:40:39     41s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_bleeder_1'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
[07/19 16:40:39     41s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__diode_2'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
[07/19 16:40:39     41s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_8'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
[07/19 16:40:39     41s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[07/19 16:40:40     41s] Read 427 cells in library 'sky130_fd_sc_hd__ff_100C_1v95' 
[07/19 16:40:40     41s] Starting consistency checks on late and early library sets of delay corner 'delay_default'
[07/19 16:40:40     41s] late library set: libs_typical
[07/19 16:40:40     41s] early library set: libs_bc
[07/19 16:40:40     41s] Completed consistency checks. Status: Successful
[07/19 16:40:40     41s] Ending "PreSetAnalysisView" (total cpu=0:00:02.1, real=0:00:03.0, peak res=659.4M, current mem=598.0M)
[07/19 16:40:40     41s] *** End library_loading (cpu=0.04min, real=0.05min, mem=15.9M, fe_cpu=0.69min, fe_real=0.75min, fe_mem=677.6M) ***
[07/19 16:40:40     41s] % Begin Load netlist data ... (date=07/19 16:40:40, mem=598.0M)
[07/19 16:40:40     41s] *** Begin netlist parsing (mem=677.6M) ***
[07/19 16:40:40     41s] Created 427 new cells from 2 timing libraries.
[07/19 16:40:40     41s] Reading netlist ...
[07/19 16:40:40     41s] Backslashed names will retain backslash and a trailing blank character.
[07/19 16:40:40     41s] Reading verilogBinary netlist '/home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/16-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/vbin/sar_adc_controller.v.bin'
[07/19 16:40:40     41s] Reading binary database version 2 in 1-threaded mode
[07/19 16:40:40     41s] 
[07/19 16:40:40     41s] *** Memory Usage v#2 (Current mem = 687.590M, initial mem = 267.605M) ***
[07/19 16:40:40     41s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=687.6M) ***
[07/19 16:40:40     41s] % End Load netlist data ... (date=07/19 16:40:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=606.7M, current mem=606.7M)
[07/19 16:40:40     41s] Set top cell to sar_adc_controller.
[07/19 16:40:40     41s] Starting consistency checks on late and early library sets of delay corner 'delay_default'
[07/19 16:40:40     41s] late library set: libs_typical
[07/19 16:40:40     41s] early library set: libs_bc
[07/19 16:40:40     41s] Completed consistency checks. Status: Successful
[07/19 16:40:40     41s] Starting consistency checks on late and early library sets of delay corner 'delay_default'
[07/19 16:40:40     41s] late library set: libs_typical
[07/19 16:40:40     41s] early library set: libs_bc
[07/19 16:40:40     41s] Completed consistency checks. Status: Successful
[07/19 16:40:40     41s] Hooked 854 DB cells to tlib cells.
[07/19 16:40:40     41s] Ending "BindLib:" (total cpu=0:00:00.2, real=0:00:00.0, peak res=619.8M, current mem=619.8M)
[07/19 16:40:40     41s] Starting recursive module instantiation check.
[07/19 16:40:40     41s] No recursion found.
[07/19 16:40:40     41s] Building hierarchical netlist for Cell sar_adc_controller ...
[07/19 16:40:40     41s] *** Netlist is unique.
[07/19 16:40:40     41s] Setting Std. cell height to 2720 DBU (smallest netlist inst).
[07/19 16:40:40     42s] ** info: there are 865 modules.
[07/19 16:40:40     42s] ** info: there are 87 stdCell insts.
[07/19 16:40:40     42s] 
[07/19 16:40:40     42s] *** Memory Usage v#2 (Current mem = 725.062M, initial mem = 267.605M) ***
[07/19 16:40:40     42s] *info: set bottom ioPad orient R0
[07/19 16:40:40     42s] **WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[07/19 16:40:40     42s] Type 'man IMPFP-3961' for more detail.
[07/19 16:40:40     42s] Adjust met3 preferred direction offset from 0.34 to 0.17.
[07/19 16:40:40     42s] Adjust met4 preferred direction offset from 0.46 to 0.23.
[07/19 16:40:40     42s] Adjust met5 preferred direction offset from 1.7 to 0.17.
[07/19 16:40:40     42s] Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
[07/19 16:40:40     42s] Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
[07/19 16:40:40     42s] Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
[07/19 16:40:40     42s] Set Default Net Delay as 1000 ps.
[07/19 16:40:40     42s] Set Default Net Load as 0.5 pF. 
[07/19 16:40:40     42s] Set Default Input Pin Transition as 0.1 ps.
[07/19 16:40:40     42s] Loading preference file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/16-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/gui.pref.tcl ...
[07/19 16:40:41     42s] ##  Process: 130           (User Set)               
[07/19 16:40:41     42s] ##     Node: (not set)                           
[07/19 16:40:41     42s] 
##  Check design process and node:  
##  Design tech node is not set.

[07/19 16:40:41     42s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[07/19 16:40:41     42s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[07/19 16:40:41     42s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[07/19 16:40:41     42s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[07/19 16:40:41     42s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[07/19 16:40:41     42s] setAnalysisMode -usefulSkew already set.
[07/19 16:40:41     42s] **WARN: (IMPOPT-3602):	The specified path group name Reg2Reg is not defined.
[07/19 16:40:41     42s] Type 'man IMPOPT-3602' for more detail.
[07/19 16:40:41     42s] Effort level <high> specified for Reg2Reg path_group
[07/19 16:40:41     42s] **WARN: (IMPOPT-3602):	The specified path group name Reg2Out is not defined.
[07/19 16:40:41     42s] Type 'man IMPOPT-3602' for more detail.
[07/19 16:40:41     42s] Effort level <low> specified for Reg2Out path_group
[07/19 16:40:41     42s] **WARN: (IMPOPT-3602):	The specified path group name Reg2ClkGate is not defined.
[07/19 16:40:41     42s] Type 'man IMPOPT-3602' for more detail.
[07/19 16:40:41     42s] Effort level <low> specified for Reg2ClkGate path_group
[07/19 16:40:41     42s] **WARN: (IMPOPT-3602):	The specified path group name In2Reg is not defined.
[07/19 16:40:41     42s] Type 'man IMPOPT-3602' for more detail.
[07/19 16:40:41     42s] Effort level <low> specified for In2Reg path_group
[07/19 16:40:41     42s] **WARN: (IMPOPT-3602):	The specified path group name In2Out is not defined.
[07/19 16:40:41     42s] Type 'man IMPOPT-3602' for more detail.
[07/19 16:40:41     42s] Effort level <low> specified for In2Out path_group
[07/19 16:40:41     42s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[07/19 16:40:41     42s] Setting -ignore_DRC to 0. ViaGen will do DRC check while creating vias.
[07/19 16:40:41     42s] Setting -viarule_preference to default order. ViaGen will consider via rule priority based on the order of appearance in the technology file.
[07/19 16:40:41     42s] **WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
[07/19 16:40:41     42s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/19 16:40:41     42s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/19 16:40:41     42s] Change floorplan default-technical-site to 'unithd'.
[07/19 16:40:41     42s] Extraction setup Delayed 
[07/19 16:40:41     42s] *Info: initialize multi-corner CTS.
[07/19 16:40:41     43s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=896.0M, current mem=676.7M)
[07/19 16:40:41     43s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/19 16:40:41     43s] 
[07/19 16:40:41     43s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[07/19 16:40:41     43s] Summary for sequential cells identification: 
[07/19 16:40:41     43s]   Identified SBFF number: 45
[07/19 16:40:41     43s]   Identified MBFF number: 0
[07/19 16:40:41     43s]   Identified SB Latch number: 0
[07/19 16:40:41     43s]   Identified MB Latch number: 0
[07/19 16:40:41     43s]   Not identified SBFF number: 0
[07/19 16:40:41     43s]   Not identified MBFF number: 0
[07/19 16:40:41     43s]   Not identified SB Latch number: 0
[07/19 16:40:41     43s]   Not identified MB Latch number: 0
[07/19 16:40:41     43s]   Number of sequential cells which are not FFs: 23
[07/19 16:40:41     43s] Total number of combinational cells: 328
[07/19 16:40:41     43s] Total number of sequential cells: 68
[07/19 16:40:41     43s] Total number of tristate cells: 13
[07/19 16:40:41     43s] Total number of level shifter cells: 7
[07/19 16:40:41     43s] Total number of power gating cells: 0
[07/19 16:40:41     43s] Total number of isolation cells: 11
[07/19 16:40:41     43s] Total number of power switch cells: 0
[07/19 16:40:41     43s] Total number of pulse generator cells: 0
[07/19 16:40:41     43s] Total number of always on buffers: 0
[07/19 16:40:41     43s] Total number of retention cells: 0
[07/19 16:40:41     43s] List of usable buffers: sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__buf_16 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8
[07/19 16:40:41     43s] Total number of usable buffers: 15
[07/19 16:40:41     43s] List of unusable buffers:
[07/19 16:40:41     43s] Total number of unusable buffers: 0
[07/19 16:40:41     43s] List of usable inverters: sky130_fd_sc_hd__bufinv_16 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__inv_8
[07/19 16:40:41     43s] Total number of usable inverters: 16
[07/19 16:40:41     43s] List of unusable inverters:
[07/19 16:40:41     43s] Total number of unusable inverters: 0
[07/19 16:40:41     43s] List of identified usable delay cells: sky130_fd_sc_hd__bufbuf_16 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1
[07/19 16:40:41     43s] Total number of identified usable delay cells: 15
[07/19 16:40:41     43s] List of identified unusable delay cells:
[07/19 16:40:41     43s] Total number of identified unusable delay cells: 0
[07/19 16:40:41     43s] 
[07/19 16:40:41     43s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[07/19 16:40:41     43s] 
[07/19 16:40:41     43s] TimeStamp Deleting Cell Server Begin ...
[07/19 16:40:41     43s] 
[07/19 16:40:41     43s] TimeStamp Deleting Cell Server End ...
[07/19 16:40:41     43s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=888.1M, current mem=888.1M)
[07/19 16:40:41     43s] 
[07/19 16:40:41     43s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[07/19 16:40:41     43s] Summary for sequential cells identification: 
[07/19 16:40:41     43s]   Identified SBFF number: 45
[07/19 16:40:41     43s]   Identified MBFF number: 0
[07/19 16:40:41     43s]   Identified SB Latch number: 0
[07/19 16:40:41     43s]   Identified MB Latch number: 0
[07/19 16:40:41     43s]   Not identified SBFF number: 0
[07/19 16:40:41     43s]   Not identified MBFF number: 0
[07/19 16:40:41     43s]   Not identified SB Latch number: 0
[07/19 16:40:41     43s]   Not identified MB Latch number: 0
[07/19 16:40:41     43s]   Number of sequential cells which are not FFs: 23
[07/19 16:40:42     43s]  Visiting view : analysis_default
[07/19 16:40:42     43s]    : PowerDomain = none : Weighted F : unweighted  = 39.70 (1.000) with rcCorner = 0
[07/19 16:40:42     43s]    : PowerDomain = none : Weighted F : unweighted  = 31.10 (1.000) with rcCorner = -1
[07/19 16:40:42     43s]  Visiting view : analysis_default
[07/19 16:40:42     43s]    : PowerDomain = none : Weighted F : unweighted  = 39.70 (1.000) with rcCorner = 0
[07/19 16:40:42     43s]    : PowerDomain = none : Weighted F : unweighted  = 31.10 (1.000) with rcCorner = -1
[07/19 16:40:42     43s] 
[07/19 16:40:42     43s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[07/19 16:40:42     43s] Reading floorplan file - /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/16-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.fp.gz (mem = 975.9M).
[07/19 16:40:42     43s] % Begin Load floorplan data ... (date=07/19 16:40:42, mem=888.6M)
[07/19 16:40:43     43s] *info: reset 102 existing net BottomPreferredLayer and AvoidDetour
[07/19 16:40:43     43s] Deleting old partition specification.
[07/19 16:40:44     43s] Set FPlanBox to (0 0 80500 100640)
[07/19 16:40:44     43s] **WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[07/19 16:40:44     43s] Type 'man IMPFP-3961' for more detail.
[07/19 16:40:44     43s] Adjust met3 preferred direction offset from 0.34 to 0.17.
[07/19 16:40:44     43s] Adjust met4 preferred direction offset from 0.46 to 0.23.
[07/19 16:40:44     43s] Adjust met5 preferred direction offset from 1.7 to 0.17.
[07/19 16:40:44     43s] Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
[07/19 16:40:44     43s] Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
[07/19 16:40:44     43s] Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
[07/19 16:40:44     43s]  ... processed partition successfully.
[07/19 16:40:44     43s] Reading binary special route file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/16-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.fp.spr.gz (Created by Innovus v20.13-s083_1 on Mon Jul 19 16:39:37 2021, version: 1)
[07/19 16:40:44     43s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=891.4M, current mem=891.4M)
[07/19 16:40:44     43s] There are 4 nets with weight being set
[07/19 16:40:44     43s] There are 4 nets with bottomPreferredRoutingLayer being set
[07/19 16:40:44     43s] There are 4 nets with avoidDetour being set
[07/19 16:40:44     43s] Extracting standard cell pins and blockage ...... 
[07/19 16:40:44     43s] Pin and blockage extraction finished
[07/19 16:40:44     43s] % End Load floorplan data ... (date=07/19 16:40:44, total cpu=0:00:00.1, real=0:00:02.0, peak res=891.4M, current mem=890.6M)
[07/19 16:40:44     43s] Reading congestion map file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/16-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.route.congmap.gz ...
[07/19 16:40:44     43s] % Begin Load SymbolTable ... (date=07/19 16:40:44, mem=890.8M)
[07/19 16:40:45     43s] Suppress "**WARN ..." messages.
[07/19 16:40:45     43s] routingBox: (0 0) (80500 100640)
[07/19 16:40:45     43s] coreBox:    (28980 28560) (51520 72080)
[07/19 16:40:45     43s] Un-suppress "**WARN ..." messages.
[07/19 16:40:45     43s] % End Load SymbolTable ... (date=07/19 16:40:45, total cpu=0:00:00.0, real=0:00:01.0, peak res=891.0M, current mem=891.0M)
[07/19 16:40:45     43s] Loading place ...
[07/19 16:40:45     43s] % Begin Load placement data ... (date=07/19 16:40:45, mem=891.0M)
[07/19 16:40:45     43s] Reading placement file - /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/16-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.place.gz.
[07/19 16:40:45     43s] ** Reading stdCellPlacement_binary (Created by Innovus v20.13-s083_1 on Mon Jul 19 16:39:37 2021, version# 2) ...
[07/19 16:40:45     43s] Read Views for adaptive view pruning ...
[07/19 16:40:45     43s] Read 0 views from Binary DB for adaptive view pruning
[07/19 16:40:45     43s] *** Checked 4 GNC rules.
[07/19 16:40:45     43s] *** applyConnectGlobalNets disabled.
[07/19 16:40:45     43s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=977.9M) ***
[07/19 16:40:45     43s] Total net length = 1.660e+03 (7.896e+02 8.702e+02) (ext = 7.806e+02)
[07/19 16:40:46     43s] % End Load placement data ... (date=07/19 16:40:45, total cpu=0:00:00.0, real=0:00:01.0, peak res=891.9M, current mem=891.9M)
[07/19 16:40:47     43s] Reading PG file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/16-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.pg.gz, version#2, (Created by Innovus v20.13-s083_1 on       Mon Jul 19 16:39:37 2021)
[07/19 16:40:47     43s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=974.9M) ***
[07/19 16:40:47     43s] % Begin Load routing data ... (date=07/19 16:40:47, mem=892.1M)
[07/19 16:40:47     43s] Reading routing file - /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/16-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.route.gz.
[07/19 16:40:48     43s] Reading Innovus routing data (Created by Innovus v20.13-s083_1 on Mon Jul 19 16:39:37 2021 Format: 20.1) ...
[07/19 16:40:48     43s] *** Total 101 nets are successfully restored.
[07/19 16:40:48     43s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:01.0 mem=978.9M) ***
[07/19 16:40:48     43s] % End Load routing data ... (date=07/19 16:40:48, total cpu=0:00:00.0, real=0:00:01.0, peak res=897.5M, current mem=896.6M)
[07/19 16:40:48     43s] TAT_INFO: restoreCongMap REAL = 1 : CPU = 0 : MEM = 0.
[07/19 16:40:48     43s] Reading property file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/16-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.prop
[07/19 16:40:48     43s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=983.9M) ***
[07/19 16:40:51     43s] Reading dirtyarea snapshot file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/16-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.db.da.gz (Create by Innovus v20.13-s083_1 on Mon Jul 19 16:39:40 2021, version: 4).
[07/19 16:40:51     43s] Set Default Input Pin Transition as 0.1 ps.
[07/19 16:40:51     44s] eee: readRCCornerMetaData, file read unsuccessful: /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/16-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/extraction/extractionMetaData.gz
[07/19 16:40:51     44s] Extraction setup Started 
[07/19 16:40:51     44s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[07/19 16:40:51     44s] Reading Capacitance Table File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/16-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/libs/mmmc/rtk-typical.captable ...
[07/19 16:40:51     44s] Process name: (null).
[07/19 16:40:51     44s] Allocated an empty WireEdgeEnlargement table in typical [6].
[07/19 16:40:51     44s] Allocated an empty WireEdgeEnlargement table in typical [6].
[07/19 16:40:51     44s] Importing multi-corner RC tables ... 
[07/19 16:40:51     44s] Summary of Active RC-Corners : 
[07/19 16:40:51     44s]  
[07/19 16:40:51     44s]  Analysis View: analysis_default
[07/19 16:40:51     44s]     RC-Corner Name        : typical
[07/19 16:40:51     44s]     RC-Corner Index       : 0
[07/19 16:40:51     44s]     RC-Corner Temperature : 25 Celsius
[07/19 16:40:51     44s]     RC-Corner Cap Table   : '/home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/16-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/libs/mmmc/rtk-typical.captable'
[07/19 16:40:51     44s]     RC-Corner PreRoute Res Factor         : 1
[07/19 16:40:51     44s]     RC-Corner PreRoute Cap Factor         : 1
[07/19 16:40:51     44s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/19 16:40:51     44s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/19 16:40:51     44s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/19 16:40:51     44s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[07/19 16:40:51     44s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[07/19 16:40:51     44s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/19 16:40:51     44s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/19 16:40:51     44s] LayerId::1 widthSet size::4
[07/19 16:40:51     44s] LayerId::2 widthSet size::4
[07/19 16:40:51     44s] LayerId::3 widthSet size::5
[07/19 16:40:51     44s] LayerId::4 widthSet size::4
[07/19 16:40:51     44s] LayerId::5 widthSet size::5
[07/19 16:40:51     44s] LayerId::6 widthSet size::2
[07/19 16:40:51     44s] Initializing multi-corner capacitance tables ... 
[07/19 16:40:51     44s] Initializing multi-corner resistance tables ...
[07/19 16:40:51     44s] {RT typical 0 6 6 {4 0} {5 0} 2}
[07/19 16:40:51     44s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.297384 ; uaWl: 1.000000 ; uaWlH: 0.018492 ; aWlH: 0.000000 ; Pmax: 0.817200 ; wcR: 0.396600 ; newSi: 0.074300 ; pMod: 83 ; 
[07/19 16:40:51     44s] Start generating vias ..
[07/19 16:40:51     44s] #create default rule from bind_ndr_rule rule=0x2b2a461ec320 0x2b2a2fd30fc0
[07/19 16:40:51     44s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[07/19 16:40:51     44s] #Skip building auto via since it is not turned on.
[07/19 16:40:51     44s] Extracting standard cell pins and blockage ...... 
[07/19 16:40:51     44s] Pin and blockage extraction finished
[07/19 16:40:51     44s] Via generation completed.
[07/19 16:40:51     44s] % Begin Load power constraints ... (date=07/19 16:40:51, mem=903.8M)
[07/19 16:40:52     44s] % End Load power constraints ... (date=07/19 16:40:51, total cpu=0:00:00.0, real=0:00:01.0, peak res=910.3M, current mem=910.3M)
[07/19 16:40:52     44s] % Begin load AAE data ... (date=07/19 16:40:52, mem=945.5M)
[07/19 16:40:52     45s] **WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
[07/19 16:40:52     45s] AAE DB initialization (MEM=1046.44 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/19 16:40:52     45s] % End load AAE data ... (date=07/19 16:40:52, total cpu=0:00:00.6, real=0:00:00.0, peak res=953.5M, current mem=953.5M)
[07/19 16:40:52     45s] Restoring CCOpt config...
[07/19 16:40:52     45s]   Extracting original clock gating for ideal_clock...
[07/19 16:40:52     45s]     clock_tree ideal_clock contains 20 sinks and 1 clock gates.
[07/19 16:40:52     45s]     Extraction for ideal_clock complete.
[07/19 16:40:52     45s]   Extracting original clock gating for ideal_clock done.
[07/19 16:40:52     45s]   The skew group ideal_clock/constraints_default was created. It contains 20 sinks and 1 sources.
[07/19 16:40:52     45s]   The skew group ideal_clock/constraints_default was created. It contains 20 sinks and 1 sources.
[07/19 16:40:52     45s] Restoring CCOpt config done.
[07/19 16:40:52     45s] 
[07/19 16:40:52     45s] TimeStamp Deleting Cell Server Begin ...
[07/19 16:40:52     45s] 
[07/19 16:40:52     45s] TimeStamp Deleting Cell Server End ...
[07/19 16:40:52     45s] 
[07/19 16:40:52     45s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[07/19 16:40:52     45s] Summary for sequential cells identification: 
[07/19 16:40:52     45s]   Identified SBFF number: 45
[07/19 16:40:52     45s]   Identified MBFF number: 0
[07/19 16:40:52     45s]   Identified SB Latch number: 0
[07/19 16:40:52     45s]   Identified MB Latch number: 0
[07/19 16:40:52     45s]   Not identified SBFF number: 0
[07/19 16:40:52     45s]   Not identified MBFF number: 0
[07/19 16:40:52     45s]   Not identified SB Latch number: 0
[07/19 16:40:52     45s]   Not identified MB Latch number: 0
[07/19 16:40:52     45s]   Number of sequential cells which are not FFs: 23
[07/19 16:40:52     45s] Total number of combinational cells: 328
[07/19 16:40:52     45s] Total number of sequential cells: 68
[07/19 16:40:52     45s] Total number of tristate cells: 13
[07/19 16:40:52     45s] Total number of level shifter cells: 7
[07/19 16:40:52     45s] Total number of power gating cells: 0
[07/19 16:40:52     45s] Total number of isolation cells: 11
[07/19 16:40:52     45s] Total number of power switch cells: 0
[07/19 16:40:52     45s] Total number of pulse generator cells: 0
[07/19 16:40:52     45s] Total number of always on buffers: 0
[07/19 16:40:52     45s] Total number of retention cells: 0
[07/19 16:40:52     45s] List of usable buffers: sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__buf_16 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8
[07/19 16:40:52     45s] Total number of usable buffers: 15
[07/19 16:40:52     45s] List of unusable buffers:
[07/19 16:40:52     45s] Total number of unusable buffers: 0
[07/19 16:40:52     45s] List of usable inverters: sky130_fd_sc_hd__bufinv_16 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__inv_8
[07/19 16:40:52     45s] Total number of usable inverters: 16
[07/19 16:40:52     45s] List of unusable inverters:
[07/19 16:40:52     45s] Total number of unusable inverters: 0
[07/19 16:40:52     45s] List of identified usable delay cells: sky130_fd_sc_hd__bufbuf_16 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1
[07/19 16:40:52     45s] Total number of identified usable delay cells: 15
[07/19 16:40:52     45s] List of identified unusable delay cells:
[07/19 16:40:52     45s] Total number of identified unusable delay cells: 0
[07/19 16:40:52     45s] 
[07/19 16:40:52     45s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[07/19 16:40:52     45s] 
[07/19 16:40:52     45s] TimeStamp Deleting Cell Server Begin ...
[07/19 16:40:52     45s] 
[07/19 16:40:52     45s] TimeStamp Deleting Cell Server End ...
[07/19 16:40:52     45s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.13-s083_1. They will be removed in the next release. 
[07/19 16:40:52     45s] timing_enable_default_delay_arc
[07/19 16:40:52     45s] #% End load design ... (date=07/19 16:40:52, total cpu=0:00:07.0, real=0:00:16.0, peak res=976.0M, current mem=957.6M)
[07/19 16:40:52     45s] 
[07/19 16:40:52     45s] *** Summary of all messages that are not suppressed in this session:
[07/19 16:40:52     45s] Severity  ID               Count  Summary                                  
[07/19 16:40:52     45s] WARNING   IMPLF-201            2  Pin '%s' in macro '%s' has no ANTENNADIF...
[07/19 16:40:52     45s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[07/19 16:40:52     45s] WARNING   IMPPTN-867           1  Found use of %s. This will continue to w...
[07/19 16:40:52     45s] WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
[07/19 16:40:52     45s] WARNING   IMPOPT-3602          5  The specified path group name %s is not ...
[07/19 16:40:52     45s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[07/19 16:40:52     45s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[07/19 16:40:52     45s] WARNING   TECHLIB-302         24  No function defined for cell '%s'. The c...
[07/19 16:40:52     45s] *** Message Summary: 38 warning(s), 0 error(s)
[07/19 16:40:52     45s] 
[07/19 16:40:53     45s] <CMD> setDistributeHost -local
[07/19 16:40:53     45s] The timeout for a remote job to respond is 3600 seconds.
[07/19 16:40:53     45s] Submit command for task runs will be: local
[07/19 16:40:53     45s] <CMD> setMultiCpuUsage -localCpu 16
[07/19 16:40:53     45s] <FF> LOADING 'always_source_tcl' PLUG-IN FILE(s) 
[07/19 16:40:53     45s] <FF> -> innovus-foundation-flow/custom-scripts/always-source.tcl
[07/19 16:40:53     45s] ### Start verbose source output (echo mode) for 'scripts/setup-optmode.tcl' ...
[07/19 16:40:53     45s] # setOptMode -verbose true
<CMD> setOptMode -verbose true
[07/19 16:40:53     45s] # setOptMode -holdTargetSlack  $::env(hold_target_slack)
<CMD> setOptMode -holdTargetSlack 0.005
[07/19 16:40:53     45s] # setOptMode -setupTargetSlack $::env(setup_target_slack)
<CMD> setOptMode -setupTargetSlack 0.0
[07/19 16:40:53     45s] # puts "Info: Useful skew = $::env(useful_skew)"
# if { $::env(useful_skew) } {
  setOptMode -usefulSkew          true
  setOptMode -usefulSkewPostRoute true
} else {
  setOptMode -usefulSkew         false
}
<CMD> setOptMode -usefulSkew true
[07/19 16:40:53     45s] setAnalysisMode -usefulSkew already set.
[07/19 16:40:53     45s] <CMD> setOptMode -usefulSkewPostRoute true
[07/19 16:40:53     45s] ### End verbose source output for 'scripts/setup-optmode.tcl'.
[07/19 16:40:53     45s] ### Start verbose source output (echo mode) for 'scripts/main.tcl' ...
[07/19 16:40:53     45s] # source -verbose innovus-foundation-flow/INNOVUS/run_postroute.tcl
### Start verbose source output (echo mode) for 'innovus-foundation-flow/INNOVUS/run_postroute.tcl' ...
[07/19 16:40:53     45s] # if {[file exists innovus-foundation-flow/vars.tcl]} {
   source innovus-foundation-flow/vars.tcl
}
# foreach file $vars(config_files) {
   source $file
}
# source innovus-foundation-flow/procs.tcl
# ff_procs::system_info
# setDistributeHost -local
<CMD> setDistributeHost -local
[07/19 16:40:53     45s] The timeout for a remote job to respond is 3600 seconds.
[07/19 16:40:53     45s] Submit command for task runs will be: local
[07/19 16:40:53     45s] # setMultiCpuUsage -localCpu 16
<CMD> setMultiCpuUsage -localCpu 16
[07/19 16:40:53     45s] # if {$vars(restore_design)} { # <BEGIN TAG> postroute,restore_design

# <begin tag postroute,restore_design,skip>
#
# restoreDesign checkpoints/route.enc.dat sar_adc_controller
#
# <end tag postroute,restore_design,skip> }
# um::enable_metrics -on
# puts "<FF> Plugin -> always_source_tcl"
# ff_procs::source_plug always_source_tcl
<FF> LOADING 'always_source_tcl' PLUG-IN FILE(s) 
[07/19 16:40:53     45s] <FF> -> innovus-foundation-flow/custom-scripts/always-source.tcl
[07/19 16:40:53     45s] # set vars(step) postroute
# set vars(postroute,start_time) [clock seconds]
# um::push_snapshot_stack
<CMD> um::push_snapshot_stack
[07/19 16:40:53     45s] # setDesignMode -process 130 -powerEffort high
<CMD> setDesignMode -process 130 -powerEffort high
[07/19 16:40:53     45s] ##  Process: 130           (User Set)               
[07/19 16:40:53     45s] ##     Node: (not set)                           
[07/19 16:40:53     45s] 
##  Check design process and node:  
##  Design tech node is not set.

[07/19 16:40:53     45s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[07/19 16:40:53     45s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[07/19 16:40:53     45s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[07/19 16:40:53     45s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[07/19 16:40:53     45s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[07/19 16:40:53     45s] # setExtractRCMode -engine postRoute -effortLevel low
<CMD> setExtractRCMode -engine postRoute -effortLevel low
[07/19 16:40:53     45s] # setOptMode -fixHoldAllowSetupTnsDegrade true
<CMD> setOptMode -fixHoldAllowSetupTnsDegrade true
[07/19 16:40:53     45s] # setDesignMode -process 130 -powerEffort high
<CMD> setDesignMode -process 130 -powerEffort high
[07/19 16:40:53     45s] ##  Process: 130           (User Set)               
[07/19 16:40:53     45s] ##     Node: (not set)                           
[07/19 16:40:53     45s] 
##  Check design process and node:  
##  Design tech node is not set.

[07/19 16:40:53     45s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[07/19 16:40:53     45s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[07/19 16:40:53     45s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[07/19 16:40:53     45s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[07/19 16:40:53     45s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[07/19 16:40:53     45s] # setExtractRCMode -engine postRoute -effortLevel low
<CMD> setExtractRCMode -engine postRoute -effortLevel low
[07/19 16:40:53     45s] # setAnalysisMode -cppr both
<CMD> setAnalysisMode -cppr both
[07/19 16:40:53     45s] # setDelayCalMode -siAware true -engine aae
<CMD> setDelayCalMode -siAware true -engine aae
[07/19 16:40:53     45s] # Puts "<FF> RUNNING POST-ROUTE OPTIMIZATION ..."
<FF> RUNNING POST-ROUTE OPTIMIZATION ...
[07/19 16:40:53     45s] # puts "<FF> Plugin -> pre_postroute_tcl"
# puts "<FF> Plugin -> pre_postroute_hold_tcl"
# optDesign -postRoute -outDir reports -prefix postroute -setup -hold
<CMD> optDesign -postRoute -outDir reports -prefix postroute -setup -hold
[07/19 16:40:53     45s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 957.8M, totSessionCpu=0:00:46 **
[07/19 16:40:53     45s] **INFO: User settings:
[07/19 16:40:53     45s] setNanoRouteMode -droutePostRouteSpreadWire                     false
[07/19 16:40:53     45s] setNanoRouteMode -drouteUseMultiCutViaEffort                    high
[07/19 16:40:53     45s] setNanoRouteMode -extractThirdPartyCompatible                   false
[07/19 16:40:53     45s] setNanoRouteMode -grouteExpTdStdDelay                           44
[07/19 16:40:53     45s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[07/19 16:40:53     45s] setNanoRouteMode -routeAntennaCellName                          sky130_fd_sc_hd__diode_2
[07/19 16:40:53     45s] setNanoRouteMode -routeFillerInstPrefix                         FILL
[07/19 16:40:53     45s] setNanoRouteMode -routeInsertAntennaDiode                       true
[07/19 16:40:53     45s] setNanoRouteMode -routeReInsertFillerCellList                   {sky130_fd_sc_hd__fill_8 sky130_fd_sc_hd__fill_4 sky130_fd_sc_hd__fill_2 sky130_fd_sc_hd__fill_1}
[07/19 16:40:53     45s] setNanoRouteMode -routeReInsertFillerCellListFromFile           false
[07/19 16:40:53     45s] setNanoRouteMode -routeTopRoutingLayer                          6
[07/19 16:40:53     45s] setNanoRouteMode -routeWithLithoDriven                          true
[07/19 16:40:53     45s] setNanoRouteMode -routeWithTimingDriven                         false
[07/19 16:40:53     45s] setDesignMode -powerEffort                                      high
[07/19 16:40:53     45s] setDesignMode -process                                          130
[07/19 16:40:53     45s] setDesignMode -propagateActivity                                true
[07/19 16:40:53     45s] setDesignMode -topRoutingLayer                                  met5
[07/19 16:40:53     45s] setExtractRCMode -basic                                         true
[07/19 16:40:53     45s] setExtractRCMode -coupled                                       true
[07/19 16:40:53     45s] setExtractRCMode -coupling_c_th                                 0.4
[07/19 16:40:53     45s] setExtractRCMode -effortLevel                                   low
[07/19 16:40:53     45s] setExtractRCMode -engine                                        postRoute
[07/19 16:40:53     45s] setExtractRCMode -extended                                      false
[07/19 16:40:53     45s] setExtractRCMode -minNetTermNrToBeInMem                         50
[07/19 16:40:53     45s] setExtractRCMode -relative_c_th                                 1
[07/19 16:40:53     45s] setExtractRCMode -total_c_th                                    0
[07/19 16:40:53     45s] setUsefulSkewMode -ecoRoute                                     false
[07/19 16:40:53     45s] setDelayCalMode -enable_high_fanout                             true
[07/19 16:40:53     45s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[07/19 16:40:53     45s] setDelayCalMode -engine                                         aae
[07/19 16:40:53     45s] setDelayCalMode -ignoreNetLoad                                  false
[07/19 16:40:53     45s] setDelayCalMode -SIAware                                        true
[07/19 16:40:53     45s] setDelayCalMode -socv_accuracy_mode                             low
[07/19 16:40:53     45s] setOptMode -activeHoldViews                                     { analysis_default }
[07/19 16:40:53     45s] setOptMode -activeSetupViews                                    { analysis_default }
[07/19 16:40:53     45s] setOptMode -autoHoldViews                                       { analysis_default}
[07/19 16:40:53     45s] setOptMode -autoSetupViews                                      { analysis_default}
[07/19 16:40:53     45s] setOptMode -autoTDGRSetupViews                                  { analysis_default}
[07/19 16:40:53     45s] setOptMode -autoViewHoldTargetSlack                             0
[07/19 16:40:53     45s] setOptMode -drcMargin                                           0
[07/19 16:40:53     45s] setOptMode -fixDrc                                              true
[07/19 16:40:53     45s] setOptMode -fixFanoutLoad                                       true
[07/19 16:40:53     45s] setOptMode -fixHoldAllowOverlap                                 true
[07/19 16:40:53     45s] setOptMode -fixHoldAllowSetupTnsDegrade                         true
[07/19 16:40:53     45s] setOptMode -holdTargetSlack                                     0.005
[07/19 16:40:53     45s] setOptMode -optimizeFF                                          true
[07/19 16:40:53     45s] setOptMode -powerEffort                                         high
[07/19 16:40:53     45s] setOptMode -preserveAllSequential                               false
[07/19 16:40:53     45s] setOptMode -setupTargetSlack                                    0
[07/19 16:40:53     45s] setOptMode -timeDesignCompressReports                           false
[07/19 16:40:53     45s] setOptMode -usefulSkew                                          true
[07/19 16:40:53     45s] setOptMode -usefulSkewCCOpt                                     standard
[07/19 16:40:53     45s] setOptMode -usefulSkewPostRoute                                 true
[07/19 16:40:53     45s] setOptMode -usefulSkewPreCTS                                    true
[07/19 16:40:53     45s] setOptMode -verbose                                             true
[07/19 16:40:53     45s] setSIMode -separate_delta_delay_on_data                         true
[07/19 16:40:53     45s] setPlaceMode -MXPBoundaryLevel                                  7
[07/19 16:40:53     45s] setPlaceMode -MXPConstraintFile                                 {}
[07/19 16:40:53     45s] setPlaceMode -MXPControlSetting                                 0
[07/19 16:40:53     45s] setPlaceMode -MXPLogicHierAware                                 0
[07/19 16:40:53     45s] setPlaceMode -MXPPreplaceSetting                                5
[07/19 16:40:53     45s] setPlaceMode -MXPRefineSetting                                  17
[07/19 16:40:53     45s] setPlaceMode -place_global_clock_gate_aware                     true
[07/19 16:40:53     45s] setPlaceMode -place_global_cong_effort                          medium
[07/19 16:40:53     45s] setPlaceMode -place_global_place_io_pins                        false
[07/19 16:40:53     45s] setPlaceMode -timingDriven                                      true
[07/19 16:40:53     45s] setAnalysisMode -analysisType                                   onChipVariation
[07/19 16:40:53     45s] setAnalysisMode -checkType                                      setup
[07/19 16:40:53     45s] setAnalysisMode -clkSrcPath                                     true
[07/19 16:40:53     45s] setAnalysisMode -clockPropagation                               sdcControl
[07/19 16:40:53     45s] setAnalysisMode -cppr                                           both
[07/19 16:40:53     45s] setAnalysisMode -usefulSkew                                     true
[07/19 16:40:53     45s] setAnalysisMode -virtualIPO                                     false
[07/19 16:40:53     45s] 
[07/19 16:40:53     45s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/19 16:40:53     45s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[07/19 16:40:53     45s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/19 16:40:53     45s] 
[07/19 16:40:53     45s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/19 16:40:53     45s] Summary for sequential cells identification: 
[07/19 16:40:53     45s]   Identified SBFF number: 45
[07/19 16:40:53     45s]   Identified MBFF number: 0
[07/19 16:40:53     45s]   Identified SB Latch number: 0
[07/19 16:40:53     45s]   Identified MB Latch number: 0
[07/19 16:40:53     45s]   Not identified SBFF number: 0
[07/19 16:40:53     45s]   Not identified MBFF number: 0
[07/19 16:40:53     45s]   Not identified SB Latch number: 0
[07/19 16:40:53     45s]   Not identified MB Latch number: 0
[07/19 16:40:53     45s]   Number of sequential cells which are not FFs: 23
[07/19 16:40:53     45s]  Visiting view : analysis_default
[07/19 16:40:53     45s]    : PowerDomain = none : Weighted F : unweighted  = 44.00 (1.000) with rcCorner = 0
[07/19 16:40:53     45s]    : PowerDomain = none : Weighted F : unweighted  = 31.10 (1.000) with rcCorner = -1
[07/19 16:40:53     45s]  Visiting view : analysis_default
[07/19 16:40:53     45s]    : PowerDomain = none : Weighted F : unweighted  = 44.00 (1.000) with rcCorner = 0
[07/19 16:40:53     45s]    : PowerDomain = none : Weighted F : unweighted  = 31.10 (1.000) with rcCorner = -1
[07/19 16:40:53     45s] TLC MultiMap info (StdDelay):
[07/19 16:40:53     45s]   : delay_default + libs_typical + 1 + no RcCorner := 31.1ps
[07/19 16:40:53     45s]   : delay_default + libs_typical + 1 + typical := 44ps
[07/19 16:40:53     45s]  Setting StdDelay to: 44ps
[07/19 16:40:53     45s] 
[07/19 16:40:53     45s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/19 16:40:53     45s] Need call spDPlaceInit before registerPrioInstLoc.
[07/19 16:40:53     45s] *** optDesign #1 [begin] : totSession cpu/real = 0:00:45.9/0:00:56.5 (0.8), mem = 1058.7M
[07/19 16:40:53     45s] *** InitOpt #1 [begin] : totSession cpu/real = 0:00:45.9/0:00:56.5 (0.8), mem = 1058.7M
[07/19 16:40:53     45s] Total CPU(s) requested: 16
[07/19 16:40:53     45s] Total CPU(s) enabled with current License(s): 8
[07/19 16:40:53     45s] Current free CPU(s): 8
[07/19 16:40:53     45s] Additional license(s) checked out: 1 Innovus_CPU_Opt license(s) for 8 CPU(s)
[07/19 16:40:53     45s] Total CPU(s) now enabled: 16
[07/19 16:40:53     46s] Multithreaded Timing Analysis is initialized with 16 threads
[07/19 16:40:53     46s] 
[07/19 16:40:53     46s] GigaOpt running with 16 threads.
[07/19 16:40:53     46s] Info: 16 threads available for lower-level modules during optimization.
[07/19 16:40:53     46s] OPERPROF: Starting DPlace-Init at level 1, MEM:1060.7M
[07/19 16:40:53     46s] z: 1, totalTracks: 1
[07/19 16:40:53     46s] z: 3, totalTracks: 1
[07/19 16:40:53     46s] z: 5, totalTracks: 1
[07/19 16:40:54     46s] #spOpts: N=130 
[07/19 16:40:54     46s] # Building sar_adc_controller llgBox search-tree.
[07/19 16:40:54     46s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1060.7M
[07/19 16:40:54     46s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1060.7M
[07/19 16:40:54     46s] Core basic site is unithd
[07/19 16:40:54     46s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1060.7M
[07/19 16:40:54     46s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.015, MEM:1092.7M
[07/19 16:40:54     46s] Use non-trimmed site array because memory saving is not enough.
[07/19 16:40:54     46s] SiteArray: non-trimmed site array dimensions = 16 x 49
[07/19 16:40:54     46s] SiteArray: use 16,384 bytes
[07/19 16:40:54     46s] SiteArray: current memory after site array memory allocation 1092.8M
[07/19 16:40:54     46s] SiteArray: FP blocked sites are writable
[07/19 16:40:54     46s] Estimated cell power/ground rail width = 0.552 um
[07/19 16:40:54     46s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[07/19 16:40:54     46s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1092.8M
[07/19 16:40:54     46s] Process 78 wires and vias for routing blockage analysis
[07/19 16:40:54     46s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.012, MEM:1092.8M
[07/19 16:40:54     46s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.080, REAL:0.053, MEM:1092.8M
[07/19 16:40:54     46s] OPERPROF:     Starting CMU at level 3, MEM:1092.8M
[07/19 16:40:54     46s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.012, MEM:1092.8M
[07/19 16:40:54     46s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.066, MEM:1092.8M
[07/19 16:40:54     46s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=1092.8MB).
[07/19 16:40:54     46s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.140, MEM:1092.8M
[07/19 16:40:54     46s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1092.8M
[07/19 16:40:54     46s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.005, MEM:1066.8M
[07/19 16:40:54     46s] 
[07/19 16:40:54     46s] Creating Lib Analyzer ...
[07/19 16:40:54     46s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 7 threads.
[07/19 16:40:54     46s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/19 16:40:54     46s] Total number of usable buffers from Lib Analyzer: 15 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[07/19 16:40:54     46s] Total number of usable inverters from Lib Analyzer: 16 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[07/19 16:40:54     46s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[07/19 16:40:54     46s] 
[07/19 16:40:54     46s] {RT typical 0 6 6 {4 0} {5 0} 2}
[07/19 16:40:57     49s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:49.2 mem=1072.8M
[07/19 16:40:57     49s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:49.2 mem=1072.8M
[07/19 16:40:57     49s] Creating Lib Analyzer, finished. 
[07/19 16:40:57     49s] Initializing cpe interface
[07/19 16:40:57     49s] Info: Begin MT loop @coeiCellPowerCachingJob with 16 threads.
[07/19 16:40:57     49s] Info: End MT loop @coeiCellPowerCachingJob.
[07/19 16:40:57     49s] Info: Begin MT loop @coeiCellPinPowerCachingJob with 16 threads.
[07/19 16:40:57     49s] Info: End MT loop @coeiCellPinPowerCachingJob.
[07/19 16:40:57     49s] cleaningup cpe interface
[07/19 16:40:57     49s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1564.3M, totSessionCpu=0:00:50 **
[07/19 16:40:57     49s] Existing Dirty Nets : 0
[07/19 16:40:57     49s] New Signature Flow (optDesignCheckOptions) ....
[07/19 16:40:57     49s] #Taking db snapshot
[07/19 16:40:57     49s] #Taking db snapshot ... done
[07/19 16:40:57     49s] OPERPROF: Starting checkPlace at level 1, MEM:1682.8M
[07/19 16:40:57     49s] z: 1, totalTracks: 1
[07/19 16:40:57     49s] z: 3, totalTracks: 1
[07/19 16:40:57     49s] z: 5, totalTracks: 1
[07/19 16:40:57     49s] #spOpts: N=130 
[07/19 16:40:57     49s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1682.8M
[07/19 16:40:57     49s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1682.8M
[07/19 16:40:57     49s] Begin checking placement ... (start mem=1682.8M, init mem=1682.8M)
[07/19 16:40:57     49s] 
[07/19 16:40:57     49s] Running CheckPlace using 16 threads!...
[07/19 16:40:57     49s] 
[07/19 16:40:57     49s] ...checkPlace MT is done!
[07/19 16:40:57     49s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1685.8M
[07/19 16:40:57     49s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1685.8M
[07/19 16:40:57     49s] *info: Placed = 200            (Fixed = 46)
[07/19 16:40:57     49s] *info: Unplaced = 0           
[07/19 16:40:57     49s] Placement Density:100.00%(927/927)
[07/19 16:40:57     49s] Placement Density (including fixed std cells):100.00%(981/981)
[07/19 16:40:57     49s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1685.8M
[07/19 16:40:57     49s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1685.8M
[07/19 16:40:57     49s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1685.8M)
[07/19 16:40:57     49s] OPERPROF: Finished checkPlace at level 1, CPU:0.080, REAL:0.048, MEM:1685.8M
[07/19 16:40:57     49s]  Initial DC engine is -> aae
[07/19 16:40:57     49s]  
[07/19 16:40:57     49s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[07/19 16:40:57     49s]  
[07/19 16:40:57     49s]  
[07/19 16:40:57     49s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[07/19 16:40:57     49s]  
[07/19 16:40:57     49s] Reset EOS DB
[07/19 16:40:57     49s] Ignoring AAE DB Resetting ...
[07/19 16:40:57     49s]  Set Options for AAE Based Opt flow 
[07/19 16:40:57     49s] *** optDesign -postRoute ***
[07/19 16:40:57     49s] DRC Margin: user margin 0.0; extra margin 0
[07/19 16:40:57     49s] Setup Target Slack: user slack 0
[07/19 16:40:57     49s] Hold Target Slack: user slack 0.005
[07/19 16:40:57     49s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
[07/19 16:40:57     49s] Opt: RC extraction mode changed to 'detail'
[07/19 16:40:57     49s] All LLGs are deleted
[07/19 16:40:57     49s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1685.8M
[07/19 16:40:57     49s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.000, MEM:1685.8M
[07/19 16:40:57     49s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1685.8M
[07/19 16:40:57     49s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1685.8M
[07/19 16:40:57     49s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1685.8M
[07/19 16:40:57     49s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.013, MEM:1685.8M
[07/19 16:40:57     49s] Fast DP-INIT is on for default
[07/19 16:40:57     49s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:1685.8M
[07/19 16:40:57     49s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.026, MEM:1685.8M
[07/19 16:40:57     49s] *** InitOpt #1 [finish] : cpu/real = 0:00:04.1/0:00:03.9 (1.0), totSession cpu/real = 0:00:50.0/0:01:00.4 (0.8), mem = 1685.8M
[07/19 16:40:57     49s] 
[07/19 16:40:57     49s] =============================================================================================
[07/19 16:40:57     49s]  Step TAT Report for InitOpt #1                                                 20.13-s083_1
[07/19 16:40:57     49s] =============================================================================================
[07/19 16:40:57     49s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 16:40:57     49s] ---------------------------------------------------------------------------------------------
[07/19 16:40:57     49s] [ CheckPlace             ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.6
[07/19 16:40:57     49s] [ LibAnalyzerInit        ]      1   0:00:02.9  (  75.5 % )     0:00:02.9 /  0:00:03.0    1.0
[07/19 16:40:57     49s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:40:57     49s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:40:57     49s] [ MISC                   ]          0:00:00.9  (  23.1 % )     0:00:00.9 /  0:00:01.0    1.1
[07/19 16:40:57     49s] ---------------------------------------------------------------------------------------------
[07/19 16:40:57     49s]  InitOpt #1 TOTAL                   0:00:03.9  ( 100.0 % )     0:00:03.9 /  0:00:04.1    1.0
[07/19 16:40:57     49s] ---------------------------------------------------------------------------------------------
[07/19 16:40:57     49s] 
[07/19 16:40:57     50s] 
[07/19 16:40:57     50s] TimeStamp Deleting Cell Server Begin ...
[07/19 16:40:57     50s] Deleting Lib Analyzer.
[07/19 16:40:57     50s] 
[07/19 16:40:57     50s] TimeStamp Deleting Cell Server End ...
[07/19 16:40:57     50s] ** INFO : this run is activating 'postRoute' automaton
[07/19 16:40:57     50s] **INFO: flowCheckPoint #1 InitialSummary
[07/19 16:40:57     50s] 
[07/19 16:40:57     50s] Power view               = analysis_default
[07/19 16:40:57     50s] Number of VT partitions  = 3
[07/19 16:40:57     50s] Standard cells in design = 427
[07/19 16:40:57     50s] Instances in design      = 87
[07/19 16:40:57     50s] 
[07/19 16:40:57     50s] Instance distribution across the VT partitions:
[07/19 16:40:57     50s] 
[07/19 16:40:57     50s]  LVT : inst = 1 (1.1%), cells = 17 (3.98%)
[07/19 16:40:57     50s]    Lib sky130_fd_sc_hd__tt_025C_1v80 : inst = 1 (1.1%)
[07/19 16:40:57     50s] 
[07/19 16:40:57     50s]  SVT : inst = 57 (65.5%), cells = 151 (35.36%)
[07/19 16:40:57     50s]    Lib sky130_fd_sc_hd__tt_025C_1v80 : inst = 57 (65.5%)
[07/19 16:40:57     50s] 
[07/19 16:40:57     50s]  HVT : inst = 28 (32.2%), cells = 229 (53.63%)
[07/19 16:40:57     50s]    Lib sky130_fd_sc_hd__tt_025C_1v80 : inst = 28 (32.2%)
[07/19 16:40:57     50s] 
[07/19 16:40:57     50s] Reporting took 0 sec
[07/19 16:40:57     50s] Extraction called for design 'sar_adc_controller' of instances=200 and nets=102 using extraction engine 'postRoute' at effort level 'low' .
[07/19 16:40:57     50s] PostRoute (effortLevel low) RC Extraction called for design sar_adc_controller.
[07/19 16:40:57     50s] RC Extraction called in multi-corner(1) mode.
[07/19 16:40:57     50s] Process corner(s) are loaded.
[07/19 16:40:57     50s]  Corner: typical
[07/19 16:40:57     50s] extractDetailRC Option : -outfile /tmp/innovus_temp_3648_caddy13_nhpoole_B5XrML/sar_adc_controller_3648_hgM6mL.rcdb.d  -extended
[07/19 16:40:57     50s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[07/19 16:40:57     50s]       RC Corner Indexes            0   
[07/19 16:40:57     50s] Capacitance Scaling Factor   : 1.00000 
[07/19 16:40:57     50s] Coupling Cap. Scaling Factor : 1.00000 
[07/19 16:40:57     50s] Resistance Scaling Factor    : 1.00000 
[07/19 16:40:57     50s] Clock Cap. Scaling Factor    : 1.00000 
[07/19 16:40:57     50s] Clock Res. Scaling Factor    : 1.00000 
[07/19 16:40:57     50s] Shrink Factor                : 1.00000
[07/19 16:40:57     50s] LayerId::1 widthSet size::4
[07/19 16:40:57     50s] LayerId::2 widthSet size::4
[07/19 16:40:57     50s] LayerId::3 widthSet size::5
[07/19 16:40:57     50s] LayerId::4 widthSet size::4
[07/19 16:40:57     50s] LayerId::5 widthSet size::5
[07/19 16:40:57     50s] LayerId::6 widthSet size::2
[07/19 16:40:57     50s] Initializing multi-corner capacitance tables ... 
[07/19 16:40:57     50s] Initializing multi-corner resistance tables ...
[07/19 16:40:58     50s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.297384 ; uaWl: 1.000000 ; uaWlH: 0.018492 ; aWlH: 0.000000 ; Pmax: 0.817200 ; wcR: 0.396600 ; newSi: 0.074300 ; pMod: 83 ; 
[07/19 16:40:58     50s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1681.8M)
[07/19 16:40:59     50s] Creating parasitic data file '/tmp/innovus_temp_3648_caddy13_nhpoole_B5XrML/sar_adc_controller_3648_hgM6mL.rcdb.d' for storing RC.
[07/19 16:40:59     50s] Extracted 10.219% (CPU Time= 0:00:00.1  MEM= 1706.8M)
[07/19 16:40:59     50s] Extracted 20.292% (CPU Time= 0:00:00.1  MEM= 1706.8M)
[07/19 16:40:59     50s] Extracted 30.219% (CPU Time= 0:00:00.1  MEM= 1706.8M)
[07/19 16:40:59     50s] Extracted 40.292% (CPU Time= 0:00:00.1  MEM= 1706.8M)
[07/19 16:40:59     50s] Extracted 50.219% (CPU Time= 0:00:00.1  MEM= 1706.8M)
[07/19 16:40:59     50s] Extracted 60.292% (CPU Time= 0:00:00.1  MEM= 1706.8M)
[07/19 16:40:59     50s] Extracted 70.219% (CPU Time= 0:00:00.1  MEM= 1706.8M)
[07/19 16:40:59     50s] Extracted 80.292% (CPU Time= 0:00:00.1  MEM= 1706.8M)
[07/19 16:40:59     50s] Extracted 90.219% (CPU Time= 0:00:00.1  MEM= 1706.8M)
[07/19 16:40:59     50s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1706.8M)
[07/19 16:40:59     50s] Number of Extracted Resistors     : 1161
[07/19 16:40:59     50s] Number of Extracted Ground Cap.   : 1210
[07/19 16:40:59     50s] Number of Extracted Coupling Cap. : 1444
[07/19 16:40:59     50s] Opening parasitic data file '/tmp/innovus_temp_3648_caddy13_nhpoole_B5XrML/sar_adc_controller_3648_hgM6mL.rcdb.d' for reading (mem: 1702.809M)
[07/19 16:40:59     50s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[07/19 16:40:59     50s]  Corner: typical
[07/19 16:40:59     50s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1702.8M)
[07/19 16:40:59     50s] Creating parasitic data file '/tmp/innovus_temp_3648_caddy13_nhpoole_B5XrML/sar_adc_controller_3648_hgM6mL.rcdb_Filter.rcdb.d' for storing RC.
[07/19 16:41:00     50s] Closing parasitic data file '/tmp/innovus_temp_3648_caddy13_nhpoole_B5XrML/sar_adc_controller_3648_hgM6mL.rcdb.d': 91 access done (mem: 1712.812M)
[07/19 16:41:00     50s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1712.812M)
[07/19 16:41:00     50s] Opening parasitic data file '/tmp/innovus_temp_3648_caddy13_nhpoole_B5XrML/sar_adc_controller_3648_hgM6mL.rcdb.d' for reading (mem: 1712.812M)
[07/19 16:41:00     50s] processing rcdb (/tmp/innovus_temp_3648_caddy13_nhpoole_B5XrML/sar_adc_controller_3648_hgM6mL.rcdb.d) for hinst (top) of cell (sar_adc_controller);
[07/19 16:41:03     52s] Closing parasitic data file '/tmp/innovus_temp_3648_caddy13_nhpoole_B5XrML/sar_adc_controller_3648_hgM6mL.rcdb.d': 0 access done (mem: 1712.812M)
[07/19 16:41:03     52s] Lumped Parasitic Loading Completed (total cpu=0:00:02.5, real=0:00:03.0, current mem=1712.812M)
[07/19 16:41:03     52s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.6  Real Time: 0:00:06.0  MEM: 1712.812M)
[07/19 16:41:03     52s] Opening parasitic data file '/tmp/innovus_temp_3648_caddy13_nhpoole_B5XrML/sar_adc_controller_3648_hgM6mL.rcdb.d' for reading (mem: 1712.812M)
[07/19 16:41:03     52s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1712.8M)
[07/19 16:41:03     52s] LayerId::1 widthSet size::4
[07/19 16:41:03     52s] LayerId::2 widthSet size::4
[07/19 16:41:03     52s] LayerId::3 widthSet size::5
[07/19 16:41:03     52s] LayerId::4 widthSet size::4
[07/19 16:41:03     52s] LayerId::5 widthSet size::5
[07/19 16:41:03     52s] LayerId::6 widthSet size::2
[07/19 16:41:03     52s] Initializing multi-corner capacitance tables ... 
[07/19 16:41:03     52s] Initializing multi-corner resistance tables ...
[07/19 16:41:03     52s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.297384 ; uaWl: 1.000000 ; uaWlH: 0.018492 ; aWlH: 0.000000 ; Pmax: 0.817200 ; wcR: 0.396600 ; newSi: 0.074300 ; pMod: 83 ; 
[07/19 16:41:03     52s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1712.8M
[07/19 16:41:03     52s] Deleted 3 physical insts (cell sky130_fd_sc_hd__fill_8 / prefix FILL).
[07/19 16:41:03     52s] Deleted 9 physical insts (cell sky130_fd_sc_hd__fill_4 / prefix FILL).
[07/19 16:41:03     52s] Deleted 25 physical insts (cell sky130_fd_sc_hd__fill_2 / prefix FILL).
[07/19 16:41:03     52s] Deleted 33 physical insts (cell sky130_fd_sc_hd__fill_1 / prefix FILL).
[07/19 16:41:03     52s] Total physical insts deleted = 70.
[07/19 16:41:03     52s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.002, MEM:1712.8M
[07/19 16:41:03     52s] *** BuildHoldData #1 [begin] : totSession cpu/real = 0:00:52.9/0:01:06.1 (0.8), mem = 1712.8M
[07/19 16:41:03     53s] Starting delay calculation for Hold views
[07/19 16:41:03     53s] AAE DB initialization (MEM=1803.16 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/19 16:41:03     53s] #################################################################################
[07/19 16:41:03     53s] # Design Stage: PostRoute
[07/19 16:41:03     53s] # Design Name: sar_adc_controller
[07/19 16:41:03     53s] # Design Mode: 130nm
[07/19 16:41:03     53s] # Analysis Mode: MMMC OCV 
[07/19 16:41:03     53s] # Parasitics Mode: SPEF/RCDB 
[07/19 16:41:03     53s] # Signoff Settings: SI Off 
[07/19 16:41:03     53s] #################################################################################
[07/19 16:41:03     53s] Topological Sorting (REAL = 0:00:00.0, MEM = 1804.2M, InitMEM = 1803.2M)
[07/19 16:41:03     53s] Calculate late delays in OCV mode...
[07/19 16:41:03     53s] Calculate early delays in OCV mode...
[07/19 16:41:03     53s] Start delay calculation (fullDC) (16 T). (MEM=1807.17)
[07/19 16:41:03     53s] *** Calculating scaling factor for libs_bc libraries using the default operating condition of each library.
[07/19 16:41:03     53s] Start AAE Lib Loading. (MEM=1826.9)
[07/19 16:41:03     53s] End AAE Lib Loading. (MEM=1845.98 CPU=0:00:00.0 Real=0:00:00.0)
[07/19 16:41:03     53s] End AAE Lib Interpolated Model. (MEM=1845.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:41:03     53s] First Iteration Infinite Tw... 
[07/19 16:41:04     53s] Total number of fetched objects 93
[07/19 16:41:04     53s] Total number of fetched objects 93
[07/19 16:41:04     54s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[07/19 16:41:04     54s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:41:04     54s] End delay calculation. (MEM=2398.18 CPU=0:00:00.4 REAL=0:00:00.0)
[07/19 16:41:04     54s] End delay calculation (fullDC). (MEM=2248.33 CPU=0:00:00.7 REAL=0:00:01.0)
[07/19 16:41:04     54s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 2248.3M) ***
[07/19 16:41:04     54s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:00:54.5 mem=2216.3M)
[07/19 16:41:04     54s] Done building cte hold timing graph (HoldAware) cpu=0:00:01.5 real=0:00:01.0 totSessionCpu=0:00:54.5 mem=2216.3M ***
[07/19 16:41:04     54s] Starting delay calculation for Setup views
[07/19 16:41:05     55s] AAE DB initialization (MEM=2227.13 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/19 16:41:05     55s] Starting SI iteration 1 using Infinite Timing Windows
[07/19 16:41:05     55s] #################################################################################
[07/19 16:41:05     55s] # Design Stage: PostRoute
[07/19 16:41:05     55s] # Design Name: sar_adc_controller
[07/19 16:41:05     55s] # Design Mode: 130nm
[07/19 16:41:05     55s] # Analysis Mode: MMMC OCV 
[07/19 16:41:05     55s] # Parasitics Mode: SPEF/RCDB 
[07/19 16:41:05     55s] # Signoff Settings: SI On 
[07/19 16:41:05     55s] #################################################################################
[07/19 16:41:05     55s] Topological Sorting (REAL = 0:00:00.0, MEM = 2229.1M, InitMEM = 2229.1M)
[07/19 16:41:05     55s] Setting infinite Tws ...
[07/19 16:41:05     55s] First Iteration Infinite Tw... 
[07/19 16:41:05     55s] Calculate early delays in OCV mode...
[07/19 16:41:05     55s] Calculate late delays in OCV mode...
[07/19 16:41:05     55s] Start delay calculation (fullDC) (16 T). (MEM=2229.13)
[07/19 16:41:05     55s] *** Calculating scaling factor for libs_typical libraries using the default operating condition of each library.
[07/19 16:41:05     55s] Start AAE Lib Loading. (MEM=2240.74)
[07/19 16:41:05     55s] End AAE Lib Loading. (MEM=2250.28 CPU=0:00:00.0 Real=0:00:00.0)
[07/19 16:41:05     55s] End AAE Lib Interpolated Model. (MEM=2250.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:41:05     55s] Total number of fetched objects 93
[07/19 16:41:05     55s] AAE_INFO-618: Total number of nets in the design is 102,  90.2 percent of the nets selected for SI analysis
[07/19 16:41:05     55s] Total number of fetched objects 93
[07/19 16:41:05     55s] AAE_INFO-618: Total number of nets in the design is 102,  90.2 percent of the nets selected for SI analysis
[07/19 16:41:05     55s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:41:05     55s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:41:05     55s] End delay calculation. (MEM=2873.64 CPU=0:00:00.4 REAL=0:00:00.0)
[07/19 16:41:05     55s] End delay calculation (fullDC). (MEM=2749.32 CPU=0:00:00.7 REAL=0:00:00.0)
[07/19 16:41:05     55s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 2749.3M) ***
[07/19 16:41:05     56s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2717.3M)
[07/19 16:41:05     56s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/19 16:41:05     56s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2749.3M)
[07/19 16:41:05     56s] 
[07/19 16:41:05     56s] Executing IPO callback for view pruning ..
[07/19 16:41:05     56s] Starting SI iteration 2
[07/19 16:41:05     56s] Calculate early delays in OCV mode...
[07/19 16:41:05     56s] Calculate late delays in OCV mode...
[07/19 16:41:05     56s] Start delay calculation (fullDC) (16 T). (MEM=2208.44)
[07/19 16:41:05     56s] End AAE Lib Interpolated Model. (MEM=2208.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:41:05     56s] Glitch Analysis: View analysis_default -- Total Number of Nets Skipped = 0. 
[07/19 16:41:05     56s] Glitch Analysis: View analysis_default -- Total Number of Nets Analyzed = 0. 
[07/19 16:41:05     56s] Total number of fetched objects 93
[07/19 16:41:05     56s] AAE_INFO-618: Total number of nets in the design is 102,  2.9 percent of the nets selected for SI analysis
[07/19 16:41:05     56s] Total number of fetched objects 93
[07/19 16:41:05     56s] AAE_INFO-618: Total number of nets in the design is 102,  3.9 percent of the nets selected for SI analysis
[07/19 16:41:05     56s] End delay calculation. (MEM=2842.05 CPU=0:00:00.2 REAL=0:00:00.0)
[07/19 16:41:05     56s] End delay calculation (fullDC). (MEM=2842.05 CPU=0:00:00.2 REAL=0:00:00.0)
[07/19 16:41:05     56s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2842.1M) ***
[07/19 16:41:06     56s] *** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:00:56.9 mem=2808.0M)
[07/19 16:41:06     56s] End AAE Lib Interpolated Model. (MEM=2808.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:41:06     56s] ** Profile ** Start :  cpu=0:00:00.0, mem=2808.0M
[07/19 16:41:06     56s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2808.0M
[07/19 16:41:06     56s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.013, MEM:2808.0M
[07/19 16:41:06     56s] ** Profile ** Other data :  cpu=0:00:00.0, mem=2808.0M
[07/19 16:41:06     57s] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=2810.0M
[07/19 16:41:06     57s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=2838.6M
[07/19 16:41:06     57s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default | In2Out  | In2Reg  |1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  9.279  |  0.000  |   N/A   |  9.279  | 18.915  | 19.196  | 18.639  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |    0    |    0    |    0    |
|          All Paths:|   31    |    0    |   N/A   |   21    |    1    |   10    |   20    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/19 16:41:06     57s] Density: 80.702%
Total number of glitch violations: 0
------------------------------------------------------------------
*** BuildHoldData #1 [finish] : cpu/real = 0:00:04.1/0:00:02.9 (1.4), totSession cpu/real = 0:00:57.1/0:01:09.0 (0.8), mem = 2838.6M
[07/19 16:41:06     57s] 
[07/19 16:41:06     57s] =============================================================================================
[07/19 16:41:06     57s]  Step TAT Report for BuildHoldData #1                                           20.13-s083_1
[07/19 16:41:06     57s] =============================================================================================
[07/19 16:41:06     57s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 16:41:06     57s] ---------------------------------------------------------------------------------------------
[07/19 16:41:06     57s] [ ViewPruning            ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:41:06     57s] [ TimingUpdate           ]      3   0:00:00.2  (   7.7 % )     0:00:02.0 /  0:00:03.0    1.5
[07/19 16:41:06     57s] [ FullDelayCalc          ]      2   0:00:01.8  (  60.6 % )     0:00:01.8 /  0:00:02.5    1.4
[07/19 16:41:06     57s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.2
[07/19 16:41:06     57s] [ TimingReport           ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.3
[07/19 16:41:06     57s] [ DrvReport              ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.5
[07/19 16:41:06     57s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.6
[07/19 16:41:06     57s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.3
[07/19 16:41:06     57s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:41:06     57s] [ MISC                   ]          0:00:00.8  (  26.0 % )     0:00:00.8 /  0:00:00.9    1.2
[07/19 16:41:06     57s] ---------------------------------------------------------------------------------------------
[07/19 16:41:06     57s]  BuildHoldData #1 TOTAL             0:00:02.9  ( 100.0 % )     0:00:02.9 /  0:00:04.1    1.4
[07/19 16:41:06     57s] ---------------------------------------------------------------------------------------------
[07/19 16:41:06     57s] 
[07/19 16:41:06     57s] **optDesign ... cpu = 0:00:11, real = 0:00:13, mem = 2101.2M, totSessionCpu=0:00:57 **
[07/19 16:41:06     57s] Setting latch borrow mode to budget during optimization.
[07/19 16:41:06     57s] Info: Done creating the CCOpt slew target map.
[07/19 16:41:06     57s] **INFO: flowCheckPoint #2 OptimizationPass1
[07/19 16:41:06     57s] Glitch fixing enabled
[07/19 16:41:06     57s] #InfoCS: Num dontuse cells 1, Num usable cells 437
[07/19 16:41:06     57s] optDesignOneStep: Power Flow
[07/19 16:41:06     57s] #InfoCS: Num dontuse cells 1, Num usable cells 437
[07/19 16:41:06     57s] *** ClockDrv #1 [begin] : totSession cpu/real = 0:00:57.5/0:01:09.3 (0.8), mem = 2223.6M
[07/19 16:41:06     57s] Running CCOpt-PRO on entire clock network
[07/19 16:41:06     57s] Net route status summary:
[07/19 16:41:06     57s]   Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=4, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 16:41:06     57s]   Non-clock:    98 (unrouted=11, trialRouted=0, noStatus=0, routed=87, fixed=0, [crossesIlmBoundary=0, tooFewTerms=11, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 16:41:06     57s] Clock tree cells fixed by user: 0 out of 3 (0%)
[07/19 16:41:06     57s] PRO...
[07/19 16:41:06     57s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[07/19 16:41:06     57s] Initializing clock structures...
[07/19 16:41:06     57s]   Creating own balancer
[07/19 16:41:06     57s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[07/19 16:41:06     57s]   Removing CTS place status from clock tree and sinks.
[07/19 16:41:06     57s]   Removed CTS place status from 3 clock cells (out of 5 ) and 0 clock sinks (out of 0 ).
[07/19 16:41:06     57s]   Initializing legalizer
[07/19 16:41:06     57s]   Using cell based legalization.
[07/19 16:41:06     57s]   Initializing placement interface...
[07/19 16:41:06     57s]     Use check_library -place or consult logv if problems occur.
[07/19 16:41:06     57s]     Leaving CCOpt scope - Initializing placement interface...
[07/19 16:41:06     57s] OPERPROF: Starting DPlace-Init at level 1, MEM:2223.6M
[07/19 16:41:06     57s] z: 1, totalTracks: 1
[07/19 16:41:06     57s] z: 3, totalTracks: 1
[07/19 16:41:06     57s] z: 5, totalTracks: 1
[07/19 16:41:06     57s] #spOpts: N=130 mergeVia=F 
[07/19 16:41:06     57s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2223.6M
[07/19 16:41:06     57s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.012, MEM:2223.6M
[07/19 16:41:06     57s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2223.6MB).
[07/19 16:41:06     57s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.018, MEM:2223.6M
[07/19 16:41:06     57s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:41:06     57s]   Initializing placement interface done.
[07/19 16:41:06     57s]   Leaving CCOpt scope - Cleaning up placement interface...
[07/19 16:41:06     57s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2223.6M
[07/19 16:41:06     57s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:2223.6M
[07/19 16:41:06     57s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:41:06     57s]   Leaving CCOpt scope - Initializing placement interface...
[07/19 16:41:06     57s] OPERPROF: Starting DPlace-Init at level 1, MEM:2223.6M
[07/19 16:41:06     57s] z: 1, totalTracks: 1
[07/19 16:41:06     57s] z: 3, totalTracks: 1
[07/19 16:41:06     57s] z: 5, totalTracks: 1
[07/19 16:41:06     57s] #spOpts: N=130 mergeVia=F 
[07/19 16:41:06     57s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2223.6M
[07/19 16:41:06     57s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2223.6M
[07/19 16:41:06     57s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2223.6MB).
[07/19 16:41:06     57s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.016, MEM:2223.6M
[07/19 16:41:06     57s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:41:06     57s] (I)       Load db... (mem=2223.6M)
[07/19 16:41:06     57s] (I)       Read data from FE... (mem=2223.6M)
[07/19 16:41:06     57s] (I)       Started Read instances and placement ( Curr Mem: 2223.60 MB )
[07/19 16:41:06     57s] (I)       Number of ignored instance 0
[07/19 16:41:06     57s] (I)       Number of inbound cells 0
[07/19 16:41:06     57s] (I)       Number of opened ILM blockages 0
[07/19 16:41:06     57s] (I)       numMoveCells=87, numMacros=0  numPads=14  numMultiRowHeightInsts=0
[07/19 16:41:06     57s] (I)       cell height: 2720, count: 87
[07/19 16:41:06     57s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2223.60 MB )
[07/19 16:41:06     57s] (I)       Read rows... (mem=2223.6M)
[07/19 16:41:06     57s] (I)       Done Read rows (cpu=0.000s, mem=2223.6M)
[07/19 16:41:06     57s] (I)       Done Read data from FE (cpu=0.000s, mem=2223.6M)
[07/19 16:41:06     57s] (I)       Done Load db (cpu=0.000s, mem=2223.6M)
[07/19 16:41:06     57s] (I)       Constructing placeable region... (mem=2223.6M)
[07/19 16:41:06     57s] (I)       Constructing bin map
[07/19 16:41:06     57s] (I)       Initialize bin information with width=27200 height=27200
[07/19 16:41:06     57s] (I)       Done constructing bin map
[07/19 16:41:06     57s] (I)       Removing 0 blocked bin with high fixed inst density
[07/19 16:41:06     57s] (I)       Compute region effective width... (mem=2223.6M)
[07/19 16:41:06     57s] (I)       Done Compute region effective width (cpu=0.000s, mem=2223.6M)
[07/19 16:41:06     57s] (I)       Done Constructing placeable region (cpu=0.000s, mem=2223.6M)
[07/19 16:41:06     57s]   Accumulated time to calculate placeable region: 0.01
[07/19 16:41:06     57s]   Accumulated time to calculate placeable region: 0.01
[07/19 16:41:06     57s]   Accumulated time to calculate placeable region: 0.01
[07/19 16:41:06     57s]   Reconstructing clock tree datastructures, skew aware...
[07/19 16:41:06     57s]     Validating CTS configuration...
[07/19 16:41:06     57s]     Checking module port directions...
[07/19 16:41:06     57s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:41:06     57s]     Non-default CCOpt properties:
[07/19 16:41:06     57s]     adjacent_rows_legal: true (default: false)
[07/19 16:41:06     57s]     allow_non_fterm_identical_swaps: 0 (default: true)
[07/19 16:41:06     57s]     cannot_merge_reason is set for at least one object
[07/19 16:41:06     57s]     cell_density is set for at least one object
[07/19 16:41:06     57s]     cell_halo_rows: 0 (default: 1)
[07/19 16:41:06     57s]     cell_halo_sites: 0 (default: 4)
[07/19 16:41:06     57s]     clock_nets_detailed_routed: 1 (default: false)
[07/19 16:41:06     57s]     clone_clock_gates is set for at least one object
[07/19 16:41:06     57s]     clone_clock_logic is set for at least one object
[07/19 16:41:06     57s]     cloning_copy_activity: 1 (default: false)
[07/19 16:41:06     57s]     cts_merge_clock_gates is set for at least one object
[07/19 16:41:06     57s]     cts_merge_clock_logic is set for at least one object
[07/19 16:41:06     57s]     exp_use_early_global_min_max_route_layers: 0 (default: true)
[07/19 16:41:06     57s]     force_design_routing_status: 1 (default: auto)
[07/19 16:41:06     57s]     primary_delay_corner: delay_default (default: )
[07/19 16:41:06     57s]     route_type is set for at least one object
[07/19 16:41:06     57s]     source_driver is set for at least one object
[07/19 16:41:06     57s]     target_insertion_delay is set for at least one object
[07/19 16:41:06     57s]     target_skew is set for at least one object
[07/19 16:41:06     57s]     target_skew_wire is set for at least one object
[07/19 16:41:06     57s]     Route type trimming info:
[07/19 16:41:06     57s]       No route type modifications were made.
[07/19 16:41:06     57s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain auto-default, while balancing clock_tree ideal_clock. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[07/19 16:41:06     57s]     Accumulated time to calculate placeable region: 0.01
[07/19 16:41:06     57s] (I)       Initializing Steiner engine. 
[07/19 16:41:06     57s] End AAE Lib Interpolated Model. (MEM=2228.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:41:06     57s]     Library trimming inverters in power domain auto-default and half-corner delay_default:both.late removed 1 of 5 cells
[07/19 16:41:06     57s]     Original list had 5 cells:
[07/19 16:41:06     57s]     sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__clkinvlp_4 
[07/19 16:41:06     57s]     New trimmed list has 4 cells:
[07/19 16:41:06     57s]     sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_2 
[07/19 16:41:06     57s]     Accumulated time to calculate placeable region: 0.01
[07/19 16:41:06     57s] **ERROR: (IMPCCOPT-1209):	Non-leaf slew time target of 0.133ns is too low on the rising edge. The largest clock gate is unable to drive the largest inverter in power_domain auto-default. To adhere to the given slope target, you will need to select a stronger clock gate, increase the slew target to at least 0.133ns or remove these driver cells from the CTS cell lists:  sky130_fd_sc_hd__clkinv_16.
Type 'man IMPCCOPT-1209' for more detail.
[07/19 16:41:07     58s]     Clock tree balancer configuration for clock_tree ideal_clock:
[07/19 16:41:07     58s]     Non-default CCOpt properties:
[07/19 16:41:07     58s]       cell_density: 1 (default: 0.75)
[07/19 16:41:07     58s]       clone_clock_gates: true (default: false)
[07/19 16:41:07     58s]       clone_clock_logic: true (default: false)
[07/19 16:41:07     58s]       cts_merge_clock_gates: true (default: false)
[07/19 16:41:07     58s]       cts_merge_clock_logic: true (default: false)
[07/19 16:41:07     58s]       route_type (leaf): default_route_type_leaf (default: default)
[07/19 16:41:07     58s]       route_type (trunk): default_route_type_nonleaf (default: default)
[07/19 16:41:07     58s]       route_type (top): default_route_type_nonleaf (default: default)
[07/19 16:41:07     58s]       source_driver: sky130_fd_sc_hd__inv_2/A sky130_fd_sc_hd__inv_2/Y (default: )
[07/19 16:41:07     58s]     For power domain auto-default:
[07/19 16:41:07     58s]       Buffers:     
[07/19 16:41:07     58s]       Inverters:   {sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_2}
[07/19 16:41:07     58s]       Clock gates: sky130_fd_sc_hd__sdlclkp_4 sky130_fd_sc_hd__sdlclkp_2 sky130_fd_sc_hd__sdlclkp_1 
[07/19 16:41:07     58s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 980.941um^2
[07/19 16:41:07     58s]     Top Routing info:
[07/19 16:41:07     58s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met3/met2; 
[07/19 16:41:07     58s]       Unshielded; Mask Constraint: 0; Source: route_type.
[07/19 16:41:07     58s]     Trunk Routing info:
[07/19 16:41:07     58s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met3/met2; 
[07/19 16:41:07     58s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[07/19 16:41:07     58s]     Leaf Routing info:
[07/19 16:41:07     58s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met3/met2; 
[07/19 16:41:07     58s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[07/19 16:41:07     58s]     For timing_corner delay_default:both, late and power domain auto-default:
[07/19 16:41:07     58s]       Slew time target (leaf):    0.133ns
[07/19 16:41:07     58s]       Slew time target (trunk):   0.133ns
[07/19 16:41:07     58s]       Slew time target (top):     0.133ns (Note: no nets are considered top nets in this clock tree)
[07/19 16:41:07     58s]       Buffer unit delay: 0.149ns
[07/19 16:41:07     58s]       Buffer max distance: 552.942um
[07/19 16:41:07     58s]     Fastest wire driving cells and distances:
[07/19 16:41:07     58s]       Inverter  : {lib_cell:sky130_fd_sc_hd__clkinv_16, fastest_considered_half_corner=delay_default:both.late, optimalDrivingDistance=552.942um, saturatedSlew=0.120ns, speed=3683.824um per ns, cellArea=54.307um^2 per 1000um}
[07/19 16:41:07     58s]       Clock gate (with test): {lib_cell:sky130_fd_sc_hd__sdlclkp_4, fastest_considered_half_corner=delay_default:both.late, optimalDrivingDistance=136.254um, saturatedSlew=0.120ns, speed=593.699um per ns, cellArea=165.291um^2 per 1000um}
[07/19 16:41:07     58s]       Clock gate   (no test): {lib_cell:sky130_fd_sc_hd__dlclkp_4, fastest_considered_half_corner=delay_default:both.late, optimalDrivingDistance=126.486um, saturatedSlew=0.120ns, speed=540.308um per ns, cellArea=168.164um^2 per 1000um}
[07/19 16:41:07     58s]     
[07/19 16:41:07     58s]     
[07/19 16:41:07     58s]     Logic Sizing Table:
[07/19 16:41:07     58s]     
[07/19 16:41:07     58s]     ----------------------------------------------------------
[07/19 16:41:07     58s]     Cell    Instance count    Source    Eligible library cells
[07/19 16:41:07     58s]     ----------------------------------------------------------
[07/19 16:41:07     58s]       (empty table)
[07/19 16:41:07     58s]     ----------------------------------------------------------
[07/19 16:41:07     58s]     
[07/19 16:41:07     58s]     
[07/19 16:41:07     58s]     Clock tree balancer configuration for skew_group ideal_clock/constraints_default:
[07/19 16:41:07     58s]       Sources:                     pin clk
[07/19 16:41:07     58s]       Total number of sinks:       20
[07/19 16:41:07     58s]       Delay constrained sinks:     20
[07/19 16:41:07     58s]       Non-leaf sinks:              0
[07/19 16:41:07     58s]       Ignore pins:                 0
[07/19 16:41:07     58s]      Timing corner delay_default:both.late:
[07/19 16:41:07     58s]       Skew target:                 0.149ns
[07/19 16:41:07     58s]     Primary reporting skew groups are:
[07/19 16:41:07     58s]     skew_group ideal_clock/constraints_default with 20 clock sinks
[07/19 16:41:07     58s]     
[07/19 16:41:07     58s]     Clock DAG stats initial state:
[07/19 16:41:07     58s]       cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
[07/19 16:41:07     58s]       cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
[07/19 16:41:07     58s]       hp wire lengths  : top=0.000um, trunk=5.900um, leaf=86.980um, total=92.880um
[07/19 16:41:07     58s]     Clock DAG library cell distribution initial state {count}:
[07/19 16:41:07     58s]        Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
[07/19 16:41:07     58s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:41:07     58s] UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:41:07     58s] UM:*                                                                   InitialState
[07/19 16:41:07     58s]     
[07/19 16:41:07     58s]     Distribution of half-perimeter wire length by ICG depth:
[07/19 16:41:07     58s]     
[07/19 16:41:07     58s]     -----------------------------------------------------------------------
[07/19 16:41:07     58s]     Min ICG    Max ICG    Count    HPWL
[07/19 16:41:07     58s]     Depth      Depth               (um)
[07/19 16:41:07     58s]     -----------------------------------------------------------------------
[07/19 16:41:07     58s]        0          0         3      [min=6, max=52, avg=31, sd=23, total=93]
[07/19 16:41:07     58s]        0          1         1      [min=82, max=82, avg=82, sd=0, total=82]
[07/19 16:41:07     58s]     -----------------------------------------------------------------------
[07/19 16:41:07     58s]     
[07/19 16:41:07     58s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met3/met2; 
[07/19 16:41:07     58s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[07/19 16:41:07     58s]     
[07/19 16:41:07     58s]     Layer information for route type default_route_type_leaf:
[07/19 16:41:07     58s]     
[07/19 16:41:07     58s]     --------------------------------------------------------------------
[07/19 16:41:07     58s]     Layer    Preferred    Route    Res.          Cap.          RC
[07/19 16:41:07     58s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/19 16:41:07     58s]     --------------------------------------------------------------------
[07/19 16:41:07     58s]     li1      N            V          0.962         0.197         0.189
[07/19 16:41:07     58s]     met1     N            H          1.250         0.214         0.268
[07/19 16:41:07     58s]     met2     Y            V          0.412         0.269         0.111
[07/19 16:41:07     58s]     met3     Y            H          0.172         0.261         0.045
[07/19 16:41:07     58s]     met4     N            V          0.136         0.262         0.036
[07/19 16:41:07     58s]     met5     N            H          0.003         0.150         0.000
[07/19 16:41:07     58s]     --------------------------------------------------------------------
[07/19 16:41:07     58s]     
[07/19 16:41:07     58s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met3/met2; 
[07/19 16:41:07     58s]     Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[07/19 16:41:07     58s]     
[07/19 16:41:07     58s]     Layer information for route type default_route_type_nonleaf:
[07/19 16:41:07     58s]     
[07/19 16:41:07     58s]     --------------------------------------------------------------------
[07/19 16:41:07     58s]     Layer    Preferred    Route    Res.          Cap.          RC
[07/19 16:41:07     58s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/19 16:41:07     58s]     --------------------------------------------------------------------
[07/19 16:41:07     58s]     li1      N            V          0.962         0.266         0.256
[07/19 16:41:07     58s]     met1     N            H          1.250         0.302         0.377
[07/19 16:41:07     58s]     met2     Y            V          0.412         0.414         0.171
[07/19 16:41:07     58s]     met3     Y            H          0.172         0.360         0.062
[07/19 16:41:07     58s]     met4     N            V          0.136         0.421         0.057
[07/19 16:41:07     58s]     met5     N            H          0.003         0.212         0.001
[07/19 16:41:07     58s]     --------------------------------------------------------------------
[07/19 16:41:07     58s]     
[07/19 16:41:07     58s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met3/met2; 
[07/19 16:41:07     58s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[07/19 16:41:07     58s]     
[07/19 16:41:07     58s]     Layer information for route type default_route_type_nonleaf:
[07/19 16:41:07     58s]     
[07/19 16:41:07     58s]     --------------------------------------------------------------------
[07/19 16:41:07     58s]     Layer    Preferred    Route    Res.          Cap.          RC
[07/19 16:41:07     58s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/19 16:41:07     58s]     --------------------------------------------------------------------
[07/19 16:41:07     58s]     li1      N            V          0.962         0.197         0.189
[07/19 16:41:07     58s]     met1     N            H          1.250         0.214         0.268
[07/19 16:41:07     58s]     met2     Y            V          0.412         0.269         0.111
[07/19 16:41:07     58s]     met3     Y            H          0.172         0.261         0.045
[07/19 16:41:07     58s]     met4     N            V          0.136         0.262         0.036
[07/19 16:41:07     58s]     met5     N            H          0.003         0.150         0.000
[07/19 16:41:07     58s]     --------------------------------------------------------------------
[07/19 16:41:07     58s]     
[07/19 16:41:07     58s]     
[07/19 16:41:07     58s]     Via selection for estimated routes (rule default):
[07/19 16:41:07     58s]     
[07/19 16:41:07     58s]     ------------------------------------------------------------------
[07/19 16:41:07     58s]     Layer        Via Cell      Res.     Cap.     RC       Top of Stack
[07/19 16:41:07     58s]     Range                      (Ohm)    (fF)     (fs)     Only
[07/19 16:41:07     58s]     ------------------------------------------------------------------
[07/19 16:41:07     58s]     li1-met1     L1M1_PR_MR    4.500    0.030    0.133    false
[07/19 16:41:07     58s]     met1-met2    M1M2_PR_M     3.410    0.066    0.225    false
[07/19 16:41:07     58s]     met2-met3    M2M3_PR_MR    3.410    0.068    0.233    false
[07/19 16:41:07     58s]     met3-met4    M3M4_PR_MR    0.380    0.041    0.016    false
[07/19 16:41:07     58s]     met4-met5    M4M5_PR_MR    0.006    0.150    0.001    false
[07/19 16:41:07     58s]     ------------------------------------------------------------------
[07/19 16:41:07     58s]     
[07/19 16:41:07     58s]     Have 16 CPUs available for CTS. Selected algorithms will run multithreaded.
[07/19 16:41:07     58s]     No ideal or dont_touch nets found in the clock tree
[07/19 16:41:07     58s]     No dont_touch hnets found in the clock tree
[07/19 16:41:07     58s]     Checking for illegal sizes of clock logic instances...
[07/19 16:41:07     58s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:41:07     58s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:41:07     58s] UM:*                                                                   Checking for illegal sizes of clock logic instances
[07/19 16:41:07     58s]     
[07/19 16:41:07     58s]     Filtering reasons for cell type: buffer
[07/19 16:41:07     58s]     =======================================
[07/19 16:41:07     58s]     
[07/19 16:41:07     58s]     ---------------------------------------------------------------------------------------------------------------------------------------------
[07/19 16:41:07     58s]     Clock trees    Power domain    Reason                         Library cells
[07/19 16:41:07     58s]     ---------------------------------------------------------------------------------------------------------------------------------------------
[07/19 16:41:07     58s]     all            auto-default    Unbalanced rise/fall delays    { sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__buf_16
[07/19 16:41:07     58s]                                                                     sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6
[07/19 16:41:07     58s]                                                                     sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_16
[07/19 16:41:07     58s]                                                                     sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8
[07/19 16:41:07     58s]                                                                     sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__lpflow_clkbufkapwr_1
[07/19 16:41:07     58s]                                                                     sky130_fd_sc_hd__lpflow_clkbufkapwr_16 sky130_fd_sc_hd__lpflow_clkbufkapwr_2
[07/19 16:41:07     58s]                                                                     sky130_fd_sc_hd__lpflow_clkbufkapwr_4 sky130_fd_sc_hd__lpflow_clkbufkapwr_8
[07/19 16:41:07     58s]                                                                     sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__probec_p_8 }
[07/19 16:41:07     58s]     ---------------------------------------------------------------------------------------------------------------------------------------------
[07/19 16:41:07     58s]     
[07/19 16:41:07     58s]     Filtering reasons for cell type: inverter
[07/19 16:41:07     58s]     =========================================
[07/19 16:41:07     58s]     
[07/19 16:41:07     58s]     ---------------------------------------------------------------------------------------------------------------------------------------------------
[07/19 16:41:07     58s]     Clock trees    Power domain    Reason                         Library cells
[07/19 16:41:07     58s]     ---------------------------------------------------------------------------------------------------------------------------------------------------
[07/19 16:41:07     58s]     all            auto-default    Unbalanced rise/fall delays    { sky130_fd_sc_hd__bufinv_16 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_1
[07/19 16:41:07     58s]                                                                     sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__inv_12
[07/19 16:41:07     58s]                                                                     sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_4
[07/19 16:41:07     58s]                                                                     sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__lpflow_clkinvkapwr_1
[07/19 16:41:07     58s]                                                                     sky130_fd_sc_hd__lpflow_clkinvkapwr_16 }
[07/19 16:41:07     58s]     all            auto-default    Library trimming               { sky130_fd_sc_hd__clkinvlp_4 }
[07/19 16:41:07     58s]     all            auto-default    Wrong power context            { sky130_fd_sc_hd__lpflow_clkinvkapwr_2 sky130_fd_sc_hd__lpflow_clkinvkapwr_4
[07/19 16:41:07     58s]                                                                     sky130_fd_sc_hd__lpflow_clkinvkapwr_8 }
[07/19 16:41:07     58s]     ---------------------------------------------------------------------------------------------------------------------------------------------------
[07/19 16:41:07     58s]     
[07/19 16:41:07     58s]     
[07/19 16:41:07     58s]     Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:01.0)
[07/19 16:41:07     58s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:41:07     58s] UM:*                                                                   Validating CTS configuration
[07/19 16:41:07     58s]     CCOpt configuration status: all checks passed.
[07/19 16:41:07     58s]   Reconstructing clock tree datastructures, skew aware done.
[07/19 16:41:07     58s] Initializing clock structures done.
[07/19 16:41:07     58s] PRO...
[07/19 16:41:07     58s]   PRO active optimizations:
[07/19 16:41:07     58s]    - DRV fixing with sizing
[07/19 16:41:07     58s]   
[07/19 16:41:07     58s]   Detected clock skew data from CTS
[07/19 16:41:07     58s]   Clock tree timing engine global stage delay update for delay_default:both.late...
[07/19 16:41:07     58s]   Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 16:41:07     58s]   Clock DAG stats PRO initial state:
[07/19 16:41:07     58s]     cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
[07/19 16:41:07     58s]     cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
[07/19 16:41:07     58s]     cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[07/19 16:41:07     58s]     sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:41:07     58s]     wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.027pF, total=0.043pF
[07/19 16:41:07     58s]     wire lengths     : top=0.000um, trunk=89.455um, leaf=138.850um, total=228.305um
[07/19 16:41:07     58s]     hp wire lengths  : top=0.000um, trunk=5.900um, leaf=86.980um, total=92.880um
[07/19 16:41:07     58s]   Clock DAG net violations PRO initial state: none
[07/19 16:41:07     58s]   Clock DAG primary half-corner transition distribution PRO initial state:
[07/19 16:41:07     58s]     Trunk : target=0.133ns count=2 avg=0.087ns sd=0.041ns min=0.058ns max=0.115ns {1 <= 0.080ns, 0 <= 0.106ns, 1 <= 0.120ns, 0 <= 0.126ns, 0 <= 0.133ns}
[07/19 16:41:07     58s]     Leaf  : target=0.133ns count=2 avg=0.087ns sd=0.003ns min=0.085ns max=0.089ns {0 <= 0.080ns, 2 <= 0.106ns, 0 <= 0.120ns, 0 <= 0.126ns, 0 <= 0.133ns}
[07/19 16:41:07     58s]   Clock DAG library cell distribution PRO initial state {count}:
[07/19 16:41:07     58s]      Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
[07/19 16:41:07     58s]      ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:41:07     58s]   Primary reporting skew groups PRO initial state:
[07/19 16:41:07     58s]     skew_group default.ideal_clock/constraints_default: unconstrained
[07/19 16:41:07     58s]         min path sink: dac_mask_reg_3_/CLK
[07/19 16:41:07     58s]         max path sink: dac_select_bits_reg_1_/CLK
[07/19 16:41:07     58s]   Skew group summary PRO initial state:
[07/19 16:41:07     58s]     skew_group ideal_clock/constraints_default: insertion delay [min=0.182, max=0.204, avg=0.191, sd=0.011], skew [0.022 vs 0.149], 100% {0.182, 0.204} (wid=0.001 ws=0.001) (gid=0.203 gs=0.022)
[07/19 16:41:07     58s]   Recomputing CTS skew targets...
[07/19 16:41:07     58s]   Resolving skew group constraints...
[07/19 16:41:07     58s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[07/19 16:41:07     58s]   Resolving skew group constraints done.
[07/19 16:41:07     58s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:41:07     58s]   PRO Fixing DRVs...
[07/19 16:41:07     58s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[07/19 16:41:07     58s]     CCOpt-PRO: considered: 4, tested: 4, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[07/19 16:41:07     58s]     
[07/19 16:41:07     58s]     PRO Statistics: Fix DRVs (cell sizing):
[07/19 16:41:07     58s]     =======================================
[07/19 16:41:07     58s]     
[07/19 16:41:07     58s]     Cell changes by Net Type:
[07/19 16:41:07     58s]     
[07/19 16:41:07     58s]     -------------------------------------------------------------------------------------------------
[07/19 16:41:07     58s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[07/19 16:41:07     58s]     -------------------------------------------------------------------------------------------------
[07/19 16:41:07     58s]     top                0            0           0            0                    0                0
[07/19 16:41:07     58s]     trunk              0            0           0            0                    0                0
[07/19 16:41:07     58s]     leaf               0            0           0            0                    0                0
[07/19 16:41:07     58s]     -------------------------------------------------------------------------------------------------
[07/19 16:41:07     58s]     Total              0            0           0            0                    0                0
[07/19 16:41:07     58s]     -------------------------------------------------------------------------------------------------
[07/19 16:41:07     58s]     
[07/19 16:41:07     58s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[07/19 16:41:07     58s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[07/19 16:41:07     58s]     
[07/19 16:41:07     58s]     Clock DAG stats after 'PRO Fixing DRVs':
[07/19 16:41:07     58s]       cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
[07/19 16:41:07     58s]       cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
[07/19 16:41:07     58s]       cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[07/19 16:41:07     58s]       sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:41:07     58s]       wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.027pF, total=0.043pF
[07/19 16:41:07     58s]       wire lengths     : top=0.000um, trunk=89.455um, leaf=138.850um, total=228.305um
[07/19 16:41:07     58s]       hp wire lengths  : top=0.000um, trunk=5.900um, leaf=86.980um, total=92.880um
[07/19 16:41:07     58s]     Clock DAG net violations after 'PRO Fixing DRVs': none
[07/19 16:41:07     58s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[07/19 16:41:07     58s]       Trunk : target=0.133ns count=2 avg=0.087ns sd=0.041ns min=0.058ns max=0.115ns {1 <= 0.080ns, 0 <= 0.106ns, 1 <= 0.120ns, 0 <= 0.126ns, 0 <= 0.133ns}
[07/19 16:41:07     58s]       Leaf  : target=0.133ns count=2 avg=0.087ns sd=0.003ns min=0.085ns max=0.089ns {0 <= 0.080ns, 2 <= 0.106ns, 0 <= 0.120ns, 0 <= 0.126ns, 0 <= 0.133ns}
[07/19 16:41:07     58s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[07/19 16:41:07     58s]        Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
[07/19 16:41:07     58s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:41:07     58s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[07/19 16:41:07     58s]       skew_group default.ideal_clock/constraints_default: unconstrained
[07/19 16:41:07     58s]           min path sink: dac_mask_reg_3_/CLK
[07/19 16:41:07     58s]           max path sink: dac_select_bits_reg_1_/CLK
[07/19 16:41:07     58s]     Skew group summary after 'PRO Fixing DRVs':
[07/19 16:41:07     58s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.182, max=0.204, avg=0.191, sd=0.011], skew [0.022 vs 0.149], 100% {0.182, 0.204} (wid=0.001 ws=0.001) (gid=0.203 gs=0.022)
[07/19 16:41:07     58s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:41:07     58s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:41:07     58s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:41:07     58s] UM:*                                                                   PRO Fixing DRVs
[07/19 16:41:07     58s]   
[07/19 16:41:07     58s]   Slew Diagnostics: After DRV fixing
[07/19 16:41:07     58s]   ==================================
[07/19 16:41:07     58s]   
[07/19 16:41:07     58s]   Global Causes:
[07/19 16:41:07     58s]   
[07/19 16:41:07     58s]   -------------------------------------
[07/19 16:41:07     58s]   Cause
[07/19 16:41:07     58s]   -------------------------------------
[07/19 16:41:07     58s]   DRV fixing with buffering is disabled
[07/19 16:41:07     58s]   -------------------------------------
[07/19 16:41:07     58s]   
[07/19 16:41:07     58s]   Top 5 overslews:
[07/19 16:41:07     58s]   
[07/19 16:41:07     58s]   ---------------------------------
[07/19 16:41:07     58s]   Overslew    Causes    Driving Pin
[07/19 16:41:07     58s]   ---------------------------------
[07/19 16:41:07     58s]     (empty table)
[07/19 16:41:07     58s]   ---------------------------------
[07/19 16:41:07     58s]   
[07/19 16:41:07     58s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[07/19 16:41:07     58s]   
[07/19 16:41:07     58s]   -------------------
[07/19 16:41:07     58s]   Cause    Occurences
[07/19 16:41:07     58s]   -------------------
[07/19 16:41:07     58s]     (empty table)
[07/19 16:41:07     58s]   -------------------
[07/19 16:41:07     58s]   
[07/19 16:41:07     58s]   Violation diagnostics counts from the 0 nodes that have violations:
[07/19 16:41:07     58s]   
[07/19 16:41:07     58s]   -------------------
[07/19 16:41:07     58s]   Cause    Occurences
[07/19 16:41:07     58s]   -------------------
[07/19 16:41:07     58s]     (empty table)
[07/19 16:41:07     58s]   -------------------
[07/19 16:41:07     58s]   
[07/19 16:41:07     58s]   Reconnecting optimized routes...
[07/19 16:41:07     58s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:41:07     58s]   Set dirty flag on 0 instances, 0 nets
[07/19 16:41:07     58s]   Clock tree timing engine global stage delay update for delay_default:both.late...
[07/19 16:41:07     58s] End AAE Lib Interpolated Model. (MEM=2342 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:41:07     58s]   Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 16:41:07     58s]   Clock DAG stats PRO final:
[07/19 16:41:07     58s]     cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
[07/19 16:41:07     58s]     cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
[07/19 16:41:07     58s]     cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[07/19 16:41:07     58s]     sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:41:07     58s]     wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.027pF, total=0.043pF
[07/19 16:41:07     58s]     wire lengths     : top=0.000um, trunk=89.455um, leaf=138.850um, total=228.305um
[07/19 16:41:07     58s]     hp wire lengths  : top=0.000um, trunk=5.900um, leaf=86.980um, total=92.880um
[07/19 16:41:07     58s]   Clock DAG net violations PRO final: none
[07/19 16:41:07     58s]   Clock DAG primary half-corner transition distribution PRO final:
[07/19 16:41:07     58s]     Trunk : target=0.133ns count=2 avg=0.087ns sd=0.041ns min=0.058ns max=0.115ns {1 <= 0.080ns, 0 <= 0.106ns, 1 <= 0.120ns, 0 <= 0.126ns, 0 <= 0.133ns}
[07/19 16:41:07     58s]     Leaf  : target=0.133ns count=2 avg=0.087ns sd=0.003ns min=0.085ns max=0.089ns {0 <= 0.080ns, 2 <= 0.106ns, 0 <= 0.120ns, 0 <= 0.126ns, 0 <= 0.133ns}
[07/19 16:41:07     58s]   Clock DAG library cell distribution PRO final {count}:
[07/19 16:41:07     58s]      Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
[07/19 16:41:07     58s]      ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:41:07     58s]   Primary reporting skew groups PRO final:
[07/19 16:41:07     58s]     skew_group default.ideal_clock/constraints_default: unconstrained
[07/19 16:41:07     58s]         min path sink: dac_mask_reg_3_/CLK
[07/19 16:41:07     58s]         max path sink: dac_select_bits_reg_1_/CLK
[07/19 16:41:07     58s]   Skew group summary PRO final:
[07/19 16:41:07     58s]     skew_group ideal_clock/constraints_default: insertion delay [min=0.182, max=0.204, avg=0.191, sd=0.011], skew [0.022 vs 0.149], 100% {0.182, 0.204} (wid=0.001 ws=0.001) (gid=0.203 gs=0.022)
[07/19 16:41:07     58s] PRO done.
[07/19 16:41:07     58s] Restoring CTS place status for unmodified clock tree cells and sinks.
[07/19 16:41:07     58s] numClockCells = 5, numClockCellsFixed = 0, numClockCellsRestored = 3, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[07/19 16:41:07     58s] Net route status summary:
[07/19 16:41:07     58s]   Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=4, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 16:41:07     58s]   Non-clock:    98 (unrouted=11, trialRouted=0, noStatus=0, routed=87, fixed=0, [crossesIlmBoundary=0, tooFewTerms=11, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 16:41:07     58s] Updating delays...
[07/19 16:41:08     59s] Updating delays done.
[07/19 16:41:08     59s] PRO done. (took cpu=0:00:01.6 real=0:00:01.4)
[07/19 16:41:08     59s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:41:08     59s] UM:*                                                                   PRO
[07/19 16:41:08     59s] Leaving CCOpt scope - Cleaning up placement interface...
[07/19 16:41:08     59s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2699.7M
[07/19 16:41:08     59s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.007, MEM:2326.7M
[07/19 16:41:08     59s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:41:08     59s] *** ClockDrv #1 [finish] : cpu/real = 0:00:01.7/0:00:01.5 (1.1), totSession cpu/real = 0:00:59.1/0:01:10.8 (0.8), mem = 2296.2M
[07/19 16:41:08     59s] 
[07/19 16:41:08     59s] =============================================================================================
[07/19 16:41:08     59s]  Step TAT Report for ClockDrv #1                                                20.13-s083_1
[07/19 16:41:08     59s] =============================================================================================
[07/19 16:41:08     59s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 16:41:08     59s] ---------------------------------------------------------------------------------------------
[07/19 16:41:08     59s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[07/19 16:41:08     59s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.5
[07/19 16:41:08     59s] [ MISC                   ]          0:00:01.5  (  99.0 % )     0:00:01.5 /  0:00:01.7    1.1
[07/19 16:41:08     59s] ---------------------------------------------------------------------------------------------
[07/19 16:41:08     59s]  ClockDrv #1 TOTAL                  0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.7    1.1
[07/19 16:41:08     59s] ---------------------------------------------------------------------------------------------
[07/19 16:41:08     59s] 
[07/19 16:41:08     59s] skipped the cell partition in DRV
[07/19 16:41:08     59s] Leakage Power Opt: re-selecting buf/inv list 
[07/19 16:41:08     59s] #InfoCS: Num dontuse cells 1, Num usable cells 437
[07/19 16:41:08     59s] optDesignOneStep: Power Flow
[07/19 16:41:08     59s] #InfoCS: Num dontuse cells 1, Num usable cells 437
[07/19 16:41:08     59s] **INFO: Start fixing DRV (Mem = 2272.18M) ...
[07/19 16:41:08     59s] Begin: GigaOpt DRV Optimization
[07/19 16:41:08     59s] Glitch fixing enabled
[07/19 16:41:08     59s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 16  -glitch
[07/19 16:41:08     59s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:00:59.2/0:01:10.8 (0.8), mem = 2272.2M
[07/19 16:41:08     59s] Info: 4 clock nets excluded from IPO operation.
[07/19 16:41:08     59s] End AAE Lib Interpolated Model. (MEM=2272.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:41:08     59s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3648.1
[07/19 16:41:08     59s] 
[07/19 16:41:08     59s] Power Net Detected:
[07/19 16:41:08     59s]         Voltage	    Name
[07/19 16:41:08     59s]              0V	    VSSE
[07/19 16:41:08     59s]              0V	    VSSPST
[07/19 16:41:08     59s]              0V	    VPW
[07/19 16:41:08     59s]              0V	    VSS
[07/19 16:41:08     59s]              0V	    VDDPE
[07/19 16:41:08     59s]              0V	    VDDCE
[07/19 16:41:08     59s]              0V	    POC
[07/19 16:41:08     59s]              0V	    VDDPST
[07/19 16:41:08     59s]              0V	    VNW
[07/19 16:41:08     59s]            1.8V	    VDD
[07/19 16:41:08     59s]              0V	    VSSE
[07/19 16:41:08     59s]              0V	    VSSPST
[07/19 16:41:08     59s]              0V	    VPW
[07/19 16:41:08     59s]              0V	    VSS
[07/19 16:41:08     59s]              0V	    VDDPE
[07/19 16:41:08     59s]              0V	    VDDCE
[07/19 16:41:08     59s]              0V	    POC
[07/19 16:41:08     59s]              0V	    VDDPST
[07/19 16:41:08     59s]              0V	    VNW
[07/19 16:41:08     59s]            1.8V	    VDD
[07/19 16:41:08     59s] ideal_clock(50MHz) Processing average sequential pin duty cycle 
[07/19 16:41:08     59s] 
[07/19 16:41:08     59s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/19 16:41:08     59s] Summary for sequential cells identification: 
[07/19 16:41:08     59s]   Identified SBFF number: 45
[07/19 16:41:08     59s]   Identified MBFF number: 0
[07/19 16:41:08     59s]   Identified SB Latch number: 0
[07/19 16:41:08     59s]   Identified MB Latch number: 0
[07/19 16:41:08     59s]   Not identified SBFF number: 0
[07/19 16:41:08     59s]   Not identified MBFF number: 0
[07/19 16:41:08     59s]   Not identified SB Latch number: 0
[07/19 16:41:08     59s]   Not identified MB Latch number: 0
[07/19 16:41:08     59s]   Number of sequential cells which are not FFs: 23
[07/19 16:41:08     59s]  Visiting view : analysis_default
[07/19 16:41:08     59s]    : PowerDomain = none : Weighted F : unweighted  = 44.00 (1.000) with rcCorner = 0
[07/19 16:41:08     59s]    : PowerDomain = none : Weighted F : unweighted  = 31.10 (1.000) with rcCorner = -1
[07/19 16:41:08     59s]  Visiting view : analysis_default
[07/19 16:41:08     59s]    : PowerDomain = none : Weighted F : unweighted  = 44.00 (1.000) with rcCorner = 0
[07/19 16:41:08     59s]    : PowerDomain = none : Weighted F : unweighted  = 31.10 (1.000) with rcCorner = -1
[07/19 16:41:08     59s] TLC MultiMap info (StdDelay):
[07/19 16:41:08     59s]   : delay_default + libs_typical + 1 + no RcCorner := 31.1ps
[07/19 16:41:08     59s]   : delay_default + libs_typical + 1 + typical := 44ps
[07/19 16:41:08     59s]  Setting StdDelay to: 44ps
[07/19 16:41:08     59s] 
[07/19 16:41:08     59s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/19 16:41:08     59s] Initializing cpe interface
[07/19 16:41:08     59s] (I,S,L,T): analysis_default: NA, NA, 2.90391e-07, 2.90391e-07
[07/19 16:41:08     59s] (I,S,L) ClockInsts: analysis_default: NA, NA, 1.84368e-08
[07/19 16:41:08     59s] (I,S,L) ClockInsts (Seq): analysis_default: NA, NA, 1.04084e-08
[07/19 16:41:08     59s] (I,S,L) ClockInsts (Comb): analysis_default: NA, NA, 8.02845e-09
[07/19 16:41:08     59s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/19 16:41:08     59s] ### Creating PhyDesignMc. totSessionCpu=0:00:59.8 mem=2860.2M
[07/19 16:41:08     59s] OPERPROF: Starting DPlace-Init at level 1, MEM:2860.2M
[07/19 16:41:08     59s] z: 1, totalTracks: 1
[07/19 16:41:08     59s] z: 3, totalTracks: 1
[07/19 16:41:08     59s] z: 5, totalTracks: 1
[07/19 16:41:08     59s] #spOpts: N=130 mergeVia=F 
[07/19 16:41:08     59s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2860.2M
[07/19 16:41:08     59s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2860.2M
[07/19 16:41:08     59s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2860.2MB).
[07/19 16:41:08     59s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.017, MEM:2860.2M
[07/19 16:41:08     59s] TotalInstCnt at PhyDesignMc Initialization: 87
[07/19 16:41:08     59s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:59.8 mem=2862.2M
[07/19 16:41:08     59s] ### Creating TopoMgr, started
[07/19 16:41:08     59s] ### Creating TopoMgr, finished
[07/19 16:41:08     59s] #optDebug: Start CG creation (mem=2862.2M)
[07/19 16:41:08     59s]  ...processing cgPrt (cpu=0:00:00.1, mem=2960.6M)
[07/19 16:41:08     59s]  ...processing cgEgp (cpu=0:00:00.1, mem=2960.6M)
[07/19 16:41:08     59s]  ...processing cgPbk (cpu=0:00:00.1, mem=2960.6M)
[07/19 16:41:08     59s]  ...processing cgNrb(cpu=0:00:00.1, mem=2960.6M)
[07/19 16:41:08     59s]  ...processing cgObs (cpu=0:00:00.1, mem=2960.6M)
[07/19 16:41:08     59s]  ...processing cgCon (cpu=0:00:00.1, mem=2960.6M)
[07/19 16:41:08     59s]  ...processing cgPdm (cpu=0:00:00.1, mem=2960.6M)
[07/19 16:41:08     59s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2960.6M)
[07/19 16:41:08     59s] ### Creating RouteCongInterface, started
[07/19 16:41:08     59s] ### Creating LA Mngr. totSessionCpu=0:01:00.0 mem=2960.6M
[07/19 16:41:08     60s] {RT typical 0 6 6 {4 0} {5 0} 2}
[07/19 16:41:11     62s] ### Creating LA Mngr, finished. totSessionCpu=0:01:03 mem=2954.6M
[07/19 16:41:11     62s] ### Creating RouteCongInterface, finished
[07/19 16:41:11     62s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/19 16:41:11     62s] 
[07/19 16:41:11     62s] Creating Lib Analyzer ...
[07/19 16:41:11     62s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 7 threads.
[07/19 16:41:11     62s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/19 16:41:11     62s] Total number of usable buffers from Lib Analyzer: 15 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[07/19 16:41:11     62s] Total number of usable inverters from Lib Analyzer: 16 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[07/19 16:41:11     62s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[07/19 16:41:11     62s] 
[07/19 16:41:11     63s] {RT typical 0 6 6 {4 0} {5 0} 2}
[07/19 16:41:14     65s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:06 mem=2954.6M
[07/19 16:41:14     65s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:06 mem=2954.6M
[07/19 16:41:14     65s] Creating Lib Analyzer, finished. 
[07/19 16:41:16     67s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[07/19 16:41:16     67s] **INFO: Disabling fanout fix in postRoute stage.
[07/19 16:41:16     67s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3361.1M
[07/19 16:41:16     67s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:3361.1M
[07/19 16:41:16     67s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/19 16:41:16     67s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[07/19 16:41:16     67s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/19 16:41:16     67s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/19 16:41:16     67s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/19 16:41:16     67s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/19 16:41:16     67s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     9.28|     0.00|       0|       0|       0| 80.70%|          |         |
[07/19 16:41:16     67s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/19 16:41:16     67s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     9.28|     0.00|       0|       0|       0| 80.70%| 0:00:00.0|  3361.1M|
[07/19 16:41:16     67s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/19 16:41:16     67s] Bottom Preferred Layer:
[07/19 16:41:16     67s] +-------------+------------+----------+
[07/19 16:41:16     67s] |    Layer    |    CLK     |   Rule   |
[07/19 16:41:16     67s] +-------------+------------+----------+
[07/19 16:41:16     67s] | met2 (z=3)  |          4 | default  |
[07/19 16:41:16     67s] +-------------+------------+----------+
[07/19 16:41:16     67s] Via Pillar Rule:
[07/19 16:41:16     67s]     None
[07/19 16:41:16     67s] Finished writing unified metrics of routing constraints.
[07/19 16:41:16     67s] 
[07/19 16:41:16     67s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3361.1M) ***
[07/19 16:41:16     67s] 
[07/19 16:41:16     67s] Begin: glitch net info
[07/19 16:41:16     67s] glitch slack range: number of glitch nets
[07/19 16:41:16     67s] glitch slack < -0.32 : 0
[07/19 16:41:16     67s] -0.32 < glitch slack < -0.28 : 0
[07/19 16:41:16     67s] -0.28 < glitch slack < -0.24 : 0
[07/19 16:41:16     67s] -0.24 < glitch slack < -0.2 : 0
[07/19 16:41:16     67s] -0.2 < glitch slack < -0.16 : 0
[07/19 16:41:16     67s] -0.16 < glitch slack < -0.12 : 0
[07/19 16:41:16     67s] -0.12 < glitch slack < -0.08 : 0
[07/19 16:41:16     67s] -0.08 < glitch slack < -0.04 : 0
[07/19 16:41:16     67s] -0.04 < glitch slack : 0
[07/19 16:41:16     67s] End: glitch net info
[07/19 16:41:16     67s] Total-nets :: 91, Stn-nets :: 0, ratio :: 0 %
[07/19 16:41:16     67s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2953.1M
[07/19 16:41:16     68s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.006, MEM:2922.1M
[07/19 16:41:16     68s] TotalInstCnt at PhyDesignMc Destruction: 87
[07/19 16:41:16     68s] (I,S,L,T): analysis_default: NA, NA, 2.90391e-07, 2.90391e-07
[07/19 16:41:16     68s] (I,S,L) ClockInsts: analysis_default: NA, NA, 1.84368e-08
[07/19 16:41:16     68s] (I,S,L) ClockInsts (Seq): analysis_default: NA, NA, 1.04084e-08
[07/19 16:41:16     68s] (I,S,L) ClockInsts (Comb): analysis_default: NA, NA, 8.02845e-09
[07/19 16:41:16     68s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3648.1
[07/19 16:41:16     68s] *** DrvOpt #1 [finish] : cpu/real = 0:00:08.8/0:00:08.7 (1.0), totSession cpu/real = 0:01:08.0/0:01:19.5 (0.9), mem = 2922.1M
[07/19 16:41:16     68s] 
[07/19 16:41:16     68s] =============================================================================================
[07/19 16:41:16     68s]  Step TAT Report for DrvOpt #1                                                  20.13-s083_1
[07/19 16:41:16     68s] =============================================================================================
[07/19 16:41:16     68s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 16:41:16     68s] ---------------------------------------------------------------------------------------------
[07/19 16:41:16     68s] [ PropagateActivity      ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.0    1.0
[07/19 16:41:16     68s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:41:16     68s] [ LibAnalyzerInit        ]      2   0:00:05.7  (  65.9 % )     0:00:05.7 /  0:00:05.8    1.0
[07/19 16:41:16     68s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:41:16     68s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.4
[07/19 16:41:16     68s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:03.0 /  0:00:03.0    1.0
[07/19 16:41:16     68s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[07/19 16:41:16     68s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:41:16     68s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:41:16     68s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:41:16     68s] [ MISC                   ]          0:00:02.7  (  31.2 % )     0:00:02.7 /  0:00:02.7    1.0
[07/19 16:41:16     68s] ---------------------------------------------------------------------------------------------
[07/19 16:41:16     68s]  DrvOpt #1 TOTAL                    0:00:08.7  ( 100.0 % )     0:00:08.7 /  0:00:08.8    1.0
[07/19 16:41:16     68s] ---------------------------------------------------------------------------------------------
[07/19 16:41:16     68s] 
[07/19 16:41:16     68s] drv optimizer changes nothing and skips refinePlace
[07/19 16:41:16     68s] End: GigaOpt DRV Optimization
[07/19 16:41:16     68s] **optDesign ... cpu = 0:00:22, real = 0:00:23, mem = 2783.4M, totSessionCpu=0:01:08 **
[07/19 16:41:16     68s] *info:
[07/19 16:41:16     68s] **INFO: Completed fixing DRV (CPU Time = 0:00:09, Mem = 2922.11M).
[07/19 16:41:16     68s] Leakage Power Opt: resetting the buf/inv selection
[07/19 16:41:16     68s] ** Profile ** Start :  cpu=0:00:00.0, mem=2922.1M
[07/19 16:41:16     68s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2922.1M
[07/19 16:41:16     68s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2922.1M
[07/19 16:41:16     68s] ** Profile ** Other data :  cpu=0:00:00.0, mem=2922.1M
[07/19 16:41:16     68s] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=3013.5M
[07/19 16:41:16     68s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=3011.5M
[07/19 16:41:16     68s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.15min real=0.13min mem=2922.1M)
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default | In2Out  | In2Reg  |1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  9.279  |  0.000  |   N/A   |  9.279  | 18.916  | 19.196  | 18.639  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |    0    |    0    |    0    |
|          All Paths:|   31    |    0    |   N/A   |   21    |    1    |   10    |   20    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.702%
Total number of glitch violations: 0
------------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3011.5M
[07/19 16:41:16     68s] **optDesign ... cpu = 0:00:22, real = 0:00:23, mem = 2783.7M, totSessionCpu=0:01:08 **
[07/19 16:41:17     68s]   DRV Snapshot: (REF)
[07/19 16:41:17     68s]          Tran DRV: 0 (0)
[07/19 16:41:17     68s]           Cap DRV: 0 (0)
[07/19 16:41:17     68s]        Fanout DRV: 0 (0)
[07/19 16:41:17     68s]            Glitch: 0 (0)
[07/19 16:41:17     68s] *** Timing Is met
[07/19 16:41:17     68s] *** Check timing (0:00:00.0)
[07/19 16:41:17     68s] *** Setup timing is met (target slack 0ns)
[07/19 16:41:17     68s]   Timing Snapshot: (REF)
[07/19 16:41:17     68s]      Weighted WNS: 0.000
[07/19 16:41:17     68s]       All  PG WNS: 0.000
[07/19 16:41:17     68s]       High PG WNS: 0.000
[07/19 16:41:17     68s]       All  PG TNS: 0.000
[07/19 16:41:17     68s]       High PG TNS: 0.000
[07/19 16:41:17     68s]       Low  PG TNS: 0.000
[07/19 16:41:17     68s]    Category Slack: { [L, 9.279] [H, 18.639] }
[07/19 16:41:17     68s] 
[07/19 16:41:17     68s] **INFO: flowCheckPoint #3 OptimizationPower
[07/19 16:41:17     68s] **optDesign ... cpu = 0:00:22, real = 0:00:24, mem = 2783.5M, totSessionCpu=0:01:08 **
[07/19 16:41:17     68s] ** Profile ** Start :  cpu=0:00:00.0, mem=2914.0M
[07/19 16:41:17     68s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2914.0M
[07/19 16:41:17     68s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2914.0M
[07/19 16:41:17     68s] ** Profile ** Other data :  cpu=0:00:00.0, mem=2914.0M
[07/19 16:41:17     68s] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=3009.4M
[07/19 16:41:17     68s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=3007.4M
[07/19 16:41:17     68s] 
------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default | In2Out  | In2Reg  |1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  9.279  |  0.000  |   N/A   |  9.279  | 18.916  | 19.196  | 18.639  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |    0    |    0    |    0    |
|          All Paths:|   31    |    0    |   N/A   |   21    |    1    |   10    |   20    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.702%
Total number of glitch violations: 0
------------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3007.4M
[07/19 16:41:17     68s] GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 16 -noViewPrune -noTimingUpdate -noRouting -useCPE -noDelbuf -noDeclone -total_power -noUpsize -noDownsize -skipAntennaRules -skipLegalCheckForLefsafeSwaps -postRoute -leakage -nativePathGroupFlow
[07/19 16:41:17     68s] Info: 4 clock nets excluded from IPO operation.
[07/19 16:41:17     68s] ### Creating LA Mngr. totSessionCpu=0:01:08 mem=3007.4M
[07/19 16:41:17     68s] ### Creating LA Mngr, finished. totSessionCpu=0:01:08 mem=3007.4M
[07/19 16:41:17     68s] Deleting Lib Analyzer.
[07/19 16:41:17     68s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/19 16:41:17     68s] z: 1, totalTracks: 1
[07/19 16:41:17     68s] z: 3, totalTracks: 1
[07/19 16:41:17     68s] z: 5, totalTracks: 1
[07/19 16:41:17     68s] #spOpts: N=130 mergeVia=F 
[07/19 16:41:17     68s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3007.4M
[07/19 16:41:17     68s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:3007.4M
[07/19 16:41:17     68s] End AAE Lib Interpolated Model. (MEM=3007.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:41:17     68s] 
[07/19 16:41:17     68s] Begin: Leakage Power Optimization
[07/19 16:41:17     68s] Processing average sequential pin duty cycle 
[07/19 16:41:17     68s] 
[07/19 16:41:17     68s] Begin Power Analysis
[07/19 16:41:17     68s] 
[07/19 16:41:17     68s]              0V	    VSSE
[07/19 16:41:17     68s]              0V	    VSSPST
[07/19 16:41:17     68s]              0V	    VPW
[07/19 16:41:17     68s]              0V	    VSS
[07/19 16:41:17     68s]              0V	    VDDPE
[07/19 16:41:17     68s]              0V	    VDDCE
[07/19 16:41:17     68s]              0V	    POC
[07/19 16:41:17     68s]              0V	    VDDPST
[07/19 16:41:17     68s]              0V	    VNW
[07/19 16:41:17     68s]            1.8V	    VDD
[07/19 16:41:17     68s] Begin Processing Timing Library for Power Calculation
[07/19 16:41:17     68s] 
[07/19 16:41:17     68s] Begin Processing Timing Library for Power Calculation
[07/19 16:41:17     68s] 
[07/19 16:41:17     68s] 
[07/19 16:41:17     68s] 
[07/19 16:41:17     68s] Begin Processing Power Net/Grid for Power Calculation
[07/19 16:41:17     68s] 
[07/19 16:41:17     68s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2819.95MB/4187.85MB/2820.09MB)
[07/19 16:41:17     68s] 
[07/19 16:41:17     68s] Begin Processing Timing Window Data for Power Calculation
[07/19 16:41:17     68s] 
[07/19 16:41:17     68s] ideal_clock(50MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2820.09MB/4187.85MB/2820.09MB)
[07/19 16:41:17     68s] 
[07/19 16:41:17     68s] Begin Processing User Attributes
[07/19 16:41:17     68s] 
[07/19 16:41:17     68s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2820.10MB/4187.85MB/2820.10MB)
[07/19 16:41:17     68s] 
[07/19 16:41:17     68s] Begin Processing Signal Activity
[07/19 16:41:17     68s] 
[07/19 16:41:17     68s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2820.12MB/4187.85MB/2820.12MB)
[07/19 16:41:17     68s] 
[07/19 16:41:17     68s] Begin Power Computation
[07/19 16:41:17     68s] 
[07/19 16:41:17     68s]       ----------------------------------------------------------
[07/19 16:41:17     68s]       # of cell(s) missing both power/leakage table: 0
[07/19 16:41:17     68s]       # of cell(s) missing power table: 1
[07/19 16:41:17     68s]       # of cell(s) missing leakage table: 0
[07/19 16:41:17     68s]       # of MSMV cell(s) missing power_level: 0
[07/19 16:41:17     68s]       ----------------------------------------------------------
[07/19 16:41:17     68s] CellName                                  Missing Table(s)
[07/19 16:41:17     68s] sky130_fd_sc_hd__conb_1                   internal power, 
[07/19 16:41:17     68s] 
[07/19 16:41:17     68s] 
[07/19 16:41:17     68s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2823.43MB/4184.61MB/2823.43MB)
[07/19 16:41:17     68s] 
[07/19 16:41:17     68s] Begin Processing User Attributes
[07/19 16:41:17     68s] 
[07/19 16:41:17     68s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2823.43MB/4184.61MB/2823.50MB)
[07/19 16:41:17     68s] 
[07/19 16:41:17     68s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2823.50MB/4184.61MB/2823.51MB)
[07/19 16:41:17     68s] 
[07/19 16:41:17     68s] *



[07/19 16:41:17     68s] Total Power
[07/19 16:41:17     68s] -----------------------------------------------------------------------------------------
[07/19 16:41:17     68s] Total Leakage Power:         0.00000031
[07/19 16:41:17     68s] -----------------------------------------------------------------------------------------
[07/19 16:41:17     68s] Processing average sequential pin duty cycle 
[07/19 16:41:17     68s]   Timing Snapshot: (REF)
[07/19 16:41:17     68s]      Weighted WNS: 0.000
[07/19 16:41:17     68s]       All  PG WNS: 0.000
[07/19 16:41:17     68s]       High PG WNS: 0.000
[07/19 16:41:17     68s]       All  PG TNS: 0.000
[07/19 16:41:17     68s]       High PG TNS: 0.000
[07/19 16:41:17     68s]       Low  PG TNS: 0.000
[07/19 16:41:17     68s]    Category Slack: { [L, 9.279] [H, 18.639] }
[07/19 16:41:17     68s] 
[07/19 16:41:17     68s] 
[07/19 16:41:17     68s] Creating Lib Analyzer ...
[07/19 16:41:17     68s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 7 threads.
[07/19 16:41:17     68s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/19 16:41:17     68s] Total number of usable buffers from Lib Analyzer: 15 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[07/19 16:41:17     68s] Total number of usable inverters from Lib Analyzer: 16 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[07/19 16:41:17     68s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[07/19 16:41:17     68s] 
[07/19 16:41:17     68s] {RT typical 0 6 6 {4 0} {5 0} 2}
[07/19 16:41:20     71s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:12 mem=3415.4M
[07/19 16:41:20     71s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:12 mem=3415.4M
[07/19 16:41:20     71s] Creating Lib Analyzer, finished. 
[07/19 16:41:20     71s] OptDebug: Start of Power Reclaim:
+--------------------------------+------+-----+
|Path Group                      |   WNS|  TNS|
+--------------------------------+------+-----+
|In2Out In2Reg R..Reg2Out default| 9.279|0.000|
|Reg2Reg                         |18.639|0.000|
|HEPG                            |18.639|0.000|
|All Paths                       | 9.279|0.000|
+--------------------------------+------+-----+

[07/19 16:41:20     71s] Begin: Core Leakage Power Optimization
[07/19 16:41:20     71s] *** PowerOpt #1 [begin] : totSession cpu/real = 0:01:11.6/0:01:23.0 (0.9), mem = 3415.4M
[07/19 16:41:20     71s] Processing average sequential pin duty cycle 
[07/19 16:41:20     71s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3648.2
[07/19 16:41:20     71s] (I,S,L,T): analysis_default: NA, NA, 2.90391e-07, 2.90391e-07
[07/19 16:41:20     71s] (I,S,L) ClockInsts: analysis_default: NA, NA, 1.84368e-08
[07/19 16:41:20     71s] (I,S,L) ClockInsts (Seq): analysis_default: NA, NA, 1.04084e-08
[07/19 16:41:20     71s] (I,S,L) ClockInsts (Comb): analysis_default: NA, NA, 8.02845e-09
[07/19 16:41:20     71s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/19 16:41:20     71s] ### Creating PhyDesignMc. totSessionCpu=0:01:12 mem=3415.4M
[07/19 16:41:20     71s] OPERPROF: Starting DPlace-Init at level 1, MEM:3415.4M
[07/19 16:41:20     71s] z: 1, totalTracks: 1
[07/19 16:41:20     71s] z: 3, totalTracks: 1
[07/19 16:41:20     71s] z: 5, totalTracks: 1
[07/19 16:41:20     71s] #spOpts: N=130 mergeVia=F 
[07/19 16:41:20     71s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3415.4M
[07/19 16:41:20     71s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:3415.4M
[07/19 16:41:20     71s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3415.4MB).
[07/19 16:41:20     71s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.017, MEM:3415.4M
[07/19 16:41:20     71s] TotalInstCnt at PhyDesignMc Initialization: 87
[07/19 16:41:20     71s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:12 mem=3415.4M
[07/19 16:41:20     71s] ### Creating RouteCongInterface, started
[07/19 16:41:20     71s] ### Creating RouteCongInterface, finished
[07/19 16:41:20     71s] Usable buffer cells for single buffer setup transform:
[07/19 16:41:20     71s] sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16 
[07/19 16:41:20     71s] Number of usable buffer cells above: 15
[07/19 16:41:21     73s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3415.4M
[07/19 16:41:21     73s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3415.4M
[07/19 16:41:21     73s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/19 16:41:21     73s] Begin: glitch net info
[07/19 16:41:21     73s] glitch slack range: number of glitch nets
[07/19 16:41:21     73s] glitch slack < -0.32 : 0
[07/19 16:41:21     73s] -0.32 < glitch slack < -0.28 : 0
[07/19 16:41:21     73s] -0.28 < glitch slack < -0.24 : 0
[07/19 16:41:21     73s] -0.24 < glitch slack < -0.2 : 0
[07/19 16:41:21     73s] -0.2 < glitch slack < -0.16 : 0
[07/19 16:41:21     73s] -0.16 < glitch slack < -0.12 : 0
[07/19 16:41:21     73s] -0.12 < glitch slack < -0.08 : 0
[07/19 16:41:21     73s] -0.08 < glitch slack < -0.04 : 0
[07/19 16:41:21     73s] -0.04 < glitch slack : 0
[07/19 16:41:21     73s] End: glitch net info
[07/19 16:41:22     73s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 80.70
[07/19 16:41:22     73s] +---------+---------+--------+--------+------------+--------+
[07/19 16:41:22     73s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/19 16:41:22     73s] +---------+---------+--------+--------+------------+--------+
[07/19 16:41:22     73s] |   80.70%|        -|   0.000|   0.000|   0:00:01.0| 3415.4M|
[07/19 16:41:22     73s] #optDebug: <stH: 2.7200 MiSeL: 74.9440>
[07/19 16:41:22     73s] Running power reclaim iteration with 0.00001 cutoff 
[07/19 16:41:22     73s] |   80.70%|        0|   0.000|   0.000|   0:00:00.0| 3701.5M|
[07/19 16:41:22     73s] +---------+---------+--------+--------+------------+--------+
[07/19 16:41:22     73s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 80.70
[07/19 16:41:22     73s] 
[07/19 16:41:22     73s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[07/19 16:41:22     73s] --------------------------------------------------------------
[07/19 16:41:22     73s] |                                   | Total     | Sequential |
[07/19 16:41:22     73s] --------------------------------------------------------------
[07/19 16:41:22     73s] | Num insts resized                 |       0  |       0    |
[07/19 16:41:22     73s] | Num insts undone                  |       0  |       0    |
[07/19 16:41:22     73s] | Num insts Downsized               |       0  |       0    |
[07/19 16:41:22     73s] | Num insts Samesized               |       0  |       0    |
[07/19 16:41:22     73s] | Num insts Upsized                 |       0  |       0    |
[07/19 16:41:22     73s] | Num multiple commits+uncommits    |       0  |       -    |
[07/19 16:41:22     73s] --------------------------------------------------------------
[07/19 16:41:22     73s] Bottom Preferred Layer:
[07/19 16:41:22     73s] +-------------+------------+----------+
[07/19 16:41:22     73s] |    Layer    |    CLK     |   Rule   |
[07/19 16:41:22     73s] +-------------+------------+----------+
[07/19 16:41:22     73s] | met2 (z=3)  |          4 | default  |
[07/19 16:41:22     73s] +-------------+------------+----------+
[07/19 16:41:22     73s] Via Pillar Rule:
[07/19 16:41:22     73s]     None
[07/19 16:41:22     73s] Finished writing unified metrics of routing constraints.
[07/19 16:41:22     73s] 
[07/19 16:41:22     73s] 
[07/19 16:41:22     73s] =======================================================================
[07/19 16:41:22     73s]                 Reasons for not reclaiming further
[07/19 16:41:22     73s] =======================================================================
[07/19 16:41:22     73s] *info: Total 1 instance(s) which couldn't be reclaimed.
[07/19 16:41:22     73s] 
[07/19 16:41:22     73s] Resizing failure reasons
[07/19 16:41:22     73s] ------------------------------------------------
[07/19 16:41:22     73s] *info:     1 instance(s): Could not be reclaimed because of no valid cell for resizing.
[07/19 16:41:22     73s] 
[07/19 16:41:22     73s] 
[07/19 16:41:22     73s] Number of insts committed for which the initial cell was dont use = 0
[07/19 16:41:22     73s] End: Core Leakage Power Optimization (cpu = 0:00:01.8) (real = 0:00:02.0) **
[07/19 16:41:22     73s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3701.5M
[07/19 16:41:22     73s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.007, MEM:3640.5M
[07/19 16:41:22     73s] TotalInstCnt at PhyDesignMc Destruction: 87
[07/19 16:41:22     73s] (I,S,L,T): analysis_default: NA, NA, 2.90391e-07, 2.90391e-07
[07/19 16:41:22     73s] (I,S,L) ClockInsts: analysis_default: NA, NA, 1.84368e-08
[07/19 16:41:22     73s] (I,S,L) ClockInsts (Seq): analysis_default: NA, NA, 1.04084e-08
[07/19 16:41:22     73s] (I,S,L) ClockInsts (Comb): analysis_default: NA, NA, 8.02845e-09
[07/19 16:41:22     73s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3648.2
[07/19 16:41:22     73s] *** PowerOpt #1 [finish] : cpu/real = 0:00:01.8/0:00:01.7 (1.0), totSession cpu/real = 0:01:13.4/0:01:24.8 (0.9), mem = 3640.5M
[07/19 16:41:22     73s] 
[07/19 16:41:22     73s] =============================================================================================
[07/19 16:41:22     73s]  Step TAT Report for PowerOpt #1                                                20.13-s083_1
[07/19 16:41:22     73s] =============================================================================================
[07/19 16:41:22     73s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 16:41:22     73s] ---------------------------------------------------------------------------------------------
[07/19 16:41:22     73s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:41:22     73s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:41:22     73s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.2
[07/19 16:41:22     73s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:41:22     73s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:41:22     73s] [ BottleneckAnalyzerInit ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    2.0
[07/19 16:41:22     73s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    1.9
[07/19 16:41:22     73s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:41:22     73s] [ OptEval                ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.1    2.2
[07/19 16:41:22     73s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:41:22     73s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:41:22     73s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:41:22     73s] [ MISC                   ]          0:00:01.7  (  94.5 % )     0:00:01.7 /  0:00:01.6    1.0
[07/19 16:41:22     73s] ---------------------------------------------------------------------------------------------
[07/19 16:41:22     73s]  PowerOpt #1 TOTAL                  0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.8    1.0
[07/19 16:41:22     73s] ---------------------------------------------------------------------------------------------
[07/19 16:41:22     73s] 
[07/19 16:41:22     73s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/19 16:41:22     73s] Begin: glitch net info
[07/19 16:41:22     73s] glitch slack range: number of glitch nets
[07/19 16:41:22     73s] glitch slack < -0.32 : 0
[07/19 16:41:22     73s] -0.32 < glitch slack < -0.28 : 0
[07/19 16:41:22     73s] -0.28 < glitch slack < -0.24 : 0
[07/19 16:41:22     73s] -0.24 < glitch slack < -0.2 : 0
[07/19 16:41:22     73s] -0.2 < glitch slack < -0.16 : 0
[07/19 16:41:22     73s] -0.16 < glitch slack < -0.12 : 0
[07/19 16:41:22     73s] -0.12 < glitch slack < -0.08 : 0
[07/19 16:41:22     73s] -0.08 < glitch slack < -0.04 : 0
[07/19 16:41:22     73s] -0.04 < glitch slack : 0
[07/19 16:41:22     73s] End: glitch net info
[07/19 16:41:22     73s]   Timing Snapshot: (TGT)
[07/19 16:41:22     73s]      Weighted WNS: 0.000
[07/19 16:41:22     73s]       All  PG WNS: 0.000
[07/19 16:41:22     73s]       High PG WNS: 0.000
[07/19 16:41:22     73s]       All  PG TNS: 0.000
[07/19 16:41:22     73s]       High PG TNS: 0.000
[07/19 16:41:22     73s]       Low  PG TNS: 0.000
[07/19 16:41:22     73s]    Category Slack: { [L, 9.279] [H, 18.639] }
[07/19 16:41:22     73s] 
[07/19 16:41:22     73s] Checking setup slack degradation ...
[07/19 16:41:22     73s] 
[07/19 16:41:22     73s] Recovery Manager:
[07/19 16:41:22     73s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[07/19 16:41:22     73s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[07/19 16:41:22     73s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 10.000) - Skip
[07/19 16:41:22     73s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 5.000) - Skip
[07/19 16:41:22     73s] 
[07/19 16:41:22     73s] 
[07/19 16:41:22     73s] Begin Power Analysis
[07/19 16:41:22     73s] 
[07/19 16:41:22     73s]              0V	    VSSE
[07/19 16:41:22     73s]              0V	    VSSPST
[07/19 16:41:22     73s]              0V	    VPW
[07/19 16:41:22     73s]              0V	    VSS
[07/19 16:41:22     73s]              0V	    VDDPE
[07/19 16:41:22     73s]              0V	    VDDCE
[07/19 16:41:22     73s]              0V	    POC
[07/19 16:41:22     73s]              0V	    VDDPST
[07/19 16:41:22     73s]              0V	    VNW
[07/19 16:41:22     73s]            1.8V	    VDD
[07/19 16:41:22     73s] Begin Processing Timing Library for Power Calculation
[07/19 16:41:22     73s] 
[07/19 16:41:22     73s] Begin Processing Timing Library for Power Calculation
[07/19 16:41:22     73s] 
[07/19 16:41:22     73s] 
[07/19 16:41:22     73s] 
[07/19 16:41:22     73s] Begin Processing Power Net/Grid for Power Calculation
[07/19 16:41:22     73s] 
[07/19 16:41:22     73s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2854.98MB/4821.42MB/2854.98MB)
[07/19 16:41:22     73s] 
[07/19 16:41:22     73s] Begin Processing Timing Window Data for Power Calculation
[07/19 16:41:22     73s] 
[07/19 16:41:22     73s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2854.98MB/4821.42MB/2854.98MB)
[07/19 16:41:22     73s] 
[07/19 16:41:22     73s] Begin Processing User Attributes
[07/19 16:41:22     73s] 
[07/19 16:41:22     73s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2854.98MB/4821.42MB/2854.98MB)
[07/19 16:41:22     73s] 
[07/19 16:41:22     73s] Begin Processing Signal Activity
[07/19 16:41:22     73s] 
[07/19 16:41:22     73s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2854.98MB/4821.42MB/2854.98MB)
[07/19 16:41:22     73s] 
[07/19 16:41:22     73s] Begin Power Computation
[07/19 16:41:22     73s] 
[07/19 16:41:22     73s]       ----------------------------------------------------------
[07/19 16:41:22     73s]       # of cell(s) missing both power/leakage table: 0
[07/19 16:41:22     73s]       # of cell(s) missing power table: 1
[07/19 16:41:22     73s]       # of cell(s) missing leakage table: 0
[07/19 16:41:22     73s]       # of MSMV cell(s) missing power_level: 0
[07/19 16:41:22     73s]       ----------------------------------------------------------
[07/19 16:41:22     73s] CellName                                  Missing Table(s)
[07/19 16:41:22     73s] sky130_fd_sc_hd__conb_1                   internal power, 
[07/19 16:41:22     73s] 
[07/19 16:41:22     73s] 
[07/19 16:41:22     73s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2856.77MB/4821.42MB/2856.77MB)
[07/19 16:41:22     73s] 
[07/19 16:41:22     73s] Begin Processing User Attributes
[07/19 16:41:22     73s] 
[07/19 16:41:22     73s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2856.77MB/4821.42MB/2856.77MB)
[07/19 16:41:22     73s] 
[07/19 16:41:22     73s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2856.77MB/4821.42MB/2856.77MB)
[07/19 16:41:22     73s] 
[07/19 16:41:22     73s] *



[07/19 16:41:22     73s] Total Power
[07/19 16:41:22     73s] -----------------------------------------------------------------------------------------
[07/19 16:41:22     73s] Total Leakage Power:         0.00000031
[07/19 16:41:22     73s] -----------------------------------------------------------------------------------------
[07/19 16:41:22     73s] Processing average sequential pin duty cycle 
[07/19 16:41:22     73s] OptDebug: End of Power Reclaim:
+--------------------------------+------+-----+
|Path Group                      |   WNS|  TNS|
+--------------------------------+------+-----+
|In2Out In2Reg R..Reg2Out default| 9.279|0.000|
|Reg2Reg                         |18.639|0.000|
|HEPG                            |18.639|0.000|
|All Paths                       | 9.279|0.000|
+--------------------------------+------+-----+

[07/19 16:41:22     73s] End: Leakage Power Optimization (cpu=0:00:02, real=0:00:02, mem=2927.60M, totSessionCpu=0:01:14).
[07/19 16:41:22     73s] Deleting Lib Analyzer.
[07/19 16:41:22     73s] **optDesign ... cpu = 0:00:28, real = 0:00:29, mem = 2779.1M, totSessionCpu=0:01:14 **
[07/19 16:41:22     73s] Running refinePlace -preserveRouting true -hardFence false
[07/19 16:41:22     73s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2923.6M
[07/19 16:41:22     73s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2923.6M
[07/19 16:41:22     73s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2923.6M
[07/19 16:41:22     73s] z: 1, totalTracks: 1
[07/19 16:41:22     73s] z: 3, totalTracks: 1
[07/19 16:41:22     73s] z: 5, totalTracks: 1
[07/19 16:41:22     73s] #spOpts: N=130 
[07/19 16:41:22     73s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2923.6M
[07/19 16:41:22     73s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.013, MEM:2923.6M
[07/19 16:41:22     73s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2923.6MB).
[07/19 16:41:22     73s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.019, MEM:2923.6M
[07/19 16:41:22     73s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.019, MEM:2923.6M
[07/19 16:41:22     73s] TDRefine: refinePlace mode is spiral
[07/19 16:41:22     73s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3648.1
[07/19 16:41:22     73s] OPERPROF:   Starting RefinePlace at level 2, MEM:2923.6M
[07/19 16:41:22     73s] *** Starting refinePlace (0:01:14 mem=2923.6M) ***
[07/19 16:41:22     73s] Total net bbox length = 1.660e+03 (7.896e+02 8.702e+02) (ext = 7.134e+02)
[07/19 16:41:22     73s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2923.6M
[07/19 16:41:22     73s] Starting refinePlace ...
[07/19 16:41:22     73s] One DDP V2 for no tweak run.
[07/19 16:41:22     73s] ** Cut row section cpu time 0:00:00.0.
[07/19 16:41:22     73s]    Spread Effort: high, post-route mode, useDDP on.
[07/19 16:41:22     73s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2925.1MB) @(0:01:14 - 0:01:14).
[07/19 16:41:22     73s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 16:41:22     73s] wireLenOptFixPriorityInst 20 inst fixed
[07/19 16:41:22     73s] 
[07/19 16:41:22     73s] Running Spiral MT with 16 threads  fetchWidth=8 
[07/19 16:41:22     73s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/19 16:41:22     73s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2925.1MB) @(0:01:14 - 0:01:14).
[07/19 16:41:22     73s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 16:41:22     73s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2925.1MB
[07/19 16:41:22     73s] Statistics of distance of Instance movement in refine placement:
[07/19 16:41:22     73s]   maximum (X+Y) =         0.00 um
[07/19 16:41:22     73s]   mean    (X+Y) =         0.00 um
[07/19 16:41:22     73s] Summary Report:
[07/19 16:41:22     73s] Instances move: 0 (out of 84 movable)
[07/19 16:41:22     73s] Instances flipped: 0
[07/19 16:41:22     73s] Mean displacement: 0.00 um
[07/19 16:41:22     73s] Max displacement: 0.00 um 
[07/19 16:41:22     73s] Total instances moved : 0
[07/19 16:41:22     73s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.040, REAL:0.033, MEM:2925.1M
[07/19 16:41:22     73s] Total net bbox length = 1.660e+03 (7.896e+02 8.702e+02) (ext = 7.134e+02)
[07/19 16:41:22     73s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2925.1MB
[07/19 16:41:22     73s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2925.1MB) @(0:01:14 - 0:01:14).
[07/19 16:41:22     73s] *** Finished refinePlace (0:01:14 mem=2925.1M) ***
[07/19 16:41:22     73s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3648.1
[07/19 16:41:22     73s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.060, REAL:0.039, MEM:2925.1M
[07/19 16:41:22     73s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2925.1M
[07/19 16:41:22     73s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.003, MEM:2925.1M
[07/19 16:41:22     73s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.070, REAL:0.061, MEM:2925.1M
[07/19 16:41:22     73s]   Timing/DRV Snapshot: (REF)
[07/19 16:41:22     73s]      Weighted WNS: 0.000
[07/19 16:41:22     73s]       All  PG WNS: 0.000
[07/19 16:41:22     73s]       High PG WNS: 0.000
[07/19 16:41:22     73s]       All  PG TNS: 0.000
[07/19 16:41:22     73s]       High PG TNS: 0.000
[07/19 16:41:22     73s]       Low  PG TNS: 0.000
[07/19 16:41:22     73s]          Tran DRV: 0 (0)
[07/19 16:41:22     73s]           Cap DRV: 0 (0)
[07/19 16:41:22     73s]        Fanout DRV: 0 (0)
[07/19 16:41:22     73s]            Glitch: 0 (0)
[07/19 16:41:22     73s]    Category Slack: { [L, 9.279] [H, 18.639] }
[07/19 16:41:22     73s] 
[07/19 16:41:22     73s] 
[07/19 16:41:22     73s] Creating Lib Analyzer ...
[07/19 16:41:22     73s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 7 threads.
[07/19 16:41:22     73s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/19 16:41:22     73s] Total number of usable buffers from Lib Analyzer: 15 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[07/19 16:41:22     73s] Total number of usable inverters from Lib Analyzer: 16 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[07/19 16:41:22     73s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[07/19 16:41:22     73s] 
[07/19 16:41:22     73s] {RT typical 0 6 6 {4 0} {5 0} 2}
[07/19 16:41:25     76s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:17 mem=2929.1M
[07/19 16:41:25     76s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:17 mem=2929.1M
[07/19 16:41:25     76s] Creating Lib Analyzer, finished. 
[07/19 16:41:25     76s] **INFO: flowCheckPoint #4 OptimizationHold
[07/19 16:41:25     76s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2929.1M
[07/19 16:41:25     76s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2929.1M
[07/19 16:41:25     76s] GigaOpt Hold Optimizer is used
[07/19 16:41:25     76s] 
[07/19 16:41:25     76s] TimeStamp Deleting Cell Server Begin ...
[07/19 16:41:25     76s] Deleting Lib Analyzer.
[07/19 16:41:25     76s] 
[07/19 16:41:25     76s] TimeStamp Deleting Cell Server End ...
[07/19 16:41:25     76s] <optDesign CMD> fixhold  no -lvt -mvt Cells
[07/19 16:41:25     76s] #InfoCS: Num dontuse cells 169, Num usable cells 269
[07/19 16:41:25     76s] optDesignOneStep: Power Flow
[07/19 16:41:25     76s] #InfoCS: Num dontuse cells 169, Num usable cells 269
[07/19 16:41:25     76s] End AAE Lib Interpolated Model. (MEM=2929.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:41:25     76s] 
[07/19 16:41:25     76s] Creating Lib Analyzer ...
[07/19 16:41:25     76s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/19 16:41:25     76s] 
[07/19 16:41:25     76s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/19 16:41:25     76s] Summary for sequential cells identification: 
[07/19 16:41:25     76s]   Identified SBFF number: 45
[07/19 16:41:25     76s]   Identified MBFF number: 0
[07/19 16:41:25     76s]   Identified SB Latch number: 0
[07/19 16:41:25     76s]   Identified MB Latch number: 0
[07/19 16:41:25     76s]   Not identified SBFF number: 0
[07/19 16:41:25     76s]   Not identified MBFF number: 0
[07/19 16:41:25     76s]   Not identified SB Latch number: 0
[07/19 16:41:25     76s]   Not identified MB Latch number: 0
[07/19 16:41:25     76s]   Number of sequential cells which are not FFs: 23
[07/19 16:41:25     76s]  Visiting view : analysis_default
[07/19 16:41:25     76s]    : PowerDomain = none : Weighted F : unweighted  = 97.00 (1.000) with rcCorner = 0
[07/19 16:41:25     76s]    : PowerDomain = none : Weighted F : unweighted  = 73.30 (1.000) with rcCorner = -1
[07/19 16:41:25     76s]  Visiting view : analysis_default
[07/19 16:41:25     76s]    : PowerDomain = none : Weighted F : unweighted  = 97.00 (1.000) with rcCorner = 0
[07/19 16:41:25     76s]    : PowerDomain = none : Weighted F : unweighted  = 73.30 (1.000) with rcCorner = -1
[07/19 16:41:25     76s] TLC MultiMap info (StdDelay):
[07/19 16:41:25     76s]   : delay_default + libs_typical + 1 + no RcCorner := 73.3ps
[07/19 16:41:25     76s]   : delay_default + libs_typical + 1 + typical := 97ps
[07/19 16:41:25     76s]  Setting StdDelay to: 97ps
[07/19 16:41:25     76s] 
[07/19 16:41:25     76s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/19 16:41:25     76s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 7 threads.
[07/19 16:41:25     76s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/19 16:41:25     76s] Total number of usable buffers from Lib Analyzer: 5 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[07/19 16:41:25     76s] Total number of usable inverters from Lib Analyzer: 2 ( sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinvlp_4)
[07/19 16:41:25     76s] Total number of usable delay cells from Lib Analyzer: 5 ( sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2)
[07/19 16:41:25     76s] 
[07/19 16:41:25     76s] {RT typical 0 6 6 {4 0} {5 0} 2}
[07/19 16:41:27     79s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:19 mem=2929.1M
[07/19 16:41:27     79s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:19 mem=2929.1M
[07/19 16:41:27     79s] Creating Lib Analyzer, finished. 
[07/19 16:41:27     79s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:19 mem=2929.1M ***
[07/19 16:41:27     79s] *** BuildHoldData #2 [begin] : totSession cpu/real = 0:01:19.1/0:01:30.4 (0.9), mem = 2929.1M
[07/19 16:41:27     79s] Processing average sequential pin duty cycle 
[07/19 16:41:27     79s] Running 'saveTimingGraph -compress -file /tmp/innovus_temp_3648_caddy13_nhpoole_B5XrML/opt_timing_graph_jlIm63/timingGraph.tgz -dir /tmp/innovus_temp_3648_caddy13_nhpoole_B5XrML/opt_timing_graph_jlIm63 -prefix timingGraph'
[07/19 16:41:28     80s] Done saveTimingGraph
[07/19 16:41:28     80s] Latch borrow mode reset to max_borrow
[07/19 16:41:28     80s] Starting delay calculation for Hold views
[07/19 16:41:28     80s] Starting SI iteration 1 using Infinite Timing Windows
[07/19 16:41:28     80s] #################################################################################
[07/19 16:41:28     80s] # Design Stage: PostRoute
[07/19 16:41:28     80s] # Design Name: sar_adc_controller
[07/19 16:41:28     80s] # Design Mode: 130nm
[07/19 16:41:28     80s] # Analysis Mode: MMMC OCV 
[07/19 16:41:28     80s] # Parasitics Mode: SPEF/RCDB 
[07/19 16:41:28     80s] # Signoff Settings: SI On 
[07/19 16:41:28     80s] #################################################################################
[07/19 16:41:29     80s] Topological Sorting (REAL = 0:00:00.0, MEM = 3428.3M, InitMEM = 3428.3M)
[07/19 16:41:29     80s] Setting infinite Tws ...
[07/19 16:41:29     80s] First Iteration Infinite Tw... 
[07/19 16:41:29     80s] Calculate late delays in OCV mode...
[07/19 16:41:29     80s] Calculate early delays in OCV mode...
[07/19 16:41:29     80s] Start delay calculation (fullDC) (16 T). (MEM=3428.32)
[07/19 16:41:29     80s] *** Calculating scaling factor for libs_bc libraries using the default operating condition of each library.
[07/19 16:41:29     80s] End AAE Lib Interpolated Model. (MEM=3439.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:41:29     81s] Total number of fetched objects 93
[07/19 16:41:29     81s] AAE_INFO-618: Total number of nets in the design is 102,  90.2 percent of the nets selected for SI analysis
[07/19 16:41:29     81s] Total number of fetched objects 93
[07/19 16:41:29     81s] AAE_INFO-618: Total number of nets in the design is 102,  90.2 percent of the nets selected for SI analysis
[07/19 16:41:29     81s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:41:29     81s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:41:29     81s] End delay calculation. (MEM=3545.34 CPU=0:00:00.4 REAL=0:00:00.0)
[07/19 16:41:29     81s] End delay calculation (fullDC). (MEM=3545.34 CPU=0:00:00.5 REAL=0:00:00.0)
[07/19 16:41:29     81s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 3545.3M) ***
[07/19 16:41:29     81s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3513.3M)
[07/19 16:41:29     81s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/19 16:41:29     81s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3545.3M)
[07/19 16:41:29     81s] 
[07/19 16:41:29     81s] Executing IPO callback for view pruning ..
[07/19 16:41:29     81s] 
[07/19 16:41:29     81s] Active hold views:
[07/19 16:41:29     81s]  analysis_default
[07/19 16:41:29     81s]   Dominating endpoints: 0
[07/19 16:41:29     81s]   Dominating TNS: -0.000
[07/19 16:41:29     81s] 
[07/19 16:41:29     81s] Starting SI iteration 2
[07/19 16:41:29     81s] Calculate late delays in OCV mode...
[07/19 16:41:29     81s] Calculate early delays in OCV mode...
[07/19 16:41:29     81s] Start delay calculation (fullDC) (16 T). (MEM=2972.98)
[07/19 16:41:29     81s] End AAE Lib Interpolated Model. (MEM=2972.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:41:29     81s] Glitch Analysis: View analysis_default -- Total Number of Nets Skipped = 0. 
[07/19 16:41:29     81s] Glitch Analysis: View analysis_default -- Total Number of Nets Analyzed = 0. 
[07/19 16:41:29     81s] Total number of fetched objects 93
[07/19 16:41:29     81s] AAE_INFO-618: Total number of nets in the design is 102,  2.0 percent of the nets selected for SI analysis
[07/19 16:41:29     81s] Total number of fetched objects 93
[07/19 16:41:29     81s] AAE_INFO-618: Total number of nets in the design is 102,  1.0 percent of the nets selected for SI analysis
[07/19 16:41:29     81s] End delay calculation. (MEM=3602.09 CPU=0:00:00.1 REAL=0:00:00.0)
[07/19 16:41:29     81s] End delay calculation (fullDC). (MEM=3602.09 CPU=0:00:00.1 REAL=0:00:00.0)
[07/19 16:41:29     81s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3602.1M) ***
[07/19 16:41:29     82s] *** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:01.0 totSessionCpu=0:01:22 mem=3568.1M)
[07/19 16:41:29     82s] Done building cte hold timing graph (fixHold) cpu=0:00:03.1 real=0:00:02.0 totSessionCpu=0:01:22 mem=3568.1M ***
[07/19 16:41:29     82s] ** Profile ** Start :  cpu=0:00:00.0, mem=3568.1M
[07/19 16:41:30     82s] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=3570.1M
[07/19 16:41:30     82s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.3 real=0:00:03.0 totSessionCpu=0:01:22 mem=3598.6M ***
[07/19 16:41:30     82s] Running 'restoreTimingGraph -file /tmp/innovus_temp_3648_caddy13_nhpoole_B5XrML/opt_timing_graph_jlIm63/timingGraph.tgz -dir /tmp/innovus_temp_3648_caddy13_nhpoole_B5XrML/opt_timing_graph_jlIm63 -prefix timingGraph'
[07/19 16:41:31     83s] Done restoreTimingGraph
[07/19 16:41:31     83s] Done building cte setup timing graph (fixHold) cpu=0:00:04.4 real=0:00:04.0 totSessionCpu=0:01:23 mem=3598.6M ***
[07/19 16:41:31     83s] ** Profile ** Start :  cpu=0:00:00.0, mem=3598.6M
[07/19 16:41:31     83s] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=3600.6M
[07/19 16:41:31     83s] *info: category slack lower bound [L 0.0] In2Out In2Reg Reg2ClkGate Reg2Out default
[07/19 16:41:31     83s] *info: category slack lower bound [H 0.0] Reg2Reg 
[07/19 16:41:31     83s] --------------------------------------------------- 
[07/19 16:41:31     83s]    Setup Violation Summary with Target Slack (0.000 ns)
[07/19 16:41:31     83s] --------------------------------------------------- 
[07/19 16:41:31     83s]          WNS    reg2regWNS
[07/19 16:41:31     83s]     9.279 ns     18.639 ns
[07/19 16:41:31     83s] --------------------------------------------------- 
[07/19 16:41:31     83s] Setting latch borrow mode to budget during optimization.
[07/19 16:41:31     83s] 
[07/19 16:41:31     83s] *Info: minBufDelay = 102.1 ps, libStdDelay = 97.0 ps, minBufSize = 3753600 (3.0)
[07/19 16:41:31     83s] *Info: worst delay setup view: analysis_default
[07/19 16:41:31     83s] Footprint list for hold buffering (delay unit: ps)
[07/19 16:41:31     83s] =================================================================
[07/19 16:41:31     83s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[07/19 16:41:31     83s] ------------------------------------------------------------------
[07/19 16:41:31     83s] *Info:       70.3       1.45    3.0  60.47 sky130_fd_sc_hd__buf_1 (A,X)
[07/19 16:41:31     83s] *Info:       70.2       1.45    3.0  60.49 sky130_fd_sc_hd__clkbuf_1 (A,X)
[07/19 16:41:31     83s] *Info:      395.4       1.39    8.0  52.77 sky130_fd_sc_hd__dlygate4sd3_1 (A,X)
[07/19 16:41:31     83s] *Info:      196.1       1.37    8.0  61.25 sky130_fd_sc_hd__clkdlybuf4s25_1 (A,X)
[07/19 16:41:31     83s] *Info:      331.6       1.36    8.0  61.35 sky130_fd_sc_hd__clkdlybuf4s50_1 (A,X)
[07/19 16:41:31     83s] *Info:      133.7       1.44    9.0  32.10 sky130_fd_sc_hd__clkdlybuf4s15_2 (A,X)
[07/19 16:41:31     83s] *Info:      352.0       1.40    9.0  32.29 sky130_fd_sc_hd__clkdlybuf4s50_2 (A,X)
[07/19 16:41:31     83s] *Info:       72.7       1.43   16.0   5.40 sky130_fd_sc_hd__buf_12 (A,X)
[07/19 16:41:31     83s] *Info:       92.2       1.38   20.0   5.57 sky130_fd_sc_hd__clkbuf_16 (A,X)
[07/19 16:41:31     83s] *Info:       86.1       1.42   22.0   4.97 sky130_fd_sc_hd__buf_16 (A,X)
[07/19 16:41:31     83s] =================================================================
[07/19 16:41:31     83s] 
[07/19 16:41:31     83s] TimeStamp Deleting Cell Server Begin ...
[07/19 16:41:31     83s] Deleting Lib Analyzer.
[07/19 16:41:31     83s] 
[07/19 16:41:31     83s] TimeStamp Deleting Cell Server End ...
[07/19 16:41:31     83s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/19 16:41:31     83s] 
[07/19 16:41:31     83s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/19 16:41:31     83s] Summary for sequential cells identification: 
[07/19 16:41:31     83s]   Identified SBFF number: 45
[07/19 16:41:31     83s]   Identified MBFF number: 0
[07/19 16:41:31     83s]   Identified SB Latch number: 0
[07/19 16:41:31     83s]   Identified MB Latch number: 0
[07/19 16:41:31     83s]   Not identified SBFF number: 0
[07/19 16:41:31     83s]   Not identified MBFF number: 0
[07/19 16:41:31     83s]   Not identified SB Latch number: 0
[07/19 16:41:31     83s]   Not identified MB Latch number: 0
[07/19 16:41:31     83s]   Number of sequential cells which are not FFs: 23
[07/19 16:41:31     83s]  Visiting view : analysis_default
[07/19 16:41:31     83s]    : PowerDomain = none : Weighted F : unweighted  = 97.00 (1.000) with rcCorner = 0
[07/19 16:41:31     83s]    : PowerDomain = none : Weighted F : unweighted  = 73.30 (1.000) with rcCorner = -1
[07/19 16:41:31     83s]  Visiting view : analysis_default
[07/19 16:41:31     83s]    : PowerDomain = none : Weighted F : unweighted  = 97.00 (1.000) with rcCorner = 0
[07/19 16:41:31     83s]    : PowerDomain = none : Weighted F : unweighted  = 73.30 (1.000) with rcCorner = -1
[07/19 16:41:31     83s] TLC MultiMap info (StdDelay):
[07/19 16:41:31     83s]   : delay_default + libs_typical + 1 + no RcCorner := 73.3ps
[07/19 16:41:31     83s]   : delay_default + libs_typical + 1 + typical := 97ps
[07/19 16:41:31     83s]  Setting StdDelay to: 97ps
[07/19 16:41:31     83s] 
[07/19 16:41:31     83s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/19 16:41:31     83s] Hold Timer stdDelay = 97.0ps
[07/19 16:41:31     83s]  Visiting view : analysis_default
[07/19 16:41:31     83s]    : PowerDomain = none : Weighted F : unweighted  = 97.00 (1.000) with rcCorner = 0
[07/19 16:41:31     83s]    : PowerDomain = none : Weighted F : unweighted  = 73.30 (1.000) with rcCorner = -1
[07/19 16:41:31     83s] Hold Timer stdDelay = 97.0ps (analysis_default)
[07/19 16:41:31     83s] ** Profile ** Start :  cpu=0:00:00.0, mem=3600.6M
[07/19 16:41:31     83s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3600.6M
[07/19 16:41:31     83s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.013, MEM:3600.6M
[07/19 16:41:31     83s] ** Profile ** Other data :  cpu=0:00:00.0, mem=3600.6M
[07/19 16:41:31     83s] ** Profile ** DRVs :  cpu=0:00:00.1, mem=3598.6M
[07/19 16:41:31     83s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 analysis_default
Hold views included:
 analysis_default

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default | In2Out  | In2Reg  |1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  9.279  |  0.000  |   N/A   |  9.279  | 18.916  | 19.196  | 18.639  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |    0    |    0    |    0    |
|          All Paths:|   31    |    0    |   N/A   |   21    |    1    |   10    |   20    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | default | In2Out  | In2Reg  |1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.199  |  0.000  |   N/A   | 10.136  |  0.489  |  0.199  |  0.333  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |    0    |    0    |    0    |
|          All Paths:|   31    |    0    |   N/A   |   21    |    1    |   10    |   20    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.702%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:38, real = 0:00:38, mem = 2784.1M, totSessionCpu=0:01:24 **
[07/19 16:41:31     83s] *** BuildHoldData #2 [finish] : cpu/real = 0:00:04.6/0:00:03.9 (1.2), totSession cpu/real = 0:01:23.7/0:01:34.3 (0.9), mem = 2916.6M
[07/19 16:41:31     83s] 
[07/19 16:41:31     83s] =============================================================================================
[07/19 16:41:31     83s]  Step TAT Report for BuildHoldData #2                                           20.13-s083_1
[07/19 16:41:31     83s] =============================================================================================
[07/19 16:41:31     83s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 16:41:31     83s] ---------------------------------------------------------------------------------------------
[07/19 16:41:31     83s] [ ViewPruning            ]     10   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[07/19 16:41:31     83s] [ TimingUpdate           ]      5   0:00:00.1  (   3.6 % )     0:00:01.1 /  0:00:01.8    1.5
[07/19 16:41:31     83s] [ FullDelayCalc          ]      1   0:00:01.0  (  24.7 % )     0:00:01.0 /  0:00:01.5    1.5
[07/19 16:41:31     83s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.2
[07/19 16:41:31     83s] [ TimingReport           ]      2   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.3
[07/19 16:41:31     83s] [ DrvReport              ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.1    1.2
[07/19 16:41:31     83s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    3.1
[07/19 16:41:31     83s] [ CellServerInit         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.7
[07/19 16:41:31     83s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:41:31     83s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.2
[07/19 16:41:31     83s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:41:31     83s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:41:31     83s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:41:31     83s] [ MISC                   ]          0:00:02.6  (  64.8 % )     0:00:02.6 /  0:00:02.5    1.0
[07/19 16:41:31     83s] ---------------------------------------------------------------------------------------------
[07/19 16:41:31     83s]  BuildHoldData #2 TOTAL             0:00:03.9  ( 100.0 % )     0:00:03.9 /  0:00:04.6    1.2
[07/19 16:41:31     83s] ---------------------------------------------------------------------------------------------
[07/19 16:41:31     83s] 
[07/19 16:41:31     83s] *** HoldOpt #1 [begin] : totSession cpu/real = 0:01:23.7/0:01:34.3 (0.9), mem = 2916.6M
[07/19 16:41:31     83s] cleaningup cpe interface
[07/19 16:41:31     83s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3648.3
[07/19 16:41:31     83s] (I,S,L,T): analysis_default: NA, NA, 2.90391e-07, 2.90391e-07
[07/19 16:41:31     83s] (I,S,L) ClockInsts: analysis_default: NA, NA, 1.84368e-08
[07/19 16:41:31     83s] (I,S,L) ClockInsts (Seq): analysis_default: NA, NA, 1.04084e-08
[07/19 16:41:31     83s] (I,S,L) ClockInsts (Comb): analysis_default: NA, NA, 8.02845e-09
[07/19 16:41:31     83s] 
[07/19 16:41:31     83s] Creating Lib Analyzer ...
[07/19 16:41:31     83s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 7 threads.
[07/19 16:41:31     83s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/19 16:41:31     83s] Total number of usable buffers from Lib Analyzer: 15 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[07/19 16:41:31     83s] Total number of usable inverters from Lib Analyzer: 2 ( sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinvlp_4)
[07/19 16:41:31     83s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[07/19 16:41:31     83s] 
[07/19 16:41:31     83s] {RT typical 0 6 6 {4 0} {5 0} 2}
[07/19 16:41:34     86s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:27 mem=2924.2M
[07/19 16:41:34     86s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:27 mem=2924.2M
[07/19 16:41:34     86s] Creating Lib Analyzer, finished. 
[07/19 16:41:34     86s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 2720 dbu)
[07/19 16:41:34     86s] *info: Run optDesign holdfix with 16 threads.
[07/19 16:41:34     86s] Info: 4 clock nets excluded from IPO operation.
[07/19 16:41:34     86s] --------------------------------------------------- 
[07/19 16:41:34     86s]    Hold Timing Summary  - Initial 
[07/19 16:41:34     86s] --------------------------------------------------- 
[07/19 16:41:34     86s]  Target slack:       0.0050 ns
[07/19 16:41:34     86s]  View: analysis_default 
[07/19 16:41:34     86s]    WNS:       0.1990  >>>  WNS:       0.1940 with TargetSlack
[07/19 16:41:34     86s]    TNS:       0.0000  >>>  TNS:       0.0000 with TargetSlack
[07/19 16:41:34     86s]    VP :            0  >>>  VP:            0  with TargetSlack
[07/19 16:41:34     86s]    Worst hold path end point: out_valid
[07/19 16:41:34     86s] --------------------------------------------------- 
[07/19 16:41:34     86s] *** Hold timing is met. Hold fixing is not needed 
[07/19 16:41:34     86s] **INFO: total 0 insts, 0 nets marked don't touch
[07/19 16:41:34     86s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[07/19 16:41:34     86s] **INFO: total 0 insts, 0 nets unmarked don't touch

[07/19 16:41:34     86s] 
[07/19 16:41:34     86s] Capturing REF for hold ...
[07/19 16:41:34     86s]    Hold Timing Snapshot: (REF)
[07/19 16:41:34     86s]              All PG WNS: 0.000
[07/19 16:41:34     86s]              All PG TNS: 0.000
[07/19 16:41:34     86s] (I,S,L,T): analysis_default: NA, NA, 2.90391e-07, 2.90391e-07
[07/19 16:41:34     86s] (I,S,L) ClockInsts: analysis_default: NA, NA, 1.84368e-08
[07/19 16:41:34     86s] (I,S,L) ClockInsts (Seq): analysis_default: NA, NA, 1.04084e-08
[07/19 16:41:34     86s] (I,S,L) ClockInsts (Comb): analysis_default: NA, NA, 8.02845e-09
[07/19 16:41:34     86s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3648.3
[07/19 16:41:34     86s] *** HoldOpt #1 [finish] : cpu/real = 0:00:03.0/0:00:03.0 (1.0), totSession cpu/real = 0:01:26.7/0:01:37.4 (0.9), mem = 2923.6M
[07/19 16:41:34     86s] 
[07/19 16:41:34     86s] =============================================================================================
[07/19 16:41:34     86s]  Step TAT Report for HoldOpt #1                                                 20.13-s083_1
[07/19 16:41:34     86s] =============================================================================================
[07/19 16:41:34     86s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 16:41:34     86s] ---------------------------------------------------------------------------------------------
[07/19 16:41:34     86s] [ LibAnalyzerInit        ]      1   0:00:03.0  (  98.4 % )     0:00:03.0 /  0:00:03.0    1.0
[07/19 16:41:34     86s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:41:34     86s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:41:34     86s] [ MISC                   ]          0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.1    1.3
[07/19 16:41:34     86s] ---------------------------------------------------------------------------------------------
[07/19 16:41:34     86s]  HoldOpt #1 TOTAL                   0:00:03.0  ( 100.0 % )     0:00:03.0 /  0:00:03.0    1.0
[07/19 16:41:34     86s] ---------------------------------------------------------------------------------------------
[07/19 16:41:34     86s] 
[07/19 16:41:34     86s] 
[07/19 16:41:34     86s] TimeStamp Deleting Cell Server Begin ...
[07/19 16:41:34     86s] Deleting Lib Analyzer.
[07/19 16:41:34     86s] 
[07/19 16:41:34     86s] TimeStamp Deleting Cell Server End ...
[07/19 16:41:34     86s] **INFO: flowCheckPoint #5 OptimizationPreEco
[07/19 16:41:34     86s] Running postRoute recovery in preEcoRoute mode
[07/19 16:41:34     86s] **optDesign ... cpu = 0:00:41, real = 0:00:41, mem = 2788.7M, totSessionCpu=0:01:27 **
[07/19 16:41:34     86s]   DRV Snapshot: (TGT)
[07/19 16:41:34     86s]          Tran DRV: 0 (0)
[07/19 16:41:34     86s]           Cap DRV: 0 (0)
[07/19 16:41:34     86s]        Fanout DRV: 0 (0)
[07/19 16:41:34     86s]            Glitch: 0 (0)
[07/19 16:41:34     86s] 
[07/19 16:41:34     86s] Creating Lib Analyzer ...
[07/19 16:41:34     86s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/19 16:41:34     86s] 
[07/19 16:41:34     86s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/19 16:41:34     86s] Summary for sequential cells identification: 
[07/19 16:41:34     86s]   Identified SBFF number: 45
[07/19 16:41:34     86s]   Identified MBFF number: 0
[07/19 16:41:34     86s]   Identified SB Latch number: 0
[07/19 16:41:34     86s]   Identified MB Latch number: 0
[07/19 16:41:34     86s]   Not identified SBFF number: 0
[07/19 16:41:34     86s]   Not identified MBFF number: 0
[07/19 16:41:34     86s]   Not identified SB Latch number: 0
[07/19 16:41:34     86s]   Not identified MB Latch number: 0
[07/19 16:41:34     86s]   Number of sequential cells which are not FFs: 23
[07/19 16:41:34     86s]  Visiting view : analysis_default
[07/19 16:41:34     86s]    : PowerDomain = none : Weighted F : unweighted  = 44.00 (1.000) with rcCorner = 0
[07/19 16:41:34     86s]    : PowerDomain = none : Weighted F : unweighted  = 31.10 (1.000) with rcCorner = -1
[07/19 16:41:34     86s]  Visiting view : analysis_default
[07/19 16:41:34     86s]    : PowerDomain = none : Weighted F : unweighted  = 44.00 (1.000) with rcCorner = 0
[07/19 16:41:34     86s]    : PowerDomain = none : Weighted F : unweighted  = 31.10 (1.000) with rcCorner = -1
[07/19 16:41:34     86s] TLC MultiMap info (StdDelay):
[07/19 16:41:34     86s]   : delay_default + libs_typical + 1 + no RcCorner := 31.1ps
[07/19 16:41:34     86s]   : delay_default + libs_typical + 1 + typical := 44ps
[07/19 16:41:34     86s]  Setting StdDelay to: 44ps
[07/19 16:41:34     86s] 
[07/19 16:41:34     86s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/19 16:41:34     86s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 7 threads.
[07/19 16:41:34     86s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/19 16:41:34     86s] Total number of usable buffers from Lib Analyzer: 15 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[07/19 16:41:34     86s] Total number of usable inverters from Lib Analyzer: 16 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[07/19 16:41:34     86s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[07/19 16:41:34     86s] 
[07/19 16:41:34     86s] {RT typical 0 6 6 {4 0} {5 0} 2}
[07/19 16:41:37     89s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:30 mem=2925.2M
[07/19 16:41:37     89s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:30 mem=2925.2M
[07/19 16:41:37     89s] Creating Lib Analyzer, finished. 
[07/19 16:41:37     89s] Checking DRV degradation...
[07/19 16:41:37     89s] 
[07/19 16:41:37     89s] Recovery Manager:
[07/19 16:41:37     89s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[07/19 16:41:37     89s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[07/19 16:41:37     89s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[07/19 16:41:37     89s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[07/19 16:41:37     89s] 
[07/19 16:41:37     89s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[07/19 16:41:37     89s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:03, real=0:00:03, mem=2925.19M, totSessionCpu=0:01:30).
[07/19 16:41:37     89s] **optDesign ... cpu = 0:00:44, real = 0:00:44, mem = 2801.8M, totSessionCpu=0:01:30 **
[07/19 16:41:37     89s] 
[07/19 16:41:37     89s]   DRV Snapshot: (REF)
[07/19 16:41:37     89s]          Tran DRV: 0 (0)
[07/19 16:41:37     89s]           Cap DRV: 0 (0)
[07/19 16:41:37     89s]        Fanout DRV: 0 (0)
[07/19 16:41:37     89s]            Glitch: 0 (0)
[07/19 16:41:37     89s] Skipping post route harden opt
[07/19 16:41:37     89s] ### Creating LA Mngr. totSessionCpu=0:01:30 mem=2923.7M
[07/19 16:41:37     89s] ### Creating LA Mngr, finished. totSessionCpu=0:01:30 mem=2923.7M
[07/19 16:41:37     89s] Default Rule : ""
[07/19 16:41:37     89s] Non Default Rules :
[07/19 16:41:37     89s] Worst Slack : 18.639 ns
[07/19 16:41:37     89s] 
[07/19 16:41:37     89s] Start Layer Assignment ...
[07/19 16:41:37     89s] WNS(18.639ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)
[07/19 16:41:37     89s] 
[07/19 16:41:37     89s] Select 0 cadidates out of 102.
[07/19 16:41:37     89s] No critical nets selected. Skipped !
[07/19 16:41:37     89s] GigaOpt: setting up router preferences
[07/19 16:41:37     89s]         design wns: 18.6388
[07/19 16:41:37     89s]         slack threshold: 23.0388
[07/19 16:41:37     89s] GigaOpt: 0 nets assigned router directives
[07/19 16:41:37     89s] 
[07/19 16:41:37     89s] Start Assign Priority Nets ...
[07/19 16:41:37     89s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[07/19 16:41:37     89s] Existing Priority Nets 0 (0.0%)
[07/19 16:41:37     89s] Assigned Priority Nets 0 (0.0%)
[07/19 16:41:37     89s] ### Creating LA Mngr. totSessionCpu=0:01:30 mem=2923.7M
[07/19 16:41:37     89s] ### Creating LA Mngr, finished. totSessionCpu=0:01:30 mem=2923.7M
[07/19 16:41:37     89s] #optDebug: Start CG creation (mem=2923.7M)
[07/19 16:41:37     90s]  ...processing cgPrt (cpu=0:00:00.1, mem=2978.3M)
[07/19 16:41:37     90s]  ...processing cgEgp (cpu=0:00:00.1, mem=2978.3M)
[07/19 16:41:37     90s]  ...processing cgPbk (cpu=0:00:00.1, mem=2978.3M)
[07/19 16:41:37     90s]  ...processing cgNrb(cpu=0:00:00.1, mem=2978.3M)
[07/19 16:41:37     90s]  ...processing cgObs (cpu=0:00:00.1, mem=2978.3M)
[07/19 16:41:37     90s]  ...processing cgCon (cpu=0:00:00.1, mem=2978.3M)
[07/19 16:41:37     90s]  ...processing cgPdm (cpu=0:00:00.1, mem=2978.3M)
[07/19 16:41:37     90s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2978.3M)
[07/19 16:41:37     90s] Default Rule : ""
[07/19 16:41:37     90s] Non Default Rules :
[07/19 16:41:37     90s] Worst Slack : 9.279 ns
[07/19 16:41:37     90s] 
[07/19 16:41:37     90s] Start Layer Assignment ...
[07/19 16:41:37     90s] WNS(9.279ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)
[07/19 16:41:37     90s] 
[07/19 16:41:37     90s] Select 0 cadidates out of 102.
[07/19 16:41:37     90s] No critical nets selected. Skipped !
[07/19 16:41:37     90s] GigaOpt: setting up router preferences
[07/19 16:41:37     90s]         design wns: 9.2789
[07/19 16:41:37     90s]         slack threshold: 13.6789
[07/19 16:41:37     90s] GigaOpt: 0 nets assigned router directives
[07/19 16:41:37     90s] 
[07/19 16:41:37     90s] Start Assign Priority Nets ...
[07/19 16:41:37     90s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[07/19 16:41:37     90s] Existing Priority Nets 0 (0.0%)
[07/19 16:41:37     90s] Assigned Priority Nets 0 (0.0%)
[07/19 16:41:37     90s] ** Profile ** Start :  cpu=0:00:00.0, mem=2978.3M
[07/19 16:41:37     90s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2978.3M
[07/19 16:41:37     90s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2978.3M
[07/19 16:41:37     90s] ** Profile ** Other data :  cpu=0:00:00.0, mem=2978.3M
[07/19 16:41:38     90s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=2980.3M
[07/19 16:41:38     90s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=2978.3M
[07/19 16:41:38     90s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default | In2Out  | In2Reg  |1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  9.279  |  0.000  |   N/A   |  9.279  | 18.916  | 19.196  | 18.639  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |    0    |    0    |    0    |
|          All Paths:|   31    |    0    |   N/A   |   21    |    1    |   10    |   20    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.702%
Total number of glitch violations: 0
------------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2978.3M
[07/19 16:41:38     90s] **optDesign ... cpu = 0:00:44, real = 0:00:45, mem = 2751.3M, totSessionCpu=0:01:30 **
[07/19 16:41:38     90s] **INFO: flowCheckPoint #6 GlobalDetailRoute
[07/19 16:41:38     90s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:2882.3M
[07/19 16:41:38     90s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2882.3M
[07/19 16:41:38     90s] z: 1, totalTracks: 1
[07/19 16:41:38     90s] z: 3, totalTracks: 1
[07/19 16:41:38     90s] z: 5, totalTracks: 1
[07/19 16:41:38     90s] #spOpts: N=130 
[07/19 16:41:38     90s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2882.3M
[07/19 16:41:38     90s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.001, MEM:2882.3M
[07/19 16:41:38     90s] All LLGs are deleted
[07/19 16:41:38     90s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2882.3M
[07/19 16:41:38     90s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2882.3M
[07/19 16:41:38     90s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2882.3M
[07/19 16:41:38     90s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2882.3M
[07/19 16:41:38     90s] Core basic site is unithd
[07/19 16:41:38     90s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2882.3M
[07/19 16:41:38     90s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.040, REAL:0.018, MEM:2883.8M
[07/19 16:41:38     90s] SiteArray: non-trimmed site array dimensions = 16 x 49
[07/19 16:41:38     90s] SiteArray: use 16,384 bytes
[07/19 16:41:38     90s] SiteArray: current memory after site array memory allocation 2883.8M
[07/19 16:41:38     90s] SiteArray: FP blocked sites are writable
[07/19 16:41:38     90s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[07/19 16:41:38     90s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:2883.8M
[07/19 16:41:38     90s] Process 1083 wires and vias for routing blockage analysis
[07/19 16:41:38     90s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.020, REAL:0.021, MEM:2883.8M
[07/19 16:41:38     90s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.070, REAL:0.053, MEM:2883.8M
[07/19 16:41:38     90s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.080, REAL:0.054, MEM:2883.8M
[07/19 16:41:38     90s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2883.8MB).
[07/19 16:41:38     90s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.060, MEM:2883.8M
[07/19 16:41:38     90s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2883.8M
[07/19 16:41:38     90s]   Signal wire search tree: 1151 elements. (cpu=0:00:00.0, mem=0.0M)
[07/19 16:41:38     90s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.001, MEM:2883.8M
[07/19 16:41:38     90s] *INFO: Total 70 filler insts restored.
[07/19 16:41:38     90s] For 70 new insts, *** Applied 4 GNC rules (cpu = 0:00:00.0)
[07/19 16:41:38     90s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2883.8M
[07/19 16:41:38     90s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2883.8M
[07/19 16:41:38     90s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2883.8M
[07/19 16:41:38     90s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2883.8M
[07/19 16:41:38     90s] AddFiller init all instances time CPU:0.000, REAL:0.000
[07/19 16:41:38     90s] AddFiller main function time CPU:0.000, REAL:0.038
[07/19 16:41:38     90s] Filler instance commit time CPU:0.000, REAL:0.000
[07/19 16:41:38     90s] *INFO: Adding fillers to top-module.
[07/19 16:41:38     90s] *INFO:   Added 3 filler insts (cell sky130_fd_sc_hd__fill_8 / prefix FILL).
[07/19 16:41:38     90s] *INFO:   Added 9 filler insts (cell sky130_fd_sc_hd__fill_4 / prefix FILL).
[07/19 16:41:38     90s] *INFO:   Added 25 filler insts (cell sky130_fd_sc_hd__fill_2 / prefix FILL).
[07/19 16:41:38     90s] *INFO:   Added 33 filler insts (cell sky130_fd_sc_hd__fill_1 / prefix FILL).
[07/19 16:41:38     90s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.050, REAL:0.039, MEM:2883.8M
[07/19 16:41:38     90s] *INFO: Total 70 filler insts added - prefix FILL (CPU: 0:00:00.1).
[07/19 16:41:38     90s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.050, REAL:0.039, MEM:2883.8M
[07/19 16:41:38     90s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:2883.8M
[07/19 16:41:38     90s] For 0 new insts, *** Applied 0 GNC rules.
[07/19 16:41:38     90s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.000, MEM:2883.8M
[07/19 16:41:38     90s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.060, REAL:0.040, MEM:2883.8M
[07/19 16:41:38     90s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.060, REAL:0.041, MEM:2883.8M
[07/19 16:41:38     90s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2883.8M
[07/19 16:41:38     90s] OPERPROF:     Starting spSiteCleanup(false) at level 3, MEM:2883.8M
[07/19 16:41:38     90s] OPERPROF:     Finished spSiteCleanup(false) at level 3, CPU:0.000, REAL:0.001, MEM:2883.8M
[07/19 16:41:38     90s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.005, MEM:2883.8M
[07/19 16:41:38     90s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.150, REAL:0.112, MEM:2883.8M
[07/19 16:41:38     90s] -routeWithEco false                       # bool, default=false
[07/19 16:41:38     90s] -routeWithEco true                        # bool, default=false, user setting
[07/19 16:41:38     90s] -routeSelectedNetOnly false               # bool, default=false
[07/19 16:41:38     90s] -routeWithTimingDriven false              # bool, default=false, user setting
[07/19 16:41:38     90s] -routeWithSiDriven false                  # bool, default=false
[07/19 16:41:38     90s] Existing Dirty Nets : 0
[07/19 16:41:38     90s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[07/19 16:41:38     90s] Reset Dirty Nets : 0
[07/19 16:41:38     90s] *** EcoRoute #1 [begin] : totSession cpu/real = 0:01:30.4/0:01:40.9 (0.9), mem = 2883.8M
[07/19 16:41:38     90s] 
[07/19 16:41:38     90s] globalDetailRoute
[07/19 16:41:38     90s] 
[07/19 16:41:38     90s] ### Time Record (globalDetailRoute) is installed.
[07/19 16:41:38     90s] #Start globalDetailRoute on Mon Jul 19 16:41:38 2021
[07/19 16:41:38     90s] #
[07/19 16:41:38     90s] ### Time Record (Pre Callback) is installed.
[07/19 16:41:38     90s] Closing parasitic data file '/tmp/innovus_temp_3648_caddy13_nhpoole_B5XrML/sar_adc_controller_3648_hgM6mL.rcdb.d': 91 access done (mem: 2883.820M)
[07/19 16:41:38     90s] ### Time Record (Pre Callback) is uninstalled.
[07/19 16:41:38     90s] ### Time Record (DB Import) is installed.
[07/19 16:41:38     90s] ### Time Record (Timing Data Generation) is installed.
[07/19 16:41:38     90s] ### Time Record (Timing Data Generation) is uninstalled.
[07/19 16:41:38     90s] #create default rule from bind_ndr_rule rule=0x2b2a461ec320 0x2b2a63994fc0
[07/19 16:41:38     91s] #WARNING (NRDB-733) PIN VNB in CELL_VIEW sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 does not have physical port.
[07/19 16:41:38     91s] #WARNING (NRDB-733) PIN VNB in CELL_VIEW sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 does not have physical port.
[07/19 16:41:38     91s] #WARNING (NRDB-733) PIN VNB in CELL_VIEW sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 does not have physical port.
[07/19 16:41:38     91s] #WARNING (NRDB-733) PIN VNB in CELL_VIEW sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 does not have physical port.
[07/19 16:41:38     91s] #WARNING (NRDB-733) PIN VNB in CELL_VIEW sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 does not have physical port.
[07/19 16:41:38     91s] #WARNING (NRDB-733) PIN VNB in CELL_VIEW sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 does not have physical port.
[07/19 16:41:38     91s] ### Net info: total nets: 102
[07/19 16:41:38     91s] ### Net info: dirty nets: 0
[07/19 16:41:38     91s] ### Net info: marked as disconnected nets: 0
[07/19 16:41:38     91s] #num needed restored net=0
[07/19 16:41:38     91s] #need_extraction net=0 (total=102)
[07/19 16:41:38     91s] ### Net info: fully routed nets: 91
[07/19 16:41:38     91s] ### Net info: trivial (< 2 pins) nets: 11
[07/19 16:41:38     91s] ### Net info: unrouted nets: 0
[07/19 16:41:38     91s] ### Net info: re-extraction nets: 0
[07/19 16:41:38     91s] ### Net info: ignored nets: 0
[07/19 16:41:38     91s] ### Net info: skip routing nets: 0
[07/19 16:41:38     91s] #WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
[07/19 16:41:38     91s] #WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
[07/19 16:41:38     91s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[07/19 16:41:38     91s] ### import design signature (2): route=1091772410 flt_obj=0 vio=1905142130 swire=939365456 shield_wire=1 net_attr=1024944373 dirty_area=0 del_dirty_area=0 cell=576545291 placement=879982501 pin_access=1 inst_pattern=1 halo=0
[07/19 16:41:38     91s] ### Time Record (DB Import) is uninstalled.
[07/19 16:41:38     91s] #NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
[07/19 16:41:38     91s] #RTESIG:78da8d91cb6ac3301045bbee570c4e162e24a966fcd4b6d04221b425b4dd0a35921fd4b1
[07/19 16:41:38     91s] #       c19217f9fb0a170a0db1652d678e66eebdb35a7f3e1e2020b6c3686b581e098497033124
[07/19 16:41:38     91s] #       c22dcb08ef8909d7fa78086e57ebd7b777ca6228646334845f5dd76c409d5b79aa8fa074
[07/19 16:41:38     91s] #       2187c682d1d6d66d79f78ba7c42118f90042637bd7d9c060747fc9a50904555d56f31847
[07/19 16:41:38     91s] #       fcbffd0a83312510c73b363e088ba69376824c18d87e989fe694795726b440574a0481f9
[07/19 16:41:38     91s] #       3e63c444a184398a4a09a1ea4e6941f3be31c3d4fdb5b255b2578ed5ed709a22b3bf2467
[07/19 16:41:38     91s] #       28f23bcf3879993c8afc4cee143d3deff71e8f39e7de597ccce132c3a26e1a91c3f57a3c
[07/19 16:41:38     91s] #       51a7893a7a647217b0f7d63c4b2185b06ead2e753fc1b85cbc7e392e60f2050c9f137df3
[07/19 16:41:38     91s] #       03e3d33fe2
[07/19 16:41:38     91s] #
[07/19 16:41:38     91s] #Skip comparing routing design signature in db-snapshot flow
[07/19 16:41:38     91s] ### Time Record (Data Preparation) is installed.
[07/19 16:41:38     91s] #RTESIG:78da8d924d6bc3300c8677deaf10690f19b49da57c38be0e3618946d946d5793d5ce074b
[07/19 16:41:38     91s] #       13889d43fffd4c068395268e8fd223e9d52bafd69f8f070888ed30da1a964512e1e5400c
[07/19 16:41:38     91s] #       8970cb38e13d31e9521f0fc1ed6afdfaf64e3c86226f8c86f0abeb9a0da8739b9fea2328
[07/19 16:41:38     91s] #       5de44363c1686bebb6bcfbc55312108c7c00a1b1bdcb6c6030babfe4d20482aa2eab794c
[07/19 16:41:38     91s] #       20fe9f7e85c1981288e31d1b1f8445d3e576824c18d87e98efe694794726b440574a0481
[07/19 16:41:38     91s] #       f93e63c464a1a439ca4a49a9ea4e6949f37b23c7d4d5dabc5579af1cabdbe13445f23f27
[07/19 16:41:38     91s] #       6728f26fce9378d1ed900bf236cba2c8cf644efad3f37eef999709e1ed2546c32ecd2eea
[07/19 16:41:38     91s] #       a691195c8fc713719a88a347a67097f07e0ac1534821ac5bab4bdd4f30ce17efbe021730
[07/19 16:41:38     91s] #       d90246cc89bef9017b9c4c97
[07/19 16:41:38     91s] #
[07/19 16:41:38     91s] ### Time Record (Data Preparation) is uninstalled.
[07/19 16:41:38     91s] ### Time Record (Global Routing) is installed.
[07/19 16:41:38     91s] ### Time Record (Global Routing) is uninstalled.
[07/19 16:41:38     91s] #Total number of trivial nets (e.g. < 2 pins) = 11 (skipped).
[07/19 16:41:38     91s] #Total number of routable nets = 91.
[07/19 16:41:38     91s] #Total number of nets in the design = 102.
[07/19 16:41:38     91s] #91 routable nets have routed wires.
[07/19 16:41:38     91s] #4 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[07/19 16:41:38     91s] #No nets have been global routed.
[07/19 16:41:38     91s] #Using multithreading with 16 threads.
[07/19 16:41:38     91s] ### Time Record (Data Preparation) is installed.
[07/19 16:41:38     91s] #Start routing data preparation on Mon Jul 19 16:41:38 2021
[07/19 16:41:38     91s] #
[07/19 16:41:39     91s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 
[07/19 16:41:39     91s] #Minimum voltage of a net in the design = 0.000.
[07/19 16:41:39     91s] #Maximum voltage of a net in the design = 1.800.
[07/19 16:41:39     91s] #Voltage range [0.000 - 1.800] has 92 nets.
[07/19 16:41:39     91s] #Voltage range [1.800 - 1.800] has 6 nets.
[07/19 16:41:39     91s] #Voltage range [0.000 - 0.000] has 4 nets.
[07/19 16:41:39     91s] ### Time Record (Cell Pin Access) is installed.
[07/19 16:41:39     91s] #Restoring pin access data from file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/16-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.apa ...
[07/19 16:41:39     91s] #Done restoring pin access data
[07/19 16:41:39     91s] #Initial pin access analysis.
[07/19 16:41:39     91s] #Detail pin access analysis.
[07/19 16:41:39     91s] ### Time Record (Cell Pin Access) is uninstalled.
[07/19 16:41:39     91s] # li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[07/19 16:41:39     91s] # met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
[07/19 16:41:39     91s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[07/19 16:41:39     91s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[07/19 16:41:39     91s] # met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
[07/19 16:41:39     91s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[07/19 16:41:39     91s] #Monitoring time of adding inner blkg by smac
[07/19 16:41:39     91s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2779.53 (MB), peak = 3434.57 (MB)
[07/19 16:41:39     91s] #Regenerating Ggrids automatically.
[07/19 16:41:39     91s] #Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
[07/19 16:41:39     91s] #Using automatically generated G-grids.
[07/19 16:41:39     91s] #Done routing data preparation.
[07/19 16:41:39     91s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2783.86 (MB), peak = 3434.57 (MB)
[07/19 16:41:39     91s] #Found 0 nets for post-route si or timing fixing.
[07/19 16:41:39     91s] #
[07/19 16:41:39     91s] #Finished routing data preparation on Mon Jul 19 16:41:39 2021
[07/19 16:41:39     91s] #
[07/19 16:41:39     91s] #Cpu time = 00:00:00
[07/19 16:41:39     91s] #Elapsed time = 00:00:00
[07/19 16:41:39     91s] #Increased memory = 11.13 (MB)
[07/19 16:41:39     91s] #Total memory = 2783.98 (MB)
[07/19 16:41:39     91s] #Peak memory = 3434.57 (MB)
[07/19 16:41:39     91s] #
[07/19 16:41:39     91s] ### Time Record (Data Preparation) is uninstalled.
[07/19 16:41:39     91s] ### Time Record (Global Routing) is installed.
[07/19 16:41:39     91s] #
[07/19 16:41:39     91s] #Start global routing on Mon Jul 19 16:41:39 2021
[07/19 16:41:39     91s] #
[07/19 16:41:39     91s] #
[07/19 16:41:39     91s] #Start global routing initialization on Mon Jul 19 16:41:39 2021
[07/19 16:41:39     91s] #
[07/19 16:41:39     91s] #WARNING (NRGR-22) Design is already detail routed.
[07/19 16:41:39     91s] ### Time Record (Global Routing) is uninstalled.
[07/19 16:41:39     91s] ### Time Record (Data Preparation) is installed.
[07/19 16:41:39     91s] ### Time Record (Data Preparation) is uninstalled.
[07/19 16:41:39     91s] ### track-assign external-init starts on Mon Jul 19 16:41:39 2021 with memory = 2784.03 (MB), peak = 3434.57 (MB)
[07/19 16:41:39     91s] ### Time Record (Track Assignment) is installed.
[07/19 16:41:39     91s] ### Time Record (Track Assignment) is uninstalled.
[07/19 16:41:39     91s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.4 GB --0.75 [16]--
[07/19 16:41:39     91s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[07/19 16:41:39     91s] #Cpu time = 00:00:00
[07/19 16:41:39     91s] #Elapsed time = 00:00:01
[07/19 16:41:39     91s] #Increased memory = 11.22 (MB)
[07/19 16:41:39     91s] #Total memory = 2784.04 (MB)
[07/19 16:41:39     91s] #Peak memory = 3434.57 (MB)
[07/19 16:41:39     91s] #Using multithreading with 16 threads.
[07/19 16:41:39     91s] ### Time Record (Detail Routing) is installed.
[07/19 16:41:39     91s] ### drc_pitch = 5600 (  5.6000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 7040 (  7.0400 um) top_pin_layer = 6
[07/19 16:41:39     91s] #
[07/19 16:41:39     91s] #Start Detail Routing..
[07/19 16:41:39     91s] #
[07/19 16:41:39     91s] #Start litho driven routing to prevent litho hotspot patterns.
[07/19 16:41:39     91s] #start initial detail routing ...
[07/19 16:41:39     91s] ### Design has 0 dirty nets, has valid drcs
[07/19 16:41:39     91s] #   number of violations = 0
[07/19 16:41:39     91s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2788.11 (MB), peak = 3434.57 (MB)
[07/19 16:41:39     91s] #Complete Detail Routing.
[07/19 16:41:39     91s] #Total number of nets with non-default rule or having extra spacing = 4
[07/19 16:41:39     91s] #Total wire length = 1972 um.
[07/19 16:41:39     91s] #Total half perimeter of net bounding box = 1833 um.
[07/19 16:41:39     91s] #Total wire length on LAYER li1 = 243 um.
[07/19 16:41:39     91s] #Total wire length on LAYER met1 = 897 um.
[07/19 16:41:39     91s] #Total wire length on LAYER met2 = 710 um.
[07/19 16:41:39     91s] #Total wire length on LAYER met3 = 110 um.
[07/19 16:41:39     91s] #Total wire length on LAYER met4 = 12 um.
[07/19 16:41:39     91s] #Total wire length on LAYER met5 = 0 um.
[07/19 16:41:39     91s] #Total number of vias = 436
[07/19 16:41:39     91s] #Up-Via Summary (total 436):
[07/19 16:41:39     91s] #           
[07/19 16:41:39     91s] #-----------------------
[07/19 16:41:39     91s] # li1               233
[07/19 16:41:39     91s] # met1              170
[07/19 16:41:39     91s] # met2               29
[07/19 16:41:39     91s] # met3                4
[07/19 16:41:39     91s] #-----------------------
[07/19 16:41:39     91s] #                   436 
[07/19 16:41:39     91s] #
[07/19 16:41:39     91s] #Total number of DRC violations = 0
[07/19 16:41:39     92s] ### Time Record (Detail Routing) is uninstalled.
[07/19 16:41:39     92s] #Cpu time = 00:00:00
[07/19 16:41:39     92s] #Elapsed time = 00:00:00
[07/19 16:41:39     92s] #Increased memory = 0.80 (MB)
[07/19 16:41:39     92s] #Total memory = 2784.84 (MB)
[07/19 16:41:39     92s] #Peak memory = 3434.57 (MB)
[07/19 16:41:39     92s] ### Time Record (Antenna Fixing) is installed.
[07/19 16:41:39     92s] #
[07/19 16:41:39     92s] #start routing for process antenna violation fix ...
[07/19 16:41:39     92s] ### drc_pitch = 5600 (  5.6000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 7040 (  7.0400 um) top_pin_layer = 6
[07/19 16:41:40     92s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2789.09 (MB), peak = 3434.57 (MB)
[07/19 16:41:40     92s] #
[07/19 16:41:40     92s] #Total number of nets with non-default rule or having extra spacing = 4
[07/19 16:41:40     92s] #Total wire length = 1972 um.
[07/19 16:41:40     92s] #Total half perimeter of net bounding box = 1833 um.
[07/19 16:41:40     92s] #Total wire length on LAYER li1 = 243 um.
[07/19 16:41:40     92s] #Total wire length on LAYER met1 = 897 um.
[07/19 16:41:40     92s] #Total wire length on LAYER met2 = 710 um.
[07/19 16:41:40     92s] #Total wire length on LAYER met3 = 110 um.
[07/19 16:41:40     92s] #Total wire length on LAYER met4 = 12 um.
[07/19 16:41:40     92s] #Total wire length on LAYER met5 = 0 um.
[07/19 16:41:40     92s] #Total number of vias = 436
[07/19 16:41:40     92s] #Up-Via Summary (total 436):
[07/19 16:41:40     92s] #           
[07/19 16:41:40     92s] #-----------------------
[07/19 16:41:40     92s] # li1               233
[07/19 16:41:40     92s] # met1              170
[07/19 16:41:40     92s] # met2               29
[07/19 16:41:40     92s] # met3                4
[07/19 16:41:40     92s] #-----------------------
[07/19 16:41:40     92s] #                   436 
[07/19 16:41:40     92s] #
[07/19 16:41:40     92s] #Total number of DRC violations = 0
[07/19 16:41:40     92s] #Total number of process antenna violations = 0
[07/19 16:41:40     92s] #Total number of net violated process antenna rule = 0 ant fix stage
[07/19 16:41:40     92s] #
[07/19 16:41:40     92s] #
[07/19 16:41:40     92s] #Total number of nets with non-default rule or having extra spacing = 4
[07/19 16:41:40     92s] #Total wire length = 1972 um.
[07/19 16:41:40     92s] #Total half perimeter of net bounding box = 1833 um.
[07/19 16:41:40     92s] #Total wire length on LAYER li1 = 243 um.
[07/19 16:41:40     92s] #Total wire length on LAYER met1 = 897 um.
[07/19 16:41:40     92s] #Total wire length on LAYER met2 = 710 um.
[07/19 16:41:40     92s] #Total wire length on LAYER met3 = 110 um.
[07/19 16:41:40     92s] #Total wire length on LAYER met4 = 12 um.
[07/19 16:41:40     92s] #Total wire length on LAYER met5 = 0 um.
[07/19 16:41:40     92s] #Total number of vias = 436
[07/19 16:41:40     92s] #Up-Via Summary (total 436):
[07/19 16:41:40     92s] #           
[07/19 16:41:40     92s] #-----------------------
[07/19 16:41:40     92s] # li1               233
[07/19 16:41:40     92s] # met1              170
[07/19 16:41:40     92s] # met2               29
[07/19 16:41:40     92s] # met3                4
[07/19 16:41:40     92s] #-----------------------
[07/19 16:41:40     92s] #                   436 
[07/19 16:41:40     92s] #
[07/19 16:41:40     92s] #Total number of DRC violations = 0
[07/19 16:41:40     92s] #Total number of process antenna violations = 0
[07/19 16:41:40     92s] #Total number of net violated process antenna rule = 0 ant fix stage
[07/19 16:41:40     92s] #
[07/19 16:41:40     92s] ### Time Record (Antenna Fixing) is uninstalled.
[07/19 16:41:40     92s] #detailRoute Statistics:
[07/19 16:41:40     92s] #Cpu time = 00:00:01
[07/19 16:41:40     92s] #Elapsed time = 00:00:01
[07/19 16:41:40     92s] #Increased memory = 4.68 (MB)
[07/19 16:41:40     92s] #Total memory = 2788.71 (MB)
[07/19 16:41:40     92s] #Peak memory = 3434.57 (MB)
[07/19 16:41:40     92s] #Skip updating routing design signature in db-snapshot flow
[07/19 16:41:40     92s] ### global_detail_route design signature (14): route=1774321362 flt_obj=0 vio=1905142130 shield_wire=1
[07/19 16:41:40     92s] ### Time Record (DB Export) is installed.
[07/19 16:41:40     92s] ### export design design signature (15): route=1774321362 flt_obj=0 vio=1905142130 swire=939365456 shield_wire=1 net_attr=1190786954 dirty_area=0 del_dirty_area=0 cell=576545291 placement=879982501 pin_access=1597164254 inst_pattern=1 halo=1326098706
[07/19 16:41:40     92s] ### Time Record (DB Export) is uninstalled.
[07/19 16:41:40     92s] ### Time Record (Post Callback) is installed.
[07/19 16:41:40     92s] ### Time Record (Post Callback) is uninstalled.
[07/19 16:41:40     92s] #
[07/19 16:41:40     92s] #globalDetailRoute statistics:
[07/19 16:41:40     92s] #Cpu time = 00:00:02
[07/19 16:41:40     92s] #Elapsed time = 00:00:02
[07/19 16:41:40     92s] #Increased memory = 45.25 (MB)
[07/19 16:41:40     92s] #Total memory = 2797.26 (MB)
[07/19 16:41:40     92s] #Peak memory = 3434.57 (MB)
[07/19 16:41:40     92s] #Number of warnings = 10
[07/19 16:41:40     92s] #Total number of warnings = 11
[07/19 16:41:40     92s] #Number of fails = 0
[07/19 16:41:40     92s] #Total number of fails = 0
[07/19 16:41:40     92s] #Complete globalDetailRoute on Mon Jul 19 16:41:40 2021
[07/19 16:41:40     92s] #
[07/19 16:41:40     92s] ### Time Record (globalDetailRoute) is uninstalled.
[07/19 16:41:40     92s] ### 
[07/19 16:41:40     92s] ###   Scalability Statistics
[07/19 16:41:40     92s] ### 
[07/19 16:41:40     92s] ### --------------------------------+----------------+----------------+----------------+
[07/19 16:41:40     92s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[07/19 16:41:40     92s] ### --------------------------------+----------------+----------------+----------------+
[07/19 16:41:40     92s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[07/19 16:41:40     92s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[07/19 16:41:40     92s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[07/19 16:41:40     92s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[07/19 16:41:40     92s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[07/19 16:41:40     92s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[07/19 16:41:40     92s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[07/19 16:41:40     92s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[07/19 16:41:40     92s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[07/19 16:41:40     92s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[07/19 16:41:40     92s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[07/19 16:41:40     92s] ###   Entire Command                |        00:00:02|        00:00:02|             1.0|
[07/19 16:41:40     92s] ### --------------------------------+----------------+----------------+----------------+
[07/19 16:41:40     92s] ### 
[07/19 16:41:40     92s] *** EcoRoute #1 [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:01:32.4/0:01:43.0 (0.9), mem = 2913.9M
[07/19 16:41:40     92s] 
[07/19 16:41:40     92s] =============================================================================================
[07/19 16:41:40     92s]  Step TAT Report for EcoRoute #1                                                20.13-s083_1
[07/19 16:41:40     92s] =============================================================================================
[07/19 16:41:40     92s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 16:41:40     92s] ---------------------------------------------------------------------------------------------
[07/19 16:41:40     92s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:41:40     92s] [ DetailRoute            ]      1   0:00:00.4  (  18.9 % )     0:00:00.4 /  0:00:00.3    0.9
[07/19 16:41:40     92s] [ MISC                   ]          0:00:01.7  (  81.1 % )     0:00:01.7 /  0:00:01.7    1.0
[07/19 16:41:40     92s] ---------------------------------------------------------------------------------------------
[07/19 16:41:40     92s]  EcoRoute #1 TOTAL                  0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.1    1.0
[07/19 16:41:40     92s] ---------------------------------------------------------------------------------------------
[07/19 16:41:40     92s] 
[07/19 16:41:40     92s] **optDesign ... cpu = 0:00:47, real = 0:00:47, mem = 2796.5M, totSessionCpu=0:01:32 **
[07/19 16:41:40     92s] -routeWithEco false                       # bool, default=false
[07/19 16:41:40     92s] -routeSelectedNetOnly false               # bool, default=false
[07/19 16:41:40     92s] -routeWithTimingDriven false              # bool, default=false, user setting
[07/19 16:41:40     92s] -routeWithSiDriven false                  # bool, default=false
[07/19 16:41:40     92s] New Signature Flow (restoreNanoRouteOptions) ....
[07/19 16:41:40     92s] Extraction called for design 'sar_adc_controller' of instances=200 and nets=102 using extraction engine 'postRoute' at effort level 'low' .
[07/19 16:41:40     92s] PostRoute (effortLevel low) RC Extraction called for design sar_adc_controller.
[07/19 16:41:40     92s] RC Extraction called in multi-corner(1) mode.
[07/19 16:41:40     92s] Process corner(s) are loaded.
[07/19 16:41:40     92s]  Corner: typical
[07/19 16:41:40     92s] extractDetailRC Option : -outfile /tmp/innovus_temp_3648_caddy13_nhpoole_B5XrML/sar_adc_controller_3648_hgM6mL.rcdb.d -maxResLength 200  -extended
[07/19 16:41:40     92s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[07/19 16:41:40     92s]       RC Corner Indexes            0   
[07/19 16:41:40     92s] Capacitance Scaling Factor   : 1.00000 
[07/19 16:41:40     92s] Coupling Cap. Scaling Factor : 1.00000 
[07/19 16:41:40     92s] Resistance Scaling Factor    : 1.00000 
[07/19 16:41:40     92s] Clock Cap. Scaling Factor    : 1.00000 
[07/19 16:41:40     92s] Clock Res. Scaling Factor    : 1.00000 
[07/19 16:41:40     92s] Shrink Factor                : 1.00000
[07/19 16:41:40     92s] LayerId::1 widthSet size::4
[07/19 16:41:40     92s] LayerId::2 widthSet size::4
[07/19 16:41:40     92s] LayerId::3 widthSet size::5
[07/19 16:41:40     92s] LayerId::4 widthSet size::4
[07/19 16:41:40     92s] LayerId::5 widthSet size::5
[07/19 16:41:40     92s] LayerId::6 widthSet size::2
[07/19 16:41:40     92s] Initializing multi-corner capacitance tables ... 
[07/19 16:41:40     92s] Initializing multi-corner resistance tables ...
[07/19 16:41:40     92s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.297384 ; uaWl: 1.000000 ; uaWlH: 0.018492 ; aWlH: 0.000000 ; Pmax: 0.817200 ; wcR: 0.396600 ; newSi: 0.074300 ; pMod: 83 ; 
[07/19 16:41:40     92s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2913.9M)
[07/19 16:41:41     92s] Creating parasitic data file '/tmp/innovus_temp_3648_caddy13_nhpoole_B5XrML/sar_adc_controller_3648_hgM6mL.rcdb.d' for storing RC.
[07/19 16:41:41     92s] Extracted 10.2222% (CPU Time= 0:00:00.1  MEM= 2925.9M)
[07/19 16:41:41     92s] Extracted 20.2963% (CPU Time= 0:00:00.1  MEM= 2925.9M)
[07/19 16:41:41     92s] Extracted 30.2222% (CPU Time= 0:00:00.1  MEM= 2925.9M)
[07/19 16:41:41     92s] Extracted 40.2963% (CPU Time= 0:00:00.1  MEM= 2925.9M)
[07/19 16:41:41     92s] Extracted 50.2222% (CPU Time= 0:00:00.1  MEM= 2925.9M)
[07/19 16:41:41     92s] Extracted 60.2963% (CPU Time= 0:00:00.1  MEM= 2925.9M)
[07/19 16:41:41     92s] Extracted 70.2222% (CPU Time= 0:00:00.1  MEM= 2925.9M)
[07/19 16:41:41     92s] Extracted 80.2963% (CPU Time= 0:00:00.1  MEM= 2925.9M)
[07/19 16:41:41     92s] Extracted 90.2222% (CPU Time= 0:00:00.1  MEM= 2925.9M)
[07/19 16:41:41     92s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 2925.9M)
[07/19 16:41:41     92s] Number of Extracted Resistors     : 1151
[07/19 16:41:41     92s] Number of Extracted Ground Cap.   : 1200
[07/19 16:41:41     92s] Number of Extracted Coupling Cap. : 1432
[07/19 16:41:41     92s] Opening parasitic data file '/tmp/innovus_temp_3648_caddy13_nhpoole_B5XrML/sar_adc_controller_3648_hgM6mL.rcdb.d' for reading (mem: 2933.941M)
[07/19 16:41:41     92s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[07/19 16:41:41     92s]  Corner: typical
[07/19 16:41:41     92s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2933.9M)
[07/19 16:41:41     92s] Creating parasitic data file '/tmp/innovus_temp_3648_caddy13_nhpoole_B5XrML/sar_adc_controller_3648_hgM6mL.rcdb_Filter.rcdb.d' for storing RC.
[07/19 16:41:43     92s] Closing parasitic data file '/tmp/innovus_temp_3648_caddy13_nhpoole_B5XrML/sar_adc_controller_3648_hgM6mL.rcdb.d': 91 access done (mem: 2941.941M)
[07/19 16:41:43     92s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2941.941M)
[07/19 16:41:43     92s] Opening parasitic data file '/tmp/innovus_temp_3648_caddy13_nhpoole_B5XrML/sar_adc_controller_3648_hgM6mL.rcdb.d' for reading (mem: 2941.941M)
[07/19 16:41:43     92s] processing rcdb (/tmp/innovus_temp_3648_caddy13_nhpoole_B5XrML/sar_adc_controller_3648_hgM6mL.rcdb.d) for hinst (top) of cell (sar_adc_controller);
[07/19 16:41:46     95s] Closing parasitic data file '/tmp/innovus_temp_3648_caddy13_nhpoole_B5XrML/sar_adc_controller_3648_hgM6mL.rcdb.d': 0 access done (mem: 2941.941M)
[07/19 16:41:46     95s] Lumped Parasitic Loading Completed (total cpu=0:00:02.4, real=0:00:03.0, current mem=2941.941M)
[07/19 16:41:46     95s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.6  Real Time: 0:00:06.0  MEM: 2941.941M)
[07/19 16:41:46     95s] **optDesign ... cpu = 0:00:49, real = 0:00:53, mem = 2654.7M, totSessionCpu=0:01:35 **
[07/19 16:41:46     95s] Starting delay calculation for Setup views
[07/19 16:41:46     95s] Starting SI iteration 1 using Infinite Timing Windows
[07/19 16:41:46     95s] #################################################################################
[07/19 16:41:46     95s] # Design Stage: PostRoute
[07/19 16:41:46     95s] # Design Name: sar_adc_controller
[07/19 16:41:46     95s] # Design Mode: 130nm
[07/19 16:41:46     95s] # Analysis Mode: MMMC OCV 
[07/19 16:41:46     95s] # Parasitics Mode: SPEF/RCDB 
[07/19 16:41:46     95s] # Signoff Settings: SI On 
[07/19 16:41:46     95s] #################################################################################
[07/19 16:41:46     95s] Topological Sorting (REAL = 0:00:00.0, MEM = 2919.5M, InitMEM = 2919.5M)
[07/19 16:41:46     95s] Setting infinite Tws ...
[07/19 16:41:46     95s] First Iteration Infinite Tw... 
[07/19 16:41:46     95s] Calculate early delays in OCV mode...
[07/19 16:41:46     95s] Calculate late delays in OCV mode...
[07/19 16:41:46     95s] Start delay calculation (fullDC) (16 T). (MEM=2919.5)
[07/19 16:41:46     95s] *** Calculating scaling factor for libs_typical libraries using the default operating condition of each library.
[07/19 16:41:46     95s] LayerId::1 widthSet size::4
[07/19 16:41:46     95s] LayerId::2 widthSet size::4
[07/19 16:41:46     95s] LayerId::3 widthSet size::5
[07/19 16:41:46     95s] LayerId::4 widthSet size::4
[07/19 16:41:46     95s] LayerId::5 widthSet size::5
[07/19 16:41:46     95s] LayerId::6 widthSet size::2
[07/19 16:41:46     95s] Initializing multi-corner capacitance tables ... 
[07/19 16:41:46     95s] Initializing multi-corner resistance tables ...
[07/19 16:41:46     95s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.297384 ; uaWl: 1.000000 ; uaWlH: 0.018492 ; aWlH: 0.000000 ; Pmax: 0.817200 ; wcR: 0.396600 ; newSi: 0.074300 ; pMod: 83 ; 
[07/19 16:41:46     95s] End AAE Lib Interpolated Model. (MEM=2931.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:41:46     95s] Opening parasitic data file '/tmp/innovus_temp_3648_caddy13_nhpoole_B5XrML/sar_adc_controller_3648_hgM6mL.rcdb.d' for reading (mem: 2931.105M)
[07/19 16:41:46     95s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2931.1M)
[07/19 16:41:46     95s] AAE_INFO: 16 threads acquired from CTE.
[07/19 16:41:46     96s] Total number of fetched objects 93
[07/19 16:41:46     96s] AAE_INFO-618: Total number of nets in the design is 102,  90.2 percent of the nets selected for SI analysis
[07/19 16:41:46     96s] Total number of fetched objects 93
[07/19 16:41:46     96s] AAE_INFO-618: Total number of nets in the design is 102,  90.2 percent of the nets selected for SI analysis
[07/19 16:41:46     96s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:41:46     96s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:41:46     96s] End delay calculation. (MEM=3569.71 CPU=0:00:00.4 REAL=0:00:00.0)
[07/19 16:41:46     96s] End delay calculation (fullDC). (MEM=3569.71 CPU=0:00:00.5 REAL=0:00:00.0)
[07/19 16:41:46     96s] *** CDM Built up (cpu=0:00:00.9  real=0:00:00.0  mem= 3569.7M) ***
[07/19 16:41:46     96s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3537.7M)
[07/19 16:41:46     96s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/19 16:41:46     96s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3569.7M)
[07/19 16:41:46     96s] Starting SI iteration 2
[07/19 16:41:47     96s] Calculate early delays in OCV mode...
[07/19 16:41:47     96s] Calculate late delays in OCV mode...
[07/19 16:41:47     96s] Start delay calculation (fullDC) (16 T). (MEM=3005.82)
[07/19 16:41:47     96s] End AAE Lib Interpolated Model. (MEM=3005.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:41:47     96s] Glitch Analysis: View analysis_default -- Total Number of Nets Skipped = 0. 
[07/19 16:41:47     96s] Glitch Analysis: View analysis_default -- Total Number of Nets Analyzed = 0. 
[07/19 16:41:47     96s] Total number of fetched objects 93
[07/19 16:41:47     96s] AAE_INFO-618: Total number of nets in the design is 102,  2.9 percent of the nets selected for SI analysis
[07/19 16:41:47     96s] Total number of fetched objects 93
[07/19 16:41:47     96s] AAE_INFO-618: Total number of nets in the design is 102,  3.9 percent of the nets selected for SI analysis
[07/19 16:41:47     96s] End delay calculation. (MEM=3648.44 CPU=0:00:00.2 REAL=0:00:00.0)
[07/19 16:41:47     96s] End delay calculation (fullDC). (MEM=3648.44 CPU=0:00:00.2 REAL=0:00:00.0)
[07/19 16:41:47     96s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3648.4M) ***
[07/19 16:41:47     97s] *** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:01.0 totSessionCpu=0:01:37 mem=3614.4M)
[07/19 16:41:47     97s] End AAE Lib Interpolated Model. (MEM=3614.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:41:47     97s] ** Profile ** Start :  cpu=0:00:00.0, mem=3614.4M
[07/19 16:41:47     97s] All LLGs are deleted
[07/19 16:41:47     97s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3614.4M
[07/19 16:41:47     97s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:3614.4M
[07/19 16:41:47     97s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3614.4M
[07/19 16:41:47     97s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3614.4M
[07/19 16:41:47     97s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3614.4M
[07/19 16:41:47     97s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.030, REAL:0.014, MEM:3646.4M
[07/19 16:41:47     97s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3646.4M
[07/19 16:41:47     97s] Process 78 wires and vias for routing blockage analysis
[07/19 16:41:47     97s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.020, REAL:0.014, MEM:3646.4M
[07/19 16:41:47     97s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.042, MEM:3646.4M
[07/19 16:41:47     97s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.043, MEM:3646.4M
[07/19 16:41:47     97s] ** Profile ** Other data :  cpu=0:00:00.1, mem=3646.4M
[07/19 16:41:47     97s] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=3648.4M
[07/19 16:41:47     97s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=3645.0M
[07/19 16:41:47     97s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default | In2Out  | In2Reg  |1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  9.278  |  0.000  |   N/A   |  9.278  | 18.915  | 19.196  | 18.638  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |    0    |    0    |    0    |
|          All Paths:|   31    |    0    |   N/A   |   21    |    1    |   10    |   20    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.702%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3645.0M
[07/19 16:41:47     97s] **optDesign ... cpu = 0:00:52, real = 0:00:54, mem = 2883.3M, totSessionCpu=0:01:38 **
[07/19 16:41:47     97s] Executing marking Critical Nets1
[07/19 16:41:47     97s] **INFO: flowCheckPoint #7 OptimizationRecovery
[07/19 16:41:47     97s] *** Timing Is met
[07/19 16:41:47     97s] *** Check timing (0:00:00.0)
[07/19 16:41:47     97s] Running postRoute recovery in postEcoRoute mode
[07/19 16:41:47     97s] **optDesign ... cpu = 0:00:52, real = 0:00:54, mem = 2883.3M, totSessionCpu=0:01:38 **
[07/19 16:41:47     97s]   Timing/DRV Snapshot: (TGT)
[07/19 16:41:47     97s]      Weighted WNS: 0.000
[07/19 16:41:47     97s]       All  PG WNS: 0.000
[07/19 16:41:47     97s]       High PG WNS: 0.000
[07/19 16:41:47     97s]       All  PG TNS: 0.000
[07/19 16:41:47     97s]       High PG TNS: 0.000
[07/19 16:41:47     97s]       Low  PG TNS: 0.000
[07/19 16:41:47     97s]          Tran DRV: 0 (0)
[07/19 16:41:47     97s]           Cap DRV: 0 (0)
[07/19 16:41:47     97s]        Fanout DRV: 0 (0)
[07/19 16:41:47     97s]            Glitch: 0 (0)
[07/19 16:41:47     97s]    Category Slack: { [L, 9.278] [H, 18.638] }
[07/19 16:41:47     97s] 
[07/19 16:41:47     97s] Checking setup slack degradation ...
[07/19 16:41:47     97s] 
[07/19 16:41:47     97s] Recovery Manager:
[07/19 16:41:47     97s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[07/19 16:41:47     97s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[07/19 16:41:47     97s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[07/19 16:41:47     97s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[07/19 16:41:47     97s] 
[07/19 16:41:47     97s] Checking DRV degradation...
[07/19 16:41:47     97s] 
[07/19 16:41:47     97s] Recovery Manager:
[07/19 16:41:47     97s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[07/19 16:41:47     97s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[07/19 16:41:47     97s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[07/19 16:41:47     97s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[07/19 16:41:47     97s] 
[07/19 16:41:47     97s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[07/19 16:41:47     97s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3038.96M, totSessionCpu=0:01:38).
[07/19 16:41:47     97s] **optDesign ... cpu = 0:00:52, real = 0:00:54, mem = 2883.7M, totSessionCpu=0:01:38 **
[07/19 16:41:47     97s] 
[07/19 16:41:47     97s] Latch borrow mode reset to max_borrow
[07/19 16:41:47     97s] **INFO: flowCheckPoint #8 FinalSummary
[07/19 16:41:47     97s] <optDesign CMD> Restore Using all VT Cells
[07/19 16:41:47     97s] cleaningup cpe interface
[07/19 16:41:47     97s] Reported timing to dir reports
[07/19 16:41:47     97s] **optDesign ... cpu = 0:00:52, real = 0:00:54, mem = 2882.1M, totSessionCpu=0:01:38 **
[07/19 16:41:47     97s] ** Profile ** Start :  cpu=0:00:00.0, mem=3012.4M
[07/19 16:41:47     97s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3012.5M
[07/19 16:41:47     97s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:3012.5M
[07/19 16:41:47     97s] ** Profile ** Other data :  cpu=0:00:00.0, mem=3012.5M
[07/19 16:41:47     97s] Running 'saveTimingGraph -compress -file /tmp/innovus_temp_3648_caddy13_nhpoole_B5XrML/opt_timing_graph_BTyD2d/timingGraph.tgz -dir /tmp/innovus_temp_3648_caddy13_nhpoole_B5XrML/opt_timing_graph_BTyD2d -prefix timingGraph'
[07/19 16:41:48     98s] Done saveTimingGraph
[07/19 16:41:48     99s] Starting delay calculation for Hold views
[07/19 16:41:48     99s] Starting SI iteration 1 using Infinite Timing Windows
[07/19 16:41:48     99s] #################################################################################
[07/19 16:41:48     99s] # Design Stage: PostRoute
[07/19 16:41:48     99s] # Design Name: sar_adc_controller
[07/19 16:41:48     99s] # Design Mode: 130nm
[07/19 16:41:48     99s] # Analysis Mode: MMMC OCV 
[07/19 16:41:48     99s] # Parasitics Mode: SPEF/RCDB 
[07/19 16:41:48     99s] # Signoff Settings: SI On 
[07/19 16:41:48     99s] #################################################################################
[07/19 16:41:48     99s] Topological Sorting (REAL = 0:00:00.0, MEM = 3483.6M, InitMEM = 3483.6M)
[07/19 16:41:48     99s] Setting infinite Tws ...
[07/19 16:41:48     99s] First Iteration Infinite Tw... 
[07/19 16:41:48     99s] Calculate late delays in OCV mode...
[07/19 16:41:48     99s] Calculate early delays in OCV mode...
[07/19 16:41:48     99s] Start delay calculation (fullDC) (16 T). (MEM=3483.64)
[07/19 16:41:48     99s] *** Calculating scaling factor for libs_bc libraries using the default operating condition of each library.
[07/19 16:41:48     99s] End AAE Lib Interpolated Model. (MEM=3495.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:41:49     99s] Total number of fetched objects 93
[07/19 16:41:49     99s] AAE_INFO-618: Total number of nets in the design is 102,  90.2 percent of the nets selected for SI analysis
[07/19 16:41:49     99s] Total number of fetched objects 93
[07/19 16:41:49     99s] AAE_INFO-618: Total number of nets in the design is 102,  90.2 percent of the nets selected for SI analysis
[07/19 16:41:49     99s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:41:49     99s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:41:49     99s] End delay calculation. (MEM=3673.88 CPU=0:00:00.3 REAL=0:00:00.0)
[07/19 16:41:49     99s] End delay calculation (fullDC). (MEM=3673.88 CPU=0:00:00.4 REAL=0:00:01.0)
[07/19 16:41:49     99s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 3673.9M) ***
[07/19 16:41:49    100s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3641.9M)
[07/19 16:41:49    100s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/19 16:41:49    100s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3673.9M)
[07/19 16:41:49    100s] Starting SI iteration 2
[07/19 16:41:49    100s] Calculate late delays in OCV mode...
[07/19 16:41:49    100s] Calculate early delays in OCV mode...
[07/19 16:41:49    100s] Start delay calculation (fullDC) (16 T). (MEM=3100)
[07/19 16:41:49    100s] End AAE Lib Interpolated Model. (MEM=3100 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:41:49    100s] Glitch Analysis: View analysis_default -- Total Number of Nets Skipped = 0. 
[07/19 16:41:49    100s] Glitch Analysis: View analysis_default -- Total Number of Nets Analyzed = 0. 
[07/19 16:41:49    100s] Total number of fetched objects 93
[07/19 16:41:49    100s] AAE_INFO-618: Total number of nets in the design is 102,  2.0 percent of the nets selected for SI analysis
[07/19 16:41:49    100s] Total number of fetched objects 93
[07/19 16:41:49    100s] AAE_INFO-618: Total number of nets in the design is 102,  1.0 percent of the nets selected for SI analysis
[07/19 16:41:49    100s] End delay calculation. (MEM=3727.63 CPU=0:00:00.2 REAL=0:00:00.0)
[07/19 16:41:49    100s] End delay calculation (fullDC). (MEM=3727.63 CPU=0:00:00.2 REAL=0:00:00.0)
[07/19 16:41:49    100s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3727.6M) ***
[07/19 16:41:49    100s] *** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:01.0 totSessionCpu=0:01:41 mem=3693.6M)
[07/19 16:41:49    100s] ** Profile ** Overall slacks :  cpu=0:00:02.7, mem=3695.6M
[07/19 16:41:49    100s] ** Profile ** Total reports :  cpu=0:00:00.1, mem=3092.6M
[07/19 16:41:50    101s] Running 'restoreTimingGraph -file /tmp/innovus_temp_3648_caddy13_nhpoole_B5XrML/opt_timing_graph_BTyD2d/timingGraph.tgz -dir /tmp/innovus_temp_3648_caddy13_nhpoole_B5XrML/opt_timing_graph_BTyD2d -prefix timingGraph'
[07/19 16:41:51    102s] Done restoreTimingGraph
[07/19 16:41:51    102s] ** Profile ** Overall slacks :  cpu=0:00:01.5, mem=3669.7M
[07/19 16:41:51    102s] ** Profile ** Total reports :  cpu=0:00:00.1, mem=3158.7M
[07/19 16:41:51    102s] Using report_power -leakage to report leakage power.
[07/19 16:41:51    102s] 
[07/19 16:41:51    102s] Begin Power Analysis
[07/19 16:41:51    102s] 
[07/19 16:41:51    102s]              0V	    VSSE
[07/19 16:41:51    102s]              0V	    VSSPST
[07/19 16:41:51    102s]              0V	    VPW
[07/19 16:41:51    102s]              0V	    VSS
[07/19 16:41:51    102s]              0V	    VDDPE
[07/19 16:41:51    102s]              0V	    VDDCE
[07/19 16:41:51    102s]              0V	    POC
[07/19 16:41:51    102s]              0V	    VDDPST
[07/19 16:41:51    102s]              0V	    VNW
[07/19 16:41:51    102s]            1.8V	    VDD
[07/19 16:41:51    102s] Begin Processing Timing Library for Power Calculation
[07/19 16:41:51    102s] 
[07/19 16:41:51    102s] Begin Processing Timing Library for Power Calculation
[07/19 16:41:51    102s] 
[07/19 16:41:51    102s] 
[07/19 16:41:51    102s] 
[07/19 16:41:51    102s] Begin Processing Power Net/Grid for Power Calculation
[07/19 16:41:51    102s] 
[07/19 16:41:51    102s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3011.49MB/4339.53MB/3011.49MB)
[07/19 16:41:51    102s] 
[07/19 16:41:51    102s] Begin Processing Timing Window Data for Power Calculation
[07/19 16:41:51    102s] 
[07/19 16:41:51    102s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3011.49MB/4339.53MB/3011.49MB)
[07/19 16:41:51    102s] 
[07/19 16:41:51    102s] Begin Processing User Attributes
[07/19 16:41:51    102s] 
[07/19 16:41:51    102s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3011.49MB/4339.53MB/3011.49MB)
[07/19 16:41:51    102s] 
[07/19 16:41:51    102s] Begin Processing Signal Activity
[07/19 16:41:51    102s] 
[07/19 16:41:51    102s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3011.50MB/4339.53MB/3011.50MB)
[07/19 16:41:51    102s] 
[07/19 16:41:51    102s] Begin Power Computation
[07/19 16:41:51    102s] 
[07/19 16:41:51    102s]       ----------------------------------------------------------
[07/19 16:41:51    102s]       # of cell(s) missing both power/leakage table: 0
[07/19 16:41:51    102s]       # of cell(s) missing power table: 1
[07/19 16:41:51    102s]       # of cell(s) missing leakage table: 0
[07/19 16:41:51    102s]       # of MSMV cell(s) missing power_level: 0
[07/19 16:41:51    102s]       ----------------------------------------------------------
[07/19 16:41:51    102s] CellName                                  Missing Table(s)
[07/19 16:41:51    102s] sky130_fd_sc_hd__conb_1                   internal power, 
[07/19 16:41:51    102s] 
[07/19 16:41:51    102s] 
[07/19 16:41:52    102s] Ended Power Computation: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=3602.58MB/4933.54MB/3602.58MB)
[07/19 16:41:52    102s] 
[07/19 16:41:52    102s] Begin Processing User Attributes
[07/19 16:41:52    102s] 
[07/19 16:41:52    102s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3602.58MB/4933.54MB/3602.58MB)
[07/19 16:41:52    102s] 
[07/19 16:41:52    102s] Ended Power Analysis: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=3602.58MB/4933.54MB/3602.58MB)
[07/19 16:41:52    102s] 
[07/19 16:41:52    102s] *



[07/19 16:41:52    102s] Total Power
[07/19 16:41:52    102s] -----------------------------------------------------------------------------------------
[07/19 16:41:52    102s] Total Leakage Power:         0.00000031
[07/19 16:41:52    102s] -----------------------------------------------------------------------------------------
[07/19 16:41:52    102s] Processing average sequential pin duty cycle 
[07/19 16:41:52    103s] ** Profile ** DRVs :  cpu=0:00:00.7, mem=3771.2M
[07/19 16:41:52    103s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 analysis_default 
Hold views included:
 analysis_default

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default | In2Out  | In2Reg  |1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  9.278  |  0.000  |   N/A   |  9.278  | 18.915  | 19.196  | 18.638  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |    0    |    0    |    0    |
|          All Paths:|   31    |    0    |   N/A   |   21    |    1    |   10    |   20    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | default | In2Out  | In2Reg  |1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.199  |  0.000  |   N/A   | 10.136  |  0.489  |  0.199  |  0.333  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |    0    |    0    |    0    |
|          All Paths:|   31    |    0    |   N/A   |   21    |    1    |   10    |   20    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.702%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.1, mem=3771.2M
[07/19 16:41:52    103s] *** Final Summary (holdfix) CPU=0:00:05.2, REAL=0:00:05.0, MEM=3771.2M
[07/19 16:41:52    103s] **optDesign ... cpu = 0:00:57, real = 0:00:59, mem = 3602.2M, totSessionCpu=0:01:43 **
[07/19 16:41:52    103s]  ReSet Options after AAE Based Opt flow 
[07/19 16:41:52    103s] Opt: RC extraction mode changed to 'detail'
[07/19 16:41:52    103s] *** Finished optDesign ***
[07/19 16:41:52    103s] cleaningup cpe interface
[07/19 16:41:52    103s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:41:52    103s] UM:*                                       0.000 ns          9.278 ns  final
[07/19 16:41:52    103s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3771.2M
[07/19 16:41:52    103s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.013, MEM:3771.2M
[07/19 16:41:52    103s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3771.2M
[07/19 16:41:52    103s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3771.2M
[07/19 16:41:52    103s] ------------------------------------------------------------
[07/19 16:41:52    103s] 	Current design flip-flop statistics
[07/19 16:41:52    103s] 
[07/19 16:41:52    103s] Single-Bit FF Count  :           20
[07/19 16:41:52    103s] Multi-Bit FF Count   :            0
[07/19 16:41:52    103s] Total Bit Count      :           20
[07/19 16:41:52    103s] Total FF Count       :           20
[07/19 16:41:52    103s] Bits Per Flop        :        1.000
[07/19 16:41:52    103s] ------------------------------------------------------------
[07/19 16:41:52    103s] OPERPROF: Starting HotSpotCal at level 1, MEM:3771.2M
[07/19 16:41:52    103s] [hotspot] +------------+---------------+---------------+
[07/19 16:41:52    103s] [hotspot] |            |   max hotspot | total hotspot |
[07/19 16:41:52    103s] [hotspot] +------------+---------------+---------------+
[07/19 16:41:52    103s] [hotspot] | normalized |          0.00 |          0.00 |
[07/19 16:41:52    103s] [hotspot] +------------+---------------+---------------+
[07/19 16:41:52    103s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/19 16:41:52    103s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/19 16:41:52    103s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.017, MEM:3772.6M
[07/19 16:41:52    103s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:41:52    103s] UM:          57.77             59                                      opt_design_postroute
[07/19 16:41:52    103s] cleaningup cpe interface
[07/19 16:41:52    103s] Info: pop threads available for lower-level modules during optimization.
[07/19 16:41:52    103s] Deleting Lib Analyzer.
[07/19 16:41:52    103s] Info: Destroy the CCOpt slew target map.
[07/19 16:41:52    103s] clean pInstBBox. size 0
[07/19 16:41:52    103s] All LLGs are deleted
[07/19 16:41:52    103s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3773.7M
[07/19 16:41:52    103s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3773.7M
[07/19 16:41:52    103s] *** optDesign #1 [finish] : cpu/real = 0:00:57.7/0:00:59.0 (1.0), totSession cpu/real = 0:01:43.6/0:01:55.5 (0.9), mem = 3773.7M
[07/19 16:41:52    103s] 
[07/19 16:41:52    103s] =============================================================================================
[07/19 16:41:52    103s]  Final TAT Report for optDesign #1                                              20.13-s083_1
[07/19 16:41:52    103s] =============================================================================================
[07/19 16:41:52    103s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 16:41:52    103s] ---------------------------------------------------------------------------------------------
[07/19 16:41:52    103s] [ InitOpt                ]      1   0:00:03.8  (   6.5 % )     0:00:03.9 /  0:00:04.1    1.0
[07/19 16:41:52    103s] [ DrvOpt                 ]      1   0:00:08.7  (  14.7 % )     0:00:08.7 /  0:00:08.8    1.0
[07/19 16:41:52    103s] [ HoldOpt                ]      1   0:00:03.0  (   5.1 % )     0:00:03.0 /  0:00:03.0    1.0
[07/19 16:41:52    103s] [ ClockDrv               ]      1   0:00:01.5  (   2.6 % )     0:00:01.5 /  0:00:01.7    1.1
[07/19 16:41:52    103s] [ PowerOpt               ]      1   0:00:01.7  (   3.0 % )     0:00:01.7 /  0:00:01.8    1.0
[07/19 16:41:52    103s] [ ViewPruning            ]     22   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[07/19 16:41:52    103s] [ CheckPlace             ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.6
[07/19 16:41:52    103s] [ RefinePlace            ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[07/19 16:41:52    103s] [ LayerAssignment        ]      2   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.1    0.9
[07/19 16:41:52    103s] [ AddFiller              ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.2    1.4
[07/19 16:41:52    103s] [ EcoRoute               ]      1   0:00:02.1  (   3.5 % )     0:00:02.1 /  0:00:02.1    1.0
[07/19 16:41:52    103s] [ ExtractRC              ]      2   0:00:11.3  (  19.1 % )     0:00:11.3 /  0:00:05.4    0.5
[07/19 16:41:52    103s] [ TimingUpdate           ]     21   0:00:00.8  (   1.4 % )     0:00:05.7 /  0:00:09.0    1.6
[07/19 16:41:52    103s] [ FullDelayCalc          ]      5   0:00:04.8  (   8.2 % )     0:00:04.8 /  0:00:07.2    1.5
[07/19 16:41:52    103s] [ BuildHoldData          ]      2   0:00:03.4  (   5.8 % )     0:00:06.9 /  0:00:08.7    1.3
[07/19 16:41:52    103s] [ OptSummaryReport       ]      7   0:00:02.6  (   4.4 % )     0:00:05.3 /  0:00:06.1    1.2
[07/19 16:41:52    103s] [ TimingReport           ]      9   0:00:00.4  (   0.6 % )     0:00:00.4 /  0:00:00.5    1.4
[07/19 16:41:52    103s] [ DrvReport              ]     12   0:00:00.4  (   0.7 % )     0:00:00.4 /  0:00:00.5    1.2
[07/19 16:41:52    103s] [ PowerReport            ]      3   0:00:00.8  (   1.3 % )     0:00:00.8 /  0:00:00.8    1.0
[07/19 16:41:52    103s] [ GenerateReports        ]      2   0:00:00.4  (   0.7 % )     0:00:00.4 /  0:00:00.3    0.6
[07/19 16:41:52    103s] [ PropagateActivity      ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    1.0
[07/19 16:41:52    103s] [ SlackTraversorInit     ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:41:52    103s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[07/19 16:41:52    103s] [ LibAnalyzerInit        ]      4   0:00:11.2  (  18.9 % )     0:00:11.2 /  0:00:11.2    1.0
[07/19 16:41:52    103s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:41:52    103s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:41:52    103s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:41:52    103s] [ MISC                   ]          0:00:01.5  (   2.5 % )     0:00:01.5 /  0:00:01.5    1.1
[07/19 16:41:52    103s] ---------------------------------------------------------------------------------------------
[07/19 16:41:52    103s]  optDesign #1 TOTAL                 0:00:59.0  ( 100.0 % )     0:00:59.0 /  0:00:57.7    1.0
[07/19 16:41:52    103s] ---------------------------------------------------------------------------------------------
[07/19 16:41:52    103s] 
[07/19 16:41:52    103s] 
[07/19 16:41:52    103s] TimeStamp Deleting Cell Server Begin ...
[07/19 16:41:52    103s] 
[07/19 16:41:52    103s] TimeStamp Deleting Cell Server End ...
[07/19 16:41:52    103s] # puts "<FF> Plugin -> post_postroute_tcl"
# um::pop_snapshot_stack
<CMD> um::pop_snapshot_stack
[07/19 16:41:52    103s] # create_snapshot -name postroute -categories design
OPERPROF: Starting spInitSiteArr at level 1, MEM:3773.7M
[07/19 16:41:52    103s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3773.7M
[07/19 16:41:52    103s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3773.7M
[07/19 16:41:52    103s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.016, MEM:3773.7M
[07/19 16:41:52    103s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3773.7M
[07/19 16:41:52    103s] Process 78 wires and vias for routing blockage analysis
[07/19 16:41:52    103s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.040, REAL:0.015, MEM:3773.7M
[07/19 16:41:52    103s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.045, MEM:3773.7M
[07/19 16:41:52    103s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.045, MEM:3773.7M
[07/19 16:41:52    103s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3773.7M
[07/19 16:41:52    103s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:3773.7M
[07/19 16:41:52    103s] <CMD> reportMultiBitFFs -statistics
[07/19 16:41:52    103s] ------------------------------------------------------------
[07/19 16:41:52    103s] 	Current design flip-flop statistics
[07/19 16:41:52    103s] 
[07/19 16:41:52    103s] Single-Bit FF Count  :           20
[07/19 16:41:52    103s] Multi-Bit FF Count   :            0
[07/19 16:41:52    103s] Total Bit Count      :           20
[07/19 16:41:52    103s] Total FF Count       :           20
[07/19 16:41:52    103s] Bits Per Flop        :        1.000
[07/19 16:41:52    103s] ------------------------------------------------------------
[07/19 16:41:52    103s] <CMD> reportCongestion -hotspot
[07/19 16:41:52    103s] OPERPROF: Starting HotSpotCal at level 1, MEM:3773.7M
[07/19 16:41:52    103s] [hotspot] +------------+---------------+---------------+
[07/19 16:41:52    103s] [hotspot] |            |   max hotspot | total hotspot |
[07/19 16:41:52    103s] [hotspot] +------------+---------------+---------------+
[07/19 16:41:52    103s] [hotspot] | normalized |          0.00 |          0.00 |
[07/19 16:41:52    103s] [hotspot] +------------+---------------+---------------+
[07/19 16:41:52    103s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/19 16:41:52    103s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/19 16:41:52    103s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.016, MEM:3773.7M
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 41c7849f-cac1-47fc-9507-4fb8875db562 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 41c7849f-cac1-47fc-9507-4fb8875db562 clock.PostConditioning.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 41c7849f-cac1-47fc-9507-4fb8875db562 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 41c7849f-cac1-47fc-9507-4fb8875db562 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 41c7849f-cac1-47fc-9507-4fb8875db562 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 41c7849f-cac1-47fc-9507-4fb8875db562 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 41c7849f-cac1-47fc-9507-4fb8875db562 clock.Construction.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 41c7849f-cac1-47fc-9507-4fb8875db562 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid fdd2fc99-7c8f-4ee8-921e-c5e8245a4155 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid fdd2fc99-7c8f-4ee8-921e-c5e8245a4155 clock.PostConditioning.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid fdd2fc99-7c8f-4ee8-921e-c5e8245a4155 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid fdd2fc99-7c8f-4ee8-921e-c5e8245a4155 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid fdd2fc99-7c8f-4ee8-921e-c5e8245a4155 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid fdd2fc99-7c8f-4ee8-921e-c5e8245a4155 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid fdd2fc99-7c8f-4ee8-921e-c5e8245a4155 clock.Construction.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid fdd2fc99-7c8f-4ee8-921e-c5e8245a4155 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 6922154e-dea0-4fa1-9d38-ae587c2ba8ba clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 6922154e-dea0-4fa1-9d38-ae587c2ba8ba clock.PostConditioning.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 6922154e-dea0-4fa1-9d38-ae587c2ba8ba clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 6922154e-dea0-4fa1-9d38-ae587c2ba8ba clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 6922154e-dea0-4fa1-9d38-ae587c2ba8ba clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 6922154e-dea0-4fa1-9d38-ae587c2ba8ba clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 6922154e-dea0-4fa1-9d38-ae587c2ba8ba clock.Construction.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 6922154e-dea0-4fa1-9d38-ae587c2ba8ba clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 8aa376ba-4b20-48ba-beaa-2d75256c23d2 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 8aa376ba-4b20-48ba-beaa-2d75256c23d2 clock.PostConditioning.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 8aa376ba-4b20-48ba-beaa-2d75256c23d2 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 8aa376ba-4b20-48ba-beaa-2d75256c23d2 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 8aa376ba-4b20-48ba-beaa-2d75256c23d2 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 8aa376ba-4b20-48ba-beaa-2d75256c23d2 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 8aa376ba-4b20-48ba-beaa-2d75256c23d2 clock.Construction.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 8aa376ba-4b20-48ba-beaa-2d75256c23d2 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid c5598c0e-372f-4445-8087-2c542b5a6ed7 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid c5598c0e-372f-4445-8087-2c542b5a6ed7 clock.PostConditioning.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid c5598c0e-372f-4445-8087-2c542b5a6ed7 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid c5598c0e-372f-4445-8087-2c542b5a6ed7 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid c5598c0e-372f-4445-8087-2c542b5a6ed7 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid c5598c0e-372f-4445-8087-2c542b5a6ed7 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid c5598c0e-372f-4445-8087-2c542b5a6ed7 clock.Construction.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid c5598c0e-372f-4445-8087-2c542b5a6ed7 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 09141a4b-0205-435f-b00e-50cc4ce1ae57 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 09141a4b-0205-435f-b00e-50cc4ce1ae57 clock.PostConditioning.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 09141a4b-0205-435f-b00e-50cc4ce1ae57 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 09141a4b-0205-435f-b00e-50cc4ce1ae57 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 09141a4b-0205-435f-b00e-50cc4ce1ae57 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 09141a4b-0205-435f-b00e-50cc4ce1ae57 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 09141a4b-0205-435f-b00e-50cc4ce1ae57 clock.Construction.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 09141a4b-0205-435f-b00e-50cc4ce1ae57 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 13aacb42-c107-433d-bbe1-662e4d99b786 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 13aacb42-c107-433d-bbe1-662e4d99b786 clock.PostConditioning.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 13aacb42-c107-433d-bbe1-662e4d99b786 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 13aacb42-c107-433d-bbe1-662e4d99b786 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 13aacb42-c107-433d-bbe1-662e4d99b786 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 13aacb42-c107-433d-bbe1-662e4d99b786 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 13aacb42-c107-433d-bbe1-662e4d99b786 clock.Construction.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 13aacb42-c107-433d-bbe1-662e4d99b786 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 7df70d13-c95f-4788-966e-5497c5b77cb9 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 7df70d13-c95f-4788-966e-5497c5b77cb9 clock.PostConditioning.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 7df70d13-c95f-4788-966e-5497c5b77cb9 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 7df70d13-c95f-4788-966e-5497c5b77cb9 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 7df70d13-c95f-4788-966e-5497c5b77cb9 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 7df70d13-c95f-4788-966e-5497c5b77cb9 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 7df70d13-c95f-4788-966e-5497c5b77cb9 clock.Construction.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 7df70d13-c95f-4788-966e-5497c5b77cb9 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid a7e22d50-5ff5-4ba9-841f-2794de026ddc clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid a7e22d50-5ff5-4ba9-841f-2794de026ddc clock.PostConditioning.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid a7e22d50-5ff5-4ba9-841f-2794de026ddc clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid a7e22d50-5ff5-4ba9-841f-2794de026ddc clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid a7e22d50-5ff5-4ba9-841f-2794de026ddc clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid a7e22d50-5ff5-4ba9-841f-2794de026ddc clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid a7e22d50-5ff5-4ba9-841f-2794de026ddc clock.Construction.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid a7e22d50-5ff5-4ba9-841f-2794de026ddc clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 5ef8db34-5054-450b-a927-1ea940e68e40 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 5ef8db34-5054-450b-a927-1ea940e68e40 clock.PostConditioning.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 5ef8db34-5054-450b-a927-1ea940e68e40 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 5ef8db34-5054-450b-a927-1ea940e68e40 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 5ef8db34-5054-450b-a927-1ea940e68e40 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 5ef8db34-5054-450b-a927-1ea940e68e40 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 5ef8db34-5054-450b-a927-1ea940e68e40 clock.Construction.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 5ef8db34-5054-450b-a927-1ea940e68e40 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid bb5da3ab-4bbe-484d-9de6-d432484f7fe6 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid bb5da3ab-4bbe-484d-9de6-d432484f7fe6 clock.PostConditioning.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid bb5da3ab-4bbe-484d-9de6-d432484f7fe6 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid bb5da3ab-4bbe-484d-9de6-d432484f7fe6 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid bb5da3ab-4bbe-484d-9de6-d432484f7fe6 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid bb5da3ab-4bbe-484d-9de6-d432484f7fe6 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid bb5da3ab-4bbe-484d-9de6-d432484f7fe6 clock.Construction.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid bb5da3ab-4bbe-484d-9de6-d432484f7fe6 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 8afe0762-634e-451d-8781-6318db0192c0 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 8afe0762-634e-451d-8781-6318db0192c0 clock.PostConditioning.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 8afe0762-634e-451d-8781-6318db0192c0 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 8afe0762-634e-451d-8781-6318db0192c0 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 8afe0762-634e-451d-8781-6318db0192c0 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 8afe0762-634e-451d-8781-6318db0192c0 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 8afe0762-634e-451d-8781-6318db0192c0 clock.Construction.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 8afe0762-634e-451d-8781-6318db0192c0 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 79349417-8e8a-4695-9c64-e3230652d970 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 79349417-8e8a-4695-9c64-e3230652d970 clock.PostConditioning.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 79349417-8e8a-4695-9c64-e3230652d970 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 79349417-8e8a-4695-9c64-e3230652d970 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 79349417-8e8a-4695-9c64-e3230652d970 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 79349417-8e8a-4695-9c64-e3230652d970 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 79349417-8e8a-4695-9c64-e3230652d970 clock.Construction.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 79349417-8e8a-4695-9c64-e3230652d970 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 1ab9b2e6-52e4-44e1-9d9b-6925ce969933 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 1ab9b2e6-52e4-44e1-9d9b-6925ce969933 clock.PostConditioning.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 1ab9b2e6-52e4-44e1-9d9b-6925ce969933 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 1ab9b2e6-52e4-44e1-9d9b-6925ce969933 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 1ab9b2e6-52e4-44e1-9d9b-6925ce969933 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 1ab9b2e6-52e4-44e1-9d9b-6925ce969933 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 1ab9b2e6-52e4-44e1-9d9b-6925ce969933 clock.Construction.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 1ab9b2e6-52e4-44e1-9d9b-6925ce969933 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 1c1b0318-7d6d-4b7a-a38b-0c03f982e5c8 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 1c1b0318-7d6d-4b7a-a38b-0c03f982e5c8 clock.PostConditioning.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 1c1b0318-7d6d-4b7a-a38b-0c03f982e5c8 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 1c1b0318-7d6d-4b7a-a38b-0c03f982e5c8 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 1c1b0318-7d6d-4b7a-a38b-0c03f982e5c8 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 1c1b0318-7d6d-4b7a-a38b-0c03f982e5c8 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 1c1b0318-7d6d-4b7a-a38b-0c03f982e5c8 clock.Construction.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 1c1b0318-7d6d-4b7a-a38b-0c03f982e5c8 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 1951b615-6760-45e2-9427-4213adcd96fb clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 1951b615-6760-45e2-9427-4213adcd96fb clock.PostConditioning.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 1951b615-6760-45e2-9427-4213adcd96fb clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 1951b615-6760-45e2-9427-4213adcd96fb clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 1951b615-6760-45e2-9427-4213adcd96fb clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 1951b615-6760-45e2-9427-4213adcd96fb clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 1951b615-6760-45e2-9427-4213adcd96fb clock.Construction.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 1951b615-6760-45e2-9427-4213adcd96fb clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid e0bb7c0c-6972-4ce6-a89f-bccc4e485523 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid e0bb7c0c-6972-4ce6-a89f-bccc4e485523 clock.PostConditioning.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid e0bb7c0c-6972-4ce6-a89f-bccc4e485523 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid e0bb7c0c-6972-4ce6-a89f-bccc4e485523 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid e0bb7c0c-6972-4ce6-a89f-bccc4e485523 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid e0bb7c0c-6972-4ce6-a89f-bccc4e485523 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid e0bb7c0c-6972-4ce6-a89f-bccc4e485523 clock.Construction.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid e0bb7c0c-6972-4ce6-a89f-bccc4e485523 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 29d2e1ff-08f0-47cf-be29-430ce2c25d7e clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 29d2e1ff-08f0-47cf-be29-430ce2c25d7e clock.PostConditioning.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 29d2e1ff-08f0-47cf-be29-430ce2c25d7e clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 29d2e1ff-08f0-47cf-be29-430ce2c25d7e clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 29d2e1ff-08f0-47cf-be29-430ce2c25d7e clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 29d2e1ff-08f0-47cf-be29-430ce2c25d7e clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 29d2e1ff-08f0-47cf-be29-430ce2c25d7e clock.Construction.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 29d2e1ff-08f0-47cf-be29-430ce2c25d7e clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 87f860d7-e063-493d-adc5-ba893c1ec208 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 87f860d7-e063-493d-adc5-ba893c1ec208 clock.PostConditioning.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 87f860d7-e063-493d-adc5-ba893c1ec208 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 87f860d7-e063-493d-adc5-ba893c1ec208 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 87f860d7-e063-493d-adc5-ba893c1ec208 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 87f860d7-e063-493d-adc5-ba893c1ec208 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 87f860d7-e063-493d-adc5-ba893c1ec208 clock.Construction.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 87f860d7-e063-493d-adc5-ba893c1ec208 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 7f2b4d95-4814-411a-bde8-15b2fed9b098 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 7f2b4d95-4814-411a-bde8-15b2fed9b098 clock.PostConditioning.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 7f2b4d95-4814-411a-bde8-15b2fed9b098 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 7f2b4d95-4814-411a-bde8-15b2fed9b098 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 7f2b4d95-4814-411a-bde8-15b2fed9b098 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 7f2b4d95-4814-411a-bde8-15b2fed9b098 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 7f2b4d95-4814-411a-bde8-15b2fed9b098 clock.Construction.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 7f2b4d95-4814-411a-bde8-15b2fed9b098 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid af569083-a9c4-4f0a-9eba-f34ab4b7c66a clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid af569083-a9c4-4f0a-9eba-f34ab4b7c66a clock.PostConditioning.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid af569083-a9c4-4f0a-9eba-f34ab4b7c66a clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid af569083-a9c4-4f0a-9eba-f34ab4b7c66a clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid af569083-a9c4-4f0a-9eba-f34ab4b7c66a clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid af569083-a9c4-4f0a-9eba-f34ab4b7c66a clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid af569083-a9c4-4f0a-9eba-f34ab4b7c66a clock.Construction.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid af569083-a9c4-4f0a-9eba-f34ab4b7c66a clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 96a9b93f-f86f-4bd3-8ad6-f5354bf02622 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 96a9b93f-f86f-4bd3-8ad6-f5354bf02622 clock.PostConditioning.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 96a9b93f-f86f-4bd3-8ad6-f5354bf02622 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 96a9b93f-f86f-4bd3-8ad6-f5354bf02622 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 96a9b93f-f86f-4bd3-8ad6-f5354bf02622 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 96a9b93f-f86f-4bd3-8ad6-f5354bf02622 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 96a9b93f-f86f-4bd3-8ad6-f5354bf02622 clock.Construction.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 96a9b93f-f86f-4bd3-8ad6-f5354bf02622 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid b90b75d5-f4d0-4644-8209-ede948709e06 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid b90b75d5-f4d0-4644-8209-ede948709e06 clock.PostConditioning.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid b90b75d5-f4d0-4644-8209-ede948709e06 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid b90b75d5-f4d0-4644-8209-ede948709e06 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid b90b75d5-f4d0-4644-8209-ede948709e06 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid b90b75d5-f4d0-4644-8209-ede948709e06 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid b90b75d5-f4d0-4644-8209-ede948709e06 clock.Construction.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid b90b75d5-f4d0-4644-8209-ede948709e06 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 928bec96-7efb-4f19-bdfc-07aef225b118 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 928bec96-7efb-4f19-bdfc-07aef225b118 clock.PostConditioning.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 928bec96-7efb-4f19-bdfc-07aef225b118 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 928bec96-7efb-4f19-bdfc-07aef225b118 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 928bec96-7efb-4f19-bdfc-07aef225b118 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 928bec96-7efb-4f19-bdfc-07aef225b118 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 928bec96-7efb-4f19-bdfc-07aef225b118 clock.Construction.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 928bec96-7efb-4f19-bdfc-07aef225b118 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 3d5f365e-92cd-4f55-a090-47ed8131b3b7 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 3d5f365e-92cd-4f55-a090-47ed8131b3b7 clock.PostConditioning.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 3d5f365e-92cd-4f55-a090-47ed8131b3b7 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 3d5f365e-92cd-4f55-a090-47ed8131b3b7 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 3d5f365e-92cd-4f55-a090-47ed8131b3b7 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 3d5f365e-92cd-4f55-a090-47ed8131b3b7 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 3d5f365e-92cd-4f55-a090-47ed8131b3b7 clock.Construction.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 3d5f365e-92cd-4f55-a090-47ed8131b3b7 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 5436220f-5007-4f4f-8249-21de76b9fe6a clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 5436220f-5007-4f4f-8249-21de76b9fe6a clock.PostConditioning.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 5436220f-5007-4f4f-8249-21de76b9fe6a clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 5436220f-5007-4f4f-8249-21de76b9fe6a clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 5436220f-5007-4f4f-8249-21de76b9fe6a clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 5436220f-5007-4f4f-8249-21de76b9fe6a clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 5436220f-5007-4f4f-8249-21de76b9fe6a clock.Construction.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 5436220f-5007-4f4f-8249-21de76b9fe6a clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 0c149658-5ac6-4ed3-a0b4-d30887942708 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 0c149658-5ac6-4ed3-a0b4-d30887942708 clock.PostConditioning.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 0c149658-5ac6-4ed3-a0b4-d30887942708 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 0c149658-5ac6-4ed3-a0b4-d30887942708 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 0c149658-5ac6-4ed3-a0b4-d30887942708 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 0c149658-5ac6-4ed3-a0b4-d30887942708 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 0c149658-5ac6-4ed3-a0b4-d30887942708 clock.Construction.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 0c149658-5ac6-4ed3-a0b4-d30887942708 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid dd33140e-c7c1-4afe-937c-b0137285b8fe clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid dd33140e-c7c1-4afe-937c-b0137285b8fe clock.PostConditioning.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid dd33140e-c7c1-4afe-937c-b0137285b8fe clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid dd33140e-c7c1-4afe-937c-b0137285b8fe clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid dd33140e-c7c1-4afe-937c-b0137285b8fe clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid dd33140e-c7c1-4afe-937c-b0137285b8fe clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid dd33140e-c7c1-4afe-937c-b0137285b8fe clock.Construction.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid dd33140e-c7c1-4afe-937c-b0137285b8fe clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 86e203b6-cb7b-42ae-8062-1a5e387cc60b clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 86e203b6-cb7b-42ae-8062-1a5e387cc60b clock.PostConditioning.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 86e203b6-cb7b-42ae-8062-1a5e387cc60b clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 86e203b6-cb7b-42ae-8062-1a5e387cc60b clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 86e203b6-cb7b-42ae-8062-1a5e387cc60b clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 86e203b6-cb7b-42ae-8062-1a5e387cc60b clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 86e203b6-cb7b-42ae-8062-1a5e387cc60b clock.Construction.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 86e203b6-cb7b-42ae-8062-1a5e387cc60b clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 03d729b7-8540-4ac8-b8a5-712b25c7f8ad clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 03d729b7-8540-4ac8-b8a5-712b25c7f8ad clock.PostConditioning.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 03d729b7-8540-4ac8-b8a5-712b25c7f8ad clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 03d729b7-8540-4ac8-b8a5-712b25c7f8ad clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 03d729b7-8540-4ac8-b8a5-712b25c7f8ad clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 03d729b7-8540-4ac8-b8a5-712b25c7f8ad clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 03d729b7-8540-4ac8-b8a5-712b25c7f8ad clock.Construction.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 03d729b7-8540-4ac8-b8a5-712b25c7f8ad clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 8c433f27-6d0c-4157-844d-d54671487085 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 8c433f27-6d0c-4157-844d-d54671487085 clock.PostConditioning.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 8c433f27-6d0c-4157-844d-d54671487085 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 8c433f27-6d0c-4157-844d-d54671487085 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 8c433f27-6d0c-4157-844d-d54671487085 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 8c433f27-6d0c-4157-844d-d54671487085 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 8c433f27-6d0c-4157-844d-d54671487085 clock.Construction.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 8c433f27-6d0c-4157-844d-d54671487085 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 65e830db-0ffd-4bf8-9c4a-399264c555aa clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 65e830db-0ffd-4bf8-9c4a-399264c555aa clock.PostConditioning.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 65e830db-0ffd-4bf8-9c4a-399264c555aa clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 65e830db-0ffd-4bf8-9c4a-399264c555aa clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 65e830db-0ffd-4bf8-9c4a-399264c555aa clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 65e830db-0ffd-4bf8-9c4a-399264c555aa clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 65e830db-0ffd-4bf8-9c4a-399264c555aa clock.Construction.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 65e830db-0ffd-4bf8-9c4a-399264c555aa clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 75c7ae19-d914-4609-a22d-4bd5f02ea97c clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 75c7ae19-d914-4609-a22d-4bd5f02ea97c clock.PostConditioning.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 75c7ae19-d914-4609-a22d-4bd5f02ea97c clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 75c7ae19-d914-4609-a22d-4bd5f02ea97c clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 75c7ae19-d914-4609-a22d-4bd5f02ea97c clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 75c7ae19-d914-4609-a22d-4bd5f02ea97c clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 75c7ae19-d914-4609-a22d-4bd5f02ea97c clock.Construction.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 75c7ae19-d914-4609-a22d-4bd5f02ea97c clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid eccb2cae-e265-4e87-b15f-33d13b557b76 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid eccb2cae-e265-4e87-b15f-33d13b557b76 clock.PostConditioning.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid eccb2cae-e265-4e87-b15f-33d13b557b76 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid eccb2cae-e265-4e87-b15f-33d13b557b76 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid eccb2cae-e265-4e87-b15f-33d13b557b76 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid eccb2cae-e265-4e87-b15f-33d13b557b76 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid eccb2cae-e265-4e87-b15f-33d13b557b76 clock.Construction.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid eccb2cae-e265-4e87-b15f-33d13b557b76 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid a6aa51b7-7f70-41f0-a9e4-9035148de4ae clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid a6aa51b7-7f70-41f0-a9e4-9035148de4ae clock.PostConditioning.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid a6aa51b7-7f70-41f0-a9e4-9035148de4ae clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid a6aa51b7-7f70-41f0-a9e4-9035148de4ae clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid a6aa51b7-7f70-41f0-a9e4-9035148de4ae clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid a6aa51b7-7f70-41f0-a9e4-9035148de4ae clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid a6aa51b7-7f70-41f0-a9e4-9035148de4ae clock.Construction.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid a6aa51b7-7f70-41f0-a9e4-9035148de4ae clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid eb925fbd-38ea-47c5-9498-5fe0d1a1dde1 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid eb925fbd-38ea-47c5-9498-5fe0d1a1dde1 clock.PostConditioning.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid eb925fbd-38ea-47c5-9498-5fe0d1a1dde1 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid eb925fbd-38ea-47c5-9498-5fe0d1a1dde1 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid eb925fbd-38ea-47c5-9498-5fe0d1a1dde1 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid eb925fbd-38ea-47c5-9498-5fe0d1a1dde1 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid eb925fbd-38ea-47c5-9498-5fe0d1a1dde1 clock.Construction.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid eb925fbd-38ea-47c5-9498-5fe0d1a1dde1 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 2c901300-87c0-4c3a-81fb-0f59c881caf4 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 2c901300-87c0-4c3a-81fb-0f59c881caf4 clock.PostConditioning.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 2c901300-87c0-4c3a-81fb-0f59c881caf4 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 2c901300-87c0-4c3a-81fb-0f59c881caf4 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 2c901300-87c0-4c3a-81fb-0f59c881caf4 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 2c901300-87c0-4c3a-81fb-0f59c881caf4 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 2c901300-87c0-4c3a-81fb-0f59c881caf4 clock.Construction.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 2c901300-87c0-4c3a-81fb-0f59c881caf4 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 4100ccea-ea19-4e5c-9770-a97ba7f6b789 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 4100ccea-ea19-4e5c-9770-a97ba7f6b789 clock.PostConditioning.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 4100ccea-ea19-4e5c-9770-a97ba7f6b789 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 4100ccea-ea19-4e5c-9770-a97ba7f6b789 clock.Routing.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 4100ccea-ea19-4e5c-9770-a97ba7f6b789 clock.Implementation.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 4100ccea-ea19-4e5c-9770-a97ba7f6b789 clock.eGRPC.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 4100ccea-ea19-4e5c-9770-a97ba7f6b789 clock.Construction.area.total
[07/19 16:41:53    103s] <CMD> get_metric -raw -id current -uuid 4100ccea-ea19-4e5c-9770-a97ba7f6b789 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 53839e42-336b-4f1c-a2e3-c721f7b0b93e clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 53839e42-336b-4f1c-a2e3-c721f7b0b93e clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 53839e42-336b-4f1c-a2e3-c721f7b0b93e clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 53839e42-336b-4f1c-a2e3-c721f7b0b93e clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 53839e42-336b-4f1c-a2e3-c721f7b0b93e clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 53839e42-336b-4f1c-a2e3-c721f7b0b93e clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 53839e42-336b-4f1c-a2e3-c721f7b0b93e clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 53839e42-336b-4f1c-a2e3-c721f7b0b93e clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 60fae977-cba1-4175-b131-856779355f03 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 60fae977-cba1-4175-b131-856779355f03 clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 60fae977-cba1-4175-b131-856779355f03 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 60fae977-cba1-4175-b131-856779355f03 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 60fae977-cba1-4175-b131-856779355f03 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 60fae977-cba1-4175-b131-856779355f03 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 60fae977-cba1-4175-b131-856779355f03 clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 60fae977-cba1-4175-b131-856779355f03 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 23213c9b-c097-41e1-b5d1-065aebb5d959 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 23213c9b-c097-41e1-b5d1-065aebb5d959 clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 23213c9b-c097-41e1-b5d1-065aebb5d959 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 23213c9b-c097-41e1-b5d1-065aebb5d959 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 23213c9b-c097-41e1-b5d1-065aebb5d959 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 23213c9b-c097-41e1-b5d1-065aebb5d959 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 23213c9b-c097-41e1-b5d1-065aebb5d959 clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 23213c9b-c097-41e1-b5d1-065aebb5d959 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 23858737-b9ae-46ab-88fc-f47295ecfbec clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 23858737-b9ae-46ab-88fc-f47295ecfbec clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 23858737-b9ae-46ab-88fc-f47295ecfbec clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 23858737-b9ae-46ab-88fc-f47295ecfbec clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 23858737-b9ae-46ab-88fc-f47295ecfbec clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 23858737-b9ae-46ab-88fc-f47295ecfbec clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 23858737-b9ae-46ab-88fc-f47295ecfbec clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 23858737-b9ae-46ab-88fc-f47295ecfbec clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 0d4f1dab-5972-4b02-a69c-5045c7cfb8f0 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 0d4f1dab-5972-4b02-a69c-5045c7cfb8f0 clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 0d4f1dab-5972-4b02-a69c-5045c7cfb8f0 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 0d4f1dab-5972-4b02-a69c-5045c7cfb8f0 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 0d4f1dab-5972-4b02-a69c-5045c7cfb8f0 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 0d4f1dab-5972-4b02-a69c-5045c7cfb8f0 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 0d4f1dab-5972-4b02-a69c-5045c7cfb8f0 clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 0d4f1dab-5972-4b02-a69c-5045c7cfb8f0 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 148a092f-136e-4a4d-87c3-a863a8f422e6 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 148a092f-136e-4a4d-87c3-a863a8f422e6 clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 148a092f-136e-4a4d-87c3-a863a8f422e6 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 148a092f-136e-4a4d-87c3-a863a8f422e6 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 148a092f-136e-4a4d-87c3-a863a8f422e6 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 148a092f-136e-4a4d-87c3-a863a8f422e6 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 148a092f-136e-4a4d-87c3-a863a8f422e6 clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 148a092f-136e-4a4d-87c3-a863a8f422e6 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 502e1dad-499e-492a-9e56-ab71ceb27ff4 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 502e1dad-499e-492a-9e56-ab71ceb27ff4 clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 502e1dad-499e-492a-9e56-ab71ceb27ff4 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 502e1dad-499e-492a-9e56-ab71ceb27ff4 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 502e1dad-499e-492a-9e56-ab71ceb27ff4 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 502e1dad-499e-492a-9e56-ab71ceb27ff4 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 502e1dad-499e-492a-9e56-ab71ceb27ff4 clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 502e1dad-499e-492a-9e56-ab71ceb27ff4 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8248e05f-c02f-4c4e-9d93-ae5687ae84ef clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8248e05f-c02f-4c4e-9d93-ae5687ae84ef clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8248e05f-c02f-4c4e-9d93-ae5687ae84ef clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8248e05f-c02f-4c4e-9d93-ae5687ae84ef clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8248e05f-c02f-4c4e-9d93-ae5687ae84ef clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8248e05f-c02f-4c4e-9d93-ae5687ae84ef clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8248e05f-c02f-4c4e-9d93-ae5687ae84ef clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8248e05f-c02f-4c4e-9d93-ae5687ae84ef clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 75684628-54d9-43f0-80f8-b031ee0deeed clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 75684628-54d9-43f0-80f8-b031ee0deeed clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 75684628-54d9-43f0-80f8-b031ee0deeed clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 75684628-54d9-43f0-80f8-b031ee0deeed clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 75684628-54d9-43f0-80f8-b031ee0deeed clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 75684628-54d9-43f0-80f8-b031ee0deeed clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 75684628-54d9-43f0-80f8-b031ee0deeed clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 75684628-54d9-43f0-80f8-b031ee0deeed clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid c66886da-a768-4d9c-b49e-0a9306617185 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid c66886da-a768-4d9c-b49e-0a9306617185 clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid c66886da-a768-4d9c-b49e-0a9306617185 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid c66886da-a768-4d9c-b49e-0a9306617185 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid c66886da-a768-4d9c-b49e-0a9306617185 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid c66886da-a768-4d9c-b49e-0a9306617185 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid c66886da-a768-4d9c-b49e-0a9306617185 clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid c66886da-a768-4d9c-b49e-0a9306617185 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid f23cd6de-2366-40fe-a73b-aef84cf7b75b clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid f23cd6de-2366-40fe-a73b-aef84cf7b75b clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid f23cd6de-2366-40fe-a73b-aef84cf7b75b clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid f23cd6de-2366-40fe-a73b-aef84cf7b75b clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid f23cd6de-2366-40fe-a73b-aef84cf7b75b clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid f23cd6de-2366-40fe-a73b-aef84cf7b75b clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid f23cd6de-2366-40fe-a73b-aef84cf7b75b clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid f23cd6de-2366-40fe-a73b-aef84cf7b75b clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 46b1ae6d-ac14-45dd-816e-8dbe0e51f096 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 46b1ae6d-ac14-45dd-816e-8dbe0e51f096 clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 46b1ae6d-ac14-45dd-816e-8dbe0e51f096 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 46b1ae6d-ac14-45dd-816e-8dbe0e51f096 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 46b1ae6d-ac14-45dd-816e-8dbe0e51f096 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 46b1ae6d-ac14-45dd-816e-8dbe0e51f096 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 46b1ae6d-ac14-45dd-816e-8dbe0e51f096 clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 46b1ae6d-ac14-45dd-816e-8dbe0e51f096 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid c1093d44-5664-4f6e-8dab-bfd613931d2f clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid c1093d44-5664-4f6e-8dab-bfd613931d2f clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid c1093d44-5664-4f6e-8dab-bfd613931d2f clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid c1093d44-5664-4f6e-8dab-bfd613931d2f clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid c1093d44-5664-4f6e-8dab-bfd613931d2f clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid c1093d44-5664-4f6e-8dab-bfd613931d2f clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid c1093d44-5664-4f6e-8dab-bfd613931d2f clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid c1093d44-5664-4f6e-8dab-bfd613931d2f clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 199739a3-e12d-479e-9bce-15bc353b770f clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 199739a3-e12d-479e-9bce-15bc353b770f clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 199739a3-e12d-479e-9bce-15bc353b770f clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 199739a3-e12d-479e-9bce-15bc353b770f clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 199739a3-e12d-479e-9bce-15bc353b770f clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 199739a3-e12d-479e-9bce-15bc353b770f clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 199739a3-e12d-479e-9bce-15bc353b770f clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 199739a3-e12d-479e-9bce-15bc353b770f clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 4bb581f1-dc56-459e-8a4d-b90259fc67e6 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 4bb581f1-dc56-459e-8a4d-b90259fc67e6 clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 4bb581f1-dc56-459e-8a4d-b90259fc67e6 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 4bb581f1-dc56-459e-8a4d-b90259fc67e6 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 4bb581f1-dc56-459e-8a4d-b90259fc67e6 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 4bb581f1-dc56-459e-8a4d-b90259fc67e6 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 4bb581f1-dc56-459e-8a4d-b90259fc67e6 clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 4bb581f1-dc56-459e-8a4d-b90259fc67e6 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid fb7c5f2a-f1c3-4543-bc8b-99dc79714221 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid fb7c5f2a-f1c3-4543-bc8b-99dc79714221 clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid fb7c5f2a-f1c3-4543-bc8b-99dc79714221 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid fb7c5f2a-f1c3-4543-bc8b-99dc79714221 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid fb7c5f2a-f1c3-4543-bc8b-99dc79714221 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid fb7c5f2a-f1c3-4543-bc8b-99dc79714221 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid fb7c5f2a-f1c3-4543-bc8b-99dc79714221 clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid fb7c5f2a-f1c3-4543-bc8b-99dc79714221 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 329b7b7d-2ce9-43af-b701-eda600564308 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 329b7b7d-2ce9-43af-b701-eda600564308 clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 329b7b7d-2ce9-43af-b701-eda600564308 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 329b7b7d-2ce9-43af-b701-eda600564308 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 329b7b7d-2ce9-43af-b701-eda600564308 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 329b7b7d-2ce9-43af-b701-eda600564308 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 329b7b7d-2ce9-43af-b701-eda600564308 clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 329b7b7d-2ce9-43af-b701-eda600564308 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 0e1ff49d-4cf4-4306-ba34-4d14133fa956 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 0e1ff49d-4cf4-4306-ba34-4d14133fa956 clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 0e1ff49d-4cf4-4306-ba34-4d14133fa956 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 0e1ff49d-4cf4-4306-ba34-4d14133fa956 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 0e1ff49d-4cf4-4306-ba34-4d14133fa956 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 0e1ff49d-4cf4-4306-ba34-4d14133fa956 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 0e1ff49d-4cf4-4306-ba34-4d14133fa956 clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 0e1ff49d-4cf4-4306-ba34-4d14133fa956 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid cebb3959-f027-4d4c-985e-4a698e98e38c clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid cebb3959-f027-4d4c-985e-4a698e98e38c clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid cebb3959-f027-4d4c-985e-4a698e98e38c clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid cebb3959-f027-4d4c-985e-4a698e98e38c clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid cebb3959-f027-4d4c-985e-4a698e98e38c clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid cebb3959-f027-4d4c-985e-4a698e98e38c clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid cebb3959-f027-4d4c-985e-4a698e98e38c clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid cebb3959-f027-4d4c-985e-4a698e98e38c clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 626a52b9-1657-43bd-bbcc-a5bbcf85be29 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 626a52b9-1657-43bd-bbcc-a5bbcf85be29 clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 626a52b9-1657-43bd-bbcc-a5bbcf85be29 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 626a52b9-1657-43bd-bbcc-a5bbcf85be29 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 626a52b9-1657-43bd-bbcc-a5bbcf85be29 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 626a52b9-1657-43bd-bbcc-a5bbcf85be29 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 626a52b9-1657-43bd-bbcc-a5bbcf85be29 clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 626a52b9-1657-43bd-bbcc-a5bbcf85be29 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 260c7d63-3a35-4923-b0db-62c4e5d5ca4f clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 260c7d63-3a35-4923-b0db-62c4e5d5ca4f clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 260c7d63-3a35-4923-b0db-62c4e5d5ca4f clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 260c7d63-3a35-4923-b0db-62c4e5d5ca4f clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 260c7d63-3a35-4923-b0db-62c4e5d5ca4f clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 260c7d63-3a35-4923-b0db-62c4e5d5ca4f clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 260c7d63-3a35-4923-b0db-62c4e5d5ca4f clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 260c7d63-3a35-4923-b0db-62c4e5d5ca4f clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8e2b69eb-a4b9-408b-942b-271418293c1b clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8e2b69eb-a4b9-408b-942b-271418293c1b clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8e2b69eb-a4b9-408b-942b-271418293c1b clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8e2b69eb-a4b9-408b-942b-271418293c1b clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8e2b69eb-a4b9-408b-942b-271418293c1b clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8e2b69eb-a4b9-408b-942b-271418293c1b clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8e2b69eb-a4b9-408b-942b-271418293c1b clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8e2b69eb-a4b9-408b-942b-271418293c1b clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid aad355a3-096b-459d-893b-cfe7b8d96107 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid aad355a3-096b-459d-893b-cfe7b8d96107 clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid aad355a3-096b-459d-893b-cfe7b8d96107 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid aad355a3-096b-459d-893b-cfe7b8d96107 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid aad355a3-096b-459d-893b-cfe7b8d96107 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid aad355a3-096b-459d-893b-cfe7b8d96107 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid aad355a3-096b-459d-893b-cfe7b8d96107 clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid aad355a3-096b-459d-893b-cfe7b8d96107 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8c455ccb-918e-4784-bd21-3747061e29b0 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8c455ccb-918e-4784-bd21-3747061e29b0 clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8c455ccb-918e-4784-bd21-3747061e29b0 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8c455ccb-918e-4784-bd21-3747061e29b0 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8c455ccb-918e-4784-bd21-3747061e29b0 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8c455ccb-918e-4784-bd21-3747061e29b0 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8c455ccb-918e-4784-bd21-3747061e29b0 clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8c455ccb-918e-4784-bd21-3747061e29b0 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid a3b31aed-9620-4d05-8832-128d20f29b9b clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid a3b31aed-9620-4d05-8832-128d20f29b9b clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid a3b31aed-9620-4d05-8832-128d20f29b9b clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid a3b31aed-9620-4d05-8832-128d20f29b9b clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid a3b31aed-9620-4d05-8832-128d20f29b9b clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid a3b31aed-9620-4d05-8832-128d20f29b9b clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid a3b31aed-9620-4d05-8832-128d20f29b9b clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid a3b31aed-9620-4d05-8832-128d20f29b9b clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 2bb2b986-54b5-4355-b0fc-249c0c863fcd clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 2bb2b986-54b5-4355-b0fc-249c0c863fcd clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 2bb2b986-54b5-4355-b0fc-249c0c863fcd clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 2bb2b986-54b5-4355-b0fc-249c0c863fcd clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 2bb2b986-54b5-4355-b0fc-249c0c863fcd clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 2bb2b986-54b5-4355-b0fc-249c0c863fcd clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 2bb2b986-54b5-4355-b0fc-249c0c863fcd clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 2bb2b986-54b5-4355-b0fc-249c0c863fcd clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid fb660382-27a5-4929-aab6-3cf7d118c68d clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid fb660382-27a5-4929-aab6-3cf7d118c68d clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid fb660382-27a5-4929-aab6-3cf7d118c68d clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid fb660382-27a5-4929-aab6-3cf7d118c68d clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid fb660382-27a5-4929-aab6-3cf7d118c68d clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid fb660382-27a5-4929-aab6-3cf7d118c68d clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid fb660382-27a5-4929-aab6-3cf7d118c68d clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid fb660382-27a5-4929-aab6-3cf7d118c68d clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid b090e30c-30f2-4b7c-b5c4-6efa4ed1200e clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid b090e30c-30f2-4b7c-b5c4-6efa4ed1200e clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid b090e30c-30f2-4b7c-b5c4-6efa4ed1200e clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid b090e30c-30f2-4b7c-b5c4-6efa4ed1200e clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid b090e30c-30f2-4b7c-b5c4-6efa4ed1200e clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid b090e30c-30f2-4b7c-b5c4-6efa4ed1200e clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid b090e30c-30f2-4b7c-b5c4-6efa4ed1200e clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid b090e30c-30f2-4b7c-b5c4-6efa4ed1200e clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 7865e3f4-2164-4e73-973b-30273a2f6985 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 7865e3f4-2164-4e73-973b-30273a2f6985 clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 7865e3f4-2164-4e73-973b-30273a2f6985 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 7865e3f4-2164-4e73-973b-30273a2f6985 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 7865e3f4-2164-4e73-973b-30273a2f6985 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 7865e3f4-2164-4e73-973b-30273a2f6985 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 7865e3f4-2164-4e73-973b-30273a2f6985 clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 7865e3f4-2164-4e73-973b-30273a2f6985 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 2d5e1618-fab2-4551-bfad-608c6dc82f7a clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 2d5e1618-fab2-4551-bfad-608c6dc82f7a clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 2d5e1618-fab2-4551-bfad-608c6dc82f7a clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 2d5e1618-fab2-4551-bfad-608c6dc82f7a clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 2d5e1618-fab2-4551-bfad-608c6dc82f7a clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 2d5e1618-fab2-4551-bfad-608c6dc82f7a clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 2d5e1618-fab2-4551-bfad-608c6dc82f7a clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 2d5e1618-fab2-4551-bfad-608c6dc82f7a clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid e539cb10-b3de-4eb1-b699-a5d965f7b494 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid e539cb10-b3de-4eb1-b699-a5d965f7b494 clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid e539cb10-b3de-4eb1-b699-a5d965f7b494 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid e539cb10-b3de-4eb1-b699-a5d965f7b494 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid e539cb10-b3de-4eb1-b699-a5d965f7b494 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid e539cb10-b3de-4eb1-b699-a5d965f7b494 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid e539cb10-b3de-4eb1-b699-a5d965f7b494 clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid e539cb10-b3de-4eb1-b699-a5d965f7b494 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid ef10a917-9945-4ff7-8d63-58a7ec7ae0f9 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid ef10a917-9945-4ff7-8d63-58a7ec7ae0f9 clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid ef10a917-9945-4ff7-8d63-58a7ec7ae0f9 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid ef10a917-9945-4ff7-8d63-58a7ec7ae0f9 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid ef10a917-9945-4ff7-8d63-58a7ec7ae0f9 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid ef10a917-9945-4ff7-8d63-58a7ec7ae0f9 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid ef10a917-9945-4ff7-8d63-58a7ec7ae0f9 clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid ef10a917-9945-4ff7-8d63-58a7ec7ae0f9 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid b8cacb4f-b63b-4c19-aff3-5a5be090954a clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid b8cacb4f-b63b-4c19-aff3-5a5be090954a clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid b8cacb4f-b63b-4c19-aff3-5a5be090954a clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid b8cacb4f-b63b-4c19-aff3-5a5be090954a clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid b8cacb4f-b63b-4c19-aff3-5a5be090954a clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid b8cacb4f-b63b-4c19-aff3-5a5be090954a clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid b8cacb4f-b63b-4c19-aff3-5a5be090954a clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid b8cacb4f-b63b-4c19-aff3-5a5be090954a clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 514fcfc7-d732-4434-a9a7-dd8277d78649 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 514fcfc7-d732-4434-a9a7-dd8277d78649 clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 514fcfc7-d732-4434-a9a7-dd8277d78649 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 514fcfc7-d732-4434-a9a7-dd8277d78649 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 514fcfc7-d732-4434-a9a7-dd8277d78649 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 514fcfc7-d732-4434-a9a7-dd8277d78649 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 514fcfc7-d732-4434-a9a7-dd8277d78649 clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 514fcfc7-d732-4434-a9a7-dd8277d78649 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 701d0210-29fd-4ee6-b9fb-b7366d109d65 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 701d0210-29fd-4ee6-b9fb-b7366d109d65 clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 701d0210-29fd-4ee6-b9fb-b7366d109d65 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 701d0210-29fd-4ee6-b9fb-b7366d109d65 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 701d0210-29fd-4ee6-b9fb-b7366d109d65 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 701d0210-29fd-4ee6-b9fb-b7366d109d65 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 701d0210-29fd-4ee6-b9fb-b7366d109d65 clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 701d0210-29fd-4ee6-b9fb-b7366d109d65 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid f0d93d36-5bb9-4eab-8a87-3159eaf61807 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid f0d93d36-5bb9-4eab-8a87-3159eaf61807 clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid f0d93d36-5bb9-4eab-8a87-3159eaf61807 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid f0d93d36-5bb9-4eab-8a87-3159eaf61807 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid f0d93d36-5bb9-4eab-8a87-3159eaf61807 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid f0d93d36-5bb9-4eab-8a87-3159eaf61807 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid f0d93d36-5bb9-4eab-8a87-3159eaf61807 clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid f0d93d36-5bb9-4eab-8a87-3159eaf61807 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid dbdeddaa-7dc4-4ba2-b650-be0ce67c0aed clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid dbdeddaa-7dc4-4ba2-b650-be0ce67c0aed clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid dbdeddaa-7dc4-4ba2-b650-be0ce67c0aed clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid dbdeddaa-7dc4-4ba2-b650-be0ce67c0aed clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid dbdeddaa-7dc4-4ba2-b650-be0ce67c0aed clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid dbdeddaa-7dc4-4ba2-b650-be0ce67c0aed clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid dbdeddaa-7dc4-4ba2-b650-be0ce67c0aed clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid dbdeddaa-7dc4-4ba2-b650-be0ce67c0aed clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 230e1495-830b-4b93-9573-dc5ce75826d1 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 230e1495-830b-4b93-9573-dc5ce75826d1 clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 230e1495-830b-4b93-9573-dc5ce75826d1 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 230e1495-830b-4b93-9573-dc5ce75826d1 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 230e1495-830b-4b93-9573-dc5ce75826d1 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 230e1495-830b-4b93-9573-dc5ce75826d1 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 230e1495-830b-4b93-9573-dc5ce75826d1 clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 230e1495-830b-4b93-9573-dc5ce75826d1 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid a5edd489-8c60-4e18-b4b2-b0a7b30a34de clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid a5edd489-8c60-4e18-b4b2-b0a7b30a34de clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid a5edd489-8c60-4e18-b4b2-b0a7b30a34de clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid a5edd489-8c60-4e18-b4b2-b0a7b30a34de clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid a5edd489-8c60-4e18-b4b2-b0a7b30a34de clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid a5edd489-8c60-4e18-b4b2-b0a7b30a34de clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid a5edd489-8c60-4e18-b4b2-b0a7b30a34de clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid a5edd489-8c60-4e18-b4b2-b0a7b30a34de clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8a51aa10-239c-4f77-901f-ba56435845bc clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8a51aa10-239c-4f77-901f-ba56435845bc clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8a51aa10-239c-4f77-901f-ba56435845bc clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8a51aa10-239c-4f77-901f-ba56435845bc clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8a51aa10-239c-4f77-901f-ba56435845bc clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8a51aa10-239c-4f77-901f-ba56435845bc clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8a51aa10-239c-4f77-901f-ba56435845bc clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8a51aa10-239c-4f77-901f-ba56435845bc clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 4f222cba-9816-4164-b5d5-cffd638eec0e clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 4f222cba-9816-4164-b5d5-cffd638eec0e clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 4f222cba-9816-4164-b5d5-cffd638eec0e clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 4f222cba-9816-4164-b5d5-cffd638eec0e clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 4f222cba-9816-4164-b5d5-cffd638eec0e clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 4f222cba-9816-4164-b5d5-cffd638eec0e clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 4f222cba-9816-4164-b5d5-cffd638eec0e clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 4f222cba-9816-4164-b5d5-cffd638eec0e clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 9ce947c6-d5f0-46a3-bcda-222cb0b5ed21 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 9ce947c6-d5f0-46a3-bcda-222cb0b5ed21 clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 9ce947c6-d5f0-46a3-bcda-222cb0b5ed21 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 9ce947c6-d5f0-46a3-bcda-222cb0b5ed21 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 9ce947c6-d5f0-46a3-bcda-222cb0b5ed21 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 9ce947c6-d5f0-46a3-bcda-222cb0b5ed21 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 9ce947c6-d5f0-46a3-bcda-222cb0b5ed21 clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 9ce947c6-d5f0-46a3-bcda-222cb0b5ed21 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid d68986b8-737e-4319-bbef-87ccf5966e01 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid d68986b8-737e-4319-bbef-87ccf5966e01 clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid d68986b8-737e-4319-bbef-87ccf5966e01 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid d68986b8-737e-4319-bbef-87ccf5966e01 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid d68986b8-737e-4319-bbef-87ccf5966e01 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid d68986b8-737e-4319-bbef-87ccf5966e01 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid d68986b8-737e-4319-bbef-87ccf5966e01 clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid d68986b8-737e-4319-bbef-87ccf5966e01 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8f185104-8273-4f5e-97f4-f4da41c94f24 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8f185104-8273-4f5e-97f4-f4da41c94f24 clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8f185104-8273-4f5e-97f4-f4da41c94f24 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8f185104-8273-4f5e-97f4-f4da41c94f24 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8f185104-8273-4f5e-97f4-f4da41c94f24 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8f185104-8273-4f5e-97f4-f4da41c94f24 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8f185104-8273-4f5e-97f4-f4da41c94f24 clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8f185104-8273-4f5e-97f4-f4da41c94f24 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 584a0ae8-4ae0-4d39-8186-9a03b3d44a31 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 584a0ae8-4ae0-4d39-8186-9a03b3d44a31 clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 584a0ae8-4ae0-4d39-8186-9a03b3d44a31 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 584a0ae8-4ae0-4d39-8186-9a03b3d44a31 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 584a0ae8-4ae0-4d39-8186-9a03b3d44a31 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 584a0ae8-4ae0-4d39-8186-9a03b3d44a31 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 584a0ae8-4ae0-4d39-8186-9a03b3d44a31 clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 584a0ae8-4ae0-4d39-8186-9a03b3d44a31 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 1cca385a-d0b1-4ab7-bfc7-19a6d01932c7 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 1cca385a-d0b1-4ab7-bfc7-19a6d01932c7 clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 1cca385a-d0b1-4ab7-bfc7-19a6d01932c7 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 1cca385a-d0b1-4ab7-bfc7-19a6d01932c7 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 1cca385a-d0b1-4ab7-bfc7-19a6d01932c7 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 1cca385a-d0b1-4ab7-bfc7-19a6d01932c7 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 1cca385a-d0b1-4ab7-bfc7-19a6d01932c7 clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 1cca385a-d0b1-4ab7-bfc7-19a6d01932c7 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8b5964eb-420a-4a2b-8485-4422295d834a clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8b5964eb-420a-4a2b-8485-4422295d834a clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8b5964eb-420a-4a2b-8485-4422295d834a clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8b5964eb-420a-4a2b-8485-4422295d834a clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8b5964eb-420a-4a2b-8485-4422295d834a clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8b5964eb-420a-4a2b-8485-4422295d834a clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8b5964eb-420a-4a2b-8485-4422295d834a clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 8b5964eb-420a-4a2b-8485-4422295d834a clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 11ca800b-f6ba-4a0b-b51c-2717004dbbd4 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 11ca800b-f6ba-4a0b-b51c-2717004dbbd4 clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 11ca800b-f6ba-4a0b-b51c-2717004dbbd4 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 11ca800b-f6ba-4a0b-b51c-2717004dbbd4 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 11ca800b-f6ba-4a0b-b51c-2717004dbbd4 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 11ca800b-f6ba-4a0b-b51c-2717004dbbd4 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 11ca800b-f6ba-4a0b-b51c-2717004dbbd4 clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 11ca800b-f6ba-4a0b-b51c-2717004dbbd4 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid bd521d70-9b96-4565-b8c9-ebf7808e0c46 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid bd521d70-9b96-4565-b8c9-ebf7808e0c46 clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid bd521d70-9b96-4565-b8c9-ebf7808e0c46 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid bd521d70-9b96-4565-b8c9-ebf7808e0c46 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid bd521d70-9b96-4565-b8c9-ebf7808e0c46 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid bd521d70-9b96-4565-b8c9-ebf7808e0c46 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid bd521d70-9b96-4565-b8c9-ebf7808e0c46 clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid bd521d70-9b96-4565-b8c9-ebf7808e0c46 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 59fcdccd-dff6-47f9-a22f-ae6bc88e634c clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 59fcdccd-dff6-47f9-a22f-ae6bc88e634c clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 59fcdccd-dff6-47f9-a22f-ae6bc88e634c clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 59fcdccd-dff6-47f9-a22f-ae6bc88e634c clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 59fcdccd-dff6-47f9-a22f-ae6bc88e634c clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 59fcdccd-dff6-47f9-a22f-ae6bc88e634c clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 59fcdccd-dff6-47f9-a22f-ae6bc88e634c clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 59fcdccd-dff6-47f9-a22f-ae6bc88e634c clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 753a4c87-59af-44f8-bd2d-edeced5a1828 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 753a4c87-59af-44f8-bd2d-edeced5a1828 clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 753a4c87-59af-44f8-bd2d-edeced5a1828 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 753a4c87-59af-44f8-bd2d-edeced5a1828 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 753a4c87-59af-44f8-bd2d-edeced5a1828 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 753a4c87-59af-44f8-bd2d-edeced5a1828 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 753a4c87-59af-44f8-bd2d-edeced5a1828 clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 753a4c87-59af-44f8-bd2d-edeced5a1828 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid da45eab8-bfeb-49fe-ae84-5616d200b43f clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid da45eab8-bfeb-49fe-ae84-5616d200b43f clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid da45eab8-bfeb-49fe-ae84-5616d200b43f clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid da45eab8-bfeb-49fe-ae84-5616d200b43f clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid da45eab8-bfeb-49fe-ae84-5616d200b43f clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid da45eab8-bfeb-49fe-ae84-5616d200b43f clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid da45eab8-bfeb-49fe-ae84-5616d200b43f clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid da45eab8-bfeb-49fe-ae84-5616d200b43f clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 73873af5-8a63-4646-8af2-d83a9fed123e clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 73873af5-8a63-4646-8af2-d83a9fed123e clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 73873af5-8a63-4646-8af2-d83a9fed123e clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 73873af5-8a63-4646-8af2-d83a9fed123e clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 73873af5-8a63-4646-8af2-d83a9fed123e clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 73873af5-8a63-4646-8af2-d83a9fed123e clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 73873af5-8a63-4646-8af2-d83a9fed123e clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 73873af5-8a63-4646-8af2-d83a9fed123e clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid ce1e888b-6feb-428d-8707-5895c8a16a0a clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid ce1e888b-6feb-428d-8707-5895c8a16a0a clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid ce1e888b-6feb-428d-8707-5895c8a16a0a clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid ce1e888b-6feb-428d-8707-5895c8a16a0a clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid ce1e888b-6feb-428d-8707-5895c8a16a0a clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid ce1e888b-6feb-428d-8707-5895c8a16a0a clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid ce1e888b-6feb-428d-8707-5895c8a16a0a clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid ce1e888b-6feb-428d-8707-5895c8a16a0a clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 326d3a0b-77b9-46df-b044-2c27da8f4523 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 326d3a0b-77b9-46df-b044-2c27da8f4523 clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 326d3a0b-77b9-46df-b044-2c27da8f4523 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 326d3a0b-77b9-46df-b044-2c27da8f4523 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 326d3a0b-77b9-46df-b044-2c27da8f4523 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 326d3a0b-77b9-46df-b044-2c27da8f4523 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 326d3a0b-77b9-46df-b044-2c27da8f4523 clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 326d3a0b-77b9-46df-b044-2c27da8f4523 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid ce3491d7-ae45-4ae7-80fa-13ffcd6e70ca clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid ce3491d7-ae45-4ae7-80fa-13ffcd6e70ca clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid ce3491d7-ae45-4ae7-80fa-13ffcd6e70ca clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid ce3491d7-ae45-4ae7-80fa-13ffcd6e70ca clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid ce3491d7-ae45-4ae7-80fa-13ffcd6e70ca clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid ce3491d7-ae45-4ae7-80fa-13ffcd6e70ca clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid ce3491d7-ae45-4ae7-80fa-13ffcd6e70ca clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid ce3491d7-ae45-4ae7-80fa-13ffcd6e70ca clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid b62f01e2-9731-4f26-bc58-264371158c3e clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid b62f01e2-9731-4f26-bc58-264371158c3e clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid b62f01e2-9731-4f26-bc58-264371158c3e clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid b62f01e2-9731-4f26-bc58-264371158c3e clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid b62f01e2-9731-4f26-bc58-264371158c3e clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid b62f01e2-9731-4f26-bc58-264371158c3e clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid b62f01e2-9731-4f26-bc58-264371158c3e clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid b62f01e2-9731-4f26-bc58-264371158c3e clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 5f6009aa-f6df-4898-97ef-e3da72aebfae clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 5f6009aa-f6df-4898-97ef-e3da72aebfae clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 5f6009aa-f6df-4898-97ef-e3da72aebfae clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 5f6009aa-f6df-4898-97ef-e3da72aebfae clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 5f6009aa-f6df-4898-97ef-e3da72aebfae clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 5f6009aa-f6df-4898-97ef-e3da72aebfae clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 5f6009aa-f6df-4898-97ef-e3da72aebfae clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 5f6009aa-f6df-4898-97ef-e3da72aebfae clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 2342bc86-6a8d-40f5-a1a2-f8de7f75d772 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 2342bc86-6a8d-40f5-a1a2-f8de7f75d772 clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 2342bc86-6a8d-40f5-a1a2-f8de7f75d772 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 2342bc86-6a8d-40f5-a1a2-f8de7f75d772 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 2342bc86-6a8d-40f5-a1a2-f8de7f75d772 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 2342bc86-6a8d-40f5-a1a2-f8de7f75d772 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 2342bc86-6a8d-40f5-a1a2-f8de7f75d772 clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 2342bc86-6a8d-40f5-a1a2-f8de7f75d772 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid e79eda64-4693-4d8d-9169-e2f9e0deb3b9 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid e79eda64-4693-4d8d-9169-e2f9e0deb3b9 clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid e79eda64-4693-4d8d-9169-e2f9e0deb3b9 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid e79eda64-4693-4d8d-9169-e2f9e0deb3b9 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid e79eda64-4693-4d8d-9169-e2f9e0deb3b9 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid e79eda64-4693-4d8d-9169-e2f9e0deb3b9 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid e79eda64-4693-4d8d-9169-e2f9e0deb3b9 clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid e79eda64-4693-4d8d-9169-e2f9e0deb3b9 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 48216dd1-0205-4b65-b1b6-bbde751a6cd0 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 48216dd1-0205-4b65-b1b6-bbde751a6cd0 clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 48216dd1-0205-4b65-b1b6-bbde751a6cd0 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 48216dd1-0205-4b65-b1b6-bbde751a6cd0 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 48216dd1-0205-4b65-b1b6-bbde751a6cd0 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 48216dd1-0205-4b65-b1b6-bbde751a6cd0 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 48216dd1-0205-4b65-b1b6-bbde751a6cd0 clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 48216dd1-0205-4b65-b1b6-bbde751a6cd0 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 510d2cae-135e-46a4-a8bc-584c84443346 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 510d2cae-135e-46a4-a8bc-584c84443346 clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 510d2cae-135e-46a4-a8bc-584c84443346 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 510d2cae-135e-46a4-a8bc-584c84443346 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 510d2cae-135e-46a4-a8bc-584c84443346 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 510d2cae-135e-46a4-a8bc-584c84443346 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 510d2cae-135e-46a4-a8bc-584c84443346 clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 510d2cae-135e-46a4-a8bc-584c84443346 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid aeef096d-f02d-497e-94b3-0a3f523ffe05 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid aeef096d-f02d-497e-94b3-0a3f523ffe05 clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid aeef096d-f02d-497e-94b3-0a3f523ffe05 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid aeef096d-f02d-497e-94b3-0a3f523ffe05 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid aeef096d-f02d-497e-94b3-0a3f523ffe05 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid aeef096d-f02d-497e-94b3-0a3f523ffe05 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid aeef096d-f02d-497e-94b3-0a3f523ffe05 clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid aeef096d-f02d-497e-94b3-0a3f523ffe05 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 7aa26ba0-5154-4469-94be-32880c9a45c0 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 7aa26ba0-5154-4469-94be-32880c9a45c0 clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 7aa26ba0-5154-4469-94be-32880c9a45c0 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 7aa26ba0-5154-4469-94be-32880c9a45c0 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 7aa26ba0-5154-4469-94be-32880c9a45c0 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 7aa26ba0-5154-4469-94be-32880c9a45c0 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 7aa26ba0-5154-4469-94be-32880c9a45c0 clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 7aa26ba0-5154-4469-94be-32880c9a45c0 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid d476af52-b666-4072-9a0e-bb1431d5430d clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid d476af52-b666-4072-9a0e-bb1431d5430d clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid d476af52-b666-4072-9a0e-bb1431d5430d clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid d476af52-b666-4072-9a0e-bb1431d5430d clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid d476af52-b666-4072-9a0e-bb1431d5430d clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid d476af52-b666-4072-9a0e-bb1431d5430d clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid d476af52-b666-4072-9a0e-bb1431d5430d clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid d476af52-b666-4072-9a0e-bb1431d5430d clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 2f72f970-3f27-41e6-ad29-6f9b83c5809c clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 2f72f970-3f27-41e6-ad29-6f9b83c5809c clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 2f72f970-3f27-41e6-ad29-6f9b83c5809c clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 2f72f970-3f27-41e6-ad29-6f9b83c5809c clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 2f72f970-3f27-41e6-ad29-6f9b83c5809c clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 2f72f970-3f27-41e6-ad29-6f9b83c5809c clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 2f72f970-3f27-41e6-ad29-6f9b83c5809c clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 2f72f970-3f27-41e6-ad29-6f9b83c5809c clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 6916bd04-c67d-4784-9442-544db19e30f2 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 6916bd04-c67d-4784-9442-544db19e30f2 clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 6916bd04-c67d-4784-9442-544db19e30f2 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 6916bd04-c67d-4784-9442-544db19e30f2 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 6916bd04-c67d-4784-9442-544db19e30f2 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 6916bd04-c67d-4784-9442-544db19e30f2 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 6916bd04-c67d-4784-9442-544db19e30f2 clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 6916bd04-c67d-4784-9442-544db19e30f2 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 5ab3db1c-512a-4273-ab14-7b2eea7e4d8f clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 5ab3db1c-512a-4273-ab14-7b2eea7e4d8f clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 5ab3db1c-512a-4273-ab14-7b2eea7e4d8f clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 5ab3db1c-512a-4273-ab14-7b2eea7e4d8f clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 5ab3db1c-512a-4273-ab14-7b2eea7e4d8f clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 5ab3db1c-512a-4273-ab14-7b2eea7e4d8f clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 5ab3db1c-512a-4273-ab14-7b2eea7e4d8f clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 5ab3db1c-512a-4273-ab14-7b2eea7e4d8f clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid e16a6151-0742-4bb0-9cc0-f62c1853b15b clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid e16a6151-0742-4bb0-9cc0-f62c1853b15b clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid e16a6151-0742-4bb0-9cc0-f62c1853b15b clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid e16a6151-0742-4bb0-9cc0-f62c1853b15b clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid e16a6151-0742-4bb0-9cc0-f62c1853b15b clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid e16a6151-0742-4bb0-9cc0-f62c1853b15b clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid e16a6151-0742-4bb0-9cc0-f62c1853b15b clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid e16a6151-0742-4bb0-9cc0-f62c1853b15b clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid cf5a6c55-0999-408d-adfc-1a3a314332e3 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid cf5a6c55-0999-408d-adfc-1a3a314332e3 clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid cf5a6c55-0999-408d-adfc-1a3a314332e3 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid cf5a6c55-0999-408d-adfc-1a3a314332e3 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid cf5a6c55-0999-408d-adfc-1a3a314332e3 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid cf5a6c55-0999-408d-adfc-1a3a314332e3 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid cf5a6c55-0999-408d-adfc-1a3a314332e3 clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid cf5a6c55-0999-408d-adfc-1a3a314332e3 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 5fef96e0-9975-4ffc-8d6a-612d31a99bb2 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 5fef96e0-9975-4ffc-8d6a-612d31a99bb2 clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 5fef96e0-9975-4ffc-8d6a-612d31a99bb2 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 5fef96e0-9975-4ffc-8d6a-612d31a99bb2 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 5fef96e0-9975-4ffc-8d6a-612d31a99bb2 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 5fef96e0-9975-4ffc-8d6a-612d31a99bb2 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 5fef96e0-9975-4ffc-8d6a-612d31a99bb2 clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 5fef96e0-9975-4ffc-8d6a-612d31a99bb2 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid f9a4ea7a-bfe0-462a-b413-b1397595897d clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid f9a4ea7a-bfe0-462a-b413-b1397595897d clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid f9a4ea7a-bfe0-462a-b413-b1397595897d clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid f9a4ea7a-bfe0-462a-b413-b1397595897d clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid f9a4ea7a-bfe0-462a-b413-b1397595897d clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid f9a4ea7a-bfe0-462a-b413-b1397595897d clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid f9a4ea7a-bfe0-462a-b413-b1397595897d clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid f9a4ea7a-bfe0-462a-b413-b1397595897d clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 6db2cdbe-e962-4672-ad91-1d0e7a146da7 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 6db2cdbe-e962-4672-ad91-1d0e7a146da7 clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 6db2cdbe-e962-4672-ad91-1d0e7a146da7 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 6db2cdbe-e962-4672-ad91-1d0e7a146da7 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 6db2cdbe-e962-4672-ad91-1d0e7a146da7 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 6db2cdbe-e962-4672-ad91-1d0e7a146da7 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 6db2cdbe-e962-4672-ad91-1d0e7a146da7 clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 6db2cdbe-e962-4672-ad91-1d0e7a146da7 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid a39a4075-214c-4064-8906-6dddf3b69803 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid a39a4075-214c-4064-8906-6dddf3b69803 clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid a39a4075-214c-4064-8906-6dddf3b69803 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid a39a4075-214c-4064-8906-6dddf3b69803 clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid a39a4075-214c-4064-8906-6dddf3b69803 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid a39a4075-214c-4064-8906-6dddf3b69803 clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid a39a4075-214c-4064-8906-6dddf3b69803 clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid a39a4075-214c-4064-8906-6dddf3b69803 clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 078f3dd0-04f9-4e59-a477-a7aec665ce8c clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 078f3dd0-04f9-4e59-a477-a7aec665ce8c clock.PostConditioning.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 078f3dd0-04f9-4e59-a477-a7aec665ce8c clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 078f3dd0-04f9-4e59-a477-a7aec665ce8c clock.Routing.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 078f3dd0-04f9-4e59-a477-a7aec665ce8c clock.Implementation.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 078f3dd0-04f9-4e59-a477-a7aec665ce8c clock.eGRPC.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 078f3dd0-04f9-4e59-a477-a7aec665ce8c clock.Construction.area.total
[07/19 16:41:53    104s] <CMD> get_metric -raw -id current -uuid 078f3dd0-04f9-4e59-a477-a7aec665ce8c clock.Implementation.area.total
[07/19 16:41:53    104s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:41:53    104s] UM:          61.28             72                                      postroute
[07/19 16:41:53    104s] # report_metric -file reports/metrics.html -format html
<CMD> um::get_metric_definition -name *.drc
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name *.drc.layer:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name *.drc.layer:*.type:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name *.drc.type:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name check.drc
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name check.drc.antenna
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name check.place.*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.area.buffer
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.area.clkgate
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.area.inverter
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.area.logic
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.area.nonicg
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.area.total
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.area_distribution.buffer.base_cell:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.area_distribution.clkgate.base_cell:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.area_distribution.inverter.base_cell:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.area_distribution.logic.base_cell:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.area_distribution.nonicg.base_cell:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.buffer_depth_constraint.skew_group:*.*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.capacitance.gate.leaf
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.capacitance.gate.top
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.capacitance.gate.trunk
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.capacitance.sink.*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.capacitance.total.leaf
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.capacitance.total.top
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.capacitance.total.trunk
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.capacitance.wire.leaf
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.capacitance.wire.top
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.capacitance.wire.trunk
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.drv.nets.capacitance.*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.drv.nets.capacitance.count
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.drv.nets.capacitance.max
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.drv.nets.fanout.*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.drv.nets.fanout.count
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.drv.nets.fanout.max
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.drv.nets.length.*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.drv.nets.length.count
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.drv.nets.length.max
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.drv.nets.remaining
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.drv.nets.resistance.*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.drv.nets.resistance.count
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.drv.nets.resistance.max
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.drv.nets.unfixable
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.halo.clock_tree:*.count
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.halo.clock_tree:*.violations
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.instances.buffer
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.instances.buffer.creator.*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.instances.clkgate
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.instances.inverter
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.instances.inverter.creator.*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.instances.logic
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.instances.nonicg
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.instances.total
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.instances_distribution.buffer.base_cell:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.instances_distribution.clkgate.base_cell:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.instances_distribution.inverter.base_cell:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.instances_distribution.logic.base_cell:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.instances_distribution.nonicg.base_cell:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.latency.primary_reporting_skew_group.primary_half_corner.*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.latency.skew_group:*.delay_corner:*.early.*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.latency.skew_group:*.delay_corner:*.late.*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.nets.length.leaf
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.nets.length.top
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.nets.length.total
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.nets.length.trunk
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.skew.primary_reporting_skew_group.primary_half_corner.*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.gate
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.skew_band.*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.target
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.target_met
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.total
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.wire
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.gate
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.skew_band.*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.target
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.target_met
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.total
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.wire
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.stage_depth_constraint.*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.transition.auto_target.delay_corner:*.early.clock_tree:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.transition.auto_target.delay_corner:*.late.clock_tree:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.leaf.*.*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.leaf.*.max
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.top.*.*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.top.*.max
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.trunk.*.*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.trunk.*.max
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.early.leaf.clock_tree:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.early.top.clock_tree:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.early.trunk.clock_tree:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.late.leaf.clock_tree:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.late.top.clock_tree:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.late.trunk.clock_tree:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.transition.target.primary_half_corner.leaf.*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.transition.target.primary_half_corner.top.*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name clock.transition.target.primary_half_corner.trunk.*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.area
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.area.always_on
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.area.blackbox
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.area.buffer
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.area.combinatorial
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.area.hinst:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.area.icg
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.area.inverter
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.area.io
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.area.isolation
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.area.latch
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.area.level_shifter
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.area.logical
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.area.macro
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.area.physical
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.area.power_switch
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.area.register
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.area.std_cell
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.area.vth:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.area.vth:*.ratio
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.blockages.place.area
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.blockages.route.area
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.blockages.route.area.layer:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.congestion.hotspot.max
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.congestion.hotspot.total
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.density
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.floorplan.image
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.instances
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.instances.always_on
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.instances.blackbox
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.instances.buffer
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.instances.combinatorial
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.instances.hinst:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.instances.icg
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.instances.inverter
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.instances.io
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.instances.isolation
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.instances.latch
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.instances.level_shifter
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.instances.logical
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.instances.macro
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.instances.physical
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.instances.power_switch
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.instances.register
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.instances.std_cell
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.instances.vth:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.instances.vth:*.ratio
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.multibit.*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.name
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name design.route.drc.image
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name flow.cputime
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name flow.cputime.total
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name flow.last_child_snapshot
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name flow.log
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name flow.machine
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name flow.machine.cpu.frequency
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name flow.machine.cpu.model
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name flow.machine.cpu.number
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name flow.machine.hostname
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name flow.machine.load
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name flow.machine.memory.free
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name flow.machine.memory.total
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name flow.machine.os
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name flow.machine.swap.free
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name flow.machine.swap.total
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name flow.memory
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name flow.memory.resident
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name flow.memory.resident.peak
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name flow.realtime
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name flow.realtime.total
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name flow.root_config
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name flow.run_directory
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name flow.run_tag
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name flow.step.tcl
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name flow.template.feature_enabled
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name flow.template.type
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name flow.tool_list
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name flow.user
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name flowtool.status
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name messages
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name name
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name power
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name power.clock
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name power.hinst:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name power.internal
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name power.internal.hinst:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name power.internal.type:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name power.leakage
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name power.leakage.hinst:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name power.leakage.type:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name power.switching
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name power.switching.hinst:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name power.switching.type:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name route.drc
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name route.drc.antenna
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name route.drc.layer:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name route.map.*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name route.overflow
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name route.overflow.horizontal
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name route.overflow.layer:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name route.overflow.vertical
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name route.shielding.*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name route.via
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name route.via.layer:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name route.via.multicut
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name route.via.multicut.layer:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name route.via.multicut.percentage
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name route.via.singlecut
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name route.via.singlecut.layer:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name route.via.singlecut.percentage
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name route.via.total
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name route.wirelength
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.drv.max_cap.total
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.drv.max_cap.worst
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.drv.max_fanout.total
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.drv.max_fanout.worst
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.drv.max_length.total
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.drv.max_length.worst
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.drv.max_tran.total
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.drv.max_tran.worst
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.hold.feps
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.hold.feps.analysis_view:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.hold.feps.path_group:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.hold.feps.path_group:*.analysis_view:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.hold.feps.path_group:reg2reg
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.hold.histogram
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.hold.histogram.views
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.hold.tns
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.hold.tns.analysis_view:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.hold.tns.path_group:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.hold.tns.path_group:*.analysis_view:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.hold.tns.path_group:reg2reg
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.hold.type
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.hold.wns
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.hold.wns.analysis_view:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.hold.wns.path_group:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.hold.wns.path_group:*.analysis_view:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.hold.wns.path_group:reg2reg
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.feps
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.feps.analysis_view:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.feps.analysis_view:*.clock:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.feps.clock:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.tns
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.tns.analysis_view:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.tns.analysis_view:*.clock:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.tns.clock:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.wns
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.wns.analysis_view:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.wns.analysis_view:*.clock:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.wns.clock:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.feps
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.feps.analysis_view:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.feps.analysis_view:*.clock:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.feps.clock:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.tns
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.tns.analysis_view:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.tns.analysis_view:*.clock:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.tns.clock:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns.analysis_view:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns.clock:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.setup.feps
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.setup.feps.analysis_view:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.setup.feps.path_group:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.setup.feps.path_group:*.analysis_view:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.setup.feps.path_group:reg2reg
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.setup.histogram
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.setup.histogram.views
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.setup.tns
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.setup.tns.analysis_view:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.setup.tns.path_group:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.setup.tns.path_group:*.analysis_view:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.setup.tns.path_group:reg2reg
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.setup.type
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.setup.wns
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.setup.wns.analysis_view:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.setup.wns.path_group:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.setup.wns.path_group:*.analysis_view:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.setup.wns.path_group:reg2reg
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.si.double_clocking.analysis_view:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.si.double_clocking.frequency_violations.analysis_view:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.si.double_clocking.report_file.analysis_view:*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.si.glitches
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name timing.si.noise
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name transition.*
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name transition.count
[07/19 16:41:54    104s] <CMD> um::get_metric_definition -name transition.max
[07/19 16:41:54    104s] # return
### End verbose source output for 'innovus-foundation-flow/INNOVUS/run_postroute.tcl'.
[07/19 16:41:54    104s] ### End verbose source output for 'scripts/main.tcl'.
[07/19 16:41:54    104s] <CMD> getVersion
[07/19 16:41:54    104s] <CMD> saveDesign checkpoints/design.checkpoint/save.enc -user_path
[07/19 16:41:54    104s] The in-memory database contained RC information but was not saved. To save 
[07/19 16:41:54    104s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[07/19 16:41:54    104s] so it should only be saved when it is really desired.
[07/19 16:41:54    105s] #% Begin save design ... (date=07/19 16:41:54, mem=3598.7M)
[07/19 16:41:54    105s] % Begin Save ccopt configuration ... (date=07/19 16:41:54, mem=3600.7M)
[07/19 16:41:54    105s] % End Save ccopt configuration ... (date=07/19 16:41:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=3601.6M, current mem=3601.6M)
[07/19 16:41:54    105s] % Begin Save netlist data ... (date=07/19 16:41:54, mem=3601.6M)
[07/19 16:41:54    105s] Writing Binary DB to checkpoints/design.checkpoint/save.enc.dat/vbin/sar_adc_controller.v.bin in multi-threaded mode...
[07/19 16:41:55    105s] % End Save netlist data ... (date=07/19 16:41:55, total cpu=0:00:00.1, real=0:00:01.0, peak res=3610.5M, current mem=3610.5M)
[07/19 16:41:55    105s] Saving symbol-table file in separate thread ...
[07/19 16:41:55    105s] Saving congestion map file in separate thread ...
[07/19 16:41:55    105s] Saving congestion map file checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.route.congmap.gz ...
[07/19 16:41:55    105s] % Begin Save AAE data ... (date=07/19 16:41:55, mem=3610.8M)
[07/19 16:41:55    105s] Saving AAE Data ...
[07/19 16:41:55    105s] % End Save AAE data ... (date=07/19 16:41:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=3610.8M, current mem=3610.8M)
[07/19 16:41:55    105s] Saving preference file checkpoints/design.checkpoint/save.enc.dat/gui.pref.tcl ...
[07/19 16:41:55    105s] Saving mode setting ...
[07/19 16:41:56    105s] Saving global file ...
[07/19 16:41:57    105s] Saving Drc markers ...
[07/19 16:41:57    105s] ... No Drc file written since there is no markers found.
[07/19 16:41:57    105s] Saving special route data file in separate thread ...
[07/19 16:41:57    105s] Saving PG file in separate thread ...
[07/19 16:41:57    105s] Saving placement file in separate thread ...
[07/19 16:41:57    105s] Saving route file in separate thread ...
[07/19 16:41:57    105s] Saving property file in separate thread ...
[07/19 16:41:57    105s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[07/19 16:41:57    105s] ** Saving stdCellPlacement_binary (version# 2) ...
[07/19 16:41:57    105s] Save Adaptive View Pruning View Names to Binary file
[07/19 16:41:57    105s] Saving PG file checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.pg.gz, version#2, (Created by Innovus v20.13-s083_1 on Mon Jul 19 16:41:57 2021)
[07/19 16:41:57    105s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3799.3M) ***
[07/19 16:41:57    105s] Saving property file checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.prop
[07/19 16:41:57    105s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3799.3M) ***
[07/19 16:41:59    105s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:02.0 mem=3799.3M) ***
[07/19 16:41:59    105s] TAT_INFO: ::savePGFile REAL = 2 : CPU = 0 : MEM = 0.
[07/19 16:41:59    105s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[07/19 16:41:59    105s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:02.0 mem=3799.3M) ***
[07/19 16:41:59    105s] TAT_INFO: ::saveRoute REAL = 2 : CPU = 0 : MEM = 0.
[07/19 16:41:59    105s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[07/19 16:42:01    105s] #Saving pin access data to file checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.apa ...
[07/19 16:42:01    105s] #
[07/19 16:42:01    105s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[07/19 16:42:01    105s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[07/19 16:42:01    105s] % Begin Save power constraints data ... (date=07/19 16:42:01, mem=3618.2M)
[07/19 16:42:01    105s] % End Save power constraints data ... (date=07/19 16:42:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=3618.3M, current mem=3618.3M)
[07/19 16:42:04    107s] Generated self-contained design save.enc.dat
[07/19 16:42:04    107s] #% End save design ... (date=07/19 16:42:04, total cpu=0:00:02.1, real=0:00:10.0, peak res=3654.0M, current mem=3623.0M)
[07/19 16:42:04    107s] *** Message Summary: 0 warning(s), 0 error(s)
[07/19 16:42:04    107s] 
[07/19 16:42:04    107s] 
[07/19 16:42:04    107s] *** Memory Usage v#2 (Current mem = 3817.691M, initial mem = 267.605M) ***
[07/19 16:42:04    107s] 
[07/19 16:42:04    107s] *** Summary of all messages that are not suppressed in this session:
[07/19 16:42:04    107s] Severity  ID               Count  Summary                                  
[07/19 16:42:04    107s] WARNING   IMPLF-201            2  Pin '%s' in macro '%s' has no ANTENNADIF...
[07/19 16:42:04    107s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[07/19 16:42:04    107s] WARNING   IMPPTN-867           1  Found use of %s. This will continue to w...
[07/19 16:42:04    107s] WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
[07/19 16:42:04    107s] WARNING   IMPOPT-3602          5  The specified path group name %s is not ...
[07/19 16:42:04    107s] WARNING   IMPCCOPT-1183        1  The library has no usable balanced %ss f...
[07/19 16:42:04    107s] ERROR     IMPCCOPT-1209        1  Non-leaf slew time target of %s%s is too...
[07/19 16:42:04    107s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[07/19 16:42:04    107s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[07/19 16:42:04    107s] WARNING   TECHLIB-302         24  No function defined for cell '%s'. The c...
[07/19 16:42:04    107s] *** Message Summary: 39 warning(s), 1 error(s)
[07/19 16:42:04    107s] 
[07/19 16:42:04    107s] --- Ending "Innovus" (totcpu=0:01:47, real=0:02:08, mem=3817.7M) ---
