#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Aug 30 07:18:51 2018
# Process ID: 30516
# Current directory: C:/Users/akniazev/Documents/work/VivadoWork/ultra96_blinky_02/build/synth_1
# Command line: vivado.exe -log blinky_block_diag_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source blinky_block_diag_wrapper.tcl
# Log file: C:/Users/akniazev/Documents/work/VivadoWork/ultra96_blinky_02/build/synth_1/blinky_block_diag_wrapper.vds
# Journal file: C:/Users/akniazev/Documents/work/VivadoWork/ultra96_blinky_02/build/synth_1\vivado.jou
#-----------------------------------------------------------
source blinky_block_diag_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 826.559 ; gain = 581.707
Command: synth_design -top blinky_block_diag_wrapper -part xczu3eg-sbva484-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26360 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 826.559 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'blinky_block_diag_wrapper' [C:/Users/akniazev/Documents/work/VivadoWork/ultra96_blinky_02/sources/hdl/blinky_block_diag/hdl/blinky_block_diag_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'blinky_block_diag' [C:/Users/akniazev/Documents/work/VivadoWork/ultra96_blinky_02/sources/hdl/blinky_block_diag/synth/blinky_block_diag.v:13]
INFO: [Synth 8-6157] synthesizing module 'blinky_block_diag_blinky_0_0' [C:/Users/akniazev/Documents/work/VivadoWork/ultra96_blinky_02/build/synth_1/.Xil/Vivado-30516-LAPTOP-EPOJV2QA/realtime/blinky_block_diag_blinky_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blinky_block_diag_blinky_0_0' (1#1) [C:/Users/akniazev/Documents/work/VivadoWork/ultra96_blinky_02/build/synth_1/.Xil/Vivado-30516-LAPTOP-EPOJV2QA/realtime/blinky_block_diag_blinky_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blinky_block_diag_clk_wiz_0_0' [C:/Users/akniazev/Documents/work/VivadoWork/ultra96_blinky_02/build/synth_1/.Xil/Vivado-30516-LAPTOP-EPOJV2QA/realtime/blinky_block_diag_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blinky_block_diag_clk_wiz_0_0' (2#1) [C:/Users/akniazev/Documents/work/VivadoWork/ultra96_blinky_02/build/synth_1/.Xil/Vivado-30516-LAPTOP-EPOJV2QA/realtime/blinky_block_diag_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'blinky_block_diag_zynq_ultra_ps_e_0_0' [C:/Users/akniazev/Documents/work/VivadoWork/ultra96_blinky_02/build/synth_1/.Xil/Vivado-30516-LAPTOP-EPOJV2QA/realtime/blinky_block_diag_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blinky_block_diag_zynq_ultra_ps_e_0_0' (3#1) [C:/Users/akniazev/Documents/work/VivadoWork/ultra96_blinky_02/build/synth_1/.Xil/Vivado-30516-LAPTOP-EPOJV2QA/realtime/blinky_block_diag_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blinky_block_diag' (4#1) [C:/Users/akniazev/Documents/work/VivadoWork/ultra96_blinky_02/sources/hdl/blinky_block_diag/synth/blinky_block_diag.v:13]
INFO: [Synth 8-6155] done synthesizing module 'blinky_block_diag_wrapper' (5#1) [C:/Users/akniazev/Documents/work/VivadoWork/ultra96_blinky_02/sources/hdl/blinky_block_diag/hdl/blinky_block_diag_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 826.559 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 826.559 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 826.559 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/akniazev/Documents/work/VivadoWork/ultra96_blinky_02/sources/hdl/blinky_block_diag/ip/blinky_block_diag_blinky_0_0/blinky_block_diag_blinky_0_0/blinky_block_diag_blinky_0_0_in_context.xdc] for cell 'blinky_block_diag_i/blinky_0'
Finished Parsing XDC File [c:/Users/akniazev/Documents/work/VivadoWork/ultra96_blinky_02/sources/hdl/blinky_block_diag/ip/blinky_block_diag_blinky_0_0/blinky_block_diag_blinky_0_0/blinky_block_diag_blinky_0_0_in_context.xdc] for cell 'blinky_block_diag_i/blinky_0'
Parsing XDC File [c:/Users/akniazev/Documents/work/VivadoWork/ultra96_blinky_02/sources/hdl/blinky_block_diag/ip/blinky_block_diag_clk_wiz_0_0/blinky_block_diag_clk_wiz_0_0/blinky_block_diag_clk_wiz_0_0_in_context.xdc] for cell 'blinky_block_diag_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/akniazev/Documents/work/VivadoWork/ultra96_blinky_02/sources/hdl/blinky_block_diag/ip/blinky_block_diag_clk_wiz_0_0/blinky_block_diag_clk_wiz_0_0/blinky_block_diag_clk_wiz_0_0_in_context.xdc] for cell 'blinky_block_diag_i/clk_wiz_0'
Parsing XDC File [c:/Users/akniazev/Documents/work/VivadoWork/ultra96_blinky_02/sources/hdl/blinky_block_diag/ip/blinky_block_diag_zynq_ultra_ps_e_0_0/blinky_block_diag_zynq_ultra_ps_e_0_0/blinky_block_diag_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'blinky_block_diag_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [c:/Users/akniazev/Documents/work/VivadoWork/ultra96_blinky_02/sources/hdl/blinky_block_diag/ip/blinky_block_diag_zynq_ultra_ps_e_0_0/blinky_block_diag_zynq_ultra_ps_e_0_0/blinky_block_diag_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'blinky_block_diag_i/zynq_ultra_ps_e_0'
Parsing XDC File [C:/Users/akniazev/Documents/work/VivadoWork/ultra96_blinky_02/sources/hdl/Ultra96_constraints_180318.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 26]]'. [C:/Users/akniazev/Documents/work/VivadoWork/ultra96_blinky_02/sources/hdl/Ultra96_constraints_180318.xdc:138]
Finished Parsing XDC File [C:/Users/akniazev/Documents/work/VivadoWork/ultra96_blinky_02/sources/hdl/Ultra96_constraints_180318.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/akniazev/Documents/work/VivadoWork/ultra96_blinky_02/sources/hdl/Ultra96_constraints_180318.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/blinky_block_diag_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/blinky_block_diag_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/akniazev/Documents/work/VivadoWork/ultra96_blinky_02/build/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/akniazev/Documents/work/VivadoWork/ultra96_blinky_02/build/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1383.566 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1383.566 ; gain = 557.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1383.566 ; gain = 557.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for blinky_block_diag_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for blinky_block_diag_i/blinky_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for blinky_block_diag_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for blinky_block_diag_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1383.566 ; gain = 557.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1383.566 ; gain = 557.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1383.566 ; gain = 557.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'blinky_block_diag_i/clk_wiz_0/clk_in1' to pin 'blinky_block_diag_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'blinky_block_diag_i/clk_wiz_0/clk_out1' to pin 'blinky_block_diag_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'blinky_block_diag_i/clk_wiz_0/clk_in1' to 'blinky_block_diag_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'blinky_block_diag_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'blinky_block_diag_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1772.438 ; gain = 945.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1772.438 ; gain = 945.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1772.438 ; gain = 945.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1773.941 ; gain = 947.383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1773.941 ; gain = 947.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1773.941 ; gain = 947.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1773.941 ; gain = 947.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1773.941 ; gain = 947.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1773.941 ; gain = 947.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------+----------+
|      |BlackBox name                         |Instances |
+------+--------------------------------------+----------+
|1     |blinky_block_diag_blinky_0_0          |         1|
|2     |blinky_block_diag_clk_wiz_0_0         |         1|
|3     |blinky_block_diag_zynq_ultra_ps_e_0_0 |         1|
+------+--------------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |blinky_block_diag_blinky_0_0          |     1|
|2     |blinky_block_diag_clk_wiz_0_0         |     1|
|3     |blinky_block_diag_zynq_ultra_ps_e_0_0 |     1|
|4     |OBUF                                  |     1|
+------+--------------------------------------+------+

Report Instance Areas: 
+------+----------------------+------------------+------+
|      |Instance              |Module            |Cells |
+------+----------------------+------------------+------+
|1     |top                   |                  |     4|
|2     |  blinky_block_diag_i |blinky_block_diag |     3|
+------+----------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1773.941 ; gain = 947.383
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1773.945 ; gain = 390.379
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1773.945 ; gain = 947.387
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1809.488 ; gain = 982.930
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/akniazev/Documents/work/VivadoWork/ultra96_blinky_02/build/synth_1/blinky_block_diag_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file blinky_block_diag_wrapper_utilization_synth.rpt -pb blinky_block_diag_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1809.746 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Aug 30 07:19:47 2018...
