{"vcs1":{"timestamp_begin":1769669063.334982468, "rt":7.53, "ut":7.25, "st":0.20}}
{"vcselab":{"timestamp_begin":1769669070.918134652, "rt":0.33, "ut":0.23, "st":0.05}}
{"link":{"timestamp_begin":1769669071.290206808, "rt":0.24, "ut":0.15, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769669063.077893276}
{"VCS_COMP_START_TIME": 1769669063.077893276}
{"VCS_COMP_END_TIME": 1769669071.579204879}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 353384}}
{"vcselab": {"peak_mem": 173708}}
