# TMR
Verilog Simulation of Triple Module Redundancy in Saturn V Launch Computer
