	component sdram is
		port (
			aux_full_rate_clk  : out   std_logic;                                        -- clk
			aux_half_rate_clk  : out   std_logic;                                        -- clk
			local_ready        : out   std_logic;                                        -- waitrequest_n
			local_write_req    : in    std_logic                     := 'X';             -- write
			local_read_req     : in    std_logic                     := 'X';             -- read
			local_address      : in    std_logic_vector(23 downto 0) := (others => 'X'); -- address
			local_be           : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- byteenable
			local_wdata        : in    std_logic_vector(15 downto 0) := (others => 'X'); -- writedata
			local_size         : in    std_logic_vector(2 downto 0)  := (others => 'X'); -- burstcount
			local_burstbegin   : in    std_logic                     := 'X';             -- beginbursttransfer
			local_rdata        : out   std_logic_vector(15 downto 0);                    -- readdata
			local_rdata_valid  : out   std_logic;                                        -- readdatavalid
			global_reset_n     : in    std_logic                     := 'X';             -- reset_n
			mem_addr           : out   std_logic_vector(12 downto 0);                    -- mem_a
			mem_ba             : out   std_logic_vector(1 downto 0);                     -- mem_ba
			mem_cas_n          : out   std_logic;                                        -- mem_cas_n
			mem_cke            : out   std_logic;                                        -- mem_cke
			mem_clk            : inout std_logic                     := 'X';             -- mem_ck
			mem_clk_n          : inout std_logic                     := 'X';             -- mem_ck_n
			mem_cs_n           : out   std_logic;                                        -- mem_cs_n
			mem_dm             : out   std_logic;                                        -- mem_dm
			mem_dq             : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- mem_dq
			mem_dqs            : inout std_logic                     := 'X';             -- mem_dqs
			mem_dqs_n          : inout std_logic                     := 'X';             -- mem_dqs_n
			mem_odt            : out   std_logic;                                        -- mem_odt
			mem_ras_n          : out   std_logic;                                        -- mem_ras_n
			mem_we_n           : out   std_logic;                                        -- mem_we_n
			phy_clk            : out   std_logic;                                        -- clk
			reset_phy_clk_n    : out   std_logic;                                        -- reset_n
			pll_ref_clk        : in    std_logic                     := 'X';             -- clk
			reset_request_n    : out   std_logic;                                        -- reset_n
			status_cal_fail    : out   std_logic;                                        -- local_cal_fail
			status_cal_success : out   std_logic;                                        -- local_cal_success
			status_init_done   : out   std_logic                                         -- local_init_done
		);
	end component sdram;

