{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587656358190 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587656358191 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 23 12:39:17 2020 " "Processing started: Thu Apr 23 12:39:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587656358191 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656358191 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ConsoleFPGA -c ConsoleFPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ConsoleFPGA -c ConsoleFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656358192 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587656358470 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587656358470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/Top_level/video_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/Top_level/video_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_processor " "Found entity 1: video_processor" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587656377584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/sprite_memory/sprite_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/sprite_memory/sprite_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_memory " "Found entity 1: sprite_memory" {  } { { "modulos/sprite_memory/sprite_memory.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_memory/sprite_memory.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587656377585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/interfaceVGA/VGA_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/interfaceVGA/VGA_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_sync " "Found entity 1: VGA_sync" {  } { { "modulos/interfaceVGA/VGA_sync.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/interfaceVGA/VGA_sync.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587656377586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/full_print_module/full_print_module.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/full_print_module/full_print_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_print_module " "Found entity 1: full_print_module" {  } { { "modulos/full_print_module/full_print_module.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/full_print_module/full_print_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587656377588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/multiplexador/multiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/multiplexador/multiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "modulos/multiplexador/multiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/multiplexador/multiplexador.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587656377588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/sprite_line_counter/sprite_line_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/sprite_line_counter/sprite_line_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_line_counter " "Found entity 1: sprite_line_counter" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587656377590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/printModule/printModule.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/printModule/printModule.v" { { "Info" "ISGN_ENTITY_NAME" "1 printModule " "Found entity 1: printModule" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587656377591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/registerFile/registerFile.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/registerFile/registerFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "modulos/registerFile/registerFile.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/registerFile/registerFile.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587656377594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/demultiplexador/demultiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/demultiplexador/demultiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 demultiplexador " "Found entity 1: demultiplexador" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587656377595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377595 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(61) " "Verilog HDL warning at controlUnit.v(61): extended using \"x\" or \"z\"" {  } { { "modulos/ControlUnit/controlUnit.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/ControlUnit/controlUnit.v" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1587656377596 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controlUnit.v(107) " "Verilog HDL information at controlUnit.v(107): always construct contains both blocking and non-blocking assignments" {  } { { "modulos/ControlUnit/controlUnit.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/ControlUnit/controlUnit.v" 107 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1587656377596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/ControlUnit/controlUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/ControlUnit/controlUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "modulos/ControlUnit/controlUnit.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/ControlUnit/controlUnit.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587656377597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377597 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoderInstruction.v(72) " "Verilog HDL warning at decoderInstruction.v(72): extended using \"x\" or \"z\"" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1587656377598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/decoderInstruction/decoderInstruction.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/decoderInstruction/decoderInstruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 decorderInstruction " "Found entity 1: decorderInstruction" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587656377598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/sprite_memory/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/sprite_memory/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "modulos/sprite_memory/memory.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_memory/memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587656377599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377599 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_opCode video_processor.v(70) " "Verilog HDL Implicit Net warning at video_processor.v(70): created implicit net for \"out_opCode\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587656377599 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memory_wr video_processor.v(74) " "Verilog HDL Implicit Net warning at video_processor.v(74): created implicit net for \"memory_wr\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587656377600 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixel_x video_processor.v(124) " "Verilog HDL Implicit Net warning at video_processor.v(124): created implicit net for \"pixel_x\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587656377600 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixel_y video_processor.v(125) " "Verilog HDL Implicit Net warning at video_processor.v(125): created implicit net for \"pixel_y\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587656377600 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "check_value_sig video_processor.v(128) " "Verilog HDL Implicit Net warning at video_processor.v(128): created implicit net for \"check_value_sig\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587656377600 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "printModule printModule.v(40) " "Verilog HDL Parameter Declaration warning at printModule.v(40): Parameter Declaration in module \"printModule\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 40 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1587656377619 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "printModule printModule.v(45) " "Verilog HDL Parameter Declaration warning at printModule.v(45): Parameter Declaration in module \"printModule\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 45 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1587656377619 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "printModule printModule.v(46) " "Verilog HDL Parameter Declaration warning at printModule.v(46): Parameter Declaration in module \"printModule\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 46 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1587656377619 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "printModule printModule.v(47) " "Verilog HDL Parameter Declaration warning at printModule.v(47): Parameter Declaration in module \"printModule\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1587656377619 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sprite_line_counter sprite_line_counter.v(32) " "Verilog HDL Parameter Declaration warning at sprite_line_counter.v(32): Parameter Declaration in module \"sprite_line_counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 32 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1587656377620 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "video_processor " "Elaborating entity \"video_processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1587656377693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decorderInstruction decorderInstruction:decorderInstruction_inst " "Elaborating entity \"decorderInstruction\" for hierarchy \"decorderInstruction:decorderInstruction_inst\"" {  } { { "modulos/Top_level/video_processor.v" "decorderInstruction_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587656377698 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 decoderInstruction.v(54) " "Verilog HDL assignment warning at decoderInstruction.v(54): truncated value with size 4 to match size of target (2)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587656377700 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "opcode decoderInstruction.v(52) " "Verilog HDL Always Construct warning at decoderInstruction.v(52): inferring latch(es) for variable \"opcode\", which holds its previous value in one or more paths through the always construct" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1587656377700 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "register decoderInstruction.v(52) " "Verilog HDL Always Construct warning at decoderInstruction.v(52): inferring latch(es) for variable \"register\", which holds its previous value in one or more paths through the always construct" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1587656377701 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data decoderInstruction.v(52) " "Verilog HDL Always Construct warning at decoderInstruction.v(52): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1587656377701 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] decoderInstruction.v(88) " "Inferred latch for \"data\[0\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377701 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] decoderInstruction.v(88) " "Inferred latch for \"data\[1\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377701 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] decoderInstruction.v(88) " "Inferred latch for \"data\[2\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377701 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] decoderInstruction.v(88) " "Inferred latch for \"data\[3\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377701 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] decoderInstruction.v(88) " "Inferred latch for \"data\[4\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377701 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] decoderInstruction.v(88) " "Inferred latch for \"data\[5\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377701 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] decoderInstruction.v(88) " "Inferred latch for \"data\[6\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377701 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] decoderInstruction.v(88) " "Inferred latch for \"data\[7\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377701 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] decoderInstruction.v(88) " "Inferred latch for \"data\[8\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377701 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] decoderInstruction.v(88) " "Inferred latch for \"data\[9\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377701 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] decoderInstruction.v(88) " "Inferred latch for \"data\[10\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377701 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] decoderInstruction.v(88) " "Inferred latch for \"data\[11\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377701 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] decoderInstruction.v(88) " "Inferred latch for \"data\[12\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377701 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] decoderInstruction.v(88) " "Inferred latch for \"data\[13\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377701 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] decoderInstruction.v(88) " "Inferred latch for \"data\[14\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377701 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] decoderInstruction.v(88) " "Inferred latch for \"data\[15\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377702 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[16\] decoderInstruction.v(88) " "Inferred latch for \"data\[16\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377702 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[17\] decoderInstruction.v(88) " "Inferred latch for \"data\[17\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377702 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[18\] decoderInstruction.v(88) " "Inferred latch for \"data\[18\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377702 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[19\] decoderInstruction.v(88) " "Inferred latch for \"data\[19\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377702 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[20\] decoderInstruction.v(88) " "Inferred latch for \"data\[20\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377702 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[21\] decoderInstruction.v(88) " "Inferred latch for \"data\[21\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377702 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[22\] decoderInstruction.v(88) " "Inferred latch for \"data\[22\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377702 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[23\] decoderInstruction.v(88) " "Inferred latch for \"data\[23\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377702 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[24\] decoderInstruction.v(88) " "Inferred latch for \"data\[24\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377702 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[25\] decoderInstruction.v(88) " "Inferred latch for \"data\[25\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377702 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[26\] decoderInstruction.v(88) " "Inferred latch for \"data\[26\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377702 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[27\] decoderInstruction.v(88) " "Inferred latch for \"data\[27\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377702 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[28\] decoderInstruction.v(88) " "Inferred latch for \"data\[28\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377702 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[29\] decoderInstruction.v(88) " "Inferred latch for \"data\[29\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377702 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[30\] decoderInstruction.v(88) " "Inferred latch for \"data\[30\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377703 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[31\] decoderInstruction.v(88) " "Inferred latch for \"data\[31\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377703 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[0\] decoderInstruction.v(88) " "Inferred latch for \"register\[0\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377703 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[1\] decoderInstruction.v(88) " "Inferred latch for \"register\[1\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377703 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[2\] decoderInstruction.v(88) " "Inferred latch for \"register\[2\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377703 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[3\] decoderInstruction.v(88) " "Inferred latch for \"register\[3\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377703 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[4\] decoderInstruction.v(88) " "Inferred latch for \"register\[4\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377703 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[5\] decoderInstruction.v(88) " "Inferred latch for \"register\[5\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377703 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[6\] decoderInstruction.v(88) " "Inferred latch for \"register\[6\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377703 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[7\] decoderInstruction.v(88) " "Inferred latch for \"register\[7\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377703 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[8\] decoderInstruction.v(88) " "Inferred latch for \"register\[8\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377703 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[9\] decoderInstruction.v(88) " "Inferred latch for \"register\[9\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377703 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[10\] decoderInstruction.v(88) " "Inferred latch for \"register\[10\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377703 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[11\] decoderInstruction.v(88) " "Inferred latch for \"register\[11\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377703 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[12\] decoderInstruction.v(88) " "Inferred latch for \"register\[12\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377703 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[13\] decoderInstruction.v(88) " "Inferred latch for \"register\[13\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377703 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[0\] decoderInstruction.v(88) " "Inferred latch for \"opcode\[0\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377703 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[1\] decoderInstruction.v(88) " "Inferred latch for \"opcode\[1\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377703 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:controlUnit_inst " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:controlUnit_inst\"" {  } { { "modulos/Top_level/video_processor.v" "controlUnit_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587656377705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demultiplexador demultiplexador:demultiplexador_inst_address " "Elaborating entity \"demultiplexador\" for hierarchy \"demultiplexador:demultiplexador_inst_address\"" {  } { { "modulos/Top_level/video_processor.v" "demultiplexador_inst_address" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587656377707 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out1 demultiplexador.v(24) " "Verilog HDL Always Construct warning at demultiplexador.v(24): inferring latch(es) for variable \"out1\", which holds its previous value in one or more paths through the always construct" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1587656377708 "|video_processor|demultiplexador:demultiplexador_inst_address"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out2 demultiplexador.v(24) " "Verilog HDL Always Construct warning at demultiplexador.v(24): inferring latch(es) for variable \"out2\", which holds its previous value in one or more paths through the always construct" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1587656377708 "|video_processor|demultiplexador:demultiplexador_inst_address"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[0\] demultiplexador.v(26) " "Inferred latch for \"out2\[0\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377708 "|video_processor|demultiplexador:demultiplexador_inst_address"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[1\] demultiplexador.v(26) " "Inferred latch for \"out2\[1\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377708 "|video_processor|demultiplexador:demultiplexador_inst_address"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[2\] demultiplexador.v(26) " "Inferred latch for \"out2\[2\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377708 "|video_processor|demultiplexador:demultiplexador_inst_address"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[3\] demultiplexador.v(26) " "Inferred latch for \"out2\[3\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377708 "|video_processor|demultiplexador:demultiplexador_inst_address"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[4\] demultiplexador.v(26) " "Inferred latch for \"out2\[4\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377708 "|video_processor|demultiplexador:demultiplexador_inst_address"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[0\] demultiplexador.v(26) " "Inferred latch for \"out1\[0\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377708 "|video_processor|demultiplexador:demultiplexador_inst_address"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[1\] demultiplexador.v(26) " "Inferred latch for \"out1\[1\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377708 "|video_processor|demultiplexador:demultiplexador_inst_address"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[2\] demultiplexador.v(26) " "Inferred latch for \"out1\[2\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377708 "|video_processor|demultiplexador:demultiplexador_inst_address"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[3\] demultiplexador.v(26) " "Inferred latch for \"out1\[3\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377708 "|video_processor|demultiplexador:demultiplexador_inst_address"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[4\] demultiplexador.v(26) " "Inferred latch for \"out1\[4\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377709 "|video_processor|demultiplexador:demultiplexador_inst_address"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[5\] demultiplexador.v(26) " "Inferred latch for \"out1\[5\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377709 "|video_processor|demultiplexador:demultiplexador_inst_address"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[6\] demultiplexador.v(26) " "Inferred latch for \"out1\[6\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377709 "|video_processor|demultiplexador:demultiplexador_inst_address"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[7\] demultiplexador.v(26) " "Inferred latch for \"out1\[7\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377709 "|video_processor|demultiplexador:demultiplexador_inst_address"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[8\] demultiplexador.v(26) " "Inferred latch for \"out1\[8\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377709 "|video_processor|demultiplexador:demultiplexador_inst_address"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[9\] demultiplexador.v(26) " "Inferred latch for \"out1\[9\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377709 "|video_processor|demultiplexador:demultiplexador_inst_address"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[10\] demultiplexador.v(26) " "Inferred latch for \"out1\[10\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377709 "|video_processor|demultiplexador:demultiplexador_inst_address"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[11\] demultiplexador.v(26) " "Inferred latch for \"out1\[11\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377709 "|video_processor|demultiplexador:demultiplexador_inst_address"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[12\] demultiplexador.v(26) " "Inferred latch for \"out1\[12\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377709 "|video_processor|demultiplexador:demultiplexador_inst_address"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[13\] demultiplexador.v(26) " "Inferred latch for \"out1\[13\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377709 "|video_processor|demultiplexador:demultiplexador_inst_address"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demultiplexador demultiplexador:demultiplexador_inst_data " "Elaborating entity \"demultiplexador\" for hierarchy \"demultiplexador:demultiplexador_inst_data\"" {  } { { "modulos/Top_level/video_processor.v" "demultiplexador_inst_data" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587656377710 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out1 demultiplexador.v(24) " "Verilog HDL Always Construct warning at demultiplexador.v(24): inferring latch(es) for variable \"out1\", which holds its previous value in one or more paths through the always construct" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1587656377712 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out2 demultiplexador.v(24) " "Verilog HDL Always Construct warning at demultiplexador.v(24): inferring latch(es) for variable \"out2\", which holds its previous value in one or more paths through the always construct" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1587656377712 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[0\] demultiplexador.v(26) " "Inferred latch for \"out2\[0\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377712 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[1\] demultiplexador.v(26) " "Inferred latch for \"out2\[1\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377712 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[2\] demultiplexador.v(26) " "Inferred latch for \"out2\[2\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377712 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[3\] demultiplexador.v(26) " "Inferred latch for \"out2\[3\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377713 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[4\] demultiplexador.v(26) " "Inferred latch for \"out2\[4\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377713 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[5\] demultiplexador.v(26) " "Inferred latch for \"out2\[5\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377713 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[6\] demultiplexador.v(26) " "Inferred latch for \"out2\[6\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377713 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[7\] demultiplexador.v(26) " "Inferred latch for \"out2\[7\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377713 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[8\] demultiplexador.v(26) " "Inferred latch for \"out2\[8\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377713 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[9\] demultiplexador.v(26) " "Inferred latch for \"out2\[9\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377713 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[10\] demultiplexador.v(26) " "Inferred latch for \"out2\[10\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377713 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[11\] demultiplexador.v(26) " "Inferred latch for \"out2\[11\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377713 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[12\] demultiplexador.v(26) " "Inferred latch for \"out2\[12\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377713 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[13\] demultiplexador.v(26) " "Inferred latch for \"out2\[13\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377713 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[14\] demultiplexador.v(26) " "Inferred latch for \"out2\[14\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377713 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[15\] demultiplexador.v(26) " "Inferred latch for \"out2\[15\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377713 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[16\] demultiplexador.v(26) " "Inferred latch for \"out2\[16\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377713 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[17\] demultiplexador.v(26) " "Inferred latch for \"out2\[17\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377713 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[18\] demultiplexador.v(26) " "Inferred latch for \"out2\[18\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377713 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[19\] demultiplexador.v(26) " "Inferred latch for \"out2\[19\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377713 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[20\] demultiplexador.v(26) " "Inferred latch for \"out2\[20\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377714 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[21\] demultiplexador.v(26) " "Inferred latch for \"out2\[21\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377714 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[22\] demultiplexador.v(26) " "Inferred latch for \"out2\[22\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377714 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[23\] demultiplexador.v(26) " "Inferred latch for \"out2\[23\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377714 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[24\] demultiplexador.v(26) " "Inferred latch for \"out2\[24\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377714 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[25\] demultiplexador.v(26) " "Inferred latch for \"out2\[25\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377714 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[26\] demultiplexador.v(26) " "Inferred latch for \"out2\[26\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377714 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[27\] demultiplexador.v(26) " "Inferred latch for \"out2\[27\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377714 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[28\] demultiplexador.v(26) " "Inferred latch for \"out2\[28\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377714 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[29\] demultiplexador.v(26) " "Inferred latch for \"out2\[29\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377714 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[30\] demultiplexador.v(26) " "Inferred latch for \"out2\[30\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377714 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[31\] demultiplexador.v(26) " "Inferred latch for \"out2\[31\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377714 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[0\] demultiplexador.v(26) " "Inferred latch for \"out1\[0\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377714 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[1\] demultiplexador.v(26) " "Inferred latch for \"out1\[1\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377714 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[2\] demultiplexador.v(26) " "Inferred latch for \"out1\[2\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377714 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[3\] demultiplexador.v(26) " "Inferred latch for \"out1\[3\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377714 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[4\] demultiplexador.v(26) " "Inferred latch for \"out1\[4\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377714 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[5\] demultiplexador.v(26) " "Inferred latch for \"out1\[5\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377714 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[6\] demultiplexador.v(26) " "Inferred latch for \"out1\[6\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377715 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[7\] demultiplexador.v(26) " "Inferred latch for \"out1\[7\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377715 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[8\] demultiplexador.v(26) " "Inferred latch for \"out1\[8\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656377715 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:registerFile_inst " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:registerFile_inst\"" {  } { { "modulos/Top_level/video_processor.v" "registerFile_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587656377716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_print_module full_print_module:full_print_module_inst " "Elaborating entity \"full_print_module\" for hierarchy \"full_print_module:full_print_module_inst\"" {  } { { "modulos/Top_level/video_processor.v" "full_print_module_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587656378082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "printModule full_print_module:full_print_module_inst\|printModule:printModule_inst " "Elaborating entity \"printModule\" for hierarchy \"full_print_module:full_print_module_inst\|printModule:printModule_inst\"" {  } { { "modulos/full_print_module/full_print_module.v" "printModule_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/full_print_module/full_print_module.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587656378092 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "active_area printModule.v(77) " "Verilog HDL Always Construct warning at printModule.v(77): variable \"active_area\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1587656378094 "|video_processor|full_print_module:full_print_module_inst|printModule:printModule_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "printModule.v(126) " "Verilog HDL Case Statement information at printModule.v(126): all case item expressions in this case statement are onehot" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 126 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1587656378095 "|video_processor|full_print_module:full_print_module_inst|printModule:printModule_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_line_counter full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst " "Elaborating entity \"sprite_line_counter\" for hierarchy \"full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\"" {  } { { "modulos/full_print_module/full_print_module.v" "sprite_line_counter_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/full_print_module/full_print_module.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587656378112 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sprite_datas sprite_line_counter.v(148) " "Verilog HDL Always Construct warning at sprite_line_counter.v(148): variable \"sprite_datas\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1587656378114 "|video_processor|full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sprite_datas sprite_line_counter.v(149) " "Verilog HDL Always Construct warning at sprite_line_counter.v(149): variable \"sprite_datas\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 149 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1587656378114 "|video_processor|full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sprite_datas sprite_line_counter.v(151) " "Verilog HDL Always Construct warning at sprite_line_counter.v(151): variable \"sprite_datas\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 151 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1587656378114 "|video_processor|full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sprite_datas sprite_line_counter.v(153) " "Verilog HDL Always Construct warning at sprite_line_counter.v(153): variable \"sprite_datas\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1587656378115 "|video_processor|full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sprite_datas sprite_line_counter.v(154) " "Verilog HDL Always Construct warning at sprite_line_counter.v(154): variable \"sprite_datas\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 154 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1587656378115 "|video_processor|full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state sprite_line_counter.v(154) " "Verilog HDL Always Construct warning at sprite_line_counter.v(154): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 154 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1587656378115 "|video_processor|full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sprite_datas sprite_line_counter.v(156) " "Verilog HDL Always Construct warning at sprite_line_counter.v(156): variable \"sprite_datas\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1587656378115 "|video_processor|full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "next sprite_line_counter.v(156) " "Verilog HDL Always Construct warning at sprite_line_counter.v(156): variable \"next\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1587656378115 "|video_processor|full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aux_memory_address sprite_line_counter.v(146) " "Verilog HDL Always Construct warning at sprite_line_counter.v(146): inferring latch(es) for variable \"aux_memory_address\", which holds its previous value in one or more paths through the always construct" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 146 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1587656378116 "|video_processor|full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_memory_address\[0\] sprite_line_counter.v(151) " "Inferred latch for \"aux_memory_address\[0\]\" at sprite_line_counter.v(151)" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656378118 "|video_processor|full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_memory_address\[1\] sprite_line_counter.v(151) " "Inferred latch for \"aux_memory_address\[1\]\" at sprite_line_counter.v(151)" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656378118 "|video_processor|full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_memory_address\[2\] sprite_line_counter.v(151) " "Inferred latch for \"aux_memory_address\[2\]\" at sprite_line_counter.v(151)" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656378118 "|video_processor|full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_memory_address\[3\] sprite_line_counter.v(151) " "Inferred latch for \"aux_memory_address\[3\]\" at sprite_line_counter.v(151)" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656378118 "|video_processor|full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_memory_address\[4\] sprite_line_counter.v(151) " "Inferred latch for \"aux_memory_address\[4\]\" at sprite_line_counter.v(151)" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656378118 "|video_processor|full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_memory_address\[5\] sprite_line_counter.v(151) " "Inferred latch for \"aux_memory_address\[5\]\" at sprite_line_counter.v(151)" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656378118 "|video_processor|full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_memory_address\[6\] sprite_line_counter.v(151) " "Inferred latch for \"aux_memory_address\[6\]\" at sprite_line_counter.v(151)" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656378118 "|video_processor|full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_memory_address\[7\] sprite_line_counter.v(151) " "Inferred latch for \"aux_memory_address\[7\]\" at sprite_line_counter.v(151)" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656378118 "|video_processor|full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_memory_address\[8\] sprite_line_counter.v(151) " "Inferred latch for \"aux_memory_address\[8\]\" at sprite_line_counter.v(151)" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656378119 "|video_processor|full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_memory_address\[9\] sprite_line_counter.v(151) " "Inferred latch for \"aux_memory_address\[9\]\" at sprite_line_counter.v(151)" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656378119 "|video_processor|full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_memory_address\[10\] sprite_line_counter.v(151) " "Inferred latch for \"aux_memory_address\[10\]\" at sprite_line_counter.v(151)" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656378119 "|video_processor|full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_memory_address\[11\] sprite_line_counter.v(151) " "Inferred latch for \"aux_memory_address\[11\]\" at sprite_line_counter.v(151)" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656378119 "|video_processor|full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_memory_address\[12\] sprite_line_counter.v(151) " "Inferred latch for \"aux_memory_address\[12\]\" at sprite_line_counter.v(151)" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656378119 "|video_processor|full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_memory_address\[13\] sprite_line_counter.v(151) " "Inferred latch for \"aux_memory_address\[13\]\" at sprite_line_counter.v(151)" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656378119 "|video_processor|full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador full_print_module:full_print_module_inst\|multiplexador:multiplexador_inst " "Elaborating entity \"multiplexador\" for hierarchy \"full_print_module:full_print_module_inst\|multiplexador:multiplexador_inst\"" {  } { { "modulos/full_print_module/full_print_module.v" "multiplexador_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/full_print_module/full_print_module.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587656378126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_memory sprite_memory:sprite_memory_inst " "Elaborating entity \"sprite_memory\" for hierarchy \"sprite_memory:sprite_memory_inst\"" {  } { { "modulos/Top_level/video_processor.v" "sprite_memory_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587656378131 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren sprite_memory.v(23) " "Verilog HDL Always Construct warning at sprite_memory.v(23): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "modulos/sprite_memory/sprite_memory.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_memory/sprite_memory.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1587656378132 "|video_processor|sprite_memory:sprite_memory_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory sprite_memory:sprite_memory_inst\|memory:memory_inst " "Elaborating entity \"memory\" for hierarchy \"sprite_memory:sprite_memory_inst\|memory:memory_inst\"" {  } { { "modulos/sprite_memory/sprite_memory.v" "memory_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_memory/sprite_memory.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587656378147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\"" {  } { { "modulos/sprite_memory/memory.v" "altsyncram_component" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_memory/memory.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587656378385 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\"" {  } { { "modulos/sprite_memory/memory.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_memory/memory.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587656378400 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587656378400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587656378400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./modulos/sprite_memory/sprites.mif " "Parameter \"init_file\" = \"./modulos/sprite_memory/sprites.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587656378400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587656378400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587656378400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587656378400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587656378400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587656378400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587656378400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587656378400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587656378400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587656378400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587656378400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587656378400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587656378400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587656378400 ""}  } { { "modulos/sprite_memory/memory.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_memory/memory.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587656378400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ssk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ssk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ssk1 " "Found entity 1: altsyncram_ssk1" {  } { { "db/altsyncram_ssk1.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/altsyncram_ssk1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587656378495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656378495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ssk1 sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_ssk1:auto_generated " "Elaborating entity \"altsyncram_ssk1\" for hierarchy \"sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_ssk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587656378495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587656378768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656378768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_ssk1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_ssk1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_ssk1.tdf" "decode3" { Text "/home/gabriel/Documents/ConsoleFPGA/db/altsyncram_ssk1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587656378768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/decode_c8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587656378831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656378831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_ssk1:auto_generated\|decode_c8a:rden_decode " "Elaborating entity \"decode_c8a\" for hierarchy \"sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_ssk1:auto_generated\|decode_c8a:rden_decode\"" {  } { { "db/altsyncram_ssk1.tdf" "rden_decode" { Text "/home/gabriel/Documents/ConsoleFPGA/db/altsyncram_ssk1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587656378831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4nb " "Found entity 1: mux_4nb" {  } { { "db/mux_4nb.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/mux_4nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587656378910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656378910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4nb sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_ssk1:auto_generated\|mux_4nb:mux2 " "Elaborating entity \"mux_4nb\" for hierarchy \"sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_ssk1:auto_generated\|mux_4nb:mux2\"" {  } { { "db/altsyncram_ssk1.tdf" "mux2" { Text "/home/gabriel/Documents/ConsoleFPGA/db/altsyncram_ssk1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587656378910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_sync VGA_sync:VGA_sync_inst " "Elaborating entity \"VGA_sync\" for hierarchy \"VGA_sync:VGA_sync_inst\"" {  } { { "modulos/Top_level/video_processor.v" "VGA_sync_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587656378917 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_sync.v(57) " "Verilog HDL assignment warning at VGA_sync.v(57): truncated value with size 32 to match size of target (10)" {  } { { "modulos/interfaceVGA/VGA_sync.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/interfaceVGA/VGA_sync.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587656378919 "|video_processor|VGA_sync:VGA_sync_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_sync.v(78) " "Verilog HDL assignment warning at VGA_sync.v(78): truncated value with size 32 to match size of target (9)" {  } { { "modulos/interfaceVGA/VGA_sync.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/interfaceVGA/VGA_sync.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587656378920 "|video_processor|VGA_sync:VGA_sync_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador multiplexador:multiplexador_inst_color " "Elaborating entity \"multiplexador\" for hierarchy \"multiplexador:multiplexador_inst_color\"" {  } { { "modulos/Top_level/video_processor.v" "multiplexador_inst_color" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587656378927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|aux_memory_address\[3\] " "LATCH primitive \"full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|aux_memory_address\[3\]\" is permanently enabled" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 151 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380270 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|aux_memory_address\[4\] " "LATCH primitive \"full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|aux_memory_address\[4\]\" is permanently enabled" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 151 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380270 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|aux_memory_address\[5\] " "LATCH primitive \"full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|aux_memory_address\[5\]\" is permanently enabled" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 151 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380271 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|aux_memory_address\[6\] " "LATCH primitive \"full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|aux_memory_address\[6\]\" is permanently enabled" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 151 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380271 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|aux_memory_address\[7\] " "LATCH primitive \"full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|aux_memory_address\[7\]\" is permanently enabled" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 151 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380271 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|aux_memory_address\[8\] " "LATCH primitive \"full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|aux_memory_address\[8\]\" is permanently enabled" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 151 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380271 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|aux_memory_address\[2\] " "LATCH primitive \"full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|aux_memory_address\[2\]\" is permanently enabled" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 151 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380271 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|aux_memory_address\[1\] " "LATCH primitive \"full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|aux_memory_address\[1\]\" is permanently enabled" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 151 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380271 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|aux_memory_address\[0\] " "LATCH primitive \"full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|aux_memory_address\[0\]\" is permanently enabled" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 151 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380271 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|aux_memory_address\[3\] " "LATCH primitive \"full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|aux_memory_address\[3\]\" is permanently enabled" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 151 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|aux_memory_address\[4\] " "LATCH primitive \"full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|aux_memory_address\[4\]\" is permanently enabled" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 151 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|aux_memory_address\[5\] " "LATCH primitive \"full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|aux_memory_address\[5\]\" is permanently enabled" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 151 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|aux_memory_address\[6\] " "LATCH primitive \"full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|aux_memory_address\[6\]\" is permanently enabled" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 151 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|aux_memory_address\[7\] " "LATCH primitive \"full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|aux_memory_address\[7\]\" is permanently enabled" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 151 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|aux_memory_address\[8\] " "LATCH primitive \"full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|aux_memory_address\[8\]\" is permanently enabled" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 151 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|aux_memory_address\[2\] " "LATCH primitive \"full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|aux_memory_address\[2\]\" is permanently enabled" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 151 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|aux_memory_address\[1\] " "LATCH primitive \"full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|aux_memory_address\[1\]\" is permanently enabled" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 151 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|aux_memory_address\[0\] " "LATCH primitive \"full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|aux_memory_address\[0\]\" is permanently enabled" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 151 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_data\|out1\[0\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_data\|out1\[0\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380454 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_address\|out1\[0\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_address\|out1\[0\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380454 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_address\|out1\[1\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_address\|out1\[1\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_address\|out1\[2\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_address\|out1\[2\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_address\|out1\[3\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_address\|out1\[3\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_address\|out1\[4\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_address\|out1\[4\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_address\|out1\[5\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_address\|out1\[5\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_address\|out1\[6\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_address\|out1\[6\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_address\|out1\[7\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_address\|out1\[7\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_address\|out1\[8\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_address\|out1\[8\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_address\|out1\[9\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_address\|out1\[9\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_address\|out1\[10\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_address\|out1\[10\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_address\|out1\[11\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_address\|out1\[11\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380456 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_address\|out1\[12\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_address\|out1\[12\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380456 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_data\|out1\[1\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_data\|out1\[1\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380456 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_data\|out1\[2\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_data\|out1\[2\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380456 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_data\|out1\[3\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_data\|out1\[3\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380456 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_data\|out1\[4\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_data\|out1\[4\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380456 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_data\|out1\[5\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_data\|out1\[5\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380456 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_data\|out1\[6\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_data\|out1\[6\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380456 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_data\|out1\[7\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_data\|out1\[7\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380456 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_data\|out1\[8\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_data\|out1\[8\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380456 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "demultiplexador:demultiplexador_inst_data\|out2\[8\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_data\|out2\[8\]\" is permanently enabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380457 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "demultiplexador:demultiplexador_inst_address\|out2\[1\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_address\|out2\[1\]\" is permanently enabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380457 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "demultiplexador:demultiplexador_inst_address\|out2\[2\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_address\|out2\[2\]\" is permanently enabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380457 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "demultiplexador:demultiplexador_inst_address\|out2\[3\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_address\|out2\[3\]\" is permanently enabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380457 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "demultiplexador:demultiplexador_inst_address\|out2\[4\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_address\|out2\[4\]\" is permanently enabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380457 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "demultiplexador:demultiplexador_inst_address\|out2\[0\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_address\|out2\[0\]\" is permanently enabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380457 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "demultiplexador:demultiplexador_inst_data\|out2\[7\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_data\|out2\[7\]\" is permanently enabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380457 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "demultiplexador:demultiplexador_inst_data\|out2\[6\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_data\|out2\[6\]\" is permanently enabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380457 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "demultiplexador:demultiplexador_inst_data\|out2\[5\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_data\|out2\[5\]\" is permanently enabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380457 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "demultiplexador:demultiplexador_inst_data\|out2\[4\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_data\|out2\[4\]\" is permanently enabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380457 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "demultiplexador:demultiplexador_inst_data\|out2\[3\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_data\|out2\[3\]\" is permanently enabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "demultiplexador:demultiplexador_inst_data\|out2\[2\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_data\|out2\[2\]\" is permanently enabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "demultiplexador:demultiplexador_inst_data\|out2\[1\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_data\|out2\[1\]\" is permanently enabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "demultiplexador:demultiplexador_inst_data\|out2\[0\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_data\|out2\[0\]\" is permanently enabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_address\|out1\[13\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_address\|out1\[13\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_data\|out1\[0\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_data\|out1\[0\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_address\|out1\[0\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_address\|out1\[0\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_address\|out1\[1\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_address\|out1\[1\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_address\|out1\[2\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_address\|out1\[2\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_address\|out1\[3\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_address\|out1\[3\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_address\|out1\[4\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_address\|out1\[4\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_address\|out1\[5\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_address\|out1\[5\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380463 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_address\|out1\[6\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_address\|out1\[6\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380463 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_address\|out1\[7\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_address\|out1\[7\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380463 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_address\|out1\[8\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_address\|out1\[8\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380463 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_address\|out1\[9\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_address\|out1\[9\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380463 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_address\|out1\[10\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_address\|out1\[10\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380463 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_address\|out1\[11\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_address\|out1\[11\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380463 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_address\|out1\[12\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_address\|out1\[12\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380463 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_data\|out1\[1\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_data\|out1\[1\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380463 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_data\|out1\[2\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_data\|out1\[2\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380463 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_data\|out1\[3\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_data\|out1\[3\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380463 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_data\|out1\[4\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_data\|out1\[4\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380463 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_data\|out1\[5\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_data\|out1\[5\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380464 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_data\|out1\[6\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_data\|out1\[6\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380464 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_data\|out1\[7\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_data\|out1\[7\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380464 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "demultiplexador:demultiplexador_inst_data\|out1\[8\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_data\|out1\[8\]\" is permanently disabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380464 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "demultiplexador:demultiplexador_inst_data\|out2\[8\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_data\|out2\[8\]\" is permanently enabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380464 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "demultiplexador:demultiplexador_inst_address\|out2\[1\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_address\|out2\[1\]\" is permanently enabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380464 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "demultiplexador:demultiplexador_inst_address\|out2\[2\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_address\|out2\[2\]\" is permanently enabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380464 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "demultiplexador:demultiplexador_inst_address\|out2\[3\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_address\|out2\[3\]\" is permanently enabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380464 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "demultiplexador:demultiplexador_inst_address\|out2\[4\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_address\|out2\[4\]\" is permanently enabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380465 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "demultiplexador:demultiplexador_inst_address\|out2\[0\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_address\|out2\[0\]\" is permanently enabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380465 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "demultiplexador:demultiplexador_inst_data\|out2\[7\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_data\|out2\[7\]\" is permanently enabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380465 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "demultiplexador:demultiplexador_inst_data\|out2\[6\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_data\|out2\[6\]\" is permanently enabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380465 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "demultiplexador:demultiplexador_inst_data\|out2\[5\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_data\|out2\[5\]\" is permanently enabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380465 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "demultiplexador:demultiplexador_inst_data\|out2\[4\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_data\|out2\[4\]\" is permanently enabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380465 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "demultiplexador:demultiplexador_inst_data\|out2\[3\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_data\|out2\[3\]\" is permanently enabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380465 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "demultiplexador:demultiplexador_inst_data\|out2\[2\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_data\|out2\[2\]\" is permanently enabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380465 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "demultiplexador:demultiplexador_inst_data\|out2\[1\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_data\|out2\[1\]\" is permanently enabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "demultiplexador:demultiplexador_inst_data\|out2\[0\] " "LATCH primitive \"demultiplexador:demultiplexador_inst_data\|out2\[0\]\" is permanently enabled" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587656380466 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1587656380901 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1587656381137 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "302 " "302 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1587656381846 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gabriel/Documents/ConsoleFPGA/output_files/ConsoleFPGA.map.smsg " "Generated suppressed messages file /home/gabriel/Documents/ConsoleFPGA/output_files/ConsoleFPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656382146 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1587656382406 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587656382406 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "47 " "Design contains 47 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_en " "No output dependent on input pin \"clk_en\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|clk_en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataA\[14\] " "No output dependent on input pin \"dataA\[14\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataA[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataA\[15\] " "No output dependent on input pin \"dataA\[15\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataA[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataA\[16\] " "No output dependent on input pin \"dataA\[16\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataA[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataA\[17\] " "No output dependent on input pin \"dataA\[17\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataA[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataA\[18\] " "No output dependent on input pin \"dataA\[18\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataA[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataA\[19\] " "No output dependent on input pin \"dataA\[19\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataA[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataA\[20\] " "No output dependent on input pin \"dataA\[20\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataA[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataA\[21\] " "No output dependent on input pin \"dataA\[21\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataA[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataA\[22\] " "No output dependent on input pin \"dataA\[22\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataA[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataA\[23\] " "No output dependent on input pin \"dataA\[23\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataA[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataA\[24\] " "No output dependent on input pin \"dataA\[24\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataA[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataA\[25\] " "No output dependent on input pin \"dataA\[25\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataA[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataA\[26\] " "No output dependent on input pin \"dataA\[26\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataA[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataA\[27\] " "No output dependent on input pin \"dataA\[27\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataA[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataA\[28\] " "No output dependent on input pin \"dataA\[28\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataA[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataA\[29\] " "No output dependent on input pin \"dataA\[29\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataA[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataA\[30\] " "No output dependent on input pin \"dataA\[30\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataA[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataA\[31\] " "No output dependent on input pin \"dataA\[31\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataA[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataB\[9\] " "No output dependent on input pin \"dataB\[9\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataB[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataB\[10\] " "No output dependent on input pin \"dataB\[10\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataB[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataB\[11\] " "No output dependent on input pin \"dataB\[11\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataB[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataB\[12\] " "No output dependent on input pin \"dataB\[12\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataB[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataB\[13\] " "No output dependent on input pin \"dataB\[13\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataB[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataB\[14\] " "No output dependent on input pin \"dataB\[14\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataB[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataB\[15\] " "No output dependent on input pin \"dataB\[15\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataB[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataB\[16\] " "No output dependent on input pin \"dataB\[16\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataB[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataB\[17\] " "No output dependent on input pin \"dataB\[17\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataB[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataB\[18\] " "No output dependent on input pin \"dataB\[18\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataB[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataB\[19\] " "No output dependent on input pin \"dataB\[19\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataB[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataB\[20\] " "No output dependent on input pin \"dataB\[20\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataB[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataB\[21\] " "No output dependent on input pin \"dataB\[21\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataB[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataB\[22\] " "No output dependent on input pin \"dataB\[22\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataB[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataB\[23\] " "No output dependent on input pin \"dataB\[23\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataB[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataB\[24\] " "No output dependent on input pin \"dataB\[24\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataB[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataB\[25\] " "No output dependent on input pin \"dataB\[25\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataB[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataB\[26\] " "No output dependent on input pin \"dataB\[26\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataB[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataB\[27\] " "No output dependent on input pin \"dataB\[27\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataB[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataB\[28\] " "No output dependent on input pin \"dataB\[28\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataB[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataB\[29\] " "No output dependent on input pin \"dataB\[29\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataB[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataB\[30\] " "No output dependent on input pin \"dataB\[30\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataB[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataB\[31\] " "No output dependent on input pin \"dataB\[31\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataB[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataA\[13\] " "No output dependent on input pin \"dataA\[13\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataA[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataA\[9\] " "No output dependent on input pin \"dataA\[9\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataA[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataA\[10\] " "No output dependent on input pin \"dataA\[10\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataA[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataA\[11\] " "No output dependent on input pin \"dataA\[11\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataA[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataA\[12\] " "No output dependent on input pin \"dataA\[12\]\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587656382970 "|video_processor|dataA[12]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1587656382970 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "273 " "Implemented 273 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1587656383000 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1587656383000 ""} { "Info" "ICUT_CUT_TM_LCELLS" "175 " "Implemented 175 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1587656383000 ""} { "Info" "ICUT_CUT_TM_RAMS" "18 " "Implemented 18 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1587656383000 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1587656383000 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 172 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 172 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "993 " "Peak virtual memory: 993 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587656383027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 23 12:39:43 2020 " "Processing ended: Thu Apr 23 12:39:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587656383027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587656383027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587656383027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656383027 ""}
