
****** PlanAhead v14.5 (64-bit)
  **** Build 247527 by xbuild on Mon Mar 25 17:13:07 MDT 2013
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/Windows/Desktop/Progetto/esercizio_09/pa.fromNetlist.tcl
# create_project -name esercizio_09 -dir "C:/Users/Windows/Desktop/Progetto/esercizio_09/planAhead_run_2" -part xc7a100tcsg324-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/Windows/Desktop/Progetto/esercizio_09/display_on_board.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/Windows/Desktop/Progetto/esercizio_09} }
# set_property target_constrs_file "Nexys4DDR-100T.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Windows/Desktop/Progetto/esercizio_09/Nexys4DDR-100T.ucf' to fileset 'constrs_1'
# add_files [list {Nexys4DDR-100T.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7a100tcsg324-3
Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design display_on_board.ngc ...
WARNING:NetListWriters:298 - No output is written to display_on_board.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus msd/msd/r<54 : 3> on block
   display_on_board is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus msd/msd/s<48 : 4> on block
   display_on_board is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file display_on_board.edif ...
ngc2edif: Total memory usage is 4315468 kilobytes

Parsing EDIF File [./planAhead_run_2/esercizio_09.data/cache/display_on_board_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/esercizio_09.data/cache/display_on_board_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Loading clock regions from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
link_design: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 546.820 ; gain = 99.953
INFO: [Common 17-344] 'link_design' was cancelled
INFO: [Common 17-344] 'source' was cancelled
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Nov 29 21:01:05 2019...
INFO: [Common 17-83] Releasing license: PlanAhead
