\section{U\+S\+A\+R\+T\+\_\+\+Type\+Def Struct Reference}
\label{structUSART__TypeDef}\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}


Universal Synchronous Asynchronous Receiver Transmitter.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \textbf{ SR}
\item 
uint16\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D0}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \textbf{ DR}
\item 
uint16\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D1}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \textbf{ B\+RR}
\item 
uint16\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D2}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \textbf{ C\+R1}
\item 
uint16\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D3}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \textbf{ C\+R2}
\item 
uint16\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D4}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \textbf{ C\+R3}
\item 
uint16\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D5}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \textbf{ G\+T\+PR}
\item 
uint16\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D6}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ SR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ DR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ B\+RR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+R1}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+R2}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+R3}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ G\+T\+PR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Universal Synchronous Asynchronous Receiver Transmitter. 

Definition at line \textbf{ 919} of file \textbf{ stm32f4xx.\+h}.



\subsection{Member Data Documentation}
\mbox{\label{structUSART__TypeDef_a092e59d908b2ca112e31047e942340cb}} 
\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!B\+RR@{B\+RR}}
\index{B\+RR@{B\+RR}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection{B\+RR\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t B\+RR}

U\+S\+A\+RT Baud rate register, Address offset\+: 0x08 

Definition at line \textbf{ 900} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structUSART__TypeDef_af0ba3d82d524fddbe0fb3309788e2954}} 
\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!B\+RR@{B\+RR}}
\index{B\+RR@{B\+RR}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection{B\+RR\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t B\+RR}

U\+S\+A\+RT Baud rate register, Address offset\+: 0x08 

Definition at line \textbf{ 925} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structUSART__TypeDef_ab0ec7102960640751d44e92ddac994f0}} 
\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!C\+R1@{C\+R1}}
\index{C\+R1@{C\+R1}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection{C\+R1\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+R1}

U\+S\+A\+RT Control register 1, Address offset\+: 0x0C 

Definition at line \textbf{ 901} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structUSART__TypeDef_a61400ce239355b62aa25c95fcc18a5e1}} 
\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!C\+R1@{C\+R1}}
\index{C\+R1@{C\+R1}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection{C\+R1\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t C\+R1}

U\+S\+A\+RT Control register 1, Address offset\+: 0x0C 

Definition at line \textbf{ 927} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structUSART__TypeDef_afdfa307571967afb1d97943e982b6586}} 
\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!C\+R2@{C\+R2}}
\index{C\+R2@{C\+R2}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection{C\+R2\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+R2}

U\+S\+A\+RT Control register 2, Address offset\+: 0x10 

Definition at line \textbf{ 902} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structUSART__TypeDef_a2a3e81bd118d1bc52d24a0b0772e6a0c}} 
\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!C\+R2@{C\+R2}}
\index{C\+R2@{C\+R2}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection{C\+R2\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t C\+R2}

U\+S\+A\+RT Control register 2, Address offset\+: 0x10 

Definition at line \textbf{ 929} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structUSART__TypeDef_add5b8e29a64c55dcd65ca4201118e9d1}} 
\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!C\+R3@{C\+R3}}
\index{C\+R3@{C\+R3}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection{C\+R3\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+R3}

U\+S\+A\+RT Control register 3, Address offset\+: 0x14 

Definition at line \textbf{ 903} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structUSART__TypeDef_a9651ce2df8eec57b9cab2f27f6dbf3e1}} 
\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!C\+R3@{C\+R3}}
\index{C\+R3@{C\+R3}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection{C\+R3\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t C\+R3}

U\+S\+A\+RT Control register 3, Address offset\+: 0x14 

Definition at line \textbf{ 931} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structUSART__TypeDef_a3df0d8dfcd1ec958659ffe21eb64fa94}} 
\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!DR@{DR}}
\index{DR@{DR}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection{DR\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t DR}

U\+S\+A\+RT Data register, Address offset\+: 0x04 

Definition at line \textbf{ 899} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structUSART__TypeDef_a0a1acc0425516ff7969709d118b96a3b}} 
\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!DR@{DR}}
\index{DR@{DR}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection{DR\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t DR}

U\+S\+A\+RT Data register, Address offset\+: 0x04 

Definition at line \textbf{ 923} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structUSART__TypeDef_a5dd0cb6c861eaf26470f56f451c1edbf}} 
\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!G\+T\+PR@{G\+T\+PR}}
\index{G\+T\+PR@{G\+T\+PR}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection{G\+T\+PR\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t G\+T\+PR}

U\+S\+A\+RT Guard time and prescaler register, Address offset\+: 0x18 

Definition at line \textbf{ 904} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structUSART__TypeDef_a26f8b74978e03c8a4c99c9395a6a524d}} 
\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!G\+T\+PR@{G\+T\+PR}}
\index{G\+T\+PR@{G\+T\+PR}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection{G\+T\+PR\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t G\+T\+PR}

U\+S\+A\+RT Guard time and prescaler register, Address offset\+: 0x18 

Definition at line \textbf{ 933} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structUSART__TypeDef_a149feba01f9c4a49570c6d88619f504f}} 
\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D0}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0}

Reserved, 0x02 

Definition at line \textbf{ 922} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structUSART__TypeDef_a8249a3955aace28d92109b391311eb30}} 
\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D1}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1}

Reserved, 0x06 

Definition at line \textbf{ 924} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structUSART__TypeDef_a5573848497a716a9947fd87487709feb}} 
\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D2}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D2}

Reserved, 0x0A 

Definition at line \textbf{ 926} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structUSART__TypeDef_a6c3b31022e6f59b800e9f5cc2a89d54c}} 
\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D3}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D3}

Reserved, 0x0E 

Definition at line \textbf{ 928} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structUSART__TypeDef_aa0223808025f5bf9c056185038c9d545}} 
\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D4}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D4}

Reserved, 0x12 

Definition at line \textbf{ 930} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structUSART__TypeDef_abd36010ac282682d1f3c641b183b1b6f}} 
\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}}
\index{R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D5}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D5}

Reserved, 0x16 

Definition at line \textbf{ 932} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structUSART__TypeDef_aab502dde158ab7da8e7823d1f8a06edb}} 
\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}}
\index{R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D6}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D6}

Reserved, 0x1A 

Definition at line \textbf{ 934} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structUSART__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection{SR\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t SR}

U\+S\+A\+RT Status register, Address offset\+: 0x00 

Definition at line \textbf{ 898} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structUSART__TypeDef_a44962ea5442d203bf4954035d1bfeb9d}} 
\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection{SR\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t SR}

U\+S\+A\+RT Status register, Address offset\+: 0x00 

Definition at line \textbf{ 921} of file \textbf{ stm32f4xx.\+h}.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f4xx.\+h}\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f429xx.\+h}\end{DoxyCompactItemize}
