// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
// Date        : Sun Nov 14 01:00:59 2021
// Host        : DESKTOP-FPB2JSU running 64-bit major release  (build 9200)
// Command     : write_verilog -mode timesim -nolib -sdf_anno true -force -file
//               D:/rv/cod21-grp58/thinpad_top.sim/sim_1/synth/timing/xsim/tb_time_synth.v
// Design      : thinpad_top
// Purpose     : This verilog netlist is a timing simulation representation of the design and should not be modified or
//               synthesized. Please ensure that this netlist is used with the corresponding SDF file.
// Device      : xc7a100tfgg676-2L
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps
`define XIL_TIMING

module IOBUF_UNIQ_BASE_
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD1
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD10
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD11
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD12
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD13
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD14
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD15
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD16
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD17
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD18
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD19
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD2
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD20
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD21
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD22
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD23
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD24
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD25
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD26
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD27
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD28
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD29
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD3
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD30
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD31
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD32
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD33
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD34
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD35
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD36
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD37
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD38
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD39
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD4
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD40
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD41
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD42
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD43
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD44
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD45
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD46
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD47
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD48
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD49
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD5
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD50
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD51
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD52
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD53
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD54
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD55
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD56
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD57
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD58
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD59
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD6
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD60
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD61
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD62
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD63
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD7
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD8
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD9
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module PC_reg
   (pc_ram_en,
    leds_OBUF,
    mem_en_reg,
    \pc_ram_addr_reg[2]_0 ,
    \pc_ram_addr_reg[2]_1 ,
    \pc_ram_addr_reg[31]_0 ,
    pc_ram_en_reg_0,
    \pc_ram_addr_reg[22]_0 ,
    \pc_ram_addr_reg[21]_0 ,
    O,
    \pc_reg[0]_0 ,
    \pc_reg[8]_0 ,
    \pc_reg[12]_0 ,
    \pc_reg[16]_0 ,
    \pc_reg[20]_0 ,
    \pc_reg[24]_0 ,
    \pc_reg[28]_0 ,
    \pc_reg[31]_0 ,
    \pc_reg[31]_1 ,
    stall,
    clk_out2,
    Q,
    p_0_in,
    count_reg_0,
    \mtimecmp_reg[40] ,
    \id_instr[13]_i_2 ,
    mem_en_in,
    E,
    D,
    \pc_ram_addr_reg[31]_1 ,
    \id_pc_reg[0] );
  output pc_ram_en;
  output [3:0]leds_OBUF;
  output mem_en_reg;
  output \pc_ram_addr_reg[2]_0 ;
  output \pc_ram_addr_reg[2]_1 ;
  output \pc_ram_addr_reg[31]_0 ;
  output pc_ram_en_reg_0;
  output \pc_ram_addr_reg[22]_0 ;
  output [18:0]\pc_ram_addr_reg[21]_0 ;
  output [3:0]O;
  output [0:0]\pc_reg[0]_0 ;
  output [3:0]\pc_reg[8]_0 ;
  output [3:0]\pc_reg[12]_0 ;
  output [3:0]\pc_reg[16]_0 ;
  output [3:0]\pc_reg[20]_0 ;
  output [3:0]\pc_reg[24]_0 ;
  output [3:0]\pc_reg[28]_0 ;
  output [2:0]\pc_reg[31]_0 ;
  output [31:0]\pc_reg[31]_1 ;
  input stall;
  input clk_out2;
  input Q;
  input p_0_in;
  input count_reg_0;
  input \mtimecmp_reg[40] ;
  input \id_instr[13]_i_2 ;
  input mem_en_in;
  input [0:0]E;
  input [31:0]D;
  input [31:0]\pc_ram_addr_reg[31]_1 ;
  input [0:0]\id_pc_reg[0] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire Q;
  wire clk_out2;
  wire count_reg_0;
  wire \id_instr[13]_i_2 ;
  wire [0:0]\id_pc_reg[0] ;
  wire [31:22]if_addr_out;
  wire [31:1]if_pc_out;
  wire [3:0]leds_OBUF;
  wire mem_en_in;
  wire mem_en_reg;
  wire \mtimecmp_reg[40] ;
  wire p_0_in;
  wire \pc[4]_i_4_n_0 ;
  wire [18:0]\pc_ram_addr_reg[21]_0 ;
  wire \pc_ram_addr_reg[22]_0 ;
  wire \pc_ram_addr_reg[2]_0 ;
  wire \pc_ram_addr_reg[2]_1 ;
  wire \pc_ram_addr_reg[31]_0 ;
  wire [31:0]\pc_ram_addr_reg[31]_1 ;
  wire pc_ram_en;
  wire pc_ram_en_reg_0;
  wire [0:0]\pc_reg[0]_0 ;
  wire [3:0]\pc_reg[12]_0 ;
  wire \pc_reg[12]_i_2_n_0 ;
  wire \pc_reg[12]_i_2_n_1 ;
  wire \pc_reg[12]_i_2_n_2 ;
  wire \pc_reg[12]_i_2_n_3 ;
  wire [3:0]\pc_reg[16]_0 ;
  wire \pc_reg[16]_i_2_n_0 ;
  wire \pc_reg[16]_i_2_n_1 ;
  wire \pc_reg[16]_i_2_n_2 ;
  wire \pc_reg[16]_i_2_n_3 ;
  wire [3:0]\pc_reg[20]_0 ;
  wire \pc_reg[20]_i_2_n_0 ;
  wire \pc_reg[20]_i_2_n_1 ;
  wire \pc_reg[20]_i_2_n_2 ;
  wire \pc_reg[20]_i_2_n_3 ;
  wire [3:0]\pc_reg[24]_0 ;
  wire \pc_reg[24]_i_2_n_0 ;
  wire \pc_reg[24]_i_2_n_1 ;
  wire \pc_reg[24]_i_2_n_2 ;
  wire \pc_reg[24]_i_2_n_3 ;
  wire [3:0]\pc_reg[28]_0 ;
  wire \pc_reg[28]_i_2_n_0 ;
  wire \pc_reg[28]_i_2_n_1 ;
  wire \pc_reg[28]_i_2_n_2 ;
  wire \pc_reg[28]_i_2_n_3 ;
  wire [2:0]\pc_reg[31]_0 ;
  wire [31:0]\pc_reg[31]_1 ;
  wire \pc_reg[31]_i_3_n_2 ;
  wire \pc_reg[31]_i_3_n_3 ;
  wire \pc_reg[4]_i_2_n_0 ;
  wire \pc_reg[4]_i_2_n_1 ;
  wire \pc_reg[4]_i_2_n_2 ;
  wire \pc_reg[4]_i_2_n_3 ;
  wire [3:0]\pc_reg[8]_0 ;
  wire \pc_reg[8]_i_2_n_0 ;
  wire \pc_reg[8]_i_2_n_1 ;
  wire \pc_reg[8]_i_2_n_2 ;
  wire \pc_reg[8]_i_2_n_3 ;
  wire pre_stall;
  wire stall;
  wire uart_rdn_OBUF_inst_i_18_n_0;
  wire uart_rdn_OBUF_inst_i_19_n_0;
  wire uart_rdn_OBUF_inst_i_20_n_0;
  wire uart_rdn_OBUF_inst_i_21_n_0;
  wire uart_rdn_OBUF_inst_i_38_n_0;
  wire uart_rdn_OBUF_inst_i_40_n_0;
  wire uart_rdn_OBUF_inst_i_41_n_0;
  wire uart_rdn_OBUF_inst_i_42_n_0;
  wire uart_rdn_OBUF_inst_i_43_n_0;
  wire uart_rdn_OBUF_inst_i_45_n_0;
  wire [3:2]\NLW_pc_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_pc_reg[31]_i_3_O_UNCONNECTED ;

  FDCE #(
    .INIT(1'b0)) 
    count_reg
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(count_reg_0),
        .Q(leds_OBUF[3]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[0]_i_1 
       (.I0(\pc_reg[0]_0 ),
        .I1(\id_pc_reg[0] ),
        .O(\pc_reg[31]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[10]_i_1 
       (.I0(if_pc_out[10]),
        .I1(\id_pc_reg[0] ),
        .O(\pc_reg[31]_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[11]_i_1 
       (.I0(if_pc_out[11]),
        .I1(\id_pc_reg[0] ),
        .O(\pc_reg[31]_1 [11]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[12]_i_1 
       (.I0(if_pc_out[12]),
        .I1(\id_pc_reg[0] ),
        .O(\pc_reg[31]_1 [12]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[13]_i_1 
       (.I0(if_pc_out[13]),
        .I1(\id_pc_reg[0] ),
        .O(\pc_reg[31]_1 [13]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[14]_i_1 
       (.I0(if_pc_out[14]),
        .I1(\id_pc_reg[0] ),
        .O(\pc_reg[31]_1 [14]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[15]_i_1 
       (.I0(if_pc_out[15]),
        .I1(\id_pc_reg[0] ),
        .O(\pc_reg[31]_1 [15]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[16]_i_1 
       (.I0(if_pc_out[16]),
        .I1(\id_pc_reg[0] ),
        .O(\pc_reg[31]_1 [16]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[17]_i_1 
       (.I0(if_pc_out[17]),
        .I1(\id_pc_reg[0] ),
        .O(\pc_reg[31]_1 [17]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[18]_i_1 
       (.I0(if_pc_out[18]),
        .I1(\id_pc_reg[0] ),
        .O(\pc_reg[31]_1 [18]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[19]_i_1 
       (.I0(if_pc_out[19]),
        .I1(\id_pc_reg[0] ),
        .O(\pc_reg[31]_1 [19]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[1]_i_1 
       (.I0(if_pc_out[1]),
        .I1(\id_pc_reg[0] ),
        .O(\pc_reg[31]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[20]_i_1 
       (.I0(if_pc_out[20]),
        .I1(\id_pc_reg[0] ),
        .O(\pc_reg[31]_1 [20]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[21]_i_1 
       (.I0(if_pc_out[21]),
        .I1(\id_pc_reg[0] ),
        .O(\pc_reg[31]_1 [21]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[22]_i_1 
       (.I0(if_pc_out[22]),
        .I1(\id_pc_reg[0] ),
        .O(\pc_reg[31]_1 [22]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[23]_i_1 
       (.I0(if_pc_out[23]),
        .I1(\id_pc_reg[0] ),
        .O(\pc_reg[31]_1 [23]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[24]_i_1 
       (.I0(if_pc_out[24]),
        .I1(\id_pc_reg[0] ),
        .O(\pc_reg[31]_1 [24]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[25]_i_1 
       (.I0(if_pc_out[25]),
        .I1(\id_pc_reg[0] ),
        .O(\pc_reg[31]_1 [25]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[26]_i_1 
       (.I0(if_pc_out[26]),
        .I1(\id_pc_reg[0] ),
        .O(\pc_reg[31]_1 [26]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[27]_i_1 
       (.I0(if_pc_out[27]),
        .I1(\id_pc_reg[0] ),
        .O(\pc_reg[31]_1 [27]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[28]_i_1 
       (.I0(if_pc_out[28]),
        .I1(\id_pc_reg[0] ),
        .O(\pc_reg[31]_1 [28]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[29]_i_1 
       (.I0(if_pc_out[29]),
        .I1(\id_pc_reg[0] ),
        .O(\pc_reg[31]_1 [29]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[2]_i_1 
       (.I0(if_pc_out[2]),
        .I1(\id_pc_reg[0] ),
        .O(\pc_reg[31]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[30]_i_1 
       (.I0(if_pc_out[30]),
        .I1(\id_pc_reg[0] ),
        .O(\pc_reg[31]_1 [30]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[31]_i_1 
       (.I0(if_pc_out[31]),
        .I1(\id_pc_reg[0] ),
        .O(\pc_reg[31]_1 [31]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[3]_i_1 
       (.I0(if_pc_out[3]),
        .I1(\id_pc_reg[0] ),
        .O(\pc_reg[31]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[4]_i_1 
       (.I0(if_pc_out[4]),
        .I1(\id_pc_reg[0] ),
        .O(\pc_reg[31]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[5]_i_1 
       (.I0(if_pc_out[5]),
        .I1(\id_pc_reg[0] ),
        .O(\pc_reg[31]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[6]_i_1 
       (.I0(if_pc_out[6]),
        .I1(\id_pc_reg[0] ),
        .O(\pc_reg[31]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[7]_i_1 
       (.I0(if_pc_out[7]),
        .I1(\id_pc_reg[0] ),
        .O(\pc_reg[31]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[8]_i_1 
       (.I0(if_pc_out[8]),
        .I1(\id_pc_reg[0] ),
        .O(\pc_reg[31]_1 [8]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \id_pc[9]_i_1 
       (.I0(if_pc_out[9]),
        .I1(\id_pc_reg[0] ),
        .O(\pc_reg[31]_1 [9]));
  LUT2 #(
    .INIT(4'h2)) 
    \mtime[63]_i_5 
       (.I0(\pc_ram_addr_reg[2]_0 ),
        .I1(\mtimecmp_reg[40] ),
        .O(mem_en_reg));
  LUT3 #(
    .INIT(8'h9A)) 
    \pc[4]_i_4 
       (.I0(if_pc_out[2]),
        .I1(pre_stall),
        .I2(leds_OBUF[3]),
        .O(\pc[4]_i_4_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \pc_ram_addr_reg[0] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\pc_ram_addr_reg[31]_1 [0]),
        .Q(leds_OBUF[0]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_ram_addr_reg[10] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\pc_ram_addr_reg[31]_1 [10]),
        .Q(\pc_ram_addr_reg[21]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_ram_addr_reg[11] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\pc_ram_addr_reg[31]_1 [11]),
        .Q(\pc_ram_addr_reg[21]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_ram_addr_reg[12] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\pc_ram_addr_reg[31]_1 [12]),
        .Q(\pc_ram_addr_reg[21]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_ram_addr_reg[13] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\pc_ram_addr_reg[31]_1 [13]),
        .Q(\pc_ram_addr_reg[21]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_ram_addr_reg[14] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\pc_ram_addr_reg[31]_1 [14]),
        .Q(\pc_ram_addr_reg[21]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_ram_addr_reg[15] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\pc_ram_addr_reg[31]_1 [15]),
        .Q(\pc_ram_addr_reg[21]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_ram_addr_reg[16] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\pc_ram_addr_reg[31]_1 [16]),
        .Q(\pc_ram_addr_reg[21]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_ram_addr_reg[17] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\pc_ram_addr_reg[31]_1 [17]),
        .Q(\pc_ram_addr_reg[21]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_ram_addr_reg[18] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\pc_ram_addr_reg[31]_1 [18]),
        .Q(\pc_ram_addr_reg[21]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_ram_addr_reg[19] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\pc_ram_addr_reg[31]_1 [19]),
        .Q(\pc_ram_addr_reg[21]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_ram_addr_reg[1] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\pc_ram_addr_reg[31]_1 [1]),
        .Q(leds_OBUF[1]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_ram_addr_reg[20] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\pc_ram_addr_reg[31]_1 [20]),
        .Q(\pc_ram_addr_reg[21]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_ram_addr_reg[21] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\pc_ram_addr_reg[31]_1 [21]),
        .Q(\pc_ram_addr_reg[21]_0 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_ram_addr_reg[22] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\pc_ram_addr_reg[31]_1 [22]),
        .Q(if_addr_out[22]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_ram_addr_reg[23] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\pc_ram_addr_reg[31]_1 [23]),
        .Q(if_addr_out[23]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_ram_addr_reg[24] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\pc_ram_addr_reg[31]_1 [24]),
        .Q(if_addr_out[24]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_ram_addr_reg[25] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\pc_ram_addr_reg[31]_1 [25]),
        .Q(if_addr_out[25]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_ram_addr_reg[26] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\pc_ram_addr_reg[31]_1 [26]),
        .Q(if_addr_out[26]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_ram_addr_reg[27] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\pc_ram_addr_reg[31]_1 [27]),
        .Q(if_addr_out[27]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_ram_addr_reg[28] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\pc_ram_addr_reg[31]_1 [28]),
        .Q(if_addr_out[28]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_ram_addr_reg[29] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\pc_ram_addr_reg[31]_1 [29]),
        .Q(if_addr_out[29]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_ram_addr_reg[2] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\pc_ram_addr_reg[31]_1 [2]),
        .Q(leds_OBUF[2]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_ram_addr_reg[30] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\pc_ram_addr_reg[31]_1 [30]),
        .Q(if_addr_out[30]));
  FDPE #(
    .INIT(1'b1)) 
    \pc_ram_addr_reg[31] 
       (.C(clk_out2),
        .CE(1'b1),
        .D(\pc_ram_addr_reg[31]_1 [31]),
        .PRE(Q),
        .Q(if_addr_out[31]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_ram_addr_reg[3] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\pc_ram_addr_reg[31]_1 [3]),
        .Q(\pc_ram_addr_reg[21]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_ram_addr_reg[4] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\pc_ram_addr_reg[31]_1 [4]),
        .Q(\pc_ram_addr_reg[21]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_ram_addr_reg[5] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\pc_ram_addr_reg[31]_1 [5]),
        .Q(\pc_ram_addr_reg[21]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_ram_addr_reg[6] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\pc_ram_addr_reg[31]_1 [6]),
        .Q(\pc_ram_addr_reg[21]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_ram_addr_reg[7] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\pc_ram_addr_reg[31]_1 [7]),
        .Q(\pc_ram_addr_reg[21]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_ram_addr_reg[8] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\pc_ram_addr_reg[31]_1 [8]),
        .Q(\pc_ram_addr_reg[21]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_ram_addr_reg[9] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\pc_ram_addr_reg[31]_1 [9]),
        .Q(\pc_ram_addr_reg[21]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    pc_ram_en_reg
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(p_0_in),
        .Q(pc_ram_en));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[0] 
       (.C(clk_out2),
        .CE(E),
        .CLR(Q),
        .D(D[0]),
        .Q(\pc_reg[0]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[10] 
       (.C(clk_out2),
        .CE(E),
        .CLR(Q),
        .D(D[10]),
        .Q(if_pc_out[10]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[11] 
       (.C(clk_out2),
        .CE(E),
        .CLR(Q),
        .D(D[11]),
        .Q(if_pc_out[11]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[12] 
       (.C(clk_out2),
        .CE(E),
        .CLR(Q),
        .D(D[12]),
        .Q(if_pc_out[12]));
  CARRY4 \pc_reg[12]_i_2 
       (.CI(\pc_reg[8]_i_2_n_0 ),
        .CO({\pc_reg[12]_i_2_n_0 ,\pc_reg[12]_i_2_n_1 ,\pc_reg[12]_i_2_n_2 ,\pc_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\pc_reg[12]_0 ),
        .S(if_pc_out[12:9]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[13] 
       (.C(clk_out2),
        .CE(E),
        .CLR(Q),
        .D(D[13]),
        .Q(if_pc_out[13]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[14] 
       (.C(clk_out2),
        .CE(E),
        .CLR(Q),
        .D(D[14]),
        .Q(if_pc_out[14]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[15] 
       (.C(clk_out2),
        .CE(E),
        .CLR(Q),
        .D(D[15]),
        .Q(if_pc_out[15]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[16] 
       (.C(clk_out2),
        .CE(E),
        .CLR(Q),
        .D(D[16]),
        .Q(if_pc_out[16]));
  CARRY4 \pc_reg[16]_i_2 
       (.CI(\pc_reg[12]_i_2_n_0 ),
        .CO({\pc_reg[16]_i_2_n_0 ,\pc_reg[16]_i_2_n_1 ,\pc_reg[16]_i_2_n_2 ,\pc_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\pc_reg[16]_0 ),
        .S(if_pc_out[16:13]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[17] 
       (.C(clk_out2),
        .CE(E),
        .CLR(Q),
        .D(D[17]),
        .Q(if_pc_out[17]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[18] 
       (.C(clk_out2),
        .CE(E),
        .CLR(Q),
        .D(D[18]),
        .Q(if_pc_out[18]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[19] 
       (.C(clk_out2),
        .CE(E),
        .CLR(Q),
        .D(D[19]),
        .Q(if_pc_out[19]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[1] 
       (.C(clk_out2),
        .CE(E),
        .CLR(Q),
        .D(D[1]),
        .Q(if_pc_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[20] 
       (.C(clk_out2),
        .CE(E),
        .CLR(Q),
        .D(D[20]),
        .Q(if_pc_out[20]));
  CARRY4 \pc_reg[20]_i_2 
       (.CI(\pc_reg[16]_i_2_n_0 ),
        .CO({\pc_reg[20]_i_2_n_0 ,\pc_reg[20]_i_2_n_1 ,\pc_reg[20]_i_2_n_2 ,\pc_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\pc_reg[20]_0 ),
        .S(if_pc_out[20:17]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[21] 
       (.C(clk_out2),
        .CE(E),
        .CLR(Q),
        .D(D[21]),
        .Q(if_pc_out[21]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[22] 
       (.C(clk_out2),
        .CE(E),
        .CLR(Q),
        .D(D[22]),
        .Q(if_pc_out[22]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[23] 
       (.C(clk_out2),
        .CE(E),
        .CLR(Q),
        .D(D[23]),
        .Q(if_pc_out[23]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[24] 
       (.C(clk_out2),
        .CE(E),
        .CLR(Q),
        .D(D[24]),
        .Q(if_pc_out[24]));
  CARRY4 \pc_reg[24]_i_2 
       (.CI(\pc_reg[20]_i_2_n_0 ),
        .CO({\pc_reg[24]_i_2_n_0 ,\pc_reg[24]_i_2_n_1 ,\pc_reg[24]_i_2_n_2 ,\pc_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\pc_reg[24]_0 ),
        .S(if_pc_out[24:21]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[25] 
       (.C(clk_out2),
        .CE(E),
        .CLR(Q),
        .D(D[25]),
        .Q(if_pc_out[25]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[26] 
       (.C(clk_out2),
        .CE(E),
        .CLR(Q),
        .D(D[26]),
        .Q(if_pc_out[26]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[27] 
       (.C(clk_out2),
        .CE(E),
        .CLR(Q),
        .D(D[27]),
        .Q(if_pc_out[27]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[28] 
       (.C(clk_out2),
        .CE(E),
        .CLR(Q),
        .D(D[28]),
        .Q(if_pc_out[28]));
  CARRY4 \pc_reg[28]_i_2 
       (.CI(\pc_reg[24]_i_2_n_0 ),
        .CO({\pc_reg[28]_i_2_n_0 ,\pc_reg[28]_i_2_n_1 ,\pc_reg[28]_i_2_n_2 ,\pc_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\pc_reg[28]_0 ),
        .S(if_pc_out[28:25]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[29] 
       (.C(clk_out2),
        .CE(E),
        .CLR(Q),
        .D(D[29]),
        .Q(if_pc_out[29]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[2] 
       (.C(clk_out2),
        .CE(E),
        .CLR(Q),
        .D(D[2]),
        .Q(if_pc_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[30] 
       (.C(clk_out2),
        .CE(E),
        .CLR(Q),
        .D(D[30]),
        .Q(if_pc_out[30]));
  FDPE #(
    .INIT(1'b1)) 
    \pc_reg[31] 
       (.C(clk_out2),
        .CE(E),
        .D(D[31]),
        .PRE(Q),
        .Q(if_pc_out[31]));
  CARRY4 \pc_reg[31]_i_3 
       (.CI(\pc_reg[28]_i_2_n_0 ),
        .CO({\NLW_pc_reg[31]_i_3_CO_UNCONNECTED [3:2],\pc_reg[31]_i_3_n_2 ,\pc_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_pc_reg[31]_i_3_O_UNCONNECTED [3],\pc_reg[31]_0 }),
        .S({1'b0,if_pc_out[31:29]}));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[3] 
       (.C(clk_out2),
        .CE(E),
        .CLR(Q),
        .D(D[3]),
        .Q(if_pc_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[4] 
       (.C(clk_out2),
        .CE(E),
        .CLR(Q),
        .D(D[4]),
        .Q(if_pc_out[4]));
  CARRY4 \pc_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\pc_reg[4]_i_2_n_0 ,\pc_reg[4]_i_2_n_1 ,\pc_reg[4]_i_2_n_2 ,\pc_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,if_pc_out[2],1'b0}),
        .O(O),
        .S({if_pc_out[4:3],\pc[4]_i_4_n_0 ,if_pc_out[1]}));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[5] 
       (.C(clk_out2),
        .CE(E),
        .CLR(Q),
        .D(D[5]),
        .Q(if_pc_out[5]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[6] 
       (.C(clk_out2),
        .CE(E),
        .CLR(Q),
        .D(D[6]),
        .Q(if_pc_out[6]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[7] 
       (.C(clk_out2),
        .CE(E),
        .CLR(Q),
        .D(D[7]),
        .Q(if_pc_out[7]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[8] 
       (.C(clk_out2),
        .CE(E),
        .CLR(Q),
        .D(D[8]),
        .Q(if_pc_out[8]));
  CARRY4 \pc_reg[8]_i_2 
       (.CI(\pc_reg[4]_i_2_n_0 ),
        .CO({\pc_reg[8]_i_2_n_0 ,\pc_reg[8]_i_2_n_1 ,\pc_reg[8]_i_2_n_2 ,\pc_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\pc_reg[8]_0 ),
        .S(if_pc_out[8:5]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[9] 
       (.C(clk_out2),
        .CE(E),
        .CLR(Q),
        .D(D[9]),
        .Q(if_pc_out[9]));
  FDCE #(
    .INIT(1'b0)) 
    pre_stall_reg
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(stall),
        .Q(pre_stall));
  LUT6 #(
    .INIT(64'h4444444444444F44)) 
    uart_rdn_OBUF_inst_i_12
       (.I0(\pc_ram_addr_reg[31]_0 ),
        .I1(if_addr_out[22]),
        .I2(uart_rdn_OBUF_inst_i_38_n_0),
        .I3(uart_rdn_OBUF_inst_i_21_n_0),
        .I4(uart_rdn_OBUF_inst_i_20_n_0),
        .I5(uart_rdn_OBUF_inst_i_19_n_0),
        .O(\pc_ram_addr_reg[22]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    uart_rdn_OBUF_inst_i_17
       (.I0(uart_rdn_OBUF_inst_i_19_n_0),
        .I1(if_addr_out[31]),
        .I2(if_addr_out[26]),
        .I3(if_addr_out[28]),
        .I4(uart_rdn_OBUF_inst_i_40_n_0),
        .O(\pc_ram_addr_reg[31]_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    uart_rdn_OBUF_inst_i_18
       (.I0(if_addr_out[28]),
        .I1(if_addr_out[31]),
        .I2(leds_OBUF[1]),
        .I3(if_addr_out[22]),
        .O(uart_rdn_OBUF_inst_i_18_n_0));
  LUT5 #(
    .INIT(32'hFFFFFF4F)) 
    uart_rdn_OBUF_inst_i_19
       (.I0(if_addr_out[24]),
        .I1(if_addr_out[23]),
        .I2(pc_ram_en),
        .I3(if_addr_out[29]),
        .I4(if_addr_out[27]),
        .O(uart_rdn_OBUF_inst_i_19_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    uart_rdn_OBUF_inst_i_20
       (.I0(uart_rdn_OBUF_inst_i_41_n_0),
        .I1(\pc_ram_addr_reg[21]_0 [3]),
        .I2(\pc_ram_addr_reg[21]_0 [10]),
        .I3(\pc_ram_addr_reg[21]_0 [2]),
        .I4(\pc_ram_addr_reg[21]_0 [18]),
        .I5(uart_rdn_OBUF_inst_i_42_n_0),
        .O(uart_rdn_OBUF_inst_i_20_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    uart_rdn_OBUF_inst_i_21
       (.I0(uart_rdn_OBUF_inst_i_40_n_0),
        .I1(uart_rdn_OBUF_inst_i_43_n_0),
        .I2(\pc_ram_addr_reg[21]_0 [6]),
        .I3(if_addr_out[23]),
        .I4(\pc_ram_addr_reg[21]_0 [4]),
        .I5(\pc_ram_addr_reg[21]_0 [11]),
        .O(uart_rdn_OBUF_inst_i_21_n_0));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    uart_rdn_OBUF_inst_i_38
       (.I0(if_addr_out[22]),
        .I1(leds_OBUF[1]),
        .I2(if_addr_out[31]),
        .I3(if_addr_out[28]),
        .I4(leds_OBUF[0]),
        .I5(leds_OBUF[2]),
        .O(uart_rdn_OBUF_inst_i_38_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    uart_rdn_OBUF_inst_i_40
       (.I0(if_addr_out[30]),
        .I1(if_addr_out[24]),
        .I2(if_addr_out[25]),
        .O(uart_rdn_OBUF_inst_i_40_n_0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    uart_rdn_OBUF_inst_i_41
       (.I0(if_addr_out[28]),
        .I1(if_addr_out[31]),
        .I2(\pc_ram_addr_reg[21]_0 [14]),
        .I3(\pc_ram_addr_reg[21]_0 [5]),
        .O(uart_rdn_OBUF_inst_i_41_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    uart_rdn_OBUF_inst_i_42
       (.I0(\pc_ram_addr_reg[21]_0 [8]),
        .I1(\pc_ram_addr_reg[21]_0 [17]),
        .I2(\pc_ram_addr_reg[21]_0 [7]),
        .I3(\pc_ram_addr_reg[21]_0 [1]),
        .I4(uart_rdn_OBUF_inst_i_45_n_0),
        .O(uart_rdn_OBUF_inst_i_42_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    uart_rdn_OBUF_inst_i_43
       (.I0(\pc_ram_addr_reg[21]_0 [13]),
        .I1(if_addr_out[22]),
        .I2(\pc_ram_addr_reg[21]_0 [12]),
        .I3(\pc_ram_addr_reg[21]_0 [15]),
        .O(uart_rdn_OBUF_inst_i_43_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    uart_rdn_OBUF_inst_i_45
       (.I0(\pc_ram_addr_reg[21]_0 [0]),
        .I1(if_addr_out[26]),
        .I2(\pc_ram_addr_reg[21]_0 [9]),
        .I3(\pc_ram_addr_reg[21]_0 [16]),
        .O(uart_rdn_OBUF_inst_i_45_n_0));
  LUT3 #(
    .INIT(8'h20)) 
    uart_rdn_OBUF_inst_i_5
       (.I0(\pc_ram_addr_reg[2]_1 ),
        .I1(\id_instr[13]_i_2 ),
        .I2(\pc_ram_addr_reg[31]_0 ),
        .O(\pc_ram_addr_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF6FFFFFFFF)) 
    uart_rdn_OBUF_inst_i_6
       (.I0(leds_OBUF[2]),
        .I1(leds_OBUF[0]),
        .I2(uart_rdn_OBUF_inst_i_18_n_0),
        .I3(uart_rdn_OBUF_inst_i_19_n_0),
        .I4(uart_rdn_OBUF_inst_i_20_n_0),
        .I5(uart_rdn_OBUF_inst_i_21_n_0),
        .O(\pc_ram_addr_reg[2]_1 ));
  LUT2 #(
    .INIT(4'hB)) 
    uart_wrn_OBUF_inst_i_4
       (.I0(pc_ram_en),
        .I1(mem_en_in),
        .O(pc_ram_en_reg_0));
endmodule

module Regfile
   (registers,
    \id_instr_reg[18] ,
    \id_instr_reg[18]_0 ,
    \id_instr_reg[18]_1 ,
    \id_instr_reg[18]_2 ,
    \id_instr_reg[18]_3 ,
    \id_instr_reg[18]_4 ,
    \id_instr_reg[18]_5 ,
    \id_instr_reg[18]_6 ,
    \id_instr_reg[18]_7 ,
    \id_instr_reg[18]_8 ,
    \id_instr_reg[18]_9 ,
    \id_instr_reg[18]_10 ,
    \id_instr_reg[18]_11 ,
    \id_instr_reg[18]_12 ,
    \id_instr_reg[18]_13 ,
    \id_instr_reg[18]_14 ,
    \id_instr_reg[18]_15 ,
    \id_instr_reg[18]_16 ,
    \id_instr_reg[18]_17 ,
    \id_instr_reg[18]_18 ,
    \id_instr_reg[18]_19 ,
    \id_instr_reg[18]_20 ,
    \id_instr_reg[18]_21 ,
    \id_instr_reg[18]_22 ,
    \id_instr_reg[18]_23 ,
    \id_instr_reg[18]_24 ,
    \id_instr_reg[18]_25 ,
    \id_instr_reg[18]_26 ,
    \id_instr_reg[18]_27 ,
    \id_instr_reg[18]_28 ,
    \id_instr_reg[18]_29 ,
    \id_instr_reg[18]_30 ,
    \id_instr_reg[23] ,
    \id_instr_reg[23]_0 ,
    \id_instr_reg[23]_1 ,
    \id_instr_reg[23]_2 ,
    \id_instr_reg[23]_3 ,
    \id_instr_reg[23]_4 ,
    \id_instr_reg[23]_5 ,
    \id_instr_reg[23]_6 ,
    \id_instr_reg[23]_7 ,
    \id_instr_reg[23]_8 ,
    \id_instr_reg[23]_9 ,
    \id_instr_reg[23]_10 ,
    \id_instr_reg[23]_11 ,
    \id_instr_reg[23]_12 ,
    \id_instr_reg[23]_13 ,
    \id_instr_reg[23]_14 ,
    \id_instr_reg[23]_15 ,
    \id_instr_reg[23]_16 ,
    \id_instr_reg[24] ,
    \id_instr_reg[23]_17 ,
    \id_instr_reg[23]_18 ,
    \id_instr_reg[23]_19 ,
    \id_instr_reg[23]_20 ,
    \id_instr_reg[23]_21 ,
    \id_instr_reg[23]_22 ,
    \id_instr_reg[24]_0 ,
    \id_instr_reg[23]_23 ,
    \id_instr_reg[23]_24 ,
    \id_instr_reg[23]_25 ,
    \id_instr_reg[23]_26 ,
    \id_instr_reg[24]_1 ,
    \id_instr_reg[23]_27 ,
    \id_instr_reg[23]_28 ,
    \id_instr_reg[23]_29 ,
    \id_instr_reg[23]_30 ,
    \id_instr_reg[23]_31 ,
    \id_instr_reg[23]_32 ,
    \id_instr_reg[24]_2 ,
    \id_instr_reg[24]_3 ,
    \id_instr_reg[24]_4 ,
    \id_instr_reg[23]_33 ,
    \id_instr_reg[23]_34 ,
    \id_instr_reg[24]_5 ,
    \id_instr_reg[23]_35 ,
    \id_instr_reg[23]_36 ,
    \id_instr_reg[23]_37 ,
    \id_instr_reg[23]_38 ,
    \id_instr_reg[23]_39 ,
    \id_instr_reg[23]_40 ,
    \id_instr_reg[24]_6 ,
    \id_instr_reg[23]_41 ,
    \id_instr_reg[23]_42 ,
    \id_instr_reg[23]_43 ,
    \id_instr_reg[23]_44 ,
    \id_instr_reg[24]_7 ,
    \id_instr_reg[23]_45 ,
    \id_instr_reg[23]_46 ,
    \id_instr_reg[23]_47 ,
    \id_instr_reg[23]_48 ,
    \id_instr_reg[24]_8 ,
    Q,
    \ex_regs1_reg[8]_i_7_0 ,
    \ex_regs1_reg[8]_i_8_0 ,
    \ex_regs1_reg[29]_i_13_0 ,
    \ex_regs1_reg[29]_i_13_1 ,
    \ex_regs2_reg[0]_i_10_0 ,
    \ex_regs2_reg[13]_i_11_0 ,
    \ex_regs2_reg[30]_i_14_0 ,
    E,
    D,
    clk_out2,
    \registers_reg[30][0]_0 ,
    \registers_reg[2][31]_0 ,
    \registers_reg[3][31]_0 ,
    \registers_reg[4][31]_0 ,
    \registers_reg[5][31]_0 ,
    \registers_reg[6][31]_0 ,
    \registers_reg[7][31]_0 ,
    \registers_reg[8][31]_0 ,
    \registers_reg[9][31]_0 ,
    \registers_reg[10][31]_0 ,
    \registers_reg[11][31]_0 ,
    \registers_reg[12][31]_0 ,
    \registers_reg[13][31]_0 ,
    \registers_reg[14][31]_0 ,
    \registers_reg[15][31]_0 ,
    \registers_reg[16][31]_0 ,
    \registers_reg[17][31]_0 ,
    \registers_reg[18][31]_0 ,
    \registers_reg[19][31]_0 ,
    \registers_reg[20][31]_0 ,
    \registers_reg[21][31]_0 ,
    \registers_reg[22][31]_0 ,
    \registers_reg[23][31]_0 ,
    \registers_reg[24][31]_0 ,
    \registers_reg[25][31]_0 ,
    \registers_reg[26][31]_0 ,
    \registers_reg[27][31]_0 ,
    \registers_reg[28][31]_0 ,
    \registers_reg[29][31]_0 ,
    \registers_reg[30][31]_0 ,
    \registers_reg[31][31]_0 );
  output [16:0]registers;
  output \id_instr_reg[18] ;
  output \id_instr_reg[18]_0 ;
  output \id_instr_reg[18]_1 ;
  output \id_instr_reg[18]_2 ;
  output \id_instr_reg[18]_3 ;
  output \id_instr_reg[18]_4 ;
  output \id_instr_reg[18]_5 ;
  output \id_instr_reg[18]_6 ;
  output \id_instr_reg[18]_7 ;
  output \id_instr_reg[18]_8 ;
  output \id_instr_reg[18]_9 ;
  output \id_instr_reg[18]_10 ;
  output \id_instr_reg[18]_11 ;
  output \id_instr_reg[18]_12 ;
  output \id_instr_reg[18]_13 ;
  output \id_instr_reg[18]_14 ;
  output \id_instr_reg[18]_15 ;
  output \id_instr_reg[18]_16 ;
  output \id_instr_reg[18]_17 ;
  output \id_instr_reg[18]_18 ;
  output \id_instr_reg[18]_19 ;
  output \id_instr_reg[18]_20 ;
  output \id_instr_reg[18]_21 ;
  output \id_instr_reg[18]_22 ;
  output \id_instr_reg[18]_23 ;
  output \id_instr_reg[18]_24 ;
  output \id_instr_reg[18]_25 ;
  output \id_instr_reg[18]_26 ;
  output \id_instr_reg[18]_27 ;
  output \id_instr_reg[18]_28 ;
  output \id_instr_reg[18]_29 ;
  output \id_instr_reg[18]_30 ;
  output \id_instr_reg[23] ;
  output \id_instr_reg[23]_0 ;
  output \id_instr_reg[23]_1 ;
  output \id_instr_reg[23]_2 ;
  output \id_instr_reg[23]_3 ;
  output \id_instr_reg[23]_4 ;
  output \id_instr_reg[23]_5 ;
  output \id_instr_reg[23]_6 ;
  output \id_instr_reg[23]_7 ;
  output \id_instr_reg[23]_8 ;
  output \id_instr_reg[23]_9 ;
  output \id_instr_reg[23]_10 ;
  output \id_instr_reg[23]_11 ;
  output \id_instr_reg[23]_12 ;
  output \id_instr_reg[23]_13 ;
  output \id_instr_reg[23]_14 ;
  output \id_instr_reg[23]_15 ;
  output \id_instr_reg[23]_16 ;
  output \id_instr_reg[24] ;
  output \id_instr_reg[23]_17 ;
  output \id_instr_reg[23]_18 ;
  output \id_instr_reg[23]_19 ;
  output \id_instr_reg[23]_20 ;
  output \id_instr_reg[23]_21 ;
  output \id_instr_reg[23]_22 ;
  output \id_instr_reg[24]_0 ;
  output \id_instr_reg[23]_23 ;
  output \id_instr_reg[23]_24 ;
  output \id_instr_reg[23]_25 ;
  output \id_instr_reg[23]_26 ;
  output \id_instr_reg[24]_1 ;
  output \id_instr_reg[23]_27 ;
  output \id_instr_reg[23]_28 ;
  output \id_instr_reg[23]_29 ;
  output \id_instr_reg[23]_30 ;
  output \id_instr_reg[23]_31 ;
  output \id_instr_reg[23]_32 ;
  output \id_instr_reg[24]_2 ;
  output \id_instr_reg[24]_3 ;
  output \id_instr_reg[24]_4 ;
  output \id_instr_reg[23]_33 ;
  output \id_instr_reg[23]_34 ;
  output \id_instr_reg[24]_5 ;
  output \id_instr_reg[23]_35 ;
  output \id_instr_reg[23]_36 ;
  output \id_instr_reg[23]_37 ;
  output \id_instr_reg[23]_38 ;
  output \id_instr_reg[23]_39 ;
  output \id_instr_reg[23]_40 ;
  output \id_instr_reg[24]_6 ;
  output \id_instr_reg[23]_41 ;
  output \id_instr_reg[23]_42 ;
  output \id_instr_reg[23]_43 ;
  output \id_instr_reg[23]_44 ;
  output \id_instr_reg[24]_7 ;
  output \id_instr_reg[23]_45 ;
  output \id_instr_reg[23]_46 ;
  output \id_instr_reg[23]_47 ;
  output \id_instr_reg[23]_48 ;
  output \id_instr_reg[24]_8 ;
  input [8:0]Q;
  input \ex_regs1_reg[8]_i_7_0 ;
  input \ex_regs1_reg[8]_i_8_0 ;
  input \ex_regs1_reg[29]_i_13_0 ;
  input \ex_regs1_reg[29]_i_13_1 ;
  input \ex_regs2_reg[0]_i_10_0 ;
  input \ex_regs2_reg[13]_i_11_0 ;
  input \ex_regs2_reg[30]_i_14_0 ;
  input [0:0]E;
  input [31:0]D;
  input clk_out2;
  input \registers_reg[30][0]_0 ;
  input [0:0]\registers_reg[2][31]_0 ;
  input [0:0]\registers_reg[3][31]_0 ;
  input [0:0]\registers_reg[4][31]_0 ;
  input [0:0]\registers_reg[5][31]_0 ;
  input [0:0]\registers_reg[6][31]_0 ;
  input [0:0]\registers_reg[7][31]_0 ;
  input [0:0]\registers_reg[8][31]_0 ;
  input [0:0]\registers_reg[9][31]_0 ;
  input [0:0]\registers_reg[10][31]_0 ;
  input [0:0]\registers_reg[11][31]_0 ;
  input [0:0]\registers_reg[12][31]_0 ;
  input [0:0]\registers_reg[13][31]_0 ;
  input [0:0]\registers_reg[14][31]_0 ;
  input [0:0]\registers_reg[15][31]_0 ;
  input [0:0]\registers_reg[16][31]_0 ;
  input [0:0]\registers_reg[17][31]_0 ;
  input [0:0]\registers_reg[18][31]_0 ;
  input [0:0]\registers_reg[19][31]_0 ;
  input [0:0]\registers_reg[20][31]_0 ;
  input [0:0]\registers_reg[21][31]_0 ;
  input [0:0]\registers_reg[22][31]_0 ;
  input [0:0]\registers_reg[23][31]_0 ;
  input [0:0]\registers_reg[24][31]_0 ;
  input [0:0]\registers_reg[25][31]_0 ;
  input [0:0]\registers_reg[26][31]_0 ;
  input [0:0]\registers_reg[27][31]_0 ;
  input [0:0]\registers_reg[28][31]_0 ;
  input [0:0]\registers_reg[29][31]_0 ;
  input [0:0]\registers_reg[30][31]_0 ;
  input [0:0]\registers_reg[31][31]_0 ;

  wire [31:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire clk_out2;
  wire \ex_regs1[0]_i_16_n_0 ;
  wire \ex_regs1[0]_i_17_n_0 ;
  wire \ex_regs1[0]_i_18_n_0 ;
  wire \ex_regs1[0]_i_19_n_0 ;
  wire \ex_regs1[0]_i_20_n_0 ;
  wire \ex_regs1[0]_i_21_n_0 ;
  wire \ex_regs1[0]_i_22_n_0 ;
  wire \ex_regs1[0]_i_23_n_0 ;
  wire \ex_regs1[10]_i_13_n_0 ;
  wire \ex_regs1[10]_i_14_n_0 ;
  wire \ex_regs1[10]_i_15_n_0 ;
  wire \ex_regs1[10]_i_16_n_0 ;
  wire \ex_regs1[10]_i_17_n_0 ;
  wire \ex_regs1[10]_i_18_n_0 ;
  wire \ex_regs1[10]_i_19_n_0 ;
  wire \ex_regs1[10]_i_20_n_0 ;
  wire \ex_regs1[11]_i_15_n_0 ;
  wire \ex_regs1[11]_i_16_n_0 ;
  wire \ex_regs1[11]_i_17_n_0 ;
  wire \ex_regs1[11]_i_18_n_0 ;
  wire \ex_regs1[11]_i_19_n_0 ;
  wire \ex_regs1[11]_i_20_n_0 ;
  wire \ex_regs1[11]_i_21_n_0 ;
  wire \ex_regs1[11]_i_22_n_0 ;
  wire \ex_regs1[12]_i_17_n_0 ;
  wire \ex_regs1[12]_i_18_n_0 ;
  wire \ex_regs1[12]_i_19_n_0 ;
  wire \ex_regs1[12]_i_20_n_0 ;
  wire \ex_regs1[12]_i_21_n_0 ;
  wire \ex_regs1[12]_i_22_n_0 ;
  wire \ex_regs1[12]_i_23_n_0 ;
  wire \ex_regs1[12]_i_24_n_0 ;
  wire \ex_regs1[13]_i_17_n_0 ;
  wire \ex_regs1[13]_i_18_n_0 ;
  wire \ex_regs1[13]_i_19_n_0 ;
  wire \ex_regs1[13]_i_20_n_0 ;
  wire \ex_regs1[13]_i_21_n_0 ;
  wire \ex_regs1[13]_i_22_n_0 ;
  wire \ex_regs1[13]_i_23_n_0 ;
  wire \ex_regs1[13]_i_24_n_0 ;
  wire \ex_regs1[14]_i_16_n_0 ;
  wire \ex_regs1[14]_i_17_n_0 ;
  wire \ex_regs1[14]_i_18_n_0 ;
  wire \ex_regs1[14]_i_19_n_0 ;
  wire \ex_regs1[14]_i_20_n_0 ;
  wire \ex_regs1[14]_i_21_n_0 ;
  wire \ex_regs1[14]_i_22_n_0 ;
  wire \ex_regs1[14]_i_23_n_0 ;
  wire \ex_regs1[15]_i_12_n_0 ;
  wire \ex_regs1[15]_i_13_n_0 ;
  wire \ex_regs1[15]_i_14_n_0 ;
  wire \ex_regs1[15]_i_15_n_0 ;
  wire \ex_regs1[15]_i_16_n_0 ;
  wire \ex_regs1[15]_i_17_n_0 ;
  wire \ex_regs1[15]_i_18_n_0 ;
  wire \ex_regs1[15]_i_19_n_0 ;
  wire \ex_regs1[16]_i_14_n_0 ;
  wire \ex_regs1[16]_i_15_n_0 ;
  wire \ex_regs1[16]_i_16_n_0 ;
  wire \ex_regs1[16]_i_17_n_0 ;
  wire \ex_regs1[16]_i_18_n_0 ;
  wire \ex_regs1[16]_i_19_n_0 ;
  wire \ex_regs1[16]_i_20_n_0 ;
  wire \ex_regs1[16]_i_21_n_0 ;
  wire \ex_regs1[17]_i_15_n_0 ;
  wire \ex_regs1[17]_i_16_n_0 ;
  wire \ex_regs1[17]_i_17_n_0 ;
  wire \ex_regs1[17]_i_18_n_0 ;
  wire \ex_regs1[17]_i_19_n_0 ;
  wire \ex_regs1[17]_i_20_n_0 ;
  wire \ex_regs1[17]_i_21_n_0 ;
  wire \ex_regs1[17]_i_22_n_0 ;
  wire \ex_regs1[18]_i_15_n_0 ;
  wire \ex_regs1[18]_i_16_n_0 ;
  wire \ex_regs1[18]_i_17_n_0 ;
  wire \ex_regs1[18]_i_18_n_0 ;
  wire \ex_regs1[18]_i_19_n_0 ;
  wire \ex_regs1[18]_i_20_n_0 ;
  wire \ex_regs1[18]_i_21_n_0 ;
  wire \ex_regs1[18]_i_22_n_0 ;
  wire \ex_regs1[19]_i_10_n_0 ;
  wire \ex_regs1[19]_i_11_n_0 ;
  wire \ex_regs1[19]_i_12_n_0 ;
  wire \ex_regs1[19]_i_13_n_0 ;
  wire \ex_regs1[19]_i_14_n_0 ;
  wire \ex_regs1[19]_i_15_n_0 ;
  wire \ex_regs1[19]_i_16_n_0 ;
  wire \ex_regs1[19]_i_17_n_0 ;
  wire \ex_regs1[1]_i_12_n_0 ;
  wire \ex_regs1[1]_i_13_n_0 ;
  wire \ex_regs1[1]_i_14_n_0 ;
  wire \ex_regs1[1]_i_15_n_0 ;
  wire \ex_regs1[1]_i_16_n_0 ;
  wire \ex_regs1[1]_i_17_n_0 ;
  wire \ex_regs1[1]_i_18_n_0 ;
  wire \ex_regs1[1]_i_19_n_0 ;
  wire \ex_regs1[20]_i_14_n_0 ;
  wire \ex_regs1[20]_i_15_n_0 ;
  wire \ex_regs1[20]_i_16_n_0 ;
  wire \ex_regs1[20]_i_17_n_0 ;
  wire \ex_regs1[20]_i_18_n_0 ;
  wire \ex_regs1[20]_i_19_n_0 ;
  wire \ex_regs1[20]_i_20_n_0 ;
  wire \ex_regs1[20]_i_21_n_0 ;
  wire \ex_regs1[21]_i_14_n_0 ;
  wire \ex_regs1[21]_i_15_n_0 ;
  wire \ex_regs1[21]_i_16_n_0 ;
  wire \ex_regs1[21]_i_17_n_0 ;
  wire \ex_regs1[21]_i_18_n_0 ;
  wire \ex_regs1[21]_i_19_n_0 ;
  wire \ex_regs1[21]_i_20_n_0 ;
  wire \ex_regs1[21]_i_21_n_0 ;
  wire \ex_regs1[22]_i_16_n_0 ;
  wire \ex_regs1[22]_i_17_n_0 ;
  wire \ex_regs1[22]_i_18_n_0 ;
  wire \ex_regs1[22]_i_19_n_0 ;
  wire \ex_regs1[22]_i_20_n_0 ;
  wire \ex_regs1[22]_i_21_n_0 ;
  wire \ex_regs1[22]_i_22_n_0 ;
  wire \ex_regs1[22]_i_23_n_0 ;
  wire \ex_regs1[23]_i_10_n_0 ;
  wire \ex_regs1[23]_i_11_n_0 ;
  wire \ex_regs1[23]_i_12_n_0 ;
  wire \ex_regs1[23]_i_13_n_0 ;
  wire \ex_regs1[23]_i_14_n_0 ;
  wire \ex_regs1[23]_i_15_n_0 ;
  wire \ex_regs1[23]_i_16_n_0 ;
  wire \ex_regs1[23]_i_17_n_0 ;
  wire \ex_regs1[24]_i_10_n_0 ;
  wire \ex_regs1[24]_i_11_n_0 ;
  wire \ex_regs1[24]_i_12_n_0 ;
  wire \ex_regs1[24]_i_13_n_0 ;
  wire \ex_regs1[24]_i_14_n_0 ;
  wire \ex_regs1[24]_i_15_n_0 ;
  wire \ex_regs1[24]_i_16_n_0 ;
  wire \ex_regs1[24]_i_17_n_0 ;
  wire \ex_regs1[25]_i_14_n_0 ;
  wire \ex_regs1[25]_i_15_n_0 ;
  wire \ex_regs1[25]_i_16_n_0 ;
  wire \ex_regs1[25]_i_17_n_0 ;
  wire \ex_regs1[25]_i_18_n_0 ;
  wire \ex_regs1[25]_i_19_n_0 ;
  wire \ex_regs1[25]_i_20_n_0 ;
  wire \ex_regs1[25]_i_21_n_0 ;
  wire \ex_regs1[26]_i_15_n_0 ;
  wire \ex_regs1[26]_i_16_n_0 ;
  wire \ex_regs1[26]_i_17_n_0 ;
  wire \ex_regs1[26]_i_18_n_0 ;
  wire \ex_regs1[26]_i_19_n_0 ;
  wire \ex_regs1[26]_i_20_n_0 ;
  wire \ex_regs1[26]_i_21_n_0 ;
  wire \ex_regs1[26]_i_22_n_0 ;
  wire \ex_regs1[27]_i_10_n_0 ;
  wire \ex_regs1[27]_i_11_n_0 ;
  wire \ex_regs1[27]_i_12_n_0 ;
  wire \ex_regs1[27]_i_13_n_0 ;
  wire \ex_regs1[27]_i_14_n_0 ;
  wire \ex_regs1[27]_i_15_n_0 ;
  wire \ex_regs1[27]_i_16_n_0 ;
  wire \ex_regs1[27]_i_17_n_0 ;
  wire \ex_regs1[28]_i_14_n_0 ;
  wire \ex_regs1[28]_i_15_n_0 ;
  wire \ex_regs1[28]_i_16_n_0 ;
  wire \ex_regs1[28]_i_17_n_0 ;
  wire \ex_regs1[28]_i_18_n_0 ;
  wire \ex_regs1[28]_i_19_n_0 ;
  wire \ex_regs1[28]_i_20_n_0 ;
  wire \ex_regs1[28]_i_21_n_0 ;
  wire \ex_regs1[29]_i_14_n_0 ;
  wire \ex_regs1[29]_i_15_n_0 ;
  wire \ex_regs1[29]_i_16_n_0 ;
  wire \ex_regs1[29]_i_17_n_0 ;
  wire \ex_regs1[29]_i_18_n_0 ;
  wire \ex_regs1[29]_i_19_n_0 ;
  wire \ex_regs1[29]_i_20_n_0 ;
  wire \ex_regs1[29]_i_21_n_0 ;
  wire \ex_regs1[2]_i_12_n_0 ;
  wire \ex_regs1[2]_i_13_n_0 ;
  wire \ex_regs1[2]_i_14_n_0 ;
  wire \ex_regs1[2]_i_15_n_0 ;
  wire \ex_regs1[2]_i_16_n_0 ;
  wire \ex_regs1[2]_i_17_n_0 ;
  wire \ex_regs1[2]_i_18_n_0 ;
  wire \ex_regs1[2]_i_19_n_0 ;
  wire \ex_regs1[30]_i_20_n_0 ;
  wire \ex_regs1[30]_i_21_n_0 ;
  wire \ex_regs1[30]_i_22_n_0 ;
  wire \ex_regs1[30]_i_23_n_0 ;
  wire \ex_regs1[30]_i_24_n_0 ;
  wire \ex_regs1[30]_i_25_n_0 ;
  wire \ex_regs1[30]_i_26_n_0 ;
  wire \ex_regs1[30]_i_27_n_0 ;
  wire \ex_regs1[31]_i_22_n_0 ;
  wire \ex_regs1[31]_i_23_n_0 ;
  wire \ex_regs1[31]_i_24_n_0 ;
  wire \ex_regs1[31]_i_25_n_0 ;
  wire \ex_regs1[31]_i_26_n_0 ;
  wire \ex_regs1[31]_i_27_n_0 ;
  wire \ex_regs1[31]_i_28_n_0 ;
  wire \ex_regs1[31]_i_29_n_0 ;
  wire \ex_regs1[3]_i_12_n_0 ;
  wire \ex_regs1[3]_i_13_n_0 ;
  wire \ex_regs1[3]_i_14_n_0 ;
  wire \ex_regs1[3]_i_15_n_0 ;
  wire \ex_regs1[3]_i_16_n_0 ;
  wire \ex_regs1[3]_i_17_n_0 ;
  wire \ex_regs1[3]_i_18_n_0 ;
  wire \ex_regs1[3]_i_19_n_0 ;
  wire \ex_regs1[4]_i_15_n_0 ;
  wire \ex_regs1[4]_i_16_n_0 ;
  wire \ex_regs1[4]_i_17_n_0 ;
  wire \ex_regs1[4]_i_18_n_0 ;
  wire \ex_regs1[4]_i_19_n_0 ;
  wire \ex_regs1[4]_i_20_n_0 ;
  wire \ex_regs1[4]_i_21_n_0 ;
  wire \ex_regs1[4]_i_22_n_0 ;
  wire \ex_regs1[5]_i_33_n_0 ;
  wire \ex_regs1[5]_i_34_n_0 ;
  wire \ex_regs1[5]_i_35_n_0 ;
  wire \ex_regs1[5]_i_36_n_0 ;
  wire \ex_regs1[5]_i_37_n_0 ;
  wire \ex_regs1[5]_i_38_n_0 ;
  wire \ex_regs1[5]_i_39_n_0 ;
  wire \ex_regs1[5]_i_40_n_0 ;
  wire \ex_regs1[6]_i_11_n_0 ;
  wire \ex_regs1[6]_i_12_n_0 ;
  wire \ex_regs1[6]_i_13_n_0 ;
  wire \ex_regs1[6]_i_14_n_0 ;
  wire \ex_regs1[6]_i_15_n_0 ;
  wire \ex_regs1[6]_i_16_n_0 ;
  wire \ex_regs1[6]_i_17_n_0 ;
  wire \ex_regs1[6]_i_18_n_0 ;
  wire \ex_regs1[7]_i_11_n_0 ;
  wire \ex_regs1[7]_i_12_n_0 ;
  wire \ex_regs1[7]_i_13_n_0 ;
  wire \ex_regs1[7]_i_14_n_0 ;
  wire \ex_regs1[7]_i_15_n_0 ;
  wire \ex_regs1[7]_i_16_n_0 ;
  wire \ex_regs1[7]_i_17_n_0 ;
  wire \ex_regs1[7]_i_18_n_0 ;
  wire \ex_regs1[8]_i_10_n_0 ;
  wire \ex_regs1[8]_i_11_n_0 ;
  wire \ex_regs1[8]_i_12_n_0 ;
  wire \ex_regs1[8]_i_13_n_0 ;
  wire \ex_regs1[8]_i_14_n_0 ;
  wire \ex_regs1[8]_i_15_n_0 ;
  wire \ex_regs1[8]_i_16_n_0 ;
  wire \ex_regs1[8]_i_17_n_0 ;
  wire \ex_regs1[9]_i_11_n_0 ;
  wire \ex_regs1[9]_i_12_n_0 ;
  wire \ex_regs1[9]_i_13_n_0 ;
  wire \ex_regs1[9]_i_14_n_0 ;
  wire \ex_regs1[9]_i_15_n_0 ;
  wire \ex_regs1[9]_i_16_n_0 ;
  wire \ex_regs1[9]_i_17_n_0 ;
  wire \ex_regs1[9]_i_18_n_0 ;
  wire \ex_regs1_reg[0]_i_12_n_0 ;
  wire \ex_regs1_reg[0]_i_13_n_0 ;
  wire \ex_regs1_reg[0]_i_14_n_0 ;
  wire \ex_regs1_reg[0]_i_15_n_0 ;
  wire \ex_regs1_reg[10]_i_10_n_0 ;
  wire \ex_regs1_reg[10]_i_11_n_0 ;
  wire \ex_regs1_reg[10]_i_12_n_0 ;
  wire \ex_regs1_reg[10]_i_9_n_0 ;
  wire \ex_regs1_reg[11]_i_10_n_0 ;
  wire \ex_regs1_reg[11]_i_11_n_0 ;
  wire \ex_regs1_reg[11]_i_8_n_0 ;
  wire \ex_regs1_reg[11]_i_9_n_0 ;
  wire \ex_regs1_reg[12]_i_10_n_0 ;
  wire \ex_regs1_reg[12]_i_11_n_0 ;
  wire \ex_regs1_reg[12]_i_12_n_0 ;
  wire \ex_regs1_reg[12]_i_13_n_0 ;
  wire \ex_regs1_reg[13]_i_13_n_0 ;
  wire \ex_regs1_reg[13]_i_14_n_0 ;
  wire \ex_regs1_reg[13]_i_15_n_0 ;
  wire \ex_regs1_reg[13]_i_16_n_0 ;
  wire \ex_regs1_reg[14]_i_11_n_0 ;
  wire \ex_regs1_reg[14]_i_12_n_0 ;
  wire \ex_regs1_reg[14]_i_13_n_0 ;
  wire \ex_regs1_reg[14]_i_14_n_0 ;
  wire \ex_regs1_reg[15]_i_10_n_0 ;
  wire \ex_regs1_reg[15]_i_7_n_0 ;
  wire \ex_regs1_reg[15]_i_8_n_0 ;
  wire \ex_regs1_reg[15]_i_9_n_0 ;
  wire \ex_regs1_reg[16]_i_10_n_0 ;
  wire \ex_regs1_reg[16]_i_11_n_0 ;
  wire \ex_regs1_reg[16]_i_8_n_0 ;
  wire \ex_regs1_reg[16]_i_9_n_0 ;
  wire \ex_regs1_reg[17]_i_11_n_0 ;
  wire \ex_regs1_reg[17]_i_12_n_0 ;
  wire \ex_regs1_reg[17]_i_13_n_0 ;
  wire \ex_regs1_reg[17]_i_14_n_0 ;
  wire \ex_regs1_reg[18]_i_11_n_0 ;
  wire \ex_regs1_reg[18]_i_12_n_0 ;
  wire \ex_regs1_reg[18]_i_13_n_0 ;
  wire \ex_regs1_reg[18]_i_14_n_0 ;
  wire \ex_regs1_reg[19]_i_6_n_0 ;
  wire \ex_regs1_reg[19]_i_7_n_0 ;
  wire \ex_regs1_reg[19]_i_8_n_0 ;
  wire \ex_regs1_reg[19]_i_9_n_0 ;
  wire \ex_regs1_reg[1]_i_10_n_0 ;
  wire \ex_regs1_reg[1]_i_11_n_0 ;
  wire \ex_regs1_reg[1]_i_8_n_0 ;
  wire \ex_regs1_reg[1]_i_9_n_0 ;
  wire \ex_regs1_reg[20]_i_10_n_0 ;
  wire \ex_regs1_reg[20]_i_11_n_0 ;
  wire \ex_regs1_reg[20]_i_12_n_0 ;
  wire \ex_regs1_reg[20]_i_13_n_0 ;
  wire \ex_regs1_reg[21]_i_10_n_0 ;
  wire \ex_regs1_reg[21]_i_11_n_0 ;
  wire \ex_regs1_reg[21]_i_12_n_0 ;
  wire \ex_regs1_reg[21]_i_13_n_0 ;
  wire \ex_regs1_reg[22]_i_10_n_0 ;
  wire \ex_regs1_reg[22]_i_7_n_0 ;
  wire \ex_regs1_reg[22]_i_8_n_0 ;
  wire \ex_regs1_reg[22]_i_9_n_0 ;
  wire \ex_regs1_reg[23]_i_6_n_0 ;
  wire \ex_regs1_reg[23]_i_7_n_0 ;
  wire \ex_regs1_reg[23]_i_8_n_0 ;
  wire \ex_regs1_reg[23]_i_9_n_0 ;
  wire \ex_regs1_reg[24]_i_6_n_0 ;
  wire \ex_regs1_reg[24]_i_7_n_0 ;
  wire \ex_regs1_reg[24]_i_8_n_0 ;
  wire \ex_regs1_reg[24]_i_9_n_0 ;
  wire \ex_regs1_reg[25]_i_10_n_0 ;
  wire \ex_regs1_reg[25]_i_11_n_0 ;
  wire \ex_regs1_reg[25]_i_12_n_0 ;
  wire \ex_regs1_reg[25]_i_13_n_0 ;
  wire \ex_regs1_reg[26]_i_10_n_0 ;
  wire \ex_regs1_reg[26]_i_7_n_0 ;
  wire \ex_regs1_reg[26]_i_8_n_0 ;
  wire \ex_regs1_reg[26]_i_9_n_0 ;
  wire \ex_regs1_reg[27]_i_6_n_0 ;
  wire \ex_regs1_reg[27]_i_7_n_0 ;
  wire \ex_regs1_reg[27]_i_8_n_0 ;
  wire \ex_regs1_reg[27]_i_9_n_0 ;
  wire \ex_regs1_reg[28]_i_10_n_0 ;
  wire \ex_regs1_reg[28]_i_11_n_0 ;
  wire \ex_regs1_reg[28]_i_12_n_0 ;
  wire \ex_regs1_reg[28]_i_13_n_0 ;
  wire \ex_regs1_reg[29]_i_10_n_0 ;
  wire \ex_regs1_reg[29]_i_11_n_0 ;
  wire \ex_regs1_reg[29]_i_12_n_0 ;
  wire \ex_regs1_reg[29]_i_13_0 ;
  wire \ex_regs1_reg[29]_i_13_1 ;
  wire \ex_regs1_reg[29]_i_13_n_0 ;
  wire \ex_regs1_reg[2]_i_10_n_0 ;
  wire \ex_regs1_reg[2]_i_11_n_0 ;
  wire \ex_regs1_reg[2]_i_8_n_0 ;
  wire \ex_regs1_reg[2]_i_9_n_0 ;
  wire \ex_regs1_reg[30]_i_10_n_0 ;
  wire \ex_regs1_reg[30]_i_11_n_0 ;
  wire \ex_regs1_reg[30]_i_12_n_0 ;
  wire \ex_regs1_reg[30]_i_13_n_0 ;
  wire \ex_regs1_reg[31]_i_15_n_0 ;
  wire \ex_regs1_reg[31]_i_16_n_0 ;
  wire \ex_regs1_reg[31]_i_17_n_0 ;
  wire \ex_regs1_reg[31]_i_18_n_0 ;
  wire \ex_regs1_reg[3]_i_10_n_0 ;
  wire \ex_regs1_reg[3]_i_11_n_0 ;
  wire \ex_regs1_reg[3]_i_8_n_0 ;
  wire \ex_regs1_reg[3]_i_9_n_0 ;
  wire \ex_regs1_reg[4]_i_11_n_0 ;
  wire \ex_regs1_reg[4]_i_12_n_0 ;
  wire \ex_regs1_reg[4]_i_13_n_0 ;
  wire \ex_regs1_reg[4]_i_14_n_0 ;
  wire \ex_regs1_reg[5]_i_28_n_0 ;
  wire \ex_regs1_reg[5]_i_29_n_0 ;
  wire \ex_regs1_reg[5]_i_30_n_0 ;
  wire \ex_regs1_reg[5]_i_31_n_0 ;
  wire \ex_regs1_reg[6]_i_10_n_0 ;
  wire \ex_regs1_reg[6]_i_7_n_0 ;
  wire \ex_regs1_reg[6]_i_8_n_0 ;
  wire \ex_regs1_reg[6]_i_9_n_0 ;
  wire \ex_regs1_reg[7]_i_10_n_0 ;
  wire \ex_regs1_reg[7]_i_7_n_0 ;
  wire \ex_regs1_reg[7]_i_8_n_0 ;
  wire \ex_regs1_reg[7]_i_9_n_0 ;
  wire \ex_regs1_reg[8]_i_6_n_0 ;
  wire \ex_regs1_reg[8]_i_7_0 ;
  wire \ex_regs1_reg[8]_i_7_n_0 ;
  wire \ex_regs1_reg[8]_i_8_0 ;
  wire \ex_regs1_reg[8]_i_8_n_0 ;
  wire \ex_regs1_reg[8]_i_9_n_0 ;
  wire \ex_regs1_reg[9]_i_10_n_0 ;
  wire \ex_regs1_reg[9]_i_7_n_0 ;
  wire \ex_regs1_reg[9]_i_8_n_0 ;
  wire \ex_regs1_reg[9]_i_9_n_0 ;
  wire \ex_regs2[0]_i_11_n_0 ;
  wire \ex_regs2[0]_i_12_n_0 ;
  wire \ex_regs2[0]_i_13_n_0 ;
  wire \ex_regs2[0]_i_14_n_0 ;
  wire \ex_regs2[0]_i_15_n_0 ;
  wire \ex_regs2[0]_i_16_n_0 ;
  wire \ex_regs2[0]_i_17_n_0 ;
  wire \ex_regs2[0]_i_18_n_0 ;
  wire \ex_regs2[10]_i_16_n_0 ;
  wire \ex_regs2[10]_i_17_n_0 ;
  wire \ex_regs2[10]_i_18_n_0 ;
  wire \ex_regs2[10]_i_19_n_0 ;
  wire \ex_regs2[10]_i_20_n_0 ;
  wire \ex_regs2[10]_i_21_n_0 ;
  wire \ex_regs2[10]_i_22_n_0 ;
  wire \ex_regs2[10]_i_23_n_0 ;
  wire \ex_regs2[11]_i_10_n_0 ;
  wire \ex_regs2[11]_i_11_n_0 ;
  wire \ex_regs2[11]_i_12_n_0 ;
  wire \ex_regs2[11]_i_13_n_0 ;
  wire \ex_regs2[11]_i_14_n_0 ;
  wire \ex_regs2[11]_i_15_n_0 ;
  wire \ex_regs2[11]_i_16_n_0 ;
  wire \ex_regs2[11]_i_17_n_0 ;
  wire \ex_regs2[12]_i_10_n_0 ;
  wire \ex_regs2[12]_i_11_n_0 ;
  wire \ex_regs2[12]_i_12_n_0 ;
  wire \ex_regs2[12]_i_13_n_0 ;
  wire \ex_regs2[12]_i_14_n_0 ;
  wire \ex_regs2[12]_i_15_n_0 ;
  wire \ex_regs2[12]_i_16_n_0 ;
  wire \ex_regs2[12]_i_17_n_0 ;
  wire \ex_regs2[13]_i_12_n_0 ;
  wire \ex_regs2[13]_i_13_n_0 ;
  wire \ex_regs2[13]_i_14_n_0 ;
  wire \ex_regs2[13]_i_15_n_0 ;
  wire \ex_regs2[13]_i_16_n_0 ;
  wire \ex_regs2[13]_i_17_n_0 ;
  wire \ex_regs2[13]_i_18_n_0 ;
  wire \ex_regs2[13]_i_19_n_0 ;
  wire \ex_regs2[14]_i_25_n_0 ;
  wire \ex_regs2[14]_i_26_n_0 ;
  wire \ex_regs2[14]_i_27_n_0 ;
  wire \ex_regs2[14]_i_28_n_0 ;
  wire \ex_regs2[14]_i_29_n_0 ;
  wire \ex_regs2[14]_i_30_n_0 ;
  wire \ex_regs2[14]_i_31_n_0 ;
  wire \ex_regs2[14]_i_32_n_0 ;
  wire \ex_regs2[15]_i_14_n_0 ;
  wire \ex_regs2[15]_i_15_n_0 ;
  wire \ex_regs2[15]_i_16_n_0 ;
  wire \ex_regs2[15]_i_17_n_0 ;
  wire \ex_regs2[15]_i_18_n_0 ;
  wire \ex_regs2[15]_i_19_n_0 ;
  wire \ex_regs2[15]_i_20_n_0 ;
  wire \ex_regs2[15]_i_21_n_0 ;
  wire \ex_regs2[16]_i_15_n_0 ;
  wire \ex_regs2[16]_i_16_n_0 ;
  wire \ex_regs2[16]_i_17_n_0 ;
  wire \ex_regs2[16]_i_18_n_0 ;
  wire \ex_regs2[16]_i_19_n_0 ;
  wire \ex_regs2[16]_i_20_n_0 ;
  wire \ex_regs2[16]_i_21_n_0 ;
  wire \ex_regs2[16]_i_22_n_0 ;
  wire \ex_regs2[17]_i_10_n_0 ;
  wire \ex_regs2[17]_i_11_n_0 ;
  wire \ex_regs2[17]_i_12_n_0 ;
  wire \ex_regs2[17]_i_13_n_0 ;
  wire \ex_regs2[17]_i_14_n_0 ;
  wire \ex_regs2[17]_i_15_n_0 ;
  wire \ex_regs2[17]_i_16_n_0 ;
  wire \ex_regs2[17]_i_17_n_0 ;
  wire \ex_regs2[18]_i_10_n_0 ;
  wire \ex_regs2[18]_i_11_n_0 ;
  wire \ex_regs2[18]_i_12_n_0 ;
  wire \ex_regs2[18]_i_13_n_0 ;
  wire \ex_regs2[18]_i_14_n_0 ;
  wire \ex_regs2[18]_i_15_n_0 ;
  wire \ex_regs2[18]_i_16_n_0 ;
  wire \ex_regs2[18]_i_17_n_0 ;
  wire \ex_regs2[19]_i_13_n_0 ;
  wire \ex_regs2[19]_i_14_n_0 ;
  wire \ex_regs2[19]_i_15_n_0 ;
  wire \ex_regs2[19]_i_16_n_0 ;
  wire \ex_regs2[19]_i_17_n_0 ;
  wire \ex_regs2[19]_i_18_n_0 ;
  wire \ex_regs2[19]_i_19_n_0 ;
  wire \ex_regs2[19]_i_20_n_0 ;
  wire \ex_regs2[1]_i_11_n_0 ;
  wire \ex_regs2[1]_i_12_n_0 ;
  wire \ex_regs2[1]_i_13_n_0 ;
  wire \ex_regs2[1]_i_14_n_0 ;
  wire \ex_regs2[1]_i_15_n_0 ;
  wire \ex_regs2[1]_i_16_n_0 ;
  wire \ex_regs2[1]_i_17_n_0 ;
  wire \ex_regs2[1]_i_18_n_0 ;
  wire \ex_regs2[20]_i_13_n_0 ;
  wire \ex_regs2[20]_i_14_n_0 ;
  wire \ex_regs2[20]_i_15_n_0 ;
  wire \ex_regs2[20]_i_16_n_0 ;
  wire \ex_regs2[20]_i_17_n_0 ;
  wire \ex_regs2[20]_i_18_n_0 ;
  wire \ex_regs2[20]_i_19_n_0 ;
  wire \ex_regs2[20]_i_20_n_0 ;
  wire \ex_regs2[21]_i_11_n_0 ;
  wire \ex_regs2[21]_i_12_n_0 ;
  wire \ex_regs2[21]_i_13_n_0 ;
  wire \ex_regs2[21]_i_14_n_0 ;
  wire \ex_regs2[21]_i_15_n_0 ;
  wire \ex_regs2[21]_i_16_n_0 ;
  wire \ex_regs2[21]_i_17_n_0 ;
  wire \ex_regs2[21]_i_18_n_0 ;
  wire \ex_regs2[22]_i_15_n_0 ;
  wire \ex_regs2[22]_i_16_n_0 ;
  wire \ex_regs2[22]_i_17_n_0 ;
  wire \ex_regs2[22]_i_18_n_0 ;
  wire \ex_regs2[22]_i_19_n_0 ;
  wire \ex_regs2[22]_i_20_n_0 ;
  wire \ex_regs2[22]_i_21_n_0 ;
  wire \ex_regs2[22]_i_22_n_0 ;
  wire \ex_regs2[23]_i_15_n_0 ;
  wire \ex_regs2[23]_i_16_n_0 ;
  wire \ex_regs2[23]_i_17_n_0 ;
  wire \ex_regs2[23]_i_18_n_0 ;
  wire \ex_regs2[23]_i_19_n_0 ;
  wire \ex_regs2[23]_i_20_n_0 ;
  wire \ex_regs2[23]_i_21_n_0 ;
  wire \ex_regs2[23]_i_22_n_0 ;
  wire \ex_regs2[24]_i_14_n_0 ;
  wire \ex_regs2[24]_i_15_n_0 ;
  wire \ex_regs2[24]_i_16_n_0 ;
  wire \ex_regs2[24]_i_17_n_0 ;
  wire \ex_regs2[24]_i_18_n_0 ;
  wire \ex_regs2[24]_i_19_n_0 ;
  wire \ex_regs2[24]_i_20_n_0 ;
  wire \ex_regs2[24]_i_21_n_0 ;
  wire \ex_regs2[25]_i_11_n_0 ;
  wire \ex_regs2[25]_i_12_n_0 ;
  wire \ex_regs2[25]_i_13_n_0 ;
  wire \ex_regs2[25]_i_14_n_0 ;
  wire \ex_regs2[25]_i_15_n_0 ;
  wire \ex_regs2[25]_i_16_n_0 ;
  wire \ex_regs2[25]_i_17_n_0 ;
  wire \ex_regs2[25]_i_18_n_0 ;
  wire \ex_regs2[26]_i_14_n_0 ;
  wire \ex_regs2[26]_i_15_n_0 ;
  wire \ex_regs2[26]_i_16_n_0 ;
  wire \ex_regs2[26]_i_17_n_0 ;
  wire \ex_regs2[26]_i_18_n_0 ;
  wire \ex_regs2[26]_i_19_n_0 ;
  wire \ex_regs2[26]_i_20_n_0 ;
  wire \ex_regs2[26]_i_21_n_0 ;
  wire \ex_regs2[27]_i_14_n_0 ;
  wire \ex_regs2[27]_i_15_n_0 ;
  wire \ex_regs2[27]_i_16_n_0 ;
  wire \ex_regs2[27]_i_17_n_0 ;
  wire \ex_regs2[27]_i_18_n_0 ;
  wire \ex_regs2[27]_i_19_n_0 ;
  wire \ex_regs2[27]_i_20_n_0 ;
  wire \ex_regs2[27]_i_21_n_0 ;
  wire \ex_regs2[28]_i_11_n_0 ;
  wire \ex_regs2[28]_i_12_n_0 ;
  wire \ex_regs2[28]_i_13_n_0 ;
  wire \ex_regs2[28]_i_14_n_0 ;
  wire \ex_regs2[28]_i_15_n_0 ;
  wire \ex_regs2[28]_i_16_n_0 ;
  wire \ex_regs2[28]_i_17_n_0 ;
  wire \ex_regs2[28]_i_18_n_0 ;
  wire \ex_regs2[29]_i_13_n_0 ;
  wire \ex_regs2[29]_i_14_n_0 ;
  wire \ex_regs2[29]_i_15_n_0 ;
  wire \ex_regs2[29]_i_16_n_0 ;
  wire \ex_regs2[29]_i_17_n_0 ;
  wire \ex_regs2[29]_i_18_n_0 ;
  wire \ex_regs2[29]_i_19_n_0 ;
  wire \ex_regs2[29]_i_20_n_0 ;
  wire \ex_regs2[2]_i_11_n_0 ;
  wire \ex_regs2[2]_i_12_n_0 ;
  wire \ex_regs2[2]_i_13_n_0 ;
  wire \ex_regs2[2]_i_14_n_0 ;
  wire \ex_regs2[2]_i_15_n_0 ;
  wire \ex_regs2[2]_i_16_n_0 ;
  wire \ex_regs2[2]_i_17_n_0 ;
  wire \ex_regs2[2]_i_18_n_0 ;
  wire \ex_regs2[30]_i_15_n_0 ;
  wire \ex_regs2[30]_i_16_n_0 ;
  wire \ex_regs2[30]_i_17_n_0 ;
  wire \ex_regs2[30]_i_18_n_0 ;
  wire \ex_regs2[30]_i_19_n_0 ;
  wire \ex_regs2[30]_i_20_n_0 ;
  wire \ex_regs2[30]_i_21_n_0 ;
  wire \ex_regs2[30]_i_22_n_0 ;
  wire \ex_regs2[31]_i_12_n_0 ;
  wire \ex_regs2[31]_i_13_n_0 ;
  wire \ex_regs2[31]_i_14_n_0 ;
  wire \ex_regs2[31]_i_15_n_0 ;
  wire \ex_regs2[31]_i_16_n_0 ;
  wire \ex_regs2[31]_i_17_n_0 ;
  wire \ex_regs2[31]_i_18_n_0 ;
  wire \ex_regs2[31]_i_19_n_0 ;
  wire \ex_regs2[3]_i_11_n_0 ;
  wire \ex_regs2[3]_i_12_n_0 ;
  wire \ex_regs2[3]_i_13_n_0 ;
  wire \ex_regs2[3]_i_14_n_0 ;
  wire \ex_regs2[3]_i_15_n_0 ;
  wire \ex_regs2[3]_i_16_n_0 ;
  wire \ex_regs2[3]_i_17_n_0 ;
  wire \ex_regs2[3]_i_18_n_0 ;
  wire \ex_regs2[4]_i_11_n_0 ;
  wire \ex_regs2[4]_i_12_n_0 ;
  wire \ex_regs2[4]_i_13_n_0 ;
  wire \ex_regs2[4]_i_14_n_0 ;
  wire \ex_regs2[4]_i_15_n_0 ;
  wire \ex_regs2[4]_i_16_n_0 ;
  wire \ex_regs2[4]_i_17_n_0 ;
  wire \ex_regs2[4]_i_18_n_0 ;
  wire \ex_regs2[5]_i_11_n_0 ;
  wire \ex_regs2[5]_i_12_n_0 ;
  wire \ex_regs2[5]_i_13_n_0 ;
  wire \ex_regs2[5]_i_14_n_0 ;
  wire \ex_regs2[5]_i_15_n_0 ;
  wire \ex_regs2[5]_i_16_n_0 ;
  wire \ex_regs2[5]_i_17_n_0 ;
  wire \ex_regs2[5]_i_18_n_0 ;
  wire \ex_regs2[6]_i_11_n_0 ;
  wire \ex_regs2[6]_i_12_n_0 ;
  wire \ex_regs2[6]_i_13_n_0 ;
  wire \ex_regs2[6]_i_14_n_0 ;
  wire \ex_regs2[6]_i_15_n_0 ;
  wire \ex_regs2[6]_i_16_n_0 ;
  wire \ex_regs2[6]_i_17_n_0 ;
  wire \ex_regs2[6]_i_18_n_0 ;
  wire \ex_regs2[7]_i_11_n_0 ;
  wire \ex_regs2[7]_i_12_n_0 ;
  wire \ex_regs2[7]_i_13_n_0 ;
  wire \ex_regs2[7]_i_14_n_0 ;
  wire \ex_regs2[7]_i_15_n_0 ;
  wire \ex_regs2[7]_i_16_n_0 ;
  wire \ex_regs2[7]_i_17_n_0 ;
  wire \ex_regs2[7]_i_18_n_0 ;
  wire \ex_regs2[8]_i_11_n_0 ;
  wire \ex_regs2[8]_i_12_n_0 ;
  wire \ex_regs2[8]_i_13_n_0 ;
  wire \ex_regs2[8]_i_14_n_0 ;
  wire \ex_regs2[8]_i_15_n_0 ;
  wire \ex_regs2[8]_i_16_n_0 ;
  wire \ex_regs2[8]_i_17_n_0 ;
  wire \ex_regs2[8]_i_18_n_0 ;
  wire \ex_regs2[9]_i_10_n_0 ;
  wire \ex_regs2[9]_i_11_n_0 ;
  wire \ex_regs2[9]_i_12_n_0 ;
  wire \ex_regs2[9]_i_13_n_0 ;
  wire \ex_regs2[9]_i_14_n_0 ;
  wire \ex_regs2[9]_i_15_n_0 ;
  wire \ex_regs2[9]_i_16_n_0 ;
  wire \ex_regs2[9]_i_17_n_0 ;
  wire \ex_regs2_reg[0]_i_10_0 ;
  wire \ex_regs2_reg[0]_i_10_n_0 ;
  wire \ex_regs2_reg[0]_i_7_n_0 ;
  wire \ex_regs2_reg[0]_i_8_n_0 ;
  wire \ex_regs2_reg[0]_i_9_n_0 ;
  wire \ex_regs2_reg[10]_i_12_n_0 ;
  wire \ex_regs2_reg[10]_i_13_n_0 ;
  wire \ex_regs2_reg[10]_i_14_n_0 ;
  wire \ex_regs2_reg[10]_i_15_n_0 ;
  wire \ex_regs2_reg[11]_i_6_n_0 ;
  wire \ex_regs2_reg[11]_i_7_n_0 ;
  wire \ex_regs2_reg[11]_i_8_n_0 ;
  wire \ex_regs2_reg[11]_i_9_n_0 ;
  wire \ex_regs2_reg[12]_i_6_n_0 ;
  wire \ex_regs2_reg[12]_i_7_n_0 ;
  wire \ex_regs2_reg[12]_i_8_n_0 ;
  wire \ex_regs2_reg[12]_i_9_n_0 ;
  wire \ex_regs2_reg[13]_i_10_n_0 ;
  wire \ex_regs2_reg[13]_i_11_0 ;
  wire \ex_regs2_reg[13]_i_11_n_0 ;
  wire \ex_regs2_reg[13]_i_8_n_0 ;
  wire \ex_regs2_reg[13]_i_9_n_0 ;
  wire \ex_regs2_reg[14]_i_20_n_0 ;
  wire \ex_regs2_reg[14]_i_21_n_0 ;
  wire \ex_regs2_reg[14]_i_22_n_0 ;
  wire \ex_regs2_reg[14]_i_23_n_0 ;
  wire \ex_regs2_reg[15]_i_10_n_0 ;
  wire \ex_regs2_reg[15]_i_11_n_0 ;
  wire \ex_regs2_reg[15]_i_12_n_0 ;
  wire \ex_regs2_reg[15]_i_13_n_0 ;
  wire \ex_regs2_reg[16]_i_11_n_0 ;
  wire \ex_regs2_reg[16]_i_12_n_0 ;
  wire \ex_regs2_reg[16]_i_13_n_0 ;
  wire \ex_regs2_reg[16]_i_14_n_0 ;
  wire \ex_regs2_reg[17]_i_6_n_0 ;
  wire \ex_regs2_reg[17]_i_7_n_0 ;
  wire \ex_regs2_reg[17]_i_8_n_0 ;
  wire \ex_regs2_reg[17]_i_9_n_0 ;
  wire \ex_regs2_reg[18]_i_6_n_0 ;
  wire \ex_regs2_reg[18]_i_7_n_0 ;
  wire \ex_regs2_reg[18]_i_8_n_0 ;
  wire \ex_regs2_reg[18]_i_9_n_0 ;
  wire \ex_regs2_reg[19]_i_10_n_0 ;
  wire \ex_regs2_reg[19]_i_11_n_0 ;
  wire \ex_regs2_reg[19]_i_12_n_0 ;
  wire \ex_regs2_reg[19]_i_9_n_0 ;
  wire \ex_regs2_reg[1]_i_10_n_0 ;
  wire \ex_regs2_reg[1]_i_7_n_0 ;
  wire \ex_regs2_reg[1]_i_8_n_0 ;
  wire \ex_regs2_reg[1]_i_9_n_0 ;
  wire \ex_regs2_reg[20]_i_10_n_0 ;
  wire \ex_regs2_reg[20]_i_11_n_0 ;
  wire \ex_regs2_reg[20]_i_12_n_0 ;
  wire \ex_regs2_reg[20]_i_9_n_0 ;
  wire \ex_regs2_reg[21]_i_10_n_0 ;
  wire \ex_regs2_reg[21]_i_7_n_0 ;
  wire \ex_regs2_reg[21]_i_8_n_0 ;
  wire \ex_regs2_reg[21]_i_9_n_0 ;
  wire \ex_regs2_reg[22]_i_11_n_0 ;
  wire \ex_regs2_reg[22]_i_12_n_0 ;
  wire \ex_regs2_reg[22]_i_13_n_0 ;
  wire \ex_regs2_reg[22]_i_14_n_0 ;
  wire \ex_regs2_reg[23]_i_11_n_0 ;
  wire \ex_regs2_reg[23]_i_12_n_0 ;
  wire \ex_regs2_reg[23]_i_13_n_0 ;
  wire \ex_regs2_reg[23]_i_14_n_0 ;
  wire \ex_regs2_reg[24]_i_10_n_0 ;
  wire \ex_regs2_reg[24]_i_11_n_0 ;
  wire \ex_regs2_reg[24]_i_12_n_0 ;
  wire \ex_regs2_reg[24]_i_13_n_0 ;
  wire \ex_regs2_reg[25]_i_10_n_0 ;
  wire \ex_regs2_reg[25]_i_7_n_0 ;
  wire \ex_regs2_reg[25]_i_8_n_0 ;
  wire \ex_regs2_reg[25]_i_9_n_0 ;
  wire \ex_regs2_reg[26]_i_10_n_0 ;
  wire \ex_regs2_reg[26]_i_11_n_0 ;
  wire \ex_regs2_reg[26]_i_12_n_0 ;
  wire \ex_regs2_reg[26]_i_13_n_0 ;
  wire \ex_regs2_reg[27]_i_10_n_0 ;
  wire \ex_regs2_reg[27]_i_11_n_0 ;
  wire \ex_regs2_reg[27]_i_12_n_0 ;
  wire \ex_regs2_reg[27]_i_13_n_0 ;
  wire \ex_regs2_reg[28]_i_10_n_0 ;
  wire \ex_regs2_reg[28]_i_7_n_0 ;
  wire \ex_regs2_reg[28]_i_8_n_0 ;
  wire \ex_regs2_reg[28]_i_9_n_0 ;
  wire \ex_regs2_reg[29]_i_10_n_0 ;
  wire \ex_regs2_reg[29]_i_11_n_0 ;
  wire \ex_regs2_reg[29]_i_12_n_0 ;
  wire \ex_regs2_reg[29]_i_9_n_0 ;
  wire \ex_regs2_reg[2]_i_10_n_0 ;
  wire \ex_regs2_reg[2]_i_7_n_0 ;
  wire \ex_regs2_reg[2]_i_8_n_0 ;
  wire \ex_regs2_reg[2]_i_9_n_0 ;
  wire \ex_regs2_reg[30]_i_11_n_0 ;
  wire \ex_regs2_reg[30]_i_12_n_0 ;
  wire \ex_regs2_reg[30]_i_13_n_0 ;
  wire \ex_regs2_reg[30]_i_14_0 ;
  wire \ex_regs2_reg[30]_i_14_n_0 ;
  wire \ex_regs2_reg[31]_i_10_n_0 ;
  wire \ex_regs2_reg[31]_i_11_n_0 ;
  wire \ex_regs2_reg[31]_i_8_n_0 ;
  wire \ex_regs2_reg[31]_i_9_n_0 ;
  wire \ex_regs2_reg[3]_i_10_n_0 ;
  wire \ex_regs2_reg[3]_i_7_n_0 ;
  wire \ex_regs2_reg[3]_i_8_n_0 ;
  wire \ex_regs2_reg[3]_i_9_n_0 ;
  wire \ex_regs2_reg[4]_i_10_n_0 ;
  wire \ex_regs2_reg[4]_i_7_n_0 ;
  wire \ex_regs2_reg[4]_i_8_n_0 ;
  wire \ex_regs2_reg[4]_i_9_n_0 ;
  wire \ex_regs2_reg[5]_i_10_n_0 ;
  wire \ex_regs2_reg[5]_i_7_n_0 ;
  wire \ex_regs2_reg[5]_i_8_n_0 ;
  wire \ex_regs2_reg[5]_i_9_n_0 ;
  wire \ex_regs2_reg[6]_i_10_n_0 ;
  wire \ex_regs2_reg[6]_i_7_n_0 ;
  wire \ex_regs2_reg[6]_i_8_n_0 ;
  wire \ex_regs2_reg[6]_i_9_n_0 ;
  wire \ex_regs2_reg[7]_i_10_n_0 ;
  wire \ex_regs2_reg[7]_i_7_n_0 ;
  wire \ex_regs2_reg[7]_i_8_n_0 ;
  wire \ex_regs2_reg[7]_i_9_n_0 ;
  wire \ex_regs2_reg[8]_i_10_n_0 ;
  wire \ex_regs2_reg[8]_i_7_n_0 ;
  wire \ex_regs2_reg[8]_i_8_n_0 ;
  wire \ex_regs2_reg[8]_i_9_n_0 ;
  wire \ex_regs2_reg[9]_i_6_n_0 ;
  wire \ex_regs2_reg[9]_i_7_n_0 ;
  wire \ex_regs2_reg[9]_i_8_n_0 ;
  wire \ex_regs2_reg[9]_i_9_n_0 ;
  wire \id_instr_reg[18] ;
  wire \id_instr_reg[18]_0 ;
  wire \id_instr_reg[18]_1 ;
  wire \id_instr_reg[18]_10 ;
  wire \id_instr_reg[18]_11 ;
  wire \id_instr_reg[18]_12 ;
  wire \id_instr_reg[18]_13 ;
  wire \id_instr_reg[18]_14 ;
  wire \id_instr_reg[18]_15 ;
  wire \id_instr_reg[18]_16 ;
  wire \id_instr_reg[18]_17 ;
  wire \id_instr_reg[18]_18 ;
  wire \id_instr_reg[18]_19 ;
  wire \id_instr_reg[18]_2 ;
  wire \id_instr_reg[18]_20 ;
  wire \id_instr_reg[18]_21 ;
  wire \id_instr_reg[18]_22 ;
  wire \id_instr_reg[18]_23 ;
  wire \id_instr_reg[18]_24 ;
  wire \id_instr_reg[18]_25 ;
  wire \id_instr_reg[18]_26 ;
  wire \id_instr_reg[18]_27 ;
  wire \id_instr_reg[18]_28 ;
  wire \id_instr_reg[18]_29 ;
  wire \id_instr_reg[18]_3 ;
  wire \id_instr_reg[18]_30 ;
  wire \id_instr_reg[18]_4 ;
  wire \id_instr_reg[18]_5 ;
  wire \id_instr_reg[18]_6 ;
  wire \id_instr_reg[18]_7 ;
  wire \id_instr_reg[18]_8 ;
  wire \id_instr_reg[18]_9 ;
  wire \id_instr_reg[23] ;
  wire \id_instr_reg[23]_0 ;
  wire \id_instr_reg[23]_1 ;
  wire \id_instr_reg[23]_10 ;
  wire \id_instr_reg[23]_11 ;
  wire \id_instr_reg[23]_12 ;
  wire \id_instr_reg[23]_13 ;
  wire \id_instr_reg[23]_14 ;
  wire \id_instr_reg[23]_15 ;
  wire \id_instr_reg[23]_16 ;
  wire \id_instr_reg[23]_17 ;
  wire \id_instr_reg[23]_18 ;
  wire \id_instr_reg[23]_19 ;
  wire \id_instr_reg[23]_2 ;
  wire \id_instr_reg[23]_20 ;
  wire \id_instr_reg[23]_21 ;
  wire \id_instr_reg[23]_22 ;
  wire \id_instr_reg[23]_23 ;
  wire \id_instr_reg[23]_24 ;
  wire \id_instr_reg[23]_25 ;
  wire \id_instr_reg[23]_26 ;
  wire \id_instr_reg[23]_27 ;
  wire \id_instr_reg[23]_28 ;
  wire \id_instr_reg[23]_29 ;
  wire \id_instr_reg[23]_3 ;
  wire \id_instr_reg[23]_30 ;
  wire \id_instr_reg[23]_31 ;
  wire \id_instr_reg[23]_32 ;
  wire \id_instr_reg[23]_33 ;
  wire \id_instr_reg[23]_34 ;
  wire \id_instr_reg[23]_35 ;
  wire \id_instr_reg[23]_36 ;
  wire \id_instr_reg[23]_37 ;
  wire \id_instr_reg[23]_38 ;
  wire \id_instr_reg[23]_39 ;
  wire \id_instr_reg[23]_4 ;
  wire \id_instr_reg[23]_40 ;
  wire \id_instr_reg[23]_41 ;
  wire \id_instr_reg[23]_42 ;
  wire \id_instr_reg[23]_43 ;
  wire \id_instr_reg[23]_44 ;
  wire \id_instr_reg[23]_45 ;
  wire \id_instr_reg[23]_46 ;
  wire \id_instr_reg[23]_47 ;
  wire \id_instr_reg[23]_48 ;
  wire \id_instr_reg[23]_5 ;
  wire \id_instr_reg[23]_6 ;
  wire \id_instr_reg[23]_7 ;
  wire \id_instr_reg[23]_8 ;
  wire \id_instr_reg[23]_9 ;
  wire \id_instr_reg[24] ;
  wire \id_instr_reg[24]_0 ;
  wire \id_instr_reg[24]_1 ;
  wire \id_instr_reg[24]_2 ;
  wire \id_instr_reg[24]_3 ;
  wire \id_instr_reg[24]_4 ;
  wire \id_instr_reg[24]_5 ;
  wire \id_instr_reg[24]_6 ;
  wire \id_instr_reg[24]_7 ;
  wire \id_instr_reg[24]_8 ;
  wire [16:0]registers;
  wire [0:0]\registers_reg[10][31]_0 ;
  wire [31:0]\registers_reg[10]_9 ;
  wire [0:0]\registers_reg[11][31]_0 ;
  wire [31:0]\registers_reg[11]_10 ;
  wire [0:0]\registers_reg[12][31]_0 ;
  wire [31:0]\registers_reg[12]_11 ;
  wire [0:0]\registers_reg[13][31]_0 ;
  wire [31:0]\registers_reg[13]_12 ;
  wire [0:0]\registers_reg[14][31]_0 ;
  wire [31:0]\registers_reg[14]_13 ;
  wire [0:0]\registers_reg[15][31]_0 ;
  wire [31:0]\registers_reg[15]_14 ;
  wire [0:0]\registers_reg[16][31]_0 ;
  wire [31:0]\registers_reg[16]_15 ;
  wire [0:0]\registers_reg[17][31]_0 ;
  wire [31:0]\registers_reg[17]_16 ;
  wire [0:0]\registers_reg[18][31]_0 ;
  wire [31:0]\registers_reg[18]_17 ;
  wire [0:0]\registers_reg[19][31]_0 ;
  wire [31:0]\registers_reg[19]_18 ;
  wire [31:0]\registers_reg[1]_0 ;
  wire [0:0]\registers_reg[20][31]_0 ;
  wire [31:0]\registers_reg[20]_19 ;
  wire [0:0]\registers_reg[21][31]_0 ;
  wire [31:0]\registers_reg[21]_20 ;
  wire [0:0]\registers_reg[22][31]_0 ;
  wire [31:0]\registers_reg[22]_21 ;
  wire [0:0]\registers_reg[23][31]_0 ;
  wire [31:0]\registers_reg[23]_22 ;
  wire [0:0]\registers_reg[24][31]_0 ;
  wire [31:0]\registers_reg[24]_23 ;
  wire [0:0]\registers_reg[25][31]_0 ;
  wire [31:0]\registers_reg[25]_24 ;
  wire [0:0]\registers_reg[26][31]_0 ;
  wire [31:0]\registers_reg[26]_25 ;
  wire [0:0]\registers_reg[27][31]_0 ;
  wire [31:0]\registers_reg[27]_26 ;
  wire [0:0]\registers_reg[28][31]_0 ;
  wire [31:0]\registers_reg[28]_27 ;
  wire [0:0]\registers_reg[29][31]_0 ;
  wire [31:0]\registers_reg[29]_28 ;
  wire [0:0]\registers_reg[2][31]_0 ;
  wire [31:0]\registers_reg[2]_1 ;
  wire \registers_reg[30][0]_0 ;
  wire [0:0]\registers_reg[30][31]_0 ;
  wire [31:0]\registers_reg[30]_29 ;
  wire [0:0]\registers_reg[31][31]_0 ;
  wire [31:0]\registers_reg[31]_30 ;
  wire [0:0]\registers_reg[3][31]_0 ;
  wire [31:0]\registers_reg[3]_2 ;
  wire [0:0]\registers_reg[4][31]_0 ;
  wire [31:0]\registers_reg[4]_3 ;
  wire [0:0]\registers_reg[5][31]_0 ;
  wire [31:0]\registers_reg[5]_4 ;
  wire [0:0]\registers_reg[6][31]_0 ;
  wire [31:0]\registers_reg[6]_5 ;
  wire [0:0]\registers_reg[7][31]_0 ;
  wire [31:0]\registers_reg[7]_6 ;
  wire [0:0]\registers_reg[8][31]_0 ;
  wire [31:0]\registers_reg[8]_7 ;
  wire [0:0]\registers_reg[9][31]_0 ;
  wire [31:0]\registers_reg[9]_8 ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[0]_i_16 
       (.I0(\registers_reg[27]_26 [0]),
        .I1(\registers_reg[26]_25 [0]),
        .I2(Q[1]),
        .I3(\registers_reg[25]_24 [0]),
        .I4(Q[0]),
        .I5(\registers_reg[24]_23 [0]),
        .O(\ex_regs1[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[0]_i_17 
       (.I0(\registers_reg[31]_30 [0]),
        .I1(\registers_reg[30]_29 [0]),
        .I2(Q[1]),
        .I3(\registers_reg[29]_28 [0]),
        .I4(Q[0]),
        .I5(\registers_reg[28]_27 [0]),
        .O(\ex_regs1[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[0]_i_18 
       (.I0(\registers_reg[19]_18 [0]),
        .I1(\registers_reg[18]_17 [0]),
        .I2(Q[1]),
        .I3(\registers_reg[17]_16 [0]),
        .I4(Q[0]),
        .I5(\registers_reg[16]_15 [0]),
        .O(\ex_regs1[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[0]_i_19 
       (.I0(\registers_reg[23]_22 [0]),
        .I1(\registers_reg[22]_21 [0]),
        .I2(Q[1]),
        .I3(\registers_reg[21]_20 [0]),
        .I4(Q[0]),
        .I5(\registers_reg[20]_19 [0]),
        .O(\ex_regs1[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[0]_i_20 
       (.I0(\registers_reg[11]_10 [0]),
        .I1(\registers_reg[10]_9 [0]),
        .I2(Q[1]),
        .I3(\registers_reg[9]_8 [0]),
        .I4(Q[0]),
        .I5(\registers_reg[8]_7 [0]),
        .O(\ex_regs1[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[0]_i_21 
       (.I0(\registers_reg[15]_14 [0]),
        .I1(\registers_reg[14]_13 [0]),
        .I2(Q[1]),
        .I3(\registers_reg[13]_12 [0]),
        .I4(Q[0]),
        .I5(\registers_reg[12]_11 [0]),
        .O(\ex_regs1[0]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs1[0]_i_22 
       (.I0(\registers_reg[3]_2 [0]),
        .I1(\registers_reg[2]_1 [0]),
        .I2(Q[1]),
        .I3(\registers_reg[1]_0 [0]),
        .I4(Q[0]),
        .O(\ex_regs1[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[0]_i_23 
       (.I0(\registers_reg[7]_6 [0]),
        .I1(\registers_reg[6]_5 [0]),
        .I2(Q[1]),
        .I3(\registers_reg[5]_4 [0]),
        .I4(Q[0]),
        .I5(\registers_reg[4]_3 [0]),
        .O(\ex_regs1[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[0]_i_9 
       (.I0(\ex_regs1_reg[0]_i_12_n_0 ),
        .I1(\ex_regs1_reg[0]_i_13_n_0 ),
        .I2(Q[4]),
        .I3(\ex_regs1_reg[0]_i_14_n_0 ),
        .I4(Q[3]),
        .I5(\ex_regs1_reg[0]_i_15_n_0 ),
        .O(registers[0]));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs1[10]_i_13 
       (.I0(\registers_reg[3]_2 [10]),
        .I1(\registers_reg[2]_1 [10]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[1]_0 [10]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .O(\ex_regs1[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[10]_i_14 
       (.I0(\registers_reg[7]_6 [10]),
        .I1(\registers_reg[6]_5 [10]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[5]_4 [10]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[4]_3 [10]),
        .O(\ex_regs1[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[10]_i_15 
       (.I0(\registers_reg[11]_10 [10]),
        .I1(\registers_reg[10]_9 [10]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[9]_8 [10]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[8]_7 [10]),
        .O(\ex_regs1[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[10]_i_16 
       (.I0(\registers_reg[15]_14 [10]),
        .I1(\registers_reg[14]_13 [10]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[13]_12 [10]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[12]_11 [10]),
        .O(\ex_regs1[10]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[10]_i_17 
       (.I0(\registers_reg[19]_18 [10]),
        .I1(\registers_reg[18]_17 [10]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[17]_16 [10]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[16]_15 [10]),
        .O(\ex_regs1[10]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[10]_i_18 
       (.I0(\registers_reg[23]_22 [10]),
        .I1(\registers_reg[22]_21 [10]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[21]_20 [10]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[20]_19 [10]),
        .O(\ex_regs1[10]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[10]_i_19 
       (.I0(\registers_reg[27]_26 [10]),
        .I1(\registers_reg[26]_25 [10]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[25]_24 [10]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[24]_23 [10]),
        .O(\ex_regs1[10]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[10]_i_20 
       (.I0(\registers_reg[31]_30 [10]),
        .I1(\registers_reg[30]_29 [10]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[29]_28 [10]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[28]_27 [10]),
        .O(\ex_regs1[10]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs1[11]_i_15 
       (.I0(\registers_reg[3]_2 [11]),
        .I1(\registers_reg[2]_1 [11]),
        .I2(Q[1]),
        .I3(\registers_reg[1]_0 [11]),
        .I4(Q[0]),
        .O(\ex_regs1[11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[11]_i_16 
       (.I0(\registers_reg[7]_6 [11]),
        .I1(\registers_reg[6]_5 [11]),
        .I2(Q[1]),
        .I3(\registers_reg[5]_4 [11]),
        .I4(Q[0]),
        .I5(\registers_reg[4]_3 [11]),
        .O(\ex_regs1[11]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[11]_i_17 
       (.I0(\registers_reg[11]_10 [11]),
        .I1(\registers_reg[10]_9 [11]),
        .I2(Q[1]),
        .I3(\registers_reg[9]_8 [11]),
        .I4(Q[0]),
        .I5(\registers_reg[8]_7 [11]),
        .O(\ex_regs1[11]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[11]_i_18 
       (.I0(\registers_reg[15]_14 [11]),
        .I1(\registers_reg[14]_13 [11]),
        .I2(Q[1]),
        .I3(\registers_reg[13]_12 [11]),
        .I4(Q[0]),
        .I5(\registers_reg[12]_11 [11]),
        .O(\ex_regs1[11]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[11]_i_19 
       (.I0(\registers_reg[19]_18 [11]),
        .I1(\registers_reg[18]_17 [11]),
        .I2(Q[1]),
        .I3(\registers_reg[17]_16 [11]),
        .I4(Q[0]),
        .I5(\registers_reg[16]_15 [11]),
        .O(\ex_regs1[11]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[11]_i_20 
       (.I0(\registers_reg[23]_22 [11]),
        .I1(\registers_reg[22]_21 [11]),
        .I2(Q[1]),
        .I3(\registers_reg[21]_20 [11]),
        .I4(Q[0]),
        .I5(\registers_reg[20]_19 [11]),
        .O(\ex_regs1[11]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[11]_i_21 
       (.I0(\registers_reg[27]_26 [11]),
        .I1(\registers_reg[26]_25 [11]),
        .I2(Q[1]),
        .I3(\registers_reg[25]_24 [11]),
        .I4(Q[0]),
        .I5(\registers_reg[24]_23 [11]),
        .O(\ex_regs1[11]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[11]_i_22 
       (.I0(\registers_reg[31]_30 [11]),
        .I1(\registers_reg[30]_29 [11]),
        .I2(Q[1]),
        .I3(\registers_reg[29]_28 [11]),
        .I4(Q[0]),
        .I5(\registers_reg[28]_27 [11]),
        .O(\ex_regs1[11]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs1[12]_i_17 
       (.I0(\registers_reg[3]_2 [12]),
        .I1(\registers_reg[2]_1 [12]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[1]_0 [12]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .O(\ex_regs1[12]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[12]_i_18 
       (.I0(\registers_reg[7]_6 [12]),
        .I1(\registers_reg[6]_5 [12]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[5]_4 [12]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[4]_3 [12]),
        .O(\ex_regs1[12]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[12]_i_19 
       (.I0(\registers_reg[11]_10 [12]),
        .I1(\registers_reg[10]_9 [12]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[9]_8 [12]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[8]_7 [12]),
        .O(\ex_regs1[12]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[12]_i_20 
       (.I0(\registers_reg[15]_14 [12]),
        .I1(\registers_reg[14]_13 [12]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[13]_12 [12]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[12]_11 [12]),
        .O(\ex_regs1[12]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[12]_i_21 
       (.I0(\registers_reg[19]_18 [12]),
        .I1(\registers_reg[18]_17 [12]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[17]_16 [12]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[16]_15 [12]),
        .O(\ex_regs1[12]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[12]_i_22 
       (.I0(\registers_reg[23]_22 [12]),
        .I1(\registers_reg[22]_21 [12]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[21]_20 [12]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[20]_19 [12]),
        .O(\ex_regs1[12]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[12]_i_23 
       (.I0(\registers_reg[27]_26 [12]),
        .I1(\registers_reg[26]_25 [12]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[25]_24 [12]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[24]_23 [12]),
        .O(\ex_regs1[12]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[12]_i_24 
       (.I0(\registers_reg[31]_30 [12]),
        .I1(\registers_reg[30]_29 [12]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[29]_28 [12]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[28]_27 [12]),
        .O(\ex_regs1[12]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs1[13]_i_17 
       (.I0(\registers_reg[3]_2 [13]),
        .I1(\registers_reg[2]_1 [13]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[1]_0 [13]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .O(\ex_regs1[13]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[13]_i_18 
       (.I0(\registers_reg[7]_6 [13]),
        .I1(\registers_reg[6]_5 [13]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[5]_4 [13]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[4]_3 [13]),
        .O(\ex_regs1[13]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[13]_i_19 
       (.I0(\registers_reg[11]_10 [13]),
        .I1(\registers_reg[10]_9 [13]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[9]_8 [13]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[8]_7 [13]),
        .O(\ex_regs1[13]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[13]_i_20 
       (.I0(\registers_reg[15]_14 [13]),
        .I1(\registers_reg[14]_13 [13]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[13]_12 [13]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[12]_11 [13]),
        .O(\ex_regs1[13]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[13]_i_21 
       (.I0(\registers_reg[19]_18 [13]),
        .I1(\registers_reg[18]_17 [13]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[17]_16 [13]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[16]_15 [13]),
        .O(\ex_regs1[13]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[13]_i_22 
       (.I0(\registers_reg[23]_22 [13]),
        .I1(\registers_reg[22]_21 [13]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[21]_20 [13]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[20]_19 [13]),
        .O(\ex_regs1[13]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[13]_i_23 
       (.I0(\registers_reg[27]_26 [13]),
        .I1(\registers_reg[26]_25 [13]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[25]_24 [13]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[24]_23 [13]),
        .O(\ex_regs1[13]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[13]_i_24 
       (.I0(\registers_reg[31]_30 [13]),
        .I1(\registers_reg[30]_29 [13]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[29]_28 [13]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[28]_27 [13]),
        .O(\ex_regs1[13]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[14]_i_16 
       (.I0(\registers_reg[27]_26 [14]),
        .I1(\registers_reg[26]_25 [14]),
        .I2(Q[1]),
        .I3(\registers_reg[25]_24 [14]),
        .I4(Q[0]),
        .I5(\registers_reg[24]_23 [14]),
        .O(\ex_regs1[14]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[14]_i_17 
       (.I0(\registers_reg[31]_30 [14]),
        .I1(\registers_reg[30]_29 [14]),
        .I2(Q[1]),
        .I3(\registers_reg[29]_28 [14]),
        .I4(Q[0]),
        .I5(\registers_reg[28]_27 [14]),
        .O(\ex_regs1[14]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[14]_i_18 
       (.I0(\registers_reg[19]_18 [14]),
        .I1(\registers_reg[18]_17 [14]),
        .I2(Q[1]),
        .I3(\registers_reg[17]_16 [14]),
        .I4(Q[0]),
        .I5(\registers_reg[16]_15 [14]),
        .O(\ex_regs1[14]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[14]_i_19 
       (.I0(\registers_reg[23]_22 [14]),
        .I1(\registers_reg[22]_21 [14]),
        .I2(Q[1]),
        .I3(\registers_reg[21]_20 [14]),
        .I4(Q[0]),
        .I5(\registers_reg[20]_19 [14]),
        .O(\ex_regs1[14]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[14]_i_20 
       (.I0(\registers_reg[11]_10 [14]),
        .I1(\registers_reg[10]_9 [14]),
        .I2(Q[1]),
        .I3(\registers_reg[9]_8 [14]),
        .I4(Q[0]),
        .I5(\registers_reg[8]_7 [14]),
        .O(\ex_regs1[14]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[14]_i_21 
       (.I0(\registers_reg[15]_14 [14]),
        .I1(\registers_reg[14]_13 [14]),
        .I2(Q[1]),
        .I3(\registers_reg[13]_12 [14]),
        .I4(Q[0]),
        .I5(\registers_reg[12]_11 [14]),
        .O(\ex_regs1[14]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs1[14]_i_22 
       (.I0(\registers_reg[3]_2 [14]),
        .I1(\registers_reg[2]_1 [14]),
        .I2(Q[1]),
        .I3(\registers_reg[1]_0 [14]),
        .I4(Q[0]),
        .O(\ex_regs1[14]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[14]_i_23 
       (.I0(\registers_reg[7]_6 [14]),
        .I1(\registers_reg[6]_5 [14]),
        .I2(Q[1]),
        .I3(\registers_reg[5]_4 [14]),
        .I4(Q[0]),
        .I5(\registers_reg[4]_3 [14]),
        .O(\ex_regs1[14]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[14]_i_7 
       (.I0(\ex_regs1_reg[14]_i_11_n_0 ),
        .I1(\ex_regs1_reg[14]_i_12_n_0 ),
        .I2(Q[4]),
        .I3(\ex_regs1_reg[14]_i_13_n_0 ),
        .I4(Q[3]),
        .I5(\ex_regs1_reg[14]_i_14_n_0 ),
        .O(registers[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[15]_i_12 
       (.I0(\registers_reg[27]_26 [15]),
        .I1(\registers_reg[26]_25 [15]),
        .I2(Q[1]),
        .I3(\registers_reg[25]_24 [15]),
        .I4(Q[0]),
        .I5(\registers_reg[24]_23 [15]),
        .O(\ex_regs1[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[15]_i_13 
       (.I0(\registers_reg[31]_30 [15]),
        .I1(\registers_reg[30]_29 [15]),
        .I2(Q[1]),
        .I3(\registers_reg[29]_28 [15]),
        .I4(Q[0]),
        .I5(\registers_reg[28]_27 [15]),
        .O(\ex_regs1[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[15]_i_14 
       (.I0(\registers_reg[19]_18 [15]),
        .I1(\registers_reg[18]_17 [15]),
        .I2(Q[1]),
        .I3(\registers_reg[17]_16 [15]),
        .I4(Q[0]),
        .I5(\registers_reg[16]_15 [15]),
        .O(\ex_regs1[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[15]_i_15 
       (.I0(\registers_reg[23]_22 [15]),
        .I1(\registers_reg[22]_21 [15]),
        .I2(Q[1]),
        .I3(\registers_reg[21]_20 [15]),
        .I4(Q[0]),
        .I5(\registers_reg[20]_19 [15]),
        .O(\ex_regs1[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[15]_i_16 
       (.I0(\registers_reg[11]_10 [15]),
        .I1(\registers_reg[10]_9 [15]),
        .I2(Q[1]),
        .I3(\registers_reg[9]_8 [15]),
        .I4(Q[0]),
        .I5(\registers_reg[8]_7 [15]),
        .O(\ex_regs1[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[15]_i_17 
       (.I0(\registers_reg[15]_14 [15]),
        .I1(\registers_reg[14]_13 [15]),
        .I2(Q[1]),
        .I3(\registers_reg[13]_12 [15]),
        .I4(Q[0]),
        .I5(\registers_reg[12]_11 [15]),
        .O(\ex_regs1[15]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs1[15]_i_18 
       (.I0(\registers_reg[3]_2 [15]),
        .I1(\registers_reg[2]_1 [15]),
        .I2(Q[1]),
        .I3(\registers_reg[1]_0 [15]),
        .I4(Q[0]),
        .O(\ex_regs1[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[15]_i_19 
       (.I0(\registers_reg[7]_6 [15]),
        .I1(\registers_reg[6]_5 [15]),
        .I2(Q[1]),
        .I3(\registers_reg[5]_4 [15]),
        .I4(Q[0]),
        .I5(\registers_reg[4]_3 [15]),
        .O(\ex_regs1[15]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[15]_i_5 
       (.I0(\ex_regs1_reg[15]_i_7_n_0 ),
        .I1(\ex_regs1_reg[15]_i_8_n_0 ),
        .I2(Q[4]),
        .I3(\ex_regs1_reg[15]_i_9_n_0 ),
        .I4(Q[3]),
        .I5(\ex_regs1_reg[15]_i_10_n_0 ),
        .O(registers[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[16]_i_14 
       (.I0(\registers_reg[27]_26 [16]),
        .I1(\registers_reg[26]_25 [16]),
        .I2(Q[1]),
        .I3(\registers_reg[25]_24 [16]),
        .I4(Q[0]),
        .I5(\registers_reg[24]_23 [16]),
        .O(\ex_regs1[16]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[16]_i_15 
       (.I0(\registers_reg[31]_30 [16]),
        .I1(\registers_reg[30]_29 [16]),
        .I2(Q[1]),
        .I3(\registers_reg[29]_28 [16]),
        .I4(Q[0]),
        .I5(\registers_reg[28]_27 [16]),
        .O(\ex_regs1[16]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[16]_i_16 
       (.I0(\registers_reg[19]_18 [16]),
        .I1(\registers_reg[18]_17 [16]),
        .I2(Q[1]),
        .I3(\registers_reg[17]_16 [16]),
        .I4(Q[0]),
        .I5(\registers_reg[16]_15 [16]),
        .O(\ex_regs1[16]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[16]_i_17 
       (.I0(\registers_reg[23]_22 [16]),
        .I1(\registers_reg[22]_21 [16]),
        .I2(Q[1]),
        .I3(\registers_reg[21]_20 [16]),
        .I4(Q[0]),
        .I5(\registers_reg[20]_19 [16]),
        .O(\ex_regs1[16]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[16]_i_18 
       (.I0(\registers_reg[11]_10 [16]),
        .I1(\registers_reg[10]_9 [16]),
        .I2(Q[1]),
        .I3(\registers_reg[9]_8 [16]),
        .I4(Q[0]),
        .I5(\registers_reg[8]_7 [16]),
        .O(\ex_regs1[16]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[16]_i_19 
       (.I0(\registers_reg[15]_14 [16]),
        .I1(\registers_reg[14]_13 [16]),
        .I2(Q[1]),
        .I3(\registers_reg[13]_12 [16]),
        .I4(Q[0]),
        .I5(\registers_reg[12]_11 [16]),
        .O(\ex_regs1[16]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs1[16]_i_20 
       (.I0(\registers_reg[3]_2 [16]),
        .I1(\registers_reg[2]_1 [16]),
        .I2(Q[1]),
        .I3(\registers_reg[1]_0 [16]),
        .I4(Q[0]),
        .O(\ex_regs1[16]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[16]_i_21 
       (.I0(\registers_reg[7]_6 [16]),
        .I1(\registers_reg[6]_5 [16]),
        .I2(Q[1]),
        .I3(\registers_reg[5]_4 [16]),
        .I4(Q[0]),
        .I5(\registers_reg[4]_3 [16]),
        .O(\ex_regs1[16]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[16]_i_5 
       (.I0(\ex_regs1_reg[16]_i_8_n_0 ),
        .I1(\ex_regs1_reg[16]_i_9_n_0 ),
        .I2(Q[4]),
        .I3(\ex_regs1_reg[16]_i_10_n_0 ),
        .I4(Q[3]),
        .I5(\ex_regs1_reg[16]_i_11_n_0 ),
        .O(registers[8]));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs1[17]_i_15 
       (.I0(\registers_reg[3]_2 [17]),
        .I1(\registers_reg[2]_1 [17]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[1]_0 [17]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .O(\ex_regs1[17]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[17]_i_16 
       (.I0(\registers_reg[7]_6 [17]),
        .I1(\registers_reg[6]_5 [17]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[5]_4 [17]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[4]_3 [17]),
        .O(\ex_regs1[17]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[17]_i_17 
       (.I0(\registers_reg[11]_10 [17]),
        .I1(\registers_reg[10]_9 [17]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[9]_8 [17]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[8]_7 [17]),
        .O(\ex_regs1[17]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[17]_i_18 
       (.I0(\registers_reg[15]_14 [17]),
        .I1(\registers_reg[14]_13 [17]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[13]_12 [17]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[12]_11 [17]),
        .O(\ex_regs1[17]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[17]_i_19 
       (.I0(\registers_reg[19]_18 [17]),
        .I1(\registers_reg[18]_17 [17]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[17]_16 [17]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[16]_15 [17]),
        .O(\ex_regs1[17]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[17]_i_20 
       (.I0(\registers_reg[23]_22 [17]),
        .I1(\registers_reg[22]_21 [17]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[21]_20 [17]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[20]_19 [17]),
        .O(\ex_regs1[17]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[17]_i_21 
       (.I0(\registers_reg[27]_26 [17]),
        .I1(\registers_reg[26]_25 [17]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[25]_24 [17]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[24]_23 [17]),
        .O(\ex_regs1[17]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[17]_i_22 
       (.I0(\registers_reg[31]_30 [17]),
        .I1(\registers_reg[30]_29 [17]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[29]_28 [17]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[28]_27 [17]),
        .O(\ex_regs1[17]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs1[18]_i_15 
       (.I0(\registers_reg[3]_2 [18]),
        .I1(\registers_reg[2]_1 [18]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[1]_0 [18]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .O(\ex_regs1[18]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[18]_i_16 
       (.I0(\registers_reg[7]_6 [18]),
        .I1(\registers_reg[6]_5 [18]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[5]_4 [18]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[4]_3 [18]),
        .O(\ex_regs1[18]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[18]_i_17 
       (.I0(\registers_reg[11]_10 [18]),
        .I1(\registers_reg[10]_9 [18]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[9]_8 [18]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[8]_7 [18]),
        .O(\ex_regs1[18]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[18]_i_18 
       (.I0(\registers_reg[15]_14 [18]),
        .I1(\registers_reg[14]_13 [18]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[13]_12 [18]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[12]_11 [18]),
        .O(\ex_regs1[18]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[18]_i_19 
       (.I0(\registers_reg[19]_18 [18]),
        .I1(\registers_reg[18]_17 [18]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[17]_16 [18]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[16]_15 [18]),
        .O(\ex_regs1[18]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[18]_i_20 
       (.I0(\registers_reg[23]_22 [18]),
        .I1(\registers_reg[22]_21 [18]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[21]_20 [18]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[20]_19 [18]),
        .O(\ex_regs1[18]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[18]_i_21 
       (.I0(\registers_reg[27]_26 [18]),
        .I1(\registers_reg[26]_25 [18]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[25]_24 [18]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[24]_23 [18]),
        .O(\ex_regs1[18]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[18]_i_22 
       (.I0(\registers_reg[31]_30 [18]),
        .I1(\registers_reg[30]_29 [18]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[29]_28 [18]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[28]_27 [18]),
        .O(\ex_regs1[18]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[19]_i_10 
       (.I0(\registers_reg[27]_26 [19]),
        .I1(\registers_reg[26]_25 [19]),
        .I2(Q[1]),
        .I3(\registers_reg[25]_24 [19]),
        .I4(Q[0]),
        .I5(\registers_reg[24]_23 [19]),
        .O(\ex_regs1[19]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[19]_i_11 
       (.I0(\registers_reg[31]_30 [19]),
        .I1(\registers_reg[30]_29 [19]),
        .I2(Q[1]),
        .I3(\registers_reg[29]_28 [19]),
        .I4(Q[0]),
        .I5(\registers_reg[28]_27 [19]),
        .O(\ex_regs1[19]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[19]_i_12 
       (.I0(\registers_reg[19]_18 [19]),
        .I1(\registers_reg[18]_17 [19]),
        .I2(Q[1]),
        .I3(\registers_reg[17]_16 [19]),
        .I4(Q[0]),
        .I5(\registers_reg[16]_15 [19]),
        .O(\ex_regs1[19]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[19]_i_13 
       (.I0(\registers_reg[23]_22 [19]),
        .I1(\registers_reg[22]_21 [19]),
        .I2(Q[1]),
        .I3(\registers_reg[21]_20 [19]),
        .I4(Q[0]),
        .I5(\registers_reg[20]_19 [19]),
        .O(\ex_regs1[19]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[19]_i_14 
       (.I0(\registers_reg[11]_10 [19]),
        .I1(\registers_reg[10]_9 [19]),
        .I2(Q[1]),
        .I3(\registers_reg[9]_8 [19]),
        .I4(Q[0]),
        .I5(\registers_reg[8]_7 [19]),
        .O(\ex_regs1[19]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[19]_i_15 
       (.I0(\registers_reg[15]_14 [19]),
        .I1(\registers_reg[14]_13 [19]),
        .I2(Q[1]),
        .I3(\registers_reg[13]_12 [19]),
        .I4(Q[0]),
        .I5(\registers_reg[12]_11 [19]),
        .O(\ex_regs1[19]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs1[19]_i_16 
       (.I0(\registers_reg[3]_2 [19]),
        .I1(\registers_reg[2]_1 [19]),
        .I2(Q[1]),
        .I3(\registers_reg[1]_0 [19]),
        .I4(Q[0]),
        .O(\ex_regs1[19]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[19]_i_17 
       (.I0(\registers_reg[7]_6 [19]),
        .I1(\registers_reg[6]_5 [19]),
        .I2(Q[1]),
        .I3(\registers_reg[5]_4 [19]),
        .I4(Q[0]),
        .I5(\registers_reg[4]_3 [19]),
        .O(\ex_regs1[19]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[19]_i_5 
       (.I0(\ex_regs1_reg[19]_i_6_n_0 ),
        .I1(\ex_regs1_reg[19]_i_7_n_0 ),
        .I2(Q[4]),
        .I3(\ex_regs1_reg[19]_i_8_n_0 ),
        .I4(Q[3]),
        .I5(\ex_regs1_reg[19]_i_9_n_0 ),
        .O(registers[9]));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs1[1]_i_12 
       (.I0(\registers_reg[3]_2 [1]),
        .I1(\registers_reg[2]_1 [1]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[1]_0 [1]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .O(\ex_regs1[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[1]_i_13 
       (.I0(\registers_reg[7]_6 [1]),
        .I1(\registers_reg[6]_5 [1]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[5]_4 [1]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[4]_3 [1]),
        .O(\ex_regs1[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[1]_i_14 
       (.I0(\registers_reg[11]_10 [1]),
        .I1(\registers_reg[10]_9 [1]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[9]_8 [1]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[8]_7 [1]),
        .O(\ex_regs1[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[1]_i_15 
       (.I0(\registers_reg[15]_14 [1]),
        .I1(\registers_reg[14]_13 [1]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[13]_12 [1]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[12]_11 [1]),
        .O(\ex_regs1[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[1]_i_16 
       (.I0(\registers_reg[19]_18 [1]),
        .I1(\registers_reg[18]_17 [1]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[17]_16 [1]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[16]_15 [1]),
        .O(\ex_regs1[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[1]_i_17 
       (.I0(\registers_reg[23]_22 [1]),
        .I1(\registers_reg[22]_21 [1]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[21]_20 [1]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[20]_19 [1]),
        .O(\ex_regs1[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[1]_i_18 
       (.I0(\registers_reg[27]_26 [1]),
        .I1(\registers_reg[26]_25 [1]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[25]_24 [1]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[24]_23 [1]),
        .O(\ex_regs1[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[1]_i_19 
       (.I0(\registers_reg[31]_30 [1]),
        .I1(\registers_reg[30]_29 [1]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[29]_28 [1]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[28]_27 [1]),
        .O(\ex_regs1[1]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs1[20]_i_14 
       (.I0(\registers_reg[3]_2 [20]),
        .I1(\registers_reg[2]_1 [20]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[1]_0 [20]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .O(\ex_regs1[20]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[20]_i_15 
       (.I0(\registers_reg[7]_6 [20]),
        .I1(\registers_reg[6]_5 [20]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[5]_4 [20]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[4]_3 [20]),
        .O(\ex_regs1[20]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[20]_i_16 
       (.I0(\registers_reg[11]_10 [20]),
        .I1(\registers_reg[10]_9 [20]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[9]_8 [20]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[8]_7 [20]),
        .O(\ex_regs1[20]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[20]_i_17 
       (.I0(\registers_reg[15]_14 [20]),
        .I1(\registers_reg[14]_13 [20]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[13]_12 [20]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[12]_11 [20]),
        .O(\ex_regs1[20]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[20]_i_18 
       (.I0(\registers_reg[19]_18 [20]),
        .I1(\registers_reg[18]_17 [20]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[17]_16 [20]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[16]_15 [20]),
        .O(\ex_regs1[20]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[20]_i_19 
       (.I0(\registers_reg[23]_22 [20]),
        .I1(\registers_reg[22]_21 [20]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[21]_20 [20]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[20]_19 [20]),
        .O(\ex_regs1[20]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[20]_i_20 
       (.I0(\registers_reg[27]_26 [20]),
        .I1(\registers_reg[26]_25 [20]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[25]_24 [20]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[24]_23 [20]),
        .O(\ex_regs1[20]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[20]_i_21 
       (.I0(\registers_reg[31]_30 [20]),
        .I1(\registers_reg[30]_29 [20]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[29]_28 [20]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[28]_27 [20]),
        .O(\ex_regs1[20]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs1[21]_i_14 
       (.I0(\registers_reg[3]_2 [21]),
        .I1(\registers_reg[2]_1 [21]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[1]_0 [21]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .O(\ex_regs1[21]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[21]_i_15 
       (.I0(\registers_reg[7]_6 [21]),
        .I1(\registers_reg[6]_5 [21]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[5]_4 [21]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[4]_3 [21]),
        .O(\ex_regs1[21]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[21]_i_16 
       (.I0(\registers_reg[11]_10 [21]),
        .I1(\registers_reg[10]_9 [21]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[9]_8 [21]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[8]_7 [21]),
        .O(\ex_regs1[21]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[21]_i_17 
       (.I0(\registers_reg[15]_14 [21]),
        .I1(\registers_reg[14]_13 [21]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[13]_12 [21]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[12]_11 [21]),
        .O(\ex_regs1[21]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[21]_i_18 
       (.I0(\registers_reg[19]_18 [21]),
        .I1(\registers_reg[18]_17 [21]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[17]_16 [21]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[16]_15 [21]),
        .O(\ex_regs1[21]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[21]_i_19 
       (.I0(\registers_reg[23]_22 [21]),
        .I1(\registers_reg[22]_21 [21]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[21]_20 [21]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[20]_19 [21]),
        .O(\ex_regs1[21]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[21]_i_20 
       (.I0(\registers_reg[27]_26 [21]),
        .I1(\registers_reg[26]_25 [21]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[25]_24 [21]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[24]_23 [21]),
        .O(\ex_regs1[21]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[21]_i_21 
       (.I0(\registers_reg[31]_30 [21]),
        .I1(\registers_reg[30]_29 [21]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[29]_28 [21]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[28]_27 [21]),
        .O(\ex_regs1[21]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[22]_i_16 
       (.I0(\registers_reg[27]_26 [22]),
        .I1(\registers_reg[26]_25 [22]),
        .I2(Q[1]),
        .I3(\registers_reg[25]_24 [22]),
        .I4(Q[0]),
        .I5(\registers_reg[24]_23 [22]),
        .O(\ex_regs1[22]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[22]_i_17 
       (.I0(\registers_reg[31]_30 [22]),
        .I1(\registers_reg[30]_29 [22]),
        .I2(Q[1]),
        .I3(\registers_reg[29]_28 [22]),
        .I4(Q[0]),
        .I5(\registers_reg[28]_27 [22]),
        .O(\ex_regs1[22]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[22]_i_18 
       (.I0(\registers_reg[19]_18 [22]),
        .I1(\registers_reg[18]_17 [22]),
        .I2(Q[1]),
        .I3(\registers_reg[17]_16 [22]),
        .I4(Q[0]),
        .I5(\registers_reg[16]_15 [22]),
        .O(\ex_regs1[22]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[22]_i_19 
       (.I0(\registers_reg[23]_22 [22]),
        .I1(\registers_reg[22]_21 [22]),
        .I2(Q[1]),
        .I3(\registers_reg[21]_20 [22]),
        .I4(Q[0]),
        .I5(\registers_reg[20]_19 [22]),
        .O(\ex_regs1[22]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[22]_i_20 
       (.I0(\registers_reg[11]_10 [22]),
        .I1(\registers_reg[10]_9 [22]),
        .I2(Q[1]),
        .I3(\registers_reg[9]_8 [22]),
        .I4(Q[0]),
        .I5(\registers_reg[8]_7 [22]),
        .O(\ex_regs1[22]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[22]_i_21 
       (.I0(\registers_reg[15]_14 [22]),
        .I1(\registers_reg[14]_13 [22]),
        .I2(Q[1]),
        .I3(\registers_reg[13]_12 [22]),
        .I4(Q[0]),
        .I5(\registers_reg[12]_11 [22]),
        .O(\ex_regs1[22]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs1[22]_i_22 
       (.I0(\registers_reg[3]_2 [22]),
        .I1(\registers_reg[2]_1 [22]),
        .I2(Q[1]),
        .I3(\registers_reg[1]_0 [22]),
        .I4(Q[0]),
        .O(\ex_regs1[22]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[22]_i_23 
       (.I0(\registers_reg[7]_6 [22]),
        .I1(\registers_reg[6]_5 [22]),
        .I2(Q[1]),
        .I3(\registers_reg[5]_4 [22]),
        .I4(Q[0]),
        .I5(\registers_reg[4]_3 [22]),
        .O(\ex_regs1[22]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[22]_i_5 
       (.I0(\ex_regs1_reg[22]_i_7_n_0 ),
        .I1(\ex_regs1_reg[22]_i_8_n_0 ),
        .I2(Q[4]),
        .I3(\ex_regs1_reg[22]_i_9_n_0 ),
        .I4(Q[3]),
        .I5(\ex_regs1_reg[22]_i_10_n_0 ),
        .O(registers[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[23]_i_10 
       (.I0(\registers_reg[27]_26 [23]),
        .I1(\registers_reg[26]_25 [23]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[25]_24 [23]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[24]_23 [23]),
        .O(\ex_regs1[23]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[23]_i_11 
       (.I0(\registers_reg[31]_30 [23]),
        .I1(\registers_reg[30]_29 [23]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[29]_28 [23]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[28]_27 [23]),
        .O(\ex_regs1[23]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[23]_i_12 
       (.I0(\registers_reg[19]_18 [23]),
        .I1(\registers_reg[18]_17 [23]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[17]_16 [23]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[16]_15 [23]),
        .O(\ex_regs1[23]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[23]_i_13 
       (.I0(\registers_reg[23]_22 [23]),
        .I1(\registers_reg[22]_21 [23]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[21]_20 [23]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[20]_19 [23]),
        .O(\ex_regs1[23]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[23]_i_14 
       (.I0(\registers_reg[11]_10 [23]),
        .I1(\registers_reg[10]_9 [23]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[9]_8 [23]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[8]_7 [23]),
        .O(\ex_regs1[23]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[23]_i_15 
       (.I0(\registers_reg[15]_14 [23]),
        .I1(\registers_reg[14]_13 [23]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[13]_12 [23]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[12]_11 [23]),
        .O(\ex_regs1[23]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs1[23]_i_16 
       (.I0(\registers_reg[3]_2 [23]),
        .I1(\registers_reg[2]_1 [23]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[1]_0 [23]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .O(\ex_regs1[23]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[23]_i_17 
       (.I0(\registers_reg[7]_6 [23]),
        .I1(\registers_reg[6]_5 [23]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[5]_4 [23]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[4]_3 [23]),
        .O(\ex_regs1[23]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[23]_i_5 
       (.I0(\ex_regs1_reg[23]_i_6_n_0 ),
        .I1(\ex_regs1_reg[23]_i_7_n_0 ),
        .I2(Q[4]),
        .I3(\ex_regs1_reg[23]_i_8_n_0 ),
        .I4(Q[3]),
        .I5(\ex_regs1_reg[23]_i_9_n_0 ),
        .O(registers[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[24]_i_10 
       (.I0(\registers_reg[27]_26 [24]),
        .I1(\registers_reg[26]_25 [24]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[25]_24 [24]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[24]_23 [24]),
        .O(\ex_regs1[24]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[24]_i_11 
       (.I0(\registers_reg[31]_30 [24]),
        .I1(\registers_reg[30]_29 [24]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[29]_28 [24]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[28]_27 [24]),
        .O(\ex_regs1[24]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[24]_i_12 
       (.I0(\registers_reg[19]_18 [24]),
        .I1(\registers_reg[18]_17 [24]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[17]_16 [24]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[16]_15 [24]),
        .O(\ex_regs1[24]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[24]_i_13 
       (.I0(\registers_reg[23]_22 [24]),
        .I1(\registers_reg[22]_21 [24]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[21]_20 [24]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[20]_19 [24]),
        .O(\ex_regs1[24]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[24]_i_14 
       (.I0(\registers_reg[11]_10 [24]),
        .I1(\registers_reg[10]_9 [24]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[9]_8 [24]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[8]_7 [24]),
        .O(\ex_regs1[24]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[24]_i_15 
       (.I0(\registers_reg[15]_14 [24]),
        .I1(\registers_reg[14]_13 [24]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[13]_12 [24]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[12]_11 [24]),
        .O(\ex_regs1[24]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs1[24]_i_16 
       (.I0(\registers_reg[3]_2 [24]),
        .I1(\registers_reg[2]_1 [24]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[1]_0 [24]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .O(\ex_regs1[24]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[24]_i_17 
       (.I0(\registers_reg[7]_6 [24]),
        .I1(\registers_reg[6]_5 [24]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[5]_4 [24]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[4]_3 [24]),
        .O(\ex_regs1[24]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[24]_i_5 
       (.I0(\ex_regs1_reg[24]_i_6_n_0 ),
        .I1(\ex_regs1_reg[24]_i_7_n_0 ),
        .I2(Q[4]),
        .I3(\ex_regs1_reg[24]_i_8_n_0 ),
        .I4(Q[3]),
        .I5(\ex_regs1_reg[24]_i_9_n_0 ),
        .O(registers[12]));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs1[25]_i_14 
       (.I0(\registers_reg[3]_2 [25]),
        .I1(\registers_reg[2]_1 [25]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[1]_0 [25]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .O(\ex_regs1[25]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[25]_i_15 
       (.I0(\registers_reg[7]_6 [25]),
        .I1(\registers_reg[6]_5 [25]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[5]_4 [25]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[4]_3 [25]),
        .O(\ex_regs1[25]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[25]_i_16 
       (.I0(\registers_reg[11]_10 [25]),
        .I1(\registers_reg[10]_9 [25]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[9]_8 [25]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[8]_7 [25]),
        .O(\ex_regs1[25]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[25]_i_17 
       (.I0(\registers_reg[15]_14 [25]),
        .I1(\registers_reg[14]_13 [25]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[13]_12 [25]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[12]_11 [25]),
        .O(\ex_regs1[25]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[25]_i_18 
       (.I0(\registers_reg[19]_18 [25]),
        .I1(\registers_reg[18]_17 [25]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[17]_16 [25]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[16]_15 [25]),
        .O(\ex_regs1[25]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[25]_i_19 
       (.I0(\registers_reg[23]_22 [25]),
        .I1(\registers_reg[22]_21 [25]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[21]_20 [25]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[20]_19 [25]),
        .O(\ex_regs1[25]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[25]_i_20 
       (.I0(\registers_reg[27]_26 [25]),
        .I1(\registers_reg[26]_25 [25]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[25]_24 [25]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[24]_23 [25]),
        .O(\ex_regs1[25]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[25]_i_21 
       (.I0(\registers_reg[31]_30 [25]),
        .I1(\registers_reg[30]_29 [25]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[29]_28 [25]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[28]_27 [25]),
        .O(\ex_regs1[25]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[26]_i_15 
       (.I0(\registers_reg[27]_26 [26]),
        .I1(\registers_reg[26]_25 [26]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[25]_24 [26]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[24]_23 [26]),
        .O(\ex_regs1[26]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[26]_i_16 
       (.I0(\registers_reg[31]_30 [26]),
        .I1(\registers_reg[30]_29 [26]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[29]_28 [26]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[28]_27 [26]),
        .O(\ex_regs1[26]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[26]_i_17 
       (.I0(\registers_reg[19]_18 [26]),
        .I1(\registers_reg[18]_17 [26]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[17]_16 [26]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[16]_15 [26]),
        .O(\ex_regs1[26]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[26]_i_18 
       (.I0(\registers_reg[23]_22 [26]),
        .I1(\registers_reg[22]_21 [26]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[21]_20 [26]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[20]_19 [26]),
        .O(\ex_regs1[26]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[26]_i_19 
       (.I0(\registers_reg[11]_10 [26]),
        .I1(\registers_reg[10]_9 [26]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[9]_8 [26]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[8]_7 [26]),
        .O(\ex_regs1[26]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[26]_i_20 
       (.I0(\registers_reg[15]_14 [26]),
        .I1(\registers_reg[14]_13 [26]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[13]_12 [26]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[12]_11 [26]),
        .O(\ex_regs1[26]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs1[26]_i_21 
       (.I0(\registers_reg[3]_2 [26]),
        .I1(\registers_reg[2]_1 [26]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[1]_0 [26]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .O(\ex_regs1[26]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[26]_i_22 
       (.I0(\registers_reg[7]_6 [26]),
        .I1(\registers_reg[6]_5 [26]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[5]_4 [26]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[4]_3 [26]),
        .O(\ex_regs1[26]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[26]_i_5 
       (.I0(\ex_regs1_reg[26]_i_7_n_0 ),
        .I1(\ex_regs1_reg[26]_i_8_n_0 ),
        .I2(Q[4]),
        .I3(\ex_regs1_reg[26]_i_9_n_0 ),
        .I4(Q[3]),
        .I5(\ex_regs1_reg[26]_i_10_n_0 ),
        .O(registers[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[27]_i_10 
       (.I0(\registers_reg[27]_26 [27]),
        .I1(\registers_reg[26]_25 [27]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[25]_24 [27]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[24]_23 [27]),
        .O(\ex_regs1[27]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[27]_i_11 
       (.I0(\registers_reg[31]_30 [27]),
        .I1(\registers_reg[30]_29 [27]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[29]_28 [27]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[28]_27 [27]),
        .O(\ex_regs1[27]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[27]_i_12 
       (.I0(\registers_reg[19]_18 [27]),
        .I1(\registers_reg[18]_17 [27]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[17]_16 [27]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[16]_15 [27]),
        .O(\ex_regs1[27]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[27]_i_13 
       (.I0(\registers_reg[23]_22 [27]),
        .I1(\registers_reg[22]_21 [27]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[21]_20 [27]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[20]_19 [27]),
        .O(\ex_regs1[27]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[27]_i_14 
       (.I0(\registers_reg[11]_10 [27]),
        .I1(\registers_reg[10]_9 [27]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[9]_8 [27]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[8]_7 [27]),
        .O(\ex_regs1[27]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[27]_i_15 
       (.I0(\registers_reg[15]_14 [27]),
        .I1(\registers_reg[14]_13 [27]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[13]_12 [27]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[12]_11 [27]),
        .O(\ex_regs1[27]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs1[27]_i_16 
       (.I0(\registers_reg[3]_2 [27]),
        .I1(\registers_reg[2]_1 [27]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[1]_0 [27]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .O(\ex_regs1[27]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[27]_i_17 
       (.I0(\registers_reg[7]_6 [27]),
        .I1(\registers_reg[6]_5 [27]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[5]_4 [27]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[4]_3 [27]),
        .O(\ex_regs1[27]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[27]_i_5 
       (.I0(\ex_regs1_reg[27]_i_6_n_0 ),
        .I1(\ex_regs1_reg[27]_i_7_n_0 ),
        .I2(Q[4]),
        .I3(\ex_regs1_reg[27]_i_8_n_0 ),
        .I4(Q[3]),
        .I5(\ex_regs1_reg[27]_i_9_n_0 ),
        .O(registers[14]));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs1[28]_i_14 
       (.I0(\registers_reg[3]_2 [28]),
        .I1(\registers_reg[2]_1 [28]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[1]_0 [28]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .O(\ex_regs1[28]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[28]_i_15 
       (.I0(\registers_reg[7]_6 [28]),
        .I1(\registers_reg[6]_5 [28]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[5]_4 [28]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[4]_3 [28]),
        .O(\ex_regs1[28]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[28]_i_16 
       (.I0(\registers_reg[11]_10 [28]),
        .I1(\registers_reg[10]_9 [28]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[9]_8 [28]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[8]_7 [28]),
        .O(\ex_regs1[28]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[28]_i_17 
       (.I0(\registers_reg[15]_14 [28]),
        .I1(\registers_reg[14]_13 [28]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[13]_12 [28]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[12]_11 [28]),
        .O(\ex_regs1[28]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[28]_i_18 
       (.I0(\registers_reg[19]_18 [28]),
        .I1(\registers_reg[18]_17 [28]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[17]_16 [28]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[16]_15 [28]),
        .O(\ex_regs1[28]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[28]_i_19 
       (.I0(\registers_reg[23]_22 [28]),
        .I1(\registers_reg[22]_21 [28]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[21]_20 [28]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[20]_19 [28]),
        .O(\ex_regs1[28]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[28]_i_20 
       (.I0(\registers_reg[27]_26 [28]),
        .I1(\registers_reg[26]_25 [28]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[25]_24 [28]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[24]_23 [28]),
        .O(\ex_regs1[28]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[28]_i_21 
       (.I0(\registers_reg[31]_30 [28]),
        .I1(\registers_reg[30]_29 [28]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[29]_28 [28]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[28]_27 [28]),
        .O(\ex_regs1[28]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs1[29]_i_14 
       (.I0(\registers_reg[3]_2 [29]),
        .I1(\registers_reg[2]_1 [29]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[1]_0 [29]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .O(\ex_regs1[29]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[29]_i_15 
       (.I0(\registers_reg[7]_6 [29]),
        .I1(\registers_reg[6]_5 [29]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[5]_4 [29]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[4]_3 [29]),
        .O(\ex_regs1[29]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[29]_i_16 
       (.I0(\registers_reg[11]_10 [29]),
        .I1(\registers_reg[10]_9 [29]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[9]_8 [29]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[8]_7 [29]),
        .O(\ex_regs1[29]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[29]_i_17 
       (.I0(\registers_reg[15]_14 [29]),
        .I1(\registers_reg[14]_13 [29]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[13]_12 [29]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[12]_11 [29]),
        .O(\ex_regs1[29]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[29]_i_18 
       (.I0(\registers_reg[19]_18 [29]),
        .I1(\registers_reg[18]_17 [29]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[17]_16 [29]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[16]_15 [29]),
        .O(\ex_regs1[29]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[29]_i_19 
       (.I0(\registers_reg[23]_22 [29]),
        .I1(\registers_reg[22]_21 [29]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[21]_20 [29]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[20]_19 [29]),
        .O(\ex_regs1[29]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[29]_i_20 
       (.I0(\registers_reg[27]_26 [29]),
        .I1(\registers_reg[26]_25 [29]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[25]_24 [29]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[24]_23 [29]),
        .O(\ex_regs1[29]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[29]_i_21 
       (.I0(\registers_reg[31]_30 [29]),
        .I1(\registers_reg[30]_29 [29]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[29]_28 [29]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[28]_27 [29]),
        .O(\ex_regs1[29]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs1[2]_i_12 
       (.I0(\registers_reg[3]_2 [2]),
        .I1(\registers_reg[2]_1 [2]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[1]_0 [2]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .O(\ex_regs1[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[2]_i_13 
       (.I0(\registers_reg[7]_6 [2]),
        .I1(\registers_reg[6]_5 [2]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[5]_4 [2]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[4]_3 [2]),
        .O(\ex_regs1[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[2]_i_14 
       (.I0(\registers_reg[11]_10 [2]),
        .I1(\registers_reg[10]_9 [2]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[9]_8 [2]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[8]_7 [2]),
        .O(\ex_regs1[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[2]_i_15 
       (.I0(\registers_reg[15]_14 [2]),
        .I1(\registers_reg[14]_13 [2]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[13]_12 [2]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[12]_11 [2]),
        .O(\ex_regs1[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[2]_i_16 
       (.I0(\registers_reg[19]_18 [2]),
        .I1(\registers_reg[18]_17 [2]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[17]_16 [2]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[16]_15 [2]),
        .O(\ex_regs1[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[2]_i_17 
       (.I0(\registers_reg[23]_22 [2]),
        .I1(\registers_reg[22]_21 [2]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[21]_20 [2]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[20]_19 [2]),
        .O(\ex_regs1[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[2]_i_18 
       (.I0(\registers_reg[27]_26 [2]),
        .I1(\registers_reg[26]_25 [2]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[25]_24 [2]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[24]_23 [2]),
        .O(\ex_regs1[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[2]_i_19 
       (.I0(\registers_reg[31]_30 [2]),
        .I1(\registers_reg[30]_29 [2]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[29]_28 [2]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[28]_27 [2]),
        .O(\ex_regs1[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[30]_i_20 
       (.I0(\registers_reg[27]_26 [30]),
        .I1(\registers_reg[26]_25 [30]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[25]_24 [30]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[24]_23 [30]),
        .O(\ex_regs1[30]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[30]_i_21 
       (.I0(\registers_reg[31]_30 [30]),
        .I1(\registers_reg[30]_29 [30]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[29]_28 [30]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[28]_27 [30]),
        .O(\ex_regs1[30]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[30]_i_22 
       (.I0(\registers_reg[19]_18 [30]),
        .I1(\registers_reg[18]_17 [30]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[17]_16 [30]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[16]_15 [30]),
        .O(\ex_regs1[30]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[30]_i_23 
       (.I0(\registers_reg[23]_22 [30]),
        .I1(\registers_reg[22]_21 [30]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[21]_20 [30]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[20]_19 [30]),
        .O(\ex_regs1[30]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[30]_i_24 
       (.I0(\registers_reg[11]_10 [30]),
        .I1(\registers_reg[10]_9 [30]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[9]_8 [30]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[8]_7 [30]),
        .O(\ex_regs1[30]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[30]_i_25 
       (.I0(\registers_reg[15]_14 [30]),
        .I1(\registers_reg[14]_13 [30]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[13]_12 [30]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[12]_11 [30]),
        .O(\ex_regs1[30]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs1[30]_i_26 
       (.I0(\registers_reg[3]_2 [30]),
        .I1(\registers_reg[2]_1 [30]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[1]_0 [30]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .O(\ex_regs1[30]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[30]_i_27 
       (.I0(\registers_reg[7]_6 [30]),
        .I1(\registers_reg[6]_5 [30]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[5]_4 [30]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[4]_3 [30]),
        .O(\ex_regs1[30]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[30]_i_5 
       (.I0(\ex_regs1_reg[30]_i_10_n_0 ),
        .I1(\ex_regs1_reg[30]_i_11_n_0 ),
        .I2(Q[4]),
        .I3(\ex_regs1_reg[30]_i_12_n_0 ),
        .I4(Q[3]),
        .I5(\ex_regs1_reg[30]_i_13_n_0 ),
        .O(registers[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[31]_i_10 
       (.I0(\ex_regs1_reg[31]_i_15_n_0 ),
        .I1(\ex_regs1_reg[31]_i_16_n_0 ),
        .I2(Q[4]),
        .I3(\ex_regs1_reg[31]_i_17_n_0 ),
        .I4(Q[3]),
        .I5(\ex_regs1_reg[31]_i_18_n_0 ),
        .O(registers[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[31]_i_22 
       (.I0(\registers_reg[27]_26 [31]),
        .I1(\registers_reg[26]_25 [31]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[25]_24 [31]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[24]_23 [31]),
        .O(\ex_regs1[31]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[31]_i_23 
       (.I0(\registers_reg[31]_30 [31]),
        .I1(\registers_reg[30]_29 [31]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[29]_28 [31]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[28]_27 [31]),
        .O(\ex_regs1[31]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[31]_i_24 
       (.I0(\registers_reg[19]_18 [31]),
        .I1(\registers_reg[18]_17 [31]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[17]_16 [31]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[16]_15 [31]),
        .O(\ex_regs1[31]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[31]_i_25 
       (.I0(\registers_reg[23]_22 [31]),
        .I1(\registers_reg[22]_21 [31]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[21]_20 [31]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[20]_19 [31]),
        .O(\ex_regs1[31]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[31]_i_26 
       (.I0(\registers_reg[11]_10 [31]),
        .I1(\registers_reg[10]_9 [31]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[9]_8 [31]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[8]_7 [31]),
        .O(\ex_regs1[31]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[31]_i_27 
       (.I0(\registers_reg[15]_14 [31]),
        .I1(\registers_reg[14]_13 [31]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[13]_12 [31]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[12]_11 [31]),
        .O(\ex_regs1[31]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs1[31]_i_28 
       (.I0(\registers_reg[3]_2 [31]),
        .I1(\registers_reg[2]_1 [31]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[1]_0 [31]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .O(\ex_regs1[31]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[31]_i_29 
       (.I0(\registers_reg[7]_6 [31]),
        .I1(\registers_reg[6]_5 [31]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[5]_4 [31]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[4]_3 [31]),
        .O(\ex_regs1[31]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs1[3]_i_12 
       (.I0(\registers_reg[3]_2 [3]),
        .I1(\registers_reg[2]_1 [3]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[1]_0 [3]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .O(\ex_regs1[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[3]_i_13 
       (.I0(\registers_reg[7]_6 [3]),
        .I1(\registers_reg[6]_5 [3]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[5]_4 [3]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[4]_3 [3]),
        .O(\ex_regs1[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[3]_i_14 
       (.I0(\registers_reg[11]_10 [3]),
        .I1(\registers_reg[10]_9 [3]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[9]_8 [3]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[8]_7 [3]),
        .O(\ex_regs1[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[3]_i_15 
       (.I0(\registers_reg[15]_14 [3]),
        .I1(\registers_reg[14]_13 [3]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[13]_12 [3]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[12]_11 [3]),
        .O(\ex_regs1[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[3]_i_16 
       (.I0(\registers_reg[19]_18 [3]),
        .I1(\registers_reg[18]_17 [3]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[17]_16 [3]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[16]_15 [3]),
        .O(\ex_regs1[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[3]_i_17 
       (.I0(\registers_reg[23]_22 [3]),
        .I1(\registers_reg[22]_21 [3]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[21]_20 [3]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[20]_19 [3]),
        .O(\ex_regs1[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[3]_i_18 
       (.I0(\registers_reg[27]_26 [3]),
        .I1(\registers_reg[26]_25 [3]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[25]_24 [3]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[24]_23 [3]),
        .O(\ex_regs1[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[3]_i_19 
       (.I0(\registers_reg[31]_30 [3]),
        .I1(\registers_reg[30]_29 [3]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[29]_28 [3]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[28]_27 [3]),
        .O(\ex_regs1[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[4]_i_15 
       (.I0(\registers_reg[27]_26 [4]),
        .I1(\registers_reg[26]_25 [4]),
        .I2(Q[1]),
        .I3(\registers_reg[25]_24 [4]),
        .I4(Q[0]),
        .I5(\registers_reg[24]_23 [4]),
        .O(\ex_regs1[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[4]_i_16 
       (.I0(\registers_reg[31]_30 [4]),
        .I1(\registers_reg[30]_29 [4]),
        .I2(Q[1]),
        .I3(\registers_reg[29]_28 [4]),
        .I4(Q[0]),
        .I5(\registers_reg[28]_27 [4]),
        .O(\ex_regs1[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[4]_i_17 
       (.I0(\registers_reg[19]_18 [4]),
        .I1(\registers_reg[18]_17 [4]),
        .I2(Q[1]),
        .I3(\registers_reg[17]_16 [4]),
        .I4(Q[0]),
        .I5(\registers_reg[16]_15 [4]),
        .O(\ex_regs1[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[4]_i_18 
       (.I0(\registers_reg[23]_22 [4]),
        .I1(\registers_reg[22]_21 [4]),
        .I2(Q[1]),
        .I3(\registers_reg[21]_20 [4]),
        .I4(Q[0]),
        .I5(\registers_reg[20]_19 [4]),
        .O(\ex_regs1[4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[4]_i_19 
       (.I0(\registers_reg[11]_10 [4]),
        .I1(\registers_reg[10]_9 [4]),
        .I2(Q[1]),
        .I3(\registers_reg[9]_8 [4]),
        .I4(Q[0]),
        .I5(\registers_reg[8]_7 [4]),
        .O(\ex_regs1[4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[4]_i_20 
       (.I0(\registers_reg[15]_14 [4]),
        .I1(\registers_reg[14]_13 [4]),
        .I2(Q[1]),
        .I3(\registers_reg[13]_12 [4]),
        .I4(Q[0]),
        .I5(\registers_reg[12]_11 [4]),
        .O(\ex_regs1[4]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs1[4]_i_21 
       (.I0(\registers_reg[3]_2 [4]),
        .I1(\registers_reg[2]_1 [4]),
        .I2(Q[1]),
        .I3(\registers_reg[1]_0 [4]),
        .I4(Q[0]),
        .O(\ex_regs1[4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[4]_i_22 
       (.I0(\registers_reg[7]_6 [4]),
        .I1(\registers_reg[6]_5 [4]),
        .I2(Q[1]),
        .I3(\registers_reg[5]_4 [4]),
        .I4(Q[0]),
        .I5(\registers_reg[4]_3 [4]),
        .O(\ex_regs1[4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[4]_i_9 
       (.I0(\ex_regs1_reg[4]_i_11_n_0 ),
        .I1(\ex_regs1_reg[4]_i_12_n_0 ),
        .I2(Q[4]),
        .I3(\ex_regs1_reg[4]_i_13_n_0 ),
        .I4(Q[3]),
        .I5(\ex_regs1_reg[4]_i_14_n_0 ),
        .O(registers[1]));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs1[5]_i_33 
       (.I0(\registers_reg[3]_2 [5]),
        .I1(\registers_reg[2]_1 [5]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[1]_0 [5]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .O(\ex_regs1[5]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[5]_i_34 
       (.I0(\registers_reg[7]_6 [5]),
        .I1(\registers_reg[6]_5 [5]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[5]_4 [5]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[4]_3 [5]),
        .O(\ex_regs1[5]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[5]_i_35 
       (.I0(\registers_reg[11]_10 [5]),
        .I1(\registers_reg[10]_9 [5]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[9]_8 [5]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[8]_7 [5]),
        .O(\ex_regs1[5]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[5]_i_36 
       (.I0(\registers_reg[15]_14 [5]),
        .I1(\registers_reg[14]_13 [5]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[13]_12 [5]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[12]_11 [5]),
        .O(\ex_regs1[5]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[5]_i_37 
       (.I0(\registers_reg[19]_18 [5]),
        .I1(\registers_reg[18]_17 [5]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[17]_16 [5]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[16]_15 [5]),
        .O(\ex_regs1[5]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[5]_i_38 
       (.I0(\registers_reg[23]_22 [5]),
        .I1(\registers_reg[22]_21 [5]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[21]_20 [5]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[20]_19 [5]),
        .O(\ex_regs1[5]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[5]_i_39 
       (.I0(\registers_reg[27]_26 [5]),
        .I1(\registers_reg[26]_25 [5]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[25]_24 [5]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[24]_23 [5]),
        .O(\ex_regs1[5]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[5]_i_40 
       (.I0(\registers_reg[31]_30 [5]),
        .I1(\registers_reg[30]_29 [5]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[29]_28 [5]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[28]_27 [5]),
        .O(\ex_regs1[5]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[6]_i_11 
       (.I0(\registers_reg[27]_26 [6]),
        .I1(\registers_reg[26]_25 [6]),
        .I2(Q[1]),
        .I3(\registers_reg[25]_24 [6]),
        .I4(Q[0]),
        .I5(\registers_reg[24]_23 [6]),
        .O(\ex_regs1[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[6]_i_12 
       (.I0(\registers_reg[31]_30 [6]),
        .I1(\registers_reg[30]_29 [6]),
        .I2(Q[1]),
        .I3(\registers_reg[29]_28 [6]),
        .I4(Q[0]),
        .I5(\registers_reg[28]_27 [6]),
        .O(\ex_regs1[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[6]_i_13 
       (.I0(\registers_reg[19]_18 [6]),
        .I1(\registers_reg[18]_17 [6]),
        .I2(Q[1]),
        .I3(\registers_reg[17]_16 [6]),
        .I4(Q[0]),
        .I5(\registers_reg[16]_15 [6]),
        .O(\ex_regs1[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[6]_i_14 
       (.I0(\registers_reg[23]_22 [6]),
        .I1(\registers_reg[22]_21 [6]),
        .I2(Q[1]),
        .I3(\registers_reg[21]_20 [6]),
        .I4(Q[0]),
        .I5(\registers_reg[20]_19 [6]),
        .O(\ex_regs1[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[6]_i_15 
       (.I0(\registers_reg[11]_10 [6]),
        .I1(\registers_reg[10]_9 [6]),
        .I2(Q[1]),
        .I3(\registers_reg[9]_8 [6]),
        .I4(Q[0]),
        .I5(\registers_reg[8]_7 [6]),
        .O(\ex_regs1[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[6]_i_16 
       (.I0(\registers_reg[15]_14 [6]),
        .I1(\registers_reg[14]_13 [6]),
        .I2(Q[1]),
        .I3(\registers_reg[13]_12 [6]),
        .I4(Q[0]),
        .I5(\registers_reg[12]_11 [6]),
        .O(\ex_regs1[6]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs1[6]_i_17 
       (.I0(\registers_reg[3]_2 [6]),
        .I1(\registers_reg[2]_1 [6]),
        .I2(Q[1]),
        .I3(\registers_reg[1]_0 [6]),
        .I4(Q[0]),
        .O(\ex_regs1[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[6]_i_18 
       (.I0(\registers_reg[7]_6 [6]),
        .I1(\registers_reg[6]_5 [6]),
        .I2(Q[1]),
        .I3(\registers_reg[5]_4 [6]),
        .I4(Q[0]),
        .I5(\registers_reg[4]_3 [6]),
        .O(\ex_regs1[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[6]_i_6 
       (.I0(\ex_regs1_reg[6]_i_7_n_0 ),
        .I1(\ex_regs1_reg[6]_i_8_n_0 ),
        .I2(Q[4]),
        .I3(\ex_regs1_reg[6]_i_9_n_0 ),
        .I4(Q[3]),
        .I5(\ex_regs1_reg[6]_i_10_n_0 ),
        .O(registers[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[7]_i_11 
       (.I0(\registers_reg[27]_26 [7]),
        .I1(\registers_reg[26]_25 [7]),
        .I2(Q[1]),
        .I3(\registers_reg[25]_24 [7]),
        .I4(Q[0]),
        .I5(\registers_reg[24]_23 [7]),
        .O(\ex_regs1[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[7]_i_12 
       (.I0(\registers_reg[31]_30 [7]),
        .I1(\registers_reg[30]_29 [7]),
        .I2(Q[1]),
        .I3(\registers_reg[29]_28 [7]),
        .I4(Q[0]),
        .I5(\registers_reg[28]_27 [7]),
        .O(\ex_regs1[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[7]_i_13 
       (.I0(\registers_reg[19]_18 [7]),
        .I1(\registers_reg[18]_17 [7]),
        .I2(Q[1]),
        .I3(\registers_reg[17]_16 [7]),
        .I4(Q[0]),
        .I5(\registers_reg[16]_15 [7]),
        .O(\ex_regs1[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[7]_i_14 
       (.I0(\registers_reg[23]_22 [7]),
        .I1(\registers_reg[22]_21 [7]),
        .I2(Q[1]),
        .I3(\registers_reg[21]_20 [7]),
        .I4(Q[0]),
        .I5(\registers_reg[20]_19 [7]),
        .O(\ex_regs1[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[7]_i_15 
       (.I0(\registers_reg[11]_10 [7]),
        .I1(\registers_reg[10]_9 [7]),
        .I2(Q[1]),
        .I3(\registers_reg[9]_8 [7]),
        .I4(Q[0]),
        .I5(\registers_reg[8]_7 [7]),
        .O(\ex_regs1[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[7]_i_16 
       (.I0(\registers_reg[15]_14 [7]),
        .I1(\registers_reg[14]_13 [7]),
        .I2(Q[1]),
        .I3(\registers_reg[13]_12 [7]),
        .I4(Q[0]),
        .I5(\registers_reg[12]_11 [7]),
        .O(\ex_regs1[7]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs1[7]_i_17 
       (.I0(\registers_reg[3]_2 [7]),
        .I1(\registers_reg[2]_1 [7]),
        .I2(Q[1]),
        .I3(\registers_reg[1]_0 [7]),
        .I4(Q[0]),
        .O(\ex_regs1[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[7]_i_18 
       (.I0(\registers_reg[7]_6 [7]),
        .I1(\registers_reg[6]_5 [7]),
        .I2(Q[1]),
        .I3(\registers_reg[5]_4 [7]),
        .I4(Q[0]),
        .I5(\registers_reg[4]_3 [7]),
        .O(\ex_regs1[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[7]_i_6 
       (.I0(\ex_regs1_reg[7]_i_7_n_0 ),
        .I1(\ex_regs1_reg[7]_i_8_n_0 ),
        .I2(Q[4]),
        .I3(\ex_regs1_reg[7]_i_9_n_0 ),
        .I4(Q[3]),
        .I5(\ex_regs1_reg[7]_i_10_n_0 ),
        .O(registers[3]));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs1[8]_i_10 
       (.I0(\registers_reg[3]_2 [8]),
        .I1(\registers_reg[2]_1 [8]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[1]_0 [8]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .O(\ex_regs1[8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[8]_i_11 
       (.I0(\registers_reg[7]_6 [8]),
        .I1(\registers_reg[6]_5 [8]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[5]_4 [8]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[4]_3 [8]),
        .O(\ex_regs1[8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[8]_i_12 
       (.I0(\registers_reg[11]_10 [8]),
        .I1(\registers_reg[10]_9 [8]),
        .I2(\ex_regs1_reg[8]_i_7_0 ),
        .I3(\registers_reg[9]_8 [8]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[8]_7 [8]),
        .O(\ex_regs1[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[8]_i_13 
       (.I0(\registers_reg[15]_14 [8]),
        .I1(\registers_reg[14]_13 [8]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[13]_12 [8]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[12]_11 [8]),
        .O(\ex_regs1[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[8]_i_14 
       (.I0(\registers_reg[19]_18 [8]),
        .I1(\registers_reg[18]_17 [8]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[17]_16 [8]),
        .I4(\ex_regs1_reg[8]_i_8_0 ),
        .I5(\registers_reg[16]_15 [8]),
        .O(\ex_regs1[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[8]_i_15 
       (.I0(\registers_reg[23]_22 [8]),
        .I1(\registers_reg[22]_21 [8]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[21]_20 [8]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[20]_19 [8]),
        .O(\ex_regs1[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[8]_i_16 
       (.I0(\registers_reg[27]_26 [8]),
        .I1(\registers_reg[26]_25 [8]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[25]_24 [8]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[24]_23 [8]),
        .O(\ex_regs1[8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[8]_i_17 
       (.I0(\registers_reg[31]_30 [8]),
        .I1(\registers_reg[30]_29 [8]),
        .I2(\ex_regs1_reg[29]_i_13_0 ),
        .I3(\registers_reg[29]_28 [8]),
        .I4(\ex_regs1_reg[29]_i_13_1 ),
        .I5(\registers_reg[28]_27 [8]),
        .O(\ex_regs1[8]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[9]_i_11 
       (.I0(\registers_reg[27]_26 [9]),
        .I1(\registers_reg[26]_25 [9]),
        .I2(Q[1]),
        .I3(\registers_reg[25]_24 [9]),
        .I4(Q[0]),
        .I5(\registers_reg[24]_23 [9]),
        .O(\ex_regs1[9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[9]_i_12 
       (.I0(\registers_reg[31]_30 [9]),
        .I1(\registers_reg[30]_29 [9]),
        .I2(Q[1]),
        .I3(\registers_reg[29]_28 [9]),
        .I4(Q[0]),
        .I5(\registers_reg[28]_27 [9]),
        .O(\ex_regs1[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[9]_i_13 
       (.I0(\registers_reg[19]_18 [9]),
        .I1(\registers_reg[18]_17 [9]),
        .I2(Q[1]),
        .I3(\registers_reg[17]_16 [9]),
        .I4(Q[0]),
        .I5(\registers_reg[16]_15 [9]),
        .O(\ex_regs1[9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[9]_i_14 
       (.I0(\registers_reg[23]_22 [9]),
        .I1(\registers_reg[22]_21 [9]),
        .I2(Q[1]),
        .I3(\registers_reg[21]_20 [9]),
        .I4(Q[0]),
        .I5(\registers_reg[20]_19 [9]),
        .O(\ex_regs1[9]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[9]_i_15 
       (.I0(\registers_reg[11]_10 [9]),
        .I1(\registers_reg[10]_9 [9]),
        .I2(Q[1]),
        .I3(\registers_reg[9]_8 [9]),
        .I4(Q[0]),
        .I5(\registers_reg[8]_7 [9]),
        .O(\ex_regs1[9]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[9]_i_16 
       (.I0(\registers_reg[15]_14 [9]),
        .I1(\registers_reg[14]_13 [9]),
        .I2(Q[1]),
        .I3(\registers_reg[13]_12 [9]),
        .I4(Q[0]),
        .I5(\registers_reg[12]_11 [9]),
        .O(\ex_regs1[9]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs1[9]_i_17 
       (.I0(\registers_reg[3]_2 [9]),
        .I1(\registers_reg[2]_1 [9]),
        .I2(Q[1]),
        .I3(\registers_reg[1]_0 [9]),
        .I4(Q[0]),
        .O(\ex_regs1[9]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[9]_i_18 
       (.I0(\registers_reg[7]_6 [9]),
        .I1(\registers_reg[6]_5 [9]),
        .I2(Q[1]),
        .I3(\registers_reg[5]_4 [9]),
        .I4(Q[0]),
        .I5(\registers_reg[4]_3 [9]),
        .O(\ex_regs1[9]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs1[9]_i_5 
       (.I0(\ex_regs1_reg[9]_i_7_n_0 ),
        .I1(\ex_regs1_reg[9]_i_8_n_0 ),
        .I2(Q[4]),
        .I3(\ex_regs1_reg[9]_i_9_n_0 ),
        .I4(Q[3]),
        .I5(\ex_regs1_reg[9]_i_10_n_0 ),
        .O(registers[4]));
  MUXF7 \ex_regs1_reg[0]_i_12 
       (.I0(\ex_regs1[0]_i_16_n_0 ),
        .I1(\ex_regs1[0]_i_17_n_0 ),
        .O(\ex_regs1_reg[0]_i_12_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[0]_i_13 
       (.I0(\ex_regs1[0]_i_18_n_0 ),
        .I1(\ex_regs1[0]_i_19_n_0 ),
        .O(\ex_regs1_reg[0]_i_13_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[0]_i_14 
       (.I0(\ex_regs1[0]_i_20_n_0 ),
        .I1(\ex_regs1[0]_i_21_n_0 ),
        .O(\ex_regs1_reg[0]_i_14_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[0]_i_15 
       (.I0(\ex_regs1[0]_i_22_n_0 ),
        .I1(\ex_regs1[0]_i_23_n_0 ),
        .O(\ex_regs1_reg[0]_i_15_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[10]_i_10 
       (.I0(\ex_regs1[10]_i_15_n_0 ),
        .I1(\ex_regs1[10]_i_16_n_0 ),
        .O(\ex_regs1_reg[10]_i_10_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[10]_i_11 
       (.I0(\ex_regs1[10]_i_17_n_0 ),
        .I1(\ex_regs1[10]_i_18_n_0 ),
        .O(\ex_regs1_reg[10]_i_11_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[10]_i_12 
       (.I0(\ex_regs1[10]_i_19_n_0 ),
        .I1(\ex_regs1[10]_i_20_n_0 ),
        .O(\ex_regs1_reg[10]_i_12_n_0 ),
        .S(Q[2]));
  MUXF8 \ex_regs1_reg[10]_i_6 
       (.I0(\ex_regs1_reg[10]_i_9_n_0 ),
        .I1(\ex_regs1_reg[10]_i_10_n_0 ),
        .O(\id_instr_reg[18]_9 ),
        .S(Q[3]));
  MUXF8 \ex_regs1_reg[10]_i_7 
       (.I0(\ex_regs1_reg[10]_i_11_n_0 ),
        .I1(\ex_regs1_reg[10]_i_12_n_0 ),
        .O(\id_instr_reg[18]_10 ),
        .S(Q[3]));
  MUXF7 \ex_regs1_reg[10]_i_9 
       (.I0(\ex_regs1[10]_i_13_n_0 ),
        .I1(\ex_regs1[10]_i_14_n_0 ),
        .O(\ex_regs1_reg[10]_i_9_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[11]_i_10 
       (.I0(\ex_regs1[11]_i_19_n_0 ),
        .I1(\ex_regs1[11]_i_20_n_0 ),
        .O(\ex_regs1_reg[11]_i_10_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[11]_i_11 
       (.I0(\ex_regs1[11]_i_21_n_0 ),
        .I1(\ex_regs1[11]_i_22_n_0 ),
        .O(\ex_regs1_reg[11]_i_11_n_0 ),
        .S(Q[2]));
  MUXF8 \ex_regs1_reg[11]_i_5 
       (.I0(\ex_regs1_reg[11]_i_8_n_0 ),
        .I1(\ex_regs1_reg[11]_i_9_n_0 ),
        .O(\id_instr_reg[18]_11 ),
        .S(Q[3]));
  MUXF8 \ex_regs1_reg[11]_i_6 
       (.I0(\ex_regs1_reg[11]_i_10_n_0 ),
        .I1(\ex_regs1_reg[11]_i_11_n_0 ),
        .O(\id_instr_reg[18]_12 ),
        .S(Q[3]));
  MUXF7 \ex_regs1_reg[11]_i_8 
       (.I0(\ex_regs1[11]_i_15_n_0 ),
        .I1(\ex_regs1[11]_i_16_n_0 ),
        .O(\ex_regs1_reg[11]_i_8_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[11]_i_9 
       (.I0(\ex_regs1[11]_i_17_n_0 ),
        .I1(\ex_regs1[11]_i_18_n_0 ),
        .O(\ex_regs1_reg[11]_i_9_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[12]_i_10 
       (.I0(\ex_regs1[12]_i_17_n_0 ),
        .I1(\ex_regs1[12]_i_18_n_0 ),
        .O(\ex_regs1_reg[12]_i_10_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[12]_i_11 
       (.I0(\ex_regs1[12]_i_19_n_0 ),
        .I1(\ex_regs1[12]_i_20_n_0 ),
        .O(\ex_regs1_reg[12]_i_11_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[12]_i_12 
       (.I0(\ex_regs1[12]_i_21_n_0 ),
        .I1(\ex_regs1[12]_i_22_n_0 ),
        .O(\ex_regs1_reg[12]_i_12_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[12]_i_13 
       (.I0(\ex_regs1[12]_i_23_n_0 ),
        .I1(\ex_regs1[12]_i_24_n_0 ),
        .O(\ex_regs1_reg[12]_i_13_n_0 ),
        .S(Q[2]));
  MUXF8 \ex_regs1_reg[12]_i_7 
       (.I0(\ex_regs1_reg[12]_i_10_n_0 ),
        .I1(\ex_regs1_reg[12]_i_11_n_0 ),
        .O(\id_instr_reg[18]_13 ),
        .S(Q[3]));
  MUXF8 \ex_regs1_reg[12]_i_8 
       (.I0(\ex_regs1_reg[12]_i_12_n_0 ),
        .I1(\ex_regs1_reg[12]_i_13_n_0 ),
        .O(\id_instr_reg[18]_14 ),
        .S(Q[3]));
  MUXF8 \ex_regs1_reg[13]_i_11 
       (.I0(\ex_regs1_reg[13]_i_13_n_0 ),
        .I1(\ex_regs1_reg[13]_i_14_n_0 ),
        .O(\id_instr_reg[18]_15 ),
        .S(Q[3]));
  MUXF8 \ex_regs1_reg[13]_i_12 
       (.I0(\ex_regs1_reg[13]_i_15_n_0 ),
        .I1(\ex_regs1_reg[13]_i_16_n_0 ),
        .O(\id_instr_reg[18]_16 ),
        .S(Q[3]));
  MUXF7 \ex_regs1_reg[13]_i_13 
       (.I0(\ex_regs1[13]_i_17_n_0 ),
        .I1(\ex_regs1[13]_i_18_n_0 ),
        .O(\ex_regs1_reg[13]_i_13_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[13]_i_14 
       (.I0(\ex_regs1[13]_i_19_n_0 ),
        .I1(\ex_regs1[13]_i_20_n_0 ),
        .O(\ex_regs1_reg[13]_i_14_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[13]_i_15 
       (.I0(\ex_regs1[13]_i_21_n_0 ),
        .I1(\ex_regs1[13]_i_22_n_0 ),
        .O(\ex_regs1_reg[13]_i_15_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[13]_i_16 
       (.I0(\ex_regs1[13]_i_23_n_0 ),
        .I1(\ex_regs1[13]_i_24_n_0 ),
        .O(\ex_regs1_reg[13]_i_16_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[14]_i_11 
       (.I0(\ex_regs1[14]_i_16_n_0 ),
        .I1(\ex_regs1[14]_i_17_n_0 ),
        .O(\ex_regs1_reg[14]_i_11_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[14]_i_12 
       (.I0(\ex_regs1[14]_i_18_n_0 ),
        .I1(\ex_regs1[14]_i_19_n_0 ),
        .O(\ex_regs1_reg[14]_i_12_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[14]_i_13 
       (.I0(\ex_regs1[14]_i_20_n_0 ),
        .I1(\ex_regs1[14]_i_21_n_0 ),
        .O(\ex_regs1_reg[14]_i_13_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[14]_i_14 
       (.I0(\ex_regs1[14]_i_22_n_0 ),
        .I1(\ex_regs1[14]_i_23_n_0 ),
        .O(\ex_regs1_reg[14]_i_14_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[15]_i_10 
       (.I0(\ex_regs1[15]_i_18_n_0 ),
        .I1(\ex_regs1[15]_i_19_n_0 ),
        .O(\ex_regs1_reg[15]_i_10_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[15]_i_7 
       (.I0(\ex_regs1[15]_i_12_n_0 ),
        .I1(\ex_regs1[15]_i_13_n_0 ),
        .O(\ex_regs1_reg[15]_i_7_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[15]_i_8 
       (.I0(\ex_regs1[15]_i_14_n_0 ),
        .I1(\ex_regs1[15]_i_15_n_0 ),
        .O(\ex_regs1_reg[15]_i_8_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[15]_i_9 
       (.I0(\ex_regs1[15]_i_16_n_0 ),
        .I1(\ex_regs1[15]_i_17_n_0 ),
        .O(\ex_regs1_reg[15]_i_9_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[16]_i_10 
       (.I0(\ex_regs1[16]_i_18_n_0 ),
        .I1(\ex_regs1[16]_i_19_n_0 ),
        .O(\ex_regs1_reg[16]_i_10_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[16]_i_11 
       (.I0(\ex_regs1[16]_i_20_n_0 ),
        .I1(\ex_regs1[16]_i_21_n_0 ),
        .O(\ex_regs1_reg[16]_i_11_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[16]_i_8 
       (.I0(\ex_regs1[16]_i_14_n_0 ),
        .I1(\ex_regs1[16]_i_15_n_0 ),
        .O(\ex_regs1_reg[16]_i_8_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[16]_i_9 
       (.I0(\ex_regs1[16]_i_16_n_0 ),
        .I1(\ex_regs1[16]_i_17_n_0 ),
        .O(\ex_regs1_reg[16]_i_9_n_0 ),
        .S(Q[2]));
  MUXF8 \ex_regs1_reg[17]_i_10 
       (.I0(\ex_regs1_reg[17]_i_13_n_0 ),
        .I1(\ex_regs1_reg[17]_i_14_n_0 ),
        .O(\id_instr_reg[18]_18 ),
        .S(Q[3]));
  MUXF7 \ex_regs1_reg[17]_i_11 
       (.I0(\ex_regs1[17]_i_15_n_0 ),
        .I1(\ex_regs1[17]_i_16_n_0 ),
        .O(\ex_regs1_reg[17]_i_11_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[17]_i_12 
       (.I0(\ex_regs1[17]_i_17_n_0 ),
        .I1(\ex_regs1[17]_i_18_n_0 ),
        .O(\ex_regs1_reg[17]_i_12_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[17]_i_13 
       (.I0(\ex_regs1[17]_i_19_n_0 ),
        .I1(\ex_regs1[17]_i_20_n_0 ),
        .O(\ex_regs1_reg[17]_i_13_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[17]_i_14 
       (.I0(\ex_regs1[17]_i_21_n_0 ),
        .I1(\ex_regs1[17]_i_22_n_0 ),
        .O(\ex_regs1_reg[17]_i_14_n_0 ),
        .S(Q[2]));
  MUXF8 \ex_regs1_reg[17]_i_9 
       (.I0(\ex_regs1_reg[17]_i_11_n_0 ),
        .I1(\ex_regs1_reg[17]_i_12_n_0 ),
        .O(\id_instr_reg[18]_17 ),
        .S(Q[3]));
  MUXF8 \ex_regs1_reg[18]_i_10 
       (.I0(\ex_regs1_reg[18]_i_13_n_0 ),
        .I1(\ex_regs1_reg[18]_i_14_n_0 ),
        .O(\id_instr_reg[18]_20 ),
        .S(Q[3]));
  MUXF7 \ex_regs1_reg[18]_i_11 
       (.I0(\ex_regs1[18]_i_15_n_0 ),
        .I1(\ex_regs1[18]_i_16_n_0 ),
        .O(\ex_regs1_reg[18]_i_11_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[18]_i_12 
       (.I0(\ex_regs1[18]_i_17_n_0 ),
        .I1(\ex_regs1[18]_i_18_n_0 ),
        .O(\ex_regs1_reg[18]_i_12_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[18]_i_13 
       (.I0(\ex_regs1[18]_i_19_n_0 ),
        .I1(\ex_regs1[18]_i_20_n_0 ),
        .O(\ex_regs1_reg[18]_i_13_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[18]_i_14 
       (.I0(\ex_regs1[18]_i_21_n_0 ),
        .I1(\ex_regs1[18]_i_22_n_0 ),
        .O(\ex_regs1_reg[18]_i_14_n_0 ),
        .S(Q[2]));
  MUXF8 \ex_regs1_reg[18]_i_9 
       (.I0(\ex_regs1_reg[18]_i_11_n_0 ),
        .I1(\ex_regs1_reg[18]_i_12_n_0 ),
        .O(\id_instr_reg[18]_19 ),
        .S(Q[3]));
  MUXF7 \ex_regs1_reg[19]_i_6 
       (.I0(\ex_regs1[19]_i_10_n_0 ),
        .I1(\ex_regs1[19]_i_11_n_0 ),
        .O(\ex_regs1_reg[19]_i_6_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[19]_i_7 
       (.I0(\ex_regs1[19]_i_12_n_0 ),
        .I1(\ex_regs1[19]_i_13_n_0 ),
        .O(\ex_regs1_reg[19]_i_7_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[19]_i_8 
       (.I0(\ex_regs1[19]_i_14_n_0 ),
        .I1(\ex_regs1[19]_i_15_n_0 ),
        .O(\ex_regs1_reg[19]_i_8_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[19]_i_9 
       (.I0(\ex_regs1[19]_i_16_n_0 ),
        .I1(\ex_regs1[19]_i_17_n_0 ),
        .O(\ex_regs1_reg[19]_i_9_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[1]_i_10 
       (.I0(\ex_regs1[1]_i_16_n_0 ),
        .I1(\ex_regs1[1]_i_17_n_0 ),
        .O(\ex_regs1_reg[1]_i_10_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[1]_i_11 
       (.I0(\ex_regs1[1]_i_18_n_0 ),
        .I1(\ex_regs1[1]_i_19_n_0 ),
        .O(\ex_regs1_reg[1]_i_11_n_0 ),
        .S(Q[2]));
  MUXF8 \ex_regs1_reg[1]_i_6 
       (.I0(\ex_regs1_reg[1]_i_8_n_0 ),
        .I1(\ex_regs1_reg[1]_i_9_n_0 ),
        .O(\id_instr_reg[18] ),
        .S(Q[3]));
  MUXF8 \ex_regs1_reg[1]_i_7 
       (.I0(\ex_regs1_reg[1]_i_10_n_0 ),
        .I1(\ex_regs1_reg[1]_i_11_n_0 ),
        .O(\id_instr_reg[18]_0 ),
        .S(Q[3]));
  MUXF7 \ex_regs1_reg[1]_i_8 
       (.I0(\ex_regs1[1]_i_12_n_0 ),
        .I1(\ex_regs1[1]_i_13_n_0 ),
        .O(\ex_regs1_reg[1]_i_8_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[1]_i_9 
       (.I0(\ex_regs1[1]_i_14_n_0 ),
        .I1(\ex_regs1[1]_i_15_n_0 ),
        .O(\ex_regs1_reg[1]_i_9_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[20]_i_10 
       (.I0(\ex_regs1[20]_i_14_n_0 ),
        .I1(\ex_regs1[20]_i_15_n_0 ),
        .O(\ex_regs1_reg[20]_i_10_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[20]_i_11 
       (.I0(\ex_regs1[20]_i_16_n_0 ),
        .I1(\ex_regs1[20]_i_17_n_0 ),
        .O(\ex_regs1_reg[20]_i_11_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[20]_i_12 
       (.I0(\ex_regs1[20]_i_18_n_0 ),
        .I1(\ex_regs1[20]_i_19_n_0 ),
        .O(\ex_regs1_reg[20]_i_12_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[20]_i_13 
       (.I0(\ex_regs1[20]_i_20_n_0 ),
        .I1(\ex_regs1[20]_i_21_n_0 ),
        .O(\ex_regs1_reg[20]_i_13_n_0 ),
        .S(Q[2]));
  MUXF8 \ex_regs1_reg[20]_i_8 
       (.I0(\ex_regs1_reg[20]_i_10_n_0 ),
        .I1(\ex_regs1_reg[20]_i_11_n_0 ),
        .O(\id_instr_reg[18]_21 ),
        .S(Q[3]));
  MUXF8 \ex_regs1_reg[20]_i_9 
       (.I0(\ex_regs1_reg[20]_i_12_n_0 ),
        .I1(\ex_regs1_reg[20]_i_13_n_0 ),
        .O(\id_instr_reg[18]_22 ),
        .S(Q[3]));
  MUXF7 \ex_regs1_reg[21]_i_10 
       (.I0(\ex_regs1[21]_i_14_n_0 ),
        .I1(\ex_regs1[21]_i_15_n_0 ),
        .O(\ex_regs1_reg[21]_i_10_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[21]_i_11 
       (.I0(\ex_regs1[21]_i_16_n_0 ),
        .I1(\ex_regs1[21]_i_17_n_0 ),
        .O(\ex_regs1_reg[21]_i_11_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[21]_i_12 
       (.I0(\ex_regs1[21]_i_18_n_0 ),
        .I1(\ex_regs1[21]_i_19_n_0 ),
        .O(\ex_regs1_reg[21]_i_12_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[21]_i_13 
       (.I0(\ex_regs1[21]_i_20_n_0 ),
        .I1(\ex_regs1[21]_i_21_n_0 ),
        .O(\ex_regs1_reg[21]_i_13_n_0 ),
        .S(Q[2]));
  MUXF8 \ex_regs1_reg[21]_i_8 
       (.I0(\ex_regs1_reg[21]_i_10_n_0 ),
        .I1(\ex_regs1_reg[21]_i_11_n_0 ),
        .O(\id_instr_reg[18]_23 ),
        .S(Q[3]));
  MUXF8 \ex_regs1_reg[21]_i_9 
       (.I0(\ex_regs1_reg[21]_i_12_n_0 ),
        .I1(\ex_regs1_reg[21]_i_13_n_0 ),
        .O(\id_instr_reg[18]_24 ),
        .S(Q[3]));
  MUXF7 \ex_regs1_reg[22]_i_10 
       (.I0(\ex_regs1[22]_i_22_n_0 ),
        .I1(\ex_regs1[22]_i_23_n_0 ),
        .O(\ex_regs1_reg[22]_i_10_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[22]_i_7 
       (.I0(\ex_regs1[22]_i_16_n_0 ),
        .I1(\ex_regs1[22]_i_17_n_0 ),
        .O(\ex_regs1_reg[22]_i_7_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[22]_i_8 
       (.I0(\ex_regs1[22]_i_18_n_0 ),
        .I1(\ex_regs1[22]_i_19_n_0 ),
        .O(\ex_regs1_reg[22]_i_8_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[22]_i_9 
       (.I0(\ex_regs1[22]_i_20_n_0 ),
        .I1(\ex_regs1[22]_i_21_n_0 ),
        .O(\ex_regs1_reg[22]_i_9_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[23]_i_6 
       (.I0(\ex_regs1[23]_i_10_n_0 ),
        .I1(\ex_regs1[23]_i_11_n_0 ),
        .O(\ex_regs1_reg[23]_i_6_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[23]_i_7 
       (.I0(\ex_regs1[23]_i_12_n_0 ),
        .I1(\ex_regs1[23]_i_13_n_0 ),
        .O(\ex_regs1_reg[23]_i_7_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[23]_i_8 
       (.I0(\ex_regs1[23]_i_14_n_0 ),
        .I1(\ex_regs1[23]_i_15_n_0 ),
        .O(\ex_regs1_reg[23]_i_8_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[23]_i_9 
       (.I0(\ex_regs1[23]_i_16_n_0 ),
        .I1(\ex_regs1[23]_i_17_n_0 ),
        .O(\ex_regs1_reg[23]_i_9_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[24]_i_6 
       (.I0(\ex_regs1[24]_i_10_n_0 ),
        .I1(\ex_regs1[24]_i_11_n_0 ),
        .O(\ex_regs1_reg[24]_i_6_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[24]_i_7 
       (.I0(\ex_regs1[24]_i_12_n_0 ),
        .I1(\ex_regs1[24]_i_13_n_0 ),
        .O(\ex_regs1_reg[24]_i_7_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[24]_i_8 
       (.I0(\ex_regs1[24]_i_14_n_0 ),
        .I1(\ex_regs1[24]_i_15_n_0 ),
        .O(\ex_regs1_reg[24]_i_8_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[24]_i_9 
       (.I0(\ex_regs1[24]_i_16_n_0 ),
        .I1(\ex_regs1[24]_i_17_n_0 ),
        .O(\ex_regs1_reg[24]_i_9_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[25]_i_10 
       (.I0(\ex_regs1[25]_i_14_n_0 ),
        .I1(\ex_regs1[25]_i_15_n_0 ),
        .O(\ex_regs1_reg[25]_i_10_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[25]_i_11 
       (.I0(\ex_regs1[25]_i_16_n_0 ),
        .I1(\ex_regs1[25]_i_17_n_0 ),
        .O(\ex_regs1_reg[25]_i_11_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[25]_i_12 
       (.I0(\ex_regs1[25]_i_18_n_0 ),
        .I1(\ex_regs1[25]_i_19_n_0 ),
        .O(\ex_regs1_reg[25]_i_12_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[25]_i_13 
       (.I0(\ex_regs1[25]_i_20_n_0 ),
        .I1(\ex_regs1[25]_i_21_n_0 ),
        .O(\ex_regs1_reg[25]_i_13_n_0 ),
        .S(Q[2]));
  MUXF8 \ex_regs1_reg[25]_i_8 
       (.I0(\ex_regs1_reg[25]_i_10_n_0 ),
        .I1(\ex_regs1_reg[25]_i_11_n_0 ),
        .O(\id_instr_reg[18]_25 ),
        .S(Q[3]));
  MUXF8 \ex_regs1_reg[25]_i_9 
       (.I0(\ex_regs1_reg[25]_i_12_n_0 ),
        .I1(\ex_regs1_reg[25]_i_13_n_0 ),
        .O(\id_instr_reg[18]_26 ),
        .S(Q[3]));
  MUXF7 \ex_regs1_reg[26]_i_10 
       (.I0(\ex_regs1[26]_i_21_n_0 ),
        .I1(\ex_regs1[26]_i_22_n_0 ),
        .O(\ex_regs1_reg[26]_i_10_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[26]_i_7 
       (.I0(\ex_regs1[26]_i_15_n_0 ),
        .I1(\ex_regs1[26]_i_16_n_0 ),
        .O(\ex_regs1_reg[26]_i_7_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[26]_i_8 
       (.I0(\ex_regs1[26]_i_17_n_0 ),
        .I1(\ex_regs1[26]_i_18_n_0 ),
        .O(\ex_regs1_reg[26]_i_8_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[26]_i_9 
       (.I0(\ex_regs1[26]_i_19_n_0 ),
        .I1(\ex_regs1[26]_i_20_n_0 ),
        .O(\ex_regs1_reg[26]_i_9_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[27]_i_6 
       (.I0(\ex_regs1[27]_i_10_n_0 ),
        .I1(\ex_regs1[27]_i_11_n_0 ),
        .O(\ex_regs1_reg[27]_i_6_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[27]_i_7 
       (.I0(\ex_regs1[27]_i_12_n_0 ),
        .I1(\ex_regs1[27]_i_13_n_0 ),
        .O(\ex_regs1_reg[27]_i_7_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[27]_i_8 
       (.I0(\ex_regs1[27]_i_14_n_0 ),
        .I1(\ex_regs1[27]_i_15_n_0 ),
        .O(\ex_regs1_reg[27]_i_8_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[27]_i_9 
       (.I0(\ex_regs1[27]_i_16_n_0 ),
        .I1(\ex_regs1[27]_i_17_n_0 ),
        .O(\ex_regs1_reg[27]_i_9_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[28]_i_10 
       (.I0(\ex_regs1[28]_i_14_n_0 ),
        .I1(\ex_regs1[28]_i_15_n_0 ),
        .O(\ex_regs1_reg[28]_i_10_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[28]_i_11 
       (.I0(\ex_regs1[28]_i_16_n_0 ),
        .I1(\ex_regs1[28]_i_17_n_0 ),
        .O(\ex_regs1_reg[28]_i_11_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[28]_i_12 
       (.I0(\ex_regs1[28]_i_18_n_0 ),
        .I1(\ex_regs1[28]_i_19_n_0 ),
        .O(\ex_regs1_reg[28]_i_12_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[28]_i_13 
       (.I0(\ex_regs1[28]_i_20_n_0 ),
        .I1(\ex_regs1[28]_i_21_n_0 ),
        .O(\ex_regs1_reg[28]_i_13_n_0 ),
        .S(Q[2]));
  MUXF8 \ex_regs1_reg[28]_i_8 
       (.I0(\ex_regs1_reg[28]_i_10_n_0 ),
        .I1(\ex_regs1_reg[28]_i_11_n_0 ),
        .O(\id_instr_reg[18]_27 ),
        .S(Q[3]));
  MUXF8 \ex_regs1_reg[28]_i_9 
       (.I0(\ex_regs1_reg[28]_i_12_n_0 ),
        .I1(\ex_regs1_reg[28]_i_13_n_0 ),
        .O(\id_instr_reg[18]_28 ),
        .S(Q[3]));
  MUXF7 \ex_regs1_reg[29]_i_10 
       (.I0(\ex_regs1[29]_i_14_n_0 ),
        .I1(\ex_regs1[29]_i_15_n_0 ),
        .O(\ex_regs1_reg[29]_i_10_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[29]_i_11 
       (.I0(\ex_regs1[29]_i_16_n_0 ),
        .I1(\ex_regs1[29]_i_17_n_0 ),
        .O(\ex_regs1_reg[29]_i_11_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[29]_i_12 
       (.I0(\ex_regs1[29]_i_18_n_0 ),
        .I1(\ex_regs1[29]_i_19_n_0 ),
        .O(\ex_regs1_reg[29]_i_12_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[29]_i_13 
       (.I0(\ex_regs1[29]_i_20_n_0 ),
        .I1(\ex_regs1[29]_i_21_n_0 ),
        .O(\ex_regs1_reg[29]_i_13_n_0 ),
        .S(Q[2]));
  MUXF8 \ex_regs1_reg[29]_i_8 
       (.I0(\ex_regs1_reg[29]_i_10_n_0 ),
        .I1(\ex_regs1_reg[29]_i_11_n_0 ),
        .O(\id_instr_reg[18]_29 ),
        .S(Q[3]));
  MUXF8 \ex_regs1_reg[29]_i_9 
       (.I0(\ex_regs1_reg[29]_i_12_n_0 ),
        .I1(\ex_regs1_reg[29]_i_13_n_0 ),
        .O(\id_instr_reg[18]_30 ),
        .S(Q[3]));
  MUXF7 \ex_regs1_reg[2]_i_10 
       (.I0(\ex_regs1[2]_i_16_n_0 ),
        .I1(\ex_regs1[2]_i_17_n_0 ),
        .O(\ex_regs1_reg[2]_i_10_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[2]_i_11 
       (.I0(\ex_regs1[2]_i_18_n_0 ),
        .I1(\ex_regs1[2]_i_19_n_0 ),
        .O(\ex_regs1_reg[2]_i_11_n_0 ),
        .S(Q[2]));
  MUXF8 \ex_regs1_reg[2]_i_6 
       (.I0(\ex_regs1_reg[2]_i_8_n_0 ),
        .I1(\ex_regs1_reg[2]_i_9_n_0 ),
        .O(\id_instr_reg[18]_1 ),
        .S(Q[3]));
  MUXF8 \ex_regs1_reg[2]_i_7 
       (.I0(\ex_regs1_reg[2]_i_10_n_0 ),
        .I1(\ex_regs1_reg[2]_i_11_n_0 ),
        .O(\id_instr_reg[18]_2 ),
        .S(Q[3]));
  MUXF7 \ex_regs1_reg[2]_i_8 
       (.I0(\ex_regs1[2]_i_12_n_0 ),
        .I1(\ex_regs1[2]_i_13_n_0 ),
        .O(\ex_regs1_reg[2]_i_8_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[2]_i_9 
       (.I0(\ex_regs1[2]_i_14_n_0 ),
        .I1(\ex_regs1[2]_i_15_n_0 ),
        .O(\ex_regs1_reg[2]_i_9_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[30]_i_10 
       (.I0(\ex_regs1[30]_i_20_n_0 ),
        .I1(\ex_regs1[30]_i_21_n_0 ),
        .O(\ex_regs1_reg[30]_i_10_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[30]_i_11 
       (.I0(\ex_regs1[30]_i_22_n_0 ),
        .I1(\ex_regs1[30]_i_23_n_0 ),
        .O(\ex_regs1_reg[30]_i_11_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[30]_i_12 
       (.I0(\ex_regs1[30]_i_24_n_0 ),
        .I1(\ex_regs1[30]_i_25_n_0 ),
        .O(\ex_regs1_reg[30]_i_12_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[30]_i_13 
       (.I0(\ex_regs1[30]_i_26_n_0 ),
        .I1(\ex_regs1[30]_i_27_n_0 ),
        .O(\ex_regs1_reg[30]_i_13_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[31]_i_15 
       (.I0(\ex_regs1[31]_i_22_n_0 ),
        .I1(\ex_regs1[31]_i_23_n_0 ),
        .O(\ex_regs1_reg[31]_i_15_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[31]_i_16 
       (.I0(\ex_regs1[31]_i_24_n_0 ),
        .I1(\ex_regs1[31]_i_25_n_0 ),
        .O(\ex_regs1_reg[31]_i_16_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[31]_i_17 
       (.I0(\ex_regs1[31]_i_26_n_0 ),
        .I1(\ex_regs1[31]_i_27_n_0 ),
        .O(\ex_regs1_reg[31]_i_17_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[31]_i_18 
       (.I0(\ex_regs1[31]_i_28_n_0 ),
        .I1(\ex_regs1[31]_i_29_n_0 ),
        .O(\ex_regs1_reg[31]_i_18_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[3]_i_10 
       (.I0(\ex_regs1[3]_i_16_n_0 ),
        .I1(\ex_regs1[3]_i_17_n_0 ),
        .O(\ex_regs1_reg[3]_i_10_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[3]_i_11 
       (.I0(\ex_regs1[3]_i_18_n_0 ),
        .I1(\ex_regs1[3]_i_19_n_0 ),
        .O(\ex_regs1_reg[3]_i_11_n_0 ),
        .S(Q[2]));
  MUXF8 \ex_regs1_reg[3]_i_6 
       (.I0(\ex_regs1_reg[3]_i_8_n_0 ),
        .I1(\ex_regs1_reg[3]_i_9_n_0 ),
        .O(\id_instr_reg[18]_3 ),
        .S(Q[3]));
  MUXF8 \ex_regs1_reg[3]_i_7 
       (.I0(\ex_regs1_reg[3]_i_10_n_0 ),
        .I1(\ex_regs1_reg[3]_i_11_n_0 ),
        .O(\id_instr_reg[18]_4 ),
        .S(Q[3]));
  MUXF7 \ex_regs1_reg[3]_i_8 
       (.I0(\ex_regs1[3]_i_12_n_0 ),
        .I1(\ex_regs1[3]_i_13_n_0 ),
        .O(\ex_regs1_reg[3]_i_8_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[3]_i_9 
       (.I0(\ex_regs1[3]_i_14_n_0 ),
        .I1(\ex_regs1[3]_i_15_n_0 ),
        .O(\ex_regs1_reg[3]_i_9_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[4]_i_11 
       (.I0(\ex_regs1[4]_i_15_n_0 ),
        .I1(\ex_regs1[4]_i_16_n_0 ),
        .O(\ex_regs1_reg[4]_i_11_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[4]_i_12 
       (.I0(\ex_regs1[4]_i_17_n_0 ),
        .I1(\ex_regs1[4]_i_18_n_0 ),
        .O(\ex_regs1_reg[4]_i_12_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[4]_i_13 
       (.I0(\ex_regs1[4]_i_19_n_0 ),
        .I1(\ex_regs1[4]_i_20_n_0 ),
        .O(\ex_regs1_reg[4]_i_13_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[4]_i_14 
       (.I0(\ex_regs1[4]_i_21_n_0 ),
        .I1(\ex_regs1[4]_i_22_n_0 ),
        .O(\ex_regs1_reg[4]_i_14_n_0 ),
        .S(Q[2]));
  MUXF8 \ex_regs1_reg[5]_i_14 
       (.I0(\ex_regs1_reg[5]_i_28_n_0 ),
        .I1(\ex_regs1_reg[5]_i_29_n_0 ),
        .O(\id_instr_reg[18]_5 ),
        .S(Q[3]));
  MUXF8 \ex_regs1_reg[5]_i_15 
       (.I0(\ex_regs1_reg[5]_i_30_n_0 ),
        .I1(\ex_regs1_reg[5]_i_31_n_0 ),
        .O(\id_instr_reg[18]_6 ),
        .S(Q[3]));
  MUXF7 \ex_regs1_reg[5]_i_28 
       (.I0(\ex_regs1[5]_i_33_n_0 ),
        .I1(\ex_regs1[5]_i_34_n_0 ),
        .O(\ex_regs1_reg[5]_i_28_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[5]_i_29 
       (.I0(\ex_regs1[5]_i_35_n_0 ),
        .I1(\ex_regs1[5]_i_36_n_0 ),
        .O(\ex_regs1_reg[5]_i_29_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[5]_i_30 
       (.I0(\ex_regs1[5]_i_37_n_0 ),
        .I1(\ex_regs1[5]_i_38_n_0 ),
        .O(\ex_regs1_reg[5]_i_30_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[5]_i_31 
       (.I0(\ex_regs1[5]_i_39_n_0 ),
        .I1(\ex_regs1[5]_i_40_n_0 ),
        .O(\ex_regs1_reg[5]_i_31_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[6]_i_10 
       (.I0(\ex_regs1[6]_i_17_n_0 ),
        .I1(\ex_regs1[6]_i_18_n_0 ),
        .O(\ex_regs1_reg[6]_i_10_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[6]_i_7 
       (.I0(\ex_regs1[6]_i_11_n_0 ),
        .I1(\ex_regs1[6]_i_12_n_0 ),
        .O(\ex_regs1_reg[6]_i_7_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[6]_i_8 
       (.I0(\ex_regs1[6]_i_13_n_0 ),
        .I1(\ex_regs1[6]_i_14_n_0 ),
        .O(\ex_regs1_reg[6]_i_8_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[6]_i_9 
       (.I0(\ex_regs1[6]_i_15_n_0 ),
        .I1(\ex_regs1[6]_i_16_n_0 ),
        .O(\ex_regs1_reg[6]_i_9_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[7]_i_10 
       (.I0(\ex_regs1[7]_i_17_n_0 ),
        .I1(\ex_regs1[7]_i_18_n_0 ),
        .O(\ex_regs1_reg[7]_i_10_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[7]_i_7 
       (.I0(\ex_regs1[7]_i_11_n_0 ),
        .I1(\ex_regs1[7]_i_12_n_0 ),
        .O(\ex_regs1_reg[7]_i_7_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[7]_i_8 
       (.I0(\ex_regs1[7]_i_13_n_0 ),
        .I1(\ex_regs1[7]_i_14_n_0 ),
        .O(\ex_regs1_reg[7]_i_8_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[7]_i_9 
       (.I0(\ex_regs1[7]_i_15_n_0 ),
        .I1(\ex_regs1[7]_i_16_n_0 ),
        .O(\ex_regs1_reg[7]_i_9_n_0 ),
        .S(Q[2]));
  MUXF8 \ex_regs1_reg[8]_i_4 
       (.I0(\ex_regs1_reg[8]_i_6_n_0 ),
        .I1(\ex_regs1_reg[8]_i_7_n_0 ),
        .O(\id_instr_reg[18]_7 ),
        .S(Q[3]));
  MUXF8 \ex_regs1_reg[8]_i_5 
       (.I0(\ex_regs1_reg[8]_i_8_n_0 ),
        .I1(\ex_regs1_reg[8]_i_9_n_0 ),
        .O(\id_instr_reg[18]_8 ),
        .S(Q[3]));
  MUXF7 \ex_regs1_reg[8]_i_6 
       (.I0(\ex_regs1[8]_i_10_n_0 ),
        .I1(\ex_regs1[8]_i_11_n_0 ),
        .O(\ex_regs1_reg[8]_i_6_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[8]_i_7 
       (.I0(\ex_regs1[8]_i_12_n_0 ),
        .I1(\ex_regs1[8]_i_13_n_0 ),
        .O(\ex_regs1_reg[8]_i_7_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[8]_i_8 
       (.I0(\ex_regs1[8]_i_14_n_0 ),
        .I1(\ex_regs1[8]_i_15_n_0 ),
        .O(\ex_regs1_reg[8]_i_8_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[8]_i_9 
       (.I0(\ex_regs1[8]_i_16_n_0 ),
        .I1(\ex_regs1[8]_i_17_n_0 ),
        .O(\ex_regs1_reg[8]_i_9_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[9]_i_10 
       (.I0(\ex_regs1[9]_i_17_n_0 ),
        .I1(\ex_regs1[9]_i_18_n_0 ),
        .O(\ex_regs1_reg[9]_i_10_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[9]_i_7 
       (.I0(\ex_regs1[9]_i_11_n_0 ),
        .I1(\ex_regs1[9]_i_12_n_0 ),
        .O(\ex_regs1_reg[9]_i_7_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[9]_i_8 
       (.I0(\ex_regs1[9]_i_13_n_0 ),
        .I1(\ex_regs1[9]_i_14_n_0 ),
        .O(\ex_regs1_reg[9]_i_8_n_0 ),
        .S(Q[2]));
  MUXF7 \ex_regs1_reg[9]_i_9 
       (.I0(\ex_regs1[9]_i_15_n_0 ),
        .I1(\ex_regs1[9]_i_16_n_0 ),
        .O(\ex_regs1_reg[9]_i_9_n_0 ),
        .S(Q[2]));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs2[0]_i_11 
       (.I0(\registers_reg[3]_2 [0]),
        .I1(\registers_reg[2]_1 [0]),
        .I2(Q[5]),
        .I3(\registers_reg[1]_0 [0]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .O(\ex_regs2[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[0]_i_12 
       (.I0(\registers_reg[7]_6 [0]),
        .I1(\registers_reg[6]_5 [0]),
        .I2(Q[5]),
        .I3(\registers_reg[5]_4 [0]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[4]_3 [0]),
        .O(\ex_regs2[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[0]_i_13 
       (.I0(\registers_reg[11]_10 [0]),
        .I1(\registers_reg[10]_9 [0]),
        .I2(Q[5]),
        .I3(\registers_reg[9]_8 [0]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[8]_7 [0]),
        .O(\ex_regs2[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[0]_i_14 
       (.I0(\registers_reg[15]_14 [0]),
        .I1(\registers_reg[14]_13 [0]),
        .I2(Q[5]),
        .I3(\registers_reg[13]_12 [0]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[12]_11 [0]),
        .O(\ex_regs2[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[0]_i_15 
       (.I0(\registers_reg[19]_18 [0]),
        .I1(\registers_reg[18]_17 [0]),
        .I2(Q[5]),
        .I3(\registers_reg[17]_16 [0]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[16]_15 [0]),
        .O(\ex_regs2[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[0]_i_16 
       (.I0(\registers_reg[23]_22 [0]),
        .I1(\registers_reg[22]_21 [0]),
        .I2(Q[5]),
        .I3(\registers_reg[21]_20 [0]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[20]_19 [0]),
        .O(\ex_regs2[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[0]_i_17 
       (.I0(\registers_reg[27]_26 [0]),
        .I1(\registers_reg[26]_25 [0]),
        .I2(Q[5]),
        .I3(\registers_reg[25]_24 [0]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[24]_23 [0]),
        .O(\ex_regs2[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[0]_i_18 
       (.I0(\registers_reg[31]_30 [0]),
        .I1(\registers_reg[30]_29 [0]),
        .I2(Q[5]),
        .I3(\registers_reg[29]_28 [0]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[28]_27 [0]),
        .O(\ex_regs2[0]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs2[10]_i_16 
       (.I0(\registers_reg[3]_2 [10]),
        .I1(\registers_reg[2]_1 [10]),
        .I2(Q[5]),
        .I3(\registers_reg[1]_0 [10]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .O(\ex_regs2[10]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[10]_i_17 
       (.I0(\registers_reg[7]_6 [10]),
        .I1(\registers_reg[6]_5 [10]),
        .I2(Q[5]),
        .I3(\registers_reg[5]_4 [10]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[4]_3 [10]),
        .O(\ex_regs2[10]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[10]_i_18 
       (.I0(\registers_reg[11]_10 [10]),
        .I1(\registers_reg[10]_9 [10]),
        .I2(Q[5]),
        .I3(\registers_reg[9]_8 [10]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[8]_7 [10]),
        .O(\ex_regs2[10]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[10]_i_19 
       (.I0(\registers_reg[15]_14 [10]),
        .I1(\registers_reg[14]_13 [10]),
        .I2(Q[5]),
        .I3(\registers_reg[13]_12 [10]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[12]_11 [10]),
        .O(\ex_regs2[10]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[10]_i_20 
       (.I0(\registers_reg[19]_18 [10]),
        .I1(\registers_reg[18]_17 [10]),
        .I2(Q[5]),
        .I3(\registers_reg[17]_16 [10]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[16]_15 [10]),
        .O(\ex_regs2[10]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[10]_i_21 
       (.I0(\registers_reg[23]_22 [10]),
        .I1(\registers_reg[22]_21 [10]),
        .I2(Q[5]),
        .I3(\registers_reg[21]_20 [10]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[20]_19 [10]),
        .O(\ex_regs2[10]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[10]_i_22 
       (.I0(\registers_reg[27]_26 [10]),
        .I1(\registers_reg[26]_25 [10]),
        .I2(Q[5]),
        .I3(\registers_reg[25]_24 [10]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[24]_23 [10]),
        .O(\ex_regs2[10]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[10]_i_23 
       (.I0(\registers_reg[31]_30 [10]),
        .I1(\registers_reg[30]_29 [10]),
        .I2(Q[5]),
        .I3(\registers_reg[29]_28 [10]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[28]_27 [10]),
        .O(\ex_regs2[10]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs2[11]_i_10 
       (.I0(\registers_reg[3]_2 [11]),
        .I1(\registers_reg[2]_1 [11]),
        .I2(Q[5]),
        .I3(\registers_reg[1]_0 [11]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .O(\ex_regs2[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[11]_i_11 
       (.I0(\registers_reg[7]_6 [11]),
        .I1(\registers_reg[6]_5 [11]),
        .I2(Q[5]),
        .I3(\registers_reg[5]_4 [11]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[4]_3 [11]),
        .O(\ex_regs2[11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[11]_i_12 
       (.I0(\registers_reg[11]_10 [11]),
        .I1(\registers_reg[10]_9 [11]),
        .I2(Q[5]),
        .I3(\registers_reg[9]_8 [11]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[8]_7 [11]),
        .O(\ex_regs2[11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[11]_i_13 
       (.I0(\registers_reg[15]_14 [11]),
        .I1(\registers_reg[14]_13 [11]),
        .I2(Q[5]),
        .I3(\registers_reg[13]_12 [11]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[12]_11 [11]),
        .O(\ex_regs2[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[11]_i_14 
       (.I0(\registers_reg[19]_18 [11]),
        .I1(\registers_reg[18]_17 [11]),
        .I2(Q[5]),
        .I3(\registers_reg[17]_16 [11]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[16]_15 [11]),
        .O(\ex_regs2[11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[11]_i_15 
       (.I0(\registers_reg[23]_22 [11]),
        .I1(\registers_reg[22]_21 [11]),
        .I2(Q[5]),
        .I3(\registers_reg[21]_20 [11]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[20]_19 [11]),
        .O(\ex_regs2[11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[11]_i_16 
       (.I0(\registers_reg[27]_26 [11]),
        .I1(\registers_reg[26]_25 [11]),
        .I2(Q[5]),
        .I3(\registers_reg[25]_24 [11]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[24]_23 [11]),
        .O(\ex_regs2[11]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[11]_i_17 
       (.I0(\registers_reg[31]_30 [11]),
        .I1(\registers_reg[30]_29 [11]),
        .I2(Q[5]),
        .I3(\registers_reg[29]_28 [11]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[28]_27 [11]),
        .O(\ex_regs2[11]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs2[12]_i_10 
       (.I0(\registers_reg[3]_2 [12]),
        .I1(\registers_reg[2]_1 [12]),
        .I2(Q[5]),
        .I3(\registers_reg[1]_0 [12]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .O(\ex_regs2[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[12]_i_11 
       (.I0(\registers_reg[7]_6 [12]),
        .I1(\registers_reg[6]_5 [12]),
        .I2(Q[5]),
        .I3(\registers_reg[5]_4 [12]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[4]_3 [12]),
        .O(\ex_regs2[12]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[12]_i_12 
       (.I0(\registers_reg[11]_10 [12]),
        .I1(\registers_reg[10]_9 [12]),
        .I2(Q[5]),
        .I3(\registers_reg[9]_8 [12]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[8]_7 [12]),
        .O(\ex_regs2[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[12]_i_13 
       (.I0(\registers_reg[15]_14 [12]),
        .I1(\registers_reg[14]_13 [12]),
        .I2(Q[5]),
        .I3(\registers_reg[13]_12 [12]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[12]_11 [12]),
        .O(\ex_regs2[12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[12]_i_14 
       (.I0(\registers_reg[19]_18 [12]),
        .I1(\registers_reg[18]_17 [12]),
        .I2(Q[5]),
        .I3(\registers_reg[17]_16 [12]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[16]_15 [12]),
        .O(\ex_regs2[12]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[12]_i_15 
       (.I0(\registers_reg[23]_22 [12]),
        .I1(\registers_reg[22]_21 [12]),
        .I2(Q[5]),
        .I3(\registers_reg[21]_20 [12]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[20]_19 [12]),
        .O(\ex_regs2[12]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[12]_i_16 
       (.I0(\registers_reg[27]_26 [12]),
        .I1(\registers_reg[26]_25 [12]),
        .I2(Q[5]),
        .I3(\registers_reg[25]_24 [12]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[24]_23 [12]),
        .O(\ex_regs2[12]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[12]_i_17 
       (.I0(\registers_reg[31]_30 [12]),
        .I1(\registers_reg[30]_29 [12]),
        .I2(Q[5]),
        .I3(\registers_reg[29]_28 [12]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[28]_27 [12]),
        .O(\ex_regs2[12]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs2[13]_i_12 
       (.I0(\registers_reg[3]_2 [13]),
        .I1(\registers_reg[2]_1 [13]),
        .I2(Q[5]),
        .I3(\registers_reg[1]_0 [13]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .O(\ex_regs2[13]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[13]_i_13 
       (.I0(\registers_reg[7]_6 [13]),
        .I1(\registers_reg[6]_5 [13]),
        .I2(Q[5]),
        .I3(\registers_reg[5]_4 [13]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[4]_3 [13]),
        .O(\ex_regs2[13]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[13]_i_14 
       (.I0(\registers_reg[11]_10 [13]),
        .I1(\registers_reg[10]_9 [13]),
        .I2(Q[5]),
        .I3(\registers_reg[9]_8 [13]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[8]_7 [13]),
        .O(\ex_regs2[13]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[13]_i_15 
       (.I0(\registers_reg[15]_14 [13]),
        .I1(\registers_reg[14]_13 [13]),
        .I2(Q[5]),
        .I3(\registers_reg[13]_12 [13]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[12]_11 [13]),
        .O(\ex_regs2[13]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[13]_i_16 
       (.I0(\registers_reg[19]_18 [13]),
        .I1(\registers_reg[18]_17 [13]),
        .I2(Q[5]),
        .I3(\registers_reg[17]_16 [13]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[16]_15 [13]),
        .O(\ex_regs2[13]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[13]_i_17 
       (.I0(\registers_reg[23]_22 [13]),
        .I1(\registers_reg[22]_21 [13]),
        .I2(Q[5]),
        .I3(\registers_reg[21]_20 [13]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[20]_19 [13]),
        .O(\ex_regs2[13]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[13]_i_18 
       (.I0(\registers_reg[27]_26 [13]),
        .I1(\registers_reg[26]_25 [13]),
        .I2(Q[5]),
        .I3(\registers_reg[25]_24 [13]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[24]_23 [13]),
        .O(\ex_regs2[13]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[13]_i_19 
       (.I0(\registers_reg[31]_30 [13]),
        .I1(\registers_reg[30]_29 [13]),
        .I2(Q[5]),
        .I3(\registers_reg[29]_28 [13]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[28]_27 [13]),
        .O(\ex_regs2[13]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs2[14]_i_25 
       (.I0(\registers_reg[3]_2 [14]),
        .I1(\registers_reg[2]_1 [14]),
        .I2(Q[5]),
        .I3(\registers_reg[1]_0 [14]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .O(\ex_regs2[14]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[14]_i_26 
       (.I0(\registers_reg[7]_6 [14]),
        .I1(\registers_reg[6]_5 [14]),
        .I2(Q[5]),
        .I3(\registers_reg[5]_4 [14]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[4]_3 [14]),
        .O(\ex_regs2[14]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[14]_i_27 
       (.I0(\registers_reg[11]_10 [14]),
        .I1(\registers_reg[10]_9 [14]),
        .I2(Q[5]),
        .I3(\registers_reg[9]_8 [14]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[8]_7 [14]),
        .O(\ex_regs2[14]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[14]_i_28 
       (.I0(\registers_reg[15]_14 [14]),
        .I1(\registers_reg[14]_13 [14]),
        .I2(Q[5]),
        .I3(\registers_reg[13]_12 [14]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[12]_11 [14]),
        .O(\ex_regs2[14]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[14]_i_29 
       (.I0(\registers_reg[19]_18 [14]),
        .I1(\registers_reg[18]_17 [14]),
        .I2(Q[5]),
        .I3(\registers_reg[17]_16 [14]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[16]_15 [14]),
        .O(\ex_regs2[14]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[14]_i_30 
       (.I0(\registers_reg[23]_22 [14]),
        .I1(\registers_reg[22]_21 [14]),
        .I2(Q[5]),
        .I3(\registers_reg[21]_20 [14]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[20]_19 [14]),
        .O(\ex_regs2[14]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[14]_i_31 
       (.I0(\registers_reg[27]_26 [14]),
        .I1(\registers_reg[26]_25 [14]),
        .I2(Q[5]),
        .I3(\registers_reg[25]_24 [14]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[24]_23 [14]),
        .O(\ex_regs2[14]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[14]_i_32 
       (.I0(\registers_reg[31]_30 [14]),
        .I1(\registers_reg[30]_29 [14]),
        .I2(Q[5]),
        .I3(\registers_reg[29]_28 [14]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[28]_27 [14]),
        .O(\ex_regs2[14]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs2[15]_i_14 
       (.I0(\registers_reg[3]_2 [15]),
        .I1(\registers_reg[2]_1 [15]),
        .I2(Q[5]),
        .I3(\registers_reg[1]_0 [15]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .O(\ex_regs2[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[15]_i_15 
       (.I0(\registers_reg[7]_6 [15]),
        .I1(\registers_reg[6]_5 [15]),
        .I2(Q[5]),
        .I3(\registers_reg[5]_4 [15]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[4]_3 [15]),
        .O(\ex_regs2[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[15]_i_16 
       (.I0(\registers_reg[11]_10 [15]),
        .I1(\registers_reg[10]_9 [15]),
        .I2(Q[5]),
        .I3(\registers_reg[9]_8 [15]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[8]_7 [15]),
        .O(\ex_regs2[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[15]_i_17 
       (.I0(\registers_reg[15]_14 [15]),
        .I1(\registers_reg[14]_13 [15]),
        .I2(Q[5]),
        .I3(\registers_reg[13]_12 [15]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[12]_11 [15]),
        .O(\ex_regs2[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[15]_i_18 
       (.I0(\registers_reg[19]_18 [15]),
        .I1(\registers_reg[18]_17 [15]),
        .I2(Q[5]),
        .I3(\registers_reg[17]_16 [15]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[16]_15 [15]),
        .O(\ex_regs2[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[15]_i_19 
       (.I0(\registers_reg[23]_22 [15]),
        .I1(\registers_reg[22]_21 [15]),
        .I2(Q[5]),
        .I3(\registers_reg[21]_20 [15]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[20]_19 [15]),
        .O(\ex_regs2[15]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[15]_i_20 
       (.I0(\registers_reg[27]_26 [15]),
        .I1(\registers_reg[26]_25 [15]),
        .I2(Q[5]),
        .I3(\registers_reg[25]_24 [15]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[24]_23 [15]),
        .O(\ex_regs2[15]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[15]_i_21 
       (.I0(\registers_reg[31]_30 [15]),
        .I1(\registers_reg[30]_29 [15]),
        .I2(Q[5]),
        .I3(\registers_reg[29]_28 [15]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[28]_27 [15]),
        .O(\ex_regs2[15]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs2[16]_i_15 
       (.I0(\registers_reg[3]_2 [16]),
        .I1(\registers_reg[2]_1 [16]),
        .I2(Q[5]),
        .I3(\registers_reg[1]_0 [16]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .O(\ex_regs2[16]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[16]_i_16 
       (.I0(\registers_reg[7]_6 [16]),
        .I1(\registers_reg[6]_5 [16]),
        .I2(Q[5]),
        .I3(\registers_reg[5]_4 [16]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[4]_3 [16]),
        .O(\ex_regs2[16]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[16]_i_17 
       (.I0(\registers_reg[11]_10 [16]),
        .I1(\registers_reg[10]_9 [16]),
        .I2(Q[5]),
        .I3(\registers_reg[9]_8 [16]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[8]_7 [16]),
        .O(\ex_regs2[16]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[16]_i_18 
       (.I0(\registers_reg[15]_14 [16]),
        .I1(\registers_reg[14]_13 [16]),
        .I2(Q[5]),
        .I3(\registers_reg[13]_12 [16]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[12]_11 [16]),
        .O(\ex_regs2[16]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[16]_i_19 
       (.I0(\registers_reg[19]_18 [16]),
        .I1(\registers_reg[18]_17 [16]),
        .I2(Q[5]),
        .I3(\registers_reg[17]_16 [16]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[16]_15 [16]),
        .O(\ex_regs2[16]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[16]_i_20 
       (.I0(\registers_reg[23]_22 [16]),
        .I1(\registers_reg[22]_21 [16]),
        .I2(Q[5]),
        .I3(\registers_reg[21]_20 [16]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[20]_19 [16]),
        .O(\ex_regs2[16]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[16]_i_21 
       (.I0(\registers_reg[27]_26 [16]),
        .I1(\registers_reg[26]_25 [16]),
        .I2(Q[5]),
        .I3(\registers_reg[25]_24 [16]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[24]_23 [16]),
        .O(\ex_regs2[16]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[16]_i_22 
       (.I0(\registers_reg[31]_30 [16]),
        .I1(\registers_reg[30]_29 [16]),
        .I2(Q[5]),
        .I3(\registers_reg[29]_28 [16]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[28]_27 [16]),
        .O(\ex_regs2[16]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[17]_i_10 
       (.I0(\registers_reg[27]_26 [17]),
        .I1(\registers_reg[26]_25 [17]),
        .I2(Q[5]),
        .I3(\registers_reg[25]_24 [17]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[24]_23 [17]),
        .O(\ex_regs2[17]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[17]_i_11 
       (.I0(\registers_reg[31]_30 [17]),
        .I1(\registers_reg[30]_29 [17]),
        .I2(Q[5]),
        .I3(\registers_reg[29]_28 [17]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[28]_27 [17]),
        .O(\ex_regs2[17]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[17]_i_12 
       (.I0(\registers_reg[19]_18 [17]),
        .I1(\registers_reg[18]_17 [17]),
        .I2(Q[5]),
        .I3(\registers_reg[17]_16 [17]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[16]_15 [17]),
        .O(\ex_regs2[17]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[17]_i_13 
       (.I0(\registers_reg[23]_22 [17]),
        .I1(\registers_reg[22]_21 [17]),
        .I2(Q[5]),
        .I3(\registers_reg[21]_20 [17]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[20]_19 [17]),
        .O(\ex_regs2[17]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[17]_i_14 
       (.I0(\registers_reg[11]_10 [17]),
        .I1(\registers_reg[10]_9 [17]),
        .I2(Q[5]),
        .I3(\registers_reg[9]_8 [17]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[8]_7 [17]),
        .O(\ex_regs2[17]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[17]_i_15 
       (.I0(\registers_reg[15]_14 [17]),
        .I1(\registers_reg[14]_13 [17]),
        .I2(Q[5]),
        .I3(\registers_reg[13]_12 [17]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[12]_11 [17]),
        .O(\ex_regs2[17]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs2[17]_i_16 
       (.I0(\registers_reg[3]_2 [17]),
        .I1(\registers_reg[2]_1 [17]),
        .I2(Q[5]),
        .I3(\registers_reg[1]_0 [17]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .O(\ex_regs2[17]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[17]_i_17 
       (.I0(\registers_reg[7]_6 [17]),
        .I1(\registers_reg[6]_5 [17]),
        .I2(Q[5]),
        .I3(\registers_reg[5]_4 [17]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[4]_3 [17]),
        .O(\ex_regs2[17]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[17]_i_5 
       (.I0(\ex_regs2_reg[17]_i_6_n_0 ),
        .I1(\ex_regs2_reg[17]_i_7_n_0 ),
        .I2(Q[8]),
        .I3(\ex_regs2_reg[17]_i_8_n_0 ),
        .I4(Q[7]),
        .I5(\ex_regs2_reg[17]_i_9_n_0 ),
        .O(\id_instr_reg[24]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[18]_i_10 
       (.I0(\registers_reg[27]_26 [18]),
        .I1(\registers_reg[26]_25 [18]),
        .I2(Q[5]),
        .I3(\registers_reg[25]_24 [18]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[24]_23 [18]),
        .O(\ex_regs2[18]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[18]_i_11 
       (.I0(\registers_reg[31]_30 [18]),
        .I1(\registers_reg[30]_29 [18]),
        .I2(Q[5]),
        .I3(\registers_reg[29]_28 [18]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[28]_27 [18]),
        .O(\ex_regs2[18]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[18]_i_12 
       (.I0(\registers_reg[19]_18 [18]),
        .I1(\registers_reg[18]_17 [18]),
        .I2(Q[5]),
        .I3(\registers_reg[17]_16 [18]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[16]_15 [18]),
        .O(\ex_regs2[18]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[18]_i_13 
       (.I0(\registers_reg[23]_22 [18]),
        .I1(\registers_reg[22]_21 [18]),
        .I2(Q[5]),
        .I3(\registers_reg[21]_20 [18]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[20]_19 [18]),
        .O(\ex_regs2[18]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[18]_i_14 
       (.I0(\registers_reg[11]_10 [18]),
        .I1(\registers_reg[10]_9 [18]),
        .I2(Q[5]),
        .I3(\registers_reg[9]_8 [18]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[8]_7 [18]),
        .O(\ex_regs2[18]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[18]_i_15 
       (.I0(\registers_reg[15]_14 [18]),
        .I1(\registers_reg[14]_13 [18]),
        .I2(Q[5]),
        .I3(\registers_reg[13]_12 [18]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[12]_11 [18]),
        .O(\ex_regs2[18]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs2[18]_i_16 
       (.I0(\registers_reg[3]_2 [18]),
        .I1(\registers_reg[2]_1 [18]),
        .I2(Q[5]),
        .I3(\registers_reg[1]_0 [18]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .O(\ex_regs2[18]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[18]_i_17 
       (.I0(\registers_reg[7]_6 [18]),
        .I1(\registers_reg[6]_5 [18]),
        .I2(Q[5]),
        .I3(\registers_reg[5]_4 [18]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[4]_3 [18]),
        .O(\ex_regs2[18]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[18]_i_5 
       (.I0(\ex_regs2_reg[18]_i_6_n_0 ),
        .I1(\ex_regs2_reg[18]_i_7_n_0 ),
        .I2(Q[8]),
        .I3(\ex_regs2_reg[18]_i_8_n_0 ),
        .I4(Q[7]),
        .I5(\ex_regs2_reg[18]_i_9_n_0 ),
        .O(\id_instr_reg[24]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[19]_i_13 
       (.I0(\registers_reg[27]_26 [19]),
        .I1(\registers_reg[26]_25 [19]),
        .I2(Q[5]),
        .I3(\registers_reg[25]_24 [19]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[24]_23 [19]),
        .O(\ex_regs2[19]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[19]_i_14 
       (.I0(\registers_reg[31]_30 [19]),
        .I1(\registers_reg[30]_29 [19]),
        .I2(Q[5]),
        .I3(\registers_reg[29]_28 [19]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[28]_27 [19]),
        .O(\ex_regs2[19]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[19]_i_15 
       (.I0(\registers_reg[19]_18 [19]),
        .I1(\registers_reg[18]_17 [19]),
        .I2(Q[5]),
        .I3(\registers_reg[17]_16 [19]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[16]_15 [19]),
        .O(\ex_regs2[19]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[19]_i_16 
       (.I0(\registers_reg[23]_22 [19]),
        .I1(\registers_reg[22]_21 [19]),
        .I2(Q[5]),
        .I3(\registers_reg[21]_20 [19]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[20]_19 [19]),
        .O(\ex_regs2[19]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[19]_i_17 
       (.I0(\registers_reg[11]_10 [19]),
        .I1(\registers_reg[10]_9 [19]),
        .I2(Q[5]),
        .I3(\registers_reg[9]_8 [19]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[8]_7 [19]),
        .O(\ex_regs2[19]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[19]_i_18 
       (.I0(\registers_reg[15]_14 [19]),
        .I1(\registers_reg[14]_13 [19]),
        .I2(Q[5]),
        .I3(\registers_reg[13]_12 [19]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[12]_11 [19]),
        .O(\ex_regs2[19]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs2[19]_i_19 
       (.I0(\registers_reg[3]_2 [19]),
        .I1(\registers_reg[2]_1 [19]),
        .I2(Q[5]),
        .I3(\registers_reg[1]_0 [19]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .O(\ex_regs2[19]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[19]_i_20 
       (.I0(\registers_reg[7]_6 [19]),
        .I1(\registers_reg[6]_5 [19]),
        .I2(Q[5]),
        .I3(\registers_reg[5]_4 [19]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[4]_3 [19]),
        .O(\ex_regs2[19]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[19]_i_8 
       (.I0(\ex_regs2_reg[19]_i_9_n_0 ),
        .I1(\ex_regs2_reg[19]_i_10_n_0 ),
        .I2(Q[8]),
        .I3(\ex_regs2_reg[19]_i_11_n_0 ),
        .I4(Q[7]),
        .I5(\ex_regs2_reg[19]_i_12_n_0 ),
        .O(\id_instr_reg[24]_4 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs2[1]_i_11 
       (.I0(\registers_reg[3]_2 [1]),
        .I1(\registers_reg[2]_1 [1]),
        .I2(Q[5]),
        .I3(\registers_reg[1]_0 [1]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .O(\ex_regs2[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[1]_i_12 
       (.I0(\registers_reg[7]_6 [1]),
        .I1(\registers_reg[6]_5 [1]),
        .I2(Q[5]),
        .I3(\registers_reg[5]_4 [1]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[4]_3 [1]),
        .O(\ex_regs2[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[1]_i_13 
       (.I0(\registers_reg[11]_10 [1]),
        .I1(\registers_reg[10]_9 [1]),
        .I2(Q[5]),
        .I3(\registers_reg[9]_8 [1]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[8]_7 [1]),
        .O(\ex_regs2[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[1]_i_14 
       (.I0(\registers_reg[15]_14 [1]),
        .I1(\registers_reg[14]_13 [1]),
        .I2(Q[5]),
        .I3(\registers_reg[13]_12 [1]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[12]_11 [1]),
        .O(\ex_regs2[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[1]_i_15 
       (.I0(\registers_reg[19]_18 [1]),
        .I1(\registers_reg[18]_17 [1]),
        .I2(Q[5]),
        .I3(\registers_reg[17]_16 [1]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[16]_15 [1]),
        .O(\ex_regs2[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[1]_i_16 
       (.I0(\registers_reg[23]_22 [1]),
        .I1(\registers_reg[22]_21 [1]),
        .I2(Q[5]),
        .I3(\registers_reg[21]_20 [1]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[20]_19 [1]),
        .O(\ex_regs2[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[1]_i_17 
       (.I0(\registers_reg[27]_26 [1]),
        .I1(\registers_reg[26]_25 [1]),
        .I2(Q[5]),
        .I3(\registers_reg[25]_24 [1]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[24]_23 [1]),
        .O(\ex_regs2[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[1]_i_18 
       (.I0(\registers_reg[31]_30 [1]),
        .I1(\registers_reg[30]_29 [1]),
        .I2(Q[5]),
        .I3(\registers_reg[29]_28 [1]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[28]_27 [1]),
        .O(\ex_regs2[1]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs2[20]_i_13 
       (.I0(\registers_reg[3]_2 [20]),
        .I1(\registers_reg[2]_1 [20]),
        .I2(Q[5]),
        .I3(\registers_reg[1]_0 [20]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .O(\ex_regs2[20]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[20]_i_14 
       (.I0(\registers_reg[7]_6 [20]),
        .I1(\registers_reg[6]_5 [20]),
        .I2(Q[5]),
        .I3(\registers_reg[5]_4 [20]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[4]_3 [20]),
        .O(\ex_regs2[20]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[20]_i_15 
       (.I0(\registers_reg[11]_10 [20]),
        .I1(\registers_reg[10]_9 [20]),
        .I2(Q[5]),
        .I3(\registers_reg[9]_8 [20]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[8]_7 [20]),
        .O(\ex_regs2[20]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[20]_i_16 
       (.I0(\registers_reg[15]_14 [20]),
        .I1(\registers_reg[14]_13 [20]),
        .I2(Q[5]),
        .I3(\registers_reg[13]_12 [20]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[12]_11 [20]),
        .O(\ex_regs2[20]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[20]_i_17 
       (.I0(\registers_reg[19]_18 [20]),
        .I1(\registers_reg[18]_17 [20]),
        .I2(Q[5]),
        .I3(\registers_reg[17]_16 [20]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[16]_15 [20]),
        .O(\ex_regs2[20]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[20]_i_18 
       (.I0(\registers_reg[23]_22 [20]),
        .I1(\registers_reg[22]_21 [20]),
        .I2(Q[5]),
        .I3(\registers_reg[21]_20 [20]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[20]_19 [20]),
        .O(\ex_regs2[20]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[20]_i_19 
       (.I0(\registers_reg[27]_26 [20]),
        .I1(\registers_reg[26]_25 [20]),
        .I2(Q[5]),
        .I3(\registers_reg[25]_24 [20]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[24]_23 [20]),
        .O(\ex_regs2[20]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[20]_i_20 
       (.I0(\registers_reg[31]_30 [20]),
        .I1(\registers_reg[30]_29 [20]),
        .I2(Q[5]),
        .I3(\registers_reg[29]_28 [20]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[28]_27 [20]),
        .O(\ex_regs2[20]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[21]_i_11 
       (.I0(\registers_reg[27]_26 [21]),
        .I1(\registers_reg[26]_25 [21]),
        .I2(Q[5]),
        .I3(\registers_reg[25]_24 [21]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[24]_23 [21]),
        .O(\ex_regs2[21]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[21]_i_12 
       (.I0(\registers_reg[31]_30 [21]),
        .I1(\registers_reg[30]_29 [21]),
        .I2(Q[5]),
        .I3(\registers_reg[29]_28 [21]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[28]_27 [21]),
        .O(\ex_regs2[21]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[21]_i_13 
       (.I0(\registers_reg[19]_18 [21]),
        .I1(\registers_reg[18]_17 [21]),
        .I2(Q[5]),
        .I3(\registers_reg[17]_16 [21]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[16]_15 [21]),
        .O(\ex_regs2[21]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[21]_i_14 
       (.I0(\registers_reg[23]_22 [21]),
        .I1(\registers_reg[22]_21 [21]),
        .I2(Q[5]),
        .I3(\registers_reg[21]_20 [21]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[20]_19 [21]),
        .O(\ex_regs2[21]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[21]_i_15 
       (.I0(\registers_reg[11]_10 [21]),
        .I1(\registers_reg[10]_9 [21]),
        .I2(Q[5]),
        .I3(\registers_reg[9]_8 [21]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[8]_7 [21]),
        .O(\ex_regs2[21]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[21]_i_16 
       (.I0(\registers_reg[15]_14 [21]),
        .I1(\registers_reg[14]_13 [21]),
        .I2(Q[5]),
        .I3(\registers_reg[13]_12 [21]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[12]_11 [21]),
        .O(\ex_regs2[21]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs2[21]_i_17 
       (.I0(\registers_reg[3]_2 [21]),
        .I1(\registers_reg[2]_1 [21]),
        .I2(Q[5]),
        .I3(\registers_reg[1]_0 [21]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .O(\ex_regs2[21]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[21]_i_18 
       (.I0(\registers_reg[7]_6 [21]),
        .I1(\registers_reg[6]_5 [21]),
        .I2(Q[5]),
        .I3(\registers_reg[5]_4 [21]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[4]_3 [21]),
        .O(\ex_regs2[21]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[21]_i_6 
       (.I0(\ex_regs2_reg[21]_i_7_n_0 ),
        .I1(\ex_regs2_reg[21]_i_8_n_0 ),
        .I2(Q[8]),
        .I3(\ex_regs2_reg[21]_i_9_n_0 ),
        .I4(Q[7]),
        .I5(\ex_regs2_reg[21]_i_10_n_0 ),
        .O(\id_instr_reg[24]_5 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs2[22]_i_15 
       (.I0(\registers_reg[3]_2 [22]),
        .I1(\registers_reg[2]_1 [22]),
        .I2(Q[5]),
        .I3(\registers_reg[1]_0 [22]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .O(\ex_regs2[22]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[22]_i_16 
       (.I0(\registers_reg[7]_6 [22]),
        .I1(\registers_reg[6]_5 [22]),
        .I2(Q[5]),
        .I3(\registers_reg[5]_4 [22]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[4]_3 [22]),
        .O(\ex_regs2[22]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[22]_i_17 
       (.I0(\registers_reg[11]_10 [22]),
        .I1(\registers_reg[10]_9 [22]),
        .I2(Q[5]),
        .I3(\registers_reg[9]_8 [22]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[8]_7 [22]),
        .O(\ex_regs2[22]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[22]_i_18 
       (.I0(\registers_reg[15]_14 [22]),
        .I1(\registers_reg[14]_13 [22]),
        .I2(Q[5]),
        .I3(\registers_reg[13]_12 [22]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[12]_11 [22]),
        .O(\ex_regs2[22]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[22]_i_19 
       (.I0(\registers_reg[19]_18 [22]),
        .I1(\registers_reg[18]_17 [22]),
        .I2(Q[5]),
        .I3(\registers_reg[17]_16 [22]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[16]_15 [22]),
        .O(\ex_regs2[22]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[22]_i_20 
       (.I0(\registers_reg[23]_22 [22]),
        .I1(\registers_reg[22]_21 [22]),
        .I2(Q[5]),
        .I3(\registers_reg[21]_20 [22]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[20]_19 [22]),
        .O(\ex_regs2[22]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[22]_i_21 
       (.I0(\registers_reg[27]_26 [22]),
        .I1(\registers_reg[26]_25 [22]),
        .I2(Q[5]),
        .I3(\registers_reg[25]_24 [22]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[24]_23 [22]),
        .O(\ex_regs2[22]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[22]_i_22 
       (.I0(\registers_reg[31]_30 [22]),
        .I1(\registers_reg[30]_29 [22]),
        .I2(Q[5]),
        .I3(\registers_reg[29]_28 [22]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[28]_27 [22]),
        .O(\ex_regs2[22]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs2[23]_i_15 
       (.I0(\registers_reg[3]_2 [23]),
        .I1(\registers_reg[2]_1 [23]),
        .I2(Q[5]),
        .I3(\registers_reg[1]_0 [23]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .O(\ex_regs2[23]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[23]_i_16 
       (.I0(\registers_reg[7]_6 [23]),
        .I1(\registers_reg[6]_5 [23]),
        .I2(Q[5]),
        .I3(\registers_reg[5]_4 [23]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[4]_3 [23]),
        .O(\ex_regs2[23]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[23]_i_17 
       (.I0(\registers_reg[11]_10 [23]),
        .I1(\registers_reg[10]_9 [23]),
        .I2(Q[5]),
        .I3(\registers_reg[9]_8 [23]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[8]_7 [23]),
        .O(\ex_regs2[23]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[23]_i_18 
       (.I0(\registers_reg[15]_14 [23]),
        .I1(\registers_reg[14]_13 [23]),
        .I2(Q[5]),
        .I3(\registers_reg[13]_12 [23]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[12]_11 [23]),
        .O(\ex_regs2[23]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[23]_i_19 
       (.I0(\registers_reg[19]_18 [23]),
        .I1(\registers_reg[18]_17 [23]),
        .I2(Q[5]),
        .I3(\registers_reg[17]_16 [23]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[16]_15 [23]),
        .O(\ex_regs2[23]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[23]_i_20 
       (.I0(\registers_reg[23]_22 [23]),
        .I1(\registers_reg[22]_21 [23]),
        .I2(Q[5]),
        .I3(\registers_reg[21]_20 [23]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[20]_19 [23]),
        .O(\ex_regs2[23]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[23]_i_21 
       (.I0(\registers_reg[27]_26 [23]),
        .I1(\registers_reg[26]_25 [23]),
        .I2(Q[5]),
        .I3(\registers_reg[25]_24 [23]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[24]_23 [23]),
        .O(\ex_regs2[23]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[23]_i_22 
       (.I0(\registers_reg[31]_30 [23]),
        .I1(\registers_reg[30]_29 [23]),
        .I2(Q[5]),
        .I3(\registers_reg[29]_28 [23]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[28]_27 [23]),
        .O(\ex_regs2[23]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs2[24]_i_14 
       (.I0(\registers_reg[3]_2 [24]),
        .I1(\registers_reg[2]_1 [24]),
        .I2(Q[5]),
        .I3(\registers_reg[1]_0 [24]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .O(\ex_regs2[24]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[24]_i_15 
       (.I0(\registers_reg[7]_6 [24]),
        .I1(\registers_reg[6]_5 [24]),
        .I2(Q[5]),
        .I3(\registers_reg[5]_4 [24]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[4]_3 [24]),
        .O(\ex_regs2[24]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[24]_i_16 
       (.I0(\registers_reg[11]_10 [24]),
        .I1(\registers_reg[10]_9 [24]),
        .I2(Q[5]),
        .I3(\registers_reg[9]_8 [24]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[8]_7 [24]),
        .O(\ex_regs2[24]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[24]_i_17 
       (.I0(\registers_reg[15]_14 [24]),
        .I1(\registers_reg[14]_13 [24]),
        .I2(Q[5]),
        .I3(\registers_reg[13]_12 [24]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[12]_11 [24]),
        .O(\ex_regs2[24]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[24]_i_18 
       (.I0(\registers_reg[19]_18 [24]),
        .I1(\registers_reg[18]_17 [24]),
        .I2(Q[5]),
        .I3(\registers_reg[17]_16 [24]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[16]_15 [24]),
        .O(\ex_regs2[24]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[24]_i_19 
       (.I0(\registers_reg[23]_22 [24]),
        .I1(\registers_reg[22]_21 [24]),
        .I2(Q[5]),
        .I3(\registers_reg[21]_20 [24]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[20]_19 [24]),
        .O(\ex_regs2[24]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[24]_i_20 
       (.I0(\registers_reg[27]_26 [24]),
        .I1(\registers_reg[26]_25 [24]),
        .I2(Q[5]),
        .I3(\registers_reg[25]_24 [24]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[24]_23 [24]),
        .O(\ex_regs2[24]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[24]_i_21 
       (.I0(\registers_reg[31]_30 [24]),
        .I1(\registers_reg[30]_29 [24]),
        .I2(Q[5]),
        .I3(\registers_reg[29]_28 [24]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[28]_27 [24]),
        .O(\ex_regs2[24]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[25]_i_11 
       (.I0(\registers_reg[27]_26 [25]),
        .I1(\registers_reg[26]_25 [25]),
        .I2(Q[5]),
        .I3(\registers_reg[25]_24 [25]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[24]_23 [25]),
        .O(\ex_regs2[25]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[25]_i_12 
       (.I0(\registers_reg[31]_30 [25]),
        .I1(\registers_reg[30]_29 [25]),
        .I2(Q[5]),
        .I3(\registers_reg[29]_28 [25]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[28]_27 [25]),
        .O(\ex_regs2[25]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[25]_i_13 
       (.I0(\registers_reg[19]_18 [25]),
        .I1(\registers_reg[18]_17 [25]),
        .I2(Q[5]),
        .I3(\registers_reg[17]_16 [25]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[16]_15 [25]),
        .O(\ex_regs2[25]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[25]_i_14 
       (.I0(\registers_reg[23]_22 [25]),
        .I1(\registers_reg[22]_21 [25]),
        .I2(Q[5]),
        .I3(\registers_reg[21]_20 [25]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[20]_19 [25]),
        .O(\ex_regs2[25]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[25]_i_15 
       (.I0(\registers_reg[11]_10 [25]),
        .I1(\registers_reg[10]_9 [25]),
        .I2(Q[5]),
        .I3(\registers_reg[9]_8 [25]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[8]_7 [25]),
        .O(\ex_regs2[25]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[25]_i_16 
       (.I0(\registers_reg[15]_14 [25]),
        .I1(\registers_reg[14]_13 [25]),
        .I2(Q[5]),
        .I3(\registers_reg[13]_12 [25]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[12]_11 [25]),
        .O(\ex_regs2[25]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs2[25]_i_17 
       (.I0(\registers_reg[3]_2 [25]),
        .I1(\registers_reg[2]_1 [25]),
        .I2(Q[5]),
        .I3(\registers_reg[1]_0 [25]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .O(\ex_regs2[25]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[25]_i_18 
       (.I0(\registers_reg[7]_6 [25]),
        .I1(\registers_reg[6]_5 [25]),
        .I2(Q[5]),
        .I3(\registers_reg[5]_4 [25]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[4]_3 [25]),
        .O(\ex_regs2[25]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[25]_i_6 
       (.I0(\ex_regs2_reg[25]_i_7_n_0 ),
        .I1(\ex_regs2_reg[25]_i_8_n_0 ),
        .I2(Q[8]),
        .I3(\ex_regs2_reg[25]_i_9_n_0 ),
        .I4(Q[7]),
        .I5(\ex_regs2_reg[25]_i_10_n_0 ),
        .O(\id_instr_reg[24]_6 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs2[26]_i_14 
       (.I0(\registers_reg[3]_2 [26]),
        .I1(\registers_reg[2]_1 [26]),
        .I2(Q[5]),
        .I3(\registers_reg[1]_0 [26]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .O(\ex_regs2[26]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[26]_i_15 
       (.I0(\registers_reg[7]_6 [26]),
        .I1(\registers_reg[6]_5 [26]),
        .I2(Q[5]),
        .I3(\registers_reg[5]_4 [26]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[4]_3 [26]),
        .O(\ex_regs2[26]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[26]_i_16 
       (.I0(\registers_reg[11]_10 [26]),
        .I1(\registers_reg[10]_9 [26]),
        .I2(Q[5]),
        .I3(\registers_reg[9]_8 [26]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[8]_7 [26]),
        .O(\ex_regs2[26]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[26]_i_17 
       (.I0(\registers_reg[15]_14 [26]),
        .I1(\registers_reg[14]_13 [26]),
        .I2(Q[5]),
        .I3(\registers_reg[13]_12 [26]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[12]_11 [26]),
        .O(\ex_regs2[26]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[26]_i_18 
       (.I0(\registers_reg[19]_18 [26]),
        .I1(\registers_reg[18]_17 [26]),
        .I2(Q[5]),
        .I3(\registers_reg[17]_16 [26]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[16]_15 [26]),
        .O(\ex_regs2[26]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[26]_i_19 
       (.I0(\registers_reg[23]_22 [26]),
        .I1(\registers_reg[22]_21 [26]),
        .I2(Q[5]),
        .I3(\registers_reg[21]_20 [26]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[20]_19 [26]),
        .O(\ex_regs2[26]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[26]_i_20 
       (.I0(\registers_reg[27]_26 [26]),
        .I1(\registers_reg[26]_25 [26]),
        .I2(Q[5]),
        .I3(\registers_reg[25]_24 [26]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[24]_23 [26]),
        .O(\ex_regs2[26]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[26]_i_21 
       (.I0(\registers_reg[31]_30 [26]),
        .I1(\registers_reg[30]_29 [26]),
        .I2(Q[5]),
        .I3(\registers_reg[29]_28 [26]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[28]_27 [26]),
        .O(\ex_regs2[26]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs2[27]_i_14 
       (.I0(\registers_reg[3]_2 [27]),
        .I1(\registers_reg[2]_1 [27]),
        .I2(Q[5]),
        .I3(\registers_reg[1]_0 [27]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .O(\ex_regs2[27]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[27]_i_15 
       (.I0(\registers_reg[7]_6 [27]),
        .I1(\registers_reg[6]_5 [27]),
        .I2(Q[5]),
        .I3(\registers_reg[5]_4 [27]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[4]_3 [27]),
        .O(\ex_regs2[27]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[27]_i_16 
       (.I0(\registers_reg[11]_10 [27]),
        .I1(\registers_reg[10]_9 [27]),
        .I2(Q[5]),
        .I3(\registers_reg[9]_8 [27]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[8]_7 [27]),
        .O(\ex_regs2[27]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[27]_i_17 
       (.I0(\registers_reg[15]_14 [27]),
        .I1(\registers_reg[14]_13 [27]),
        .I2(Q[5]),
        .I3(\registers_reg[13]_12 [27]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[12]_11 [27]),
        .O(\ex_regs2[27]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[27]_i_18 
       (.I0(\registers_reg[19]_18 [27]),
        .I1(\registers_reg[18]_17 [27]),
        .I2(Q[5]),
        .I3(\registers_reg[17]_16 [27]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[16]_15 [27]),
        .O(\ex_regs2[27]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[27]_i_19 
       (.I0(\registers_reg[23]_22 [27]),
        .I1(\registers_reg[22]_21 [27]),
        .I2(Q[5]),
        .I3(\registers_reg[21]_20 [27]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[20]_19 [27]),
        .O(\ex_regs2[27]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[27]_i_20 
       (.I0(\registers_reg[27]_26 [27]),
        .I1(\registers_reg[26]_25 [27]),
        .I2(Q[5]),
        .I3(\registers_reg[25]_24 [27]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[24]_23 [27]),
        .O(\ex_regs2[27]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[27]_i_21 
       (.I0(\registers_reg[31]_30 [27]),
        .I1(\registers_reg[30]_29 [27]),
        .I2(Q[5]),
        .I3(\registers_reg[29]_28 [27]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[28]_27 [27]),
        .O(\ex_regs2[27]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[28]_i_11 
       (.I0(\registers_reg[27]_26 [28]),
        .I1(\registers_reg[26]_25 [28]),
        .I2(Q[5]),
        .I3(\registers_reg[25]_24 [28]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[24]_23 [28]),
        .O(\ex_regs2[28]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[28]_i_12 
       (.I0(\registers_reg[31]_30 [28]),
        .I1(\registers_reg[30]_29 [28]),
        .I2(Q[5]),
        .I3(\registers_reg[29]_28 [28]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[28]_27 [28]),
        .O(\ex_regs2[28]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[28]_i_13 
       (.I0(\registers_reg[19]_18 [28]),
        .I1(\registers_reg[18]_17 [28]),
        .I2(Q[5]),
        .I3(\registers_reg[17]_16 [28]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[16]_15 [28]),
        .O(\ex_regs2[28]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[28]_i_14 
       (.I0(\registers_reg[23]_22 [28]),
        .I1(\registers_reg[22]_21 [28]),
        .I2(Q[5]),
        .I3(\registers_reg[21]_20 [28]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[20]_19 [28]),
        .O(\ex_regs2[28]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[28]_i_15 
       (.I0(\registers_reg[11]_10 [28]),
        .I1(\registers_reg[10]_9 [28]),
        .I2(Q[5]),
        .I3(\registers_reg[9]_8 [28]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[8]_7 [28]),
        .O(\ex_regs2[28]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[28]_i_16 
       (.I0(\registers_reg[15]_14 [28]),
        .I1(\registers_reg[14]_13 [28]),
        .I2(Q[5]),
        .I3(\registers_reg[13]_12 [28]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[12]_11 [28]),
        .O(\ex_regs2[28]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs2[28]_i_17 
       (.I0(\registers_reg[3]_2 [28]),
        .I1(\registers_reg[2]_1 [28]),
        .I2(Q[5]),
        .I3(\registers_reg[1]_0 [28]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .O(\ex_regs2[28]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[28]_i_18 
       (.I0(\registers_reg[7]_6 [28]),
        .I1(\registers_reg[6]_5 [28]),
        .I2(Q[5]),
        .I3(\registers_reg[5]_4 [28]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[4]_3 [28]),
        .O(\ex_regs2[28]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[28]_i_6 
       (.I0(\ex_regs2_reg[28]_i_7_n_0 ),
        .I1(\ex_regs2_reg[28]_i_8_n_0 ),
        .I2(Q[8]),
        .I3(\ex_regs2_reg[28]_i_9_n_0 ),
        .I4(Q[7]),
        .I5(\ex_regs2_reg[28]_i_10_n_0 ),
        .O(\id_instr_reg[24]_7 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs2[29]_i_13 
       (.I0(\registers_reg[3]_2 [29]),
        .I1(\registers_reg[2]_1 [29]),
        .I2(Q[5]),
        .I3(\registers_reg[1]_0 [29]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .O(\ex_regs2[29]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[29]_i_14 
       (.I0(\registers_reg[7]_6 [29]),
        .I1(\registers_reg[6]_5 [29]),
        .I2(Q[5]),
        .I3(\registers_reg[5]_4 [29]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[4]_3 [29]),
        .O(\ex_regs2[29]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[29]_i_15 
       (.I0(\registers_reg[11]_10 [29]),
        .I1(\registers_reg[10]_9 [29]),
        .I2(Q[5]),
        .I3(\registers_reg[9]_8 [29]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[8]_7 [29]),
        .O(\ex_regs2[29]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[29]_i_16 
       (.I0(\registers_reg[15]_14 [29]),
        .I1(\registers_reg[14]_13 [29]),
        .I2(Q[5]),
        .I3(\registers_reg[13]_12 [29]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[12]_11 [29]),
        .O(\ex_regs2[29]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[29]_i_17 
       (.I0(\registers_reg[19]_18 [29]),
        .I1(\registers_reg[18]_17 [29]),
        .I2(Q[5]),
        .I3(\registers_reg[17]_16 [29]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[16]_15 [29]),
        .O(\ex_regs2[29]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[29]_i_18 
       (.I0(\registers_reg[23]_22 [29]),
        .I1(\registers_reg[22]_21 [29]),
        .I2(Q[5]),
        .I3(\registers_reg[21]_20 [29]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[20]_19 [29]),
        .O(\ex_regs2[29]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[29]_i_19 
       (.I0(\registers_reg[27]_26 [29]),
        .I1(\registers_reg[26]_25 [29]),
        .I2(Q[5]),
        .I3(\registers_reg[25]_24 [29]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[24]_23 [29]),
        .O(\ex_regs2[29]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[29]_i_20 
       (.I0(\registers_reg[31]_30 [29]),
        .I1(\registers_reg[30]_29 [29]),
        .I2(Q[5]),
        .I3(\registers_reg[29]_28 [29]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[28]_27 [29]),
        .O(\ex_regs2[29]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs2[2]_i_11 
       (.I0(\registers_reg[3]_2 [2]),
        .I1(\registers_reg[2]_1 [2]),
        .I2(Q[5]),
        .I3(\registers_reg[1]_0 [2]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .O(\ex_regs2[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[2]_i_12 
       (.I0(\registers_reg[7]_6 [2]),
        .I1(\registers_reg[6]_5 [2]),
        .I2(Q[5]),
        .I3(\registers_reg[5]_4 [2]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[4]_3 [2]),
        .O(\ex_regs2[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[2]_i_13 
       (.I0(\registers_reg[11]_10 [2]),
        .I1(\registers_reg[10]_9 [2]),
        .I2(Q[5]),
        .I3(\registers_reg[9]_8 [2]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[8]_7 [2]),
        .O(\ex_regs2[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[2]_i_14 
       (.I0(\registers_reg[15]_14 [2]),
        .I1(\registers_reg[14]_13 [2]),
        .I2(Q[5]),
        .I3(\registers_reg[13]_12 [2]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[12]_11 [2]),
        .O(\ex_regs2[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[2]_i_15 
       (.I0(\registers_reg[19]_18 [2]),
        .I1(\registers_reg[18]_17 [2]),
        .I2(Q[5]),
        .I3(\registers_reg[17]_16 [2]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[16]_15 [2]),
        .O(\ex_regs2[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[2]_i_16 
       (.I0(\registers_reg[23]_22 [2]),
        .I1(\registers_reg[22]_21 [2]),
        .I2(Q[5]),
        .I3(\registers_reg[21]_20 [2]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[20]_19 [2]),
        .O(\ex_regs2[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[2]_i_17 
       (.I0(\registers_reg[27]_26 [2]),
        .I1(\registers_reg[26]_25 [2]),
        .I2(Q[5]),
        .I3(\registers_reg[25]_24 [2]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[24]_23 [2]),
        .O(\ex_regs2[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[2]_i_18 
       (.I0(\registers_reg[31]_30 [2]),
        .I1(\registers_reg[30]_29 [2]),
        .I2(Q[5]),
        .I3(\registers_reg[29]_28 [2]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[28]_27 [2]),
        .O(\ex_regs2[2]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs2[30]_i_15 
       (.I0(\registers_reg[3]_2 [30]),
        .I1(\registers_reg[2]_1 [30]),
        .I2(Q[5]),
        .I3(\registers_reg[1]_0 [30]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .O(\ex_regs2[30]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[30]_i_16 
       (.I0(\registers_reg[7]_6 [30]),
        .I1(\registers_reg[6]_5 [30]),
        .I2(Q[5]),
        .I3(\registers_reg[5]_4 [30]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[4]_3 [30]),
        .O(\ex_regs2[30]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[30]_i_17 
       (.I0(\registers_reg[11]_10 [30]),
        .I1(\registers_reg[10]_9 [30]),
        .I2(Q[5]),
        .I3(\registers_reg[9]_8 [30]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[8]_7 [30]),
        .O(\ex_regs2[30]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[30]_i_18 
       (.I0(\registers_reg[15]_14 [30]),
        .I1(\registers_reg[14]_13 [30]),
        .I2(Q[5]),
        .I3(\registers_reg[13]_12 [30]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[12]_11 [30]),
        .O(\ex_regs2[30]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[30]_i_19 
       (.I0(\registers_reg[19]_18 [30]),
        .I1(\registers_reg[18]_17 [30]),
        .I2(Q[5]),
        .I3(\registers_reg[17]_16 [30]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[16]_15 [30]),
        .O(\ex_regs2[30]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[30]_i_20 
       (.I0(\registers_reg[23]_22 [30]),
        .I1(\registers_reg[22]_21 [30]),
        .I2(Q[5]),
        .I3(\registers_reg[21]_20 [30]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[20]_19 [30]),
        .O(\ex_regs2[30]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[30]_i_21 
       (.I0(\registers_reg[27]_26 [30]),
        .I1(\registers_reg[26]_25 [30]),
        .I2(Q[5]),
        .I3(\registers_reg[25]_24 [30]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[24]_23 [30]),
        .O(\ex_regs2[30]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[30]_i_22 
       (.I0(\registers_reg[31]_30 [30]),
        .I1(\registers_reg[30]_29 [30]),
        .I2(Q[5]),
        .I3(\registers_reg[29]_28 [30]),
        .I4(\ex_regs2_reg[30]_i_14_0 ),
        .I5(\registers_reg[28]_27 [30]),
        .O(\ex_regs2[30]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[31]_i_12 
       (.I0(\registers_reg[27]_26 [31]),
        .I1(\registers_reg[26]_25 [31]),
        .I2(Q[5]),
        .I3(\registers_reg[25]_24 [31]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[24]_23 [31]),
        .O(\ex_regs2[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[31]_i_13 
       (.I0(\registers_reg[31]_30 [31]),
        .I1(\registers_reg[30]_29 [31]),
        .I2(Q[5]),
        .I3(\registers_reg[29]_28 [31]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[28]_27 [31]),
        .O(\ex_regs2[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[31]_i_14 
       (.I0(\registers_reg[19]_18 [31]),
        .I1(\registers_reg[18]_17 [31]),
        .I2(Q[5]),
        .I3(\registers_reg[17]_16 [31]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[16]_15 [31]),
        .O(\ex_regs2[31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[31]_i_15 
       (.I0(\registers_reg[23]_22 [31]),
        .I1(\registers_reg[22]_21 [31]),
        .I2(Q[5]),
        .I3(\registers_reg[21]_20 [31]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[20]_19 [31]),
        .O(\ex_regs2[31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[31]_i_16 
       (.I0(\registers_reg[11]_10 [31]),
        .I1(\registers_reg[10]_9 [31]),
        .I2(Q[5]),
        .I3(\registers_reg[9]_8 [31]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[8]_7 [31]),
        .O(\ex_regs2[31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[31]_i_17 
       (.I0(\registers_reg[15]_14 [31]),
        .I1(\registers_reg[14]_13 [31]),
        .I2(Q[5]),
        .I3(\registers_reg[13]_12 [31]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[12]_11 [31]),
        .O(\ex_regs2[31]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs2[31]_i_18 
       (.I0(\registers_reg[3]_2 [31]),
        .I1(\registers_reg[2]_1 [31]),
        .I2(Q[5]),
        .I3(\registers_reg[1]_0 [31]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .O(\ex_regs2[31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[31]_i_19 
       (.I0(\registers_reg[7]_6 [31]),
        .I1(\registers_reg[6]_5 [31]),
        .I2(Q[5]),
        .I3(\registers_reg[5]_4 [31]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[4]_3 [31]),
        .O(\ex_regs2[31]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[31]_i_7 
       (.I0(\ex_regs2_reg[31]_i_8_n_0 ),
        .I1(\ex_regs2_reg[31]_i_9_n_0 ),
        .I2(Q[8]),
        .I3(\ex_regs2_reg[31]_i_10_n_0 ),
        .I4(Q[7]),
        .I5(\ex_regs2_reg[31]_i_11_n_0 ),
        .O(\id_instr_reg[24]_8 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs2[3]_i_11 
       (.I0(\registers_reg[3]_2 [3]),
        .I1(\registers_reg[2]_1 [3]),
        .I2(Q[5]),
        .I3(\registers_reg[1]_0 [3]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .O(\ex_regs2[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[3]_i_12 
       (.I0(\registers_reg[7]_6 [3]),
        .I1(\registers_reg[6]_5 [3]),
        .I2(Q[5]),
        .I3(\registers_reg[5]_4 [3]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[4]_3 [3]),
        .O(\ex_regs2[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[3]_i_13 
       (.I0(\registers_reg[11]_10 [3]),
        .I1(\registers_reg[10]_9 [3]),
        .I2(Q[5]),
        .I3(\registers_reg[9]_8 [3]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[8]_7 [3]),
        .O(\ex_regs2[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[3]_i_14 
       (.I0(\registers_reg[15]_14 [3]),
        .I1(\registers_reg[14]_13 [3]),
        .I2(Q[5]),
        .I3(\registers_reg[13]_12 [3]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[12]_11 [3]),
        .O(\ex_regs2[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[3]_i_15 
       (.I0(\registers_reg[19]_18 [3]),
        .I1(\registers_reg[18]_17 [3]),
        .I2(Q[5]),
        .I3(\registers_reg[17]_16 [3]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[16]_15 [3]),
        .O(\ex_regs2[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[3]_i_16 
       (.I0(\registers_reg[23]_22 [3]),
        .I1(\registers_reg[22]_21 [3]),
        .I2(Q[5]),
        .I3(\registers_reg[21]_20 [3]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[20]_19 [3]),
        .O(\ex_regs2[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[3]_i_17 
       (.I0(\registers_reg[27]_26 [3]),
        .I1(\registers_reg[26]_25 [3]),
        .I2(Q[5]),
        .I3(\registers_reg[25]_24 [3]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[24]_23 [3]),
        .O(\ex_regs2[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[3]_i_18 
       (.I0(\registers_reg[31]_30 [3]),
        .I1(\registers_reg[30]_29 [3]),
        .I2(Q[5]),
        .I3(\registers_reg[29]_28 [3]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[28]_27 [3]),
        .O(\ex_regs2[3]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs2[4]_i_11 
       (.I0(\registers_reg[3]_2 [4]),
        .I1(\registers_reg[2]_1 [4]),
        .I2(Q[5]),
        .I3(\registers_reg[1]_0 [4]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .O(\ex_regs2[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[4]_i_12 
       (.I0(\registers_reg[7]_6 [4]),
        .I1(\registers_reg[6]_5 [4]),
        .I2(Q[5]),
        .I3(\registers_reg[5]_4 [4]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[4]_3 [4]),
        .O(\ex_regs2[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[4]_i_13 
       (.I0(\registers_reg[11]_10 [4]),
        .I1(\registers_reg[10]_9 [4]),
        .I2(Q[5]),
        .I3(\registers_reg[9]_8 [4]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[8]_7 [4]),
        .O(\ex_regs2[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[4]_i_14 
       (.I0(\registers_reg[15]_14 [4]),
        .I1(\registers_reg[14]_13 [4]),
        .I2(Q[5]),
        .I3(\registers_reg[13]_12 [4]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[12]_11 [4]),
        .O(\ex_regs2[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[4]_i_15 
       (.I0(\registers_reg[19]_18 [4]),
        .I1(\registers_reg[18]_17 [4]),
        .I2(Q[5]),
        .I3(\registers_reg[17]_16 [4]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[16]_15 [4]),
        .O(\ex_regs2[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[4]_i_16 
       (.I0(\registers_reg[23]_22 [4]),
        .I1(\registers_reg[22]_21 [4]),
        .I2(Q[5]),
        .I3(\registers_reg[21]_20 [4]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[20]_19 [4]),
        .O(\ex_regs2[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[4]_i_17 
       (.I0(\registers_reg[27]_26 [4]),
        .I1(\registers_reg[26]_25 [4]),
        .I2(Q[5]),
        .I3(\registers_reg[25]_24 [4]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[24]_23 [4]),
        .O(\ex_regs2[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[4]_i_18 
       (.I0(\registers_reg[31]_30 [4]),
        .I1(\registers_reg[30]_29 [4]),
        .I2(Q[5]),
        .I3(\registers_reg[29]_28 [4]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[28]_27 [4]),
        .O(\ex_regs2[4]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs2[5]_i_11 
       (.I0(\registers_reg[3]_2 [5]),
        .I1(\registers_reg[2]_1 [5]),
        .I2(Q[5]),
        .I3(\registers_reg[1]_0 [5]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .O(\ex_regs2[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[5]_i_12 
       (.I0(\registers_reg[7]_6 [5]),
        .I1(\registers_reg[6]_5 [5]),
        .I2(Q[5]),
        .I3(\registers_reg[5]_4 [5]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[4]_3 [5]),
        .O(\ex_regs2[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[5]_i_13 
       (.I0(\registers_reg[11]_10 [5]),
        .I1(\registers_reg[10]_9 [5]),
        .I2(Q[5]),
        .I3(\registers_reg[9]_8 [5]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[8]_7 [5]),
        .O(\ex_regs2[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[5]_i_14 
       (.I0(\registers_reg[15]_14 [5]),
        .I1(\registers_reg[14]_13 [5]),
        .I2(Q[5]),
        .I3(\registers_reg[13]_12 [5]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[12]_11 [5]),
        .O(\ex_regs2[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[5]_i_15 
       (.I0(\registers_reg[19]_18 [5]),
        .I1(\registers_reg[18]_17 [5]),
        .I2(Q[5]),
        .I3(\registers_reg[17]_16 [5]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[16]_15 [5]),
        .O(\ex_regs2[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[5]_i_16 
       (.I0(\registers_reg[23]_22 [5]),
        .I1(\registers_reg[22]_21 [5]),
        .I2(Q[5]),
        .I3(\registers_reg[21]_20 [5]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[20]_19 [5]),
        .O(\ex_regs2[5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[5]_i_17 
       (.I0(\registers_reg[27]_26 [5]),
        .I1(\registers_reg[26]_25 [5]),
        .I2(Q[5]),
        .I3(\registers_reg[25]_24 [5]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[24]_23 [5]),
        .O(\ex_regs2[5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[5]_i_18 
       (.I0(\registers_reg[31]_30 [5]),
        .I1(\registers_reg[30]_29 [5]),
        .I2(Q[5]),
        .I3(\registers_reg[29]_28 [5]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[28]_27 [5]),
        .O(\ex_regs2[5]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs2[6]_i_11 
       (.I0(\registers_reg[3]_2 [6]),
        .I1(\registers_reg[2]_1 [6]),
        .I2(Q[5]),
        .I3(\registers_reg[1]_0 [6]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .O(\ex_regs2[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[6]_i_12 
       (.I0(\registers_reg[7]_6 [6]),
        .I1(\registers_reg[6]_5 [6]),
        .I2(Q[5]),
        .I3(\registers_reg[5]_4 [6]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[4]_3 [6]),
        .O(\ex_regs2[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[6]_i_13 
       (.I0(\registers_reg[11]_10 [6]),
        .I1(\registers_reg[10]_9 [6]),
        .I2(Q[5]),
        .I3(\registers_reg[9]_8 [6]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[8]_7 [6]),
        .O(\ex_regs2[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[6]_i_14 
       (.I0(\registers_reg[15]_14 [6]),
        .I1(\registers_reg[14]_13 [6]),
        .I2(Q[5]),
        .I3(\registers_reg[13]_12 [6]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[12]_11 [6]),
        .O(\ex_regs2[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[6]_i_15 
       (.I0(\registers_reg[19]_18 [6]),
        .I1(\registers_reg[18]_17 [6]),
        .I2(Q[5]),
        .I3(\registers_reg[17]_16 [6]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[16]_15 [6]),
        .O(\ex_regs2[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[6]_i_16 
       (.I0(\registers_reg[23]_22 [6]),
        .I1(\registers_reg[22]_21 [6]),
        .I2(Q[5]),
        .I3(\registers_reg[21]_20 [6]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[20]_19 [6]),
        .O(\ex_regs2[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[6]_i_17 
       (.I0(\registers_reg[27]_26 [6]),
        .I1(\registers_reg[26]_25 [6]),
        .I2(Q[5]),
        .I3(\registers_reg[25]_24 [6]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[24]_23 [6]),
        .O(\ex_regs2[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[6]_i_18 
       (.I0(\registers_reg[31]_30 [6]),
        .I1(\registers_reg[30]_29 [6]),
        .I2(Q[5]),
        .I3(\registers_reg[29]_28 [6]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[28]_27 [6]),
        .O(\ex_regs2[6]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs2[7]_i_11 
       (.I0(\registers_reg[3]_2 [7]),
        .I1(\registers_reg[2]_1 [7]),
        .I2(Q[5]),
        .I3(\registers_reg[1]_0 [7]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .O(\ex_regs2[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[7]_i_12 
       (.I0(\registers_reg[7]_6 [7]),
        .I1(\registers_reg[6]_5 [7]),
        .I2(Q[5]),
        .I3(\registers_reg[5]_4 [7]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[4]_3 [7]),
        .O(\ex_regs2[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[7]_i_13 
       (.I0(\registers_reg[11]_10 [7]),
        .I1(\registers_reg[10]_9 [7]),
        .I2(Q[5]),
        .I3(\registers_reg[9]_8 [7]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[8]_7 [7]),
        .O(\ex_regs2[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[7]_i_14 
       (.I0(\registers_reg[15]_14 [7]),
        .I1(\registers_reg[14]_13 [7]),
        .I2(Q[5]),
        .I3(\registers_reg[13]_12 [7]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[12]_11 [7]),
        .O(\ex_regs2[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[7]_i_15 
       (.I0(\registers_reg[19]_18 [7]),
        .I1(\registers_reg[18]_17 [7]),
        .I2(Q[5]),
        .I3(\registers_reg[17]_16 [7]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[16]_15 [7]),
        .O(\ex_regs2[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[7]_i_16 
       (.I0(\registers_reg[23]_22 [7]),
        .I1(\registers_reg[22]_21 [7]),
        .I2(Q[5]),
        .I3(\registers_reg[21]_20 [7]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[20]_19 [7]),
        .O(\ex_regs2[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[7]_i_17 
       (.I0(\registers_reg[27]_26 [7]),
        .I1(\registers_reg[26]_25 [7]),
        .I2(Q[5]),
        .I3(\registers_reg[25]_24 [7]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[24]_23 [7]),
        .O(\ex_regs2[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[7]_i_18 
       (.I0(\registers_reg[31]_30 [7]),
        .I1(\registers_reg[30]_29 [7]),
        .I2(Q[5]),
        .I3(\registers_reg[29]_28 [7]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[28]_27 [7]),
        .O(\ex_regs2[7]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs2[8]_i_11 
       (.I0(\registers_reg[3]_2 [8]),
        .I1(\registers_reg[2]_1 [8]),
        .I2(Q[5]),
        .I3(\registers_reg[1]_0 [8]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .O(\ex_regs2[8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[8]_i_12 
       (.I0(\registers_reg[7]_6 [8]),
        .I1(\registers_reg[6]_5 [8]),
        .I2(Q[5]),
        .I3(\registers_reg[5]_4 [8]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[4]_3 [8]),
        .O(\ex_regs2[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[8]_i_13 
       (.I0(\registers_reg[11]_10 [8]),
        .I1(\registers_reg[10]_9 [8]),
        .I2(Q[5]),
        .I3(\registers_reg[9]_8 [8]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[8]_7 [8]),
        .O(\ex_regs2[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[8]_i_14 
       (.I0(\registers_reg[15]_14 [8]),
        .I1(\registers_reg[14]_13 [8]),
        .I2(Q[5]),
        .I3(\registers_reg[13]_12 [8]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[12]_11 [8]),
        .O(\ex_regs2[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[8]_i_15 
       (.I0(\registers_reg[19]_18 [8]),
        .I1(\registers_reg[18]_17 [8]),
        .I2(Q[5]),
        .I3(\registers_reg[17]_16 [8]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[16]_15 [8]),
        .O(\ex_regs2[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[8]_i_16 
       (.I0(\registers_reg[23]_22 [8]),
        .I1(\registers_reg[22]_21 [8]),
        .I2(Q[5]),
        .I3(\registers_reg[21]_20 [8]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[20]_19 [8]),
        .O(\ex_regs2[8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[8]_i_17 
       (.I0(\registers_reg[27]_26 [8]),
        .I1(\registers_reg[26]_25 [8]),
        .I2(Q[5]),
        .I3(\registers_reg[25]_24 [8]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[24]_23 [8]),
        .O(\ex_regs2[8]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[8]_i_18 
       (.I0(\registers_reg[31]_30 [8]),
        .I1(\registers_reg[30]_29 [8]),
        .I2(Q[5]),
        .I3(\registers_reg[29]_28 [8]),
        .I4(\ex_regs2_reg[13]_i_11_0 ),
        .I5(\registers_reg[28]_27 [8]),
        .O(\ex_regs2[8]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ex_regs2[9]_i_10 
       (.I0(\registers_reg[3]_2 [9]),
        .I1(\registers_reg[2]_1 [9]),
        .I2(Q[5]),
        .I3(\registers_reg[1]_0 [9]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .O(\ex_regs2[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[9]_i_11 
       (.I0(\registers_reg[7]_6 [9]),
        .I1(\registers_reg[6]_5 [9]),
        .I2(Q[5]),
        .I3(\registers_reg[5]_4 [9]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[4]_3 [9]),
        .O(\ex_regs2[9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[9]_i_12 
       (.I0(\registers_reg[11]_10 [9]),
        .I1(\registers_reg[10]_9 [9]),
        .I2(Q[5]),
        .I3(\registers_reg[9]_8 [9]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[8]_7 [9]),
        .O(\ex_regs2[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[9]_i_13 
       (.I0(\registers_reg[15]_14 [9]),
        .I1(\registers_reg[14]_13 [9]),
        .I2(Q[5]),
        .I3(\registers_reg[13]_12 [9]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[12]_11 [9]),
        .O(\ex_regs2[9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[9]_i_14 
       (.I0(\registers_reg[19]_18 [9]),
        .I1(\registers_reg[18]_17 [9]),
        .I2(Q[5]),
        .I3(\registers_reg[17]_16 [9]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[16]_15 [9]),
        .O(\ex_regs2[9]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[9]_i_15 
       (.I0(\registers_reg[23]_22 [9]),
        .I1(\registers_reg[22]_21 [9]),
        .I2(Q[5]),
        .I3(\registers_reg[21]_20 [9]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[20]_19 [9]),
        .O(\ex_regs2[9]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[9]_i_16 
       (.I0(\registers_reg[27]_26 [9]),
        .I1(\registers_reg[26]_25 [9]),
        .I2(Q[5]),
        .I3(\registers_reg[25]_24 [9]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[24]_23 [9]),
        .O(\ex_regs2[9]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ex_regs2[9]_i_17 
       (.I0(\registers_reg[31]_30 [9]),
        .I1(\registers_reg[30]_29 [9]),
        .I2(Q[5]),
        .I3(\registers_reg[29]_28 [9]),
        .I4(\ex_regs2_reg[0]_i_10_0 ),
        .I5(\registers_reg[28]_27 [9]),
        .O(\ex_regs2[9]_i_17_n_0 ));
  MUXF7 \ex_regs2_reg[0]_i_10 
       (.I0(\ex_regs2[0]_i_17_n_0 ),
        .I1(\ex_regs2[0]_i_18_n_0 ),
        .O(\ex_regs2_reg[0]_i_10_n_0 ),
        .S(Q[6]));
  MUXF8 \ex_regs2_reg[0]_i_5 
       (.I0(\ex_regs2_reg[0]_i_7_n_0 ),
        .I1(\ex_regs2_reg[0]_i_8_n_0 ),
        .O(\id_instr_reg[23] ),
        .S(Q[7]));
  MUXF8 \ex_regs2_reg[0]_i_6 
       (.I0(\ex_regs2_reg[0]_i_9_n_0 ),
        .I1(\ex_regs2_reg[0]_i_10_n_0 ),
        .O(\id_instr_reg[23]_0 ),
        .S(Q[7]));
  MUXF7 \ex_regs2_reg[0]_i_7 
       (.I0(\ex_regs2[0]_i_11_n_0 ),
        .I1(\ex_regs2[0]_i_12_n_0 ),
        .O(\ex_regs2_reg[0]_i_7_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[0]_i_8 
       (.I0(\ex_regs2[0]_i_13_n_0 ),
        .I1(\ex_regs2[0]_i_14_n_0 ),
        .O(\ex_regs2_reg[0]_i_8_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[0]_i_9 
       (.I0(\ex_regs2[0]_i_15_n_0 ),
        .I1(\ex_regs2[0]_i_16_n_0 ),
        .O(\ex_regs2_reg[0]_i_9_n_0 ),
        .S(Q[6]));
  MUXF8 \ex_regs2_reg[10]_i_10 
       (.I0(\ex_regs2_reg[10]_i_14_n_0 ),
        .I1(\ex_regs2_reg[10]_i_15_n_0 ),
        .O(\id_instr_reg[23]_20 ),
        .S(Q[7]));
  MUXF7 \ex_regs2_reg[10]_i_12 
       (.I0(\ex_regs2[10]_i_16_n_0 ),
        .I1(\ex_regs2[10]_i_17_n_0 ),
        .O(\ex_regs2_reg[10]_i_12_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[10]_i_13 
       (.I0(\ex_regs2[10]_i_18_n_0 ),
        .I1(\ex_regs2[10]_i_19_n_0 ),
        .O(\ex_regs2_reg[10]_i_13_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[10]_i_14 
       (.I0(\ex_regs2[10]_i_20_n_0 ),
        .I1(\ex_regs2[10]_i_21_n_0 ),
        .O(\ex_regs2_reg[10]_i_14_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[10]_i_15 
       (.I0(\ex_regs2[10]_i_22_n_0 ),
        .I1(\ex_regs2[10]_i_23_n_0 ),
        .O(\ex_regs2_reg[10]_i_15_n_0 ),
        .S(Q[6]));
  MUXF8 \ex_regs2_reg[10]_i_9 
       (.I0(\ex_regs2_reg[10]_i_12_n_0 ),
        .I1(\ex_regs2_reg[10]_i_13_n_0 ),
        .O(\id_instr_reg[23]_19 ),
        .S(Q[7]));
  MUXF8 \ex_regs2_reg[11]_i_4 
       (.I0(\ex_regs2_reg[11]_i_6_n_0 ),
        .I1(\ex_regs2_reg[11]_i_7_n_0 ),
        .O(\id_instr_reg[23]_21 ),
        .S(Q[7]));
  MUXF8 \ex_regs2_reg[11]_i_5 
       (.I0(\ex_regs2_reg[11]_i_8_n_0 ),
        .I1(\ex_regs2_reg[11]_i_9_n_0 ),
        .O(\id_instr_reg[23]_22 ),
        .S(Q[7]));
  MUXF7 \ex_regs2_reg[11]_i_6 
       (.I0(\ex_regs2[11]_i_10_n_0 ),
        .I1(\ex_regs2[11]_i_11_n_0 ),
        .O(\ex_regs2_reg[11]_i_6_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[11]_i_7 
       (.I0(\ex_regs2[11]_i_12_n_0 ),
        .I1(\ex_regs2[11]_i_13_n_0 ),
        .O(\ex_regs2_reg[11]_i_7_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[11]_i_8 
       (.I0(\ex_regs2[11]_i_14_n_0 ),
        .I1(\ex_regs2[11]_i_15_n_0 ),
        .O(\ex_regs2_reg[11]_i_8_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[11]_i_9 
       (.I0(\ex_regs2[11]_i_16_n_0 ),
        .I1(\ex_regs2[11]_i_17_n_0 ),
        .O(\ex_regs2_reg[11]_i_9_n_0 ),
        .S(Q[6]));
  MUXF8 \ex_regs2_reg[12]_i_4 
       (.I0(\ex_regs2_reg[12]_i_6_n_0 ),
        .I1(\ex_regs2_reg[12]_i_7_n_0 ),
        .O(\id_instr_reg[23]_23 ),
        .S(Q[7]));
  MUXF8 \ex_regs2_reg[12]_i_5 
       (.I0(\ex_regs2_reg[12]_i_8_n_0 ),
        .I1(\ex_regs2_reg[12]_i_9_n_0 ),
        .O(\id_instr_reg[23]_24 ),
        .S(Q[7]));
  MUXF7 \ex_regs2_reg[12]_i_6 
       (.I0(\ex_regs2[12]_i_10_n_0 ),
        .I1(\ex_regs2[12]_i_11_n_0 ),
        .O(\ex_regs2_reg[12]_i_6_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[12]_i_7 
       (.I0(\ex_regs2[12]_i_12_n_0 ),
        .I1(\ex_regs2[12]_i_13_n_0 ),
        .O(\ex_regs2_reg[12]_i_7_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[12]_i_8 
       (.I0(\ex_regs2[12]_i_14_n_0 ),
        .I1(\ex_regs2[12]_i_15_n_0 ),
        .O(\ex_regs2_reg[12]_i_8_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[12]_i_9 
       (.I0(\ex_regs2[12]_i_16_n_0 ),
        .I1(\ex_regs2[12]_i_17_n_0 ),
        .O(\ex_regs2_reg[12]_i_9_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[13]_i_10 
       (.I0(\ex_regs2[13]_i_16_n_0 ),
        .I1(\ex_regs2[13]_i_17_n_0 ),
        .O(\ex_regs2_reg[13]_i_10_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[13]_i_11 
       (.I0(\ex_regs2[13]_i_18_n_0 ),
        .I1(\ex_regs2[13]_i_19_n_0 ),
        .O(\ex_regs2_reg[13]_i_11_n_0 ),
        .S(Q[6]));
  MUXF8 \ex_regs2_reg[13]_i_6 
       (.I0(\ex_regs2_reg[13]_i_8_n_0 ),
        .I1(\ex_regs2_reg[13]_i_9_n_0 ),
        .O(\id_instr_reg[23]_25 ),
        .S(Q[7]));
  MUXF8 \ex_regs2_reg[13]_i_7 
       (.I0(\ex_regs2_reg[13]_i_10_n_0 ),
        .I1(\ex_regs2_reg[13]_i_11_n_0 ),
        .O(\id_instr_reg[23]_26 ),
        .S(Q[7]));
  MUXF7 \ex_regs2_reg[13]_i_8 
       (.I0(\ex_regs2[13]_i_12_n_0 ),
        .I1(\ex_regs2[13]_i_13_n_0 ),
        .O(\ex_regs2_reg[13]_i_8_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[13]_i_9 
       (.I0(\ex_regs2[13]_i_14_n_0 ),
        .I1(\ex_regs2[13]_i_15_n_0 ),
        .O(\ex_regs2_reg[13]_i_9_n_0 ),
        .S(Q[6]));
  MUXF8 \ex_regs2_reg[14]_i_13 
       (.I0(\ex_regs2_reg[14]_i_20_n_0 ),
        .I1(\ex_regs2_reg[14]_i_21_n_0 ),
        .O(\id_instr_reg[23]_27 ),
        .S(Q[7]));
  MUXF8 \ex_regs2_reg[14]_i_14 
       (.I0(\ex_regs2_reg[14]_i_22_n_0 ),
        .I1(\ex_regs2_reg[14]_i_23_n_0 ),
        .O(\id_instr_reg[23]_28 ),
        .S(Q[7]));
  MUXF7 \ex_regs2_reg[14]_i_20 
       (.I0(\ex_regs2[14]_i_25_n_0 ),
        .I1(\ex_regs2[14]_i_26_n_0 ),
        .O(\ex_regs2_reg[14]_i_20_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[14]_i_21 
       (.I0(\ex_regs2[14]_i_27_n_0 ),
        .I1(\ex_regs2[14]_i_28_n_0 ),
        .O(\ex_regs2_reg[14]_i_21_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[14]_i_22 
       (.I0(\ex_regs2[14]_i_29_n_0 ),
        .I1(\ex_regs2[14]_i_30_n_0 ),
        .O(\ex_regs2_reg[14]_i_22_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[14]_i_23 
       (.I0(\ex_regs2[14]_i_31_n_0 ),
        .I1(\ex_regs2[14]_i_32_n_0 ),
        .O(\ex_regs2_reg[14]_i_23_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[15]_i_10 
       (.I0(\ex_regs2[15]_i_14_n_0 ),
        .I1(\ex_regs2[15]_i_15_n_0 ),
        .O(\ex_regs2_reg[15]_i_10_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[15]_i_11 
       (.I0(\ex_regs2[15]_i_16_n_0 ),
        .I1(\ex_regs2[15]_i_17_n_0 ),
        .O(\ex_regs2_reg[15]_i_11_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[15]_i_12 
       (.I0(\ex_regs2[15]_i_18_n_0 ),
        .I1(\ex_regs2[15]_i_19_n_0 ),
        .O(\ex_regs2_reg[15]_i_12_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[15]_i_13 
       (.I0(\ex_regs2[15]_i_20_n_0 ),
        .I1(\ex_regs2[15]_i_21_n_0 ),
        .O(\ex_regs2_reg[15]_i_13_n_0 ),
        .S(Q[6]));
  MUXF8 \ex_regs2_reg[15]_i_8 
       (.I0(\ex_regs2_reg[15]_i_10_n_0 ),
        .I1(\ex_regs2_reg[15]_i_11_n_0 ),
        .O(\id_instr_reg[23]_29 ),
        .S(Q[7]));
  MUXF8 \ex_regs2_reg[15]_i_9 
       (.I0(\ex_regs2_reg[15]_i_12_n_0 ),
        .I1(\ex_regs2_reg[15]_i_13_n_0 ),
        .O(\id_instr_reg[23]_30 ),
        .S(Q[7]));
  MUXF8 \ex_regs2_reg[16]_i_10 
       (.I0(\ex_regs2_reg[16]_i_13_n_0 ),
        .I1(\ex_regs2_reg[16]_i_14_n_0 ),
        .O(\id_instr_reg[23]_32 ),
        .S(Q[7]));
  MUXF7 \ex_regs2_reg[16]_i_11 
       (.I0(\ex_regs2[16]_i_15_n_0 ),
        .I1(\ex_regs2[16]_i_16_n_0 ),
        .O(\ex_regs2_reg[16]_i_11_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[16]_i_12 
       (.I0(\ex_regs2[16]_i_17_n_0 ),
        .I1(\ex_regs2[16]_i_18_n_0 ),
        .O(\ex_regs2_reg[16]_i_12_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[16]_i_13 
       (.I0(\ex_regs2[16]_i_19_n_0 ),
        .I1(\ex_regs2[16]_i_20_n_0 ),
        .O(\ex_regs2_reg[16]_i_13_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[16]_i_14 
       (.I0(\ex_regs2[16]_i_21_n_0 ),
        .I1(\ex_regs2[16]_i_22_n_0 ),
        .O(\ex_regs2_reg[16]_i_14_n_0 ),
        .S(Q[6]));
  MUXF8 \ex_regs2_reg[16]_i_9 
       (.I0(\ex_regs2_reg[16]_i_11_n_0 ),
        .I1(\ex_regs2_reg[16]_i_12_n_0 ),
        .O(\id_instr_reg[23]_31 ),
        .S(Q[7]));
  MUXF7 \ex_regs2_reg[17]_i_6 
       (.I0(\ex_regs2[17]_i_10_n_0 ),
        .I1(\ex_regs2[17]_i_11_n_0 ),
        .O(\ex_regs2_reg[17]_i_6_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[17]_i_7 
       (.I0(\ex_regs2[17]_i_12_n_0 ),
        .I1(\ex_regs2[17]_i_13_n_0 ),
        .O(\ex_regs2_reg[17]_i_7_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[17]_i_8 
       (.I0(\ex_regs2[17]_i_14_n_0 ),
        .I1(\ex_regs2[17]_i_15_n_0 ),
        .O(\ex_regs2_reg[17]_i_8_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[17]_i_9 
       (.I0(\ex_regs2[17]_i_16_n_0 ),
        .I1(\ex_regs2[17]_i_17_n_0 ),
        .O(\ex_regs2_reg[17]_i_9_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[18]_i_6 
       (.I0(\ex_regs2[18]_i_10_n_0 ),
        .I1(\ex_regs2[18]_i_11_n_0 ),
        .O(\ex_regs2_reg[18]_i_6_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[18]_i_7 
       (.I0(\ex_regs2[18]_i_12_n_0 ),
        .I1(\ex_regs2[18]_i_13_n_0 ),
        .O(\ex_regs2_reg[18]_i_7_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[18]_i_8 
       (.I0(\ex_regs2[18]_i_14_n_0 ),
        .I1(\ex_regs2[18]_i_15_n_0 ),
        .O(\ex_regs2_reg[18]_i_8_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[18]_i_9 
       (.I0(\ex_regs2[18]_i_16_n_0 ),
        .I1(\ex_regs2[18]_i_17_n_0 ),
        .O(\ex_regs2_reg[18]_i_9_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[19]_i_10 
       (.I0(\ex_regs2[19]_i_15_n_0 ),
        .I1(\ex_regs2[19]_i_16_n_0 ),
        .O(\ex_regs2_reg[19]_i_10_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[19]_i_11 
       (.I0(\ex_regs2[19]_i_17_n_0 ),
        .I1(\ex_regs2[19]_i_18_n_0 ),
        .O(\ex_regs2_reg[19]_i_11_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[19]_i_12 
       (.I0(\ex_regs2[19]_i_19_n_0 ),
        .I1(\ex_regs2[19]_i_20_n_0 ),
        .O(\ex_regs2_reg[19]_i_12_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[19]_i_9 
       (.I0(\ex_regs2[19]_i_13_n_0 ),
        .I1(\ex_regs2[19]_i_14_n_0 ),
        .O(\ex_regs2_reg[19]_i_9_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[1]_i_10 
       (.I0(\ex_regs2[1]_i_17_n_0 ),
        .I1(\ex_regs2[1]_i_18_n_0 ),
        .O(\ex_regs2_reg[1]_i_10_n_0 ),
        .S(Q[6]));
  MUXF8 \ex_regs2_reg[1]_i_5 
       (.I0(\ex_regs2_reg[1]_i_7_n_0 ),
        .I1(\ex_regs2_reg[1]_i_8_n_0 ),
        .O(\id_instr_reg[23]_1 ),
        .S(Q[7]));
  MUXF8 \ex_regs2_reg[1]_i_6 
       (.I0(\ex_regs2_reg[1]_i_9_n_0 ),
        .I1(\ex_regs2_reg[1]_i_10_n_0 ),
        .O(\id_instr_reg[23]_2 ),
        .S(Q[7]));
  MUXF7 \ex_regs2_reg[1]_i_7 
       (.I0(\ex_regs2[1]_i_11_n_0 ),
        .I1(\ex_regs2[1]_i_12_n_0 ),
        .O(\ex_regs2_reg[1]_i_7_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[1]_i_8 
       (.I0(\ex_regs2[1]_i_13_n_0 ),
        .I1(\ex_regs2[1]_i_14_n_0 ),
        .O(\ex_regs2_reg[1]_i_8_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[1]_i_9 
       (.I0(\ex_regs2[1]_i_15_n_0 ),
        .I1(\ex_regs2[1]_i_16_n_0 ),
        .O(\ex_regs2_reg[1]_i_9_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[20]_i_10 
       (.I0(\ex_regs2[20]_i_15_n_0 ),
        .I1(\ex_regs2[20]_i_16_n_0 ),
        .O(\ex_regs2_reg[20]_i_10_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[20]_i_11 
       (.I0(\ex_regs2[20]_i_17_n_0 ),
        .I1(\ex_regs2[20]_i_18_n_0 ),
        .O(\ex_regs2_reg[20]_i_11_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[20]_i_12 
       (.I0(\ex_regs2[20]_i_19_n_0 ),
        .I1(\ex_regs2[20]_i_20_n_0 ),
        .O(\ex_regs2_reg[20]_i_12_n_0 ),
        .S(Q[6]));
  MUXF8 \ex_regs2_reg[20]_i_7 
       (.I0(\ex_regs2_reg[20]_i_9_n_0 ),
        .I1(\ex_regs2_reg[20]_i_10_n_0 ),
        .O(\id_instr_reg[23]_33 ),
        .S(Q[7]));
  MUXF8 \ex_regs2_reg[20]_i_8 
       (.I0(\ex_regs2_reg[20]_i_11_n_0 ),
        .I1(\ex_regs2_reg[20]_i_12_n_0 ),
        .O(\id_instr_reg[23]_34 ),
        .S(Q[7]));
  MUXF7 \ex_regs2_reg[20]_i_9 
       (.I0(\ex_regs2[20]_i_13_n_0 ),
        .I1(\ex_regs2[20]_i_14_n_0 ),
        .O(\ex_regs2_reg[20]_i_9_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[21]_i_10 
       (.I0(\ex_regs2[21]_i_17_n_0 ),
        .I1(\ex_regs2[21]_i_18_n_0 ),
        .O(\ex_regs2_reg[21]_i_10_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[21]_i_7 
       (.I0(\ex_regs2[21]_i_11_n_0 ),
        .I1(\ex_regs2[21]_i_12_n_0 ),
        .O(\ex_regs2_reg[21]_i_7_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[21]_i_8 
       (.I0(\ex_regs2[21]_i_13_n_0 ),
        .I1(\ex_regs2[21]_i_14_n_0 ),
        .O(\ex_regs2_reg[21]_i_8_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[21]_i_9 
       (.I0(\ex_regs2[21]_i_15_n_0 ),
        .I1(\ex_regs2[21]_i_16_n_0 ),
        .O(\ex_regs2_reg[21]_i_9_n_0 ),
        .S(Q[6]));
  MUXF8 \ex_regs2_reg[22]_i_10 
       (.I0(\ex_regs2_reg[22]_i_13_n_0 ),
        .I1(\ex_regs2_reg[22]_i_14_n_0 ),
        .O(\id_instr_reg[23]_36 ),
        .S(Q[7]));
  MUXF7 \ex_regs2_reg[22]_i_11 
       (.I0(\ex_regs2[22]_i_15_n_0 ),
        .I1(\ex_regs2[22]_i_16_n_0 ),
        .O(\ex_regs2_reg[22]_i_11_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[22]_i_12 
       (.I0(\ex_regs2[22]_i_17_n_0 ),
        .I1(\ex_regs2[22]_i_18_n_0 ),
        .O(\ex_regs2_reg[22]_i_12_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[22]_i_13 
       (.I0(\ex_regs2[22]_i_19_n_0 ),
        .I1(\ex_regs2[22]_i_20_n_0 ),
        .O(\ex_regs2_reg[22]_i_13_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[22]_i_14 
       (.I0(\ex_regs2[22]_i_21_n_0 ),
        .I1(\ex_regs2[22]_i_22_n_0 ),
        .O(\ex_regs2_reg[22]_i_14_n_0 ),
        .S(Q[6]));
  MUXF8 \ex_regs2_reg[22]_i_9 
       (.I0(\ex_regs2_reg[22]_i_11_n_0 ),
        .I1(\ex_regs2_reg[22]_i_12_n_0 ),
        .O(\id_instr_reg[23]_35 ),
        .S(Q[7]));
  MUXF8 \ex_regs2_reg[23]_i_10 
       (.I0(\ex_regs2_reg[23]_i_13_n_0 ),
        .I1(\ex_regs2_reg[23]_i_14_n_0 ),
        .O(\id_instr_reg[23]_38 ),
        .S(Q[7]));
  MUXF7 \ex_regs2_reg[23]_i_11 
       (.I0(\ex_regs2[23]_i_15_n_0 ),
        .I1(\ex_regs2[23]_i_16_n_0 ),
        .O(\ex_regs2_reg[23]_i_11_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[23]_i_12 
       (.I0(\ex_regs2[23]_i_17_n_0 ),
        .I1(\ex_regs2[23]_i_18_n_0 ),
        .O(\ex_regs2_reg[23]_i_12_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[23]_i_13 
       (.I0(\ex_regs2[23]_i_19_n_0 ),
        .I1(\ex_regs2[23]_i_20_n_0 ),
        .O(\ex_regs2_reg[23]_i_13_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[23]_i_14 
       (.I0(\ex_regs2[23]_i_21_n_0 ),
        .I1(\ex_regs2[23]_i_22_n_0 ),
        .O(\ex_regs2_reg[23]_i_14_n_0 ),
        .S(Q[6]));
  MUXF8 \ex_regs2_reg[23]_i_9 
       (.I0(\ex_regs2_reg[23]_i_11_n_0 ),
        .I1(\ex_regs2_reg[23]_i_12_n_0 ),
        .O(\id_instr_reg[23]_37 ),
        .S(Q[7]));
  MUXF7 \ex_regs2_reg[24]_i_10 
       (.I0(\ex_regs2[24]_i_14_n_0 ),
        .I1(\ex_regs2[24]_i_15_n_0 ),
        .O(\ex_regs2_reg[24]_i_10_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[24]_i_11 
       (.I0(\ex_regs2[24]_i_16_n_0 ),
        .I1(\ex_regs2[24]_i_17_n_0 ),
        .O(\ex_regs2_reg[24]_i_11_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[24]_i_12 
       (.I0(\ex_regs2[24]_i_18_n_0 ),
        .I1(\ex_regs2[24]_i_19_n_0 ),
        .O(\ex_regs2_reg[24]_i_12_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[24]_i_13 
       (.I0(\ex_regs2[24]_i_20_n_0 ),
        .I1(\ex_regs2[24]_i_21_n_0 ),
        .O(\ex_regs2_reg[24]_i_13_n_0 ),
        .S(Q[6]));
  MUXF8 \ex_regs2_reg[24]_i_8 
       (.I0(\ex_regs2_reg[24]_i_10_n_0 ),
        .I1(\ex_regs2_reg[24]_i_11_n_0 ),
        .O(\id_instr_reg[23]_39 ),
        .S(Q[7]));
  MUXF8 \ex_regs2_reg[24]_i_9 
       (.I0(\ex_regs2_reg[24]_i_12_n_0 ),
        .I1(\ex_regs2_reg[24]_i_13_n_0 ),
        .O(\id_instr_reg[23]_40 ),
        .S(Q[7]));
  MUXF7 \ex_regs2_reg[25]_i_10 
       (.I0(\ex_regs2[25]_i_17_n_0 ),
        .I1(\ex_regs2[25]_i_18_n_0 ),
        .O(\ex_regs2_reg[25]_i_10_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[25]_i_7 
       (.I0(\ex_regs2[25]_i_11_n_0 ),
        .I1(\ex_regs2[25]_i_12_n_0 ),
        .O(\ex_regs2_reg[25]_i_7_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[25]_i_8 
       (.I0(\ex_regs2[25]_i_13_n_0 ),
        .I1(\ex_regs2[25]_i_14_n_0 ),
        .O(\ex_regs2_reg[25]_i_8_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[25]_i_9 
       (.I0(\ex_regs2[25]_i_15_n_0 ),
        .I1(\ex_regs2[25]_i_16_n_0 ),
        .O(\ex_regs2_reg[25]_i_9_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[26]_i_10 
       (.I0(\ex_regs2[26]_i_14_n_0 ),
        .I1(\ex_regs2[26]_i_15_n_0 ),
        .O(\ex_regs2_reg[26]_i_10_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[26]_i_11 
       (.I0(\ex_regs2[26]_i_16_n_0 ),
        .I1(\ex_regs2[26]_i_17_n_0 ),
        .O(\ex_regs2_reg[26]_i_11_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[26]_i_12 
       (.I0(\ex_regs2[26]_i_18_n_0 ),
        .I1(\ex_regs2[26]_i_19_n_0 ),
        .O(\ex_regs2_reg[26]_i_12_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[26]_i_13 
       (.I0(\ex_regs2[26]_i_20_n_0 ),
        .I1(\ex_regs2[26]_i_21_n_0 ),
        .O(\ex_regs2_reg[26]_i_13_n_0 ),
        .S(Q[6]));
  MUXF8 \ex_regs2_reg[26]_i_8 
       (.I0(\ex_regs2_reg[26]_i_10_n_0 ),
        .I1(\ex_regs2_reg[26]_i_11_n_0 ),
        .O(\id_instr_reg[23]_41 ),
        .S(Q[7]));
  MUXF8 \ex_regs2_reg[26]_i_9 
       (.I0(\ex_regs2_reg[26]_i_12_n_0 ),
        .I1(\ex_regs2_reg[26]_i_13_n_0 ),
        .O(\id_instr_reg[23]_42 ),
        .S(Q[7]));
  MUXF7 \ex_regs2_reg[27]_i_10 
       (.I0(\ex_regs2[27]_i_14_n_0 ),
        .I1(\ex_regs2[27]_i_15_n_0 ),
        .O(\ex_regs2_reg[27]_i_10_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[27]_i_11 
       (.I0(\ex_regs2[27]_i_16_n_0 ),
        .I1(\ex_regs2[27]_i_17_n_0 ),
        .O(\ex_regs2_reg[27]_i_11_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[27]_i_12 
       (.I0(\ex_regs2[27]_i_18_n_0 ),
        .I1(\ex_regs2[27]_i_19_n_0 ),
        .O(\ex_regs2_reg[27]_i_12_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[27]_i_13 
       (.I0(\ex_regs2[27]_i_20_n_0 ),
        .I1(\ex_regs2[27]_i_21_n_0 ),
        .O(\ex_regs2_reg[27]_i_13_n_0 ),
        .S(Q[6]));
  MUXF8 \ex_regs2_reg[27]_i_8 
       (.I0(\ex_regs2_reg[27]_i_10_n_0 ),
        .I1(\ex_regs2_reg[27]_i_11_n_0 ),
        .O(\id_instr_reg[23]_43 ),
        .S(Q[7]));
  MUXF8 \ex_regs2_reg[27]_i_9 
       (.I0(\ex_regs2_reg[27]_i_12_n_0 ),
        .I1(\ex_regs2_reg[27]_i_13_n_0 ),
        .O(\id_instr_reg[23]_44 ),
        .S(Q[7]));
  MUXF7 \ex_regs2_reg[28]_i_10 
       (.I0(\ex_regs2[28]_i_17_n_0 ),
        .I1(\ex_regs2[28]_i_18_n_0 ),
        .O(\ex_regs2_reg[28]_i_10_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[28]_i_7 
       (.I0(\ex_regs2[28]_i_11_n_0 ),
        .I1(\ex_regs2[28]_i_12_n_0 ),
        .O(\ex_regs2_reg[28]_i_7_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[28]_i_8 
       (.I0(\ex_regs2[28]_i_13_n_0 ),
        .I1(\ex_regs2[28]_i_14_n_0 ),
        .O(\ex_regs2_reg[28]_i_8_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[28]_i_9 
       (.I0(\ex_regs2[28]_i_15_n_0 ),
        .I1(\ex_regs2[28]_i_16_n_0 ),
        .O(\ex_regs2_reg[28]_i_9_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[29]_i_10 
       (.I0(\ex_regs2[29]_i_15_n_0 ),
        .I1(\ex_regs2[29]_i_16_n_0 ),
        .O(\ex_regs2_reg[29]_i_10_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[29]_i_11 
       (.I0(\ex_regs2[29]_i_17_n_0 ),
        .I1(\ex_regs2[29]_i_18_n_0 ),
        .O(\ex_regs2_reg[29]_i_11_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[29]_i_12 
       (.I0(\ex_regs2[29]_i_19_n_0 ),
        .I1(\ex_regs2[29]_i_20_n_0 ),
        .O(\ex_regs2_reg[29]_i_12_n_0 ),
        .S(Q[6]));
  MUXF8 \ex_regs2_reg[29]_i_7 
       (.I0(\ex_regs2_reg[29]_i_9_n_0 ),
        .I1(\ex_regs2_reg[29]_i_10_n_0 ),
        .O(\id_instr_reg[23]_45 ),
        .S(Q[7]));
  MUXF8 \ex_regs2_reg[29]_i_8 
       (.I0(\ex_regs2_reg[29]_i_11_n_0 ),
        .I1(\ex_regs2_reg[29]_i_12_n_0 ),
        .O(\id_instr_reg[23]_46 ),
        .S(Q[7]));
  MUXF7 \ex_regs2_reg[29]_i_9 
       (.I0(\ex_regs2[29]_i_13_n_0 ),
        .I1(\ex_regs2[29]_i_14_n_0 ),
        .O(\ex_regs2_reg[29]_i_9_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[2]_i_10 
       (.I0(\ex_regs2[2]_i_17_n_0 ),
        .I1(\ex_regs2[2]_i_18_n_0 ),
        .O(\ex_regs2_reg[2]_i_10_n_0 ),
        .S(Q[6]));
  MUXF8 \ex_regs2_reg[2]_i_5 
       (.I0(\ex_regs2_reg[2]_i_7_n_0 ),
        .I1(\ex_regs2_reg[2]_i_8_n_0 ),
        .O(\id_instr_reg[23]_3 ),
        .S(Q[7]));
  MUXF8 \ex_regs2_reg[2]_i_6 
       (.I0(\ex_regs2_reg[2]_i_9_n_0 ),
        .I1(\ex_regs2_reg[2]_i_10_n_0 ),
        .O(\id_instr_reg[23]_4 ),
        .S(Q[7]));
  MUXF7 \ex_regs2_reg[2]_i_7 
       (.I0(\ex_regs2[2]_i_11_n_0 ),
        .I1(\ex_regs2[2]_i_12_n_0 ),
        .O(\ex_regs2_reg[2]_i_7_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[2]_i_8 
       (.I0(\ex_regs2[2]_i_13_n_0 ),
        .I1(\ex_regs2[2]_i_14_n_0 ),
        .O(\ex_regs2_reg[2]_i_8_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[2]_i_9 
       (.I0(\ex_regs2[2]_i_15_n_0 ),
        .I1(\ex_regs2[2]_i_16_n_0 ),
        .O(\ex_regs2_reg[2]_i_9_n_0 ),
        .S(Q[6]));
  MUXF8 \ex_regs2_reg[30]_i_10 
       (.I0(\ex_regs2_reg[30]_i_13_n_0 ),
        .I1(\ex_regs2_reg[30]_i_14_n_0 ),
        .O(\id_instr_reg[23]_48 ),
        .S(Q[7]));
  MUXF7 \ex_regs2_reg[30]_i_11 
       (.I0(\ex_regs2[30]_i_15_n_0 ),
        .I1(\ex_regs2[30]_i_16_n_0 ),
        .O(\ex_regs2_reg[30]_i_11_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[30]_i_12 
       (.I0(\ex_regs2[30]_i_17_n_0 ),
        .I1(\ex_regs2[30]_i_18_n_0 ),
        .O(\ex_regs2_reg[30]_i_12_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[30]_i_13 
       (.I0(\ex_regs2[30]_i_19_n_0 ),
        .I1(\ex_regs2[30]_i_20_n_0 ),
        .O(\ex_regs2_reg[30]_i_13_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[30]_i_14 
       (.I0(\ex_regs2[30]_i_21_n_0 ),
        .I1(\ex_regs2[30]_i_22_n_0 ),
        .O(\ex_regs2_reg[30]_i_14_n_0 ),
        .S(Q[6]));
  MUXF8 \ex_regs2_reg[30]_i_9 
       (.I0(\ex_regs2_reg[30]_i_11_n_0 ),
        .I1(\ex_regs2_reg[30]_i_12_n_0 ),
        .O(\id_instr_reg[23]_47 ),
        .S(Q[7]));
  MUXF7 \ex_regs2_reg[31]_i_10 
       (.I0(\ex_regs2[31]_i_16_n_0 ),
        .I1(\ex_regs2[31]_i_17_n_0 ),
        .O(\ex_regs2_reg[31]_i_10_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[31]_i_11 
       (.I0(\ex_regs2[31]_i_18_n_0 ),
        .I1(\ex_regs2[31]_i_19_n_0 ),
        .O(\ex_regs2_reg[31]_i_11_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[31]_i_8 
       (.I0(\ex_regs2[31]_i_12_n_0 ),
        .I1(\ex_regs2[31]_i_13_n_0 ),
        .O(\ex_regs2_reg[31]_i_8_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[31]_i_9 
       (.I0(\ex_regs2[31]_i_14_n_0 ),
        .I1(\ex_regs2[31]_i_15_n_0 ),
        .O(\ex_regs2_reg[31]_i_9_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[3]_i_10 
       (.I0(\ex_regs2[3]_i_17_n_0 ),
        .I1(\ex_regs2[3]_i_18_n_0 ),
        .O(\ex_regs2_reg[3]_i_10_n_0 ),
        .S(Q[6]));
  MUXF8 \ex_regs2_reg[3]_i_5 
       (.I0(\ex_regs2_reg[3]_i_7_n_0 ),
        .I1(\ex_regs2_reg[3]_i_8_n_0 ),
        .O(\id_instr_reg[23]_5 ),
        .S(Q[7]));
  MUXF8 \ex_regs2_reg[3]_i_6 
       (.I0(\ex_regs2_reg[3]_i_9_n_0 ),
        .I1(\ex_regs2_reg[3]_i_10_n_0 ),
        .O(\id_instr_reg[23]_6 ),
        .S(Q[7]));
  MUXF7 \ex_regs2_reg[3]_i_7 
       (.I0(\ex_regs2[3]_i_11_n_0 ),
        .I1(\ex_regs2[3]_i_12_n_0 ),
        .O(\ex_regs2_reg[3]_i_7_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[3]_i_8 
       (.I0(\ex_regs2[3]_i_13_n_0 ),
        .I1(\ex_regs2[3]_i_14_n_0 ),
        .O(\ex_regs2_reg[3]_i_8_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[3]_i_9 
       (.I0(\ex_regs2[3]_i_15_n_0 ),
        .I1(\ex_regs2[3]_i_16_n_0 ),
        .O(\ex_regs2_reg[3]_i_9_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[4]_i_10 
       (.I0(\ex_regs2[4]_i_17_n_0 ),
        .I1(\ex_regs2[4]_i_18_n_0 ),
        .O(\ex_regs2_reg[4]_i_10_n_0 ),
        .S(Q[6]));
  MUXF8 \ex_regs2_reg[4]_i_5 
       (.I0(\ex_regs2_reg[4]_i_7_n_0 ),
        .I1(\ex_regs2_reg[4]_i_8_n_0 ),
        .O(\id_instr_reg[23]_7 ),
        .S(Q[7]));
  MUXF8 \ex_regs2_reg[4]_i_6 
       (.I0(\ex_regs2_reg[4]_i_9_n_0 ),
        .I1(\ex_regs2_reg[4]_i_10_n_0 ),
        .O(\id_instr_reg[23]_8 ),
        .S(Q[7]));
  MUXF7 \ex_regs2_reg[4]_i_7 
       (.I0(\ex_regs2[4]_i_11_n_0 ),
        .I1(\ex_regs2[4]_i_12_n_0 ),
        .O(\ex_regs2_reg[4]_i_7_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[4]_i_8 
       (.I0(\ex_regs2[4]_i_13_n_0 ),
        .I1(\ex_regs2[4]_i_14_n_0 ),
        .O(\ex_regs2_reg[4]_i_8_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[4]_i_9 
       (.I0(\ex_regs2[4]_i_15_n_0 ),
        .I1(\ex_regs2[4]_i_16_n_0 ),
        .O(\ex_regs2_reg[4]_i_9_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[5]_i_10 
       (.I0(\ex_regs2[5]_i_17_n_0 ),
        .I1(\ex_regs2[5]_i_18_n_0 ),
        .O(\ex_regs2_reg[5]_i_10_n_0 ),
        .S(Q[6]));
  MUXF8 \ex_regs2_reg[5]_i_5 
       (.I0(\ex_regs2_reg[5]_i_7_n_0 ),
        .I1(\ex_regs2_reg[5]_i_8_n_0 ),
        .O(\id_instr_reg[23]_9 ),
        .S(Q[7]));
  MUXF8 \ex_regs2_reg[5]_i_6 
       (.I0(\ex_regs2_reg[5]_i_9_n_0 ),
        .I1(\ex_regs2_reg[5]_i_10_n_0 ),
        .O(\id_instr_reg[23]_10 ),
        .S(Q[7]));
  MUXF7 \ex_regs2_reg[5]_i_7 
       (.I0(\ex_regs2[5]_i_11_n_0 ),
        .I1(\ex_regs2[5]_i_12_n_0 ),
        .O(\ex_regs2_reg[5]_i_7_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[5]_i_8 
       (.I0(\ex_regs2[5]_i_13_n_0 ),
        .I1(\ex_regs2[5]_i_14_n_0 ),
        .O(\ex_regs2_reg[5]_i_8_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[5]_i_9 
       (.I0(\ex_regs2[5]_i_15_n_0 ),
        .I1(\ex_regs2[5]_i_16_n_0 ),
        .O(\ex_regs2_reg[5]_i_9_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[6]_i_10 
       (.I0(\ex_regs2[6]_i_17_n_0 ),
        .I1(\ex_regs2[6]_i_18_n_0 ),
        .O(\ex_regs2_reg[6]_i_10_n_0 ),
        .S(Q[6]));
  MUXF8 \ex_regs2_reg[6]_i_5 
       (.I0(\ex_regs2_reg[6]_i_7_n_0 ),
        .I1(\ex_regs2_reg[6]_i_8_n_0 ),
        .O(\id_instr_reg[23]_11 ),
        .S(Q[7]));
  MUXF8 \ex_regs2_reg[6]_i_6 
       (.I0(\ex_regs2_reg[6]_i_9_n_0 ),
        .I1(\ex_regs2_reg[6]_i_10_n_0 ),
        .O(\id_instr_reg[23]_12 ),
        .S(Q[7]));
  MUXF7 \ex_regs2_reg[6]_i_7 
       (.I0(\ex_regs2[6]_i_11_n_0 ),
        .I1(\ex_regs2[6]_i_12_n_0 ),
        .O(\ex_regs2_reg[6]_i_7_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[6]_i_8 
       (.I0(\ex_regs2[6]_i_13_n_0 ),
        .I1(\ex_regs2[6]_i_14_n_0 ),
        .O(\ex_regs2_reg[6]_i_8_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[6]_i_9 
       (.I0(\ex_regs2[6]_i_15_n_0 ),
        .I1(\ex_regs2[6]_i_16_n_0 ),
        .O(\ex_regs2_reg[6]_i_9_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[7]_i_10 
       (.I0(\ex_regs2[7]_i_17_n_0 ),
        .I1(\ex_regs2[7]_i_18_n_0 ),
        .O(\ex_regs2_reg[7]_i_10_n_0 ),
        .S(Q[6]));
  MUXF8 \ex_regs2_reg[7]_i_5 
       (.I0(\ex_regs2_reg[7]_i_7_n_0 ),
        .I1(\ex_regs2_reg[7]_i_8_n_0 ),
        .O(\id_instr_reg[23]_13 ),
        .S(Q[7]));
  MUXF8 \ex_regs2_reg[7]_i_6 
       (.I0(\ex_regs2_reg[7]_i_9_n_0 ),
        .I1(\ex_regs2_reg[7]_i_10_n_0 ),
        .O(\id_instr_reg[23]_14 ),
        .S(Q[7]));
  MUXF7 \ex_regs2_reg[7]_i_7 
       (.I0(\ex_regs2[7]_i_11_n_0 ),
        .I1(\ex_regs2[7]_i_12_n_0 ),
        .O(\ex_regs2_reg[7]_i_7_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[7]_i_8 
       (.I0(\ex_regs2[7]_i_13_n_0 ),
        .I1(\ex_regs2[7]_i_14_n_0 ),
        .O(\ex_regs2_reg[7]_i_8_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[7]_i_9 
       (.I0(\ex_regs2[7]_i_15_n_0 ),
        .I1(\ex_regs2[7]_i_16_n_0 ),
        .O(\ex_regs2_reg[7]_i_9_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[8]_i_10 
       (.I0(\ex_regs2[8]_i_17_n_0 ),
        .I1(\ex_regs2[8]_i_18_n_0 ),
        .O(\ex_regs2_reg[8]_i_10_n_0 ),
        .S(Q[6]));
  MUXF8 \ex_regs2_reg[8]_i_5 
       (.I0(\ex_regs2_reg[8]_i_7_n_0 ),
        .I1(\ex_regs2_reg[8]_i_8_n_0 ),
        .O(\id_instr_reg[23]_15 ),
        .S(Q[7]));
  MUXF8 \ex_regs2_reg[8]_i_6 
       (.I0(\ex_regs2_reg[8]_i_9_n_0 ),
        .I1(\ex_regs2_reg[8]_i_10_n_0 ),
        .O(\id_instr_reg[23]_16 ),
        .S(Q[7]));
  MUXF7 \ex_regs2_reg[8]_i_7 
       (.I0(\ex_regs2[8]_i_11_n_0 ),
        .I1(\ex_regs2[8]_i_12_n_0 ),
        .O(\ex_regs2_reg[8]_i_7_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[8]_i_8 
       (.I0(\ex_regs2[8]_i_13_n_0 ),
        .I1(\ex_regs2[8]_i_14_n_0 ),
        .O(\ex_regs2_reg[8]_i_8_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[8]_i_9 
       (.I0(\ex_regs2[8]_i_15_n_0 ),
        .I1(\ex_regs2[8]_i_16_n_0 ),
        .O(\ex_regs2_reg[8]_i_9_n_0 ),
        .S(Q[6]));
  MUXF8 \ex_regs2_reg[9]_i_4 
       (.I0(\ex_regs2_reg[9]_i_6_n_0 ),
        .I1(\ex_regs2_reg[9]_i_7_n_0 ),
        .O(\id_instr_reg[23]_17 ),
        .S(Q[7]));
  MUXF8 \ex_regs2_reg[9]_i_5 
       (.I0(\ex_regs2_reg[9]_i_8_n_0 ),
        .I1(\ex_regs2_reg[9]_i_9_n_0 ),
        .O(\id_instr_reg[23]_18 ),
        .S(Q[7]));
  MUXF7 \ex_regs2_reg[9]_i_6 
       (.I0(\ex_regs2[9]_i_10_n_0 ),
        .I1(\ex_regs2[9]_i_11_n_0 ),
        .O(\ex_regs2_reg[9]_i_6_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[9]_i_7 
       (.I0(\ex_regs2[9]_i_12_n_0 ),
        .I1(\ex_regs2[9]_i_13_n_0 ),
        .O(\ex_regs2_reg[9]_i_7_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[9]_i_8 
       (.I0(\ex_regs2[9]_i_14_n_0 ),
        .I1(\ex_regs2[9]_i_15_n_0 ),
        .O(\ex_regs2_reg[9]_i_8_n_0 ),
        .S(Q[6]));
  MUXF7 \ex_regs2_reg[9]_i_9 
       (.I0(\ex_regs2[9]_i_16_n_0 ),
        .I1(\ex_regs2[9]_i_17_n_0 ),
        .O(\ex_regs2_reg[9]_i_9_n_0 ),
        .S(Q[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \leds_OBUF[7]_inst_i_85 
       (.I0(\ex_regs2_reg[14]_i_23_n_0 ),
        .I1(\ex_regs2_reg[14]_i_22_n_0 ),
        .I2(Q[8]),
        .I3(\ex_regs2_reg[14]_i_21_n_0 ),
        .I4(Q[7]),
        .I5(\ex_regs2_reg[14]_i_20_n_0 ),
        .O(\id_instr_reg[24]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \leds_OBUF[7]_inst_i_87 
       (.I0(\ex_regs2_reg[12]_i_9_n_0 ),
        .I1(\ex_regs2_reg[12]_i_8_n_0 ),
        .I2(Q[8]),
        .I3(\ex_regs2_reg[12]_i_7_n_0 ),
        .I4(Q[7]),
        .I5(\ex_regs2_reg[12]_i_6_n_0 ),
        .O(\id_instr_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \leds_OBUF[7]_inst_i_88 
       (.I0(\ex_regs2_reg[9]_i_9_n_0 ),
        .I1(\ex_regs2_reg[9]_i_8_n_0 ),
        .I2(Q[8]),
        .I3(\ex_regs2_reg[9]_i_7_n_0 ),
        .I4(Q[7]),
        .I5(\ex_regs2_reg[9]_i_6_n_0 ),
        .O(\id_instr_reg[24] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc[11]_i_30 
       (.I0(\ex_regs1_reg[11]_i_11_n_0 ),
        .I1(\ex_regs1_reg[11]_i_10_n_0 ),
        .I2(Q[4]),
        .I3(\ex_regs1_reg[11]_i_9_n_0 ),
        .I4(Q[3]),
        .I5(\ex_regs1_reg[11]_i_8_n_0 ),
        .O(registers[5]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[10][0] 
       (.C(clk_out2),
        .CE(\registers_reg[10][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[0]),
        .Q(\registers_reg[10]_9 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[10][10] 
       (.C(clk_out2),
        .CE(\registers_reg[10][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[10]),
        .Q(\registers_reg[10]_9 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[10][11] 
       (.C(clk_out2),
        .CE(\registers_reg[10][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[11]),
        .Q(\registers_reg[10]_9 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[10][12] 
       (.C(clk_out2),
        .CE(\registers_reg[10][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[12]),
        .Q(\registers_reg[10]_9 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[10][13] 
       (.C(clk_out2),
        .CE(\registers_reg[10][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[13]),
        .Q(\registers_reg[10]_9 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[10][14] 
       (.C(clk_out2),
        .CE(\registers_reg[10][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[14]),
        .Q(\registers_reg[10]_9 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[10][15] 
       (.C(clk_out2),
        .CE(\registers_reg[10][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[15]),
        .Q(\registers_reg[10]_9 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[10][16] 
       (.C(clk_out2),
        .CE(\registers_reg[10][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[16]),
        .Q(\registers_reg[10]_9 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[10][17] 
       (.C(clk_out2),
        .CE(\registers_reg[10][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[17]),
        .Q(\registers_reg[10]_9 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[10][18] 
       (.C(clk_out2),
        .CE(\registers_reg[10][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[18]),
        .Q(\registers_reg[10]_9 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[10][19] 
       (.C(clk_out2),
        .CE(\registers_reg[10][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[19]),
        .Q(\registers_reg[10]_9 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[10][1] 
       (.C(clk_out2),
        .CE(\registers_reg[10][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[1]),
        .Q(\registers_reg[10]_9 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[10][20] 
       (.C(clk_out2),
        .CE(\registers_reg[10][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[20]),
        .Q(\registers_reg[10]_9 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[10][21] 
       (.C(clk_out2),
        .CE(\registers_reg[10][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[21]),
        .Q(\registers_reg[10]_9 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[10][22] 
       (.C(clk_out2),
        .CE(\registers_reg[10][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[22]),
        .Q(\registers_reg[10]_9 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[10][23] 
       (.C(clk_out2),
        .CE(\registers_reg[10][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[23]),
        .Q(\registers_reg[10]_9 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[10][24] 
       (.C(clk_out2),
        .CE(\registers_reg[10][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[24]),
        .Q(\registers_reg[10]_9 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[10][25] 
       (.C(clk_out2),
        .CE(\registers_reg[10][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[25]),
        .Q(\registers_reg[10]_9 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[10][26] 
       (.C(clk_out2),
        .CE(\registers_reg[10][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[26]),
        .Q(\registers_reg[10]_9 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[10][27] 
       (.C(clk_out2),
        .CE(\registers_reg[10][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[27]),
        .Q(\registers_reg[10]_9 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[10][28] 
       (.C(clk_out2),
        .CE(\registers_reg[10][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[28]),
        .Q(\registers_reg[10]_9 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[10][29] 
       (.C(clk_out2),
        .CE(\registers_reg[10][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[29]),
        .Q(\registers_reg[10]_9 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[10][2] 
       (.C(clk_out2),
        .CE(\registers_reg[10][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[2]),
        .Q(\registers_reg[10]_9 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[10][30] 
       (.C(clk_out2),
        .CE(\registers_reg[10][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[30]),
        .Q(\registers_reg[10]_9 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[10][31] 
       (.C(clk_out2),
        .CE(\registers_reg[10][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[31]),
        .Q(\registers_reg[10]_9 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[10][3] 
       (.C(clk_out2),
        .CE(\registers_reg[10][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[3]),
        .Q(\registers_reg[10]_9 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[10][4] 
       (.C(clk_out2),
        .CE(\registers_reg[10][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[4]),
        .Q(\registers_reg[10]_9 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[10][5] 
       (.C(clk_out2),
        .CE(\registers_reg[10][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[5]),
        .Q(\registers_reg[10]_9 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[10][6] 
       (.C(clk_out2),
        .CE(\registers_reg[10][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[6]),
        .Q(\registers_reg[10]_9 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[10][7] 
       (.C(clk_out2),
        .CE(\registers_reg[10][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[7]),
        .Q(\registers_reg[10]_9 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[10][8] 
       (.C(clk_out2),
        .CE(\registers_reg[10][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[8]),
        .Q(\registers_reg[10]_9 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[10][9] 
       (.C(clk_out2),
        .CE(\registers_reg[10][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[9]),
        .Q(\registers_reg[10]_9 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[11][0] 
       (.C(clk_out2),
        .CE(\registers_reg[11][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[0]),
        .Q(\registers_reg[11]_10 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[11][10] 
       (.C(clk_out2),
        .CE(\registers_reg[11][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[10]),
        .Q(\registers_reg[11]_10 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[11][11] 
       (.C(clk_out2),
        .CE(\registers_reg[11][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[11]),
        .Q(\registers_reg[11]_10 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[11][12] 
       (.C(clk_out2),
        .CE(\registers_reg[11][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[12]),
        .Q(\registers_reg[11]_10 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[11][13] 
       (.C(clk_out2),
        .CE(\registers_reg[11][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[13]),
        .Q(\registers_reg[11]_10 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[11][14] 
       (.C(clk_out2),
        .CE(\registers_reg[11][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[14]),
        .Q(\registers_reg[11]_10 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[11][15] 
       (.C(clk_out2),
        .CE(\registers_reg[11][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[15]),
        .Q(\registers_reg[11]_10 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[11][16] 
       (.C(clk_out2),
        .CE(\registers_reg[11][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[16]),
        .Q(\registers_reg[11]_10 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[11][17] 
       (.C(clk_out2),
        .CE(\registers_reg[11][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[17]),
        .Q(\registers_reg[11]_10 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[11][18] 
       (.C(clk_out2),
        .CE(\registers_reg[11][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[18]),
        .Q(\registers_reg[11]_10 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[11][19] 
       (.C(clk_out2),
        .CE(\registers_reg[11][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[19]),
        .Q(\registers_reg[11]_10 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[11][1] 
       (.C(clk_out2),
        .CE(\registers_reg[11][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[1]),
        .Q(\registers_reg[11]_10 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[11][20] 
       (.C(clk_out2),
        .CE(\registers_reg[11][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[20]),
        .Q(\registers_reg[11]_10 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[11][21] 
       (.C(clk_out2),
        .CE(\registers_reg[11][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[21]),
        .Q(\registers_reg[11]_10 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[11][22] 
       (.C(clk_out2),
        .CE(\registers_reg[11][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[22]),
        .Q(\registers_reg[11]_10 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[11][23] 
       (.C(clk_out2),
        .CE(\registers_reg[11][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[23]),
        .Q(\registers_reg[11]_10 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[11][24] 
       (.C(clk_out2),
        .CE(\registers_reg[11][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[24]),
        .Q(\registers_reg[11]_10 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[11][25] 
       (.C(clk_out2),
        .CE(\registers_reg[11][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[25]),
        .Q(\registers_reg[11]_10 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[11][26] 
       (.C(clk_out2),
        .CE(\registers_reg[11][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[26]),
        .Q(\registers_reg[11]_10 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[11][27] 
       (.C(clk_out2),
        .CE(\registers_reg[11][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[27]),
        .Q(\registers_reg[11]_10 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[11][28] 
       (.C(clk_out2),
        .CE(\registers_reg[11][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[28]),
        .Q(\registers_reg[11]_10 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[11][29] 
       (.C(clk_out2),
        .CE(\registers_reg[11][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[29]),
        .Q(\registers_reg[11]_10 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[11][2] 
       (.C(clk_out2),
        .CE(\registers_reg[11][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[2]),
        .Q(\registers_reg[11]_10 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[11][30] 
       (.C(clk_out2),
        .CE(\registers_reg[11][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[30]),
        .Q(\registers_reg[11]_10 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[11][31] 
       (.C(clk_out2),
        .CE(\registers_reg[11][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[31]),
        .Q(\registers_reg[11]_10 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[11][3] 
       (.C(clk_out2),
        .CE(\registers_reg[11][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[3]),
        .Q(\registers_reg[11]_10 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[11][4] 
       (.C(clk_out2),
        .CE(\registers_reg[11][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[4]),
        .Q(\registers_reg[11]_10 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[11][5] 
       (.C(clk_out2),
        .CE(\registers_reg[11][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[5]),
        .Q(\registers_reg[11]_10 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[11][6] 
       (.C(clk_out2),
        .CE(\registers_reg[11][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[6]),
        .Q(\registers_reg[11]_10 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[11][7] 
       (.C(clk_out2),
        .CE(\registers_reg[11][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[7]),
        .Q(\registers_reg[11]_10 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[11][8] 
       (.C(clk_out2),
        .CE(\registers_reg[11][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[8]),
        .Q(\registers_reg[11]_10 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[11][9] 
       (.C(clk_out2),
        .CE(\registers_reg[11][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[9]),
        .Q(\registers_reg[11]_10 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[12][0] 
       (.C(clk_out2),
        .CE(\registers_reg[12][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[0]),
        .Q(\registers_reg[12]_11 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[12][10] 
       (.C(clk_out2),
        .CE(\registers_reg[12][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[10]),
        .Q(\registers_reg[12]_11 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[12][11] 
       (.C(clk_out2),
        .CE(\registers_reg[12][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[11]),
        .Q(\registers_reg[12]_11 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[12][12] 
       (.C(clk_out2),
        .CE(\registers_reg[12][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[12]),
        .Q(\registers_reg[12]_11 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[12][13] 
       (.C(clk_out2),
        .CE(\registers_reg[12][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[13]),
        .Q(\registers_reg[12]_11 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[12][14] 
       (.C(clk_out2),
        .CE(\registers_reg[12][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[14]),
        .Q(\registers_reg[12]_11 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[12][15] 
       (.C(clk_out2),
        .CE(\registers_reg[12][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[15]),
        .Q(\registers_reg[12]_11 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[12][16] 
       (.C(clk_out2),
        .CE(\registers_reg[12][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[16]),
        .Q(\registers_reg[12]_11 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[12][17] 
       (.C(clk_out2),
        .CE(\registers_reg[12][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[17]),
        .Q(\registers_reg[12]_11 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[12][18] 
       (.C(clk_out2),
        .CE(\registers_reg[12][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[18]),
        .Q(\registers_reg[12]_11 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[12][19] 
       (.C(clk_out2),
        .CE(\registers_reg[12][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[19]),
        .Q(\registers_reg[12]_11 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[12][1] 
       (.C(clk_out2),
        .CE(\registers_reg[12][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[1]),
        .Q(\registers_reg[12]_11 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[12][20] 
       (.C(clk_out2),
        .CE(\registers_reg[12][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[20]),
        .Q(\registers_reg[12]_11 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[12][21] 
       (.C(clk_out2),
        .CE(\registers_reg[12][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[21]),
        .Q(\registers_reg[12]_11 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[12][22] 
       (.C(clk_out2),
        .CE(\registers_reg[12][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[22]),
        .Q(\registers_reg[12]_11 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[12][23] 
       (.C(clk_out2),
        .CE(\registers_reg[12][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[23]),
        .Q(\registers_reg[12]_11 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[12][24] 
       (.C(clk_out2),
        .CE(\registers_reg[12][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[24]),
        .Q(\registers_reg[12]_11 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[12][25] 
       (.C(clk_out2),
        .CE(\registers_reg[12][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[25]),
        .Q(\registers_reg[12]_11 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[12][26] 
       (.C(clk_out2),
        .CE(\registers_reg[12][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[26]),
        .Q(\registers_reg[12]_11 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[12][27] 
       (.C(clk_out2),
        .CE(\registers_reg[12][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[27]),
        .Q(\registers_reg[12]_11 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[12][28] 
       (.C(clk_out2),
        .CE(\registers_reg[12][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[28]),
        .Q(\registers_reg[12]_11 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[12][29] 
       (.C(clk_out2),
        .CE(\registers_reg[12][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[29]),
        .Q(\registers_reg[12]_11 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[12][2] 
       (.C(clk_out2),
        .CE(\registers_reg[12][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[2]),
        .Q(\registers_reg[12]_11 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[12][30] 
       (.C(clk_out2),
        .CE(\registers_reg[12][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[30]),
        .Q(\registers_reg[12]_11 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[12][31] 
       (.C(clk_out2),
        .CE(\registers_reg[12][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[31]),
        .Q(\registers_reg[12]_11 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[12][3] 
       (.C(clk_out2),
        .CE(\registers_reg[12][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[3]),
        .Q(\registers_reg[12]_11 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[12][4] 
       (.C(clk_out2),
        .CE(\registers_reg[12][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[4]),
        .Q(\registers_reg[12]_11 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[12][5] 
       (.C(clk_out2),
        .CE(\registers_reg[12][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[5]),
        .Q(\registers_reg[12]_11 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[12][6] 
       (.C(clk_out2),
        .CE(\registers_reg[12][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[6]),
        .Q(\registers_reg[12]_11 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[12][7] 
       (.C(clk_out2),
        .CE(\registers_reg[12][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[7]),
        .Q(\registers_reg[12]_11 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[12][8] 
       (.C(clk_out2),
        .CE(\registers_reg[12][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[8]),
        .Q(\registers_reg[12]_11 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[12][9] 
       (.C(clk_out2),
        .CE(\registers_reg[12][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[9]),
        .Q(\registers_reg[12]_11 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[13][0] 
       (.C(clk_out2),
        .CE(\registers_reg[13][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[0]),
        .Q(\registers_reg[13]_12 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[13][10] 
       (.C(clk_out2),
        .CE(\registers_reg[13][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[10]),
        .Q(\registers_reg[13]_12 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[13][11] 
       (.C(clk_out2),
        .CE(\registers_reg[13][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[11]),
        .Q(\registers_reg[13]_12 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[13][12] 
       (.C(clk_out2),
        .CE(\registers_reg[13][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[12]),
        .Q(\registers_reg[13]_12 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[13][13] 
       (.C(clk_out2),
        .CE(\registers_reg[13][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[13]),
        .Q(\registers_reg[13]_12 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[13][14] 
       (.C(clk_out2),
        .CE(\registers_reg[13][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[14]),
        .Q(\registers_reg[13]_12 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[13][15] 
       (.C(clk_out2),
        .CE(\registers_reg[13][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[15]),
        .Q(\registers_reg[13]_12 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[13][16] 
       (.C(clk_out2),
        .CE(\registers_reg[13][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[16]),
        .Q(\registers_reg[13]_12 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[13][17] 
       (.C(clk_out2),
        .CE(\registers_reg[13][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[17]),
        .Q(\registers_reg[13]_12 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[13][18] 
       (.C(clk_out2),
        .CE(\registers_reg[13][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[18]),
        .Q(\registers_reg[13]_12 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[13][19] 
       (.C(clk_out2),
        .CE(\registers_reg[13][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[19]),
        .Q(\registers_reg[13]_12 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[13][1] 
       (.C(clk_out2),
        .CE(\registers_reg[13][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[1]),
        .Q(\registers_reg[13]_12 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[13][20] 
       (.C(clk_out2),
        .CE(\registers_reg[13][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[20]),
        .Q(\registers_reg[13]_12 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[13][21] 
       (.C(clk_out2),
        .CE(\registers_reg[13][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[21]),
        .Q(\registers_reg[13]_12 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[13][22] 
       (.C(clk_out2),
        .CE(\registers_reg[13][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[22]),
        .Q(\registers_reg[13]_12 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[13][23] 
       (.C(clk_out2),
        .CE(\registers_reg[13][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[23]),
        .Q(\registers_reg[13]_12 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[13][24] 
       (.C(clk_out2),
        .CE(\registers_reg[13][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[24]),
        .Q(\registers_reg[13]_12 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[13][25] 
       (.C(clk_out2),
        .CE(\registers_reg[13][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[25]),
        .Q(\registers_reg[13]_12 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[13][26] 
       (.C(clk_out2),
        .CE(\registers_reg[13][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[26]),
        .Q(\registers_reg[13]_12 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[13][27] 
       (.C(clk_out2),
        .CE(\registers_reg[13][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[27]),
        .Q(\registers_reg[13]_12 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[13][28] 
       (.C(clk_out2),
        .CE(\registers_reg[13][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[28]),
        .Q(\registers_reg[13]_12 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[13][29] 
       (.C(clk_out2),
        .CE(\registers_reg[13][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[29]),
        .Q(\registers_reg[13]_12 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[13][2] 
       (.C(clk_out2),
        .CE(\registers_reg[13][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[2]),
        .Q(\registers_reg[13]_12 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[13][30] 
       (.C(clk_out2),
        .CE(\registers_reg[13][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[30]),
        .Q(\registers_reg[13]_12 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[13][31] 
       (.C(clk_out2),
        .CE(\registers_reg[13][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[31]),
        .Q(\registers_reg[13]_12 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[13][3] 
       (.C(clk_out2),
        .CE(\registers_reg[13][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[3]),
        .Q(\registers_reg[13]_12 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[13][4] 
       (.C(clk_out2),
        .CE(\registers_reg[13][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[4]),
        .Q(\registers_reg[13]_12 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[13][5] 
       (.C(clk_out2),
        .CE(\registers_reg[13][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[5]),
        .Q(\registers_reg[13]_12 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[13][6] 
       (.C(clk_out2),
        .CE(\registers_reg[13][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[6]),
        .Q(\registers_reg[13]_12 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[13][7] 
       (.C(clk_out2),
        .CE(\registers_reg[13][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[7]),
        .Q(\registers_reg[13]_12 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[13][8] 
       (.C(clk_out2),
        .CE(\registers_reg[13][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[8]),
        .Q(\registers_reg[13]_12 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[13][9] 
       (.C(clk_out2),
        .CE(\registers_reg[13][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[9]),
        .Q(\registers_reg[13]_12 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[14][0] 
       (.C(clk_out2),
        .CE(\registers_reg[14][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[0]),
        .Q(\registers_reg[14]_13 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[14][10] 
       (.C(clk_out2),
        .CE(\registers_reg[14][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[10]),
        .Q(\registers_reg[14]_13 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[14][11] 
       (.C(clk_out2),
        .CE(\registers_reg[14][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[11]),
        .Q(\registers_reg[14]_13 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[14][12] 
       (.C(clk_out2),
        .CE(\registers_reg[14][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[12]),
        .Q(\registers_reg[14]_13 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[14][13] 
       (.C(clk_out2),
        .CE(\registers_reg[14][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[13]),
        .Q(\registers_reg[14]_13 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[14][14] 
       (.C(clk_out2),
        .CE(\registers_reg[14][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[14]),
        .Q(\registers_reg[14]_13 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[14][15] 
       (.C(clk_out2),
        .CE(\registers_reg[14][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[15]),
        .Q(\registers_reg[14]_13 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[14][16] 
       (.C(clk_out2),
        .CE(\registers_reg[14][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[16]),
        .Q(\registers_reg[14]_13 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[14][17] 
       (.C(clk_out2),
        .CE(\registers_reg[14][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[17]),
        .Q(\registers_reg[14]_13 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[14][18] 
       (.C(clk_out2),
        .CE(\registers_reg[14][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[18]),
        .Q(\registers_reg[14]_13 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[14][19] 
       (.C(clk_out2),
        .CE(\registers_reg[14][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[19]),
        .Q(\registers_reg[14]_13 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[14][1] 
       (.C(clk_out2),
        .CE(\registers_reg[14][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[1]),
        .Q(\registers_reg[14]_13 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[14][20] 
       (.C(clk_out2),
        .CE(\registers_reg[14][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[20]),
        .Q(\registers_reg[14]_13 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[14][21] 
       (.C(clk_out2),
        .CE(\registers_reg[14][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[21]),
        .Q(\registers_reg[14]_13 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[14][22] 
       (.C(clk_out2),
        .CE(\registers_reg[14][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[22]),
        .Q(\registers_reg[14]_13 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[14][23] 
       (.C(clk_out2),
        .CE(\registers_reg[14][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[23]),
        .Q(\registers_reg[14]_13 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[14][24] 
       (.C(clk_out2),
        .CE(\registers_reg[14][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[24]),
        .Q(\registers_reg[14]_13 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[14][25] 
       (.C(clk_out2),
        .CE(\registers_reg[14][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[25]),
        .Q(\registers_reg[14]_13 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[14][26] 
       (.C(clk_out2),
        .CE(\registers_reg[14][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[26]),
        .Q(\registers_reg[14]_13 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[14][27] 
       (.C(clk_out2),
        .CE(\registers_reg[14][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[27]),
        .Q(\registers_reg[14]_13 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[14][28] 
       (.C(clk_out2),
        .CE(\registers_reg[14][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[28]),
        .Q(\registers_reg[14]_13 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[14][29] 
       (.C(clk_out2),
        .CE(\registers_reg[14][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[29]),
        .Q(\registers_reg[14]_13 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[14][2] 
       (.C(clk_out2),
        .CE(\registers_reg[14][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[2]),
        .Q(\registers_reg[14]_13 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[14][30] 
       (.C(clk_out2),
        .CE(\registers_reg[14][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[30]),
        .Q(\registers_reg[14]_13 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[14][31] 
       (.C(clk_out2),
        .CE(\registers_reg[14][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[31]),
        .Q(\registers_reg[14]_13 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[14][3] 
       (.C(clk_out2),
        .CE(\registers_reg[14][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[3]),
        .Q(\registers_reg[14]_13 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[14][4] 
       (.C(clk_out2),
        .CE(\registers_reg[14][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[4]),
        .Q(\registers_reg[14]_13 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[14][5] 
       (.C(clk_out2),
        .CE(\registers_reg[14][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[5]),
        .Q(\registers_reg[14]_13 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[14][6] 
       (.C(clk_out2),
        .CE(\registers_reg[14][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[6]),
        .Q(\registers_reg[14]_13 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[14][7] 
       (.C(clk_out2),
        .CE(\registers_reg[14][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[7]),
        .Q(\registers_reg[14]_13 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[14][8] 
       (.C(clk_out2),
        .CE(\registers_reg[14][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[8]),
        .Q(\registers_reg[14]_13 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[14][9] 
       (.C(clk_out2),
        .CE(\registers_reg[14][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[9]),
        .Q(\registers_reg[14]_13 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[15][0] 
       (.C(clk_out2),
        .CE(\registers_reg[15][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[0]),
        .Q(\registers_reg[15]_14 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[15][10] 
       (.C(clk_out2),
        .CE(\registers_reg[15][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[10]),
        .Q(\registers_reg[15]_14 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[15][11] 
       (.C(clk_out2),
        .CE(\registers_reg[15][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[11]),
        .Q(\registers_reg[15]_14 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[15][12] 
       (.C(clk_out2),
        .CE(\registers_reg[15][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[12]),
        .Q(\registers_reg[15]_14 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[15][13] 
       (.C(clk_out2),
        .CE(\registers_reg[15][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[13]),
        .Q(\registers_reg[15]_14 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[15][14] 
       (.C(clk_out2),
        .CE(\registers_reg[15][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[14]),
        .Q(\registers_reg[15]_14 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[15][15] 
       (.C(clk_out2),
        .CE(\registers_reg[15][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[15]),
        .Q(\registers_reg[15]_14 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[15][16] 
       (.C(clk_out2),
        .CE(\registers_reg[15][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[16]),
        .Q(\registers_reg[15]_14 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[15][17] 
       (.C(clk_out2),
        .CE(\registers_reg[15][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[17]),
        .Q(\registers_reg[15]_14 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[15][18] 
       (.C(clk_out2),
        .CE(\registers_reg[15][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[18]),
        .Q(\registers_reg[15]_14 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[15][19] 
       (.C(clk_out2),
        .CE(\registers_reg[15][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[19]),
        .Q(\registers_reg[15]_14 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[15][1] 
       (.C(clk_out2),
        .CE(\registers_reg[15][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[1]),
        .Q(\registers_reg[15]_14 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[15][20] 
       (.C(clk_out2),
        .CE(\registers_reg[15][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[20]),
        .Q(\registers_reg[15]_14 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[15][21] 
       (.C(clk_out2),
        .CE(\registers_reg[15][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[21]),
        .Q(\registers_reg[15]_14 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[15][22] 
       (.C(clk_out2),
        .CE(\registers_reg[15][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[22]),
        .Q(\registers_reg[15]_14 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[15][23] 
       (.C(clk_out2),
        .CE(\registers_reg[15][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[23]),
        .Q(\registers_reg[15]_14 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[15][24] 
       (.C(clk_out2),
        .CE(\registers_reg[15][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[24]),
        .Q(\registers_reg[15]_14 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[15][25] 
       (.C(clk_out2),
        .CE(\registers_reg[15][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[25]),
        .Q(\registers_reg[15]_14 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[15][26] 
       (.C(clk_out2),
        .CE(\registers_reg[15][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[26]),
        .Q(\registers_reg[15]_14 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[15][27] 
       (.C(clk_out2),
        .CE(\registers_reg[15][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[27]),
        .Q(\registers_reg[15]_14 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[15][28] 
       (.C(clk_out2),
        .CE(\registers_reg[15][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[28]),
        .Q(\registers_reg[15]_14 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[15][29] 
       (.C(clk_out2),
        .CE(\registers_reg[15][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[29]),
        .Q(\registers_reg[15]_14 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[15][2] 
       (.C(clk_out2),
        .CE(\registers_reg[15][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[2]),
        .Q(\registers_reg[15]_14 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[15][30] 
       (.C(clk_out2),
        .CE(\registers_reg[15][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[30]),
        .Q(\registers_reg[15]_14 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[15][31] 
       (.C(clk_out2),
        .CE(\registers_reg[15][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[31]),
        .Q(\registers_reg[15]_14 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[15][3] 
       (.C(clk_out2),
        .CE(\registers_reg[15][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[3]),
        .Q(\registers_reg[15]_14 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[15][4] 
       (.C(clk_out2),
        .CE(\registers_reg[15][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[4]),
        .Q(\registers_reg[15]_14 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[15][5] 
       (.C(clk_out2),
        .CE(\registers_reg[15][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[5]),
        .Q(\registers_reg[15]_14 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[15][6] 
       (.C(clk_out2),
        .CE(\registers_reg[15][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[6]),
        .Q(\registers_reg[15]_14 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[15][7] 
       (.C(clk_out2),
        .CE(\registers_reg[15][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[7]),
        .Q(\registers_reg[15]_14 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[15][8] 
       (.C(clk_out2),
        .CE(\registers_reg[15][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[8]),
        .Q(\registers_reg[15]_14 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[15][9] 
       (.C(clk_out2),
        .CE(\registers_reg[15][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[9]),
        .Q(\registers_reg[15]_14 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[16][0] 
       (.C(clk_out2),
        .CE(\registers_reg[16][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[0]),
        .Q(\registers_reg[16]_15 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[16][10] 
       (.C(clk_out2),
        .CE(\registers_reg[16][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[10]),
        .Q(\registers_reg[16]_15 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[16][11] 
       (.C(clk_out2),
        .CE(\registers_reg[16][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[11]),
        .Q(\registers_reg[16]_15 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[16][12] 
       (.C(clk_out2),
        .CE(\registers_reg[16][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[12]),
        .Q(\registers_reg[16]_15 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[16][13] 
       (.C(clk_out2),
        .CE(\registers_reg[16][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[13]),
        .Q(\registers_reg[16]_15 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[16][14] 
       (.C(clk_out2),
        .CE(\registers_reg[16][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[14]),
        .Q(\registers_reg[16]_15 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[16][15] 
       (.C(clk_out2),
        .CE(\registers_reg[16][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[15]),
        .Q(\registers_reg[16]_15 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[16][16] 
       (.C(clk_out2),
        .CE(\registers_reg[16][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[16]),
        .Q(\registers_reg[16]_15 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[16][17] 
       (.C(clk_out2),
        .CE(\registers_reg[16][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[17]),
        .Q(\registers_reg[16]_15 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[16][18] 
       (.C(clk_out2),
        .CE(\registers_reg[16][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[18]),
        .Q(\registers_reg[16]_15 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[16][19] 
       (.C(clk_out2),
        .CE(\registers_reg[16][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[19]),
        .Q(\registers_reg[16]_15 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[16][1] 
       (.C(clk_out2),
        .CE(\registers_reg[16][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[1]),
        .Q(\registers_reg[16]_15 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[16][20] 
       (.C(clk_out2),
        .CE(\registers_reg[16][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[20]),
        .Q(\registers_reg[16]_15 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[16][21] 
       (.C(clk_out2),
        .CE(\registers_reg[16][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[21]),
        .Q(\registers_reg[16]_15 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[16][22] 
       (.C(clk_out2),
        .CE(\registers_reg[16][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[22]),
        .Q(\registers_reg[16]_15 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[16][23] 
       (.C(clk_out2),
        .CE(\registers_reg[16][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[23]),
        .Q(\registers_reg[16]_15 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[16][24] 
       (.C(clk_out2),
        .CE(\registers_reg[16][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[24]),
        .Q(\registers_reg[16]_15 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[16][25] 
       (.C(clk_out2),
        .CE(\registers_reg[16][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[25]),
        .Q(\registers_reg[16]_15 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[16][26] 
       (.C(clk_out2),
        .CE(\registers_reg[16][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[26]),
        .Q(\registers_reg[16]_15 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[16][27] 
       (.C(clk_out2),
        .CE(\registers_reg[16][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[27]),
        .Q(\registers_reg[16]_15 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[16][28] 
       (.C(clk_out2),
        .CE(\registers_reg[16][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[28]),
        .Q(\registers_reg[16]_15 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[16][29] 
       (.C(clk_out2),
        .CE(\registers_reg[16][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[29]),
        .Q(\registers_reg[16]_15 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[16][2] 
       (.C(clk_out2),
        .CE(\registers_reg[16][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[2]),
        .Q(\registers_reg[16]_15 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[16][30] 
       (.C(clk_out2),
        .CE(\registers_reg[16][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[30]),
        .Q(\registers_reg[16]_15 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[16][31] 
       (.C(clk_out2),
        .CE(\registers_reg[16][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[31]),
        .Q(\registers_reg[16]_15 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[16][3] 
       (.C(clk_out2),
        .CE(\registers_reg[16][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[3]),
        .Q(\registers_reg[16]_15 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[16][4] 
       (.C(clk_out2),
        .CE(\registers_reg[16][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[4]),
        .Q(\registers_reg[16]_15 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[16][5] 
       (.C(clk_out2),
        .CE(\registers_reg[16][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[5]),
        .Q(\registers_reg[16]_15 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[16][6] 
       (.C(clk_out2),
        .CE(\registers_reg[16][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[6]),
        .Q(\registers_reg[16]_15 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[16][7] 
       (.C(clk_out2),
        .CE(\registers_reg[16][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[7]),
        .Q(\registers_reg[16]_15 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[16][8] 
       (.C(clk_out2),
        .CE(\registers_reg[16][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[8]),
        .Q(\registers_reg[16]_15 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[16][9] 
       (.C(clk_out2),
        .CE(\registers_reg[16][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[9]),
        .Q(\registers_reg[16]_15 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[17][0] 
       (.C(clk_out2),
        .CE(\registers_reg[17][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[0]),
        .Q(\registers_reg[17]_16 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[17][10] 
       (.C(clk_out2),
        .CE(\registers_reg[17][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[10]),
        .Q(\registers_reg[17]_16 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[17][11] 
       (.C(clk_out2),
        .CE(\registers_reg[17][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[11]),
        .Q(\registers_reg[17]_16 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[17][12] 
       (.C(clk_out2),
        .CE(\registers_reg[17][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[12]),
        .Q(\registers_reg[17]_16 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[17][13] 
       (.C(clk_out2),
        .CE(\registers_reg[17][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[13]),
        .Q(\registers_reg[17]_16 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[17][14] 
       (.C(clk_out2),
        .CE(\registers_reg[17][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[14]),
        .Q(\registers_reg[17]_16 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[17][15] 
       (.C(clk_out2),
        .CE(\registers_reg[17][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[15]),
        .Q(\registers_reg[17]_16 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[17][16] 
       (.C(clk_out2),
        .CE(\registers_reg[17][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[16]),
        .Q(\registers_reg[17]_16 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[17][17] 
       (.C(clk_out2),
        .CE(\registers_reg[17][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[17]),
        .Q(\registers_reg[17]_16 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[17][18] 
       (.C(clk_out2),
        .CE(\registers_reg[17][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[18]),
        .Q(\registers_reg[17]_16 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[17][19] 
       (.C(clk_out2),
        .CE(\registers_reg[17][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[19]),
        .Q(\registers_reg[17]_16 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[17][1] 
       (.C(clk_out2),
        .CE(\registers_reg[17][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[1]),
        .Q(\registers_reg[17]_16 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[17][20] 
       (.C(clk_out2),
        .CE(\registers_reg[17][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[20]),
        .Q(\registers_reg[17]_16 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[17][21] 
       (.C(clk_out2),
        .CE(\registers_reg[17][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[21]),
        .Q(\registers_reg[17]_16 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[17][22] 
       (.C(clk_out2),
        .CE(\registers_reg[17][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[22]),
        .Q(\registers_reg[17]_16 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[17][23] 
       (.C(clk_out2),
        .CE(\registers_reg[17][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[23]),
        .Q(\registers_reg[17]_16 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[17][24] 
       (.C(clk_out2),
        .CE(\registers_reg[17][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[24]),
        .Q(\registers_reg[17]_16 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[17][25] 
       (.C(clk_out2),
        .CE(\registers_reg[17][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[25]),
        .Q(\registers_reg[17]_16 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[17][26] 
       (.C(clk_out2),
        .CE(\registers_reg[17][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[26]),
        .Q(\registers_reg[17]_16 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[17][27] 
       (.C(clk_out2),
        .CE(\registers_reg[17][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[27]),
        .Q(\registers_reg[17]_16 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[17][28] 
       (.C(clk_out2),
        .CE(\registers_reg[17][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[28]),
        .Q(\registers_reg[17]_16 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[17][29] 
       (.C(clk_out2),
        .CE(\registers_reg[17][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[29]),
        .Q(\registers_reg[17]_16 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[17][2] 
       (.C(clk_out2),
        .CE(\registers_reg[17][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[2]),
        .Q(\registers_reg[17]_16 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[17][30] 
       (.C(clk_out2),
        .CE(\registers_reg[17][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[30]),
        .Q(\registers_reg[17]_16 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[17][31] 
       (.C(clk_out2),
        .CE(\registers_reg[17][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[31]),
        .Q(\registers_reg[17]_16 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[17][3] 
       (.C(clk_out2),
        .CE(\registers_reg[17][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[3]),
        .Q(\registers_reg[17]_16 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[17][4] 
       (.C(clk_out2),
        .CE(\registers_reg[17][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[4]),
        .Q(\registers_reg[17]_16 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[17][5] 
       (.C(clk_out2),
        .CE(\registers_reg[17][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[5]),
        .Q(\registers_reg[17]_16 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[17][6] 
       (.C(clk_out2),
        .CE(\registers_reg[17][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[6]),
        .Q(\registers_reg[17]_16 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[17][7] 
       (.C(clk_out2),
        .CE(\registers_reg[17][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[7]),
        .Q(\registers_reg[17]_16 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[17][8] 
       (.C(clk_out2),
        .CE(\registers_reg[17][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[8]),
        .Q(\registers_reg[17]_16 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[17][9] 
       (.C(clk_out2),
        .CE(\registers_reg[17][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[9]),
        .Q(\registers_reg[17]_16 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[18][0] 
       (.C(clk_out2),
        .CE(\registers_reg[18][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[0]),
        .Q(\registers_reg[18]_17 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[18][10] 
       (.C(clk_out2),
        .CE(\registers_reg[18][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[10]),
        .Q(\registers_reg[18]_17 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[18][11] 
       (.C(clk_out2),
        .CE(\registers_reg[18][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[11]),
        .Q(\registers_reg[18]_17 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[18][12] 
       (.C(clk_out2),
        .CE(\registers_reg[18][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[12]),
        .Q(\registers_reg[18]_17 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[18][13] 
       (.C(clk_out2),
        .CE(\registers_reg[18][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[13]),
        .Q(\registers_reg[18]_17 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[18][14] 
       (.C(clk_out2),
        .CE(\registers_reg[18][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[14]),
        .Q(\registers_reg[18]_17 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[18][15] 
       (.C(clk_out2),
        .CE(\registers_reg[18][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[15]),
        .Q(\registers_reg[18]_17 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[18][16] 
       (.C(clk_out2),
        .CE(\registers_reg[18][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[16]),
        .Q(\registers_reg[18]_17 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[18][17] 
       (.C(clk_out2),
        .CE(\registers_reg[18][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[17]),
        .Q(\registers_reg[18]_17 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[18][18] 
       (.C(clk_out2),
        .CE(\registers_reg[18][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[18]),
        .Q(\registers_reg[18]_17 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[18][19] 
       (.C(clk_out2),
        .CE(\registers_reg[18][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[19]),
        .Q(\registers_reg[18]_17 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[18][1] 
       (.C(clk_out2),
        .CE(\registers_reg[18][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[1]),
        .Q(\registers_reg[18]_17 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[18][20] 
       (.C(clk_out2),
        .CE(\registers_reg[18][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[20]),
        .Q(\registers_reg[18]_17 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[18][21] 
       (.C(clk_out2),
        .CE(\registers_reg[18][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[21]),
        .Q(\registers_reg[18]_17 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[18][22] 
       (.C(clk_out2),
        .CE(\registers_reg[18][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[22]),
        .Q(\registers_reg[18]_17 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[18][23] 
       (.C(clk_out2),
        .CE(\registers_reg[18][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[23]),
        .Q(\registers_reg[18]_17 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[18][24] 
       (.C(clk_out2),
        .CE(\registers_reg[18][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[24]),
        .Q(\registers_reg[18]_17 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[18][25] 
       (.C(clk_out2),
        .CE(\registers_reg[18][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[25]),
        .Q(\registers_reg[18]_17 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[18][26] 
       (.C(clk_out2),
        .CE(\registers_reg[18][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[26]),
        .Q(\registers_reg[18]_17 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[18][27] 
       (.C(clk_out2),
        .CE(\registers_reg[18][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[27]),
        .Q(\registers_reg[18]_17 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[18][28] 
       (.C(clk_out2),
        .CE(\registers_reg[18][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[28]),
        .Q(\registers_reg[18]_17 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[18][29] 
       (.C(clk_out2),
        .CE(\registers_reg[18][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[29]),
        .Q(\registers_reg[18]_17 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[18][2] 
       (.C(clk_out2),
        .CE(\registers_reg[18][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[2]),
        .Q(\registers_reg[18]_17 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[18][30] 
       (.C(clk_out2),
        .CE(\registers_reg[18][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[30]),
        .Q(\registers_reg[18]_17 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[18][31] 
       (.C(clk_out2),
        .CE(\registers_reg[18][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[31]),
        .Q(\registers_reg[18]_17 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[18][3] 
       (.C(clk_out2),
        .CE(\registers_reg[18][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[3]),
        .Q(\registers_reg[18]_17 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[18][4] 
       (.C(clk_out2),
        .CE(\registers_reg[18][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[4]),
        .Q(\registers_reg[18]_17 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[18][5] 
       (.C(clk_out2),
        .CE(\registers_reg[18][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[5]),
        .Q(\registers_reg[18]_17 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[18][6] 
       (.C(clk_out2),
        .CE(\registers_reg[18][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[6]),
        .Q(\registers_reg[18]_17 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[18][7] 
       (.C(clk_out2),
        .CE(\registers_reg[18][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[7]),
        .Q(\registers_reg[18]_17 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[18][8] 
       (.C(clk_out2),
        .CE(\registers_reg[18][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[8]),
        .Q(\registers_reg[18]_17 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[18][9] 
       (.C(clk_out2),
        .CE(\registers_reg[18][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[9]),
        .Q(\registers_reg[18]_17 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[19][0] 
       (.C(clk_out2),
        .CE(\registers_reg[19][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[0]),
        .Q(\registers_reg[19]_18 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[19][10] 
       (.C(clk_out2),
        .CE(\registers_reg[19][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[10]),
        .Q(\registers_reg[19]_18 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[19][11] 
       (.C(clk_out2),
        .CE(\registers_reg[19][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[11]),
        .Q(\registers_reg[19]_18 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[19][12] 
       (.C(clk_out2),
        .CE(\registers_reg[19][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[12]),
        .Q(\registers_reg[19]_18 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[19][13] 
       (.C(clk_out2),
        .CE(\registers_reg[19][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[13]),
        .Q(\registers_reg[19]_18 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[19][14] 
       (.C(clk_out2),
        .CE(\registers_reg[19][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[14]),
        .Q(\registers_reg[19]_18 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[19][15] 
       (.C(clk_out2),
        .CE(\registers_reg[19][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[15]),
        .Q(\registers_reg[19]_18 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[19][16] 
       (.C(clk_out2),
        .CE(\registers_reg[19][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[16]),
        .Q(\registers_reg[19]_18 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[19][17] 
       (.C(clk_out2),
        .CE(\registers_reg[19][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[17]),
        .Q(\registers_reg[19]_18 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[19][18] 
       (.C(clk_out2),
        .CE(\registers_reg[19][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[18]),
        .Q(\registers_reg[19]_18 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[19][19] 
       (.C(clk_out2),
        .CE(\registers_reg[19][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[19]),
        .Q(\registers_reg[19]_18 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[19][1] 
       (.C(clk_out2),
        .CE(\registers_reg[19][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[1]),
        .Q(\registers_reg[19]_18 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[19][20] 
       (.C(clk_out2),
        .CE(\registers_reg[19][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[20]),
        .Q(\registers_reg[19]_18 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[19][21] 
       (.C(clk_out2),
        .CE(\registers_reg[19][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[21]),
        .Q(\registers_reg[19]_18 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[19][22] 
       (.C(clk_out2),
        .CE(\registers_reg[19][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[22]),
        .Q(\registers_reg[19]_18 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[19][23] 
       (.C(clk_out2),
        .CE(\registers_reg[19][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[23]),
        .Q(\registers_reg[19]_18 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[19][24] 
       (.C(clk_out2),
        .CE(\registers_reg[19][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[24]),
        .Q(\registers_reg[19]_18 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[19][25] 
       (.C(clk_out2),
        .CE(\registers_reg[19][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[25]),
        .Q(\registers_reg[19]_18 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[19][26] 
       (.C(clk_out2),
        .CE(\registers_reg[19][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[26]),
        .Q(\registers_reg[19]_18 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[19][27] 
       (.C(clk_out2),
        .CE(\registers_reg[19][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[27]),
        .Q(\registers_reg[19]_18 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[19][28] 
       (.C(clk_out2),
        .CE(\registers_reg[19][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[28]),
        .Q(\registers_reg[19]_18 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[19][29] 
       (.C(clk_out2),
        .CE(\registers_reg[19][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[29]),
        .Q(\registers_reg[19]_18 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[19][2] 
       (.C(clk_out2),
        .CE(\registers_reg[19][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[2]),
        .Q(\registers_reg[19]_18 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[19][30] 
       (.C(clk_out2),
        .CE(\registers_reg[19][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[30]),
        .Q(\registers_reg[19]_18 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[19][31] 
       (.C(clk_out2),
        .CE(\registers_reg[19][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[31]),
        .Q(\registers_reg[19]_18 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[19][3] 
       (.C(clk_out2),
        .CE(\registers_reg[19][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[3]),
        .Q(\registers_reg[19]_18 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[19][4] 
       (.C(clk_out2),
        .CE(\registers_reg[19][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[4]),
        .Q(\registers_reg[19]_18 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[19][5] 
       (.C(clk_out2),
        .CE(\registers_reg[19][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[5]),
        .Q(\registers_reg[19]_18 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[19][6] 
       (.C(clk_out2),
        .CE(\registers_reg[19][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[6]),
        .Q(\registers_reg[19]_18 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[19][7] 
       (.C(clk_out2),
        .CE(\registers_reg[19][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[7]),
        .Q(\registers_reg[19]_18 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[19][8] 
       (.C(clk_out2),
        .CE(\registers_reg[19][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[8]),
        .Q(\registers_reg[19]_18 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[19][9] 
       (.C(clk_out2),
        .CE(\registers_reg[19][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[9]),
        .Q(\registers_reg[19]_18 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[1][0] 
       (.C(clk_out2),
        .CE(E),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[0]),
        .Q(\registers_reg[1]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[1][10] 
       (.C(clk_out2),
        .CE(E),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[10]),
        .Q(\registers_reg[1]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[1][11] 
       (.C(clk_out2),
        .CE(E),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[11]),
        .Q(\registers_reg[1]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[1][12] 
       (.C(clk_out2),
        .CE(E),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[12]),
        .Q(\registers_reg[1]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[1][13] 
       (.C(clk_out2),
        .CE(E),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[13]),
        .Q(\registers_reg[1]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[1][14] 
       (.C(clk_out2),
        .CE(E),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[14]),
        .Q(\registers_reg[1]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[1][15] 
       (.C(clk_out2),
        .CE(E),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[15]),
        .Q(\registers_reg[1]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[1][16] 
       (.C(clk_out2),
        .CE(E),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[16]),
        .Q(\registers_reg[1]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[1][17] 
       (.C(clk_out2),
        .CE(E),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[17]),
        .Q(\registers_reg[1]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[1][18] 
       (.C(clk_out2),
        .CE(E),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[18]),
        .Q(\registers_reg[1]_0 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[1][19] 
       (.C(clk_out2),
        .CE(E),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[19]),
        .Q(\registers_reg[1]_0 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[1][1] 
       (.C(clk_out2),
        .CE(E),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[1]),
        .Q(\registers_reg[1]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[1][20] 
       (.C(clk_out2),
        .CE(E),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[20]),
        .Q(\registers_reg[1]_0 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[1][21] 
       (.C(clk_out2),
        .CE(E),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[21]),
        .Q(\registers_reg[1]_0 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[1][22] 
       (.C(clk_out2),
        .CE(E),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[22]),
        .Q(\registers_reg[1]_0 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[1][23] 
       (.C(clk_out2),
        .CE(E),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[23]),
        .Q(\registers_reg[1]_0 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[1][24] 
       (.C(clk_out2),
        .CE(E),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[24]),
        .Q(\registers_reg[1]_0 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[1][25] 
       (.C(clk_out2),
        .CE(E),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[25]),
        .Q(\registers_reg[1]_0 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[1][26] 
       (.C(clk_out2),
        .CE(E),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[26]),
        .Q(\registers_reg[1]_0 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[1][27] 
       (.C(clk_out2),
        .CE(E),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[27]),
        .Q(\registers_reg[1]_0 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[1][28] 
       (.C(clk_out2),
        .CE(E),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[28]),
        .Q(\registers_reg[1]_0 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[1][29] 
       (.C(clk_out2),
        .CE(E),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[29]),
        .Q(\registers_reg[1]_0 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[1][2] 
       (.C(clk_out2),
        .CE(E),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[2]),
        .Q(\registers_reg[1]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[1][30] 
       (.C(clk_out2),
        .CE(E),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[30]),
        .Q(\registers_reg[1]_0 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[1][31] 
       (.C(clk_out2),
        .CE(E),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[31]),
        .Q(\registers_reg[1]_0 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[1][3] 
       (.C(clk_out2),
        .CE(E),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[3]),
        .Q(\registers_reg[1]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[1][4] 
       (.C(clk_out2),
        .CE(E),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[4]),
        .Q(\registers_reg[1]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[1][5] 
       (.C(clk_out2),
        .CE(E),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[5]),
        .Q(\registers_reg[1]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[1][6] 
       (.C(clk_out2),
        .CE(E),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[6]),
        .Q(\registers_reg[1]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[1][7] 
       (.C(clk_out2),
        .CE(E),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[7]),
        .Q(\registers_reg[1]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[1][8] 
       (.C(clk_out2),
        .CE(E),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[8]),
        .Q(\registers_reg[1]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[1][9] 
       (.C(clk_out2),
        .CE(E),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[9]),
        .Q(\registers_reg[1]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[20][0] 
       (.C(clk_out2),
        .CE(\registers_reg[20][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[0]),
        .Q(\registers_reg[20]_19 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[20][10] 
       (.C(clk_out2),
        .CE(\registers_reg[20][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[10]),
        .Q(\registers_reg[20]_19 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[20][11] 
       (.C(clk_out2),
        .CE(\registers_reg[20][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[11]),
        .Q(\registers_reg[20]_19 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[20][12] 
       (.C(clk_out2),
        .CE(\registers_reg[20][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[12]),
        .Q(\registers_reg[20]_19 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[20][13] 
       (.C(clk_out2),
        .CE(\registers_reg[20][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[13]),
        .Q(\registers_reg[20]_19 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[20][14] 
       (.C(clk_out2),
        .CE(\registers_reg[20][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[14]),
        .Q(\registers_reg[20]_19 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[20][15] 
       (.C(clk_out2),
        .CE(\registers_reg[20][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[15]),
        .Q(\registers_reg[20]_19 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[20][16] 
       (.C(clk_out2),
        .CE(\registers_reg[20][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[16]),
        .Q(\registers_reg[20]_19 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[20][17] 
       (.C(clk_out2),
        .CE(\registers_reg[20][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[17]),
        .Q(\registers_reg[20]_19 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[20][18] 
       (.C(clk_out2),
        .CE(\registers_reg[20][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[18]),
        .Q(\registers_reg[20]_19 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[20][19] 
       (.C(clk_out2),
        .CE(\registers_reg[20][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[19]),
        .Q(\registers_reg[20]_19 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[20][1] 
       (.C(clk_out2),
        .CE(\registers_reg[20][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[1]),
        .Q(\registers_reg[20]_19 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[20][20] 
       (.C(clk_out2),
        .CE(\registers_reg[20][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[20]),
        .Q(\registers_reg[20]_19 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[20][21] 
       (.C(clk_out2),
        .CE(\registers_reg[20][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[21]),
        .Q(\registers_reg[20]_19 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[20][22] 
       (.C(clk_out2),
        .CE(\registers_reg[20][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[22]),
        .Q(\registers_reg[20]_19 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[20][23] 
       (.C(clk_out2),
        .CE(\registers_reg[20][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[23]),
        .Q(\registers_reg[20]_19 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[20][24] 
       (.C(clk_out2),
        .CE(\registers_reg[20][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[24]),
        .Q(\registers_reg[20]_19 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[20][25] 
       (.C(clk_out2),
        .CE(\registers_reg[20][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[25]),
        .Q(\registers_reg[20]_19 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[20][26] 
       (.C(clk_out2),
        .CE(\registers_reg[20][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[26]),
        .Q(\registers_reg[20]_19 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[20][27] 
       (.C(clk_out2),
        .CE(\registers_reg[20][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[27]),
        .Q(\registers_reg[20]_19 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[20][28] 
       (.C(clk_out2),
        .CE(\registers_reg[20][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[28]),
        .Q(\registers_reg[20]_19 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[20][29] 
       (.C(clk_out2),
        .CE(\registers_reg[20][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[29]),
        .Q(\registers_reg[20]_19 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[20][2] 
       (.C(clk_out2),
        .CE(\registers_reg[20][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[2]),
        .Q(\registers_reg[20]_19 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[20][30] 
       (.C(clk_out2),
        .CE(\registers_reg[20][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[30]),
        .Q(\registers_reg[20]_19 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[20][31] 
       (.C(clk_out2),
        .CE(\registers_reg[20][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[31]),
        .Q(\registers_reg[20]_19 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[20][3] 
       (.C(clk_out2),
        .CE(\registers_reg[20][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[3]),
        .Q(\registers_reg[20]_19 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[20][4] 
       (.C(clk_out2),
        .CE(\registers_reg[20][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[4]),
        .Q(\registers_reg[20]_19 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[20][5] 
       (.C(clk_out2),
        .CE(\registers_reg[20][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[5]),
        .Q(\registers_reg[20]_19 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[20][6] 
       (.C(clk_out2),
        .CE(\registers_reg[20][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[6]),
        .Q(\registers_reg[20]_19 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[20][7] 
       (.C(clk_out2),
        .CE(\registers_reg[20][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[7]),
        .Q(\registers_reg[20]_19 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[20][8] 
       (.C(clk_out2),
        .CE(\registers_reg[20][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[8]),
        .Q(\registers_reg[20]_19 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[20][9] 
       (.C(clk_out2),
        .CE(\registers_reg[20][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[9]),
        .Q(\registers_reg[20]_19 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[21][0] 
       (.C(clk_out2),
        .CE(\registers_reg[21][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[0]),
        .Q(\registers_reg[21]_20 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[21][10] 
       (.C(clk_out2),
        .CE(\registers_reg[21][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[10]),
        .Q(\registers_reg[21]_20 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[21][11] 
       (.C(clk_out2),
        .CE(\registers_reg[21][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[11]),
        .Q(\registers_reg[21]_20 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[21][12] 
       (.C(clk_out2),
        .CE(\registers_reg[21][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[12]),
        .Q(\registers_reg[21]_20 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[21][13] 
       (.C(clk_out2),
        .CE(\registers_reg[21][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[13]),
        .Q(\registers_reg[21]_20 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[21][14] 
       (.C(clk_out2),
        .CE(\registers_reg[21][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[14]),
        .Q(\registers_reg[21]_20 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[21][15] 
       (.C(clk_out2),
        .CE(\registers_reg[21][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[15]),
        .Q(\registers_reg[21]_20 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[21][16] 
       (.C(clk_out2),
        .CE(\registers_reg[21][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[16]),
        .Q(\registers_reg[21]_20 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[21][17] 
       (.C(clk_out2),
        .CE(\registers_reg[21][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[17]),
        .Q(\registers_reg[21]_20 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[21][18] 
       (.C(clk_out2),
        .CE(\registers_reg[21][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[18]),
        .Q(\registers_reg[21]_20 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[21][19] 
       (.C(clk_out2),
        .CE(\registers_reg[21][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[19]),
        .Q(\registers_reg[21]_20 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[21][1] 
       (.C(clk_out2),
        .CE(\registers_reg[21][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[1]),
        .Q(\registers_reg[21]_20 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[21][20] 
       (.C(clk_out2),
        .CE(\registers_reg[21][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[20]),
        .Q(\registers_reg[21]_20 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[21][21] 
       (.C(clk_out2),
        .CE(\registers_reg[21][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[21]),
        .Q(\registers_reg[21]_20 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[21][22] 
       (.C(clk_out2),
        .CE(\registers_reg[21][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[22]),
        .Q(\registers_reg[21]_20 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[21][23] 
       (.C(clk_out2),
        .CE(\registers_reg[21][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[23]),
        .Q(\registers_reg[21]_20 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[21][24] 
       (.C(clk_out2),
        .CE(\registers_reg[21][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[24]),
        .Q(\registers_reg[21]_20 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[21][25] 
       (.C(clk_out2),
        .CE(\registers_reg[21][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[25]),
        .Q(\registers_reg[21]_20 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[21][26] 
       (.C(clk_out2),
        .CE(\registers_reg[21][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[26]),
        .Q(\registers_reg[21]_20 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[21][27] 
       (.C(clk_out2),
        .CE(\registers_reg[21][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[27]),
        .Q(\registers_reg[21]_20 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[21][28] 
       (.C(clk_out2),
        .CE(\registers_reg[21][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[28]),
        .Q(\registers_reg[21]_20 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[21][29] 
       (.C(clk_out2),
        .CE(\registers_reg[21][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[29]),
        .Q(\registers_reg[21]_20 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[21][2] 
       (.C(clk_out2),
        .CE(\registers_reg[21][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[2]),
        .Q(\registers_reg[21]_20 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[21][30] 
       (.C(clk_out2),
        .CE(\registers_reg[21][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[30]),
        .Q(\registers_reg[21]_20 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[21][31] 
       (.C(clk_out2),
        .CE(\registers_reg[21][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[31]),
        .Q(\registers_reg[21]_20 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[21][3] 
       (.C(clk_out2),
        .CE(\registers_reg[21][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[3]),
        .Q(\registers_reg[21]_20 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[21][4] 
       (.C(clk_out2),
        .CE(\registers_reg[21][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[4]),
        .Q(\registers_reg[21]_20 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[21][5] 
       (.C(clk_out2),
        .CE(\registers_reg[21][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[5]),
        .Q(\registers_reg[21]_20 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[21][6] 
       (.C(clk_out2),
        .CE(\registers_reg[21][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[6]),
        .Q(\registers_reg[21]_20 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[21][7] 
       (.C(clk_out2),
        .CE(\registers_reg[21][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[7]),
        .Q(\registers_reg[21]_20 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[21][8] 
       (.C(clk_out2),
        .CE(\registers_reg[21][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[8]),
        .Q(\registers_reg[21]_20 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[21][9] 
       (.C(clk_out2),
        .CE(\registers_reg[21][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[9]),
        .Q(\registers_reg[21]_20 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[22][0] 
       (.C(clk_out2),
        .CE(\registers_reg[22][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[0]),
        .Q(\registers_reg[22]_21 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[22][10] 
       (.C(clk_out2),
        .CE(\registers_reg[22][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[10]),
        .Q(\registers_reg[22]_21 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[22][11] 
       (.C(clk_out2),
        .CE(\registers_reg[22][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[11]),
        .Q(\registers_reg[22]_21 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[22][12] 
       (.C(clk_out2),
        .CE(\registers_reg[22][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[12]),
        .Q(\registers_reg[22]_21 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[22][13] 
       (.C(clk_out2),
        .CE(\registers_reg[22][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[13]),
        .Q(\registers_reg[22]_21 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[22][14] 
       (.C(clk_out2),
        .CE(\registers_reg[22][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[14]),
        .Q(\registers_reg[22]_21 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[22][15] 
       (.C(clk_out2),
        .CE(\registers_reg[22][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[15]),
        .Q(\registers_reg[22]_21 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[22][16] 
       (.C(clk_out2),
        .CE(\registers_reg[22][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[16]),
        .Q(\registers_reg[22]_21 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[22][17] 
       (.C(clk_out2),
        .CE(\registers_reg[22][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[17]),
        .Q(\registers_reg[22]_21 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[22][18] 
       (.C(clk_out2),
        .CE(\registers_reg[22][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[18]),
        .Q(\registers_reg[22]_21 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[22][19] 
       (.C(clk_out2),
        .CE(\registers_reg[22][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[19]),
        .Q(\registers_reg[22]_21 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[22][1] 
       (.C(clk_out2),
        .CE(\registers_reg[22][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[1]),
        .Q(\registers_reg[22]_21 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[22][20] 
       (.C(clk_out2),
        .CE(\registers_reg[22][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[20]),
        .Q(\registers_reg[22]_21 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[22][21] 
       (.C(clk_out2),
        .CE(\registers_reg[22][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[21]),
        .Q(\registers_reg[22]_21 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[22][22] 
       (.C(clk_out2),
        .CE(\registers_reg[22][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[22]),
        .Q(\registers_reg[22]_21 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[22][23] 
       (.C(clk_out2),
        .CE(\registers_reg[22][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[23]),
        .Q(\registers_reg[22]_21 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[22][24] 
       (.C(clk_out2),
        .CE(\registers_reg[22][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[24]),
        .Q(\registers_reg[22]_21 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[22][25] 
       (.C(clk_out2),
        .CE(\registers_reg[22][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[25]),
        .Q(\registers_reg[22]_21 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[22][26] 
       (.C(clk_out2),
        .CE(\registers_reg[22][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[26]),
        .Q(\registers_reg[22]_21 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[22][27] 
       (.C(clk_out2),
        .CE(\registers_reg[22][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[27]),
        .Q(\registers_reg[22]_21 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[22][28] 
       (.C(clk_out2),
        .CE(\registers_reg[22][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[28]),
        .Q(\registers_reg[22]_21 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[22][29] 
       (.C(clk_out2),
        .CE(\registers_reg[22][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[29]),
        .Q(\registers_reg[22]_21 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[22][2] 
       (.C(clk_out2),
        .CE(\registers_reg[22][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[2]),
        .Q(\registers_reg[22]_21 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[22][30] 
       (.C(clk_out2),
        .CE(\registers_reg[22][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[30]),
        .Q(\registers_reg[22]_21 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[22][31] 
       (.C(clk_out2),
        .CE(\registers_reg[22][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[31]),
        .Q(\registers_reg[22]_21 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[22][3] 
       (.C(clk_out2),
        .CE(\registers_reg[22][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[3]),
        .Q(\registers_reg[22]_21 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[22][4] 
       (.C(clk_out2),
        .CE(\registers_reg[22][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[4]),
        .Q(\registers_reg[22]_21 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[22][5] 
       (.C(clk_out2),
        .CE(\registers_reg[22][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[5]),
        .Q(\registers_reg[22]_21 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[22][6] 
       (.C(clk_out2),
        .CE(\registers_reg[22][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[6]),
        .Q(\registers_reg[22]_21 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[22][7] 
       (.C(clk_out2),
        .CE(\registers_reg[22][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[7]),
        .Q(\registers_reg[22]_21 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[22][8] 
       (.C(clk_out2),
        .CE(\registers_reg[22][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[8]),
        .Q(\registers_reg[22]_21 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[22][9] 
       (.C(clk_out2),
        .CE(\registers_reg[22][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[9]),
        .Q(\registers_reg[22]_21 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[23][0] 
       (.C(clk_out2),
        .CE(\registers_reg[23][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[0]),
        .Q(\registers_reg[23]_22 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[23][10] 
       (.C(clk_out2),
        .CE(\registers_reg[23][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[10]),
        .Q(\registers_reg[23]_22 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[23][11] 
       (.C(clk_out2),
        .CE(\registers_reg[23][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[11]),
        .Q(\registers_reg[23]_22 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[23][12] 
       (.C(clk_out2),
        .CE(\registers_reg[23][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[12]),
        .Q(\registers_reg[23]_22 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[23][13] 
       (.C(clk_out2),
        .CE(\registers_reg[23][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[13]),
        .Q(\registers_reg[23]_22 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[23][14] 
       (.C(clk_out2),
        .CE(\registers_reg[23][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[14]),
        .Q(\registers_reg[23]_22 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[23][15] 
       (.C(clk_out2),
        .CE(\registers_reg[23][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[15]),
        .Q(\registers_reg[23]_22 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[23][16] 
       (.C(clk_out2),
        .CE(\registers_reg[23][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[16]),
        .Q(\registers_reg[23]_22 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[23][17] 
       (.C(clk_out2),
        .CE(\registers_reg[23][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[17]),
        .Q(\registers_reg[23]_22 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[23][18] 
       (.C(clk_out2),
        .CE(\registers_reg[23][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[18]),
        .Q(\registers_reg[23]_22 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[23][19] 
       (.C(clk_out2),
        .CE(\registers_reg[23][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[19]),
        .Q(\registers_reg[23]_22 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[23][1] 
       (.C(clk_out2),
        .CE(\registers_reg[23][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[1]),
        .Q(\registers_reg[23]_22 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[23][20] 
       (.C(clk_out2),
        .CE(\registers_reg[23][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[20]),
        .Q(\registers_reg[23]_22 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[23][21] 
       (.C(clk_out2),
        .CE(\registers_reg[23][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[21]),
        .Q(\registers_reg[23]_22 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[23][22] 
       (.C(clk_out2),
        .CE(\registers_reg[23][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[22]),
        .Q(\registers_reg[23]_22 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[23][23] 
       (.C(clk_out2),
        .CE(\registers_reg[23][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[23]),
        .Q(\registers_reg[23]_22 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[23][24] 
       (.C(clk_out2),
        .CE(\registers_reg[23][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[24]),
        .Q(\registers_reg[23]_22 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[23][25] 
       (.C(clk_out2),
        .CE(\registers_reg[23][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[25]),
        .Q(\registers_reg[23]_22 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[23][26] 
       (.C(clk_out2),
        .CE(\registers_reg[23][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[26]),
        .Q(\registers_reg[23]_22 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[23][27] 
       (.C(clk_out2),
        .CE(\registers_reg[23][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[27]),
        .Q(\registers_reg[23]_22 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[23][28] 
       (.C(clk_out2),
        .CE(\registers_reg[23][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[28]),
        .Q(\registers_reg[23]_22 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[23][29] 
       (.C(clk_out2),
        .CE(\registers_reg[23][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[29]),
        .Q(\registers_reg[23]_22 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[23][2] 
       (.C(clk_out2),
        .CE(\registers_reg[23][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[2]),
        .Q(\registers_reg[23]_22 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[23][30] 
       (.C(clk_out2),
        .CE(\registers_reg[23][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[30]),
        .Q(\registers_reg[23]_22 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[23][31] 
       (.C(clk_out2),
        .CE(\registers_reg[23][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[31]),
        .Q(\registers_reg[23]_22 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[23][3] 
       (.C(clk_out2),
        .CE(\registers_reg[23][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[3]),
        .Q(\registers_reg[23]_22 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[23][4] 
       (.C(clk_out2),
        .CE(\registers_reg[23][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[4]),
        .Q(\registers_reg[23]_22 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[23][5] 
       (.C(clk_out2),
        .CE(\registers_reg[23][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[5]),
        .Q(\registers_reg[23]_22 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[23][6] 
       (.C(clk_out2),
        .CE(\registers_reg[23][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[6]),
        .Q(\registers_reg[23]_22 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[23][7] 
       (.C(clk_out2),
        .CE(\registers_reg[23][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[7]),
        .Q(\registers_reg[23]_22 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[23][8] 
       (.C(clk_out2),
        .CE(\registers_reg[23][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[8]),
        .Q(\registers_reg[23]_22 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[23][9] 
       (.C(clk_out2),
        .CE(\registers_reg[23][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[9]),
        .Q(\registers_reg[23]_22 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[24][0] 
       (.C(clk_out2),
        .CE(\registers_reg[24][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[0]),
        .Q(\registers_reg[24]_23 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[24][10] 
       (.C(clk_out2),
        .CE(\registers_reg[24][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[10]),
        .Q(\registers_reg[24]_23 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[24][11] 
       (.C(clk_out2),
        .CE(\registers_reg[24][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[11]),
        .Q(\registers_reg[24]_23 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[24][12] 
       (.C(clk_out2),
        .CE(\registers_reg[24][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[12]),
        .Q(\registers_reg[24]_23 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[24][13] 
       (.C(clk_out2),
        .CE(\registers_reg[24][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[13]),
        .Q(\registers_reg[24]_23 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[24][14] 
       (.C(clk_out2),
        .CE(\registers_reg[24][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[14]),
        .Q(\registers_reg[24]_23 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[24][15] 
       (.C(clk_out2),
        .CE(\registers_reg[24][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[15]),
        .Q(\registers_reg[24]_23 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[24][16] 
       (.C(clk_out2),
        .CE(\registers_reg[24][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[16]),
        .Q(\registers_reg[24]_23 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[24][17] 
       (.C(clk_out2),
        .CE(\registers_reg[24][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[17]),
        .Q(\registers_reg[24]_23 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[24][18] 
       (.C(clk_out2),
        .CE(\registers_reg[24][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[18]),
        .Q(\registers_reg[24]_23 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[24][19] 
       (.C(clk_out2),
        .CE(\registers_reg[24][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[19]),
        .Q(\registers_reg[24]_23 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[24][1] 
       (.C(clk_out2),
        .CE(\registers_reg[24][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[1]),
        .Q(\registers_reg[24]_23 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[24][20] 
       (.C(clk_out2),
        .CE(\registers_reg[24][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[20]),
        .Q(\registers_reg[24]_23 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[24][21] 
       (.C(clk_out2),
        .CE(\registers_reg[24][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[21]),
        .Q(\registers_reg[24]_23 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[24][22] 
       (.C(clk_out2),
        .CE(\registers_reg[24][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[22]),
        .Q(\registers_reg[24]_23 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[24][23] 
       (.C(clk_out2),
        .CE(\registers_reg[24][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[23]),
        .Q(\registers_reg[24]_23 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[24][24] 
       (.C(clk_out2),
        .CE(\registers_reg[24][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[24]),
        .Q(\registers_reg[24]_23 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[24][25] 
       (.C(clk_out2),
        .CE(\registers_reg[24][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[25]),
        .Q(\registers_reg[24]_23 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[24][26] 
       (.C(clk_out2),
        .CE(\registers_reg[24][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[26]),
        .Q(\registers_reg[24]_23 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[24][27] 
       (.C(clk_out2),
        .CE(\registers_reg[24][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[27]),
        .Q(\registers_reg[24]_23 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[24][28] 
       (.C(clk_out2),
        .CE(\registers_reg[24][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[28]),
        .Q(\registers_reg[24]_23 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[24][29] 
       (.C(clk_out2),
        .CE(\registers_reg[24][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[29]),
        .Q(\registers_reg[24]_23 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[24][2] 
       (.C(clk_out2),
        .CE(\registers_reg[24][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[2]),
        .Q(\registers_reg[24]_23 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[24][30] 
       (.C(clk_out2),
        .CE(\registers_reg[24][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[30]),
        .Q(\registers_reg[24]_23 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[24][31] 
       (.C(clk_out2),
        .CE(\registers_reg[24][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[31]),
        .Q(\registers_reg[24]_23 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[24][3] 
       (.C(clk_out2),
        .CE(\registers_reg[24][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[3]),
        .Q(\registers_reg[24]_23 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[24][4] 
       (.C(clk_out2),
        .CE(\registers_reg[24][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[4]),
        .Q(\registers_reg[24]_23 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[24][5] 
       (.C(clk_out2),
        .CE(\registers_reg[24][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[5]),
        .Q(\registers_reg[24]_23 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[24][6] 
       (.C(clk_out2),
        .CE(\registers_reg[24][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[6]),
        .Q(\registers_reg[24]_23 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[24][7] 
       (.C(clk_out2),
        .CE(\registers_reg[24][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[7]),
        .Q(\registers_reg[24]_23 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[24][8] 
       (.C(clk_out2),
        .CE(\registers_reg[24][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[8]),
        .Q(\registers_reg[24]_23 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[24][9] 
       (.C(clk_out2),
        .CE(\registers_reg[24][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[9]),
        .Q(\registers_reg[24]_23 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[25][0] 
       (.C(clk_out2),
        .CE(\registers_reg[25][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[0]),
        .Q(\registers_reg[25]_24 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[25][10] 
       (.C(clk_out2),
        .CE(\registers_reg[25][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[10]),
        .Q(\registers_reg[25]_24 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[25][11] 
       (.C(clk_out2),
        .CE(\registers_reg[25][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[11]),
        .Q(\registers_reg[25]_24 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[25][12] 
       (.C(clk_out2),
        .CE(\registers_reg[25][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[12]),
        .Q(\registers_reg[25]_24 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[25][13] 
       (.C(clk_out2),
        .CE(\registers_reg[25][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[13]),
        .Q(\registers_reg[25]_24 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[25][14] 
       (.C(clk_out2),
        .CE(\registers_reg[25][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[14]),
        .Q(\registers_reg[25]_24 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[25][15] 
       (.C(clk_out2),
        .CE(\registers_reg[25][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[15]),
        .Q(\registers_reg[25]_24 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[25][16] 
       (.C(clk_out2),
        .CE(\registers_reg[25][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[16]),
        .Q(\registers_reg[25]_24 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[25][17] 
       (.C(clk_out2),
        .CE(\registers_reg[25][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[17]),
        .Q(\registers_reg[25]_24 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[25][18] 
       (.C(clk_out2),
        .CE(\registers_reg[25][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[18]),
        .Q(\registers_reg[25]_24 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[25][19] 
       (.C(clk_out2),
        .CE(\registers_reg[25][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[19]),
        .Q(\registers_reg[25]_24 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[25][1] 
       (.C(clk_out2),
        .CE(\registers_reg[25][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[1]),
        .Q(\registers_reg[25]_24 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[25][20] 
       (.C(clk_out2),
        .CE(\registers_reg[25][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[20]),
        .Q(\registers_reg[25]_24 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[25][21] 
       (.C(clk_out2),
        .CE(\registers_reg[25][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[21]),
        .Q(\registers_reg[25]_24 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[25][22] 
       (.C(clk_out2),
        .CE(\registers_reg[25][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[22]),
        .Q(\registers_reg[25]_24 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[25][23] 
       (.C(clk_out2),
        .CE(\registers_reg[25][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[23]),
        .Q(\registers_reg[25]_24 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[25][24] 
       (.C(clk_out2),
        .CE(\registers_reg[25][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[24]),
        .Q(\registers_reg[25]_24 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[25][25] 
       (.C(clk_out2),
        .CE(\registers_reg[25][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[25]),
        .Q(\registers_reg[25]_24 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[25][26] 
       (.C(clk_out2),
        .CE(\registers_reg[25][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[26]),
        .Q(\registers_reg[25]_24 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[25][27] 
       (.C(clk_out2),
        .CE(\registers_reg[25][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[27]),
        .Q(\registers_reg[25]_24 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[25][28] 
       (.C(clk_out2),
        .CE(\registers_reg[25][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[28]),
        .Q(\registers_reg[25]_24 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[25][29] 
       (.C(clk_out2),
        .CE(\registers_reg[25][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[29]),
        .Q(\registers_reg[25]_24 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[25][2] 
       (.C(clk_out2),
        .CE(\registers_reg[25][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[2]),
        .Q(\registers_reg[25]_24 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[25][30] 
       (.C(clk_out2),
        .CE(\registers_reg[25][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[30]),
        .Q(\registers_reg[25]_24 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[25][31] 
       (.C(clk_out2),
        .CE(\registers_reg[25][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[31]),
        .Q(\registers_reg[25]_24 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[25][3] 
       (.C(clk_out2),
        .CE(\registers_reg[25][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[3]),
        .Q(\registers_reg[25]_24 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[25][4] 
       (.C(clk_out2),
        .CE(\registers_reg[25][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[4]),
        .Q(\registers_reg[25]_24 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[25][5] 
       (.C(clk_out2),
        .CE(\registers_reg[25][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[5]),
        .Q(\registers_reg[25]_24 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[25][6] 
       (.C(clk_out2),
        .CE(\registers_reg[25][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[6]),
        .Q(\registers_reg[25]_24 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[25][7] 
       (.C(clk_out2),
        .CE(\registers_reg[25][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[7]),
        .Q(\registers_reg[25]_24 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[25][8] 
       (.C(clk_out2),
        .CE(\registers_reg[25][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[8]),
        .Q(\registers_reg[25]_24 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[25][9] 
       (.C(clk_out2),
        .CE(\registers_reg[25][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[9]),
        .Q(\registers_reg[25]_24 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[26][0] 
       (.C(clk_out2),
        .CE(\registers_reg[26][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[0]),
        .Q(\registers_reg[26]_25 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[26][10] 
       (.C(clk_out2),
        .CE(\registers_reg[26][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[10]),
        .Q(\registers_reg[26]_25 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[26][11] 
       (.C(clk_out2),
        .CE(\registers_reg[26][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[11]),
        .Q(\registers_reg[26]_25 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[26][12] 
       (.C(clk_out2),
        .CE(\registers_reg[26][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[12]),
        .Q(\registers_reg[26]_25 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[26][13] 
       (.C(clk_out2),
        .CE(\registers_reg[26][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[13]),
        .Q(\registers_reg[26]_25 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[26][14] 
       (.C(clk_out2),
        .CE(\registers_reg[26][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[14]),
        .Q(\registers_reg[26]_25 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[26][15] 
       (.C(clk_out2),
        .CE(\registers_reg[26][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[15]),
        .Q(\registers_reg[26]_25 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[26][16] 
       (.C(clk_out2),
        .CE(\registers_reg[26][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[16]),
        .Q(\registers_reg[26]_25 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[26][17] 
       (.C(clk_out2),
        .CE(\registers_reg[26][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[17]),
        .Q(\registers_reg[26]_25 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[26][18] 
       (.C(clk_out2),
        .CE(\registers_reg[26][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[18]),
        .Q(\registers_reg[26]_25 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[26][19] 
       (.C(clk_out2),
        .CE(\registers_reg[26][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[19]),
        .Q(\registers_reg[26]_25 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[26][1] 
       (.C(clk_out2),
        .CE(\registers_reg[26][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[1]),
        .Q(\registers_reg[26]_25 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[26][20] 
       (.C(clk_out2),
        .CE(\registers_reg[26][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[20]),
        .Q(\registers_reg[26]_25 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[26][21] 
       (.C(clk_out2),
        .CE(\registers_reg[26][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[21]),
        .Q(\registers_reg[26]_25 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[26][22] 
       (.C(clk_out2),
        .CE(\registers_reg[26][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[22]),
        .Q(\registers_reg[26]_25 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[26][23] 
       (.C(clk_out2),
        .CE(\registers_reg[26][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[23]),
        .Q(\registers_reg[26]_25 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[26][24] 
       (.C(clk_out2),
        .CE(\registers_reg[26][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[24]),
        .Q(\registers_reg[26]_25 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[26][25] 
       (.C(clk_out2),
        .CE(\registers_reg[26][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[25]),
        .Q(\registers_reg[26]_25 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[26][26] 
       (.C(clk_out2),
        .CE(\registers_reg[26][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[26]),
        .Q(\registers_reg[26]_25 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[26][27] 
       (.C(clk_out2),
        .CE(\registers_reg[26][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[27]),
        .Q(\registers_reg[26]_25 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[26][28] 
       (.C(clk_out2),
        .CE(\registers_reg[26][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[28]),
        .Q(\registers_reg[26]_25 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[26][29] 
       (.C(clk_out2),
        .CE(\registers_reg[26][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[29]),
        .Q(\registers_reg[26]_25 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[26][2] 
       (.C(clk_out2),
        .CE(\registers_reg[26][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[2]),
        .Q(\registers_reg[26]_25 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[26][30] 
       (.C(clk_out2),
        .CE(\registers_reg[26][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[30]),
        .Q(\registers_reg[26]_25 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[26][31] 
       (.C(clk_out2),
        .CE(\registers_reg[26][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[31]),
        .Q(\registers_reg[26]_25 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[26][3] 
       (.C(clk_out2),
        .CE(\registers_reg[26][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[3]),
        .Q(\registers_reg[26]_25 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[26][4] 
       (.C(clk_out2),
        .CE(\registers_reg[26][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[4]),
        .Q(\registers_reg[26]_25 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[26][5] 
       (.C(clk_out2),
        .CE(\registers_reg[26][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[5]),
        .Q(\registers_reg[26]_25 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[26][6] 
       (.C(clk_out2),
        .CE(\registers_reg[26][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[6]),
        .Q(\registers_reg[26]_25 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[26][7] 
       (.C(clk_out2),
        .CE(\registers_reg[26][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[7]),
        .Q(\registers_reg[26]_25 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[26][8] 
       (.C(clk_out2),
        .CE(\registers_reg[26][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[8]),
        .Q(\registers_reg[26]_25 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[26][9] 
       (.C(clk_out2),
        .CE(\registers_reg[26][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[9]),
        .Q(\registers_reg[26]_25 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[27][0] 
       (.C(clk_out2),
        .CE(\registers_reg[27][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[0]),
        .Q(\registers_reg[27]_26 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[27][10] 
       (.C(clk_out2),
        .CE(\registers_reg[27][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[10]),
        .Q(\registers_reg[27]_26 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[27][11] 
       (.C(clk_out2),
        .CE(\registers_reg[27][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[11]),
        .Q(\registers_reg[27]_26 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[27][12] 
       (.C(clk_out2),
        .CE(\registers_reg[27][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[12]),
        .Q(\registers_reg[27]_26 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[27][13] 
       (.C(clk_out2),
        .CE(\registers_reg[27][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[13]),
        .Q(\registers_reg[27]_26 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[27][14] 
       (.C(clk_out2),
        .CE(\registers_reg[27][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[14]),
        .Q(\registers_reg[27]_26 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[27][15] 
       (.C(clk_out2),
        .CE(\registers_reg[27][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[15]),
        .Q(\registers_reg[27]_26 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[27][16] 
       (.C(clk_out2),
        .CE(\registers_reg[27][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[16]),
        .Q(\registers_reg[27]_26 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[27][17] 
       (.C(clk_out2),
        .CE(\registers_reg[27][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[17]),
        .Q(\registers_reg[27]_26 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[27][18] 
       (.C(clk_out2),
        .CE(\registers_reg[27][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[18]),
        .Q(\registers_reg[27]_26 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[27][19] 
       (.C(clk_out2),
        .CE(\registers_reg[27][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[19]),
        .Q(\registers_reg[27]_26 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[27][1] 
       (.C(clk_out2),
        .CE(\registers_reg[27][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[1]),
        .Q(\registers_reg[27]_26 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[27][20] 
       (.C(clk_out2),
        .CE(\registers_reg[27][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[20]),
        .Q(\registers_reg[27]_26 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[27][21] 
       (.C(clk_out2),
        .CE(\registers_reg[27][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[21]),
        .Q(\registers_reg[27]_26 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[27][22] 
       (.C(clk_out2),
        .CE(\registers_reg[27][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[22]),
        .Q(\registers_reg[27]_26 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[27][23] 
       (.C(clk_out2),
        .CE(\registers_reg[27][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[23]),
        .Q(\registers_reg[27]_26 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[27][24] 
       (.C(clk_out2),
        .CE(\registers_reg[27][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[24]),
        .Q(\registers_reg[27]_26 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[27][25] 
       (.C(clk_out2),
        .CE(\registers_reg[27][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[25]),
        .Q(\registers_reg[27]_26 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[27][26] 
       (.C(clk_out2),
        .CE(\registers_reg[27][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[26]),
        .Q(\registers_reg[27]_26 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[27][27] 
       (.C(clk_out2),
        .CE(\registers_reg[27][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[27]),
        .Q(\registers_reg[27]_26 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[27][28] 
       (.C(clk_out2),
        .CE(\registers_reg[27][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[28]),
        .Q(\registers_reg[27]_26 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[27][29] 
       (.C(clk_out2),
        .CE(\registers_reg[27][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[29]),
        .Q(\registers_reg[27]_26 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[27][2] 
       (.C(clk_out2),
        .CE(\registers_reg[27][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[2]),
        .Q(\registers_reg[27]_26 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[27][30] 
       (.C(clk_out2),
        .CE(\registers_reg[27][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[30]),
        .Q(\registers_reg[27]_26 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[27][31] 
       (.C(clk_out2),
        .CE(\registers_reg[27][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[31]),
        .Q(\registers_reg[27]_26 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[27][3] 
       (.C(clk_out2),
        .CE(\registers_reg[27][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[3]),
        .Q(\registers_reg[27]_26 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[27][4] 
       (.C(clk_out2),
        .CE(\registers_reg[27][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[4]),
        .Q(\registers_reg[27]_26 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[27][5] 
       (.C(clk_out2),
        .CE(\registers_reg[27][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[5]),
        .Q(\registers_reg[27]_26 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[27][6] 
       (.C(clk_out2),
        .CE(\registers_reg[27][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[6]),
        .Q(\registers_reg[27]_26 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[27][7] 
       (.C(clk_out2),
        .CE(\registers_reg[27][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[7]),
        .Q(\registers_reg[27]_26 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[27][8] 
       (.C(clk_out2),
        .CE(\registers_reg[27][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[8]),
        .Q(\registers_reg[27]_26 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[27][9] 
       (.C(clk_out2),
        .CE(\registers_reg[27][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[9]),
        .Q(\registers_reg[27]_26 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[28][0] 
       (.C(clk_out2),
        .CE(\registers_reg[28][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[0]),
        .Q(\registers_reg[28]_27 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[28][10] 
       (.C(clk_out2),
        .CE(\registers_reg[28][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[10]),
        .Q(\registers_reg[28]_27 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[28][11] 
       (.C(clk_out2),
        .CE(\registers_reg[28][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[11]),
        .Q(\registers_reg[28]_27 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[28][12] 
       (.C(clk_out2),
        .CE(\registers_reg[28][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[12]),
        .Q(\registers_reg[28]_27 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[28][13] 
       (.C(clk_out2),
        .CE(\registers_reg[28][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[13]),
        .Q(\registers_reg[28]_27 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[28][14] 
       (.C(clk_out2),
        .CE(\registers_reg[28][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[14]),
        .Q(\registers_reg[28]_27 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[28][15] 
       (.C(clk_out2),
        .CE(\registers_reg[28][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[15]),
        .Q(\registers_reg[28]_27 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[28][16] 
       (.C(clk_out2),
        .CE(\registers_reg[28][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[16]),
        .Q(\registers_reg[28]_27 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[28][17] 
       (.C(clk_out2),
        .CE(\registers_reg[28][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[17]),
        .Q(\registers_reg[28]_27 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[28][18] 
       (.C(clk_out2),
        .CE(\registers_reg[28][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[18]),
        .Q(\registers_reg[28]_27 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[28][19] 
       (.C(clk_out2),
        .CE(\registers_reg[28][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[19]),
        .Q(\registers_reg[28]_27 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[28][1] 
       (.C(clk_out2),
        .CE(\registers_reg[28][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[1]),
        .Q(\registers_reg[28]_27 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[28][20] 
       (.C(clk_out2),
        .CE(\registers_reg[28][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[20]),
        .Q(\registers_reg[28]_27 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[28][21] 
       (.C(clk_out2),
        .CE(\registers_reg[28][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[21]),
        .Q(\registers_reg[28]_27 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[28][22] 
       (.C(clk_out2),
        .CE(\registers_reg[28][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[22]),
        .Q(\registers_reg[28]_27 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[28][23] 
       (.C(clk_out2),
        .CE(\registers_reg[28][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[23]),
        .Q(\registers_reg[28]_27 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[28][24] 
       (.C(clk_out2),
        .CE(\registers_reg[28][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[24]),
        .Q(\registers_reg[28]_27 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[28][25] 
       (.C(clk_out2),
        .CE(\registers_reg[28][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[25]),
        .Q(\registers_reg[28]_27 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[28][26] 
       (.C(clk_out2),
        .CE(\registers_reg[28][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[26]),
        .Q(\registers_reg[28]_27 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[28][27] 
       (.C(clk_out2),
        .CE(\registers_reg[28][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[27]),
        .Q(\registers_reg[28]_27 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[28][28] 
       (.C(clk_out2),
        .CE(\registers_reg[28][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[28]),
        .Q(\registers_reg[28]_27 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[28][29] 
       (.C(clk_out2),
        .CE(\registers_reg[28][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[29]),
        .Q(\registers_reg[28]_27 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[28][2] 
       (.C(clk_out2),
        .CE(\registers_reg[28][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[2]),
        .Q(\registers_reg[28]_27 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[28][30] 
       (.C(clk_out2),
        .CE(\registers_reg[28][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[30]),
        .Q(\registers_reg[28]_27 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[28][31] 
       (.C(clk_out2),
        .CE(\registers_reg[28][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[31]),
        .Q(\registers_reg[28]_27 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[28][3] 
       (.C(clk_out2),
        .CE(\registers_reg[28][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[3]),
        .Q(\registers_reg[28]_27 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[28][4] 
       (.C(clk_out2),
        .CE(\registers_reg[28][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[4]),
        .Q(\registers_reg[28]_27 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[28][5] 
       (.C(clk_out2),
        .CE(\registers_reg[28][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[5]),
        .Q(\registers_reg[28]_27 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[28][6] 
       (.C(clk_out2),
        .CE(\registers_reg[28][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[6]),
        .Q(\registers_reg[28]_27 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[28][7] 
       (.C(clk_out2),
        .CE(\registers_reg[28][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[7]),
        .Q(\registers_reg[28]_27 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[28][8] 
       (.C(clk_out2),
        .CE(\registers_reg[28][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[8]),
        .Q(\registers_reg[28]_27 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[28][9] 
       (.C(clk_out2),
        .CE(\registers_reg[28][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[9]),
        .Q(\registers_reg[28]_27 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[29][0] 
       (.C(clk_out2),
        .CE(\registers_reg[29][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[0]),
        .Q(\registers_reg[29]_28 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[29][10] 
       (.C(clk_out2),
        .CE(\registers_reg[29][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[10]),
        .Q(\registers_reg[29]_28 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[29][11] 
       (.C(clk_out2),
        .CE(\registers_reg[29][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[11]),
        .Q(\registers_reg[29]_28 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[29][12] 
       (.C(clk_out2),
        .CE(\registers_reg[29][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[12]),
        .Q(\registers_reg[29]_28 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[29][13] 
       (.C(clk_out2),
        .CE(\registers_reg[29][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[13]),
        .Q(\registers_reg[29]_28 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[29][14] 
       (.C(clk_out2),
        .CE(\registers_reg[29][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[14]),
        .Q(\registers_reg[29]_28 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[29][15] 
       (.C(clk_out2),
        .CE(\registers_reg[29][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[15]),
        .Q(\registers_reg[29]_28 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[29][16] 
       (.C(clk_out2),
        .CE(\registers_reg[29][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[16]),
        .Q(\registers_reg[29]_28 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[29][17] 
       (.C(clk_out2),
        .CE(\registers_reg[29][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[17]),
        .Q(\registers_reg[29]_28 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[29][18] 
       (.C(clk_out2),
        .CE(\registers_reg[29][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[18]),
        .Q(\registers_reg[29]_28 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[29][19] 
       (.C(clk_out2),
        .CE(\registers_reg[29][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[19]),
        .Q(\registers_reg[29]_28 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[29][1] 
       (.C(clk_out2),
        .CE(\registers_reg[29][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[1]),
        .Q(\registers_reg[29]_28 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[29][20] 
       (.C(clk_out2),
        .CE(\registers_reg[29][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[20]),
        .Q(\registers_reg[29]_28 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[29][21] 
       (.C(clk_out2),
        .CE(\registers_reg[29][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[21]),
        .Q(\registers_reg[29]_28 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[29][22] 
       (.C(clk_out2),
        .CE(\registers_reg[29][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[22]),
        .Q(\registers_reg[29]_28 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[29][23] 
       (.C(clk_out2),
        .CE(\registers_reg[29][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[23]),
        .Q(\registers_reg[29]_28 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[29][24] 
       (.C(clk_out2),
        .CE(\registers_reg[29][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[24]),
        .Q(\registers_reg[29]_28 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[29][25] 
       (.C(clk_out2),
        .CE(\registers_reg[29][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[25]),
        .Q(\registers_reg[29]_28 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[29][26] 
       (.C(clk_out2),
        .CE(\registers_reg[29][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[26]),
        .Q(\registers_reg[29]_28 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[29][27] 
       (.C(clk_out2),
        .CE(\registers_reg[29][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[27]),
        .Q(\registers_reg[29]_28 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[29][28] 
       (.C(clk_out2),
        .CE(\registers_reg[29][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[28]),
        .Q(\registers_reg[29]_28 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[29][29] 
       (.C(clk_out2),
        .CE(\registers_reg[29][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[29]),
        .Q(\registers_reg[29]_28 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[29][2] 
       (.C(clk_out2),
        .CE(\registers_reg[29][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[2]),
        .Q(\registers_reg[29]_28 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[29][30] 
       (.C(clk_out2),
        .CE(\registers_reg[29][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[30]),
        .Q(\registers_reg[29]_28 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[29][31] 
       (.C(clk_out2),
        .CE(\registers_reg[29][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[31]),
        .Q(\registers_reg[29]_28 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[29][3] 
       (.C(clk_out2),
        .CE(\registers_reg[29][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[3]),
        .Q(\registers_reg[29]_28 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[29][4] 
       (.C(clk_out2),
        .CE(\registers_reg[29][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[4]),
        .Q(\registers_reg[29]_28 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[29][5] 
       (.C(clk_out2),
        .CE(\registers_reg[29][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[5]),
        .Q(\registers_reg[29]_28 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[29][6] 
       (.C(clk_out2),
        .CE(\registers_reg[29][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[6]),
        .Q(\registers_reg[29]_28 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[29][7] 
       (.C(clk_out2),
        .CE(\registers_reg[29][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[7]),
        .Q(\registers_reg[29]_28 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[29][8] 
       (.C(clk_out2),
        .CE(\registers_reg[29][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[8]),
        .Q(\registers_reg[29]_28 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[29][9] 
       (.C(clk_out2),
        .CE(\registers_reg[29][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[9]),
        .Q(\registers_reg[29]_28 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[2][0] 
       (.C(clk_out2),
        .CE(\registers_reg[2][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[0]),
        .Q(\registers_reg[2]_1 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[2][10] 
       (.C(clk_out2),
        .CE(\registers_reg[2][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[10]),
        .Q(\registers_reg[2]_1 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[2][11] 
       (.C(clk_out2),
        .CE(\registers_reg[2][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[11]),
        .Q(\registers_reg[2]_1 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[2][12] 
       (.C(clk_out2),
        .CE(\registers_reg[2][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[12]),
        .Q(\registers_reg[2]_1 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[2][13] 
       (.C(clk_out2),
        .CE(\registers_reg[2][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[13]),
        .Q(\registers_reg[2]_1 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[2][14] 
       (.C(clk_out2),
        .CE(\registers_reg[2][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[14]),
        .Q(\registers_reg[2]_1 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[2][15] 
       (.C(clk_out2),
        .CE(\registers_reg[2][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[15]),
        .Q(\registers_reg[2]_1 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[2][16] 
       (.C(clk_out2),
        .CE(\registers_reg[2][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[16]),
        .Q(\registers_reg[2]_1 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[2][17] 
       (.C(clk_out2),
        .CE(\registers_reg[2][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[17]),
        .Q(\registers_reg[2]_1 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[2][18] 
       (.C(clk_out2),
        .CE(\registers_reg[2][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[18]),
        .Q(\registers_reg[2]_1 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[2][19] 
       (.C(clk_out2),
        .CE(\registers_reg[2][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[19]),
        .Q(\registers_reg[2]_1 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[2][1] 
       (.C(clk_out2),
        .CE(\registers_reg[2][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[1]),
        .Q(\registers_reg[2]_1 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[2][20] 
       (.C(clk_out2),
        .CE(\registers_reg[2][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[20]),
        .Q(\registers_reg[2]_1 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[2][21] 
       (.C(clk_out2),
        .CE(\registers_reg[2][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[21]),
        .Q(\registers_reg[2]_1 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[2][22] 
       (.C(clk_out2),
        .CE(\registers_reg[2][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[22]),
        .Q(\registers_reg[2]_1 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[2][23] 
       (.C(clk_out2),
        .CE(\registers_reg[2][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[23]),
        .Q(\registers_reg[2]_1 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[2][24] 
       (.C(clk_out2),
        .CE(\registers_reg[2][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[24]),
        .Q(\registers_reg[2]_1 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[2][25] 
       (.C(clk_out2),
        .CE(\registers_reg[2][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[25]),
        .Q(\registers_reg[2]_1 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[2][26] 
       (.C(clk_out2),
        .CE(\registers_reg[2][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[26]),
        .Q(\registers_reg[2]_1 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[2][27] 
       (.C(clk_out2),
        .CE(\registers_reg[2][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[27]),
        .Q(\registers_reg[2]_1 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[2][28] 
       (.C(clk_out2),
        .CE(\registers_reg[2][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[28]),
        .Q(\registers_reg[2]_1 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[2][29] 
       (.C(clk_out2),
        .CE(\registers_reg[2][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[29]),
        .Q(\registers_reg[2]_1 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[2][2] 
       (.C(clk_out2),
        .CE(\registers_reg[2][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[2]),
        .Q(\registers_reg[2]_1 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[2][30] 
       (.C(clk_out2),
        .CE(\registers_reg[2][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[30]),
        .Q(\registers_reg[2]_1 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[2][31] 
       (.C(clk_out2),
        .CE(\registers_reg[2][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[31]),
        .Q(\registers_reg[2]_1 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[2][3] 
       (.C(clk_out2),
        .CE(\registers_reg[2][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[3]),
        .Q(\registers_reg[2]_1 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[2][4] 
       (.C(clk_out2),
        .CE(\registers_reg[2][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[4]),
        .Q(\registers_reg[2]_1 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[2][5] 
       (.C(clk_out2),
        .CE(\registers_reg[2][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[5]),
        .Q(\registers_reg[2]_1 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[2][6] 
       (.C(clk_out2),
        .CE(\registers_reg[2][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[6]),
        .Q(\registers_reg[2]_1 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[2][7] 
       (.C(clk_out2),
        .CE(\registers_reg[2][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[7]),
        .Q(\registers_reg[2]_1 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[2][8] 
       (.C(clk_out2),
        .CE(\registers_reg[2][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[8]),
        .Q(\registers_reg[2]_1 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[2][9] 
       (.C(clk_out2),
        .CE(\registers_reg[2][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[9]),
        .Q(\registers_reg[2]_1 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[30][0] 
       (.C(clk_out2),
        .CE(\registers_reg[30][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[0]),
        .Q(\registers_reg[30]_29 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[30][10] 
       (.C(clk_out2),
        .CE(\registers_reg[30][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[10]),
        .Q(\registers_reg[30]_29 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[30][11] 
       (.C(clk_out2),
        .CE(\registers_reg[30][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[11]),
        .Q(\registers_reg[30]_29 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[30][12] 
       (.C(clk_out2),
        .CE(\registers_reg[30][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[12]),
        .Q(\registers_reg[30]_29 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[30][13] 
       (.C(clk_out2),
        .CE(\registers_reg[30][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[13]),
        .Q(\registers_reg[30]_29 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[30][14] 
       (.C(clk_out2),
        .CE(\registers_reg[30][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[14]),
        .Q(\registers_reg[30]_29 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[30][15] 
       (.C(clk_out2),
        .CE(\registers_reg[30][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[15]),
        .Q(\registers_reg[30]_29 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[30][16] 
       (.C(clk_out2),
        .CE(\registers_reg[30][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[16]),
        .Q(\registers_reg[30]_29 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[30][17] 
       (.C(clk_out2),
        .CE(\registers_reg[30][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[17]),
        .Q(\registers_reg[30]_29 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[30][18] 
       (.C(clk_out2),
        .CE(\registers_reg[30][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[18]),
        .Q(\registers_reg[30]_29 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[30][19] 
       (.C(clk_out2),
        .CE(\registers_reg[30][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[19]),
        .Q(\registers_reg[30]_29 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[30][1] 
       (.C(clk_out2),
        .CE(\registers_reg[30][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[1]),
        .Q(\registers_reg[30]_29 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[30][20] 
       (.C(clk_out2),
        .CE(\registers_reg[30][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[20]),
        .Q(\registers_reg[30]_29 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[30][21] 
       (.C(clk_out2),
        .CE(\registers_reg[30][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[21]),
        .Q(\registers_reg[30]_29 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[30][22] 
       (.C(clk_out2),
        .CE(\registers_reg[30][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[22]),
        .Q(\registers_reg[30]_29 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[30][23] 
       (.C(clk_out2),
        .CE(\registers_reg[30][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[23]),
        .Q(\registers_reg[30]_29 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[30][24] 
       (.C(clk_out2),
        .CE(\registers_reg[30][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[24]),
        .Q(\registers_reg[30]_29 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[30][25] 
       (.C(clk_out2),
        .CE(\registers_reg[30][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[25]),
        .Q(\registers_reg[30]_29 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[30][26] 
       (.C(clk_out2),
        .CE(\registers_reg[30][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[26]),
        .Q(\registers_reg[30]_29 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[30][27] 
       (.C(clk_out2),
        .CE(\registers_reg[30][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[27]),
        .Q(\registers_reg[30]_29 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[30][28] 
       (.C(clk_out2),
        .CE(\registers_reg[30][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[28]),
        .Q(\registers_reg[30]_29 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[30][29] 
       (.C(clk_out2),
        .CE(\registers_reg[30][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[29]),
        .Q(\registers_reg[30]_29 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[30][2] 
       (.C(clk_out2),
        .CE(\registers_reg[30][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[2]),
        .Q(\registers_reg[30]_29 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[30][30] 
       (.C(clk_out2),
        .CE(\registers_reg[30][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[30]),
        .Q(\registers_reg[30]_29 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[30][31] 
       (.C(clk_out2),
        .CE(\registers_reg[30][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[31]),
        .Q(\registers_reg[30]_29 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[30][3] 
       (.C(clk_out2),
        .CE(\registers_reg[30][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[3]),
        .Q(\registers_reg[30]_29 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[30][4] 
       (.C(clk_out2),
        .CE(\registers_reg[30][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[4]),
        .Q(\registers_reg[30]_29 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[30][5] 
       (.C(clk_out2),
        .CE(\registers_reg[30][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[5]),
        .Q(\registers_reg[30]_29 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[30][6] 
       (.C(clk_out2),
        .CE(\registers_reg[30][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[6]),
        .Q(\registers_reg[30]_29 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[30][7] 
       (.C(clk_out2),
        .CE(\registers_reg[30][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[7]),
        .Q(\registers_reg[30]_29 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[30][8] 
       (.C(clk_out2),
        .CE(\registers_reg[30][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[8]),
        .Q(\registers_reg[30]_29 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[30][9] 
       (.C(clk_out2),
        .CE(\registers_reg[30][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[9]),
        .Q(\registers_reg[30]_29 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[31][0] 
       (.C(clk_out2),
        .CE(\registers_reg[31][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[0]),
        .Q(\registers_reg[31]_30 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[31][10] 
       (.C(clk_out2),
        .CE(\registers_reg[31][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[10]),
        .Q(\registers_reg[31]_30 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[31][11] 
       (.C(clk_out2),
        .CE(\registers_reg[31][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[11]),
        .Q(\registers_reg[31]_30 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[31][12] 
       (.C(clk_out2),
        .CE(\registers_reg[31][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[12]),
        .Q(\registers_reg[31]_30 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[31][13] 
       (.C(clk_out2),
        .CE(\registers_reg[31][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[13]),
        .Q(\registers_reg[31]_30 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[31][14] 
       (.C(clk_out2),
        .CE(\registers_reg[31][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[14]),
        .Q(\registers_reg[31]_30 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[31][15] 
       (.C(clk_out2),
        .CE(\registers_reg[31][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[15]),
        .Q(\registers_reg[31]_30 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[31][16] 
       (.C(clk_out2),
        .CE(\registers_reg[31][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[16]),
        .Q(\registers_reg[31]_30 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[31][17] 
       (.C(clk_out2),
        .CE(\registers_reg[31][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[17]),
        .Q(\registers_reg[31]_30 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[31][18] 
       (.C(clk_out2),
        .CE(\registers_reg[31][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[18]),
        .Q(\registers_reg[31]_30 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[31][19] 
       (.C(clk_out2),
        .CE(\registers_reg[31][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[19]),
        .Q(\registers_reg[31]_30 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[31][1] 
       (.C(clk_out2),
        .CE(\registers_reg[31][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[1]),
        .Q(\registers_reg[31]_30 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[31][20] 
       (.C(clk_out2),
        .CE(\registers_reg[31][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[20]),
        .Q(\registers_reg[31]_30 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[31][21] 
       (.C(clk_out2),
        .CE(\registers_reg[31][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[21]),
        .Q(\registers_reg[31]_30 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[31][22] 
       (.C(clk_out2),
        .CE(\registers_reg[31][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[22]),
        .Q(\registers_reg[31]_30 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[31][23] 
       (.C(clk_out2),
        .CE(\registers_reg[31][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[23]),
        .Q(\registers_reg[31]_30 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[31][24] 
       (.C(clk_out2),
        .CE(\registers_reg[31][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[24]),
        .Q(\registers_reg[31]_30 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[31][25] 
       (.C(clk_out2),
        .CE(\registers_reg[31][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[25]),
        .Q(\registers_reg[31]_30 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[31][26] 
       (.C(clk_out2),
        .CE(\registers_reg[31][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[26]),
        .Q(\registers_reg[31]_30 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[31][27] 
       (.C(clk_out2),
        .CE(\registers_reg[31][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[27]),
        .Q(\registers_reg[31]_30 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[31][28] 
       (.C(clk_out2),
        .CE(\registers_reg[31][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[28]),
        .Q(\registers_reg[31]_30 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[31][29] 
       (.C(clk_out2),
        .CE(\registers_reg[31][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[29]),
        .Q(\registers_reg[31]_30 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[31][2] 
       (.C(clk_out2),
        .CE(\registers_reg[31][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[2]),
        .Q(\registers_reg[31]_30 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[31][30] 
       (.C(clk_out2),
        .CE(\registers_reg[31][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[30]),
        .Q(\registers_reg[31]_30 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[31][31] 
       (.C(clk_out2),
        .CE(\registers_reg[31][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[31]),
        .Q(\registers_reg[31]_30 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[31][3] 
       (.C(clk_out2),
        .CE(\registers_reg[31][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[3]),
        .Q(\registers_reg[31]_30 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[31][4] 
       (.C(clk_out2),
        .CE(\registers_reg[31][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[4]),
        .Q(\registers_reg[31]_30 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[31][5] 
       (.C(clk_out2),
        .CE(\registers_reg[31][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[5]),
        .Q(\registers_reg[31]_30 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[31][6] 
       (.C(clk_out2),
        .CE(\registers_reg[31][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[6]),
        .Q(\registers_reg[31]_30 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[31][7] 
       (.C(clk_out2),
        .CE(\registers_reg[31][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[7]),
        .Q(\registers_reg[31]_30 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[31][8] 
       (.C(clk_out2),
        .CE(\registers_reg[31][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[8]),
        .Q(\registers_reg[31]_30 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[31][9] 
       (.C(clk_out2),
        .CE(\registers_reg[31][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[9]),
        .Q(\registers_reg[31]_30 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[3][0] 
       (.C(clk_out2),
        .CE(\registers_reg[3][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[0]),
        .Q(\registers_reg[3]_2 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[3][10] 
       (.C(clk_out2),
        .CE(\registers_reg[3][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[10]),
        .Q(\registers_reg[3]_2 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[3][11] 
       (.C(clk_out2),
        .CE(\registers_reg[3][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[11]),
        .Q(\registers_reg[3]_2 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[3][12] 
       (.C(clk_out2),
        .CE(\registers_reg[3][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[12]),
        .Q(\registers_reg[3]_2 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[3][13] 
       (.C(clk_out2),
        .CE(\registers_reg[3][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[13]),
        .Q(\registers_reg[3]_2 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[3][14] 
       (.C(clk_out2),
        .CE(\registers_reg[3][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[14]),
        .Q(\registers_reg[3]_2 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[3][15] 
       (.C(clk_out2),
        .CE(\registers_reg[3][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[15]),
        .Q(\registers_reg[3]_2 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[3][16] 
       (.C(clk_out2),
        .CE(\registers_reg[3][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[16]),
        .Q(\registers_reg[3]_2 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[3][17] 
       (.C(clk_out2),
        .CE(\registers_reg[3][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[17]),
        .Q(\registers_reg[3]_2 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[3][18] 
       (.C(clk_out2),
        .CE(\registers_reg[3][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[18]),
        .Q(\registers_reg[3]_2 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[3][19] 
       (.C(clk_out2),
        .CE(\registers_reg[3][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[19]),
        .Q(\registers_reg[3]_2 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[3][1] 
       (.C(clk_out2),
        .CE(\registers_reg[3][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[1]),
        .Q(\registers_reg[3]_2 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[3][20] 
       (.C(clk_out2),
        .CE(\registers_reg[3][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[20]),
        .Q(\registers_reg[3]_2 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[3][21] 
       (.C(clk_out2),
        .CE(\registers_reg[3][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[21]),
        .Q(\registers_reg[3]_2 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[3][22] 
       (.C(clk_out2),
        .CE(\registers_reg[3][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[22]),
        .Q(\registers_reg[3]_2 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[3][23] 
       (.C(clk_out2),
        .CE(\registers_reg[3][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[23]),
        .Q(\registers_reg[3]_2 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[3][24] 
       (.C(clk_out2),
        .CE(\registers_reg[3][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[24]),
        .Q(\registers_reg[3]_2 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[3][25] 
       (.C(clk_out2),
        .CE(\registers_reg[3][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[25]),
        .Q(\registers_reg[3]_2 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[3][26] 
       (.C(clk_out2),
        .CE(\registers_reg[3][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[26]),
        .Q(\registers_reg[3]_2 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[3][27] 
       (.C(clk_out2),
        .CE(\registers_reg[3][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[27]),
        .Q(\registers_reg[3]_2 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[3][28] 
       (.C(clk_out2),
        .CE(\registers_reg[3][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[28]),
        .Q(\registers_reg[3]_2 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[3][29] 
       (.C(clk_out2),
        .CE(\registers_reg[3][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[29]),
        .Q(\registers_reg[3]_2 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[3][2] 
       (.C(clk_out2),
        .CE(\registers_reg[3][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[2]),
        .Q(\registers_reg[3]_2 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[3][30] 
       (.C(clk_out2),
        .CE(\registers_reg[3][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[30]),
        .Q(\registers_reg[3]_2 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[3][31] 
       (.C(clk_out2),
        .CE(\registers_reg[3][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[31]),
        .Q(\registers_reg[3]_2 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[3][3] 
       (.C(clk_out2),
        .CE(\registers_reg[3][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[3]),
        .Q(\registers_reg[3]_2 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[3][4] 
       (.C(clk_out2),
        .CE(\registers_reg[3][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[4]),
        .Q(\registers_reg[3]_2 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[3][5] 
       (.C(clk_out2),
        .CE(\registers_reg[3][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[5]),
        .Q(\registers_reg[3]_2 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[3][6] 
       (.C(clk_out2),
        .CE(\registers_reg[3][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[6]),
        .Q(\registers_reg[3]_2 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[3][7] 
       (.C(clk_out2),
        .CE(\registers_reg[3][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[7]),
        .Q(\registers_reg[3]_2 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[3][8] 
       (.C(clk_out2),
        .CE(\registers_reg[3][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[8]),
        .Q(\registers_reg[3]_2 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[3][9] 
       (.C(clk_out2),
        .CE(\registers_reg[3][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[9]),
        .Q(\registers_reg[3]_2 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[4][0] 
       (.C(clk_out2),
        .CE(\registers_reg[4][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[0]),
        .Q(\registers_reg[4]_3 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[4][10] 
       (.C(clk_out2),
        .CE(\registers_reg[4][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[10]),
        .Q(\registers_reg[4]_3 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[4][11] 
       (.C(clk_out2),
        .CE(\registers_reg[4][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[11]),
        .Q(\registers_reg[4]_3 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[4][12] 
       (.C(clk_out2),
        .CE(\registers_reg[4][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[12]),
        .Q(\registers_reg[4]_3 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[4][13] 
       (.C(clk_out2),
        .CE(\registers_reg[4][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[13]),
        .Q(\registers_reg[4]_3 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[4][14] 
       (.C(clk_out2),
        .CE(\registers_reg[4][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[14]),
        .Q(\registers_reg[4]_3 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[4][15] 
       (.C(clk_out2),
        .CE(\registers_reg[4][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[15]),
        .Q(\registers_reg[4]_3 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[4][16] 
       (.C(clk_out2),
        .CE(\registers_reg[4][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[16]),
        .Q(\registers_reg[4]_3 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[4][17] 
       (.C(clk_out2),
        .CE(\registers_reg[4][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[17]),
        .Q(\registers_reg[4]_3 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[4][18] 
       (.C(clk_out2),
        .CE(\registers_reg[4][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[18]),
        .Q(\registers_reg[4]_3 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[4][19] 
       (.C(clk_out2),
        .CE(\registers_reg[4][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[19]),
        .Q(\registers_reg[4]_3 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[4][1] 
       (.C(clk_out2),
        .CE(\registers_reg[4][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[1]),
        .Q(\registers_reg[4]_3 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[4][20] 
       (.C(clk_out2),
        .CE(\registers_reg[4][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[20]),
        .Q(\registers_reg[4]_3 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[4][21] 
       (.C(clk_out2),
        .CE(\registers_reg[4][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[21]),
        .Q(\registers_reg[4]_3 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[4][22] 
       (.C(clk_out2),
        .CE(\registers_reg[4][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[22]),
        .Q(\registers_reg[4]_3 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[4][23] 
       (.C(clk_out2),
        .CE(\registers_reg[4][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[23]),
        .Q(\registers_reg[4]_3 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[4][24] 
       (.C(clk_out2),
        .CE(\registers_reg[4][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[24]),
        .Q(\registers_reg[4]_3 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[4][25] 
       (.C(clk_out2),
        .CE(\registers_reg[4][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[25]),
        .Q(\registers_reg[4]_3 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[4][26] 
       (.C(clk_out2),
        .CE(\registers_reg[4][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[26]),
        .Q(\registers_reg[4]_3 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[4][27] 
       (.C(clk_out2),
        .CE(\registers_reg[4][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[27]),
        .Q(\registers_reg[4]_3 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[4][28] 
       (.C(clk_out2),
        .CE(\registers_reg[4][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[28]),
        .Q(\registers_reg[4]_3 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[4][29] 
       (.C(clk_out2),
        .CE(\registers_reg[4][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[29]),
        .Q(\registers_reg[4]_3 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[4][2] 
       (.C(clk_out2),
        .CE(\registers_reg[4][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[2]),
        .Q(\registers_reg[4]_3 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[4][30] 
       (.C(clk_out2),
        .CE(\registers_reg[4][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[30]),
        .Q(\registers_reg[4]_3 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[4][31] 
       (.C(clk_out2),
        .CE(\registers_reg[4][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[31]),
        .Q(\registers_reg[4]_3 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[4][3] 
       (.C(clk_out2),
        .CE(\registers_reg[4][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[3]),
        .Q(\registers_reg[4]_3 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[4][4] 
       (.C(clk_out2),
        .CE(\registers_reg[4][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[4]),
        .Q(\registers_reg[4]_3 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[4][5] 
       (.C(clk_out2),
        .CE(\registers_reg[4][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[5]),
        .Q(\registers_reg[4]_3 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[4][6] 
       (.C(clk_out2),
        .CE(\registers_reg[4][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[6]),
        .Q(\registers_reg[4]_3 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[4][7] 
       (.C(clk_out2),
        .CE(\registers_reg[4][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[7]),
        .Q(\registers_reg[4]_3 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[4][8] 
       (.C(clk_out2),
        .CE(\registers_reg[4][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[8]),
        .Q(\registers_reg[4]_3 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[4][9] 
       (.C(clk_out2),
        .CE(\registers_reg[4][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[9]),
        .Q(\registers_reg[4]_3 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[5][0] 
       (.C(clk_out2),
        .CE(\registers_reg[5][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[0]),
        .Q(\registers_reg[5]_4 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[5][10] 
       (.C(clk_out2),
        .CE(\registers_reg[5][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[10]),
        .Q(\registers_reg[5]_4 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[5][11] 
       (.C(clk_out2),
        .CE(\registers_reg[5][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[11]),
        .Q(\registers_reg[5]_4 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[5][12] 
       (.C(clk_out2),
        .CE(\registers_reg[5][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[12]),
        .Q(\registers_reg[5]_4 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[5][13] 
       (.C(clk_out2),
        .CE(\registers_reg[5][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[13]),
        .Q(\registers_reg[5]_4 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[5][14] 
       (.C(clk_out2),
        .CE(\registers_reg[5][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[14]),
        .Q(\registers_reg[5]_4 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[5][15] 
       (.C(clk_out2),
        .CE(\registers_reg[5][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[15]),
        .Q(\registers_reg[5]_4 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[5][16] 
       (.C(clk_out2),
        .CE(\registers_reg[5][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[16]),
        .Q(\registers_reg[5]_4 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[5][17] 
       (.C(clk_out2),
        .CE(\registers_reg[5][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[17]),
        .Q(\registers_reg[5]_4 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[5][18] 
       (.C(clk_out2),
        .CE(\registers_reg[5][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[18]),
        .Q(\registers_reg[5]_4 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[5][19] 
       (.C(clk_out2),
        .CE(\registers_reg[5][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[19]),
        .Q(\registers_reg[5]_4 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[5][1] 
       (.C(clk_out2),
        .CE(\registers_reg[5][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[1]),
        .Q(\registers_reg[5]_4 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[5][20] 
       (.C(clk_out2),
        .CE(\registers_reg[5][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[20]),
        .Q(\registers_reg[5]_4 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[5][21] 
       (.C(clk_out2),
        .CE(\registers_reg[5][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[21]),
        .Q(\registers_reg[5]_4 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[5][22] 
       (.C(clk_out2),
        .CE(\registers_reg[5][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[22]),
        .Q(\registers_reg[5]_4 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[5][23] 
       (.C(clk_out2),
        .CE(\registers_reg[5][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[23]),
        .Q(\registers_reg[5]_4 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[5][24] 
       (.C(clk_out2),
        .CE(\registers_reg[5][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[24]),
        .Q(\registers_reg[5]_4 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[5][25] 
       (.C(clk_out2),
        .CE(\registers_reg[5][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[25]),
        .Q(\registers_reg[5]_4 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[5][26] 
       (.C(clk_out2),
        .CE(\registers_reg[5][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[26]),
        .Q(\registers_reg[5]_4 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[5][27] 
       (.C(clk_out2),
        .CE(\registers_reg[5][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[27]),
        .Q(\registers_reg[5]_4 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[5][28] 
       (.C(clk_out2),
        .CE(\registers_reg[5][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[28]),
        .Q(\registers_reg[5]_4 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[5][29] 
       (.C(clk_out2),
        .CE(\registers_reg[5][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[29]),
        .Q(\registers_reg[5]_4 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[5][2] 
       (.C(clk_out2),
        .CE(\registers_reg[5][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[2]),
        .Q(\registers_reg[5]_4 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[5][30] 
       (.C(clk_out2),
        .CE(\registers_reg[5][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[30]),
        .Q(\registers_reg[5]_4 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[5][31] 
       (.C(clk_out2),
        .CE(\registers_reg[5][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[31]),
        .Q(\registers_reg[5]_4 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[5][3] 
       (.C(clk_out2),
        .CE(\registers_reg[5][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[3]),
        .Q(\registers_reg[5]_4 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[5][4] 
       (.C(clk_out2),
        .CE(\registers_reg[5][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[4]),
        .Q(\registers_reg[5]_4 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[5][5] 
       (.C(clk_out2),
        .CE(\registers_reg[5][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[5]),
        .Q(\registers_reg[5]_4 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[5][6] 
       (.C(clk_out2),
        .CE(\registers_reg[5][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[6]),
        .Q(\registers_reg[5]_4 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[5][7] 
       (.C(clk_out2),
        .CE(\registers_reg[5][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[7]),
        .Q(\registers_reg[5]_4 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[5][8] 
       (.C(clk_out2),
        .CE(\registers_reg[5][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[8]),
        .Q(\registers_reg[5]_4 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[5][9] 
       (.C(clk_out2),
        .CE(\registers_reg[5][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[9]),
        .Q(\registers_reg[5]_4 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[6][0] 
       (.C(clk_out2),
        .CE(\registers_reg[6][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[0]),
        .Q(\registers_reg[6]_5 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[6][10] 
       (.C(clk_out2),
        .CE(\registers_reg[6][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[10]),
        .Q(\registers_reg[6]_5 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[6][11] 
       (.C(clk_out2),
        .CE(\registers_reg[6][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[11]),
        .Q(\registers_reg[6]_5 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[6][12] 
       (.C(clk_out2),
        .CE(\registers_reg[6][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[12]),
        .Q(\registers_reg[6]_5 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[6][13] 
       (.C(clk_out2),
        .CE(\registers_reg[6][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[13]),
        .Q(\registers_reg[6]_5 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[6][14] 
       (.C(clk_out2),
        .CE(\registers_reg[6][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[14]),
        .Q(\registers_reg[6]_5 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[6][15] 
       (.C(clk_out2),
        .CE(\registers_reg[6][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[15]),
        .Q(\registers_reg[6]_5 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[6][16] 
       (.C(clk_out2),
        .CE(\registers_reg[6][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[16]),
        .Q(\registers_reg[6]_5 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[6][17] 
       (.C(clk_out2),
        .CE(\registers_reg[6][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[17]),
        .Q(\registers_reg[6]_5 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[6][18] 
       (.C(clk_out2),
        .CE(\registers_reg[6][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[18]),
        .Q(\registers_reg[6]_5 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[6][19] 
       (.C(clk_out2),
        .CE(\registers_reg[6][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[19]),
        .Q(\registers_reg[6]_5 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[6][1] 
       (.C(clk_out2),
        .CE(\registers_reg[6][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[1]),
        .Q(\registers_reg[6]_5 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[6][20] 
       (.C(clk_out2),
        .CE(\registers_reg[6][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[20]),
        .Q(\registers_reg[6]_5 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[6][21] 
       (.C(clk_out2),
        .CE(\registers_reg[6][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[21]),
        .Q(\registers_reg[6]_5 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[6][22] 
       (.C(clk_out2),
        .CE(\registers_reg[6][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[22]),
        .Q(\registers_reg[6]_5 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[6][23] 
       (.C(clk_out2),
        .CE(\registers_reg[6][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[23]),
        .Q(\registers_reg[6]_5 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[6][24] 
       (.C(clk_out2),
        .CE(\registers_reg[6][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[24]),
        .Q(\registers_reg[6]_5 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[6][25] 
       (.C(clk_out2),
        .CE(\registers_reg[6][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[25]),
        .Q(\registers_reg[6]_5 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[6][26] 
       (.C(clk_out2),
        .CE(\registers_reg[6][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[26]),
        .Q(\registers_reg[6]_5 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[6][27] 
       (.C(clk_out2),
        .CE(\registers_reg[6][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[27]),
        .Q(\registers_reg[6]_5 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[6][28] 
       (.C(clk_out2),
        .CE(\registers_reg[6][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[28]),
        .Q(\registers_reg[6]_5 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[6][29] 
       (.C(clk_out2),
        .CE(\registers_reg[6][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[29]),
        .Q(\registers_reg[6]_5 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[6][2] 
       (.C(clk_out2),
        .CE(\registers_reg[6][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[2]),
        .Q(\registers_reg[6]_5 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[6][30] 
       (.C(clk_out2),
        .CE(\registers_reg[6][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[30]),
        .Q(\registers_reg[6]_5 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[6][31] 
       (.C(clk_out2),
        .CE(\registers_reg[6][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[31]),
        .Q(\registers_reg[6]_5 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[6][3] 
       (.C(clk_out2),
        .CE(\registers_reg[6][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[3]),
        .Q(\registers_reg[6]_5 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[6][4] 
       (.C(clk_out2),
        .CE(\registers_reg[6][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[4]),
        .Q(\registers_reg[6]_5 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[6][5] 
       (.C(clk_out2),
        .CE(\registers_reg[6][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[5]),
        .Q(\registers_reg[6]_5 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[6][6] 
       (.C(clk_out2),
        .CE(\registers_reg[6][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[6]),
        .Q(\registers_reg[6]_5 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[6][7] 
       (.C(clk_out2),
        .CE(\registers_reg[6][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[7]),
        .Q(\registers_reg[6]_5 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[6][8] 
       (.C(clk_out2),
        .CE(\registers_reg[6][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[8]),
        .Q(\registers_reg[6]_5 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[6][9] 
       (.C(clk_out2),
        .CE(\registers_reg[6][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[9]),
        .Q(\registers_reg[6]_5 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[7][0] 
       (.C(clk_out2),
        .CE(\registers_reg[7][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[0]),
        .Q(\registers_reg[7]_6 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[7][10] 
       (.C(clk_out2),
        .CE(\registers_reg[7][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[10]),
        .Q(\registers_reg[7]_6 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[7][11] 
       (.C(clk_out2),
        .CE(\registers_reg[7][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[11]),
        .Q(\registers_reg[7]_6 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[7][12] 
       (.C(clk_out2),
        .CE(\registers_reg[7][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[12]),
        .Q(\registers_reg[7]_6 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[7][13] 
       (.C(clk_out2),
        .CE(\registers_reg[7][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[13]),
        .Q(\registers_reg[7]_6 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[7][14] 
       (.C(clk_out2),
        .CE(\registers_reg[7][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[14]),
        .Q(\registers_reg[7]_6 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[7][15] 
       (.C(clk_out2),
        .CE(\registers_reg[7][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[15]),
        .Q(\registers_reg[7]_6 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[7][16] 
       (.C(clk_out2),
        .CE(\registers_reg[7][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[16]),
        .Q(\registers_reg[7]_6 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[7][17] 
       (.C(clk_out2),
        .CE(\registers_reg[7][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[17]),
        .Q(\registers_reg[7]_6 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[7][18] 
       (.C(clk_out2),
        .CE(\registers_reg[7][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[18]),
        .Q(\registers_reg[7]_6 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[7][19] 
       (.C(clk_out2),
        .CE(\registers_reg[7][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[19]),
        .Q(\registers_reg[7]_6 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[7][1] 
       (.C(clk_out2),
        .CE(\registers_reg[7][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[1]),
        .Q(\registers_reg[7]_6 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[7][20] 
       (.C(clk_out2),
        .CE(\registers_reg[7][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[20]),
        .Q(\registers_reg[7]_6 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[7][21] 
       (.C(clk_out2),
        .CE(\registers_reg[7][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[21]),
        .Q(\registers_reg[7]_6 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[7][22] 
       (.C(clk_out2),
        .CE(\registers_reg[7][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[22]),
        .Q(\registers_reg[7]_6 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[7][23] 
       (.C(clk_out2),
        .CE(\registers_reg[7][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[23]),
        .Q(\registers_reg[7]_6 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[7][24] 
       (.C(clk_out2),
        .CE(\registers_reg[7][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[24]),
        .Q(\registers_reg[7]_6 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[7][25] 
       (.C(clk_out2),
        .CE(\registers_reg[7][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[25]),
        .Q(\registers_reg[7]_6 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[7][26] 
       (.C(clk_out2),
        .CE(\registers_reg[7][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[26]),
        .Q(\registers_reg[7]_6 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[7][27] 
       (.C(clk_out2),
        .CE(\registers_reg[7][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[27]),
        .Q(\registers_reg[7]_6 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[7][28] 
       (.C(clk_out2),
        .CE(\registers_reg[7][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[28]),
        .Q(\registers_reg[7]_6 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[7][29] 
       (.C(clk_out2),
        .CE(\registers_reg[7][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[29]),
        .Q(\registers_reg[7]_6 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[7][2] 
       (.C(clk_out2),
        .CE(\registers_reg[7][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[2]),
        .Q(\registers_reg[7]_6 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[7][30] 
       (.C(clk_out2),
        .CE(\registers_reg[7][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[30]),
        .Q(\registers_reg[7]_6 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[7][31] 
       (.C(clk_out2),
        .CE(\registers_reg[7][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[31]),
        .Q(\registers_reg[7]_6 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[7][3] 
       (.C(clk_out2),
        .CE(\registers_reg[7][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[3]),
        .Q(\registers_reg[7]_6 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[7][4] 
       (.C(clk_out2),
        .CE(\registers_reg[7][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[4]),
        .Q(\registers_reg[7]_6 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[7][5] 
       (.C(clk_out2),
        .CE(\registers_reg[7][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[5]),
        .Q(\registers_reg[7]_6 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[7][6] 
       (.C(clk_out2),
        .CE(\registers_reg[7][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[6]),
        .Q(\registers_reg[7]_6 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[7][7] 
       (.C(clk_out2),
        .CE(\registers_reg[7][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[7]),
        .Q(\registers_reg[7]_6 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[7][8] 
       (.C(clk_out2),
        .CE(\registers_reg[7][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[8]),
        .Q(\registers_reg[7]_6 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[7][9] 
       (.C(clk_out2),
        .CE(\registers_reg[7][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[9]),
        .Q(\registers_reg[7]_6 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[8][0] 
       (.C(clk_out2),
        .CE(\registers_reg[8][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[0]),
        .Q(\registers_reg[8]_7 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[8][10] 
       (.C(clk_out2),
        .CE(\registers_reg[8][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[10]),
        .Q(\registers_reg[8]_7 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[8][11] 
       (.C(clk_out2),
        .CE(\registers_reg[8][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[11]),
        .Q(\registers_reg[8]_7 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[8][12] 
       (.C(clk_out2),
        .CE(\registers_reg[8][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[12]),
        .Q(\registers_reg[8]_7 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[8][13] 
       (.C(clk_out2),
        .CE(\registers_reg[8][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[13]),
        .Q(\registers_reg[8]_7 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[8][14] 
       (.C(clk_out2),
        .CE(\registers_reg[8][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[14]),
        .Q(\registers_reg[8]_7 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[8][15] 
       (.C(clk_out2),
        .CE(\registers_reg[8][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[15]),
        .Q(\registers_reg[8]_7 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[8][16] 
       (.C(clk_out2),
        .CE(\registers_reg[8][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[16]),
        .Q(\registers_reg[8]_7 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[8][17] 
       (.C(clk_out2),
        .CE(\registers_reg[8][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[17]),
        .Q(\registers_reg[8]_7 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[8][18] 
       (.C(clk_out2),
        .CE(\registers_reg[8][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[18]),
        .Q(\registers_reg[8]_7 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[8][19] 
       (.C(clk_out2),
        .CE(\registers_reg[8][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[19]),
        .Q(\registers_reg[8]_7 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[8][1] 
       (.C(clk_out2),
        .CE(\registers_reg[8][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[1]),
        .Q(\registers_reg[8]_7 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[8][20] 
       (.C(clk_out2),
        .CE(\registers_reg[8][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[20]),
        .Q(\registers_reg[8]_7 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[8][21] 
       (.C(clk_out2),
        .CE(\registers_reg[8][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[21]),
        .Q(\registers_reg[8]_7 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[8][22] 
       (.C(clk_out2),
        .CE(\registers_reg[8][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[22]),
        .Q(\registers_reg[8]_7 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[8][23] 
       (.C(clk_out2),
        .CE(\registers_reg[8][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[23]),
        .Q(\registers_reg[8]_7 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[8][24] 
       (.C(clk_out2),
        .CE(\registers_reg[8][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[24]),
        .Q(\registers_reg[8]_7 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[8][25] 
       (.C(clk_out2),
        .CE(\registers_reg[8][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[25]),
        .Q(\registers_reg[8]_7 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[8][26] 
       (.C(clk_out2),
        .CE(\registers_reg[8][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[26]),
        .Q(\registers_reg[8]_7 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[8][27] 
       (.C(clk_out2),
        .CE(\registers_reg[8][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[27]),
        .Q(\registers_reg[8]_7 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[8][28] 
       (.C(clk_out2),
        .CE(\registers_reg[8][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[28]),
        .Q(\registers_reg[8]_7 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[8][29] 
       (.C(clk_out2),
        .CE(\registers_reg[8][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[29]),
        .Q(\registers_reg[8]_7 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[8][2] 
       (.C(clk_out2),
        .CE(\registers_reg[8][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[2]),
        .Q(\registers_reg[8]_7 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[8][30] 
       (.C(clk_out2),
        .CE(\registers_reg[8][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[30]),
        .Q(\registers_reg[8]_7 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[8][31] 
       (.C(clk_out2),
        .CE(\registers_reg[8][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[31]),
        .Q(\registers_reg[8]_7 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[8][3] 
       (.C(clk_out2),
        .CE(\registers_reg[8][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[3]),
        .Q(\registers_reg[8]_7 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[8][4] 
       (.C(clk_out2),
        .CE(\registers_reg[8][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[4]),
        .Q(\registers_reg[8]_7 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[8][5] 
       (.C(clk_out2),
        .CE(\registers_reg[8][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[5]),
        .Q(\registers_reg[8]_7 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[8][6] 
       (.C(clk_out2),
        .CE(\registers_reg[8][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[6]),
        .Q(\registers_reg[8]_7 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[8][7] 
       (.C(clk_out2),
        .CE(\registers_reg[8][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[7]),
        .Q(\registers_reg[8]_7 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[8][8] 
       (.C(clk_out2),
        .CE(\registers_reg[8][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[8]),
        .Q(\registers_reg[8]_7 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[8][9] 
       (.C(clk_out2),
        .CE(\registers_reg[8][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[9]),
        .Q(\registers_reg[8]_7 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[9][0] 
       (.C(clk_out2),
        .CE(\registers_reg[9][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[0]),
        .Q(\registers_reg[9]_8 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[9][10] 
       (.C(clk_out2),
        .CE(\registers_reg[9][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[10]),
        .Q(\registers_reg[9]_8 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[9][11] 
       (.C(clk_out2),
        .CE(\registers_reg[9][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[11]),
        .Q(\registers_reg[9]_8 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[9][12] 
       (.C(clk_out2),
        .CE(\registers_reg[9][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[12]),
        .Q(\registers_reg[9]_8 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[9][13] 
       (.C(clk_out2),
        .CE(\registers_reg[9][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[13]),
        .Q(\registers_reg[9]_8 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[9][14] 
       (.C(clk_out2),
        .CE(\registers_reg[9][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[14]),
        .Q(\registers_reg[9]_8 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[9][15] 
       (.C(clk_out2),
        .CE(\registers_reg[9][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[15]),
        .Q(\registers_reg[9]_8 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[9][16] 
       (.C(clk_out2),
        .CE(\registers_reg[9][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[16]),
        .Q(\registers_reg[9]_8 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[9][17] 
       (.C(clk_out2),
        .CE(\registers_reg[9][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[17]),
        .Q(\registers_reg[9]_8 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[9][18] 
       (.C(clk_out2),
        .CE(\registers_reg[9][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[18]),
        .Q(\registers_reg[9]_8 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[9][19] 
       (.C(clk_out2),
        .CE(\registers_reg[9][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[19]),
        .Q(\registers_reg[9]_8 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[9][1] 
       (.C(clk_out2),
        .CE(\registers_reg[9][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[1]),
        .Q(\registers_reg[9]_8 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[9][20] 
       (.C(clk_out2),
        .CE(\registers_reg[9][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[20]),
        .Q(\registers_reg[9]_8 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[9][21] 
       (.C(clk_out2),
        .CE(\registers_reg[9][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[21]),
        .Q(\registers_reg[9]_8 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[9][22] 
       (.C(clk_out2),
        .CE(\registers_reg[9][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[22]),
        .Q(\registers_reg[9]_8 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[9][23] 
       (.C(clk_out2),
        .CE(\registers_reg[9][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[23]),
        .Q(\registers_reg[9]_8 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[9][24] 
       (.C(clk_out2),
        .CE(\registers_reg[9][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[24]),
        .Q(\registers_reg[9]_8 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[9][25] 
       (.C(clk_out2),
        .CE(\registers_reg[9][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[25]),
        .Q(\registers_reg[9]_8 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[9][26] 
       (.C(clk_out2),
        .CE(\registers_reg[9][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[26]),
        .Q(\registers_reg[9]_8 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[9][27] 
       (.C(clk_out2),
        .CE(\registers_reg[9][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[27]),
        .Q(\registers_reg[9]_8 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[9][28] 
       (.C(clk_out2),
        .CE(\registers_reg[9][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[28]),
        .Q(\registers_reg[9]_8 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[9][29] 
       (.C(clk_out2),
        .CE(\registers_reg[9][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[29]),
        .Q(\registers_reg[9]_8 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[9][2] 
       (.C(clk_out2),
        .CE(\registers_reg[9][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[2]),
        .Q(\registers_reg[9]_8 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[9][30] 
       (.C(clk_out2),
        .CE(\registers_reg[9][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[30]),
        .Q(\registers_reg[9]_8 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[9][31] 
       (.C(clk_out2),
        .CE(\registers_reg[9][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[31]),
        .Q(\registers_reg[9]_8 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[9][3] 
       (.C(clk_out2),
        .CE(\registers_reg[9][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[3]),
        .Q(\registers_reg[9]_8 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[9][4] 
       (.C(clk_out2),
        .CE(\registers_reg[9][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[4]),
        .Q(\registers_reg[9]_8 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[9][5] 
       (.C(clk_out2),
        .CE(\registers_reg[9][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[5]),
        .Q(\registers_reg[9]_8 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[9][6] 
       (.C(clk_out2),
        .CE(\registers_reg[9][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[6]),
        .Q(\registers_reg[9]_8 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[9][7] 
       (.C(clk_out2),
        .CE(\registers_reg[9][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[7]),
        .Q(\registers_reg[9]_8 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[9][8] 
       (.C(clk_out2),
        .CE(\registers_reg[9][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[8]),
        .Q(\registers_reg[9]_8 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \registers_reg[9][9] 
       (.C(clk_out2),
        .CE(\registers_reg[9][31]_0 ),
        .CLR(\registers_reg[30][0]_0 ),
        .D(D[9]),
        .Q(\registers_reg[9]_8 [9]));
endmodule

module csr
   (\mtvec_reg[30]_0 ,
    D,
    \mscratch_reg[31]_0 ,
    \ex_mepc_data_reg[31] ,
    \mcause_reg[30]_0 ,
    \mcause_reg[31]_0 ,
    \mstatus_reg[31]_0 ,
    \mie_reg[31]_0 ,
    \mip_reg[31]_0 ,
    \privilege_reg[1]_0 ,
    mtvec_we,
    \mtvec_reg[31]_0 ,
    clk_out2,
    rst,
    \mtvec_reg[30]_1 ,
    \mtvec_reg[29]_0 ,
    \mtvec_reg[28]_0 ,
    \mtvec_reg[27]_0 ,
    \mtvec_reg[26]_0 ,
    \mtvec_reg[25]_0 ,
    \mtvec_reg[24]_0 ,
    \mtvec_reg[23]_0 ,
    \mtvec_reg[22]_0 ,
    \mtvec_reg[21]_0 ,
    \mtvec_reg[20]_0 ,
    \mtvec_reg[19]_0 ,
    \mtvec_reg[18]_0 ,
    \mtvec_reg[17]_0 ,
    \mtvec_reg[16]_0 ,
    \mtvec_reg[15]_0 ,
    \mtvec_reg[14]_0 ,
    \mtvec_reg[13]_0 ,
    \mtvec_reg[12]_0 ,
    \mtvec_reg[11]_0 ,
    \mtvec_reg[10]_0 ,
    \mtvec_reg[9]_0 ,
    \mtvec_reg[8]_0 ,
    \mtvec_reg[7]_0 ,
    \mtvec_reg[6]_0 ,
    \mtvec_reg[5]_0 ,
    \mtvec_reg[4]_0 ,
    \mtvec_reg[3]_0 ,
    \mtvec_reg[2]_0 ,
    \mtvec_reg[1]_0 ,
    \mtvec_reg[0]_0 ,
    ex_mtvec_we,
    mscratch_we,
    \mscratch_reg[31]_1 ,
    \mscratch_reg[30]_0 ,
    \mscratch_reg[29]_0 ,
    \mscratch_reg[28]_0 ,
    \mscratch_reg[27]_0 ,
    \mscratch_reg[26]_0 ,
    \mscratch_reg[25]_0 ,
    \mscratch_reg[24]_0 ,
    \mscratch_reg[23]_0 ,
    \mscratch_reg[22]_0 ,
    \mscratch_reg[21]_0 ,
    \mscratch_reg[20]_0 ,
    \mscratch_reg[19]_0 ,
    \mscratch_reg[18]_0 ,
    \mscratch_reg[17]_0 ,
    \mscratch_reg[16]_0 ,
    \mscratch_reg[15]_0 ,
    \mscratch_reg[14]_0 ,
    \mscratch_reg[13]_0 ,
    \mscratch_reg[12]_0 ,
    \mscratch_reg[11]_0 ,
    \mscratch_reg[10]_0 ,
    \mscratch_reg[9]_0 ,
    \mscratch_reg[8]_0 ,
    \mscratch_reg[7]_0 ,
    \mscratch_reg[6]_0 ,
    \mscratch_reg[5]_0 ,
    \mscratch_reg[4]_0 ,
    \mscratch_reg[3]_0 ,
    \mscratch_reg[2]_0 ,
    \mscratch_reg[1]_0 ,
    \mscratch_reg[0]_0 ,
    ex_mscratch_we,
    mepc_we,
    mepc_wdata,
    Q,
    \ex_mepc_data_reg[0] ,
    \ex_mepc_data_reg[31]_0 ,
    ex_mepc_we,
    mcause_we,
    \mcause_reg[31]_1 ,
    \mcause_reg[30]_1 ,
    \mcause_reg[29]_0 ,
    \mcause_reg[28]_0 ,
    \mcause_reg[27]_0 ,
    \mcause_reg[26]_0 ,
    \mcause_reg[25]_0 ,
    \mcause_reg[24]_0 ,
    \mcause_reg[23]_0 ,
    \mcause_reg[22]_0 ,
    \mcause_reg[21]_0 ,
    \mcause_reg[20]_0 ,
    \mcause_reg[19]_0 ,
    \mcause_reg[18]_0 ,
    \mcause_reg[17]_0 ,
    \mcause_reg[16]_0 ,
    \mcause_reg[15]_0 ,
    \mcause_reg[14]_0 ,
    \mcause_reg[13]_0 ,
    \mcause_reg[12]_0 ,
    \mcause_reg[11]_0 ,
    \mcause_reg[10]_0 ,
    \mcause_reg[9]_0 ,
    \mcause_reg[8]_0 ,
    \mcause_reg[7]_0 ,
    \mcause_reg[6]_0 ,
    \mcause_reg[5]_0 ,
    \mcause_reg[4]_0 ,
    mcause_wdata,
    \mcause_reg[2]_0 ,
    \mcause_reg[1]_0 ,
    \mcause_reg[0]_0 ,
    ex_mcause_we,
    mstatus_we,
    \mstatus_reg[31]_1 ,
    \mstatus_reg[30]_0 ,
    \mstatus_reg[29]_0 ,
    \mstatus_reg[28]_0 ,
    \mstatus_reg[27]_0 ,
    \mstatus_reg[26]_0 ,
    \mstatus_reg[25]_0 ,
    \mstatus_reg[24]_0 ,
    \mstatus_reg[23]_0 ,
    \mstatus_reg[22]_0 ,
    \mstatus_reg[21]_0 ,
    \mstatus_reg[20]_0 ,
    \mstatus_reg[19]_0 ,
    \mstatus_reg[18]_0 ,
    \mstatus_reg[17]_0 ,
    \mstatus_reg[16]_0 ,
    \mstatus_reg[15]_0 ,
    \mstatus_reg[14]_0 ,
    \mstatus_reg[13]_0 ,
    \mstatus_reg[12]_0 ,
    \mstatus_reg[11]_0 ,
    \mstatus_reg[10]_0 ,
    \mstatus_reg[9]_0 ,
    \mstatus_reg[8]_0 ,
    \mstatus_reg[7]_0 ,
    \mstatus_reg[6]_0 ,
    \mstatus_reg[5]_0 ,
    \mstatus_reg[4]_0 ,
    \mstatus_reg[3]_0 ,
    \mstatus_reg[2]_0 ,
    \mstatus_reg[1]_0 ,
    \mstatus_reg[0]_0 ,
    ex_mstatus_we,
    mie_we,
    \mie_reg[31]_1 ,
    \mie_reg[30]_0 ,
    \mie_reg[29]_0 ,
    \mie_reg[28]_0 ,
    \mie_reg[27]_0 ,
    \mie_reg[26]_0 ,
    \mie_reg[25]_0 ,
    \mie_reg[24]_0 ,
    \mie_reg[23]_0 ,
    \mie_reg[22]_0 ,
    \mie_reg[21]_0 ,
    \mie_reg[20]_0 ,
    \mie_reg[19]_0 ,
    \mie_reg[18]_0 ,
    \mie_reg[17]_0 ,
    \mie_reg[16]_0 ,
    \mie_reg[15]_0 ,
    \mie_reg[14]_0 ,
    \mie_reg[13]_0 ,
    \mie_reg[12]_0 ,
    \mie_reg[11]_0 ,
    \mie_reg[10]_0 ,
    \mie_reg[9]_0 ,
    \mie_reg[8]_0 ,
    \mie_reg[7]_0 ,
    \mie_reg[6]_0 ,
    \mie_reg[5]_0 ,
    \mie_reg[4]_0 ,
    \mie_reg[3]_0 ,
    \mie_reg[2]_0 ,
    \mie_reg[1]_0 ,
    \mie_reg[0]_0 ,
    ex_mie_we,
    \mip_reg[31]_1 ,
    \privilege_reg[1]_1 );
  output [1:0]\mtvec_reg[30]_0 ;
  output [30:0]D;
  output [31:0]\mscratch_reg[31]_0 ;
  output [31:0]\ex_mepc_data_reg[31] ;
  output [14:0]\mcause_reg[30]_0 ;
  output [16:0]\mcause_reg[31]_0 ;
  output [31:0]\mstatus_reg[31]_0 ;
  output [31:0]\mie_reg[31]_0 ;
  output [31:0]\mip_reg[31]_0 ;
  output [1:0]\privilege_reg[1]_0 ;
  input mtvec_we;
  input \mtvec_reg[31]_0 ;
  input clk_out2;
  input rst;
  input \mtvec_reg[30]_1 ;
  input \mtvec_reg[29]_0 ;
  input \mtvec_reg[28]_0 ;
  input \mtvec_reg[27]_0 ;
  input \mtvec_reg[26]_0 ;
  input \mtvec_reg[25]_0 ;
  input \mtvec_reg[24]_0 ;
  input \mtvec_reg[23]_0 ;
  input \mtvec_reg[22]_0 ;
  input \mtvec_reg[21]_0 ;
  input \mtvec_reg[20]_0 ;
  input \mtvec_reg[19]_0 ;
  input \mtvec_reg[18]_0 ;
  input \mtvec_reg[17]_0 ;
  input \mtvec_reg[16]_0 ;
  input \mtvec_reg[15]_0 ;
  input \mtvec_reg[14]_0 ;
  input \mtvec_reg[13]_0 ;
  input \mtvec_reg[12]_0 ;
  input \mtvec_reg[11]_0 ;
  input \mtvec_reg[10]_0 ;
  input \mtvec_reg[9]_0 ;
  input \mtvec_reg[8]_0 ;
  input \mtvec_reg[7]_0 ;
  input \mtvec_reg[6]_0 ;
  input \mtvec_reg[5]_0 ;
  input \mtvec_reg[4]_0 ;
  input \mtvec_reg[3]_0 ;
  input \mtvec_reg[2]_0 ;
  input \mtvec_reg[1]_0 ;
  input \mtvec_reg[0]_0 ;
  input ex_mtvec_we;
  input mscratch_we;
  input \mscratch_reg[31]_1 ;
  input \mscratch_reg[30]_0 ;
  input \mscratch_reg[29]_0 ;
  input \mscratch_reg[28]_0 ;
  input \mscratch_reg[27]_0 ;
  input \mscratch_reg[26]_0 ;
  input \mscratch_reg[25]_0 ;
  input \mscratch_reg[24]_0 ;
  input \mscratch_reg[23]_0 ;
  input \mscratch_reg[22]_0 ;
  input \mscratch_reg[21]_0 ;
  input \mscratch_reg[20]_0 ;
  input \mscratch_reg[19]_0 ;
  input \mscratch_reg[18]_0 ;
  input \mscratch_reg[17]_0 ;
  input \mscratch_reg[16]_0 ;
  input \mscratch_reg[15]_0 ;
  input \mscratch_reg[14]_0 ;
  input \mscratch_reg[13]_0 ;
  input \mscratch_reg[12]_0 ;
  input \mscratch_reg[11]_0 ;
  input \mscratch_reg[10]_0 ;
  input \mscratch_reg[9]_0 ;
  input \mscratch_reg[8]_0 ;
  input \mscratch_reg[7]_0 ;
  input \mscratch_reg[6]_0 ;
  input \mscratch_reg[5]_0 ;
  input \mscratch_reg[4]_0 ;
  input \mscratch_reg[3]_0 ;
  input \mscratch_reg[2]_0 ;
  input \mscratch_reg[1]_0 ;
  input \mscratch_reg[0]_0 ;
  input ex_mscratch_we;
  input mepc_we;
  input [31:0]mepc_wdata;
  input [31:0]Q;
  input \ex_mepc_data_reg[0] ;
  input [31:0]\ex_mepc_data_reg[31]_0 ;
  input ex_mepc_we;
  input mcause_we;
  input \mcause_reg[31]_1 ;
  input \mcause_reg[30]_1 ;
  input \mcause_reg[29]_0 ;
  input \mcause_reg[28]_0 ;
  input \mcause_reg[27]_0 ;
  input \mcause_reg[26]_0 ;
  input \mcause_reg[25]_0 ;
  input \mcause_reg[24]_0 ;
  input \mcause_reg[23]_0 ;
  input \mcause_reg[22]_0 ;
  input \mcause_reg[21]_0 ;
  input \mcause_reg[20]_0 ;
  input \mcause_reg[19]_0 ;
  input \mcause_reg[18]_0 ;
  input \mcause_reg[17]_0 ;
  input \mcause_reg[16]_0 ;
  input \mcause_reg[15]_0 ;
  input \mcause_reg[14]_0 ;
  input \mcause_reg[13]_0 ;
  input \mcause_reg[12]_0 ;
  input \mcause_reg[11]_0 ;
  input \mcause_reg[10]_0 ;
  input \mcause_reg[9]_0 ;
  input \mcause_reg[8]_0 ;
  input \mcause_reg[7]_0 ;
  input \mcause_reg[6]_0 ;
  input \mcause_reg[5]_0 ;
  input \mcause_reg[4]_0 ;
  input [0:0]mcause_wdata;
  input \mcause_reg[2]_0 ;
  input \mcause_reg[1]_0 ;
  input \mcause_reg[0]_0 ;
  input ex_mcause_we;
  input mstatus_we;
  input \mstatus_reg[31]_1 ;
  input \mstatus_reg[30]_0 ;
  input \mstatus_reg[29]_0 ;
  input \mstatus_reg[28]_0 ;
  input \mstatus_reg[27]_0 ;
  input \mstatus_reg[26]_0 ;
  input \mstatus_reg[25]_0 ;
  input \mstatus_reg[24]_0 ;
  input \mstatus_reg[23]_0 ;
  input \mstatus_reg[22]_0 ;
  input \mstatus_reg[21]_0 ;
  input \mstatus_reg[20]_0 ;
  input \mstatus_reg[19]_0 ;
  input \mstatus_reg[18]_0 ;
  input \mstatus_reg[17]_0 ;
  input \mstatus_reg[16]_0 ;
  input \mstatus_reg[15]_0 ;
  input \mstatus_reg[14]_0 ;
  input \mstatus_reg[13]_0 ;
  input \mstatus_reg[12]_0 ;
  input \mstatus_reg[11]_0 ;
  input \mstatus_reg[10]_0 ;
  input \mstatus_reg[9]_0 ;
  input \mstatus_reg[8]_0 ;
  input \mstatus_reg[7]_0 ;
  input \mstatus_reg[6]_0 ;
  input \mstatus_reg[5]_0 ;
  input \mstatus_reg[4]_0 ;
  input \mstatus_reg[3]_0 ;
  input \mstatus_reg[2]_0 ;
  input \mstatus_reg[1]_0 ;
  input \mstatus_reg[0]_0 ;
  input ex_mstatus_we;
  input mie_we;
  input \mie_reg[31]_1 ;
  input \mie_reg[30]_0 ;
  input \mie_reg[29]_0 ;
  input \mie_reg[28]_0 ;
  input \mie_reg[27]_0 ;
  input \mie_reg[26]_0 ;
  input \mie_reg[25]_0 ;
  input \mie_reg[24]_0 ;
  input \mie_reg[23]_0 ;
  input \mie_reg[22]_0 ;
  input \mie_reg[21]_0 ;
  input \mie_reg[20]_0 ;
  input \mie_reg[19]_0 ;
  input \mie_reg[18]_0 ;
  input \mie_reg[17]_0 ;
  input \mie_reg[16]_0 ;
  input \mie_reg[15]_0 ;
  input \mie_reg[14]_0 ;
  input \mie_reg[13]_0 ;
  input \mie_reg[12]_0 ;
  input \mie_reg[11]_0 ;
  input \mie_reg[10]_0 ;
  input \mie_reg[9]_0 ;
  input \mie_reg[8]_0 ;
  input \mie_reg[7]_0 ;
  input \mie_reg[6]_0 ;
  input \mie_reg[5]_0 ;
  input \mie_reg[4]_0 ;
  input \mie_reg[3]_0 ;
  input \mie_reg[2]_0 ;
  input \mie_reg[1]_0 ;
  input \mie_reg[0]_0 ;
  input ex_mie_we;
  input [31:0]\mip_reg[31]_1 ;
  input [1:0]\privilege_reg[1]_1 ;

  wire [30:0]D;
  wire [31:0]Q;
  wire clk_out2;
  wire ex_mcause_we;
  wire \ex_mepc_data_reg[0] ;
  wire [31:0]\ex_mepc_data_reg[31] ;
  wire [31:0]\ex_mepc_data_reg[31]_0 ;
  wire ex_mepc_we;
  wire ex_mie_we;
  wire ex_mscratch_we;
  wire ex_mstatus_we;
  wire ex_mtvec_we;
  wire [31:0]mcause;
  wire \mcause_reg[0]_0 ;
  wire \mcause_reg[10]_0 ;
  wire \mcause_reg[11]_0 ;
  wire \mcause_reg[12]_0 ;
  wire \mcause_reg[13]_0 ;
  wire \mcause_reg[14]_0 ;
  wire \mcause_reg[15]_0 ;
  wire \mcause_reg[16]_0 ;
  wire \mcause_reg[17]_0 ;
  wire \mcause_reg[18]_0 ;
  wire \mcause_reg[19]_0 ;
  wire \mcause_reg[1]_0 ;
  wire \mcause_reg[20]_0 ;
  wire \mcause_reg[21]_0 ;
  wire \mcause_reg[22]_0 ;
  wire \mcause_reg[23]_0 ;
  wire \mcause_reg[24]_0 ;
  wire \mcause_reg[25]_0 ;
  wire \mcause_reg[26]_0 ;
  wire \mcause_reg[27]_0 ;
  wire \mcause_reg[28]_0 ;
  wire \mcause_reg[29]_0 ;
  wire \mcause_reg[2]_0 ;
  wire [14:0]\mcause_reg[30]_0 ;
  wire \mcause_reg[30]_1 ;
  wire [16:0]\mcause_reg[31]_0 ;
  wire \mcause_reg[31]_1 ;
  wire \mcause_reg[4]_0 ;
  wire \mcause_reg[5]_0 ;
  wire \mcause_reg[6]_0 ;
  wire \mcause_reg[7]_0 ;
  wire \mcause_reg[8]_0 ;
  wire \mcause_reg[9]_0 ;
  wire [0:0]mcause_wdata;
  wire mcause_we;
  wire [31:0]mepc;
  wire [31:0]mepc_wdata;
  wire mepc_we;
  wire [31:0]mie;
  wire \mie_reg[0]_0 ;
  wire \mie_reg[10]_0 ;
  wire \mie_reg[11]_0 ;
  wire \mie_reg[12]_0 ;
  wire \mie_reg[13]_0 ;
  wire \mie_reg[14]_0 ;
  wire \mie_reg[15]_0 ;
  wire \mie_reg[16]_0 ;
  wire \mie_reg[17]_0 ;
  wire \mie_reg[18]_0 ;
  wire \mie_reg[19]_0 ;
  wire \mie_reg[1]_0 ;
  wire \mie_reg[20]_0 ;
  wire \mie_reg[21]_0 ;
  wire \mie_reg[22]_0 ;
  wire \mie_reg[23]_0 ;
  wire \mie_reg[24]_0 ;
  wire \mie_reg[25]_0 ;
  wire \mie_reg[26]_0 ;
  wire \mie_reg[27]_0 ;
  wire \mie_reg[28]_0 ;
  wire \mie_reg[29]_0 ;
  wire \mie_reg[2]_0 ;
  wire \mie_reg[30]_0 ;
  wire [31:0]\mie_reg[31]_0 ;
  wire \mie_reg[31]_1 ;
  wire \mie_reg[3]_0 ;
  wire \mie_reg[4]_0 ;
  wire \mie_reg[5]_0 ;
  wire \mie_reg[6]_0 ;
  wire \mie_reg[7]_0 ;
  wire \mie_reg[8]_0 ;
  wire \mie_reg[9]_0 ;
  wire mie_we;
  wire [31:0]\mip_reg[31]_0 ;
  wire [31:0]\mip_reg[31]_1 ;
  wire [31:0]mscratch;
  wire \mscratch_reg[0]_0 ;
  wire \mscratch_reg[10]_0 ;
  wire \mscratch_reg[11]_0 ;
  wire \mscratch_reg[12]_0 ;
  wire \mscratch_reg[13]_0 ;
  wire \mscratch_reg[14]_0 ;
  wire \mscratch_reg[15]_0 ;
  wire \mscratch_reg[16]_0 ;
  wire \mscratch_reg[17]_0 ;
  wire \mscratch_reg[18]_0 ;
  wire \mscratch_reg[19]_0 ;
  wire \mscratch_reg[1]_0 ;
  wire \mscratch_reg[20]_0 ;
  wire \mscratch_reg[21]_0 ;
  wire \mscratch_reg[22]_0 ;
  wire \mscratch_reg[23]_0 ;
  wire \mscratch_reg[24]_0 ;
  wire \mscratch_reg[25]_0 ;
  wire \mscratch_reg[26]_0 ;
  wire \mscratch_reg[27]_0 ;
  wire \mscratch_reg[28]_0 ;
  wire \mscratch_reg[29]_0 ;
  wire \mscratch_reg[2]_0 ;
  wire \mscratch_reg[30]_0 ;
  wire [31:0]\mscratch_reg[31]_0 ;
  wire \mscratch_reg[31]_1 ;
  wire \mscratch_reg[3]_0 ;
  wire \mscratch_reg[4]_0 ;
  wire \mscratch_reg[5]_0 ;
  wire \mscratch_reg[6]_0 ;
  wire \mscratch_reg[7]_0 ;
  wire \mscratch_reg[8]_0 ;
  wire \mscratch_reg[9]_0 ;
  wire mscratch_we;
  wire [31:0]mstatus;
  wire \mstatus_reg[0]_0 ;
  wire \mstatus_reg[10]_0 ;
  wire \mstatus_reg[11]_0 ;
  wire \mstatus_reg[12]_0 ;
  wire \mstatus_reg[13]_0 ;
  wire \mstatus_reg[14]_0 ;
  wire \mstatus_reg[15]_0 ;
  wire \mstatus_reg[16]_0 ;
  wire \mstatus_reg[17]_0 ;
  wire \mstatus_reg[18]_0 ;
  wire \mstatus_reg[19]_0 ;
  wire \mstatus_reg[1]_0 ;
  wire \mstatus_reg[20]_0 ;
  wire \mstatus_reg[21]_0 ;
  wire \mstatus_reg[22]_0 ;
  wire \mstatus_reg[23]_0 ;
  wire \mstatus_reg[24]_0 ;
  wire \mstatus_reg[25]_0 ;
  wire \mstatus_reg[26]_0 ;
  wire \mstatus_reg[27]_0 ;
  wire \mstatus_reg[28]_0 ;
  wire \mstatus_reg[29]_0 ;
  wire \mstatus_reg[2]_0 ;
  wire \mstatus_reg[30]_0 ;
  wire [31:0]\mstatus_reg[31]_0 ;
  wire \mstatus_reg[31]_1 ;
  wire \mstatus_reg[3]_0 ;
  wire \mstatus_reg[4]_0 ;
  wire \mstatus_reg[5]_0 ;
  wire \mstatus_reg[6]_0 ;
  wire \mstatus_reg[7]_0 ;
  wire \mstatus_reg[8]_0 ;
  wire \mstatus_reg[9]_0 ;
  wire mstatus_we;
  wire [31:1]mtvec;
  wire \mtvec_reg[0]_0 ;
  wire \mtvec_reg[10]_0 ;
  wire \mtvec_reg[11]_0 ;
  wire \mtvec_reg[12]_0 ;
  wire \mtvec_reg[13]_0 ;
  wire \mtvec_reg[14]_0 ;
  wire \mtvec_reg[15]_0 ;
  wire \mtvec_reg[16]_0 ;
  wire \mtvec_reg[17]_0 ;
  wire \mtvec_reg[18]_0 ;
  wire \mtvec_reg[19]_0 ;
  wire \mtvec_reg[1]_0 ;
  wire \mtvec_reg[20]_0 ;
  wire \mtvec_reg[21]_0 ;
  wire \mtvec_reg[22]_0 ;
  wire \mtvec_reg[23]_0 ;
  wire \mtvec_reg[24]_0 ;
  wire \mtvec_reg[25]_0 ;
  wire \mtvec_reg[26]_0 ;
  wire \mtvec_reg[27]_0 ;
  wire \mtvec_reg[28]_0 ;
  wire \mtvec_reg[29]_0 ;
  wire \mtvec_reg[2]_0 ;
  wire [1:0]\mtvec_reg[30]_0 ;
  wire \mtvec_reg[30]_1 ;
  wire \mtvec_reg[31]_0 ;
  wire \mtvec_reg[3]_0 ;
  wire \mtvec_reg[4]_0 ;
  wire \mtvec_reg[5]_0 ;
  wire \mtvec_reg[6]_0 ;
  wire \mtvec_reg[7]_0 ;
  wire \mtvec_reg[8]_0 ;
  wire \mtvec_reg[9]_0 ;
  wire mtvec_we;
  wire [1:0]\privilege_reg[1]_0 ;
  wire [1:0]\privilege_reg[1]_1 ;
  wire rst;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mcause_data[0]_i_1 
       (.I0(\mcause_reg[0]_0 ),
        .I1(mcause[0]),
        .I2(ex_mcause_we),
        .I3(rst),
        .O(\mcause_reg[31]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mcause_data[12]_i_1 
       (.I0(\mcause_reg[12]_0 ),
        .I1(mcause[12]),
        .I2(ex_mcause_we),
        .I3(rst),
        .O(\mcause_reg[31]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mcause_data[13]_i_1 
       (.I0(\mcause_reg[13]_0 ),
        .I1(mcause[13]),
        .I2(ex_mcause_we),
        .I3(rst),
        .O(\mcause_reg[31]_0 [9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mcause_data[15]_i_1 
       (.I0(\mcause_reg[15]_0 ),
        .I1(mcause[15]),
        .I2(ex_mcause_we),
        .I3(rst),
        .O(\mcause_reg[31]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mcause_data[16]_i_1 
       (.I0(\mcause_reg[16]_0 ),
        .I1(mcause[16]),
        .I2(ex_mcause_we),
        .I3(rst),
        .O(\mcause_reg[31]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mcause_data[1]_i_1 
       (.I0(\mcause_reg[1]_0 ),
        .I1(mcause[1]),
        .I2(ex_mcause_we),
        .I3(rst),
        .O(\mcause_reg[31]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mcause_data[20]_i_1 
       (.I0(\mcause_reg[20]_0 ),
        .I1(mcause[20]),
        .I2(ex_mcause_we),
        .I3(rst),
        .O(\mcause_reg[31]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mcause_data[23]_i_1 
       (.I0(\mcause_reg[23]_0 ),
        .I1(mcause[23]),
        .I2(ex_mcause_we),
        .I3(rst),
        .O(\mcause_reg[31]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mcause_data[26]_i_1 
       (.I0(\mcause_reg[26]_0 ),
        .I1(mcause[26]),
        .I2(ex_mcause_we),
        .I3(rst),
        .O(\mcause_reg[31]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mcause_data[27]_i_1 
       (.I0(\mcause_reg[27]_0 ),
        .I1(mcause[27]),
        .I2(ex_mcause_we),
        .I3(rst),
        .O(\mcause_reg[31]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mcause_data[2]_i_1 
       (.I0(\mcause_reg[2]_0 ),
        .I1(mcause[2]),
        .I2(ex_mcause_we),
        .I3(rst),
        .O(\mcause_reg[31]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mcause_data[31]_i_1 
       (.I0(\mcause_reg[31]_1 ),
        .I1(mcause[31]),
        .I2(ex_mcause_we),
        .I3(rst),
        .O(\mcause_reg[31]_0 [16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mcause_data[3]_i_1 
       (.I0(mcause_wdata),
        .I1(mcause[3]),
        .I2(ex_mcause_we),
        .I3(rst),
        .O(\mcause_reg[31]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mcause_data[5]_i_1 
       (.I0(\mcause_reg[5]_0 ),
        .I1(mcause[5]),
        .I2(ex_mcause_we),
        .I3(rst),
        .O(\mcause_reg[31]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mcause_data[7]_i_1 
       (.I0(\mcause_reg[7]_0 ),
        .I1(mcause[7]),
        .I2(ex_mcause_we),
        .I3(rst),
        .O(\mcause_reg[31]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mcause_data[8]_i_1 
       (.I0(\mcause_reg[8]_0 ),
        .I1(mcause[8]),
        .I2(ex_mcause_we),
        .I3(rst),
        .O(\mcause_reg[31]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mcause_data[9]_i_1 
       (.I0(\mcause_reg[9]_0 ),
        .I1(mcause[9]),
        .I2(ex_mcause_we),
        .I3(rst),
        .O(\mcause_reg[31]_0 [7]));
  LUT6 #(
    .INIT(64'hFF00FF00E2E2FF00)) 
    \ex_mepc_data[0]_i_1 
       (.I0(Q[0]),
        .I1(\ex_mepc_data_reg[0] ),
        .I2(\ex_mepc_data_reg[31]_0 [0]),
        .I3(mepc[0]),
        .I4(ex_mepc_we),
        .I5(rst),
        .O(\ex_mepc_data_reg[31] [0]));
  LUT6 #(
    .INIT(64'hFF00FF00E2E2FF00)) 
    \ex_mepc_data[10]_i_1 
       (.I0(Q[10]),
        .I1(\ex_mepc_data_reg[0] ),
        .I2(\ex_mepc_data_reg[31]_0 [10]),
        .I3(mepc[10]),
        .I4(ex_mepc_we),
        .I5(rst),
        .O(\ex_mepc_data_reg[31] [10]));
  LUT6 #(
    .INIT(64'hFF00FF00E2E2FF00)) 
    \ex_mepc_data[11]_i_1 
       (.I0(Q[11]),
        .I1(\ex_mepc_data_reg[0] ),
        .I2(\ex_mepc_data_reg[31]_0 [11]),
        .I3(mepc[11]),
        .I4(ex_mepc_we),
        .I5(rst),
        .O(\ex_mepc_data_reg[31] [11]));
  LUT6 #(
    .INIT(64'hFF00FF00E2E2FF00)) 
    \ex_mepc_data[12]_i_1 
       (.I0(Q[12]),
        .I1(\ex_mepc_data_reg[0] ),
        .I2(\ex_mepc_data_reg[31]_0 [12]),
        .I3(mepc[12]),
        .I4(ex_mepc_we),
        .I5(rst),
        .O(\ex_mepc_data_reg[31] [12]));
  LUT6 #(
    .INIT(64'hFF00FF00E2E2FF00)) 
    \ex_mepc_data[13]_i_1 
       (.I0(Q[13]),
        .I1(\ex_mepc_data_reg[0] ),
        .I2(\ex_mepc_data_reg[31]_0 [13]),
        .I3(mepc[13]),
        .I4(ex_mepc_we),
        .I5(rst),
        .O(\ex_mepc_data_reg[31] [13]));
  LUT6 #(
    .INIT(64'hFF00FF00E2E2FF00)) 
    \ex_mepc_data[14]_i_1 
       (.I0(Q[14]),
        .I1(\ex_mepc_data_reg[0] ),
        .I2(\ex_mepc_data_reg[31]_0 [14]),
        .I3(mepc[14]),
        .I4(ex_mepc_we),
        .I5(rst),
        .O(\ex_mepc_data_reg[31] [14]));
  LUT6 #(
    .INIT(64'hFF00FF00E2E2FF00)) 
    \ex_mepc_data[15]_i_1 
       (.I0(Q[15]),
        .I1(\ex_mepc_data_reg[0] ),
        .I2(\ex_mepc_data_reg[31]_0 [15]),
        .I3(mepc[15]),
        .I4(ex_mepc_we),
        .I5(rst),
        .O(\ex_mepc_data_reg[31] [15]));
  LUT6 #(
    .INIT(64'hFF00FF00E2E2FF00)) 
    \ex_mepc_data[16]_i_1 
       (.I0(Q[16]),
        .I1(\ex_mepc_data_reg[0] ),
        .I2(\ex_mepc_data_reg[31]_0 [16]),
        .I3(mepc[16]),
        .I4(ex_mepc_we),
        .I5(rst),
        .O(\ex_mepc_data_reg[31] [16]));
  LUT6 #(
    .INIT(64'hFF00FF00E2E2FF00)) 
    \ex_mepc_data[17]_i_1 
       (.I0(Q[17]),
        .I1(\ex_mepc_data_reg[0] ),
        .I2(\ex_mepc_data_reg[31]_0 [17]),
        .I3(mepc[17]),
        .I4(ex_mepc_we),
        .I5(rst),
        .O(\ex_mepc_data_reg[31] [17]));
  LUT6 #(
    .INIT(64'hFF00FF00E2E2FF00)) 
    \ex_mepc_data[18]_i_1 
       (.I0(Q[18]),
        .I1(\ex_mepc_data_reg[0] ),
        .I2(\ex_mepc_data_reg[31]_0 [18]),
        .I3(mepc[18]),
        .I4(ex_mepc_we),
        .I5(rst),
        .O(\ex_mepc_data_reg[31] [18]));
  LUT6 #(
    .INIT(64'hFF00FF00E2E2FF00)) 
    \ex_mepc_data[19]_i_1 
       (.I0(Q[19]),
        .I1(\ex_mepc_data_reg[0] ),
        .I2(\ex_mepc_data_reg[31]_0 [19]),
        .I3(mepc[19]),
        .I4(ex_mepc_we),
        .I5(rst),
        .O(\ex_mepc_data_reg[31] [19]));
  LUT6 #(
    .INIT(64'hFF00FF00E2E2FF00)) 
    \ex_mepc_data[1]_i_1 
       (.I0(Q[1]),
        .I1(\ex_mepc_data_reg[0] ),
        .I2(\ex_mepc_data_reg[31]_0 [1]),
        .I3(mepc[1]),
        .I4(ex_mepc_we),
        .I5(rst),
        .O(\ex_mepc_data_reg[31] [1]));
  LUT6 #(
    .INIT(64'hFF00FF00E2E2FF00)) 
    \ex_mepc_data[20]_i_1 
       (.I0(Q[20]),
        .I1(\ex_mepc_data_reg[0] ),
        .I2(\ex_mepc_data_reg[31]_0 [20]),
        .I3(mepc[20]),
        .I4(ex_mepc_we),
        .I5(rst),
        .O(\ex_mepc_data_reg[31] [20]));
  LUT6 #(
    .INIT(64'hFF00FF00E2E2FF00)) 
    \ex_mepc_data[21]_i_1 
       (.I0(Q[21]),
        .I1(\ex_mepc_data_reg[0] ),
        .I2(\ex_mepc_data_reg[31]_0 [21]),
        .I3(mepc[21]),
        .I4(ex_mepc_we),
        .I5(rst),
        .O(\ex_mepc_data_reg[31] [21]));
  LUT6 #(
    .INIT(64'hFF00FF00E2E2FF00)) 
    \ex_mepc_data[22]_i_1 
       (.I0(Q[22]),
        .I1(\ex_mepc_data_reg[0] ),
        .I2(\ex_mepc_data_reg[31]_0 [22]),
        .I3(mepc[22]),
        .I4(ex_mepc_we),
        .I5(rst),
        .O(\ex_mepc_data_reg[31] [22]));
  LUT6 #(
    .INIT(64'hFF00FF00E2E2FF00)) 
    \ex_mepc_data[23]_i_1 
       (.I0(Q[23]),
        .I1(\ex_mepc_data_reg[0] ),
        .I2(\ex_mepc_data_reg[31]_0 [23]),
        .I3(mepc[23]),
        .I4(ex_mepc_we),
        .I5(rst),
        .O(\ex_mepc_data_reg[31] [23]));
  LUT6 #(
    .INIT(64'hFF00FF00E2E2FF00)) 
    \ex_mepc_data[24]_i_1 
       (.I0(Q[24]),
        .I1(\ex_mepc_data_reg[0] ),
        .I2(\ex_mepc_data_reg[31]_0 [24]),
        .I3(mepc[24]),
        .I4(ex_mepc_we),
        .I5(rst),
        .O(\ex_mepc_data_reg[31] [24]));
  LUT6 #(
    .INIT(64'hFF00FF00E2E2FF00)) 
    \ex_mepc_data[25]_i_1 
       (.I0(Q[25]),
        .I1(\ex_mepc_data_reg[0] ),
        .I2(\ex_mepc_data_reg[31]_0 [25]),
        .I3(mepc[25]),
        .I4(ex_mepc_we),
        .I5(rst),
        .O(\ex_mepc_data_reg[31] [25]));
  LUT6 #(
    .INIT(64'hFF00FF00E2E2FF00)) 
    \ex_mepc_data[26]_i_1 
       (.I0(Q[26]),
        .I1(\ex_mepc_data_reg[0] ),
        .I2(\ex_mepc_data_reg[31]_0 [26]),
        .I3(mepc[26]),
        .I4(ex_mepc_we),
        .I5(rst),
        .O(\ex_mepc_data_reg[31] [26]));
  LUT6 #(
    .INIT(64'hFF00FF00E2E2FF00)) 
    \ex_mepc_data[27]_i_1 
       (.I0(Q[27]),
        .I1(\ex_mepc_data_reg[0] ),
        .I2(\ex_mepc_data_reg[31]_0 [27]),
        .I3(mepc[27]),
        .I4(ex_mepc_we),
        .I5(rst),
        .O(\ex_mepc_data_reg[31] [27]));
  LUT6 #(
    .INIT(64'hFF00FF00E2E2FF00)) 
    \ex_mepc_data[28]_i_1 
       (.I0(Q[28]),
        .I1(\ex_mepc_data_reg[0] ),
        .I2(\ex_mepc_data_reg[31]_0 [28]),
        .I3(mepc[28]),
        .I4(ex_mepc_we),
        .I5(rst),
        .O(\ex_mepc_data_reg[31] [28]));
  LUT6 #(
    .INIT(64'hFF00FF00E2E2FF00)) 
    \ex_mepc_data[29]_i_1 
       (.I0(Q[29]),
        .I1(\ex_mepc_data_reg[0] ),
        .I2(\ex_mepc_data_reg[31]_0 [29]),
        .I3(mepc[29]),
        .I4(ex_mepc_we),
        .I5(rst),
        .O(\ex_mepc_data_reg[31] [29]));
  LUT6 #(
    .INIT(64'hFF00FF00E2E2FF00)) 
    \ex_mepc_data[2]_i_1 
       (.I0(Q[2]),
        .I1(\ex_mepc_data_reg[0] ),
        .I2(\ex_mepc_data_reg[31]_0 [2]),
        .I3(mepc[2]),
        .I4(ex_mepc_we),
        .I5(rst),
        .O(\ex_mepc_data_reg[31] [2]));
  LUT6 #(
    .INIT(64'hFF00FF00E2E2FF00)) 
    \ex_mepc_data[30]_i_1 
       (.I0(Q[30]),
        .I1(\ex_mepc_data_reg[0] ),
        .I2(\ex_mepc_data_reg[31]_0 [30]),
        .I3(mepc[30]),
        .I4(ex_mepc_we),
        .I5(rst),
        .O(\ex_mepc_data_reg[31] [30]));
  LUT6 #(
    .INIT(64'hFF00FF00E2E2FF00)) 
    \ex_mepc_data[31]_i_1 
       (.I0(Q[31]),
        .I1(\ex_mepc_data_reg[0] ),
        .I2(\ex_mepc_data_reg[31]_0 [31]),
        .I3(mepc[31]),
        .I4(ex_mepc_we),
        .I5(rst),
        .O(\ex_mepc_data_reg[31] [31]));
  LUT6 #(
    .INIT(64'hFF00FF00E2E2FF00)) 
    \ex_mepc_data[3]_i_1 
       (.I0(Q[3]),
        .I1(\ex_mepc_data_reg[0] ),
        .I2(\ex_mepc_data_reg[31]_0 [3]),
        .I3(mepc[3]),
        .I4(ex_mepc_we),
        .I5(rst),
        .O(\ex_mepc_data_reg[31] [3]));
  LUT6 #(
    .INIT(64'hFF00FF00E2E2FF00)) 
    \ex_mepc_data[4]_i_1 
       (.I0(Q[4]),
        .I1(\ex_mepc_data_reg[0] ),
        .I2(\ex_mepc_data_reg[31]_0 [4]),
        .I3(mepc[4]),
        .I4(ex_mepc_we),
        .I5(rst),
        .O(\ex_mepc_data_reg[31] [4]));
  LUT6 #(
    .INIT(64'hFF00FF00E2E2FF00)) 
    \ex_mepc_data[5]_i_1 
       (.I0(Q[5]),
        .I1(\ex_mepc_data_reg[0] ),
        .I2(\ex_mepc_data_reg[31]_0 [5]),
        .I3(mepc[5]),
        .I4(ex_mepc_we),
        .I5(rst),
        .O(\ex_mepc_data_reg[31] [5]));
  LUT6 #(
    .INIT(64'hFF00FF00E2E2FF00)) 
    \ex_mepc_data[6]_i_1 
       (.I0(Q[6]),
        .I1(\ex_mepc_data_reg[0] ),
        .I2(\ex_mepc_data_reg[31]_0 [6]),
        .I3(mepc[6]),
        .I4(ex_mepc_we),
        .I5(rst),
        .O(\ex_mepc_data_reg[31] [6]));
  LUT6 #(
    .INIT(64'hFF00FF00E2E2FF00)) 
    \ex_mepc_data[7]_i_1 
       (.I0(Q[7]),
        .I1(\ex_mepc_data_reg[0] ),
        .I2(\ex_mepc_data_reg[31]_0 [7]),
        .I3(mepc[7]),
        .I4(ex_mepc_we),
        .I5(rst),
        .O(\ex_mepc_data_reg[31] [7]));
  LUT6 #(
    .INIT(64'hFF00FF00E2E2FF00)) 
    \ex_mepc_data[8]_i_1 
       (.I0(Q[8]),
        .I1(\ex_mepc_data_reg[0] ),
        .I2(\ex_mepc_data_reg[31]_0 [8]),
        .I3(mepc[8]),
        .I4(ex_mepc_we),
        .I5(rst),
        .O(\ex_mepc_data_reg[31] [8]));
  LUT6 #(
    .INIT(64'hFF00FF00E2E2FF00)) 
    \ex_mepc_data[9]_i_1 
       (.I0(Q[9]),
        .I1(\ex_mepc_data_reg[0] ),
        .I2(\ex_mepc_data_reg[31]_0 [9]),
        .I3(mepc[9]),
        .I4(ex_mepc_we),
        .I5(rst),
        .O(\ex_mepc_data_reg[31] [9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mie_data[0]_i_1 
       (.I0(\mie_reg[0]_0 ),
        .I1(mie[0]),
        .I2(ex_mie_we),
        .I3(rst),
        .O(\mie_reg[31]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mie_data[10]_i_1 
       (.I0(\mie_reg[10]_0 ),
        .I1(mie[10]),
        .I2(ex_mie_we),
        .I3(rst),
        .O(\mie_reg[31]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mie_data[11]_i_1 
       (.I0(\mie_reg[11]_0 ),
        .I1(mie[11]),
        .I2(ex_mie_we),
        .I3(rst),
        .O(\mie_reg[31]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mie_data[12]_i_1 
       (.I0(\mie_reg[12]_0 ),
        .I1(mie[12]),
        .I2(ex_mie_we),
        .I3(rst),
        .O(\mie_reg[31]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mie_data[13]_i_1 
       (.I0(\mie_reg[13]_0 ),
        .I1(mie[13]),
        .I2(ex_mie_we),
        .I3(rst),
        .O(\mie_reg[31]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mie_data[14]_i_1 
       (.I0(\mie_reg[14]_0 ),
        .I1(mie[14]),
        .I2(ex_mie_we),
        .I3(rst),
        .O(\mie_reg[31]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mie_data[15]_i_1 
       (.I0(\mie_reg[15]_0 ),
        .I1(mie[15]),
        .I2(ex_mie_we),
        .I3(rst),
        .O(\mie_reg[31]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mie_data[16]_i_1 
       (.I0(\mie_reg[16]_0 ),
        .I1(mie[16]),
        .I2(ex_mie_we),
        .I3(rst),
        .O(\mie_reg[31]_0 [16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mie_data[17]_i_1 
       (.I0(\mie_reg[17]_0 ),
        .I1(mie[17]),
        .I2(ex_mie_we),
        .I3(rst),
        .O(\mie_reg[31]_0 [17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mie_data[18]_i_1 
       (.I0(\mie_reg[18]_0 ),
        .I1(mie[18]),
        .I2(ex_mie_we),
        .I3(rst),
        .O(\mie_reg[31]_0 [18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mie_data[19]_i_1 
       (.I0(\mie_reg[19]_0 ),
        .I1(mie[19]),
        .I2(ex_mie_we),
        .I3(rst),
        .O(\mie_reg[31]_0 [19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mie_data[1]_i_1 
       (.I0(\mie_reg[1]_0 ),
        .I1(mie[1]),
        .I2(ex_mie_we),
        .I3(rst),
        .O(\mie_reg[31]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mie_data[20]_i_1 
       (.I0(\mie_reg[20]_0 ),
        .I1(mie[20]),
        .I2(ex_mie_we),
        .I3(rst),
        .O(\mie_reg[31]_0 [20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mie_data[21]_i_1 
       (.I0(\mie_reg[21]_0 ),
        .I1(mie[21]),
        .I2(ex_mie_we),
        .I3(rst),
        .O(\mie_reg[31]_0 [21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mie_data[22]_i_1 
       (.I0(\mie_reg[22]_0 ),
        .I1(mie[22]),
        .I2(ex_mie_we),
        .I3(rst),
        .O(\mie_reg[31]_0 [22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mie_data[23]_i_1 
       (.I0(\mie_reg[23]_0 ),
        .I1(mie[23]),
        .I2(ex_mie_we),
        .I3(rst),
        .O(\mie_reg[31]_0 [23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mie_data[24]_i_1 
       (.I0(\mie_reg[24]_0 ),
        .I1(mie[24]),
        .I2(ex_mie_we),
        .I3(rst),
        .O(\mie_reg[31]_0 [24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mie_data[25]_i_1 
       (.I0(\mie_reg[25]_0 ),
        .I1(mie[25]),
        .I2(ex_mie_we),
        .I3(rst),
        .O(\mie_reg[31]_0 [25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mie_data[26]_i_1 
       (.I0(\mie_reg[26]_0 ),
        .I1(mie[26]),
        .I2(ex_mie_we),
        .I3(rst),
        .O(\mie_reg[31]_0 [26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mie_data[27]_i_1 
       (.I0(\mie_reg[27]_0 ),
        .I1(mie[27]),
        .I2(ex_mie_we),
        .I3(rst),
        .O(\mie_reg[31]_0 [27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mie_data[28]_i_1 
       (.I0(\mie_reg[28]_0 ),
        .I1(mie[28]),
        .I2(ex_mie_we),
        .I3(rst),
        .O(\mie_reg[31]_0 [28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mie_data[29]_i_1 
       (.I0(\mie_reg[29]_0 ),
        .I1(mie[29]),
        .I2(ex_mie_we),
        .I3(rst),
        .O(\mie_reg[31]_0 [29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mie_data[2]_i_1 
       (.I0(\mie_reg[2]_0 ),
        .I1(mie[2]),
        .I2(ex_mie_we),
        .I3(rst),
        .O(\mie_reg[31]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mie_data[30]_i_1 
       (.I0(\mie_reg[30]_0 ),
        .I1(mie[30]),
        .I2(ex_mie_we),
        .I3(rst),
        .O(\mie_reg[31]_0 [30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mie_data[31]_i_1 
       (.I0(\mie_reg[31]_1 ),
        .I1(mie[31]),
        .I2(ex_mie_we),
        .I3(rst),
        .O(\mie_reg[31]_0 [31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mie_data[3]_i_1 
       (.I0(\mie_reg[3]_0 ),
        .I1(mie[3]),
        .I2(ex_mie_we),
        .I3(rst),
        .O(\mie_reg[31]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mie_data[4]_i_1 
       (.I0(\mie_reg[4]_0 ),
        .I1(mie[4]),
        .I2(ex_mie_we),
        .I3(rst),
        .O(\mie_reg[31]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mie_data[5]_i_1 
       (.I0(\mie_reg[5]_0 ),
        .I1(mie[5]),
        .I2(ex_mie_we),
        .I3(rst),
        .O(\mie_reg[31]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mie_data[6]_i_1 
       (.I0(\mie_reg[6]_0 ),
        .I1(mie[6]),
        .I2(ex_mie_we),
        .I3(rst),
        .O(\mie_reg[31]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mie_data[7]_i_1 
       (.I0(\mie_reg[7]_0 ),
        .I1(mie[7]),
        .I2(ex_mie_we),
        .I3(rst),
        .O(\mie_reg[31]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mie_data[8]_i_1 
       (.I0(\mie_reg[8]_0 ),
        .I1(mie[8]),
        .I2(ex_mie_we),
        .I3(rst),
        .O(\mie_reg[31]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mie_data[9]_i_1 
       (.I0(\mie_reg[9]_0 ),
        .I1(mie[9]),
        .I2(ex_mie_we),
        .I3(rst),
        .O(\mie_reg[31]_0 [9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mscratch_data[0]_i_1 
       (.I0(\mscratch_reg[0]_0 ),
        .I1(mscratch[0]),
        .I2(ex_mscratch_we),
        .I3(rst),
        .O(\mscratch_reg[31]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mscratch_data[10]_i_1 
       (.I0(\mscratch_reg[10]_0 ),
        .I1(mscratch[10]),
        .I2(ex_mscratch_we),
        .I3(rst),
        .O(\mscratch_reg[31]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mscratch_data[11]_i_1 
       (.I0(\mscratch_reg[11]_0 ),
        .I1(mscratch[11]),
        .I2(ex_mscratch_we),
        .I3(rst),
        .O(\mscratch_reg[31]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mscratch_data[12]_i_1 
       (.I0(\mscratch_reg[12]_0 ),
        .I1(mscratch[12]),
        .I2(ex_mscratch_we),
        .I3(rst),
        .O(\mscratch_reg[31]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mscratch_data[13]_i_1 
       (.I0(\mscratch_reg[13]_0 ),
        .I1(mscratch[13]),
        .I2(ex_mscratch_we),
        .I3(rst),
        .O(\mscratch_reg[31]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mscratch_data[14]_i_1 
       (.I0(\mscratch_reg[14]_0 ),
        .I1(mscratch[14]),
        .I2(ex_mscratch_we),
        .I3(rst),
        .O(\mscratch_reg[31]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mscratch_data[15]_i_1 
       (.I0(\mscratch_reg[15]_0 ),
        .I1(mscratch[15]),
        .I2(ex_mscratch_we),
        .I3(rst),
        .O(\mscratch_reg[31]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mscratch_data[16]_i_1 
       (.I0(\mscratch_reg[16]_0 ),
        .I1(mscratch[16]),
        .I2(ex_mscratch_we),
        .I3(rst),
        .O(\mscratch_reg[31]_0 [16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mscratch_data[17]_i_1 
       (.I0(\mscratch_reg[17]_0 ),
        .I1(mscratch[17]),
        .I2(ex_mscratch_we),
        .I3(rst),
        .O(\mscratch_reg[31]_0 [17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mscratch_data[18]_i_1 
       (.I0(\mscratch_reg[18]_0 ),
        .I1(mscratch[18]),
        .I2(ex_mscratch_we),
        .I3(rst),
        .O(\mscratch_reg[31]_0 [18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mscratch_data[19]_i_1 
       (.I0(\mscratch_reg[19]_0 ),
        .I1(mscratch[19]),
        .I2(ex_mscratch_we),
        .I3(rst),
        .O(\mscratch_reg[31]_0 [19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mscratch_data[1]_i_1 
       (.I0(\mscratch_reg[1]_0 ),
        .I1(mscratch[1]),
        .I2(ex_mscratch_we),
        .I3(rst),
        .O(\mscratch_reg[31]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mscratch_data[20]_i_1 
       (.I0(\mscratch_reg[20]_0 ),
        .I1(mscratch[20]),
        .I2(ex_mscratch_we),
        .I3(rst),
        .O(\mscratch_reg[31]_0 [20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mscratch_data[21]_i_1 
       (.I0(\mscratch_reg[21]_0 ),
        .I1(mscratch[21]),
        .I2(ex_mscratch_we),
        .I3(rst),
        .O(\mscratch_reg[31]_0 [21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mscratch_data[22]_i_1 
       (.I0(\mscratch_reg[22]_0 ),
        .I1(mscratch[22]),
        .I2(ex_mscratch_we),
        .I3(rst),
        .O(\mscratch_reg[31]_0 [22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mscratch_data[23]_i_1 
       (.I0(\mscratch_reg[23]_0 ),
        .I1(mscratch[23]),
        .I2(ex_mscratch_we),
        .I3(rst),
        .O(\mscratch_reg[31]_0 [23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mscratch_data[24]_i_1 
       (.I0(\mscratch_reg[24]_0 ),
        .I1(mscratch[24]),
        .I2(ex_mscratch_we),
        .I3(rst),
        .O(\mscratch_reg[31]_0 [24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mscratch_data[25]_i_1 
       (.I0(\mscratch_reg[25]_0 ),
        .I1(mscratch[25]),
        .I2(ex_mscratch_we),
        .I3(rst),
        .O(\mscratch_reg[31]_0 [25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mscratch_data[26]_i_1 
       (.I0(\mscratch_reg[26]_0 ),
        .I1(mscratch[26]),
        .I2(ex_mscratch_we),
        .I3(rst),
        .O(\mscratch_reg[31]_0 [26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mscratch_data[27]_i_1 
       (.I0(\mscratch_reg[27]_0 ),
        .I1(mscratch[27]),
        .I2(ex_mscratch_we),
        .I3(rst),
        .O(\mscratch_reg[31]_0 [27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mscratch_data[28]_i_1 
       (.I0(\mscratch_reg[28]_0 ),
        .I1(mscratch[28]),
        .I2(ex_mscratch_we),
        .I3(rst),
        .O(\mscratch_reg[31]_0 [28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mscratch_data[29]_i_1 
       (.I0(\mscratch_reg[29]_0 ),
        .I1(mscratch[29]),
        .I2(ex_mscratch_we),
        .I3(rst),
        .O(\mscratch_reg[31]_0 [29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mscratch_data[2]_i_1 
       (.I0(\mscratch_reg[2]_0 ),
        .I1(mscratch[2]),
        .I2(ex_mscratch_we),
        .I3(rst),
        .O(\mscratch_reg[31]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mscratch_data[30]_i_1 
       (.I0(\mscratch_reg[30]_0 ),
        .I1(mscratch[30]),
        .I2(ex_mscratch_we),
        .I3(rst),
        .O(\mscratch_reg[31]_0 [30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mscratch_data[31]_i_1 
       (.I0(\mscratch_reg[31]_1 ),
        .I1(mscratch[31]),
        .I2(ex_mscratch_we),
        .I3(rst),
        .O(\mscratch_reg[31]_0 [31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mscratch_data[3]_i_1 
       (.I0(\mscratch_reg[3]_0 ),
        .I1(mscratch[3]),
        .I2(ex_mscratch_we),
        .I3(rst),
        .O(\mscratch_reg[31]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mscratch_data[4]_i_1 
       (.I0(\mscratch_reg[4]_0 ),
        .I1(mscratch[4]),
        .I2(ex_mscratch_we),
        .I3(rst),
        .O(\mscratch_reg[31]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mscratch_data[5]_i_1 
       (.I0(\mscratch_reg[5]_0 ),
        .I1(mscratch[5]),
        .I2(ex_mscratch_we),
        .I3(rst),
        .O(\mscratch_reg[31]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mscratch_data[6]_i_1 
       (.I0(\mscratch_reg[6]_0 ),
        .I1(mscratch[6]),
        .I2(ex_mscratch_we),
        .I3(rst),
        .O(\mscratch_reg[31]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mscratch_data[7]_i_1 
       (.I0(\mscratch_reg[7]_0 ),
        .I1(mscratch[7]),
        .I2(ex_mscratch_we),
        .I3(rst),
        .O(\mscratch_reg[31]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mscratch_data[8]_i_1 
       (.I0(\mscratch_reg[8]_0 ),
        .I1(mscratch[8]),
        .I2(ex_mscratch_we),
        .I3(rst),
        .O(\mscratch_reg[31]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mscratch_data[9]_i_1 
       (.I0(\mscratch_reg[9]_0 ),
        .I1(mscratch[9]),
        .I2(ex_mscratch_we),
        .I3(rst),
        .O(\mscratch_reg[31]_0 [9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mstatus_data[0]_i_1 
       (.I0(\mstatus_reg[0]_0 ),
        .I1(mstatus[0]),
        .I2(ex_mstatus_we),
        .I3(rst),
        .O(\mstatus_reg[31]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mstatus_data[10]_i_1 
       (.I0(\mstatus_reg[10]_0 ),
        .I1(mstatus[10]),
        .I2(ex_mstatus_we),
        .I3(rst),
        .O(\mstatus_reg[31]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mstatus_data[11]_i_1 
       (.I0(\mstatus_reg[11]_0 ),
        .I1(mstatus[11]),
        .I2(ex_mstatus_we),
        .I3(rst),
        .O(\mstatus_reg[31]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mstatus_data[12]_i_1 
       (.I0(\mstatus_reg[12]_0 ),
        .I1(mstatus[12]),
        .I2(ex_mstatus_we),
        .I3(rst),
        .O(\mstatus_reg[31]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mstatus_data[13]_i_1 
       (.I0(\mstatus_reg[13]_0 ),
        .I1(mstatus[13]),
        .I2(ex_mstatus_we),
        .I3(rst),
        .O(\mstatus_reg[31]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mstatus_data[14]_i_1 
       (.I0(\mstatus_reg[14]_0 ),
        .I1(mstatus[14]),
        .I2(ex_mstatus_we),
        .I3(rst),
        .O(\mstatus_reg[31]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mstatus_data[15]_i_1 
       (.I0(\mstatus_reg[15]_0 ),
        .I1(mstatus[15]),
        .I2(ex_mstatus_we),
        .I3(rst),
        .O(\mstatus_reg[31]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mstatus_data[16]_i_1 
       (.I0(\mstatus_reg[16]_0 ),
        .I1(mstatus[16]),
        .I2(ex_mstatus_we),
        .I3(rst),
        .O(\mstatus_reg[31]_0 [16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mstatus_data[17]_i_1 
       (.I0(\mstatus_reg[17]_0 ),
        .I1(mstatus[17]),
        .I2(ex_mstatus_we),
        .I3(rst),
        .O(\mstatus_reg[31]_0 [17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mstatus_data[18]_i_1 
       (.I0(\mstatus_reg[18]_0 ),
        .I1(mstatus[18]),
        .I2(ex_mstatus_we),
        .I3(rst),
        .O(\mstatus_reg[31]_0 [18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mstatus_data[19]_i_1 
       (.I0(\mstatus_reg[19]_0 ),
        .I1(mstatus[19]),
        .I2(ex_mstatus_we),
        .I3(rst),
        .O(\mstatus_reg[31]_0 [19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mstatus_data[1]_i_1 
       (.I0(\mstatus_reg[1]_0 ),
        .I1(mstatus[1]),
        .I2(ex_mstatus_we),
        .I3(rst),
        .O(\mstatus_reg[31]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mstatus_data[20]_i_1 
       (.I0(\mstatus_reg[20]_0 ),
        .I1(mstatus[20]),
        .I2(ex_mstatus_we),
        .I3(rst),
        .O(\mstatus_reg[31]_0 [20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mstatus_data[21]_i_1 
       (.I0(\mstatus_reg[21]_0 ),
        .I1(mstatus[21]),
        .I2(ex_mstatus_we),
        .I3(rst),
        .O(\mstatus_reg[31]_0 [21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mstatus_data[22]_i_1 
       (.I0(\mstatus_reg[22]_0 ),
        .I1(mstatus[22]),
        .I2(ex_mstatus_we),
        .I3(rst),
        .O(\mstatus_reg[31]_0 [22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mstatus_data[23]_i_1 
       (.I0(\mstatus_reg[23]_0 ),
        .I1(mstatus[23]),
        .I2(ex_mstatus_we),
        .I3(rst),
        .O(\mstatus_reg[31]_0 [23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mstatus_data[24]_i_1 
       (.I0(\mstatus_reg[24]_0 ),
        .I1(mstatus[24]),
        .I2(ex_mstatus_we),
        .I3(rst),
        .O(\mstatus_reg[31]_0 [24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mstatus_data[25]_i_1 
       (.I0(\mstatus_reg[25]_0 ),
        .I1(mstatus[25]),
        .I2(ex_mstatus_we),
        .I3(rst),
        .O(\mstatus_reg[31]_0 [25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mstatus_data[26]_i_1 
       (.I0(\mstatus_reg[26]_0 ),
        .I1(mstatus[26]),
        .I2(ex_mstatus_we),
        .I3(rst),
        .O(\mstatus_reg[31]_0 [26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mstatus_data[27]_i_1 
       (.I0(\mstatus_reg[27]_0 ),
        .I1(mstatus[27]),
        .I2(ex_mstatus_we),
        .I3(rst),
        .O(\mstatus_reg[31]_0 [27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mstatus_data[28]_i_1 
       (.I0(\mstatus_reg[28]_0 ),
        .I1(mstatus[28]),
        .I2(ex_mstatus_we),
        .I3(rst),
        .O(\mstatus_reg[31]_0 [28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mstatus_data[29]_i_1 
       (.I0(\mstatus_reg[29]_0 ),
        .I1(mstatus[29]),
        .I2(ex_mstatus_we),
        .I3(rst),
        .O(\mstatus_reg[31]_0 [29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mstatus_data[2]_i_1 
       (.I0(\mstatus_reg[2]_0 ),
        .I1(mstatus[2]),
        .I2(ex_mstatus_we),
        .I3(rst),
        .O(\mstatus_reg[31]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mstatus_data[30]_i_1 
       (.I0(\mstatus_reg[30]_0 ),
        .I1(mstatus[30]),
        .I2(ex_mstatus_we),
        .I3(rst),
        .O(\mstatus_reg[31]_0 [30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mstatus_data[31]_i_1 
       (.I0(\mstatus_reg[31]_1 ),
        .I1(mstatus[31]),
        .I2(ex_mstatus_we),
        .I3(rst),
        .O(\mstatus_reg[31]_0 [31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mstatus_data[3]_i_1 
       (.I0(\mstatus_reg[3]_0 ),
        .I1(mstatus[3]),
        .I2(ex_mstatus_we),
        .I3(rst),
        .O(\mstatus_reg[31]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mstatus_data[4]_i_1 
       (.I0(\mstatus_reg[4]_0 ),
        .I1(mstatus[4]),
        .I2(ex_mstatus_we),
        .I3(rst),
        .O(\mstatus_reg[31]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mstatus_data[5]_i_1 
       (.I0(\mstatus_reg[5]_0 ),
        .I1(mstatus[5]),
        .I2(ex_mstatus_we),
        .I3(rst),
        .O(\mstatus_reg[31]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mstatus_data[6]_i_1 
       (.I0(\mstatus_reg[6]_0 ),
        .I1(mstatus[6]),
        .I2(ex_mstatus_we),
        .I3(rst),
        .O(\mstatus_reg[31]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mstatus_data[7]_i_1 
       (.I0(\mstatus_reg[7]_0 ),
        .I1(mstatus[7]),
        .I2(ex_mstatus_we),
        .I3(rst),
        .O(\mstatus_reg[31]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mstatus_data[8]_i_1 
       (.I0(\mstatus_reg[8]_0 ),
        .I1(mstatus[8]),
        .I2(ex_mstatus_we),
        .I3(rst),
        .O(\mstatus_reg[31]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mstatus_data[9]_i_1 
       (.I0(\mstatus_reg[9]_0 ),
        .I1(mstatus[9]),
        .I2(ex_mstatus_we),
        .I3(rst),
        .O(\mstatus_reg[31]_0 [9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mtvec_data[0]_i_1 
       (.I0(\mtvec_reg[0]_0 ),
        .I1(\mtvec_reg[30]_0 [0]),
        .I2(ex_mtvec_we),
        .I3(rst),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mtvec_data[10]_i_1 
       (.I0(\mtvec_reg[10]_0 ),
        .I1(mtvec[10]),
        .I2(ex_mtvec_we),
        .I3(rst),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mtvec_data[11]_i_1 
       (.I0(\mtvec_reg[11]_0 ),
        .I1(mtvec[11]),
        .I2(ex_mtvec_we),
        .I3(rst),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mtvec_data[12]_i_1 
       (.I0(\mtvec_reg[12]_0 ),
        .I1(mtvec[12]),
        .I2(ex_mtvec_we),
        .I3(rst),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mtvec_data[13]_i_1 
       (.I0(\mtvec_reg[13]_0 ),
        .I1(mtvec[13]),
        .I2(ex_mtvec_we),
        .I3(rst),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mtvec_data[14]_i_1 
       (.I0(\mtvec_reg[14]_0 ),
        .I1(mtvec[14]),
        .I2(ex_mtvec_we),
        .I3(rst),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mtvec_data[15]_i_1 
       (.I0(\mtvec_reg[15]_0 ),
        .I1(mtvec[15]),
        .I2(ex_mtvec_we),
        .I3(rst),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mtvec_data[16]_i_1 
       (.I0(\mtvec_reg[16]_0 ),
        .I1(mtvec[16]),
        .I2(ex_mtvec_we),
        .I3(rst),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mtvec_data[17]_i_1 
       (.I0(\mtvec_reg[17]_0 ),
        .I1(mtvec[17]),
        .I2(ex_mtvec_we),
        .I3(rst),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mtvec_data[18]_i_1 
       (.I0(\mtvec_reg[18]_0 ),
        .I1(mtvec[18]),
        .I2(ex_mtvec_we),
        .I3(rst),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mtvec_data[19]_i_1 
       (.I0(\mtvec_reg[19]_0 ),
        .I1(mtvec[19]),
        .I2(ex_mtvec_we),
        .I3(rst),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mtvec_data[1]_i_1 
       (.I0(\mtvec_reg[1]_0 ),
        .I1(mtvec[1]),
        .I2(ex_mtvec_we),
        .I3(rst),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mtvec_data[20]_i_1 
       (.I0(\mtvec_reg[20]_0 ),
        .I1(mtvec[20]),
        .I2(ex_mtvec_we),
        .I3(rst),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mtvec_data[21]_i_1 
       (.I0(\mtvec_reg[21]_0 ),
        .I1(mtvec[21]),
        .I2(ex_mtvec_we),
        .I3(rst),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mtvec_data[22]_i_1 
       (.I0(\mtvec_reg[22]_0 ),
        .I1(mtvec[22]),
        .I2(ex_mtvec_we),
        .I3(rst),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mtvec_data[23]_i_1 
       (.I0(\mtvec_reg[23]_0 ),
        .I1(mtvec[23]),
        .I2(ex_mtvec_we),
        .I3(rst),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mtvec_data[24]_i_1 
       (.I0(\mtvec_reg[24]_0 ),
        .I1(mtvec[24]),
        .I2(ex_mtvec_we),
        .I3(rst),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mtvec_data[25]_i_1 
       (.I0(\mtvec_reg[25]_0 ),
        .I1(mtvec[25]),
        .I2(ex_mtvec_we),
        .I3(rst),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mtvec_data[26]_i_1 
       (.I0(\mtvec_reg[26]_0 ),
        .I1(mtvec[26]),
        .I2(ex_mtvec_we),
        .I3(rst),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mtvec_data[27]_i_1 
       (.I0(\mtvec_reg[27]_0 ),
        .I1(mtvec[27]),
        .I2(ex_mtvec_we),
        .I3(rst),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mtvec_data[28]_i_1 
       (.I0(\mtvec_reg[28]_0 ),
        .I1(mtvec[28]),
        .I2(ex_mtvec_we),
        .I3(rst),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mtvec_data[29]_i_1 
       (.I0(\mtvec_reg[29]_0 ),
        .I1(mtvec[29]),
        .I2(ex_mtvec_we),
        .I3(rst),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mtvec_data[2]_i_1 
       (.I0(\mtvec_reg[2]_0 ),
        .I1(mtvec[2]),
        .I2(ex_mtvec_we),
        .I3(rst),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mtvec_data[31]_i_1 
       (.I0(\mtvec_reg[31]_0 ),
        .I1(mtvec[31]),
        .I2(ex_mtvec_we),
        .I3(rst),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mtvec_data[3]_i_1 
       (.I0(\mtvec_reg[3]_0 ),
        .I1(mtvec[3]),
        .I2(ex_mtvec_we),
        .I3(rst),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mtvec_data[4]_i_1 
       (.I0(\mtvec_reg[4]_0 ),
        .I1(mtvec[4]),
        .I2(ex_mtvec_we),
        .I3(rst),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mtvec_data[5]_i_1 
       (.I0(\mtvec_reg[5]_0 ),
        .I1(mtvec[5]),
        .I2(ex_mtvec_we),
        .I3(rst),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mtvec_data[6]_i_1 
       (.I0(\mtvec_reg[6]_0 ),
        .I1(mtvec[6]),
        .I2(ex_mtvec_we),
        .I3(rst),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mtvec_data[7]_i_1 
       (.I0(\mtvec_reg[7]_0 ),
        .I1(mtvec[7]),
        .I2(ex_mtvec_we),
        .I3(rst),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mtvec_data[8]_i_1 
       (.I0(\mtvec_reg[8]_0 ),
        .I1(mtvec[8]),
        .I2(ex_mtvec_we),
        .I3(rst),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mtvec_data[9]_i_1 
       (.I0(\mtvec_reg[9]_0 ),
        .I1(mtvec[9]),
        .I2(ex_mtvec_we),
        .I3(rst),
        .O(D[9]));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[0] 
       (.C(clk_out2),
        .CE(mcause_we),
        .CLR(rst),
        .D(\mcause_reg[0]_0 ),
        .Q(mcause[0]));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[10] 
       (.C(clk_out2),
        .CE(mcause_we),
        .CLR(rst),
        .D(\mcause_reg[10]_0 ),
        .Q(\mcause_reg[30]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[11] 
       (.C(clk_out2),
        .CE(mcause_we),
        .CLR(rst),
        .D(\mcause_reg[11]_0 ),
        .Q(\mcause_reg[30]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[12] 
       (.C(clk_out2),
        .CE(mcause_we),
        .CLR(rst),
        .D(\mcause_reg[12]_0 ),
        .Q(mcause[12]));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[13] 
       (.C(clk_out2),
        .CE(mcause_we),
        .CLR(rst),
        .D(\mcause_reg[13]_0 ),
        .Q(mcause[13]));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[14] 
       (.C(clk_out2),
        .CE(mcause_we),
        .CLR(rst),
        .D(\mcause_reg[14]_0 ),
        .Q(\mcause_reg[30]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[15] 
       (.C(clk_out2),
        .CE(mcause_we),
        .CLR(rst),
        .D(\mcause_reg[15]_0 ),
        .Q(mcause[15]));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[16] 
       (.C(clk_out2),
        .CE(mcause_we),
        .CLR(rst),
        .D(\mcause_reg[16]_0 ),
        .Q(mcause[16]));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[17] 
       (.C(clk_out2),
        .CE(mcause_we),
        .CLR(rst),
        .D(\mcause_reg[17]_0 ),
        .Q(\mcause_reg[30]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[18] 
       (.C(clk_out2),
        .CE(mcause_we),
        .CLR(rst),
        .D(\mcause_reg[18]_0 ),
        .Q(\mcause_reg[30]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[19] 
       (.C(clk_out2),
        .CE(mcause_we),
        .CLR(rst),
        .D(\mcause_reg[19]_0 ),
        .Q(\mcause_reg[30]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[1] 
       (.C(clk_out2),
        .CE(mcause_we),
        .CLR(rst),
        .D(\mcause_reg[1]_0 ),
        .Q(mcause[1]));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[20] 
       (.C(clk_out2),
        .CE(mcause_we),
        .CLR(rst),
        .D(\mcause_reg[20]_0 ),
        .Q(mcause[20]));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[21] 
       (.C(clk_out2),
        .CE(mcause_we),
        .CLR(rst),
        .D(\mcause_reg[21]_0 ),
        .Q(\mcause_reg[30]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[22] 
       (.C(clk_out2),
        .CE(mcause_we),
        .CLR(rst),
        .D(\mcause_reg[22]_0 ),
        .Q(\mcause_reg[30]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[23] 
       (.C(clk_out2),
        .CE(mcause_we),
        .CLR(rst),
        .D(\mcause_reg[23]_0 ),
        .Q(mcause[23]));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[24] 
       (.C(clk_out2),
        .CE(mcause_we),
        .CLR(rst),
        .D(\mcause_reg[24]_0 ),
        .Q(\mcause_reg[30]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[25] 
       (.C(clk_out2),
        .CE(mcause_we),
        .CLR(rst),
        .D(\mcause_reg[25]_0 ),
        .Q(\mcause_reg[30]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[26] 
       (.C(clk_out2),
        .CE(mcause_we),
        .CLR(rst),
        .D(\mcause_reg[26]_0 ),
        .Q(mcause[26]));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[27] 
       (.C(clk_out2),
        .CE(mcause_we),
        .CLR(rst),
        .D(\mcause_reg[27]_0 ),
        .Q(mcause[27]));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[28] 
       (.C(clk_out2),
        .CE(mcause_we),
        .CLR(rst),
        .D(\mcause_reg[28]_0 ),
        .Q(\mcause_reg[30]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[29] 
       (.C(clk_out2),
        .CE(mcause_we),
        .CLR(rst),
        .D(\mcause_reg[29]_0 ),
        .Q(\mcause_reg[30]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[2] 
       (.C(clk_out2),
        .CE(mcause_we),
        .CLR(rst),
        .D(\mcause_reg[2]_0 ),
        .Q(mcause[2]));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[30] 
       (.C(clk_out2),
        .CE(mcause_we),
        .CLR(rst),
        .D(\mcause_reg[30]_1 ),
        .Q(\mcause_reg[30]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[31] 
       (.C(clk_out2),
        .CE(mcause_we),
        .CLR(rst),
        .D(\mcause_reg[31]_1 ),
        .Q(mcause[31]));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[3] 
       (.C(clk_out2),
        .CE(mcause_we),
        .CLR(rst),
        .D(mcause_wdata),
        .Q(mcause[3]));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[4] 
       (.C(clk_out2),
        .CE(mcause_we),
        .CLR(rst),
        .D(\mcause_reg[4]_0 ),
        .Q(\mcause_reg[30]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[5] 
       (.C(clk_out2),
        .CE(mcause_we),
        .CLR(rst),
        .D(\mcause_reg[5]_0 ),
        .Q(mcause[5]));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[6] 
       (.C(clk_out2),
        .CE(mcause_we),
        .CLR(rst),
        .D(\mcause_reg[6]_0 ),
        .Q(\mcause_reg[30]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[7] 
       (.C(clk_out2),
        .CE(mcause_we),
        .CLR(rst),
        .D(\mcause_reg[7]_0 ),
        .Q(mcause[7]));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[8] 
       (.C(clk_out2),
        .CE(mcause_we),
        .CLR(rst),
        .D(\mcause_reg[8]_0 ),
        .Q(mcause[8]));
  FDCE #(
    .INIT(1'b0)) 
    \mcause_reg[9] 
       (.C(clk_out2),
        .CE(mcause_we),
        .CLR(rst),
        .D(\mcause_reg[9]_0 ),
        .Q(mcause[9]));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[0] 
       (.C(clk_out2),
        .CE(mepc_we),
        .CLR(rst),
        .D(mepc_wdata[0]),
        .Q(mepc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[10] 
       (.C(clk_out2),
        .CE(mepc_we),
        .CLR(rst),
        .D(mepc_wdata[10]),
        .Q(mepc[10]));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[11] 
       (.C(clk_out2),
        .CE(mepc_we),
        .CLR(rst),
        .D(mepc_wdata[11]),
        .Q(mepc[11]));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[12] 
       (.C(clk_out2),
        .CE(mepc_we),
        .CLR(rst),
        .D(mepc_wdata[12]),
        .Q(mepc[12]));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[13] 
       (.C(clk_out2),
        .CE(mepc_we),
        .CLR(rst),
        .D(mepc_wdata[13]),
        .Q(mepc[13]));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[14] 
       (.C(clk_out2),
        .CE(mepc_we),
        .CLR(rst),
        .D(mepc_wdata[14]),
        .Q(mepc[14]));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[15] 
       (.C(clk_out2),
        .CE(mepc_we),
        .CLR(rst),
        .D(mepc_wdata[15]),
        .Q(mepc[15]));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[16] 
       (.C(clk_out2),
        .CE(mepc_we),
        .CLR(rst),
        .D(mepc_wdata[16]),
        .Q(mepc[16]));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[17] 
       (.C(clk_out2),
        .CE(mepc_we),
        .CLR(rst),
        .D(mepc_wdata[17]),
        .Q(mepc[17]));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[18] 
       (.C(clk_out2),
        .CE(mepc_we),
        .CLR(rst),
        .D(mepc_wdata[18]),
        .Q(mepc[18]));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[19] 
       (.C(clk_out2),
        .CE(mepc_we),
        .CLR(rst),
        .D(mepc_wdata[19]),
        .Q(mepc[19]));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[1] 
       (.C(clk_out2),
        .CE(mepc_we),
        .CLR(rst),
        .D(mepc_wdata[1]),
        .Q(mepc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[20] 
       (.C(clk_out2),
        .CE(mepc_we),
        .CLR(rst),
        .D(mepc_wdata[20]),
        .Q(mepc[20]));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[21] 
       (.C(clk_out2),
        .CE(mepc_we),
        .CLR(rst),
        .D(mepc_wdata[21]),
        .Q(mepc[21]));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[22] 
       (.C(clk_out2),
        .CE(mepc_we),
        .CLR(rst),
        .D(mepc_wdata[22]),
        .Q(mepc[22]));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[23] 
       (.C(clk_out2),
        .CE(mepc_we),
        .CLR(rst),
        .D(mepc_wdata[23]),
        .Q(mepc[23]));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[24] 
       (.C(clk_out2),
        .CE(mepc_we),
        .CLR(rst),
        .D(mepc_wdata[24]),
        .Q(mepc[24]));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[25] 
       (.C(clk_out2),
        .CE(mepc_we),
        .CLR(rst),
        .D(mepc_wdata[25]),
        .Q(mepc[25]));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[26] 
       (.C(clk_out2),
        .CE(mepc_we),
        .CLR(rst),
        .D(mepc_wdata[26]),
        .Q(mepc[26]));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[27] 
       (.C(clk_out2),
        .CE(mepc_we),
        .CLR(rst),
        .D(mepc_wdata[27]),
        .Q(mepc[27]));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[28] 
       (.C(clk_out2),
        .CE(mepc_we),
        .CLR(rst),
        .D(mepc_wdata[28]),
        .Q(mepc[28]));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[29] 
       (.C(clk_out2),
        .CE(mepc_we),
        .CLR(rst),
        .D(mepc_wdata[29]),
        .Q(mepc[29]));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[2] 
       (.C(clk_out2),
        .CE(mepc_we),
        .CLR(rst),
        .D(mepc_wdata[2]),
        .Q(mepc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[30] 
       (.C(clk_out2),
        .CE(mepc_we),
        .CLR(rst),
        .D(mepc_wdata[30]),
        .Q(mepc[30]));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[31] 
       (.C(clk_out2),
        .CE(mepc_we),
        .CLR(rst),
        .D(mepc_wdata[31]),
        .Q(mepc[31]));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[3] 
       (.C(clk_out2),
        .CE(mepc_we),
        .CLR(rst),
        .D(mepc_wdata[3]),
        .Q(mepc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[4] 
       (.C(clk_out2),
        .CE(mepc_we),
        .CLR(rst),
        .D(mepc_wdata[4]),
        .Q(mepc[4]));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[5] 
       (.C(clk_out2),
        .CE(mepc_we),
        .CLR(rst),
        .D(mepc_wdata[5]),
        .Q(mepc[5]));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[6] 
       (.C(clk_out2),
        .CE(mepc_we),
        .CLR(rst),
        .D(mepc_wdata[6]),
        .Q(mepc[6]));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[7] 
       (.C(clk_out2),
        .CE(mepc_we),
        .CLR(rst),
        .D(mepc_wdata[7]),
        .Q(mepc[7]));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[8] 
       (.C(clk_out2),
        .CE(mepc_we),
        .CLR(rst),
        .D(mepc_wdata[8]),
        .Q(mepc[8]));
  FDCE #(
    .INIT(1'b0)) 
    \mepc_reg[9] 
       (.C(clk_out2),
        .CE(mepc_we),
        .CLR(rst),
        .D(mepc_wdata[9]),
        .Q(mepc[9]));
  FDCE #(
    .INIT(1'b0)) 
    \mie_reg[0] 
       (.C(clk_out2),
        .CE(mie_we),
        .CLR(rst),
        .D(\mie_reg[0]_0 ),
        .Q(mie[0]));
  FDCE #(
    .INIT(1'b0)) 
    \mie_reg[10] 
       (.C(clk_out2),
        .CE(mie_we),
        .CLR(rst),
        .D(\mie_reg[10]_0 ),
        .Q(mie[10]));
  FDCE #(
    .INIT(1'b0)) 
    \mie_reg[11] 
       (.C(clk_out2),
        .CE(mie_we),
        .CLR(rst),
        .D(\mie_reg[11]_0 ),
        .Q(mie[11]));
  FDCE #(
    .INIT(1'b0)) 
    \mie_reg[12] 
       (.C(clk_out2),
        .CE(mie_we),
        .CLR(rst),
        .D(\mie_reg[12]_0 ),
        .Q(mie[12]));
  FDCE #(
    .INIT(1'b0)) 
    \mie_reg[13] 
       (.C(clk_out2),
        .CE(mie_we),
        .CLR(rst),
        .D(\mie_reg[13]_0 ),
        .Q(mie[13]));
  FDCE #(
    .INIT(1'b0)) 
    \mie_reg[14] 
       (.C(clk_out2),
        .CE(mie_we),
        .CLR(rst),
        .D(\mie_reg[14]_0 ),
        .Q(mie[14]));
  FDCE #(
    .INIT(1'b0)) 
    \mie_reg[15] 
       (.C(clk_out2),
        .CE(mie_we),
        .CLR(rst),
        .D(\mie_reg[15]_0 ),
        .Q(mie[15]));
  FDCE #(
    .INIT(1'b0)) 
    \mie_reg[16] 
       (.C(clk_out2),
        .CE(mie_we),
        .CLR(rst),
        .D(\mie_reg[16]_0 ),
        .Q(mie[16]));
  FDCE #(
    .INIT(1'b0)) 
    \mie_reg[17] 
       (.C(clk_out2),
        .CE(mie_we),
        .CLR(rst),
        .D(\mie_reg[17]_0 ),
        .Q(mie[17]));
  FDCE #(
    .INIT(1'b0)) 
    \mie_reg[18] 
       (.C(clk_out2),
        .CE(mie_we),
        .CLR(rst),
        .D(\mie_reg[18]_0 ),
        .Q(mie[18]));
  FDCE #(
    .INIT(1'b0)) 
    \mie_reg[19] 
       (.C(clk_out2),
        .CE(mie_we),
        .CLR(rst),
        .D(\mie_reg[19]_0 ),
        .Q(mie[19]));
  FDCE #(
    .INIT(1'b0)) 
    \mie_reg[1] 
       (.C(clk_out2),
        .CE(mie_we),
        .CLR(rst),
        .D(\mie_reg[1]_0 ),
        .Q(mie[1]));
  FDCE #(
    .INIT(1'b0)) 
    \mie_reg[20] 
       (.C(clk_out2),
        .CE(mie_we),
        .CLR(rst),
        .D(\mie_reg[20]_0 ),
        .Q(mie[20]));
  FDCE #(
    .INIT(1'b0)) 
    \mie_reg[21] 
       (.C(clk_out2),
        .CE(mie_we),
        .CLR(rst),
        .D(\mie_reg[21]_0 ),
        .Q(mie[21]));
  FDCE #(
    .INIT(1'b0)) 
    \mie_reg[22] 
       (.C(clk_out2),
        .CE(mie_we),
        .CLR(rst),
        .D(\mie_reg[22]_0 ),
        .Q(mie[22]));
  FDCE #(
    .INIT(1'b0)) 
    \mie_reg[23] 
       (.C(clk_out2),
        .CE(mie_we),
        .CLR(rst),
        .D(\mie_reg[23]_0 ),
        .Q(mie[23]));
  FDCE #(
    .INIT(1'b0)) 
    \mie_reg[24] 
       (.C(clk_out2),
        .CE(mie_we),
        .CLR(rst),
        .D(\mie_reg[24]_0 ),
        .Q(mie[24]));
  FDCE #(
    .INIT(1'b0)) 
    \mie_reg[25] 
       (.C(clk_out2),
        .CE(mie_we),
        .CLR(rst),
        .D(\mie_reg[25]_0 ),
        .Q(mie[25]));
  FDCE #(
    .INIT(1'b0)) 
    \mie_reg[26] 
       (.C(clk_out2),
        .CE(mie_we),
        .CLR(rst),
        .D(\mie_reg[26]_0 ),
        .Q(mie[26]));
  FDCE #(
    .INIT(1'b0)) 
    \mie_reg[27] 
       (.C(clk_out2),
        .CE(mie_we),
        .CLR(rst),
        .D(\mie_reg[27]_0 ),
        .Q(mie[27]));
  FDCE #(
    .INIT(1'b0)) 
    \mie_reg[28] 
       (.C(clk_out2),
        .CE(mie_we),
        .CLR(rst),
        .D(\mie_reg[28]_0 ),
        .Q(mie[28]));
  FDCE #(
    .INIT(1'b0)) 
    \mie_reg[29] 
       (.C(clk_out2),
        .CE(mie_we),
        .CLR(rst),
        .D(\mie_reg[29]_0 ),
        .Q(mie[29]));
  FDCE #(
    .INIT(1'b0)) 
    \mie_reg[2] 
       (.C(clk_out2),
        .CE(mie_we),
        .CLR(rst),
        .D(\mie_reg[2]_0 ),
        .Q(mie[2]));
  FDCE #(
    .INIT(1'b0)) 
    \mie_reg[30] 
       (.C(clk_out2),
        .CE(mie_we),
        .CLR(rst),
        .D(\mie_reg[30]_0 ),
        .Q(mie[30]));
  FDCE #(
    .INIT(1'b0)) 
    \mie_reg[31] 
       (.C(clk_out2),
        .CE(mie_we),
        .CLR(rst),
        .D(\mie_reg[31]_1 ),
        .Q(mie[31]));
  FDCE #(
    .INIT(1'b0)) 
    \mie_reg[3] 
       (.C(clk_out2),
        .CE(mie_we),
        .CLR(rst),
        .D(\mie_reg[3]_0 ),
        .Q(mie[3]));
  FDCE #(
    .INIT(1'b0)) 
    \mie_reg[4] 
       (.C(clk_out2),
        .CE(mie_we),
        .CLR(rst),
        .D(\mie_reg[4]_0 ),
        .Q(mie[4]));
  FDCE #(
    .INIT(1'b0)) 
    \mie_reg[5] 
       (.C(clk_out2),
        .CE(mie_we),
        .CLR(rst),
        .D(\mie_reg[5]_0 ),
        .Q(mie[5]));
  FDCE #(
    .INIT(1'b0)) 
    \mie_reg[6] 
       (.C(clk_out2),
        .CE(mie_we),
        .CLR(rst),
        .D(\mie_reg[6]_0 ),
        .Q(mie[6]));
  FDCE #(
    .INIT(1'b0)) 
    \mie_reg[7] 
       (.C(clk_out2),
        .CE(mie_we),
        .CLR(rst),
        .D(\mie_reg[7]_0 ),
        .Q(mie[7]));
  FDCE #(
    .INIT(1'b0)) 
    \mie_reg[8] 
       (.C(clk_out2),
        .CE(mie_we),
        .CLR(rst),
        .D(\mie_reg[8]_0 ),
        .Q(mie[8]));
  FDCE #(
    .INIT(1'b0)) 
    \mie_reg[9] 
       (.C(clk_out2),
        .CE(mie_we),
        .CLR(rst),
        .D(\mie_reg[9]_0 ),
        .Q(mie[9]));
  FDCE #(
    .INIT(1'b0)) 
    \mip_reg[0] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(rst),
        .D(\mip_reg[31]_1 [0]),
        .Q(\mip_reg[31]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \mip_reg[10] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(rst),
        .D(\mip_reg[31]_1 [10]),
        .Q(\mip_reg[31]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \mip_reg[11] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(rst),
        .D(\mip_reg[31]_1 [11]),
        .Q(\mip_reg[31]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \mip_reg[12] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(rst),
        .D(\mip_reg[31]_1 [12]),
        .Q(\mip_reg[31]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \mip_reg[13] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(rst),
        .D(\mip_reg[31]_1 [13]),
        .Q(\mip_reg[31]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \mip_reg[14] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(rst),
        .D(\mip_reg[31]_1 [14]),
        .Q(\mip_reg[31]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \mip_reg[15] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(rst),
        .D(\mip_reg[31]_1 [15]),
        .Q(\mip_reg[31]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \mip_reg[16] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(rst),
        .D(\mip_reg[31]_1 [16]),
        .Q(\mip_reg[31]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \mip_reg[17] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(rst),
        .D(\mip_reg[31]_1 [17]),
        .Q(\mip_reg[31]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \mip_reg[18] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(rst),
        .D(\mip_reg[31]_1 [18]),
        .Q(\mip_reg[31]_0 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \mip_reg[19] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(rst),
        .D(\mip_reg[31]_1 [19]),
        .Q(\mip_reg[31]_0 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \mip_reg[1] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(rst),
        .D(\mip_reg[31]_1 [1]),
        .Q(\mip_reg[31]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \mip_reg[20] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(rst),
        .D(\mip_reg[31]_1 [20]),
        .Q(\mip_reg[31]_0 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \mip_reg[21] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(rst),
        .D(\mip_reg[31]_1 [21]),
        .Q(\mip_reg[31]_0 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \mip_reg[22] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(rst),
        .D(\mip_reg[31]_1 [22]),
        .Q(\mip_reg[31]_0 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \mip_reg[23] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(rst),
        .D(\mip_reg[31]_1 [23]),
        .Q(\mip_reg[31]_0 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \mip_reg[24] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(rst),
        .D(\mip_reg[31]_1 [24]),
        .Q(\mip_reg[31]_0 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \mip_reg[25] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(rst),
        .D(\mip_reg[31]_1 [25]),
        .Q(\mip_reg[31]_0 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \mip_reg[26] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(rst),
        .D(\mip_reg[31]_1 [26]),
        .Q(\mip_reg[31]_0 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \mip_reg[27] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(rst),
        .D(\mip_reg[31]_1 [27]),
        .Q(\mip_reg[31]_0 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \mip_reg[28] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(rst),
        .D(\mip_reg[31]_1 [28]),
        .Q(\mip_reg[31]_0 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \mip_reg[29] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(rst),
        .D(\mip_reg[31]_1 [29]),
        .Q(\mip_reg[31]_0 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \mip_reg[2] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(rst),
        .D(\mip_reg[31]_1 [2]),
        .Q(\mip_reg[31]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \mip_reg[30] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(rst),
        .D(\mip_reg[31]_1 [30]),
        .Q(\mip_reg[31]_0 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \mip_reg[31] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(rst),
        .D(\mip_reg[31]_1 [31]),
        .Q(\mip_reg[31]_0 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \mip_reg[3] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(rst),
        .D(\mip_reg[31]_1 [3]),
        .Q(\mip_reg[31]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \mip_reg[4] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(rst),
        .D(\mip_reg[31]_1 [4]),
        .Q(\mip_reg[31]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \mip_reg[5] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(rst),
        .D(\mip_reg[31]_1 [5]),
        .Q(\mip_reg[31]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \mip_reg[6] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(rst),
        .D(\mip_reg[31]_1 [6]),
        .Q(\mip_reg[31]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \mip_reg[7] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(rst),
        .D(\mip_reg[31]_1 [7]),
        .Q(\mip_reg[31]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \mip_reg[8] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(rst),
        .D(\mip_reg[31]_1 [8]),
        .Q(\mip_reg[31]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \mip_reg[9] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(rst),
        .D(\mip_reg[31]_1 [9]),
        .Q(\mip_reg[31]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \mscratch_reg[0] 
       (.C(clk_out2),
        .CE(mscratch_we),
        .CLR(rst),
        .D(\mscratch_reg[0]_0 ),
        .Q(mscratch[0]));
  FDCE #(
    .INIT(1'b0)) 
    \mscratch_reg[10] 
       (.C(clk_out2),
        .CE(mscratch_we),
        .CLR(rst),
        .D(\mscratch_reg[10]_0 ),
        .Q(mscratch[10]));
  FDCE #(
    .INIT(1'b0)) 
    \mscratch_reg[11] 
       (.C(clk_out2),
        .CE(mscratch_we),
        .CLR(rst),
        .D(\mscratch_reg[11]_0 ),
        .Q(mscratch[11]));
  FDCE #(
    .INIT(1'b0)) 
    \mscratch_reg[12] 
       (.C(clk_out2),
        .CE(mscratch_we),
        .CLR(rst),
        .D(\mscratch_reg[12]_0 ),
        .Q(mscratch[12]));
  FDCE #(
    .INIT(1'b0)) 
    \mscratch_reg[13] 
       (.C(clk_out2),
        .CE(mscratch_we),
        .CLR(rst),
        .D(\mscratch_reg[13]_0 ),
        .Q(mscratch[13]));
  FDCE #(
    .INIT(1'b0)) 
    \mscratch_reg[14] 
       (.C(clk_out2),
        .CE(mscratch_we),
        .CLR(rst),
        .D(\mscratch_reg[14]_0 ),
        .Q(mscratch[14]));
  FDCE #(
    .INIT(1'b0)) 
    \mscratch_reg[15] 
       (.C(clk_out2),
        .CE(mscratch_we),
        .CLR(rst),
        .D(\mscratch_reg[15]_0 ),
        .Q(mscratch[15]));
  FDCE #(
    .INIT(1'b0)) 
    \mscratch_reg[16] 
       (.C(clk_out2),
        .CE(mscratch_we),
        .CLR(rst),
        .D(\mscratch_reg[16]_0 ),
        .Q(mscratch[16]));
  FDCE #(
    .INIT(1'b0)) 
    \mscratch_reg[17] 
       (.C(clk_out2),
        .CE(mscratch_we),
        .CLR(rst),
        .D(\mscratch_reg[17]_0 ),
        .Q(mscratch[17]));
  FDCE #(
    .INIT(1'b0)) 
    \mscratch_reg[18] 
       (.C(clk_out2),
        .CE(mscratch_we),
        .CLR(rst),
        .D(\mscratch_reg[18]_0 ),
        .Q(mscratch[18]));
  FDCE #(
    .INIT(1'b0)) 
    \mscratch_reg[19] 
       (.C(clk_out2),
        .CE(mscratch_we),
        .CLR(rst),
        .D(\mscratch_reg[19]_0 ),
        .Q(mscratch[19]));
  FDCE #(
    .INIT(1'b0)) 
    \mscratch_reg[1] 
       (.C(clk_out2),
        .CE(mscratch_we),
        .CLR(rst),
        .D(\mscratch_reg[1]_0 ),
        .Q(mscratch[1]));
  FDCE #(
    .INIT(1'b0)) 
    \mscratch_reg[20] 
       (.C(clk_out2),
        .CE(mscratch_we),
        .CLR(rst),
        .D(\mscratch_reg[20]_0 ),
        .Q(mscratch[20]));
  FDCE #(
    .INIT(1'b0)) 
    \mscratch_reg[21] 
       (.C(clk_out2),
        .CE(mscratch_we),
        .CLR(rst),
        .D(\mscratch_reg[21]_0 ),
        .Q(mscratch[21]));
  FDCE #(
    .INIT(1'b0)) 
    \mscratch_reg[22] 
       (.C(clk_out2),
        .CE(mscratch_we),
        .CLR(rst),
        .D(\mscratch_reg[22]_0 ),
        .Q(mscratch[22]));
  FDCE #(
    .INIT(1'b0)) 
    \mscratch_reg[23] 
       (.C(clk_out2),
        .CE(mscratch_we),
        .CLR(rst),
        .D(\mscratch_reg[23]_0 ),
        .Q(mscratch[23]));
  FDCE #(
    .INIT(1'b0)) 
    \mscratch_reg[24] 
       (.C(clk_out2),
        .CE(mscratch_we),
        .CLR(rst),
        .D(\mscratch_reg[24]_0 ),
        .Q(mscratch[24]));
  FDCE #(
    .INIT(1'b0)) 
    \mscratch_reg[25] 
       (.C(clk_out2),
        .CE(mscratch_we),
        .CLR(rst),
        .D(\mscratch_reg[25]_0 ),
        .Q(mscratch[25]));
  FDCE #(
    .INIT(1'b0)) 
    \mscratch_reg[26] 
       (.C(clk_out2),
        .CE(mscratch_we),
        .CLR(rst),
        .D(\mscratch_reg[26]_0 ),
        .Q(mscratch[26]));
  FDCE #(
    .INIT(1'b0)) 
    \mscratch_reg[27] 
       (.C(clk_out2),
        .CE(mscratch_we),
        .CLR(rst),
        .D(\mscratch_reg[27]_0 ),
        .Q(mscratch[27]));
  FDCE #(
    .INIT(1'b0)) 
    \mscratch_reg[28] 
       (.C(clk_out2),
        .CE(mscratch_we),
        .CLR(rst),
        .D(\mscratch_reg[28]_0 ),
        .Q(mscratch[28]));
  FDCE #(
    .INIT(1'b0)) 
    \mscratch_reg[29] 
       (.C(clk_out2),
        .CE(mscratch_we),
        .CLR(rst),
        .D(\mscratch_reg[29]_0 ),
        .Q(mscratch[29]));
  FDCE #(
    .INIT(1'b0)) 
    \mscratch_reg[2] 
       (.C(clk_out2),
        .CE(mscratch_we),
        .CLR(rst),
        .D(\mscratch_reg[2]_0 ),
        .Q(mscratch[2]));
  FDCE #(
    .INIT(1'b0)) 
    \mscratch_reg[30] 
       (.C(clk_out2),
        .CE(mscratch_we),
        .CLR(rst),
        .D(\mscratch_reg[30]_0 ),
        .Q(mscratch[30]));
  FDCE #(
    .INIT(1'b0)) 
    \mscratch_reg[31] 
       (.C(clk_out2),
        .CE(mscratch_we),
        .CLR(rst),
        .D(\mscratch_reg[31]_1 ),
        .Q(mscratch[31]));
  FDCE #(
    .INIT(1'b0)) 
    \mscratch_reg[3] 
       (.C(clk_out2),
        .CE(mscratch_we),
        .CLR(rst),
        .D(\mscratch_reg[3]_0 ),
        .Q(mscratch[3]));
  FDCE #(
    .INIT(1'b0)) 
    \mscratch_reg[4] 
       (.C(clk_out2),
        .CE(mscratch_we),
        .CLR(rst),
        .D(\mscratch_reg[4]_0 ),
        .Q(mscratch[4]));
  FDCE #(
    .INIT(1'b0)) 
    \mscratch_reg[5] 
       (.C(clk_out2),
        .CE(mscratch_we),
        .CLR(rst),
        .D(\mscratch_reg[5]_0 ),
        .Q(mscratch[5]));
  FDCE #(
    .INIT(1'b0)) 
    \mscratch_reg[6] 
       (.C(clk_out2),
        .CE(mscratch_we),
        .CLR(rst),
        .D(\mscratch_reg[6]_0 ),
        .Q(mscratch[6]));
  FDCE #(
    .INIT(1'b0)) 
    \mscratch_reg[7] 
       (.C(clk_out2),
        .CE(mscratch_we),
        .CLR(rst),
        .D(\mscratch_reg[7]_0 ),
        .Q(mscratch[7]));
  FDCE #(
    .INIT(1'b0)) 
    \mscratch_reg[8] 
       (.C(clk_out2),
        .CE(mscratch_we),
        .CLR(rst),
        .D(\mscratch_reg[8]_0 ),
        .Q(mscratch[8]));
  FDCE #(
    .INIT(1'b0)) 
    \mscratch_reg[9] 
       (.C(clk_out2),
        .CE(mscratch_we),
        .CLR(rst),
        .D(\mscratch_reg[9]_0 ),
        .Q(mscratch[9]));
  FDCE #(
    .INIT(1'b0)) 
    \mstatus_reg[0] 
       (.C(clk_out2),
        .CE(mstatus_we),
        .CLR(rst),
        .D(\mstatus_reg[0]_0 ),
        .Q(mstatus[0]));
  FDCE #(
    .INIT(1'b0)) 
    \mstatus_reg[10] 
       (.C(clk_out2),
        .CE(mstatus_we),
        .CLR(rst),
        .D(\mstatus_reg[10]_0 ),
        .Q(mstatus[10]));
  FDCE #(
    .INIT(1'b0)) 
    \mstatus_reg[11] 
       (.C(clk_out2),
        .CE(mstatus_we),
        .CLR(rst),
        .D(\mstatus_reg[11]_0 ),
        .Q(mstatus[11]));
  FDCE #(
    .INIT(1'b0)) 
    \mstatus_reg[12] 
       (.C(clk_out2),
        .CE(mstatus_we),
        .CLR(rst),
        .D(\mstatus_reg[12]_0 ),
        .Q(mstatus[12]));
  FDCE #(
    .INIT(1'b0)) 
    \mstatus_reg[13] 
       (.C(clk_out2),
        .CE(mstatus_we),
        .CLR(rst),
        .D(\mstatus_reg[13]_0 ),
        .Q(mstatus[13]));
  FDCE #(
    .INIT(1'b0)) 
    \mstatus_reg[14] 
       (.C(clk_out2),
        .CE(mstatus_we),
        .CLR(rst),
        .D(\mstatus_reg[14]_0 ),
        .Q(mstatus[14]));
  FDCE #(
    .INIT(1'b0)) 
    \mstatus_reg[15] 
       (.C(clk_out2),
        .CE(mstatus_we),
        .CLR(rst),
        .D(\mstatus_reg[15]_0 ),
        .Q(mstatus[15]));
  FDCE #(
    .INIT(1'b0)) 
    \mstatus_reg[16] 
       (.C(clk_out2),
        .CE(mstatus_we),
        .CLR(rst),
        .D(\mstatus_reg[16]_0 ),
        .Q(mstatus[16]));
  FDCE #(
    .INIT(1'b0)) 
    \mstatus_reg[17] 
       (.C(clk_out2),
        .CE(mstatus_we),
        .CLR(rst),
        .D(\mstatus_reg[17]_0 ),
        .Q(mstatus[17]));
  FDCE #(
    .INIT(1'b0)) 
    \mstatus_reg[18] 
       (.C(clk_out2),
        .CE(mstatus_we),
        .CLR(rst),
        .D(\mstatus_reg[18]_0 ),
        .Q(mstatus[18]));
  FDCE #(
    .INIT(1'b0)) 
    \mstatus_reg[19] 
       (.C(clk_out2),
        .CE(mstatus_we),
        .CLR(rst),
        .D(\mstatus_reg[19]_0 ),
        .Q(mstatus[19]));
  FDCE #(
    .INIT(1'b0)) 
    \mstatus_reg[1] 
       (.C(clk_out2),
        .CE(mstatus_we),
        .CLR(rst),
        .D(\mstatus_reg[1]_0 ),
        .Q(mstatus[1]));
  FDCE #(
    .INIT(1'b0)) 
    \mstatus_reg[20] 
       (.C(clk_out2),
        .CE(mstatus_we),
        .CLR(rst),
        .D(\mstatus_reg[20]_0 ),
        .Q(mstatus[20]));
  FDCE #(
    .INIT(1'b0)) 
    \mstatus_reg[21] 
       (.C(clk_out2),
        .CE(mstatus_we),
        .CLR(rst),
        .D(\mstatus_reg[21]_0 ),
        .Q(mstatus[21]));
  FDCE #(
    .INIT(1'b0)) 
    \mstatus_reg[22] 
       (.C(clk_out2),
        .CE(mstatus_we),
        .CLR(rst),
        .D(\mstatus_reg[22]_0 ),
        .Q(mstatus[22]));
  FDCE #(
    .INIT(1'b0)) 
    \mstatus_reg[23] 
       (.C(clk_out2),
        .CE(mstatus_we),
        .CLR(rst),
        .D(\mstatus_reg[23]_0 ),
        .Q(mstatus[23]));
  FDCE #(
    .INIT(1'b0)) 
    \mstatus_reg[24] 
       (.C(clk_out2),
        .CE(mstatus_we),
        .CLR(rst),
        .D(\mstatus_reg[24]_0 ),
        .Q(mstatus[24]));
  FDCE #(
    .INIT(1'b0)) 
    \mstatus_reg[25] 
       (.C(clk_out2),
        .CE(mstatus_we),
        .CLR(rst),
        .D(\mstatus_reg[25]_0 ),
        .Q(mstatus[25]));
  FDCE #(
    .INIT(1'b0)) 
    \mstatus_reg[26] 
       (.C(clk_out2),
        .CE(mstatus_we),
        .CLR(rst),
        .D(\mstatus_reg[26]_0 ),
        .Q(mstatus[26]));
  FDCE #(
    .INIT(1'b0)) 
    \mstatus_reg[27] 
       (.C(clk_out2),
        .CE(mstatus_we),
        .CLR(rst),
        .D(\mstatus_reg[27]_0 ),
        .Q(mstatus[27]));
  FDCE #(
    .INIT(1'b0)) 
    \mstatus_reg[28] 
       (.C(clk_out2),
        .CE(mstatus_we),
        .CLR(rst),
        .D(\mstatus_reg[28]_0 ),
        .Q(mstatus[28]));
  FDCE #(
    .INIT(1'b0)) 
    \mstatus_reg[29] 
       (.C(clk_out2),
        .CE(mstatus_we),
        .CLR(rst),
        .D(\mstatus_reg[29]_0 ),
        .Q(mstatus[29]));
  FDCE #(
    .INIT(1'b0)) 
    \mstatus_reg[2] 
       (.C(clk_out2),
        .CE(mstatus_we),
        .CLR(rst),
        .D(\mstatus_reg[2]_0 ),
        .Q(mstatus[2]));
  FDCE #(
    .INIT(1'b0)) 
    \mstatus_reg[30] 
       (.C(clk_out2),
        .CE(mstatus_we),
        .CLR(rst),
        .D(\mstatus_reg[30]_0 ),
        .Q(mstatus[30]));
  FDCE #(
    .INIT(1'b0)) 
    \mstatus_reg[31] 
       (.C(clk_out2),
        .CE(mstatus_we),
        .CLR(rst),
        .D(\mstatus_reg[31]_1 ),
        .Q(mstatus[31]));
  FDCE #(
    .INIT(1'b0)) 
    \mstatus_reg[3] 
       (.C(clk_out2),
        .CE(mstatus_we),
        .CLR(rst),
        .D(\mstatus_reg[3]_0 ),
        .Q(mstatus[3]));
  FDCE #(
    .INIT(1'b0)) 
    \mstatus_reg[4] 
       (.C(clk_out2),
        .CE(mstatus_we),
        .CLR(rst),
        .D(\mstatus_reg[4]_0 ),
        .Q(mstatus[4]));
  FDCE #(
    .INIT(1'b0)) 
    \mstatus_reg[5] 
       (.C(clk_out2),
        .CE(mstatus_we),
        .CLR(rst),
        .D(\mstatus_reg[5]_0 ),
        .Q(mstatus[5]));
  FDCE #(
    .INIT(1'b0)) 
    \mstatus_reg[6] 
       (.C(clk_out2),
        .CE(mstatus_we),
        .CLR(rst),
        .D(\mstatus_reg[6]_0 ),
        .Q(mstatus[6]));
  FDCE #(
    .INIT(1'b0)) 
    \mstatus_reg[7] 
       (.C(clk_out2),
        .CE(mstatus_we),
        .CLR(rst),
        .D(\mstatus_reg[7]_0 ),
        .Q(mstatus[7]));
  FDCE #(
    .INIT(1'b0)) 
    \mstatus_reg[8] 
       (.C(clk_out2),
        .CE(mstatus_we),
        .CLR(rst),
        .D(\mstatus_reg[8]_0 ),
        .Q(mstatus[8]));
  FDCE #(
    .INIT(1'b0)) 
    \mstatus_reg[9] 
       (.C(clk_out2),
        .CE(mstatus_we),
        .CLR(rst),
        .D(\mstatus_reg[9]_0 ),
        .Q(mstatus[9]));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[0] 
       (.C(clk_out2),
        .CE(mtvec_we),
        .CLR(rst),
        .D(\mtvec_reg[0]_0 ),
        .Q(\mtvec_reg[30]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[10] 
       (.C(clk_out2),
        .CE(mtvec_we),
        .CLR(rst),
        .D(\mtvec_reg[10]_0 ),
        .Q(mtvec[10]));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[11] 
       (.C(clk_out2),
        .CE(mtvec_we),
        .CLR(rst),
        .D(\mtvec_reg[11]_0 ),
        .Q(mtvec[11]));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[12] 
       (.C(clk_out2),
        .CE(mtvec_we),
        .CLR(rst),
        .D(\mtvec_reg[12]_0 ),
        .Q(mtvec[12]));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[13] 
       (.C(clk_out2),
        .CE(mtvec_we),
        .CLR(rst),
        .D(\mtvec_reg[13]_0 ),
        .Q(mtvec[13]));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[14] 
       (.C(clk_out2),
        .CE(mtvec_we),
        .CLR(rst),
        .D(\mtvec_reg[14]_0 ),
        .Q(mtvec[14]));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[15] 
       (.C(clk_out2),
        .CE(mtvec_we),
        .CLR(rst),
        .D(\mtvec_reg[15]_0 ),
        .Q(mtvec[15]));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[16] 
       (.C(clk_out2),
        .CE(mtvec_we),
        .CLR(rst),
        .D(\mtvec_reg[16]_0 ),
        .Q(mtvec[16]));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[17] 
       (.C(clk_out2),
        .CE(mtvec_we),
        .CLR(rst),
        .D(\mtvec_reg[17]_0 ),
        .Q(mtvec[17]));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[18] 
       (.C(clk_out2),
        .CE(mtvec_we),
        .CLR(rst),
        .D(\mtvec_reg[18]_0 ),
        .Q(mtvec[18]));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[19] 
       (.C(clk_out2),
        .CE(mtvec_we),
        .CLR(rst),
        .D(\mtvec_reg[19]_0 ),
        .Q(mtvec[19]));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[1] 
       (.C(clk_out2),
        .CE(mtvec_we),
        .CLR(rst),
        .D(\mtvec_reg[1]_0 ),
        .Q(mtvec[1]));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[20] 
       (.C(clk_out2),
        .CE(mtvec_we),
        .CLR(rst),
        .D(\mtvec_reg[20]_0 ),
        .Q(mtvec[20]));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[21] 
       (.C(clk_out2),
        .CE(mtvec_we),
        .CLR(rst),
        .D(\mtvec_reg[21]_0 ),
        .Q(mtvec[21]));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[22] 
       (.C(clk_out2),
        .CE(mtvec_we),
        .CLR(rst),
        .D(\mtvec_reg[22]_0 ),
        .Q(mtvec[22]));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[23] 
       (.C(clk_out2),
        .CE(mtvec_we),
        .CLR(rst),
        .D(\mtvec_reg[23]_0 ),
        .Q(mtvec[23]));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[24] 
       (.C(clk_out2),
        .CE(mtvec_we),
        .CLR(rst),
        .D(\mtvec_reg[24]_0 ),
        .Q(mtvec[24]));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[25] 
       (.C(clk_out2),
        .CE(mtvec_we),
        .CLR(rst),
        .D(\mtvec_reg[25]_0 ),
        .Q(mtvec[25]));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[26] 
       (.C(clk_out2),
        .CE(mtvec_we),
        .CLR(rst),
        .D(\mtvec_reg[26]_0 ),
        .Q(mtvec[26]));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[27] 
       (.C(clk_out2),
        .CE(mtvec_we),
        .CLR(rst),
        .D(\mtvec_reg[27]_0 ),
        .Q(mtvec[27]));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[28] 
       (.C(clk_out2),
        .CE(mtvec_we),
        .CLR(rst),
        .D(\mtvec_reg[28]_0 ),
        .Q(mtvec[28]));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[29] 
       (.C(clk_out2),
        .CE(mtvec_we),
        .CLR(rst),
        .D(\mtvec_reg[29]_0 ),
        .Q(mtvec[29]));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[2] 
       (.C(clk_out2),
        .CE(mtvec_we),
        .CLR(rst),
        .D(\mtvec_reg[2]_0 ),
        .Q(mtvec[2]));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[30] 
       (.C(clk_out2),
        .CE(mtvec_we),
        .CLR(rst),
        .D(\mtvec_reg[30]_1 ),
        .Q(\mtvec_reg[30]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[31] 
       (.C(clk_out2),
        .CE(mtvec_we),
        .CLR(rst),
        .D(\mtvec_reg[31]_0 ),
        .Q(mtvec[31]));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[3] 
       (.C(clk_out2),
        .CE(mtvec_we),
        .CLR(rst),
        .D(\mtvec_reg[3]_0 ),
        .Q(mtvec[3]));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[4] 
       (.C(clk_out2),
        .CE(mtvec_we),
        .CLR(rst),
        .D(\mtvec_reg[4]_0 ),
        .Q(mtvec[4]));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[5] 
       (.C(clk_out2),
        .CE(mtvec_we),
        .CLR(rst),
        .D(\mtvec_reg[5]_0 ),
        .Q(mtvec[5]));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[6] 
       (.C(clk_out2),
        .CE(mtvec_we),
        .CLR(rst),
        .D(\mtvec_reg[6]_0 ),
        .Q(mtvec[6]));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[7] 
       (.C(clk_out2),
        .CE(mtvec_we),
        .CLR(rst),
        .D(\mtvec_reg[7]_0 ),
        .Q(mtvec[7]));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[8] 
       (.C(clk_out2),
        .CE(mtvec_we),
        .CLR(rst),
        .D(\mtvec_reg[8]_0 ),
        .Q(mtvec[8]));
  FDCE #(
    .INIT(1'b0)) 
    \mtvec_reg[9] 
       (.C(clk_out2),
        .CE(mtvec_we),
        .CLR(rst),
        .D(\mtvec_reg[9]_0 ),
        .Q(mtvec[9]));
  FDPE #(
    .INIT(1'b1)) 
    \privilege_reg[0] 
       (.C(clk_out2),
        .CE(1'b1),
        .D(\privilege_reg[1]_1 [0]),
        .PRE(rst),
        .Q(\privilege_reg[1]_0 [0]));
  FDPE #(
    .INIT(1'b1)) 
    \privilege_reg[1] 
       (.C(clk_out2),
        .CE(1'b1),
        .D(\privilege_reg[1]_1 [1]),
        .PRE(rst),
        .Q(\privilege_reg[1]_0 [1]));
endmodule

module mtimer
   (mtime0,
    Q,
    CO,
    \mtimecmp_reg[63]_0 ,
    \mtime_reg[0]_0 ,
    \mtimecmp_reg[4]_0 ,
    \mtime_reg[6]_0 ,
    \mtime_reg[8]_0 ,
    \mtime_reg[12]_0 ,
    \mtime_reg[14]_0 ,
    \mtime_reg[16]_0 ,
    \mtime_reg[20]_0 ,
    \mtime_reg[22]_0 ,
    \mtime_reg[24]_0 ,
    \mtime_reg[28]_0 ,
    \mtime_reg[30]_0 ,
    \wb_data[30]_i_2 ,
    E,
    D,
    clk_out2,
    \mtime_reg[0]_1 ,
    \mtimecmp_reg[32]_0 ,
    \mtimecmp_reg[63]_1 );
  output [62:0]mtime0;
  output [42:0]Q;
  output [0:0]CO;
  output [61:0]\mtimecmp_reg[63]_0 ;
  output \mtime_reg[0]_0 ;
  output \mtimecmp_reg[4]_0 ;
  output \mtime_reg[6]_0 ;
  output \mtime_reg[8]_0 ;
  output \mtime_reg[12]_0 ;
  output \mtime_reg[14]_0 ;
  output \mtime_reg[16]_0 ;
  output \mtime_reg[20]_0 ;
  output \mtime_reg[22]_0 ;
  output \mtime_reg[24]_0 ;
  output \mtime_reg[28]_0 ;
  output \mtime_reg[30]_0 ;
  input \wb_data[30]_i_2 ;
  input [1:0]E;
  input [63:0]D;
  input clk_out2;
  input \mtime_reg[0]_1 ;
  input [1:0]\mtimecmp_reg[32]_0 ;
  input [31:0]\mtimecmp_reg[63]_1 ;

  wire [0:0]CO;
  wire [63:0]D;
  wire [1:0]E;
  wire [42:0]Q;
  wire clk_out2;
  wire \mip[7]_i_10_n_0 ;
  wire \mip[7]_i_11_n_0 ;
  wire \mip[7]_i_12_n_0 ;
  wire \mip[7]_i_13_n_0 ;
  wire \mip[7]_i_15_n_0 ;
  wire \mip[7]_i_16_n_0 ;
  wire \mip[7]_i_17_n_0 ;
  wire \mip[7]_i_18_n_0 ;
  wire \mip[7]_i_19_n_0 ;
  wire \mip[7]_i_20_n_0 ;
  wire \mip[7]_i_21_n_0 ;
  wire \mip[7]_i_22_n_0 ;
  wire \mip[7]_i_24_n_0 ;
  wire \mip[7]_i_25_n_0 ;
  wire \mip[7]_i_26_n_0 ;
  wire \mip[7]_i_27_n_0 ;
  wire \mip[7]_i_28_n_0 ;
  wire \mip[7]_i_29_n_0 ;
  wire \mip[7]_i_30_n_0 ;
  wire \mip[7]_i_31_n_0 ;
  wire \mip[7]_i_33_n_0 ;
  wire \mip[7]_i_34_n_0 ;
  wire \mip[7]_i_35_n_0 ;
  wire \mip[7]_i_36_n_0 ;
  wire \mip[7]_i_37_n_0 ;
  wire \mip[7]_i_38_n_0 ;
  wire \mip[7]_i_39_n_0 ;
  wire \mip[7]_i_40_n_0 ;
  wire \mip[7]_i_42_n_0 ;
  wire \mip[7]_i_43_n_0 ;
  wire \mip[7]_i_44_n_0 ;
  wire \mip[7]_i_45_n_0 ;
  wire \mip[7]_i_46_n_0 ;
  wire \mip[7]_i_47_n_0 ;
  wire \mip[7]_i_48_n_0 ;
  wire \mip[7]_i_49_n_0 ;
  wire \mip[7]_i_51_n_0 ;
  wire \mip[7]_i_52_n_0 ;
  wire \mip[7]_i_53_n_0 ;
  wire \mip[7]_i_54_n_0 ;
  wire \mip[7]_i_55_n_0 ;
  wire \mip[7]_i_56_n_0 ;
  wire \mip[7]_i_57_n_0 ;
  wire \mip[7]_i_58_n_0 ;
  wire \mip[7]_i_60_n_0 ;
  wire \mip[7]_i_61_n_0 ;
  wire \mip[7]_i_62_n_0 ;
  wire \mip[7]_i_63_n_0 ;
  wire \mip[7]_i_64_n_0 ;
  wire \mip[7]_i_65_n_0 ;
  wire \mip[7]_i_66_n_0 ;
  wire \mip[7]_i_67_n_0 ;
  wire \mip[7]_i_68_n_0 ;
  wire \mip[7]_i_69_n_0 ;
  wire \mip[7]_i_6_n_0 ;
  wire \mip[7]_i_70_n_0 ;
  wire \mip[7]_i_71_n_0 ;
  wire \mip[7]_i_72_n_0 ;
  wire \mip[7]_i_73_n_0 ;
  wire \mip[7]_i_74_n_0 ;
  wire \mip[7]_i_75_n_0 ;
  wire \mip[7]_i_7_n_0 ;
  wire \mip[7]_i_8_n_0 ;
  wire \mip[7]_i_9_n_0 ;
  wire \mip_reg[7]_i_14_n_0 ;
  wire \mip_reg[7]_i_14_n_1 ;
  wire \mip_reg[7]_i_14_n_2 ;
  wire \mip_reg[7]_i_14_n_3 ;
  wire \mip_reg[7]_i_23_n_0 ;
  wire \mip_reg[7]_i_23_n_1 ;
  wire \mip_reg[7]_i_23_n_2 ;
  wire \mip_reg[7]_i_23_n_3 ;
  wire \mip_reg[7]_i_32_n_0 ;
  wire \mip_reg[7]_i_32_n_1 ;
  wire \mip_reg[7]_i_32_n_2 ;
  wire \mip_reg[7]_i_32_n_3 ;
  wire \mip_reg[7]_i_3_n_1 ;
  wire \mip_reg[7]_i_3_n_2 ;
  wire \mip_reg[7]_i_3_n_3 ;
  wire \mip_reg[7]_i_41_n_0 ;
  wire \mip_reg[7]_i_41_n_1 ;
  wire \mip_reg[7]_i_41_n_2 ;
  wire \mip_reg[7]_i_41_n_3 ;
  wire \mip_reg[7]_i_50_n_0 ;
  wire \mip_reg[7]_i_50_n_1 ;
  wire \mip_reg[7]_i_50_n_2 ;
  wire \mip_reg[7]_i_50_n_3 ;
  wire \mip_reg[7]_i_59_n_0 ;
  wire \mip_reg[7]_i_59_n_1 ;
  wire \mip_reg[7]_i_59_n_2 ;
  wire \mip_reg[7]_i_59_n_3 ;
  wire \mip_reg[7]_i_5_n_0 ;
  wire \mip_reg[7]_i_5_n_1 ;
  wire \mip_reg[7]_i_5_n_2 ;
  wire \mip_reg[7]_i_5_n_3 ;
  wire [62:6]mtime;
  wire [62:0]mtime0;
  wire \mtime_reg[0]_0 ;
  wire \mtime_reg[0]_1 ;
  wire \mtime_reg[12]_0 ;
  wire \mtime_reg[12]_i_2_n_0 ;
  wire \mtime_reg[12]_i_2_n_1 ;
  wire \mtime_reg[12]_i_2_n_2 ;
  wire \mtime_reg[12]_i_2_n_3 ;
  wire \mtime_reg[14]_0 ;
  wire \mtime_reg[16]_0 ;
  wire \mtime_reg[16]_i_2_n_0 ;
  wire \mtime_reg[16]_i_2_n_1 ;
  wire \mtime_reg[16]_i_2_n_2 ;
  wire \mtime_reg[16]_i_2_n_3 ;
  wire \mtime_reg[20]_0 ;
  wire \mtime_reg[20]_i_2_n_0 ;
  wire \mtime_reg[20]_i_2_n_1 ;
  wire \mtime_reg[20]_i_2_n_2 ;
  wire \mtime_reg[20]_i_2_n_3 ;
  wire \mtime_reg[22]_0 ;
  wire \mtime_reg[24]_0 ;
  wire \mtime_reg[24]_i_2_n_0 ;
  wire \mtime_reg[24]_i_2_n_1 ;
  wire \mtime_reg[24]_i_2_n_2 ;
  wire \mtime_reg[24]_i_2_n_3 ;
  wire \mtime_reg[28]_0 ;
  wire \mtime_reg[28]_i_2_n_0 ;
  wire \mtime_reg[28]_i_2_n_1 ;
  wire \mtime_reg[28]_i_2_n_2 ;
  wire \mtime_reg[28]_i_2_n_3 ;
  wire \mtime_reg[30]_0 ;
  wire \mtime_reg[32]_i_2_n_0 ;
  wire \mtime_reg[32]_i_2_n_1 ;
  wire \mtime_reg[32]_i_2_n_2 ;
  wire \mtime_reg[32]_i_2_n_3 ;
  wire \mtime_reg[36]_i_2_n_0 ;
  wire \mtime_reg[36]_i_2_n_1 ;
  wire \mtime_reg[36]_i_2_n_2 ;
  wire \mtime_reg[36]_i_2_n_3 ;
  wire \mtime_reg[40]_i_2_n_0 ;
  wire \mtime_reg[40]_i_2_n_1 ;
  wire \mtime_reg[40]_i_2_n_2 ;
  wire \mtime_reg[40]_i_2_n_3 ;
  wire \mtime_reg[44]_i_2_n_0 ;
  wire \mtime_reg[44]_i_2_n_1 ;
  wire \mtime_reg[44]_i_2_n_2 ;
  wire \mtime_reg[44]_i_2_n_3 ;
  wire \mtime_reg[48]_i_3_n_0 ;
  wire \mtime_reg[48]_i_3_n_1 ;
  wire \mtime_reg[48]_i_3_n_2 ;
  wire \mtime_reg[48]_i_3_n_3 ;
  wire \mtime_reg[4]_i_2_n_0 ;
  wire \mtime_reg[4]_i_2_n_1 ;
  wire \mtime_reg[4]_i_2_n_2 ;
  wire \mtime_reg[4]_i_2_n_3 ;
  wire \mtime_reg[52]_i_3_n_0 ;
  wire \mtime_reg[52]_i_3_n_1 ;
  wire \mtime_reg[52]_i_3_n_2 ;
  wire \mtime_reg[52]_i_3_n_3 ;
  wire \mtime_reg[56]_i_3_n_0 ;
  wire \mtime_reg[56]_i_3_n_1 ;
  wire \mtime_reg[56]_i_3_n_2 ;
  wire \mtime_reg[56]_i_3_n_3 ;
  wire \mtime_reg[60]_i_3_n_0 ;
  wire \mtime_reg[60]_i_3_n_1 ;
  wire \mtime_reg[60]_i_3_n_2 ;
  wire \mtime_reg[60]_i_3_n_3 ;
  wire \mtime_reg[63]_i_7_n_2 ;
  wire \mtime_reg[63]_i_7_n_3 ;
  wire \mtime_reg[6]_0 ;
  wire \mtime_reg[8]_0 ;
  wire \mtime_reg[8]_i_2_n_0 ;
  wire \mtime_reg[8]_i_2_n_1 ;
  wire \mtime_reg[8]_i_2_n_2 ;
  wire \mtime_reg[8]_i_2_n_3 ;
  wire [36:4]mtimecmp;
  wire [1:0]\mtimecmp_reg[32]_0 ;
  wire \mtimecmp_reg[4]_0 ;
  wire [61:0]\mtimecmp_reg[63]_0 ;
  wire [31:0]\mtimecmp_reg[63]_1 ;
  wire \wb_data[30]_i_2 ;
  wire [3:0]\NLW_mip_reg[7]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_mip_reg[7]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_mip_reg[7]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_mip_reg[7]_i_32_O_UNCONNECTED ;
  wire [3:0]\NLW_mip_reg[7]_i_41_O_UNCONNECTED ;
  wire [3:0]\NLW_mip_reg[7]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_mip_reg[7]_i_50_O_UNCONNECTED ;
  wire [3:0]\NLW_mip_reg[7]_i_59_O_UNCONNECTED ;
  wire [3:2]\NLW_mtime_reg[63]_i_7_CO_UNCONNECTED ;
  wire [3:3]\NLW_mtime_reg[63]_i_7_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h9009)) 
    \mip[7]_i_10 
       (.I0(mtime[62]),
        .I1(\mtimecmp_reg[63]_0 [60]),
        .I2(Q[42]),
        .I3(\mtimecmp_reg[63]_0 [61]),
        .O(\mip[7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mip[7]_i_11 
       (.I0(mtime[60]),
        .I1(\mtimecmp_reg[63]_0 [58]),
        .I2(Q[41]),
        .I3(\mtimecmp_reg[63]_0 [59]),
        .O(\mip[7]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mip[7]_i_12 
       (.I0(Q[39]),
        .I1(\mtimecmp_reg[63]_0 [56]),
        .I2(Q[40]),
        .I3(\mtimecmp_reg[63]_0 [57]),
        .O(\mip[7]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mip[7]_i_13 
       (.I0(mtime[56]),
        .I1(\mtimecmp_reg[63]_0 [54]),
        .I2(Q[38]),
        .I3(\mtimecmp_reg[63]_0 [55]),
        .O(\mip[7]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mip[7]_i_15 
       (.I0(mtime[54]),
        .I1(\mtimecmp_reg[63]_0 [52]),
        .I2(\mtimecmp_reg[63]_0 [53]),
        .I3(Q[37]),
        .O(\mip[7]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mip[7]_i_16 
       (.I0(mtime[52]),
        .I1(\mtimecmp_reg[63]_0 [50]),
        .I2(\mtimecmp_reg[63]_0 [51]),
        .I3(Q[36]),
        .O(\mip[7]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mip[7]_i_17 
       (.I0(Q[34]),
        .I1(\mtimecmp_reg[63]_0 [48]),
        .I2(\mtimecmp_reg[63]_0 [49]),
        .I3(Q[35]),
        .O(\mip[7]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mip[7]_i_18 
       (.I0(mtime[48]),
        .I1(\mtimecmp_reg[63]_0 [46]),
        .I2(\mtimecmp_reg[63]_0 [47]),
        .I3(Q[33]),
        .O(\mip[7]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mip[7]_i_19 
       (.I0(mtime[54]),
        .I1(\mtimecmp_reg[63]_0 [52]),
        .I2(Q[37]),
        .I3(\mtimecmp_reg[63]_0 [53]),
        .O(\mip[7]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mip[7]_i_20 
       (.I0(mtime[52]),
        .I1(\mtimecmp_reg[63]_0 [50]),
        .I2(Q[36]),
        .I3(\mtimecmp_reg[63]_0 [51]),
        .O(\mip[7]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mip[7]_i_21 
       (.I0(Q[34]),
        .I1(\mtimecmp_reg[63]_0 [48]),
        .I2(Q[35]),
        .I3(\mtimecmp_reg[63]_0 [49]),
        .O(\mip[7]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mip[7]_i_22 
       (.I0(mtime[48]),
        .I1(\mtimecmp_reg[63]_0 [46]),
        .I2(Q[33]),
        .I3(\mtimecmp_reg[63]_0 [47]),
        .O(\mip[7]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mip[7]_i_24 
       (.I0(mtime[46]),
        .I1(\mtimecmp_reg[63]_0 [44]),
        .I2(\mtimecmp_reg[63]_0 [45]),
        .I3(Q[32]),
        .O(\mip[7]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mip[7]_i_25 
       (.I0(mtime[44]),
        .I1(\mtimecmp_reg[63]_0 [42]),
        .I2(\mtimecmp_reg[63]_0 [43]),
        .I3(Q[31]),
        .O(\mip[7]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mip[7]_i_26 
       (.I0(Q[29]),
        .I1(\mtimecmp_reg[63]_0 [40]),
        .I2(\mtimecmp_reg[63]_0 [41]),
        .I3(Q[30]),
        .O(\mip[7]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mip[7]_i_27 
       (.I0(mtime[40]),
        .I1(\mtimecmp_reg[63]_0 [38]),
        .I2(\mtimecmp_reg[63]_0 [39]),
        .I3(Q[28]),
        .O(\mip[7]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mip[7]_i_28 
       (.I0(mtime[46]),
        .I1(\mtimecmp_reg[63]_0 [44]),
        .I2(Q[32]),
        .I3(\mtimecmp_reg[63]_0 [45]),
        .O(\mip[7]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mip[7]_i_29 
       (.I0(mtime[44]),
        .I1(\mtimecmp_reg[63]_0 [42]),
        .I2(Q[31]),
        .I3(\mtimecmp_reg[63]_0 [43]),
        .O(\mip[7]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mip[7]_i_30 
       (.I0(Q[29]),
        .I1(\mtimecmp_reg[63]_0 [40]),
        .I2(Q[30]),
        .I3(\mtimecmp_reg[63]_0 [41]),
        .O(\mip[7]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mip[7]_i_31 
       (.I0(mtime[40]),
        .I1(\mtimecmp_reg[63]_0 [38]),
        .I2(Q[28]),
        .I3(\mtimecmp_reg[63]_0 [39]),
        .O(\mip[7]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mip[7]_i_33 
       (.I0(mtime[38]),
        .I1(\mtimecmp_reg[63]_0 [36]),
        .I2(\mtimecmp_reg[63]_0 [37]),
        .I3(Q[27]),
        .O(\mip[7]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mip[7]_i_34 
       (.I0(Q[25]),
        .I1(mtimecmp[36]),
        .I2(\mtimecmp_reg[63]_0 [35]),
        .I3(Q[26]),
        .O(\mip[7]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mip[7]_i_35 
       (.I0(Q[23]),
        .I1(\mtimecmp_reg[63]_0 [33]),
        .I2(\mtimecmp_reg[63]_0 [34]),
        .I3(Q[24]),
        .O(\mip[7]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mip[7]_i_36 
       (.I0(mtime[32]),
        .I1(\mtimecmp_reg[63]_0 [31]),
        .I2(\mtimecmp_reg[63]_0 [32]),
        .I3(Q[22]),
        .O(\mip[7]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mip[7]_i_37 
       (.I0(mtime[38]),
        .I1(\mtimecmp_reg[63]_0 [36]),
        .I2(Q[27]),
        .I3(\mtimecmp_reg[63]_0 [37]),
        .O(\mip[7]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mip[7]_i_38 
       (.I0(Q[25]),
        .I1(mtimecmp[36]),
        .I2(Q[26]),
        .I3(\mtimecmp_reg[63]_0 [35]),
        .O(\mip[7]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mip[7]_i_39 
       (.I0(Q[23]),
        .I1(\mtimecmp_reg[63]_0 [33]),
        .I2(Q[24]),
        .I3(\mtimecmp_reg[63]_0 [34]),
        .O(\mip[7]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mip[7]_i_40 
       (.I0(mtime[32]),
        .I1(\mtimecmp_reg[63]_0 [31]),
        .I2(Q[22]),
        .I3(\mtimecmp_reg[63]_0 [32]),
        .O(\mip[7]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mip[7]_i_42 
       (.I0(mtime[30]),
        .I1(\mtimecmp_reg[63]_0 [29]),
        .I2(\mtimecmp_reg[63]_0 [30]),
        .I3(Q[21]),
        .O(\mip[7]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mip[7]_i_43 
       (.I0(mtime[28]),
        .I1(\mtimecmp_reg[63]_0 [27]),
        .I2(\mtimecmp_reg[63]_0 [28]),
        .I3(Q[20]),
        .O(\mip[7]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mip[7]_i_44 
       (.I0(Q[18]),
        .I1(\mtimecmp_reg[63]_0 [25]),
        .I2(\mtimecmp_reg[63]_0 [26]),
        .I3(Q[19]),
        .O(\mip[7]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mip[7]_i_45 
       (.I0(mtime[24]),
        .I1(\mtimecmp_reg[63]_0 [23]),
        .I2(\mtimecmp_reg[63]_0 [24]),
        .I3(Q[17]),
        .O(\mip[7]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mip[7]_i_46 
       (.I0(mtime[30]),
        .I1(\mtimecmp_reg[63]_0 [29]),
        .I2(Q[21]),
        .I3(\mtimecmp_reg[63]_0 [30]),
        .O(\mip[7]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mip[7]_i_47 
       (.I0(mtime[28]),
        .I1(\mtimecmp_reg[63]_0 [27]),
        .I2(Q[20]),
        .I3(\mtimecmp_reg[63]_0 [28]),
        .O(\mip[7]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mip[7]_i_48 
       (.I0(Q[18]),
        .I1(\mtimecmp_reg[63]_0 [25]),
        .I2(Q[19]),
        .I3(\mtimecmp_reg[63]_0 [26]),
        .O(\mip[7]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mip[7]_i_49 
       (.I0(mtime[24]),
        .I1(\mtimecmp_reg[63]_0 [23]),
        .I2(Q[17]),
        .I3(\mtimecmp_reg[63]_0 [24]),
        .O(\mip[7]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mip[7]_i_51 
       (.I0(mtime[22]),
        .I1(\mtimecmp_reg[63]_0 [21]),
        .I2(\mtimecmp_reg[63]_0 [22]),
        .I3(Q[16]),
        .O(\mip[7]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mip[7]_i_52 
       (.I0(mtime[20]),
        .I1(\mtimecmp_reg[63]_0 [19]),
        .I2(\mtimecmp_reg[63]_0 [20]),
        .I3(Q[15]),
        .O(\mip[7]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mip[7]_i_53 
       (.I0(Q[13]),
        .I1(\mtimecmp_reg[63]_0 [17]),
        .I2(\mtimecmp_reg[63]_0 [18]),
        .I3(Q[14]),
        .O(\mip[7]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mip[7]_i_54 
       (.I0(mtime[16]),
        .I1(\mtimecmp_reg[63]_0 [15]),
        .I2(\mtimecmp_reg[63]_0 [16]),
        .I3(Q[12]),
        .O(\mip[7]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mip[7]_i_55 
       (.I0(mtime[22]),
        .I1(\mtimecmp_reg[63]_0 [21]),
        .I2(Q[16]),
        .I3(\mtimecmp_reg[63]_0 [22]),
        .O(\mip[7]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mip[7]_i_56 
       (.I0(mtime[20]),
        .I1(\mtimecmp_reg[63]_0 [19]),
        .I2(Q[15]),
        .I3(\mtimecmp_reg[63]_0 [20]),
        .O(\mip[7]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mip[7]_i_57 
       (.I0(Q[13]),
        .I1(\mtimecmp_reg[63]_0 [17]),
        .I2(Q[14]),
        .I3(\mtimecmp_reg[63]_0 [18]),
        .O(\mip[7]_i_57_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mip[7]_i_58 
       (.I0(mtime[16]),
        .I1(\mtimecmp_reg[63]_0 [15]),
        .I2(Q[12]),
        .I3(\mtimecmp_reg[63]_0 [16]),
        .O(\mip[7]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mip[7]_i_6 
       (.I0(mtime[62]),
        .I1(\mtimecmp_reg[63]_0 [60]),
        .I2(\mtimecmp_reg[63]_0 [61]),
        .I3(Q[42]),
        .O(\mip[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mip[7]_i_60 
       (.I0(mtime[14]),
        .I1(\mtimecmp_reg[63]_0 [13]),
        .I2(\mtimecmp_reg[63]_0 [14]),
        .I3(Q[11]),
        .O(\mip[7]_i_60_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mip[7]_i_61 
       (.I0(mtime[12]),
        .I1(\mtimecmp_reg[63]_0 [11]),
        .I2(\mtimecmp_reg[63]_0 [12]),
        .I3(Q[10]),
        .O(\mip[7]_i_61_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mip[7]_i_62 
       (.I0(Q[8]),
        .I1(\mtimecmp_reg[63]_0 [9]),
        .I2(\mtimecmp_reg[63]_0 [10]),
        .I3(Q[9]),
        .O(\mip[7]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mip[7]_i_63 
       (.I0(mtime[8]),
        .I1(\mtimecmp_reg[63]_0 [7]),
        .I2(\mtimecmp_reg[63]_0 [8]),
        .I3(Q[7]),
        .O(\mip[7]_i_63_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mip[7]_i_64 
       (.I0(mtime[14]),
        .I1(\mtimecmp_reg[63]_0 [13]),
        .I2(Q[11]),
        .I3(\mtimecmp_reg[63]_0 [14]),
        .O(\mip[7]_i_64_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mip[7]_i_65 
       (.I0(mtime[12]),
        .I1(\mtimecmp_reg[63]_0 [11]),
        .I2(Q[10]),
        .I3(\mtimecmp_reg[63]_0 [12]),
        .O(\mip[7]_i_65_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mip[7]_i_66 
       (.I0(Q[8]),
        .I1(\mtimecmp_reg[63]_0 [9]),
        .I2(Q[9]),
        .I3(\mtimecmp_reg[63]_0 [10]),
        .O(\mip[7]_i_66_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mip[7]_i_67 
       (.I0(mtime[8]),
        .I1(\mtimecmp_reg[63]_0 [7]),
        .I2(Q[7]),
        .I3(\mtimecmp_reg[63]_0 [8]),
        .O(\mip[7]_i_67_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mip[7]_i_68 
       (.I0(mtime[6]),
        .I1(\mtimecmp_reg[63]_0 [5]),
        .I2(\mtimecmp_reg[63]_0 [6]),
        .I3(Q[6]),
        .O(\mip[7]_i_68_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mip[7]_i_69 
       (.I0(Q[4]),
        .I1(mtimecmp[4]),
        .I2(\mtimecmp_reg[63]_0 [4]),
        .I3(Q[5]),
        .O(\mip[7]_i_69_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mip[7]_i_7 
       (.I0(mtime[60]),
        .I1(\mtimecmp_reg[63]_0 [58]),
        .I2(\mtimecmp_reg[63]_0 [59]),
        .I3(Q[41]),
        .O(\mip[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mip[7]_i_70 
       (.I0(Q[2]),
        .I1(\mtimecmp_reg[63]_0 [2]),
        .I2(\mtimecmp_reg[63]_0 [3]),
        .I3(Q[3]),
        .O(\mip[7]_i_70_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mip[7]_i_71 
       (.I0(Q[0]),
        .I1(\mtimecmp_reg[63]_0 [0]),
        .I2(\mtimecmp_reg[63]_0 [1]),
        .I3(Q[1]),
        .O(\mip[7]_i_71_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mip[7]_i_72 
       (.I0(mtime[6]),
        .I1(\mtimecmp_reg[63]_0 [5]),
        .I2(Q[6]),
        .I3(\mtimecmp_reg[63]_0 [6]),
        .O(\mip[7]_i_72_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mip[7]_i_73 
       (.I0(Q[4]),
        .I1(mtimecmp[4]),
        .I2(Q[5]),
        .I3(\mtimecmp_reg[63]_0 [4]),
        .O(\mip[7]_i_73_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mip[7]_i_74 
       (.I0(Q[2]),
        .I1(\mtimecmp_reg[63]_0 [2]),
        .I2(Q[3]),
        .I3(\mtimecmp_reg[63]_0 [3]),
        .O(\mip[7]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mip[7]_i_75 
       (.I0(Q[0]),
        .I1(\mtimecmp_reg[63]_0 [0]),
        .I2(Q[1]),
        .I3(\mtimecmp_reg[63]_0 [1]),
        .O(\mip[7]_i_75_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mip[7]_i_8 
       (.I0(Q[39]),
        .I1(\mtimecmp_reg[63]_0 [56]),
        .I2(\mtimecmp_reg[63]_0 [57]),
        .I3(Q[40]),
        .O(\mip[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \mip[7]_i_9 
       (.I0(mtime[56]),
        .I1(\mtimecmp_reg[63]_0 [54]),
        .I2(\mtimecmp_reg[63]_0 [55]),
        .I3(Q[38]),
        .O(\mip[7]_i_9_n_0 ));
  CARRY4 \mip_reg[7]_i_14 
       (.CI(\mip_reg[7]_i_23_n_0 ),
        .CO({\mip_reg[7]_i_14_n_0 ,\mip_reg[7]_i_14_n_1 ,\mip_reg[7]_i_14_n_2 ,\mip_reg[7]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\mip[7]_i_24_n_0 ,\mip[7]_i_25_n_0 ,\mip[7]_i_26_n_0 ,\mip[7]_i_27_n_0 }),
        .O(\NLW_mip_reg[7]_i_14_O_UNCONNECTED [3:0]),
        .S({\mip[7]_i_28_n_0 ,\mip[7]_i_29_n_0 ,\mip[7]_i_30_n_0 ,\mip[7]_i_31_n_0 }));
  CARRY4 \mip_reg[7]_i_23 
       (.CI(\mip_reg[7]_i_32_n_0 ),
        .CO({\mip_reg[7]_i_23_n_0 ,\mip_reg[7]_i_23_n_1 ,\mip_reg[7]_i_23_n_2 ,\mip_reg[7]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({\mip[7]_i_33_n_0 ,\mip[7]_i_34_n_0 ,\mip[7]_i_35_n_0 ,\mip[7]_i_36_n_0 }),
        .O(\NLW_mip_reg[7]_i_23_O_UNCONNECTED [3:0]),
        .S({\mip[7]_i_37_n_0 ,\mip[7]_i_38_n_0 ,\mip[7]_i_39_n_0 ,\mip[7]_i_40_n_0 }));
  CARRY4 \mip_reg[7]_i_3 
       (.CI(\mip_reg[7]_i_5_n_0 ),
        .CO({CO,\mip_reg[7]_i_3_n_1 ,\mip_reg[7]_i_3_n_2 ,\mip_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\mip[7]_i_6_n_0 ,\mip[7]_i_7_n_0 ,\mip[7]_i_8_n_0 ,\mip[7]_i_9_n_0 }),
        .O(\NLW_mip_reg[7]_i_3_O_UNCONNECTED [3:0]),
        .S({\mip[7]_i_10_n_0 ,\mip[7]_i_11_n_0 ,\mip[7]_i_12_n_0 ,\mip[7]_i_13_n_0 }));
  CARRY4 \mip_reg[7]_i_32 
       (.CI(\mip_reg[7]_i_41_n_0 ),
        .CO({\mip_reg[7]_i_32_n_0 ,\mip_reg[7]_i_32_n_1 ,\mip_reg[7]_i_32_n_2 ,\mip_reg[7]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({\mip[7]_i_42_n_0 ,\mip[7]_i_43_n_0 ,\mip[7]_i_44_n_0 ,\mip[7]_i_45_n_0 }),
        .O(\NLW_mip_reg[7]_i_32_O_UNCONNECTED [3:0]),
        .S({\mip[7]_i_46_n_0 ,\mip[7]_i_47_n_0 ,\mip[7]_i_48_n_0 ,\mip[7]_i_49_n_0 }));
  CARRY4 \mip_reg[7]_i_41 
       (.CI(\mip_reg[7]_i_50_n_0 ),
        .CO({\mip_reg[7]_i_41_n_0 ,\mip_reg[7]_i_41_n_1 ,\mip_reg[7]_i_41_n_2 ,\mip_reg[7]_i_41_n_3 }),
        .CYINIT(1'b0),
        .DI({\mip[7]_i_51_n_0 ,\mip[7]_i_52_n_0 ,\mip[7]_i_53_n_0 ,\mip[7]_i_54_n_0 }),
        .O(\NLW_mip_reg[7]_i_41_O_UNCONNECTED [3:0]),
        .S({\mip[7]_i_55_n_0 ,\mip[7]_i_56_n_0 ,\mip[7]_i_57_n_0 ,\mip[7]_i_58_n_0 }));
  CARRY4 \mip_reg[7]_i_5 
       (.CI(\mip_reg[7]_i_14_n_0 ),
        .CO({\mip_reg[7]_i_5_n_0 ,\mip_reg[7]_i_5_n_1 ,\mip_reg[7]_i_5_n_2 ,\mip_reg[7]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\mip[7]_i_15_n_0 ,\mip[7]_i_16_n_0 ,\mip[7]_i_17_n_0 ,\mip[7]_i_18_n_0 }),
        .O(\NLW_mip_reg[7]_i_5_O_UNCONNECTED [3:0]),
        .S({\mip[7]_i_19_n_0 ,\mip[7]_i_20_n_0 ,\mip[7]_i_21_n_0 ,\mip[7]_i_22_n_0 }));
  CARRY4 \mip_reg[7]_i_50 
       (.CI(\mip_reg[7]_i_59_n_0 ),
        .CO({\mip_reg[7]_i_50_n_0 ,\mip_reg[7]_i_50_n_1 ,\mip_reg[7]_i_50_n_2 ,\mip_reg[7]_i_50_n_3 }),
        .CYINIT(1'b0),
        .DI({\mip[7]_i_60_n_0 ,\mip[7]_i_61_n_0 ,\mip[7]_i_62_n_0 ,\mip[7]_i_63_n_0 }),
        .O(\NLW_mip_reg[7]_i_50_O_UNCONNECTED [3:0]),
        .S({\mip[7]_i_64_n_0 ,\mip[7]_i_65_n_0 ,\mip[7]_i_66_n_0 ,\mip[7]_i_67_n_0 }));
  CARRY4 \mip_reg[7]_i_59 
       (.CI(1'b0),
        .CO({\mip_reg[7]_i_59_n_0 ,\mip_reg[7]_i_59_n_1 ,\mip_reg[7]_i_59_n_2 ,\mip_reg[7]_i_59_n_3 }),
        .CYINIT(1'b0),
        .DI({\mip[7]_i_68_n_0 ,\mip[7]_i_69_n_0 ,\mip[7]_i_70_n_0 ,\mip[7]_i_71_n_0 }),
        .O(\NLW_mip_reg[7]_i_59_O_UNCONNECTED [3:0]),
        .S({\mip[7]_i_72_n_0 ,\mip[7]_i_73_n_0 ,\mip[7]_i_74_n_0 ,\mip[7]_i_75_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[0] 
       (.C(clk_out2),
        .CE(E[0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[10] 
       (.C(clk_out2),
        .CE(E[0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[10]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[11] 
       (.C(clk_out2),
        .CE(E[0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[11]),
        .Q(Q[9]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[12] 
       (.C(clk_out2),
        .CE(E[0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[12]),
        .Q(mtime[12]));
  CARRY4 \mtime_reg[12]_i_2 
       (.CI(\mtime_reg[8]_i_2_n_0 ),
        .CO({\mtime_reg[12]_i_2_n_0 ,\mtime_reg[12]_i_2_n_1 ,\mtime_reg[12]_i_2_n_2 ,\mtime_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(mtime0[11:8]),
        .S({mtime[12],Q[9:7]}));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[13] 
       (.C(clk_out2),
        .CE(E[0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[13]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[14] 
       (.C(clk_out2),
        .CE(E[0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[14]),
        .Q(mtime[14]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[15] 
       (.C(clk_out2),
        .CE(E[0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[15]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[16] 
       (.C(clk_out2),
        .CE(E[0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[16]),
        .Q(mtime[16]));
  CARRY4 \mtime_reg[16]_i_2 
       (.CI(\mtime_reg[12]_i_2_n_0 ),
        .CO({\mtime_reg[16]_i_2_n_0 ,\mtime_reg[16]_i_2_n_1 ,\mtime_reg[16]_i_2_n_2 ,\mtime_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(mtime0[15:12]),
        .S({mtime[16],Q[11],mtime[14],Q[10]}));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[17] 
       (.C(clk_out2),
        .CE(E[0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[17]),
        .Q(Q[12]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[18] 
       (.C(clk_out2),
        .CE(E[0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[18]),
        .Q(Q[13]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[19] 
       (.C(clk_out2),
        .CE(E[0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[19]),
        .Q(Q[14]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[1] 
       (.C(clk_out2),
        .CE(E[0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[20] 
       (.C(clk_out2),
        .CE(E[0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[20]),
        .Q(mtime[20]));
  CARRY4 \mtime_reg[20]_i_2 
       (.CI(\mtime_reg[16]_i_2_n_0 ),
        .CO({\mtime_reg[20]_i_2_n_0 ,\mtime_reg[20]_i_2_n_1 ,\mtime_reg[20]_i_2_n_2 ,\mtime_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(mtime0[19:16]),
        .S({mtime[20],Q[14:12]}));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[21] 
       (.C(clk_out2),
        .CE(E[0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[21]),
        .Q(Q[15]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[22] 
       (.C(clk_out2),
        .CE(E[0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[22]),
        .Q(mtime[22]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[23] 
       (.C(clk_out2),
        .CE(E[0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[23]),
        .Q(Q[16]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[24] 
       (.C(clk_out2),
        .CE(E[0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[24]),
        .Q(mtime[24]));
  CARRY4 \mtime_reg[24]_i_2 
       (.CI(\mtime_reg[20]_i_2_n_0 ),
        .CO({\mtime_reg[24]_i_2_n_0 ,\mtime_reg[24]_i_2_n_1 ,\mtime_reg[24]_i_2_n_2 ,\mtime_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(mtime0[23:20]),
        .S({mtime[24],Q[16],mtime[22],Q[15]}));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[25] 
       (.C(clk_out2),
        .CE(E[0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[25]),
        .Q(Q[17]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[26] 
       (.C(clk_out2),
        .CE(E[0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[26]),
        .Q(Q[18]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[27] 
       (.C(clk_out2),
        .CE(E[0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[27]),
        .Q(Q[19]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[28] 
       (.C(clk_out2),
        .CE(E[0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[28]),
        .Q(mtime[28]));
  CARRY4 \mtime_reg[28]_i_2 
       (.CI(\mtime_reg[24]_i_2_n_0 ),
        .CO({\mtime_reg[28]_i_2_n_0 ,\mtime_reg[28]_i_2_n_1 ,\mtime_reg[28]_i_2_n_2 ,\mtime_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(mtime0[27:24]),
        .S({mtime[28],Q[19:17]}));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[29] 
       (.C(clk_out2),
        .CE(E[0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[29]),
        .Q(Q[20]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[2] 
       (.C(clk_out2),
        .CE(E[0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[30] 
       (.C(clk_out2),
        .CE(E[0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[30]),
        .Q(mtime[30]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[31] 
       (.C(clk_out2),
        .CE(E[0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[31]),
        .Q(Q[21]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[32] 
       (.C(clk_out2),
        .CE(E[1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[32]),
        .Q(mtime[32]));
  CARRY4 \mtime_reg[32]_i_2 
       (.CI(\mtime_reg[28]_i_2_n_0 ),
        .CO({\mtime_reg[32]_i_2_n_0 ,\mtime_reg[32]_i_2_n_1 ,\mtime_reg[32]_i_2_n_2 ,\mtime_reg[32]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(mtime0[31:28]),
        .S({mtime[32],Q[21],mtime[30],Q[20]}));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[33] 
       (.C(clk_out2),
        .CE(E[1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[33]),
        .Q(Q[22]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[34] 
       (.C(clk_out2),
        .CE(E[1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[34]),
        .Q(Q[23]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[35] 
       (.C(clk_out2),
        .CE(E[1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[35]),
        .Q(Q[24]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[36] 
       (.C(clk_out2),
        .CE(E[1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[36]),
        .Q(Q[25]));
  CARRY4 \mtime_reg[36]_i_2 
       (.CI(\mtime_reg[32]_i_2_n_0 ),
        .CO({\mtime_reg[36]_i_2_n_0 ,\mtime_reg[36]_i_2_n_1 ,\mtime_reg[36]_i_2_n_2 ,\mtime_reg[36]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(mtime0[35:32]),
        .S(Q[25:22]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[37] 
       (.C(clk_out2),
        .CE(E[1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[37]),
        .Q(Q[26]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[38] 
       (.C(clk_out2),
        .CE(E[1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[38]),
        .Q(mtime[38]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[39] 
       (.C(clk_out2),
        .CE(E[1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[39]),
        .Q(Q[27]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[3] 
       (.C(clk_out2),
        .CE(E[0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[40] 
       (.C(clk_out2),
        .CE(E[1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[40]),
        .Q(mtime[40]));
  CARRY4 \mtime_reg[40]_i_2 
       (.CI(\mtime_reg[36]_i_2_n_0 ),
        .CO({\mtime_reg[40]_i_2_n_0 ,\mtime_reg[40]_i_2_n_1 ,\mtime_reg[40]_i_2_n_2 ,\mtime_reg[40]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(mtime0[39:36]),
        .S({mtime[40],Q[27],mtime[38],Q[26]}));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[41] 
       (.C(clk_out2),
        .CE(E[1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[41]),
        .Q(Q[28]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[42] 
       (.C(clk_out2),
        .CE(E[1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[42]),
        .Q(Q[29]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[43] 
       (.C(clk_out2),
        .CE(E[1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[43]),
        .Q(Q[30]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[44] 
       (.C(clk_out2),
        .CE(E[1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[44]),
        .Q(mtime[44]));
  CARRY4 \mtime_reg[44]_i_2 
       (.CI(\mtime_reg[40]_i_2_n_0 ),
        .CO({\mtime_reg[44]_i_2_n_0 ,\mtime_reg[44]_i_2_n_1 ,\mtime_reg[44]_i_2_n_2 ,\mtime_reg[44]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(mtime0[43:40]),
        .S({mtime[44],Q[30:28]}));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[45] 
       (.C(clk_out2),
        .CE(E[1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[45]),
        .Q(Q[31]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[46] 
       (.C(clk_out2),
        .CE(E[1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[46]),
        .Q(mtime[46]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[47] 
       (.C(clk_out2),
        .CE(E[1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[47]),
        .Q(Q[32]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[48] 
       (.C(clk_out2),
        .CE(E[1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[48]),
        .Q(mtime[48]));
  CARRY4 \mtime_reg[48]_i_3 
       (.CI(\mtime_reg[44]_i_2_n_0 ),
        .CO({\mtime_reg[48]_i_3_n_0 ,\mtime_reg[48]_i_3_n_1 ,\mtime_reg[48]_i_3_n_2 ,\mtime_reg[48]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(mtime0[47:44]),
        .S({mtime[48],Q[32],mtime[46],Q[31]}));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[49] 
       (.C(clk_out2),
        .CE(E[1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[49]),
        .Q(Q[33]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[4] 
       (.C(clk_out2),
        .CE(E[0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[4]),
        .Q(Q[4]));
  CARRY4 \mtime_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\mtime_reg[4]_i_2_n_0 ,\mtime_reg[4]_i_2_n_1 ,\mtime_reg[4]_i_2_n_2 ,\mtime_reg[4]_i_2_n_3 }),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(mtime0[3:0]),
        .S(Q[4:1]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[50] 
       (.C(clk_out2),
        .CE(E[1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[50]),
        .Q(Q[34]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[51] 
       (.C(clk_out2),
        .CE(E[1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[51]),
        .Q(Q[35]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[52] 
       (.C(clk_out2),
        .CE(E[1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[52]),
        .Q(mtime[52]));
  CARRY4 \mtime_reg[52]_i_3 
       (.CI(\mtime_reg[48]_i_3_n_0 ),
        .CO({\mtime_reg[52]_i_3_n_0 ,\mtime_reg[52]_i_3_n_1 ,\mtime_reg[52]_i_3_n_2 ,\mtime_reg[52]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(mtime0[51:48]),
        .S({mtime[52],Q[35:33]}));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[53] 
       (.C(clk_out2),
        .CE(E[1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[53]),
        .Q(Q[36]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[54] 
       (.C(clk_out2),
        .CE(E[1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[54]),
        .Q(mtime[54]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[55] 
       (.C(clk_out2),
        .CE(E[1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[55]),
        .Q(Q[37]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[56] 
       (.C(clk_out2),
        .CE(E[1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[56]),
        .Q(mtime[56]));
  CARRY4 \mtime_reg[56]_i_3 
       (.CI(\mtime_reg[52]_i_3_n_0 ),
        .CO({\mtime_reg[56]_i_3_n_0 ,\mtime_reg[56]_i_3_n_1 ,\mtime_reg[56]_i_3_n_2 ,\mtime_reg[56]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(mtime0[55:52]),
        .S({mtime[56],Q[37],mtime[54],Q[36]}));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[57] 
       (.C(clk_out2),
        .CE(E[1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[57]),
        .Q(Q[38]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[58] 
       (.C(clk_out2),
        .CE(E[1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[58]),
        .Q(Q[39]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[59] 
       (.C(clk_out2),
        .CE(E[1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[59]),
        .Q(Q[40]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[5] 
       (.C(clk_out2),
        .CE(E[0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[60] 
       (.C(clk_out2),
        .CE(E[1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[60]),
        .Q(mtime[60]));
  CARRY4 \mtime_reg[60]_i_3 
       (.CI(\mtime_reg[56]_i_3_n_0 ),
        .CO({\mtime_reg[60]_i_3_n_0 ,\mtime_reg[60]_i_3_n_1 ,\mtime_reg[60]_i_3_n_2 ,\mtime_reg[60]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(mtime0[59:56]),
        .S({mtime[60],Q[40:38]}));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[61] 
       (.C(clk_out2),
        .CE(E[1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[61]),
        .Q(Q[41]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[62] 
       (.C(clk_out2),
        .CE(E[1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[62]),
        .Q(mtime[62]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[63] 
       (.C(clk_out2),
        .CE(E[1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[63]),
        .Q(Q[42]));
  CARRY4 \mtime_reg[63]_i_7 
       (.CI(\mtime_reg[60]_i_3_n_0 ),
        .CO({\NLW_mtime_reg[63]_i_7_CO_UNCONNECTED [3:2],\mtime_reg[63]_i_7_n_2 ,\mtime_reg[63]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mtime_reg[63]_i_7_O_UNCONNECTED [3],mtime0[62:60]}),
        .S({1'b0,Q[42],mtime[62],Q[41]}));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[6] 
       (.C(clk_out2),
        .CE(E[0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[6]),
        .Q(mtime[6]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[7] 
       (.C(clk_out2),
        .CE(E[0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[7]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[8] 
       (.C(clk_out2),
        .CE(E[0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[8]),
        .Q(mtime[8]));
  CARRY4 \mtime_reg[8]_i_2 
       (.CI(\mtime_reg[4]_i_2_n_0 ),
        .CO({\mtime_reg[8]_i_2_n_0 ,\mtime_reg[8]_i_2_n_1 ,\mtime_reg[8]_i_2_n_2 ,\mtime_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(mtime0[7:4]),
        .S({mtime[8],Q[6],mtime[6],Q[5]}));
  FDCE #(
    .INIT(1'b0)) 
    \mtime_reg[9] 
       (.C(clk_out2),
        .CE(E[0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(D[9]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[0] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [0]),
        .Q(\mtimecmp_reg[63]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[10] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [10]),
        .Q(\mtimecmp_reg[63]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[11] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [11]),
        .Q(\mtimecmp_reg[63]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[12] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [12]),
        .Q(\mtimecmp_reg[63]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[13] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [13]),
        .Q(\mtimecmp_reg[63]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[14] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [14]),
        .Q(\mtimecmp_reg[63]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[15] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [15]),
        .Q(\mtimecmp_reg[63]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[16] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [16]),
        .Q(\mtimecmp_reg[63]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[17] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [17]),
        .Q(\mtimecmp_reg[63]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[18] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [18]),
        .Q(\mtimecmp_reg[63]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[19] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [19]),
        .Q(\mtimecmp_reg[63]_0 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[1] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [1]),
        .Q(\mtimecmp_reg[63]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[20] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [20]),
        .Q(\mtimecmp_reg[63]_0 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[21] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [21]),
        .Q(\mtimecmp_reg[63]_0 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[22] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [22]),
        .Q(\mtimecmp_reg[63]_0 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[23] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [23]),
        .Q(\mtimecmp_reg[63]_0 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[24] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [24]),
        .Q(\mtimecmp_reg[63]_0 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[25] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [25]),
        .Q(\mtimecmp_reg[63]_0 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[26] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [26]),
        .Q(\mtimecmp_reg[63]_0 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[27] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [27]),
        .Q(\mtimecmp_reg[63]_0 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[28] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [28]),
        .Q(\mtimecmp_reg[63]_0 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[29] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [29]),
        .Q(\mtimecmp_reg[63]_0 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[2] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [2]),
        .Q(\mtimecmp_reg[63]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[30] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [30]),
        .Q(\mtimecmp_reg[63]_0 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[31] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [31]),
        .Q(\mtimecmp_reg[63]_0 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[32] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [0]),
        .Q(\mtimecmp_reg[63]_0 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[33] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [1]),
        .Q(\mtimecmp_reg[63]_0 [32]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[34] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [2]),
        .Q(\mtimecmp_reg[63]_0 [33]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[35] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [3]),
        .Q(\mtimecmp_reg[63]_0 [34]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[36] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [4]),
        .Q(mtimecmp[36]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[37] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [5]),
        .Q(\mtimecmp_reg[63]_0 [35]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[38] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [6]),
        .Q(\mtimecmp_reg[63]_0 [36]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[39] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [7]),
        .Q(\mtimecmp_reg[63]_0 [37]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[3] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [3]),
        .Q(\mtimecmp_reg[63]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[40] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [8]),
        .Q(\mtimecmp_reg[63]_0 [38]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[41] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [9]),
        .Q(\mtimecmp_reg[63]_0 [39]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[42] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [10]),
        .Q(\mtimecmp_reg[63]_0 [40]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[43] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [11]),
        .Q(\mtimecmp_reg[63]_0 [41]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[44] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [12]),
        .Q(\mtimecmp_reg[63]_0 [42]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[45] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [13]),
        .Q(\mtimecmp_reg[63]_0 [43]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[46] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [14]),
        .Q(\mtimecmp_reg[63]_0 [44]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[47] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [15]),
        .Q(\mtimecmp_reg[63]_0 [45]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[48] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [16]),
        .Q(\mtimecmp_reg[63]_0 [46]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[49] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [17]),
        .Q(\mtimecmp_reg[63]_0 [47]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[4] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [4]),
        .Q(mtimecmp[4]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[50] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [18]),
        .Q(\mtimecmp_reg[63]_0 [48]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[51] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [19]),
        .Q(\mtimecmp_reg[63]_0 [49]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[52] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [20]),
        .Q(\mtimecmp_reg[63]_0 [50]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[53] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [21]),
        .Q(\mtimecmp_reg[63]_0 [51]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[54] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [22]),
        .Q(\mtimecmp_reg[63]_0 [52]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[55] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [23]),
        .Q(\mtimecmp_reg[63]_0 [53]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[56] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [24]),
        .Q(\mtimecmp_reg[63]_0 [54]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[57] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [25]),
        .Q(\mtimecmp_reg[63]_0 [55]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[58] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [26]),
        .Q(\mtimecmp_reg[63]_0 [56]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[59] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [27]),
        .Q(\mtimecmp_reg[63]_0 [57]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[5] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [5]),
        .Q(\mtimecmp_reg[63]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[60] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [28]),
        .Q(\mtimecmp_reg[63]_0 [58]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[61] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [29]),
        .Q(\mtimecmp_reg[63]_0 [59]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[62] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [1]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [30]),
        .Q(\mtimecmp_reg[63]_0 [60]));
  FDPE #(
    .INIT(1'b1)) 
    \mtimecmp_reg[63] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [1]),
        .D(\mtimecmp_reg[63]_1 [31]),
        .PRE(\mtime_reg[0]_1 ),
        .Q(\mtimecmp_reg[63]_0 [61]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[6] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [6]),
        .Q(\mtimecmp_reg[63]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[7] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [7]),
        .Q(\mtimecmp_reg[63]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[8] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [8]),
        .Q(\mtimecmp_reg[63]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \mtimecmp_reg[9] 
       (.C(clk_out2),
        .CE(\mtimecmp_reg[32]_0 [0]),
        .CLR(\mtime_reg[0]_1 ),
        .D(\mtimecmp_reg[63]_1 [9]),
        .Q(\mtimecmp_reg[63]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_data[0]_i_11 
       (.I0(mtime[8]),
        .I1(\wb_data[30]_i_2 ),
        .I2(mtime[40]),
        .O(\mtime_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_data[0]_i_9 
       (.I0(Q[0]),
        .I1(\wb_data[30]_i_2 ),
        .I2(mtime[32]),
        .O(\mtime_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_data[16]_i_3 
       (.I0(mtime[16]),
        .I1(\wb_data[30]_i_2 ),
        .I2(mtime[48]),
        .O(\mtime_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_data[20]_i_3 
       (.I0(mtime[20]),
        .I1(\wb_data[30]_i_2 ),
        .I2(mtime[52]),
        .O(\mtime_reg[20]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_data[22]_i_3 
       (.I0(mtime[22]),
        .I1(\wb_data[30]_i_2 ),
        .I2(mtime[54]),
        .O(\mtime_reg[22]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_data[24]_i_3 
       (.I0(mtime[24]),
        .I1(\wb_data[30]_i_2 ),
        .I2(mtime[56]),
        .O(\mtime_reg[24]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_data[28]_i_3 
       (.I0(mtime[28]),
        .I1(\wb_data[30]_i_2 ),
        .I2(mtime[60]),
        .O(\mtime_reg[28]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_data[30]_i_3 
       (.I0(mtime[30]),
        .I1(\wb_data[30]_i_2 ),
        .I2(mtime[62]),
        .O(\mtime_reg[30]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_data[4]_i_12 
       (.I0(mtimecmp[4]),
        .I1(\wb_data[30]_i_2 ),
        .I2(mtimecmp[36]),
        .O(\mtimecmp_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_data[4]_i_8 
       (.I0(mtime[12]),
        .I1(\wb_data[30]_i_2 ),
        .I2(mtime[44]),
        .O(\mtime_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_data[6]_i_12 
       (.I0(mtime[6]),
        .I1(\wb_data[30]_i_2 ),
        .I2(mtime[38]),
        .O(\mtime_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_data[6]_i_9 
       (.I0(mtime[14]),
        .I1(\wb_data[30]_i_2 ),
        .I2(mtime[46]),
        .O(\mtime_reg[14]_0 ));
endmodule

module pll_example
   (clk_out1,
    clk_out2,
    reset,
    locked,
    clk_in1);
  output clk_out1;
  output clk_out2;
  input reset;
  output locked;
  input clk_in1;

  wire clk_in1;
  wire clk_out1;
  wire clk_out2;
  wire locked;
  wire reset;

  pll_example_pll_example_clk_wiz inst
       (.clk_in1(clk_in1),
        .clk_out1(clk_out1),
        .clk_out2(clk_out2),
        .locked(locked),
        .reset(reset));
endmodule

(* ORIG_REF_NAME = "pll_example_clk_wiz" *) 
module pll_example_pll_example_clk_wiz
   (clk_out1,
    clk_out2,
    reset,
    locked,
    clk_in1);
  output clk_out1;
  output clk_out2;
  input reset;
  output locked;
  input clk_in1;

  wire clk_in1;
  wire clk_in1_pll_example;
  wire clk_out1;
  wire clk_out1_pll_example;
  wire clk_out2;
  wire clk_out2_pll_example;
  wire clkfbout_buf_pll_example;
  wire clkfbout_pll_example;
  wire locked;
  wire reset;
  wire NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED;
  wire NLW_mmcm_adv_inst_DRDY_UNCONNECTED;
  wire NLW_mmcm_adv_inst_PSDONE_UNCONNECTED;
  wire [15:0]NLW_mmcm_adv_inst_DO_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG clkf_buf
       (.I(clkfbout_pll_example),
        .O(clkfbout_buf_pll_example));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    clkin1_ibufg
       (.I(clk_in1),
        .O(clk_in1_pll_example));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG clkout1_buf
       (.I(clk_out1_pll_example),
        .O(clk_out1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG clkout2_buf
       (.I(clk_out2_pll_example),
        .O(clk_out2));
  (* BOX_TYPE = "PRIMITIVE" *) 
  MMCME2_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT_F(20.000000),
    .CLKFBOUT_PHASE(0.000000),
    .CLKFBOUT_USE_FINE_PS("FALSE"),
    .CLKIN1_PERIOD(20.000000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE_F(100.000000),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT0_USE_FINE_PS("FALSE"),
    .CLKOUT1_DIVIDE(50),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT1_USE_FINE_PS("FALSE"),
    .CLKOUT2_DIVIDE(1),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(0.000000),
    .CLKOUT2_USE_FINE_PS("FALSE"),
    .CLKOUT3_DIVIDE(1),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT3_USE_FINE_PS("FALSE"),
    .CLKOUT4_CASCADE("FALSE"),
    .CLKOUT4_DIVIDE(1),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT4_USE_FINE_PS("FALSE"),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .CLKOUT5_USE_FINE_PS("FALSE"),
    .CLKOUT6_DIVIDE(1),
    .CLKOUT6_DUTY_CYCLE(0.500000),
    .CLKOUT6_PHASE(0.000000),
    .CLKOUT6_USE_FINE_PS("FALSE"),
    .COMPENSATION("ZHOLD"),
    .DIVCLK_DIVIDE(1),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PSEN_INVERTED(1'b0),
    .IS_PSINCDEC_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .REF_JITTER1(0.010000),
    .REF_JITTER2(0.010000),
    .SS_EN("FALSE"),
    .SS_MODE("CENTER_HIGH"),
    .SS_MOD_PERIOD(10000),
    .STARTUP_WAIT("FALSE")) 
    mmcm_adv_inst
       (.CLKFBIN(clkfbout_buf_pll_example),
        .CLKFBOUT(clkfbout_pll_example),
        .CLKFBOUTB(NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED),
        .CLKFBSTOPPED(NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED),
        .CLKIN1(clk_in1_pll_example),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKINSTOPPED(NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED),
        .CLKOUT0(clk_out1_pll_example),
        .CLKOUT0B(NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED),
        .CLKOUT1(clk_out2_pll_example),
        .CLKOUT1B(NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED),
        .CLKOUT2(NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED),
        .CLKOUT2B(NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED),
        .CLKOUT3(NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED),
        .CLKOUT3B(NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED),
        .CLKOUT4(NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED),
        .CLKOUT5(NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED),
        .CLKOUT6(NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(NLW_mmcm_adv_inst_DO_UNCONNECTED[15:0]),
        .DRDY(NLW_mmcm_adv_inst_DRDY_UNCONNECTED),
        .DWE(1'b0),
        .LOCKED(locked),
        .PSCLK(1'b0),
        .PSDONE(NLW_mmcm_adv_inst_PSDONE_UNCONNECTED),
        .PSEN(1'b0),
        .PSINCDEC(1'b0),
        .PWRDWN(1'b0),
        .RST(reset));
endmodule

module ppl_ex_mem
   (mem_regd_en_in,
    mem_en_in,
    \mem_addr_reg[14]_0 ,
    D,
    mem_en_reg_0,
    pc_ram_en_reg,
    ext_ram_addr_OBUF,
    base_ram_addr_OBUF,
    base_ram_we_n_OBUF,
    base_ram_oe_n_OBUF,
    base_ram_ce_n_OBUF,
    base_ram_be_n_OBUF,
    leds_OBUF,
    mem_en_reg_1,
    id_regs1_out,
    mem_en_reg_2,
    reset_global_reg,
    \mtimecmp_reg[16] ,
    \mem_alu_opcode_reg[5]_0 ,
    \mem_data_reg[8]_0 ,
    S,
    \mem_be_n_reg[3]_0 ,
    \mem_be_n_reg[3]_1 ,
    \mtimecmp_reg[27] ,
    \mem_alu_opcode_reg[5]_1 ,
    \mem_data_reg[11]_0 ,
    \mem_be_n_reg[2]_0 ,
    \mem_alu_opcode_reg[5]_2 ,
    \mtimecmp_reg[28] ,
    \mem_be_n_reg[2]_1 ,
    \mem_be_n_reg[3]_2 ,
    \wb_data_reg[31] ,
    \mem_data_reg[31]_0 ,
    \mem_be_n_reg[3]_3 ,
    \wb_data_reg[30] ,
    \mem_data_reg[30]_0 ,
    \id_instr_reg[29] ,
    \mem_data_reg[27]_0 ,
    \mem_data_reg[26]_0 ,
    \mem_data_reg[23]_0 ,
    \mem_data_reg[22]_0 ,
    mem_en_reg_3,
    \mem_data_reg[21]_0 ,
    \mem_be_n_reg[3]_4 ,
    \mem_data_reg[20]_0 ,
    \mem_be_n_reg[3]_5 ,
    mem_en_reg_4,
    \mem_data_reg[18]_0 ,
    \ex_regs2[15]_i_2_0 ,
    \mem_be_n_reg[3]_6 ,
    mem_en_reg_5,
    \mem_data_reg[17]_0 ,
    \mem_data_reg[16]_0 ,
    \mem_data_reg[15]_0 ,
    mem_regd_en_reg_0,
    \mem_regd_addr_reg[4]_0 ,
    \pc[11]_i_13 ,
    \ex_regs2[15]_i_2_1 ,
    reset_global_reg_0,
    reset_global_reg_1,
    \id_instr_reg[24] ,
    \ex_regs1[14]_i_2 ,
    \ex_regs1[18]_i_2_0 ,
    ext_ram_oe_n_OBUF,
    ext_ram_ce_n_OBUF,
    ext_ram_be_n_OBUF,
    E,
    base_ram_data_OBUF,
    \mem_data_reg[15]_1 ,
    \mtime[63]_i_3_0 ,
    uart_rdn_OBUF,
    uart_wrn_OBUF,
    pc_ram_en_reg_0,
    ext_ram_we_n_OBUF,
    ext_ram_data_OBUF,
    \base_ram_data_TRI[0] ,
    \ext_ram_data_TRI[0] ,
    pc_ram_en_reg_1,
    pc_ram_en_reg_2,
    pc_ram_en_reg_3,
    pc_ram_en_reg_4,
    pc_ram_en_reg_5,
    pc_ram_en_reg_6,
    pc_ram_en_reg_7,
    \mem_data_reg[31]_1 ,
    \mem_data_reg[9]_0 ,
    \mem_be_n_reg[2]_2 ,
    \mem_be_n_reg[0]_0 ,
    \mtimecmp_reg[30] ,
    \mem_data_reg[14]_0 ,
    \mem_be_n_reg[3]_7 ,
    \mem_be_n_reg[3]_8 ,
    \mem_be_n_reg[3]_9 ,
    \mem_be_n_reg[3]_10 ,
    \mtimecmp_reg[24] ,
    \mem_be_n_reg[3]_11 ,
    \mem_be_n_reg[3]_12 ,
    \mem_be_n_reg[3]_13 ,
    \mtimecmp_reg[19] ,
    \mem_be_n_reg[3]_14 ,
    \mem_be_n_reg[3]_15 ,
    mem_en_reg_6,
    \mem_be_n_reg[3]_16 ,
    \mtime_reg[31] ,
    \mem_data_reg[19]_0 ,
    \mem_data_reg[24]_0 ,
    \mem_data_reg[25]_0 ,
    \mem_data_reg[28]_0 ,
    mem_regd_en_out,
    \mem_regd_addr_reg[4]_1 ,
    ex_regd_en_in,
    clk,
    Q,
    ex_mem_en_out,
    \pc[23]_i_27_0 ,
    \id_instr_reg[0] ,
    \pc[23]_i_27_1 ,
    \mtime_reg[7] ,
    \mtime_reg[7]_0 ,
    \mtimecmp_reg[40] ,
    pc_ram_en,
    \ext_ram_addr_OBUF[19]_inst_i_1_0 ,
    \mtimecmp_reg[31] ,
    \wb_data_reg[0] ,
    ext_ram_data_IBUF,
    \ex_regs1_reg[5] ,
    \leds_OBUF[7]_inst_i_40 ,
    \leds_OBUF[7]_inst_i_40_0 ,
    \leds_OBUF[7]_inst_i_40_1 ,
    \leds_OBUF[7]_inst_i_40_2 ,
    \leds_OBUF[7]_inst_i_39 ,
    \leds_OBUF[7]_inst_i_39_0 ,
    \ex_regs1_reg[5]_0 ,
    \ex_regs1_reg[5]_1 ,
    \leds_OBUF[7]_inst_i_38 ,
    \leds_OBUF[7]_inst_i_38_0 ,
    \leds_OBUF[7]_inst_i_14 ,
    \leds_OBUF[7]_inst_i_14_0 ,
    \ex_regs2_reg[30] ,
    \leds_OBUF[7]_inst_i_51_0 ,
    \leds_OBUF[7]_inst_i_51_1 ,
    \leds_OBUF[7]_inst_i_51_2 ,
    \leds_OBUF[7]_inst_i_51_3 ,
    \leds_OBUF[7]_inst_i_51_4 ,
    \leds_OBUF[7]_inst_i_51_5 ,
    \leds_OBUF[7]_inst_i_51_6 ,
    \leds_OBUF[7]_inst_i_51_7 ,
    \leds_OBUF[7]_inst_i_26 ,
    \leds_OBUF[7]_inst_i_26_0 ,
    \ex_regs1_reg[13] ,
    \ex_regs1_reg[13]_0 ,
    \leds_OBUF[7]_inst_i_26_1 ,
    \leds_OBUF[7]_inst_i_26_2 ,
    \pc[31]_i_15 ,
    \pc[31]_i_15_0 ,
    \ex_regs2_reg[30]_0 ,
    \ex_regs2_reg[30]_1 ,
    \ex_regs1_reg[29] ,
    \ex_regs1_reg[29]_0 ,
    \ex_regs2_reg[29] ,
    \ex_regs2_reg[29]_0 ,
    \ex_regs2_reg[27] ,
    \ex_regs2_reg[27]_0 ,
    \ex_regs2_reg[26] ,
    \ex_regs2_reg[26]_0 ,
    \ex_regs2_reg[23] ,
    \ex_regs2_reg[23]_0 ,
    \ex_regs2_reg[22] ,
    \ex_regs2_reg[22]_0 ,
    \ex_regs1_reg[21] ,
    \ex_regs1_reg[21]_0 ,
    \ex_regs2_reg[20] ,
    \ex_regs2_reg[20]_0 ,
    \ex_regs1_reg[18] ,
    \ex_regs1_reg[18]_0 ,
    \leds_OBUF[7]_inst_i_14_1 ,
    \ex_regs1_reg[17] ,
    \ex_regs1_reg[17]_0 ,
    \ex_regs2_reg[16] ,
    \ex_regs2_reg[16]_0 ,
    \ex_regs2_reg[15] ,
    \ex_regs2_reg[15]_0 ,
    \ex_regs2[14]_i_3 ,
    \ex_regs2[14]_i_8_0 ,
    stall,
    \wb_data_reg[0]_0 ,
    \wb_data_reg[4] ,
    \wb_data_reg[6] ,
    \wb_data_reg[16] ,
    \wb_data_reg[20] ,
    \wb_data_reg[22] ,
    \wb_data_reg[0]_1 ,
    \wb_data_reg[4]_0 ,
    \wb_data_reg[6]_0 ,
    base_ram_data_IBUF,
    mtime0,
    \id_instr_reg[8] ,
    uart_dataready_IBUF,
    \id_instr_reg[13] ,
    \mem_alu_opcode_reg[6]_0 ,
    \mem_regd_addr_reg[4]_2 ,
    \mem_data_reg[31]_2 ,
    \mem_addr_reg[31]_0 ,
    \mem_be_n_reg[3]_17 ,
    \wb_data_reg[0]_2 ,
    \wb_data_reg[4]_1 ,
    \wb_data_reg[6]_1 );
  output mem_regd_en_in;
  output mem_en_in;
  output \mem_addr_reg[14]_0 ;
  output [31:0]D;
  output mem_en_reg_0;
  output pc_ram_en_reg;
  output [19:0]ext_ram_addr_OBUF;
  output [19:0]base_ram_addr_OBUF;
  output base_ram_we_n_OBUF;
  output base_ram_oe_n_OBUF;
  output base_ram_ce_n_OBUF;
  output [3:0]base_ram_be_n_OBUF;
  output [7:0]leds_OBUF;
  output mem_en_reg_1;
  output [6:0]id_regs1_out;
  output mem_en_reg_2;
  output reset_global_reg;
  output \mtimecmp_reg[16] ;
  output \mem_alu_opcode_reg[5]_0 ;
  output \mem_data_reg[8]_0 ;
  output [0:0]S;
  output [7:0]\mem_be_n_reg[3]_0 ;
  output \mem_be_n_reg[3]_1 ;
  output \mtimecmp_reg[27] ;
  output \mem_alu_opcode_reg[5]_1 ;
  output \mem_data_reg[11]_0 ;
  output \mem_be_n_reg[2]_0 ;
  output \mem_alu_opcode_reg[5]_2 ;
  output \mtimecmp_reg[28] ;
  output \mem_be_n_reg[2]_1 ;
  output \mem_be_n_reg[3]_2 ;
  output \wb_data_reg[31] ;
  output \mem_data_reg[31]_0 ;
  output \mem_be_n_reg[3]_3 ;
  output \wb_data_reg[30] ;
  output \mem_data_reg[30]_0 ;
  output \id_instr_reg[29] ;
  output \mem_data_reg[27]_0 ;
  output \mem_data_reg[26]_0 ;
  output \mem_data_reg[23]_0 ;
  output \mem_data_reg[22]_0 ;
  output mem_en_reg_3;
  output \mem_data_reg[21]_0 ;
  output \mem_be_n_reg[3]_4 ;
  output \mem_data_reg[20]_0 ;
  output \mem_be_n_reg[3]_5 ;
  output mem_en_reg_4;
  output \mem_data_reg[18]_0 ;
  output [0:0]\ex_regs2[15]_i_2_0 ;
  output \mem_be_n_reg[3]_6 ;
  output mem_en_reg_5;
  output \mem_data_reg[17]_0 ;
  output \mem_data_reg[16]_0 ;
  output \mem_data_reg[15]_0 ;
  output mem_regd_en_reg_0;
  output [4:0]\mem_regd_addr_reg[4]_0 ;
  output [0:0]\pc[11]_i_13 ;
  output [0:0]\ex_regs2[15]_i_2_1 ;
  output [5:0]reset_global_reg_0;
  output [8:0]reset_global_reg_1;
  output [0:0]\id_instr_reg[24] ;
  output [0:0]\ex_regs1[14]_i_2 ;
  output [0:0]\ex_regs1[18]_i_2_0 ;
  output ext_ram_oe_n_OBUF;
  output ext_ram_ce_n_OBUF;
  output [3:0]ext_ram_be_n_OBUF;
  output [1:0]E;
  output [31:0]base_ram_data_OBUF;
  output [63:0]\mem_data_reg[15]_1 ;
  output [1:0]\mtime[63]_i_3_0 ;
  output uart_rdn_OBUF;
  output uart_wrn_OBUF;
  output [31:0]pc_ram_en_reg_0;
  output ext_ram_we_n_OBUF;
  output [31:0]ext_ram_data_OBUF;
  output \base_ram_data_TRI[0] ;
  output \ext_ram_data_TRI[0] ;
  output pc_ram_en_reg_1;
  output pc_ram_en_reg_2;
  output pc_ram_en_reg_3;
  output pc_ram_en_reg_4;
  output pc_ram_en_reg_5;
  output pc_ram_en_reg_6;
  output pc_ram_en_reg_7;
  output [31:0]\mem_data_reg[31]_1 ;
  output \mem_data_reg[9]_0 ;
  output \mem_be_n_reg[2]_2 ;
  output \mem_be_n_reg[0]_0 ;
  output \mtimecmp_reg[30] ;
  output \mem_data_reg[14]_0 ;
  output \mem_be_n_reg[3]_7 ;
  output \mem_be_n_reg[3]_8 ;
  output \mem_be_n_reg[3]_9 ;
  output \mem_be_n_reg[3]_10 ;
  output \mtimecmp_reg[24] ;
  output \mem_be_n_reg[3]_11 ;
  output \mem_be_n_reg[3]_12 ;
  output \mem_be_n_reg[3]_13 ;
  output \mtimecmp_reg[19] ;
  output \mem_be_n_reg[3]_14 ;
  output \mem_be_n_reg[3]_15 ;
  output mem_en_reg_6;
  output \mem_be_n_reg[3]_16 ;
  output \mtime_reg[31] ;
  output \mem_data_reg[19]_0 ;
  output \mem_data_reg[24]_0 ;
  output \mem_data_reg[25]_0 ;
  output \mem_data_reg[28]_0 ;
  output mem_regd_en_out;
  output [4:0]\mem_regd_addr_reg[4]_1 ;
  input ex_regd_en_in;
  input clk;
  input Q;
  input ex_mem_en_out;
  input [61:0]\pc[23]_i_27_0 ;
  input \id_instr_reg[0] ;
  input [42:0]\pc[23]_i_27_1 ;
  input \mtime_reg[7] ;
  input \mtime_reg[7]_0 ;
  input \mtimecmp_reg[40] ;
  input pc_ram_en;
  input [19:0]\ext_ram_addr_OBUF[19]_inst_i_1_0 ;
  input \mtimecmp_reg[31] ;
  input \wb_data_reg[0] ;
  input [31:0]ext_ram_data_IBUF;
  input \ex_regs1_reg[5] ;
  input \leds_OBUF[7]_inst_i_40 ;
  input \leds_OBUF[7]_inst_i_40_0 ;
  input \leds_OBUF[7]_inst_i_40_1 ;
  input \leds_OBUF[7]_inst_i_40_2 ;
  input \leds_OBUF[7]_inst_i_39 ;
  input \leds_OBUF[7]_inst_i_39_0 ;
  input \ex_regs1_reg[5]_0 ;
  input \ex_regs1_reg[5]_1 ;
  input \leds_OBUF[7]_inst_i_38 ;
  input \leds_OBUF[7]_inst_i_38_0 ;
  input [3:0]\leds_OBUF[7]_inst_i_14 ;
  input [0:0]\leds_OBUF[7]_inst_i_14_0 ;
  input \ex_regs2_reg[30] ;
  input \leds_OBUF[7]_inst_i_51_0 ;
  input \leds_OBUF[7]_inst_i_51_1 ;
  input \leds_OBUF[7]_inst_i_51_2 ;
  input \leds_OBUF[7]_inst_i_51_3 ;
  input \leds_OBUF[7]_inst_i_51_4 ;
  input \leds_OBUF[7]_inst_i_51_5 ;
  input \leds_OBUF[7]_inst_i_51_6 ;
  input \leds_OBUF[7]_inst_i_51_7 ;
  input \leds_OBUF[7]_inst_i_26 ;
  input \leds_OBUF[7]_inst_i_26_0 ;
  input \ex_regs1_reg[13] ;
  input \ex_regs1_reg[13]_0 ;
  input \leds_OBUF[7]_inst_i_26_1 ;
  input \leds_OBUF[7]_inst_i_26_2 ;
  input \pc[31]_i_15 ;
  input \pc[31]_i_15_0 ;
  input \ex_regs2_reg[30]_0 ;
  input \ex_regs2_reg[30]_1 ;
  input \ex_regs1_reg[29] ;
  input \ex_regs1_reg[29]_0 ;
  input \ex_regs2_reg[29] ;
  input \ex_regs2_reg[29]_0 ;
  input \ex_regs2_reg[27] ;
  input \ex_regs2_reg[27]_0 ;
  input \ex_regs2_reg[26] ;
  input \ex_regs2_reg[26]_0 ;
  input \ex_regs2_reg[23] ;
  input \ex_regs2_reg[23]_0 ;
  input \ex_regs2_reg[22] ;
  input \ex_regs2_reg[22]_0 ;
  input \ex_regs1_reg[21] ;
  input \ex_regs1_reg[21]_0 ;
  input \ex_regs2_reg[20] ;
  input \ex_regs2_reg[20]_0 ;
  input \ex_regs1_reg[18] ;
  input \ex_regs1_reg[18]_0 ;
  input \leds_OBUF[7]_inst_i_14_1 ;
  input \ex_regs1_reg[17] ;
  input \ex_regs1_reg[17]_0 ;
  input \ex_regs2_reg[16] ;
  input \ex_regs2_reg[16]_0 ;
  input \ex_regs2_reg[15] ;
  input \ex_regs2_reg[15]_0 ;
  input \ex_regs2[14]_i_3 ;
  input [3:0]\ex_regs2[14]_i_8_0 ;
  input stall;
  input \wb_data_reg[0]_0 ;
  input \wb_data_reg[4] ;
  input \wb_data_reg[6] ;
  input \wb_data_reg[16] ;
  input \wb_data_reg[20] ;
  input \wb_data_reg[22] ;
  input \wb_data_reg[0]_1 ;
  input \wb_data_reg[4]_0 ;
  input \wb_data_reg[6]_0 ;
  input [31:0]base_ram_data_IBUF;
  input [62:0]mtime0;
  input [0:0]\id_instr_reg[8] ;
  input uart_dataready_IBUF;
  input \id_instr_reg[13] ;
  input [5:0]\mem_alu_opcode_reg[6]_0 ;
  input [4:0]\mem_regd_addr_reg[4]_2 ;
  input [31:0]\mem_data_reg[31]_2 ;
  input [31:0]\mem_addr_reg[31]_0 ;
  input [3:0]\mem_be_n_reg[3]_17 ;
  input \wb_data_reg[0]_2 ;
  input \wb_data_reg[4]_1 ;
  input \wb_data_reg[6]_1 ;

  wire [31:0]D;
  wire [1:0]E;
  wire Q;
  wire [0:0]S;
  wire [19:0]base_ram_addr_OBUF;
  wire \base_ram_addr_OBUF[0]_inst_i_2_n_0 ;
  wire \base_ram_addr_OBUF[13]_inst_i_3_n_0 ;
  wire \base_ram_addr_OBUF[14]_inst_i_2_n_0 ;
  wire \base_ram_addr_OBUF[15]_inst_i_2_n_0 ;
  wire \base_ram_addr_OBUF[16]_inst_i_2_n_0 ;
  wire \base_ram_addr_OBUF[17]_inst_i_2_n_0 ;
  wire \base_ram_addr_OBUF[18]_inst_i_2_n_0 ;
  wire \base_ram_addr_OBUF[19]_inst_i_2_n_0 ;
  wire \base_ram_addr_OBUF[19]_inst_i_3_n_0 ;
  wire [3:0]base_ram_be_n_OBUF;
  wire base_ram_ce_n_OBUF;
  wire [31:0]base_ram_data_IBUF;
  wire \base_ram_data_IOBUF[31]_inst_i_3_n_0 ;
  wire [31:0]base_ram_data_OBUF;
  wire \base_ram_data_TRI[0] ;
  wire base_ram_oe_n_OBUF;
  wire base_ram_we_n_OBUF;
  wire clk;
  wire ex_mem_en_out;
  wire ex_regd_en_in;
  wire \ex_regs1[13]_i_10_n_0 ;
  wire \ex_regs1[13]_i_5_n_0 ;
  wire \ex_regs1[13]_i_6_n_0 ;
  wire \ex_regs1[13]_i_8_n_0 ;
  wire \ex_regs1[13]_i_9_n_0 ;
  wire \ex_regs1[14]_i_15_n_0 ;
  wire [0:0]\ex_regs1[14]_i_2 ;
  wire \ex_regs1[14]_i_24_n_0 ;
  wire \ex_regs1[14]_i_25_n_0 ;
  wire \ex_regs1[14]_i_8_n_0 ;
  wire \ex_regs1[14]_i_9_n_0 ;
  wire [0:0]\ex_regs1[18]_i_2_0 ;
  wire \ex_regs1[29]_i_5_n_0 ;
  wire \ex_regs1[29]_i_6_n_0 ;
  wire \ex_regs1[5]_i_10_n_0 ;
  wire \ex_regs1[5]_i_11_n_0 ;
  wire \ex_regs1[5]_i_12_n_0 ;
  wire \ex_regs1[5]_i_13_n_0 ;
  wire \ex_regs1[5]_i_17_n_0 ;
  wire \ex_regs1[5]_i_18_n_0 ;
  wire \ex_regs1[5]_i_19_n_0 ;
  wire \ex_regs1[5]_i_20_n_0 ;
  wire \ex_regs1[5]_i_21_n_0 ;
  wire \ex_regs1[5]_i_22_n_0 ;
  wire \ex_regs1[5]_i_23_n_0 ;
  wire \ex_regs1[5]_i_24_n_0 ;
  wire \ex_regs1[5]_i_25_n_0 ;
  wire \ex_regs1[5]_i_26_n_0 ;
  wire \ex_regs1[5]_i_27_n_0 ;
  wire \ex_regs1[5]_i_5_n_0 ;
  wire \ex_regs1[5]_i_6_n_0 ;
  wire \ex_regs1_reg[13] ;
  wire \ex_regs1_reg[13]_0 ;
  wire \ex_regs1_reg[17] ;
  wire \ex_regs1_reg[17]_0 ;
  wire \ex_regs1_reg[18] ;
  wire \ex_regs1_reg[18]_0 ;
  wire \ex_regs1_reg[21] ;
  wire \ex_regs1_reg[21]_0 ;
  wire \ex_regs1_reg[29] ;
  wire \ex_regs1_reg[29]_0 ;
  wire \ex_regs1_reg[5] ;
  wire \ex_regs1_reg[5]_0 ;
  wire \ex_regs1_reg[5]_1 ;
  wire \ex_regs2[14]_i_17_n_0 ;
  wire \ex_regs2[14]_i_18_n_0 ;
  wire \ex_regs2[14]_i_3 ;
  wire [3:0]\ex_regs2[14]_i_8_0 ;
  wire [0:0]\ex_regs2[15]_i_2_0 ;
  wire [0:0]\ex_regs2[15]_i_2_1 ;
  wire \ex_regs2[15]_i_3_n_0 ;
  wire \ex_regs2[16]_i_3_n_0 ;
  wire \ex_regs2[16]_i_7_n_0 ;
  wire \ex_regs2[22]_i_3_n_0 ;
  wire \ex_regs2[22]_i_7_n_0 ;
  wire \ex_regs2[23]_i_4_n_0 ;
  wire \ex_regs2[26]_i_3_n_0 ;
  wire \ex_regs2[27]_i_3_n_0 ;
  wire \ex_regs2[30]_i_4_n_0 ;
  wire \ex_regs2_reg[15] ;
  wire \ex_regs2_reg[15]_0 ;
  wire \ex_regs2_reg[16] ;
  wire \ex_regs2_reg[16]_0 ;
  wire \ex_regs2_reg[20] ;
  wire \ex_regs2_reg[20]_0 ;
  wire \ex_regs2_reg[22] ;
  wire \ex_regs2_reg[22]_0 ;
  wire \ex_regs2_reg[23] ;
  wire \ex_regs2_reg[23]_0 ;
  wire \ex_regs2_reg[26] ;
  wire \ex_regs2_reg[26]_0 ;
  wire \ex_regs2_reg[27] ;
  wire \ex_regs2_reg[27]_0 ;
  wire \ex_regs2_reg[29] ;
  wire \ex_regs2_reg[29]_0 ;
  wire \ex_regs2_reg[30] ;
  wire \ex_regs2_reg[30]_0 ;
  wire \ex_regs2_reg[30]_1 ;
  wire [19:0]ext_ram_addr_OBUF;
  wire [19:0]\ext_ram_addr_OBUF[19]_inst_i_1_0 ;
  wire \ext_ram_addr_OBUF[19]_inst_i_2_n_0 ;
  wire [3:0]ext_ram_be_n_OBUF;
  wire ext_ram_ce_n_OBUF;
  wire [31:0]ext_ram_data_IBUF;
  wire \ext_ram_data_IOBUF[31]_inst_i_3_n_0 ;
  wire [31:0]ext_ram_data_OBUF;
  wire \ext_ram_data_TRI[0] ;
  wire ext_ram_oe_n_OBUF;
  wire ext_ram_we_n_OBUF;
  wire \id_instr[0]_i_2_n_0 ;
  wire \id_instr[10]_i_2_n_0 ;
  wire \id_instr[10]_i_3_n_0 ;
  wire \id_instr[11]_i_2_n_0 ;
  wire \id_instr[11]_i_3_n_0 ;
  wire \id_instr[12]_i_2_n_0 ;
  wire \id_instr[12]_i_3_n_0 ;
  wire \id_instr[13]_i_2_n_0 ;
  wire \id_instr[14]_i_2_n_0 ;
  wire \id_instr[14]_i_3_n_0 ;
  wire \id_instr[15]_i_2_n_0 ;
  wire \id_instr[15]_i_3_n_0 ;
  wire \id_instr[16]_i_2_n_0 ;
  wire \id_instr[16]_i_3_n_0 ;
  wire \id_instr[17]_i_2_n_0 ;
  wire \id_instr[17]_i_3_n_0 ;
  wire \id_instr[18]_i_2_n_0 ;
  wire \id_instr[18]_i_3_n_0 ;
  wire \id_instr[19]_i_2_n_0 ;
  wire \id_instr[19]_i_3_n_0 ;
  wire \id_instr[1]_i_2_n_0 ;
  wire \id_instr[1]_i_3_n_0 ;
  wire \id_instr[20]_i_2_n_0 ;
  wire \id_instr[20]_i_3_n_0 ;
  wire \id_instr[21]_i_2_n_0 ;
  wire \id_instr[21]_i_3_n_0 ;
  wire \id_instr[22]_i_2_n_0 ;
  wire \id_instr[22]_i_3_n_0 ;
  wire \id_instr[23]_i_2_n_0 ;
  wire \id_instr[23]_i_3_n_0 ;
  wire \id_instr[24]_i_2_n_0 ;
  wire \id_instr[24]_i_3_n_0 ;
  wire \id_instr[25]_i_2_n_0 ;
  wire \id_instr[25]_i_3_n_0 ;
  wire \id_instr[26]_i_2_n_0 ;
  wire \id_instr[26]_i_3_n_0 ;
  wire \id_instr[27]_i_2_n_0 ;
  wire \id_instr[27]_i_3_n_0 ;
  wire \id_instr[28]_i_2_n_0 ;
  wire \id_instr[28]_i_3_n_0 ;
  wire \id_instr[29]_i_2_n_0 ;
  wire \id_instr[29]_i_3_n_0 ;
  wire \id_instr[2]_i_2_n_0 ;
  wire \id_instr[2]_i_3_n_0 ;
  wire \id_instr[30]_i_2_n_0 ;
  wire \id_instr[30]_i_3_n_0 ;
  wire \id_instr[31]_i_2_n_0 ;
  wire \id_instr[31]_i_3_n_0 ;
  wire \id_instr[3]_i_2_n_0 ;
  wire \id_instr[3]_i_3_n_0 ;
  wire \id_instr[4]_i_2_n_0 ;
  wire \id_instr[5]_i_2_n_0 ;
  wire \id_instr[5]_i_3_n_0 ;
  wire \id_instr[6]_i_2_n_0 ;
  wire \id_instr[7]_i_2_n_0 ;
  wire \id_instr[7]_i_3_n_0 ;
  wire \id_instr[8]_i_2_n_0 ;
  wire \id_instr[9]_i_2_n_0 ;
  wire \id_instr[9]_i_3_n_0 ;
  wire \id_instr_reg[0] ;
  wire \id_instr_reg[13] ;
  wire [0:0]\id_instr_reg[24] ;
  wire \id_instr_reg[29] ;
  wire [0:0]\id_instr_reg[8] ;
  wire [6:0]id_regs1_out;
  wire [16:9]id_regs2_out;
  wire [7:0]leds_OBUF;
  wire \leds_OBUF[15]_inst_i_2_n_0 ;
  wire \leds_OBUF[6]_inst_i_23_n_0 ;
  wire \leds_OBUF[6]_inst_i_24_n_0 ;
  wire \leds_OBUF[6]_inst_i_26_n_0 ;
  wire \leds_OBUF[6]_inst_i_27_n_0 ;
  wire \leds_OBUF[6]_inst_i_28_n_0 ;
  wire \leds_OBUF[6]_inst_i_29_n_0 ;
  wire \leds_OBUF[6]_inst_i_33_n_0 ;
  wire \leds_OBUF[6]_inst_i_34_n_0 ;
  wire \leds_OBUF[6]_inst_i_35_n_0 ;
  wire \leds_OBUF[6]_inst_i_36_n_0 ;
  wire \leds_OBUF[6]_inst_i_37_n_0 ;
  wire \leds_OBUF[6]_inst_i_38_n_0 ;
  wire \leds_OBUF[6]_inst_i_39_n_0 ;
  wire \leds_OBUF[6]_inst_i_40_n_0 ;
  wire \leds_OBUF[6]_inst_i_41_n_0 ;
  wire \leds_OBUF[6]_inst_i_42_n_0 ;
  wire \leds_OBUF[6]_inst_i_43_n_0 ;
  wire \leds_OBUF[6]_inst_i_44_n_0 ;
  wire \leds_OBUF[7]_inst_i_103_n_0 ;
  wire \leds_OBUF[7]_inst_i_104_n_0 ;
  wire \leds_OBUF[7]_inst_i_105_n_0 ;
  wire \leds_OBUF[7]_inst_i_106_n_0 ;
  wire \leds_OBUF[7]_inst_i_107_n_0 ;
  wire \leds_OBUF[7]_inst_i_108_n_0 ;
  wire \leds_OBUF[7]_inst_i_109_n_0 ;
  wire \leds_OBUF[7]_inst_i_110_n_0 ;
  wire \leds_OBUF[7]_inst_i_111_n_0 ;
  wire \leds_OBUF[7]_inst_i_112_n_0 ;
  wire \leds_OBUF[7]_inst_i_113_n_0 ;
  wire \leds_OBUF[7]_inst_i_114_n_0 ;
  wire \leds_OBUF[7]_inst_i_118_n_0 ;
  wire \leds_OBUF[7]_inst_i_119_n_0 ;
  wire \leds_OBUF[7]_inst_i_120_n_0 ;
  wire \leds_OBUF[7]_inst_i_121_n_0 ;
  wire \leds_OBUF[7]_inst_i_122_n_0 ;
  wire \leds_OBUF[7]_inst_i_123_n_0 ;
  wire \leds_OBUF[7]_inst_i_124_n_0 ;
  wire \leds_OBUF[7]_inst_i_125_n_0 ;
  wire \leds_OBUF[7]_inst_i_126_n_0 ;
  wire \leds_OBUF[7]_inst_i_127_n_0 ;
  wire \leds_OBUF[7]_inst_i_128_n_0 ;
  wire \leds_OBUF[7]_inst_i_129_n_0 ;
  wire [3:0]\leds_OBUF[7]_inst_i_14 ;
  wire [0:0]\leds_OBUF[7]_inst_i_14_0 ;
  wire \leds_OBUF[7]_inst_i_14_1 ;
  wire \leds_OBUF[7]_inst_i_26 ;
  wire \leds_OBUF[7]_inst_i_26_0 ;
  wire \leds_OBUF[7]_inst_i_26_1 ;
  wire \leds_OBUF[7]_inst_i_26_2 ;
  wire \leds_OBUF[7]_inst_i_38 ;
  wire \leds_OBUF[7]_inst_i_38_0 ;
  wire \leds_OBUF[7]_inst_i_39 ;
  wire \leds_OBUF[7]_inst_i_39_0 ;
  wire \leds_OBUF[7]_inst_i_40 ;
  wire \leds_OBUF[7]_inst_i_40_0 ;
  wire \leds_OBUF[7]_inst_i_40_1 ;
  wire \leds_OBUF[7]_inst_i_40_2 ;
  wire \leds_OBUF[7]_inst_i_51_0 ;
  wire \leds_OBUF[7]_inst_i_51_1 ;
  wire \leds_OBUF[7]_inst_i_51_2 ;
  wire \leds_OBUF[7]_inst_i_51_3 ;
  wire \leds_OBUF[7]_inst_i_51_4 ;
  wire \leds_OBUF[7]_inst_i_51_5 ;
  wire \leds_OBUF[7]_inst_i_51_6 ;
  wire \leds_OBUF[7]_inst_i_51_7 ;
  wire \leds_OBUF[7]_inst_i_56_n_0 ;
  wire \leds_OBUF[7]_inst_i_72_n_0 ;
  wire \leds_OBUF[7]_inst_i_73_n_0 ;
  wire \leds_OBUF[7]_inst_i_76_n_0 ;
  wire \leds_OBUF[7]_inst_i_79_n_0 ;
  wire \leds_OBUF[7]_inst_i_80_n_0 ;
  wire \leds_OBUF[7]_inst_i_82_n_0 ;
  wire \leds_OBUF[7]_inst_i_83_n_0 ;
  wire \leds_OBUF[7]_inst_i_86_n_0 ;
  wire \leds_OBUF[7]_inst_i_89_n_0 ;
  wire \leds_OBUF[7]_inst_i_90_n_0 ;
  wire \leds_OBUF[7]_inst_i_91_n_0 ;
  wire \leds_OBUF[7]_inst_i_92_n_0 ;
  wire \leds_OBUF[7]_inst_i_96_n_0 ;
  wire \leds_OBUF[7]_inst_i_97_n_0 ;
  wire \leds_OBUF[7]_inst_i_98_n_0 ;
  wire \leds_OBUF[7]_inst_i_99_n_0 ;
  wire [31:0]mem_addr_in;
  wire [25:3]mem_addr_out;
  wire \mem_addr_reg[14]_0 ;
  wire [31:0]\mem_addr_reg[31]_0 ;
  wire [6:1]mem_alu_opcode_in;
  wire \mem_alu_opcode_reg[5]_0 ;
  wire \mem_alu_opcode_reg[5]_1 ;
  wire \mem_alu_opcode_reg[5]_2 ;
  wire [5:0]\mem_alu_opcode_reg[6]_0 ;
  wire [3:0]mem_be_n_in;
  wire \mem_be_n_reg[0]_0 ;
  wire \mem_be_n_reg[2]_0 ;
  wire \mem_be_n_reg[2]_1 ;
  wire \mem_be_n_reg[2]_2 ;
  wire [7:0]\mem_be_n_reg[3]_0 ;
  wire \mem_be_n_reg[3]_1 ;
  wire \mem_be_n_reg[3]_10 ;
  wire \mem_be_n_reg[3]_11 ;
  wire \mem_be_n_reg[3]_12 ;
  wire \mem_be_n_reg[3]_13 ;
  wire \mem_be_n_reg[3]_14 ;
  wire \mem_be_n_reg[3]_15 ;
  wire \mem_be_n_reg[3]_16 ;
  wire [3:0]\mem_be_n_reg[3]_17 ;
  wire \mem_be_n_reg[3]_2 ;
  wire \mem_be_n_reg[3]_3 ;
  wire \mem_be_n_reg[3]_4 ;
  wire \mem_be_n_reg[3]_5 ;
  wire \mem_be_n_reg[3]_6 ;
  wire \mem_be_n_reg[3]_7 ;
  wire \mem_be_n_reg[3]_8 ;
  wire \mem_be_n_reg[3]_9 ;
  wire [31:0]mem_data_in;
  wire \mem_data_reg[11]_0 ;
  wire \mem_data_reg[14]_0 ;
  wire \mem_data_reg[15]_0 ;
  wire [63:0]\mem_data_reg[15]_1 ;
  wire \mem_data_reg[16]_0 ;
  wire \mem_data_reg[17]_0 ;
  wire \mem_data_reg[18]_0 ;
  wire \mem_data_reg[19]_0 ;
  wire \mem_data_reg[20]_0 ;
  wire \mem_data_reg[21]_0 ;
  wire \mem_data_reg[22]_0 ;
  wire \mem_data_reg[23]_0 ;
  wire \mem_data_reg[24]_0 ;
  wire \mem_data_reg[25]_0 ;
  wire \mem_data_reg[26]_0 ;
  wire \mem_data_reg[27]_0 ;
  wire \mem_data_reg[28]_0 ;
  wire \mem_data_reg[30]_0 ;
  wire \mem_data_reg[31]_0 ;
  wire [31:0]\mem_data_reg[31]_1 ;
  wire [31:0]\mem_data_reg[31]_2 ;
  wire \mem_data_reg[8]_0 ;
  wire \mem_data_reg[9]_0 ;
  wire mem_en_in;
  wire mem_en_reg_0;
  wire mem_en_reg_1;
  wire mem_en_reg_2;
  wire mem_en_reg_3;
  wire mem_en_reg_4;
  wire mem_en_reg_5;
  wire mem_en_reg_6;
  wire mem_oe_n_out;
  wire [4:0]\mem_regd_addr_reg[4]_0 ;
  wire [4:0]\mem_regd_addr_reg[4]_1 ;
  wire [4:0]\mem_regd_addr_reg[4]_2 ;
  wire mem_regd_en_in;
  wire mem_regd_en_out;
  wire mem_regd_en_reg_0;
  wire [31:16]mem_write_data_out;
  wire [62:0]mtime0;
  wire \mtime[39]_i_2_n_0 ;
  wire \mtime[39]_i_3_n_0 ;
  wire \mtime[39]_i_4_n_0 ;
  wire \mtime[39]_i_5_n_0 ;
  wire \mtime[39]_i_6_n_0 ;
  wire \mtime[55]_i_3_n_0 ;
  wire \mtime[55]_i_4_n_0 ;
  wire \mtime[63]_i_10_n_0 ;
  wire \mtime[63]_i_11_n_0 ;
  wire \mtime[63]_i_12_n_0 ;
  wire \mtime[63]_i_13_n_0 ;
  wire \mtime[63]_i_14_n_0 ;
  wire \mtime[63]_i_15_n_0 ;
  wire \mtime[63]_i_16_n_0 ;
  wire [1:0]\mtime[63]_i_3_0 ;
  wire \mtime[63]_i_8_n_0 ;
  wire \mtime[63]_i_9_n_0 ;
  wire \mtime_reg[31] ;
  wire \mtime_reg[7] ;
  wire \mtime_reg[7]_0 ;
  wire mtime_we;
  wire \mtimecmp[47]_i_2_n_0 ;
  wire \mtimecmp[47]_i_3_n_0 ;
  wire \mtimecmp_reg[16] ;
  wire \mtimecmp_reg[19] ;
  wire \mtimecmp_reg[24] ;
  wire \mtimecmp_reg[27] ;
  wire \mtimecmp_reg[28] ;
  wire \mtimecmp_reg[30] ;
  wire \mtimecmp_reg[31] ;
  wire \mtimecmp_reg[40] ;
  wire [0:0]\pc[11]_i_13 ;
  wire \pc[11]_i_31_n_0 ;
  wire \pc[11]_i_32_n_0 ;
  wire \pc[11]_i_33_n_0 ;
  wire \pc[23]_i_25_n_0 ;
  wire [61:0]\pc[23]_i_27_0 ;
  wire [42:0]\pc[23]_i_27_1 ;
  wire \pc[23]_i_27_n_0 ;
  wire \pc[23]_i_28_n_0 ;
  wire \pc[23]_i_29_n_0 ;
  wire \pc[23]_i_30_n_0 ;
  wire \pc[31]_i_15 ;
  wire \pc[31]_i_15_0 ;
  wire pc_ram_en;
  wire pc_ram_en_reg;
  wire [31:0]pc_ram_en_reg_0;
  wire pc_ram_en_reg_1;
  wire pc_ram_en_reg_2;
  wire pc_ram_en_reg_3;
  wire pc_ram_en_reg_4;
  wire pc_ram_en_reg_5;
  wire pc_ram_en_reg_6;
  wire pc_ram_en_reg_7;
  wire reset_global_reg;
  wire [5:0]reset_global_reg_0;
  wire [8:0]reset_global_reg_1;
  wire stall;
  wire uart_dataready_IBUF;
  wire uart_rdn_OBUF;
  wire uart_rdn_OBUF_inst_i_10_n_0;
  wire uart_rdn_OBUF_inst_i_11_n_0;
  wire uart_rdn_OBUF_inst_i_13_n_0;
  wire uart_rdn_OBUF_inst_i_14_n_0;
  wire uart_rdn_OBUF_inst_i_15_n_0;
  wire uart_rdn_OBUF_inst_i_16_n_0;
  wire uart_rdn_OBUF_inst_i_22_n_0;
  wire uart_rdn_OBUF_inst_i_23_n_0;
  wire uart_rdn_OBUF_inst_i_24_n_0;
  wire uart_rdn_OBUF_inst_i_25_n_0;
  wire uart_rdn_OBUF_inst_i_27_n_0;
  wire uart_rdn_OBUF_inst_i_28_n_0;
  wire uart_rdn_OBUF_inst_i_29_n_0;
  wire uart_rdn_OBUF_inst_i_2_n_0;
  wire uart_rdn_OBUF_inst_i_30_n_0;
  wire uart_rdn_OBUF_inst_i_31_n_0;
  wire uart_rdn_OBUF_inst_i_32_n_0;
  wire uart_rdn_OBUF_inst_i_33_n_0;
  wire uart_rdn_OBUF_inst_i_34_n_0;
  wire uart_rdn_OBUF_inst_i_35_n_0;
  wire uart_rdn_OBUF_inst_i_36_n_0;
  wire uart_rdn_OBUF_inst_i_37_n_0;
  wire uart_rdn_OBUF_inst_i_39_n_0;
  wire uart_rdn_OBUF_inst_i_3_n_0;
  wire uart_rdn_OBUF_inst_i_44_n_0;
  wire uart_rdn_OBUF_inst_i_4_n_0;
  wire uart_rdn_OBUF_inst_i_7_n_0;
  wire uart_rdn_OBUF_inst_i_8_n_0;
  wire uart_rdn_OBUF_inst_i_9_n_0;
  wire uart_wrn_OBUF;
  wire uart_wrn_OBUF_inst_i_10_n_0;
  wire uart_wrn_OBUF_inst_i_11_n_0;
  wire uart_wrn_OBUF_inst_i_3_n_0;
  wire uart_wrn_OBUF_inst_i_5_n_0;
  wire uart_wrn_OBUF_inst_i_6_n_0;
  wire uart_wrn_OBUF_inst_i_7_n_0;
  wire uart_wrn_OBUF_inst_i_8_n_0;
  wire uart_wrn_OBUF_inst_i_9_n_0;
  wire \wb_data[0]_i_10_n_0 ;
  wire \wb_data[0]_i_2_n_0 ;
  wire \wb_data[0]_i_3_n_0 ;
  wire \wb_data[0]_i_4_n_0 ;
  wire \wb_data[0]_i_5_n_0 ;
  wire \wb_data[0]_i_6_n_0 ;
  wire \wb_data[0]_i_7_n_0 ;
  wire \wb_data[0]_i_8_n_0 ;
  wire \wb_data[10]_i_2_n_0 ;
  wire \wb_data[10]_i_3_n_0 ;
  wire \wb_data[11]_i_3_n_0 ;
  wire \wb_data[12]_i_3_n_0 ;
  wire \wb_data[13]_i_2_n_0 ;
  wire \wb_data[13]_i_3_n_0 ;
  wire \wb_data[13]_i_4_n_0 ;
  wire \wb_data[14]_i_10_n_0 ;
  wire \wb_data[14]_i_11_n_0 ;
  wire \wb_data[14]_i_3_n_0 ;
  wire \wb_data[14]_i_4_n_0 ;
  wire \wb_data[14]_i_5_n_0 ;
  wire \wb_data[14]_i_6_n_0 ;
  wire \wb_data[14]_i_7_n_0 ;
  wire \wb_data[14]_i_8_n_0 ;
  wire \wb_data[14]_i_9_n_0 ;
  wire \wb_data[15]_i_2_n_0 ;
  wire \wb_data[15]_i_3_n_0 ;
  wire \wb_data[15]_i_4_n_0 ;
  wire \wb_data[16]_i_2_n_0 ;
  wire \wb_data[16]_i_4_n_0 ;
  wire \wb_data[17]_i_2_n_0 ;
  wire \wb_data[17]_i_3_n_0 ;
  wire \wb_data[17]_i_4_n_0 ;
  wire \wb_data[18]_i_2_n_0 ;
  wire \wb_data[18]_i_3_n_0 ;
  wire \wb_data[18]_i_4_n_0 ;
  wire \wb_data[19]_i_2_n_0 ;
  wire \wb_data[19]_i_3_n_0 ;
  wire \wb_data[19]_i_4_n_0 ;
  wire \wb_data[1]_i_2_n_0 ;
  wire \wb_data[1]_i_3_n_0 ;
  wire \wb_data[1]_i_4_n_0 ;
  wire \wb_data[1]_i_5_n_0 ;
  wire \wb_data[1]_i_6_n_0 ;
  wire \wb_data[1]_i_7_n_0 ;
  wire \wb_data[1]_i_8_n_0 ;
  wire \wb_data[1]_i_9_n_0 ;
  wire \wb_data[20]_i_2_n_0 ;
  wire \wb_data[20]_i_4_n_0 ;
  wire \wb_data[21]_i_2_n_0 ;
  wire \wb_data[21]_i_3_n_0 ;
  wire \wb_data[21]_i_4_n_0 ;
  wire \wb_data[22]_i_2_n_0 ;
  wire \wb_data[22]_i_4_n_0 ;
  wire \wb_data[23]_i_2_n_0 ;
  wire \wb_data[23]_i_3_n_0 ;
  wire \wb_data[23]_i_4_n_0 ;
  wire \wb_data[24]_i_2_n_0 ;
  wire \wb_data[24]_i_4_n_0 ;
  wire \wb_data[25]_i_2_n_0 ;
  wire \wb_data[25]_i_3_n_0 ;
  wire \wb_data[25]_i_4_n_0 ;
  wire \wb_data[26]_i_2_n_0 ;
  wire \wb_data[26]_i_3_n_0 ;
  wire \wb_data[26]_i_4_n_0 ;
  wire \wb_data[27]_i_2_n_0 ;
  wire \wb_data[27]_i_3_n_0 ;
  wire \wb_data[27]_i_4_n_0 ;
  wire \wb_data[28]_i_2_n_0 ;
  wire \wb_data[28]_i_4_n_0 ;
  wire \wb_data[29]_i_2_n_0 ;
  wire \wb_data[29]_i_3_n_0 ;
  wire \wb_data[29]_i_4_n_0 ;
  wire \wb_data[2]_i_2_n_0 ;
  wire \wb_data[2]_i_3_n_0 ;
  wire \wb_data[2]_i_4_n_0 ;
  wire \wb_data[2]_i_5_n_0 ;
  wire \wb_data[2]_i_6_n_0 ;
  wire \wb_data[2]_i_7_n_0 ;
  wire \wb_data[2]_i_8_n_0 ;
  wire \wb_data[2]_i_9_n_0 ;
  wire \wb_data[30]_i_2_n_0 ;
  wire \wb_data[30]_i_4_n_0 ;
  wire \wb_data[30]_i_5_n_0 ;
  wire \wb_data[31]_i_10_n_0 ;
  wire \wb_data[31]_i_11_n_0 ;
  wire \wb_data[31]_i_12_n_0 ;
  wire \wb_data[31]_i_13_n_0 ;
  wire \wb_data[31]_i_14_n_0 ;
  wire \wb_data[31]_i_15_n_0 ;
  wire \wb_data[31]_i_16_n_0 ;
  wire \wb_data[31]_i_17_n_0 ;
  wire \wb_data[31]_i_18_n_0 ;
  wire \wb_data[31]_i_19_n_0 ;
  wire \wb_data[31]_i_2_n_0 ;
  wire \wb_data[31]_i_3_n_0 ;
  wire \wb_data[31]_i_4_n_0 ;
  wire \wb_data[31]_i_6_n_0 ;
  wire \wb_data[31]_i_7_n_0 ;
  wire \wb_data[31]_i_8_n_0 ;
  wire \wb_data[3]_i_10_n_0 ;
  wire \wb_data[3]_i_2_n_0 ;
  wire \wb_data[3]_i_3_n_0 ;
  wire \wb_data[3]_i_4_n_0 ;
  wire \wb_data[3]_i_5_n_0 ;
  wire \wb_data[3]_i_6_n_0 ;
  wire \wb_data[3]_i_7_n_0 ;
  wire \wb_data[3]_i_8_n_0 ;
  wire \wb_data[3]_i_9_n_0 ;
  wire \wb_data[4]_i_10_n_0 ;
  wire \wb_data[4]_i_11_n_0 ;
  wire \wb_data[4]_i_2_n_0 ;
  wire \wb_data[4]_i_3_n_0 ;
  wire \wb_data[4]_i_4_n_0 ;
  wire \wb_data[4]_i_5_n_0 ;
  wire \wb_data[4]_i_6_n_0 ;
  wire \wb_data[4]_i_7_n_0 ;
  wire \wb_data[4]_i_9_n_0 ;
  wire \wb_data[5]_i_2_n_0 ;
  wire \wb_data[5]_i_3_n_0 ;
  wire \wb_data[5]_i_4_n_0 ;
  wire \wb_data[5]_i_5_n_0 ;
  wire \wb_data[5]_i_6_n_0 ;
  wire \wb_data[5]_i_7_n_0 ;
  wire \wb_data[5]_i_8_n_0 ;
  wire \wb_data[5]_i_9_n_0 ;
  wire \wb_data[6]_i_10_n_0 ;
  wire \wb_data[6]_i_11_n_0 ;
  wire \wb_data[6]_i_13_n_0 ;
  wire \wb_data[6]_i_2_n_0 ;
  wire \wb_data[6]_i_3_n_0 ;
  wire \wb_data[6]_i_4_n_0 ;
  wire \wb_data[6]_i_5_n_0 ;
  wire \wb_data[6]_i_6_n_0 ;
  wire \wb_data[6]_i_7_n_0 ;
  wire \wb_data[6]_i_8_n_0 ;
  wire \wb_data[7]_i_2_n_0 ;
  wire \wb_data[7]_i_3_n_0 ;
  wire \wb_data[7]_i_4_n_0 ;
  wire \wb_data[7]_i_5_n_0 ;
  wire \wb_data[7]_i_6_n_0 ;
  wire \wb_data[7]_i_7_n_0 ;
  wire \wb_data[7]_i_8_n_0 ;
  wire \wb_data[7]_i_9_n_0 ;
  wire \wb_data[8]_i_3_n_0 ;
  wire \wb_data[9]_i_3_n_0 ;
  wire \wb_data_reg[0] ;
  wire \wb_data_reg[0]_0 ;
  wire \wb_data_reg[0]_1 ;
  wire \wb_data_reg[0]_2 ;
  wire \wb_data_reg[16] ;
  wire \wb_data_reg[20] ;
  wire \wb_data_reg[22] ;
  wire \wb_data_reg[30] ;
  wire \wb_data_reg[31] ;
  wire \wb_data_reg[4] ;
  wire \wb_data_reg[4]_0 ;
  wire \wb_data_reg[4]_1 ;
  wire \wb_data_reg[6] ;
  wire \wb_data_reg[6]_0 ;
  wire \wb_data_reg[6]_1 ;

  LUT5 #(
    .INIT(32'hAA020202)) 
    \base_ram_addr_OBUF[0]_inst_i_1 
       (.I0(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(\base_ram_addr_OBUF[0]_inst_i_2_n_0 ),
        .I2(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .I3(pc_ram_en),
        .I4(\ext_ram_addr_OBUF[19]_inst_i_1_0 [0]),
        .O(base_ram_addr_OBUF[0]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \base_ram_addr_OBUF[0]_inst_i_2 
       (.I0(mem_en_in),
        .I1(pc_ram_en),
        .I2(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I3(mem_addr_in[2]),
        .O(\base_ram_addr_OBUF[0]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888A88800002000)) 
    \base_ram_addr_OBUF[10]_inst_i_1 
       (.I0(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(pc_ram_en),
        .I2(mem_en_in),
        .I3(mem_addr_out[12]),
        .I4(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .I5(\ext_ram_addr_OBUF[19]_inst_i_1_0 [10]),
        .O(base_ram_addr_OBUF[10]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \base_ram_addr_OBUF[10]_inst_i_2 
       (.I0(mem_addr_in[12]),
        .I1(uart_wrn_OBUF_inst_i_3_n_0),
        .I2(Q),
        .O(mem_addr_out[12]));
  LUT6 #(
    .INIT(64'h8888A88800002000)) 
    \base_ram_addr_OBUF[11]_inst_i_1 
       (.I0(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(pc_ram_en),
        .I2(mem_en_in),
        .I3(mem_addr_out[13]),
        .I4(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .I5(\ext_ram_addr_OBUF[19]_inst_i_1_0 [11]),
        .O(base_ram_addr_OBUF[11]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \base_ram_addr_OBUF[11]_inst_i_2 
       (.I0(mem_addr_in[13]),
        .I1(uart_wrn_OBUF_inst_i_3_n_0),
        .I2(Q),
        .O(mem_addr_out[13]));
  LUT6 #(
    .INIT(64'h8888A88800002000)) 
    \base_ram_addr_OBUF[12]_inst_i_1 
       (.I0(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(pc_ram_en),
        .I2(mem_en_in),
        .I3(mem_addr_out[14]),
        .I4(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .I5(\ext_ram_addr_OBUF[19]_inst_i_1_0 [12]),
        .O(base_ram_addr_OBUF[12]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \base_ram_addr_OBUF[12]_inst_i_2 
       (.I0(mem_addr_in[14]),
        .I1(uart_wrn_OBUF_inst_i_3_n_0),
        .I2(Q),
        .O(mem_addr_out[14]));
  LUT6 #(
    .INIT(64'h8888A88800002000)) 
    \base_ram_addr_OBUF[13]_inst_i_1 
       (.I0(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(pc_ram_en),
        .I2(mem_en_in),
        .I3(mem_addr_out[15]),
        .I4(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .I5(\ext_ram_addr_OBUF[19]_inst_i_1_0 [13]),
        .O(base_ram_addr_OBUF[13]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \base_ram_addr_OBUF[13]_inst_i_2 
       (.I0(mem_addr_in[15]),
        .I1(uart_wrn_OBUF_inst_i_3_n_0),
        .I2(Q),
        .O(mem_addr_out[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \base_ram_addr_OBUF[13]_inst_i_3 
       (.I0(uart_wrn_OBUF_inst_i_3_n_0),
        .I1(Q),
        .O(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \base_ram_addr_OBUF[14]_inst_i_1 
       (.I0(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(\base_ram_addr_OBUF[14]_inst_i_2_n_0 ),
        .O(base_ram_addr_OBUF[14]));
  LUT6 #(
    .INIT(64'h55555555FCFFFFFF)) 
    \base_ram_addr_OBUF[14]_inst_i_2 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_1_0 [14]),
        .I1(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .I2(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I3(mem_addr_in[16]),
        .I4(mem_en_in),
        .I5(pc_ram_en),
        .O(\base_ram_addr_OBUF[14]_inst_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \base_ram_addr_OBUF[15]_inst_i_1 
       (.I0(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(\base_ram_addr_OBUF[15]_inst_i_2_n_0 ),
        .O(base_ram_addr_OBUF[15]));
  LUT6 #(
    .INIT(64'h55555555FCFFFFFF)) 
    \base_ram_addr_OBUF[15]_inst_i_2 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_1_0 [15]),
        .I1(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .I2(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I3(mem_addr_in[17]),
        .I4(mem_en_in),
        .I5(pc_ram_en),
        .O(\base_ram_addr_OBUF[15]_inst_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \base_ram_addr_OBUF[16]_inst_i_1 
       (.I0(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(\base_ram_addr_OBUF[16]_inst_i_2_n_0 ),
        .O(base_ram_addr_OBUF[16]));
  LUT6 #(
    .INIT(64'h55555555FCFFFFFF)) 
    \base_ram_addr_OBUF[16]_inst_i_2 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_1_0 [16]),
        .I1(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .I2(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I3(mem_addr_in[18]),
        .I4(mem_en_in),
        .I5(pc_ram_en),
        .O(\base_ram_addr_OBUF[16]_inst_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \base_ram_addr_OBUF[17]_inst_i_1 
       (.I0(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(\base_ram_addr_OBUF[17]_inst_i_2_n_0 ),
        .O(base_ram_addr_OBUF[17]));
  LUT6 #(
    .INIT(64'h55555555FCFFFFFF)) 
    \base_ram_addr_OBUF[17]_inst_i_2 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_1_0 [17]),
        .I1(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .I2(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I3(mem_addr_in[19]),
        .I4(mem_en_in),
        .I5(pc_ram_en),
        .O(\base_ram_addr_OBUF[17]_inst_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \base_ram_addr_OBUF[18]_inst_i_1 
       (.I0(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(\base_ram_addr_OBUF[18]_inst_i_2_n_0 ),
        .O(base_ram_addr_OBUF[18]));
  LUT6 #(
    .INIT(64'h55555555FCFFFFFF)) 
    \base_ram_addr_OBUF[18]_inst_i_2 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_1_0 [18]),
        .I1(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .I2(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I3(mem_addr_in[20]),
        .I4(mem_en_in),
        .I5(pc_ram_en),
        .O(\base_ram_addr_OBUF[18]_inst_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \base_ram_addr_OBUF[19]_inst_i_1 
       (.I0(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(\base_ram_addr_OBUF[19]_inst_i_3_n_0 ),
        .O(base_ram_addr_OBUF[19]));
  LUT2 #(
    .INIT(4'h8)) 
    \base_ram_addr_OBUF[19]_inst_i_2 
       (.I0(uart_rdn_OBUF_inst_i_2_n_0),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .O(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55555555FCFFFFFF)) 
    \base_ram_addr_OBUF[19]_inst_i_3 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_1_0 [19]),
        .I1(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .I2(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I3(mem_addr_in[21]),
        .I4(mem_en_in),
        .I5(pc_ram_en),
        .O(\base_ram_addr_OBUF[19]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8888A88800002000)) 
    \base_ram_addr_OBUF[1]_inst_i_1 
       (.I0(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(pc_ram_en),
        .I2(mem_en_in),
        .I3(mem_addr_out[3]),
        .I4(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .I5(\ext_ram_addr_OBUF[19]_inst_i_1_0 [1]),
        .O(base_ram_addr_OBUF[1]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \base_ram_addr_OBUF[1]_inst_i_2 
       (.I0(mem_addr_in[3]),
        .I1(uart_wrn_OBUF_inst_i_3_n_0),
        .I2(Q),
        .O(mem_addr_out[3]));
  LUT6 #(
    .INIT(64'h8888A88800002000)) 
    \base_ram_addr_OBUF[2]_inst_i_1 
       (.I0(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(pc_ram_en),
        .I2(mem_en_in),
        .I3(mem_addr_out[4]),
        .I4(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .I5(\ext_ram_addr_OBUF[19]_inst_i_1_0 [2]),
        .O(base_ram_addr_OBUF[2]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \base_ram_addr_OBUF[2]_inst_i_2 
       (.I0(mem_addr_in[4]),
        .I1(uart_wrn_OBUF_inst_i_3_n_0),
        .I2(Q),
        .O(mem_addr_out[4]));
  LUT6 #(
    .INIT(64'h8888A88800002000)) 
    \base_ram_addr_OBUF[3]_inst_i_1 
       (.I0(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(pc_ram_en),
        .I2(mem_en_in),
        .I3(mem_addr_out[5]),
        .I4(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .I5(\ext_ram_addr_OBUF[19]_inst_i_1_0 [3]),
        .O(base_ram_addr_OBUF[3]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \base_ram_addr_OBUF[3]_inst_i_2 
       (.I0(mem_addr_in[5]),
        .I1(uart_wrn_OBUF_inst_i_3_n_0),
        .I2(Q),
        .O(mem_addr_out[5]));
  LUT6 #(
    .INIT(64'h8888A88800002000)) 
    \base_ram_addr_OBUF[4]_inst_i_1 
       (.I0(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(pc_ram_en),
        .I2(mem_en_in),
        .I3(mem_addr_out[6]),
        .I4(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .I5(\ext_ram_addr_OBUF[19]_inst_i_1_0 [4]),
        .O(base_ram_addr_OBUF[4]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \base_ram_addr_OBUF[4]_inst_i_2 
       (.I0(mem_addr_in[6]),
        .I1(uart_wrn_OBUF_inst_i_3_n_0),
        .I2(Q),
        .O(mem_addr_out[6]));
  LUT6 #(
    .INIT(64'h8888A88800002000)) 
    \base_ram_addr_OBUF[5]_inst_i_1 
       (.I0(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(pc_ram_en),
        .I2(mem_en_in),
        .I3(mem_addr_out[7]),
        .I4(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .I5(\ext_ram_addr_OBUF[19]_inst_i_1_0 [5]),
        .O(base_ram_addr_OBUF[5]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \base_ram_addr_OBUF[5]_inst_i_2 
       (.I0(mem_addr_in[7]),
        .I1(uart_wrn_OBUF_inst_i_3_n_0),
        .I2(Q),
        .O(mem_addr_out[7]));
  LUT6 #(
    .INIT(64'h8888A88800002000)) 
    \base_ram_addr_OBUF[6]_inst_i_1 
       (.I0(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(pc_ram_en),
        .I2(mem_en_in),
        .I3(mem_addr_out[8]),
        .I4(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .I5(\ext_ram_addr_OBUF[19]_inst_i_1_0 [6]),
        .O(base_ram_addr_OBUF[6]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \base_ram_addr_OBUF[6]_inst_i_2 
       (.I0(mem_addr_in[8]),
        .I1(uart_wrn_OBUF_inst_i_3_n_0),
        .I2(Q),
        .O(mem_addr_out[8]));
  LUT6 #(
    .INIT(64'hA022A000A000A000)) 
    \base_ram_addr_OBUF[7]_inst_i_1 
       (.I0(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .I2(\ext_ram_addr_OBUF[19]_inst_i_1_0 [7]),
        .I3(pc_ram_en),
        .I4(mem_en_in),
        .I5(mem_addr_out[9]),
        .O(base_ram_addr_OBUF[7]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \base_ram_addr_OBUF[7]_inst_i_2 
       (.I0(mem_addr_in[9]),
        .I1(uart_wrn_OBUF_inst_i_3_n_0),
        .I2(Q),
        .O(mem_addr_out[9]));
  LUT6 #(
    .INIT(64'h8888A88800002000)) 
    \base_ram_addr_OBUF[8]_inst_i_1 
       (.I0(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(pc_ram_en),
        .I2(mem_en_in),
        .I3(mem_addr_out[10]),
        .I4(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .I5(\ext_ram_addr_OBUF[19]_inst_i_1_0 [8]),
        .O(base_ram_addr_OBUF[8]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \base_ram_addr_OBUF[8]_inst_i_2 
       (.I0(mem_addr_in[10]),
        .I1(uart_wrn_OBUF_inst_i_3_n_0),
        .I2(Q),
        .O(mem_addr_out[10]));
  LUT6 #(
    .INIT(64'h8888A88800002000)) 
    \base_ram_addr_OBUF[9]_inst_i_1 
       (.I0(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(pc_ram_en),
        .I2(mem_en_in),
        .I3(mem_addr_out[11]),
        .I4(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .I5(\ext_ram_addr_OBUF[19]_inst_i_1_0 [9]),
        .O(base_ram_addr_OBUF[9]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \base_ram_addr_OBUF[9]_inst_i_2 
       (.I0(mem_addr_in[11]),
        .I1(uart_wrn_OBUF_inst_i_3_n_0),
        .I2(Q),
        .O(mem_addr_out[11]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \base_ram_be_n_OBUF[0]_inst_i_1 
       (.I0(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(mem_en_in),
        .I2(pc_ram_en),
        .I3(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I4(mem_be_n_in[0]),
        .I5(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .O(base_ram_be_n_OBUF[0]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \base_ram_be_n_OBUF[1]_inst_i_1 
       (.I0(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(mem_en_in),
        .I2(pc_ram_en),
        .I3(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I4(mem_be_n_in[1]),
        .I5(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .O(base_ram_be_n_OBUF[1]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \base_ram_be_n_OBUF[2]_inst_i_1 
       (.I0(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(mem_en_in),
        .I2(pc_ram_en),
        .I3(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I4(mem_be_n_in[2]),
        .I5(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .O(base_ram_be_n_OBUF[2]));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \base_ram_be_n_OBUF[3]_inst_i_1 
       (.I0(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .I1(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I2(mem_be_n_in[3]),
        .I3(mem_en_in),
        .I4(pc_ram_en),
        .I5(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .O(base_ram_be_n_OBUF[3]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h0DFF)) 
    base_ram_ce_n_OBUF_inst_i_1
       (.I0(mem_en_in),
        .I1(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .I2(pc_ram_en),
        .I3(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .O(base_ram_ce_n_OBUF));
  LUT6 #(
    .INIT(64'h0000000000410000)) 
    \base_ram_data_IOBUF[0]_inst_i_1 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(mem_en_reg_0),
        .I4(mem_data_in[0]),
        .I5(\mtime[39]_i_2_n_0 ),
        .O(base_ram_data_OBUF[0]));
  LUT6 #(
    .INIT(64'h0040004044440040)) 
    \base_ram_data_IOBUF[10]_inst_i_1 
       (.I0(mem_en_reg_0),
        .I1(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I2(mem_data_in[2]),
        .I3(\mtimecmp[47]_i_3_n_0 ),
        .I4(mem_data_in[10]),
        .I5(\mtimecmp[47]_i_2_n_0 ),
        .O(base_ram_data_OBUF[10]));
  LUT6 #(
    .INIT(64'h0040004044440040)) 
    \base_ram_data_IOBUF[11]_inst_i_1 
       (.I0(mem_en_reg_0),
        .I1(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I2(mem_data_in[3]),
        .I3(\mtimecmp[47]_i_3_n_0 ),
        .I4(mem_data_in[11]),
        .I5(\mtimecmp[47]_i_2_n_0 ),
        .O(base_ram_data_OBUF[11]));
  LUT6 #(
    .INIT(64'h0040004044440040)) 
    \base_ram_data_IOBUF[12]_inst_i_1 
       (.I0(mem_en_reg_0),
        .I1(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I2(mem_data_in[4]),
        .I3(\mtimecmp[47]_i_3_n_0 ),
        .I4(mem_data_in[12]),
        .I5(\mtimecmp[47]_i_2_n_0 ),
        .O(base_ram_data_OBUF[12]));
  LUT6 #(
    .INIT(64'h0040004044440040)) 
    \base_ram_data_IOBUF[13]_inst_i_1 
       (.I0(mem_en_reg_0),
        .I1(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I2(mem_data_in[5]),
        .I3(\mtimecmp[47]_i_3_n_0 ),
        .I4(mem_data_in[13]),
        .I5(\mtimecmp[47]_i_2_n_0 ),
        .O(base_ram_data_OBUF[13]));
  LUT6 #(
    .INIT(64'h0040004044440040)) 
    \base_ram_data_IOBUF[14]_inst_i_1 
       (.I0(mem_en_reg_0),
        .I1(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I2(mem_data_in[6]),
        .I3(\mtimecmp[47]_i_3_n_0 ),
        .I4(mem_data_in[14]),
        .I5(\mtimecmp[47]_i_2_n_0 ),
        .O(base_ram_data_OBUF[14]));
  LUT6 #(
    .INIT(64'h0040004044440040)) 
    \base_ram_data_IOBUF[15]_inst_i_1 
       (.I0(mem_en_reg_0),
        .I1(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I2(mem_data_in[7]),
        .I3(\mtimecmp[47]_i_3_n_0 ),
        .I4(mem_data_in[15]),
        .I5(\mtimecmp[47]_i_2_n_0 ),
        .O(base_ram_data_OBUF[15]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \base_ram_data_IOBUF[16]_inst_i_1 
       (.I0(mem_en_reg_0),
        .I1(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I2(mem_write_data_out[16]),
        .O(base_ram_data_OBUF[16]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \base_ram_data_IOBUF[17]_inst_i_1 
       (.I0(mem_en_reg_0),
        .I1(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I2(mem_write_data_out[17]),
        .O(base_ram_data_OBUF[17]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \base_ram_data_IOBUF[18]_inst_i_1 
       (.I0(mem_en_reg_0),
        .I1(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I2(mem_write_data_out[18]),
        .O(base_ram_data_OBUF[18]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \base_ram_data_IOBUF[19]_inst_i_1 
       (.I0(mem_en_reg_0),
        .I1(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I2(mem_write_data_out[19]),
        .O(base_ram_data_OBUF[19]));
  LUT6 #(
    .INIT(64'h0000000000410000)) 
    \base_ram_data_IOBUF[1]_inst_i_1 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(mem_en_reg_0),
        .I4(mem_data_in[1]),
        .I5(\mtime[39]_i_2_n_0 ),
        .O(base_ram_data_OBUF[1]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \base_ram_data_IOBUF[20]_inst_i_1 
       (.I0(mem_en_reg_0),
        .I1(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I2(mem_write_data_out[20]),
        .O(base_ram_data_OBUF[20]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \base_ram_data_IOBUF[21]_inst_i_1 
       (.I0(mem_en_reg_0),
        .I1(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I2(mem_write_data_out[21]),
        .O(base_ram_data_OBUF[21]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \base_ram_data_IOBUF[22]_inst_i_1 
       (.I0(mem_en_reg_0),
        .I1(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I2(mem_write_data_out[22]),
        .O(base_ram_data_OBUF[22]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \base_ram_data_IOBUF[23]_inst_i_1 
       (.I0(mem_en_reg_0),
        .I1(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I2(mem_write_data_out[23]),
        .O(base_ram_data_OBUF[23]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \base_ram_data_IOBUF[24]_inst_i_1 
       (.I0(mem_en_reg_0),
        .I1(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I2(mem_write_data_out[24]),
        .O(base_ram_data_OBUF[24]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \base_ram_data_IOBUF[25]_inst_i_1 
       (.I0(mem_en_reg_0),
        .I1(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I2(mem_write_data_out[25]),
        .O(base_ram_data_OBUF[25]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \base_ram_data_IOBUF[26]_inst_i_1 
       (.I0(mem_en_reg_0),
        .I1(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I2(mem_write_data_out[26]),
        .O(base_ram_data_OBUF[26]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \base_ram_data_IOBUF[27]_inst_i_1 
       (.I0(mem_en_reg_0),
        .I1(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I2(mem_write_data_out[27]),
        .O(base_ram_data_OBUF[27]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \base_ram_data_IOBUF[28]_inst_i_1 
       (.I0(mem_en_reg_0),
        .I1(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I2(mem_write_data_out[28]),
        .O(base_ram_data_OBUF[28]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \base_ram_data_IOBUF[29]_inst_i_1 
       (.I0(mem_en_reg_0),
        .I1(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I2(mem_write_data_out[29]),
        .O(base_ram_data_OBUF[29]));
  LUT6 #(
    .INIT(64'h0000000000410000)) 
    \base_ram_data_IOBUF[2]_inst_i_1 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(mem_en_reg_0),
        .I4(mem_data_in[2]),
        .I5(\mtime[39]_i_2_n_0 ),
        .O(base_ram_data_OBUF[2]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \base_ram_data_IOBUF[30]_inst_i_1 
       (.I0(mem_en_reg_0),
        .I1(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I2(mem_write_data_out[30]),
        .O(base_ram_data_OBUF[30]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \base_ram_data_IOBUF[31]_inst_i_1 
       (.I0(mem_en_reg_0),
        .I1(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I2(mem_write_data_out[31]),
        .O(base_ram_data_OBUF[31]));
  LUT1 #(
    .INIT(2'h1)) 
    \base_ram_data_IOBUF[31]_inst_i_2 
       (.I0(\base_ram_data_IOBUF[31]_inst_i_3_n_0 ),
        .O(\base_ram_data_TRI[0] ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h0041)) 
    \base_ram_data_IOBUF[31]_inst_i_3 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(mem_en_reg_0),
        .O(\base_ram_data_IOBUF[31]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000410000)) 
    \base_ram_data_IOBUF[3]_inst_i_1 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(mem_en_reg_0),
        .I4(mem_data_in[3]),
        .I5(\mtime[39]_i_2_n_0 ),
        .O(base_ram_data_OBUF[3]));
  LUT6 #(
    .INIT(64'h0000000000410000)) 
    \base_ram_data_IOBUF[4]_inst_i_1 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(mem_en_reg_0),
        .I4(mem_data_in[4]),
        .I5(\mtime[39]_i_2_n_0 ),
        .O(base_ram_data_OBUF[4]));
  LUT6 #(
    .INIT(64'h0000000000410000)) 
    \base_ram_data_IOBUF[5]_inst_i_1 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(mem_en_reg_0),
        .I4(mem_data_in[5]),
        .I5(\mtime[39]_i_2_n_0 ),
        .O(base_ram_data_OBUF[5]));
  LUT6 #(
    .INIT(64'h0000000000410000)) 
    \base_ram_data_IOBUF[6]_inst_i_1 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(mem_en_reg_0),
        .I4(mem_data_in[6]),
        .I5(\mtime[39]_i_2_n_0 ),
        .O(base_ram_data_OBUF[6]));
  LUT6 #(
    .INIT(64'h0000000000410000)) 
    \base_ram_data_IOBUF[7]_inst_i_1 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(mem_en_reg_0),
        .I4(mem_data_in[7]),
        .I5(\mtime[39]_i_2_n_0 ),
        .O(base_ram_data_OBUF[7]));
  LUT6 #(
    .INIT(64'h0040004044440040)) 
    \base_ram_data_IOBUF[8]_inst_i_1 
       (.I0(mem_en_reg_0),
        .I1(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I2(mem_data_in[0]),
        .I3(\mtimecmp[47]_i_3_n_0 ),
        .I4(mem_data_in[8]),
        .I5(\mtimecmp[47]_i_2_n_0 ),
        .O(base_ram_data_OBUF[8]));
  LUT6 #(
    .INIT(64'h0040004044440040)) 
    \base_ram_data_IOBUF[9]_inst_i_1 
       (.I0(mem_en_reg_0),
        .I1(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I2(mem_data_in[1]),
        .I3(\mtimecmp[47]_i_3_n_0 ),
        .I4(mem_data_in[9]),
        .I5(\mtimecmp[47]_i_2_n_0 ),
        .O(base_ram_data_OBUF[9]));
  LUT6 #(
    .INIT(64'h0000FFFDFFFFFFFF)) 
    base_ram_oe_n_OBUF_inst_i_1
       (.I0(mem_en_in),
        .I1(uart_wrn_OBUF_inst_i_3_n_0),
        .I2(mem_alu_opcode_in[5]),
        .I3(Q),
        .I4(pc_ram_en),
        .I5(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .O(base_ram_oe_n_OBUF));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'hB)) 
    base_ram_we_n_OBUF_inst_i_1
       (.I0(mem_en_reg_0),
        .I1(\base_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .O(base_ram_we_n_OBUF));
  LUT5 #(
    .INIT(32'hDFDFDDDF)) 
    base_ram_we_n_OBUF_inst_i_2
       (.I0(mem_en_in),
        .I1(pc_ram_en),
        .I2(Q),
        .I3(mem_alu_opcode_in[5]),
        .I4(uart_wrn_OBUF_inst_i_3_n_0),
        .O(mem_en_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ex_regs1[13]_i_1 
       (.I0(\mem_be_n_reg[3]_2 ),
        .I1(stall),
        .O(reset_global_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs1[13]_i_10 
       (.I0(mem_data_in[13]),
        .I1(\wb_data[31]_i_2_n_0 ),
        .O(\ex_regs1[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h2222222200000002)) 
    \ex_regs1[13]_i_2 
       (.I0(\ex_regs1_reg[13] ),
        .I1(\ex_regs1_reg[13]_0 ),
        .I2(\ex_regs1[13]_i_5_n_0 ),
        .I3(\ex_regs1[13]_i_6_n_0 ),
        .I4(\wb_data[13]_i_2_n_0 ),
        .I5(\ex_regs1_reg[5] ),
        .O(\mem_be_n_reg[3]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0155)) 
    \ex_regs1[13]_i_5 
       (.I0(mem_oe_n_out),
        .I1(\ex_regs1[13]_i_8_n_0 ),
        .I2(\ex_regs1[13]_i_9_n_0 ),
        .I3(\ex_regs1[14]_i_8_n_0 ),
        .I4(\wb_data[7]_i_3_n_0 ),
        .I5(\ex_regs1[13]_i_10_n_0 ),
        .O(\ex_regs1[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000BFBB)) 
    \ex_regs1[13]_i_6 
       (.I0(\id_instr[21]_i_3_n_0 ),
        .I1(\id_instr[21]_i_2_n_0 ),
        .I2(\wb_data[21]_i_4_n_0 ),
        .I3(\wb_data[21]_i_3_n_0 ),
        .I4(\wb_data_reg[0] ),
        .I5(\wb_data[13]_i_3_n_0 ),
        .O(\ex_regs1[13]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \ex_regs1[13]_i_8 
       (.I0(mem_be_n_in[0]),
        .I1(mem_be_n_in[1]),
        .I2(mem_be_n_in[3]),
        .O(\ex_regs1[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF75557575)) 
    \ex_regs1[13]_i_9 
       (.I0(mem_be_n_in[2]),
        .I1(\id_instr[15]_i_3_n_0 ),
        .I2(\id_instr[15]_i_2_n_0 ),
        .I3(\wb_data[15]_i_4_n_0 ),
        .I4(\wb_data[15]_i_3_n_0 ),
        .I5(\wb_data_reg[0] ),
        .O(\ex_regs1[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000007775)) 
    \ex_regs1[14]_i_10 
       (.I0(\wb_data[6]_i_13_n_0 ),
        .I1(\wb_data[30]_i_5_n_0 ),
        .I2(\wb_data[30]_i_4_n_0 ),
        .I3(\wb_data_reg[6]_0 ),
        .I4(\wb_data_reg[0] ),
        .I5(\wb_data[14]_i_3_n_0 ),
        .O(\mtimecmp_reg[30] ));
  LUT6 #(
    .INIT(64'hA2AAA2A2A2AAAAAA)) 
    \ex_regs1[14]_i_15 
       (.I0(\wb_data[31]_i_15_n_0 ),
        .I1(\id_instr_reg[0] ),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(\ex_regs1[14]_i_24_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .I5(\ex_regs1[14]_i_25_n_0 ),
        .O(\ex_regs1[14]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \ex_regs1[14]_i_24 
       (.I0(\pc[23]_i_27_0 [6]),
        .I1(\mtime[63]_i_8_n_0 ),
        .I2(\mtime[63]_i_9_n_0 ),
        .I3(\mtime[63]_i_10_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_8_n_0),
        .I5(\pc[23]_i_27_0 [37]),
        .O(\ex_regs1[14]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \ex_regs1[14]_i_25 
       (.I0(\pc[23]_i_27_1 [6]),
        .I1(\mtime[63]_i_8_n_0 ),
        .I2(\mtime[63]_i_9_n_0 ),
        .I3(\mtime[63]_i_10_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_8_n_0),
        .I5(\pc[23]_i_27_1 [27]),
        .O(\ex_regs1[14]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAAFB)) 
    \ex_regs1[14]_i_5 
       (.I0(\wb_data[7]_i_3_n_0 ),
        .I1(\ex_regs1[14]_i_8_n_0 ),
        .I2(\wb_data[14]_i_9_n_0 ),
        .I3(mem_oe_n_out),
        .I4(\ex_regs1[14]_i_9_n_0 ),
        .I5(\mtimecmp_reg[30] ),
        .O(\mem_be_n_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFEEFEFF)) 
    \ex_regs1[14]_i_8 
       (.I0(\wb_data[14]_i_8_n_0 ),
        .I1(\wb_data_reg[0] ),
        .I2(\wb_data[31]_i_14_n_0 ),
        .I3(mem_be_n_in[0]),
        .I4(mem_be_n_in[2]),
        .I5(\ex_regs1[14]_i_15_n_0 ),
        .O(\ex_regs1[14]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs1[14]_i_9 
       (.I0(mem_data_in[14]),
        .I1(\wb_data[31]_i_2_n_0 ),
        .O(\ex_regs1[14]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ex_regs1[17]_i_1 
       (.I0(\mem_be_n_reg[3]_6 ),
        .I1(stall),
        .O(reset_global_reg_0[2]));
  LUT6 #(
    .INIT(64'h2222222200000002)) 
    \ex_regs1[17]_i_2 
       (.I0(\ex_regs1_reg[17] ),
        .I1(\ex_regs1_reg[17]_0 ),
        .I2(\mem_be_n_reg[3]_3 ),
        .I3(mem_en_reg_5),
        .I4(\mem_data_reg[17]_0 ),
        .I5(\ex_regs1_reg[5] ),
        .O(\mem_be_n_reg[3]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs1[17]_i_5 
       (.I0(\wb_data[17]_i_2_n_0 ),
        .I1(\wb_data[31]_i_4_n_0 ),
        .O(mem_en_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs1[17]_i_6 
       (.I0(mem_data_in[17]),
        .I1(\wb_data[31]_i_2_n_0 ),
        .O(\mem_data_reg[17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ex_regs1[18]_i_1 
       (.I0(\mem_be_n_reg[3]_5 ),
        .I1(stall),
        .O(reset_global_reg_0[3]));
  LUT6 #(
    .INIT(64'h2222222200000002)) 
    \ex_regs1[18]_i_2 
       (.I0(\ex_regs1_reg[18] ),
        .I1(\ex_regs1_reg[18]_0 ),
        .I2(\mem_be_n_reg[3]_3 ),
        .I3(mem_en_reg_4),
        .I4(\mem_data_reg[18]_0 ),
        .I5(\ex_regs1_reg[5] ),
        .O(\mem_be_n_reg[3]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs1[18]_i_5 
       (.I0(\wb_data[18]_i_2_n_0 ),
        .I1(\wb_data[31]_i_4_n_0 ),
        .O(mem_en_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs1[18]_i_6 
       (.I0(mem_data_in[18]),
        .I1(\wb_data[31]_i_2_n_0 ),
        .O(\mem_data_reg[18]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs1[20]_i_5 
       (.I0(\wb_data[20]_i_2_n_0 ),
        .I1(\wb_data[31]_i_4_n_0 ),
        .O(\mem_be_n_reg[3]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs1[20]_i_6 
       (.I0(mem_data_in[20]),
        .I1(\wb_data[31]_i_2_n_0 ),
        .O(\mem_data_reg[20]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs1[21]_i_1 
       (.I0(id_regs1_out[5]),
        .I1(stall),
        .O(reset_global_reg_0[4]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFFFFFE)) 
    \ex_regs1[21]_i_2 
       (.I0(\ex_regs1_reg[21] ),
        .I1(\ex_regs1_reg[21]_0 ),
        .I2(\mem_be_n_reg[3]_3 ),
        .I3(mem_en_reg_3),
        .I4(\mem_data_reg[21]_0 ),
        .I5(\ex_regs1_reg[5] ),
        .O(id_regs1_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs1[21]_i_5 
       (.I0(\wb_data[21]_i_2_n_0 ),
        .I1(\wb_data[31]_i_4_n_0 ),
        .O(mem_en_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs1[21]_i_6 
       (.I0(mem_data_in[21]),
        .I1(\wb_data[31]_i_2_n_0 ),
        .O(\mem_data_reg[21]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs1[25]_i_5 
       (.I0(\wb_data[25]_i_2_n_0 ),
        .I1(\wb_data[31]_i_4_n_0 ),
        .O(mem_en_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs1[25]_i_6 
       (.I0(mem_data_in[25]),
        .I1(\wb_data[31]_i_2_n_0 ),
        .O(\mem_data_reg[25]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs1[28]_i_5 
       (.I0(\wb_data[28]_i_2_n_0 ),
        .I1(\wb_data[31]_i_4_n_0 ),
        .O(\mem_be_n_reg[3]_16 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs1[28]_i_6 
       (.I0(mem_data_in[28]),
        .I1(\wb_data[31]_i_2_n_0 ),
        .O(\mem_data_reg[28]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ex_regs1[29]_i_1 
       (.I0(\id_instr_reg[29] ),
        .I1(stall),
        .O(reset_global_reg_0[5]));
  LUT6 #(
    .INIT(64'h2222222200000002)) 
    \ex_regs1[29]_i_2 
       (.I0(\ex_regs1_reg[29] ),
        .I1(\ex_regs1_reg[29]_0 ),
        .I2(\mem_be_n_reg[3]_3 ),
        .I3(\ex_regs1[29]_i_5_n_0 ),
        .I4(\ex_regs1[29]_i_6_n_0 ),
        .I5(\ex_regs1_reg[5] ),
        .O(\id_instr_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs1[29]_i_5 
       (.I0(\wb_data[29]_i_2_n_0 ),
        .I1(\wb_data[31]_i_4_n_0 ),
        .O(\ex_regs1[29]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs1[29]_i_6 
       (.I0(mem_data_in[29]),
        .I1(\wb_data[31]_i_2_n_0 ),
        .O(\ex_regs1[29]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ex_regs1[5]_i_1 
       (.I0(reset_global_reg),
        .I1(stall),
        .O(reset_global_reg_0[0]));
  LUT6 #(
    .INIT(64'hA2AAA2A2A2AAAAAA)) 
    \ex_regs1[5]_i_10 
       (.I0(\ex_regs1[5]_i_17_n_0 ),
        .I1(\id_instr_reg[0] ),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(\ex_regs1[5]_i_18_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .I5(\ex_regs1[5]_i_19_n_0 ),
        .O(\ex_regs1[5]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h00E20000)) 
    \ex_regs1[5]_i_11 
       (.I0(\ex_regs1[5]_i_20_n_0 ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(\ex_regs1[5]_i_21_n_0 ),
        .I3(uart_rdn_OBUF_inst_i_2_n_0),
        .I4(\id_instr_reg[0] ),
        .O(\ex_regs1[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2AAAAAAA2AA)) 
    \ex_regs1[5]_i_12 
       (.I0(\ex_regs1[5]_i_22_n_0 ),
        .I1(\id_instr_reg[0] ),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(\ex_regs1[5]_i_23_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .I5(\ex_regs1[5]_i_24_n_0 ),
        .O(\ex_regs1[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hA2AAA2A2A2AAAAAA)) 
    \ex_regs1[5]_i_13 
       (.I0(\ex_regs1[5]_i_25_n_0 ),
        .I1(\id_instr_reg[0] ),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(\ex_regs1[5]_i_26_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .I5(\ex_regs1[5]_i_27_n_0 ),
        .O(\ex_regs1[5]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs1[5]_i_17 
       (.I0(\id_instr[5]_i_2_n_0 ),
        .I1(\id_instr[5]_i_3_n_0 ),
        .O(\ex_regs1[5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \ex_regs1[5]_i_18 
       (.I0(\pc[23]_i_27_0 [4]),
        .I1(\mtime[63]_i_8_n_0 ),
        .I2(\mtime[63]_i_9_n_0 ),
        .I3(\mtime[63]_i_10_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_8_n_0),
        .I5(\pc[23]_i_27_0 [35]),
        .O(\ex_regs1[5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \ex_regs1[5]_i_19 
       (.I0(\pc[23]_i_27_1 [5]),
        .I1(\mtime[63]_i_8_n_0 ),
        .I2(\mtime[63]_i_9_n_0 ),
        .I3(\mtime[63]_i_10_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_8_n_0),
        .I5(\pc[23]_i_27_1 [26]),
        .O(\ex_regs1[5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h2222222200000002)) 
    \ex_regs1[5]_i_2 
       (.I0(\ex_regs1_reg[5]_0 ),
        .I1(\ex_regs1_reg[5]_1 ),
        .I2(\ex_regs1[5]_i_5_n_0 ),
        .I3(\ex_regs1[5]_i_6_n_0 ),
        .I4(\wb_data[5]_i_2_n_0 ),
        .I5(\ex_regs1_reg[5] ),
        .O(reset_global_reg));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \ex_regs1[5]_i_20 
       (.I0(\pc[23]_i_27_1 [10]),
        .I1(\mtime[63]_i_8_n_0 ),
        .I2(\mtime[63]_i_9_n_0 ),
        .I3(\mtime[63]_i_10_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_8_n_0),
        .I5(\pc[23]_i_27_1 [31]),
        .O(\ex_regs1[5]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \ex_regs1[5]_i_21 
       (.I0(\pc[23]_i_27_0 [12]),
        .I1(\mtime[63]_i_8_n_0 ),
        .I2(\mtime[63]_i_9_n_0 ),
        .I3(\mtime[63]_i_10_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_8_n_0),
        .I5(\pc[23]_i_27_0 [43]),
        .O(\ex_regs1[5]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs1[5]_i_22 
       (.I0(\id_instr[21]_i_2_n_0 ),
        .I1(\id_instr[21]_i_3_n_0 ),
        .O(\ex_regs1[5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \ex_regs1[5]_i_23 
       (.I0(\pc[23]_i_27_1 [15]),
        .I1(\mtime[63]_i_8_n_0 ),
        .I2(\mtime[63]_i_9_n_0 ),
        .I3(\mtime[63]_i_10_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_8_n_0),
        .I5(\pc[23]_i_27_1 [36]),
        .O(\ex_regs1[5]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \ex_regs1[5]_i_24 
       (.I0(\pc[23]_i_27_0 [20]),
        .I1(\mtime[63]_i_8_n_0 ),
        .I2(\mtime[63]_i_9_n_0 ),
        .I3(\mtime[63]_i_10_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_8_n_0),
        .I5(\pc[23]_i_27_0 [51]),
        .O(\ex_regs1[5]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs1[5]_i_25 
       (.I0(\id_instr[29]_i_2_n_0 ),
        .I1(\id_instr[29]_i_3_n_0 ),
        .O(\ex_regs1[5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \ex_regs1[5]_i_26 
       (.I0(\pc[23]_i_27_0 [28]),
        .I1(\mtime[63]_i_8_n_0 ),
        .I2(\mtime[63]_i_9_n_0 ),
        .I3(\mtime[63]_i_10_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_8_n_0),
        .I5(\pc[23]_i_27_0 [59]),
        .O(\ex_regs1[5]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \ex_regs1[5]_i_27 
       (.I0(\pc[23]_i_27_1 [20]),
        .I1(\mtime[63]_i_8_n_0 ),
        .I2(\mtime[63]_i_9_n_0 ),
        .I3(\mtime[63]_i_10_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_8_n_0),
        .I5(\pc[23]_i_27_1 [41]),
        .O(\ex_regs1[5]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h001F0011001F001F)) 
    \ex_regs1[5]_i_5 
       (.I0(\wb_data[7]_i_9_n_0 ),
        .I1(\ex_regs1[5]_i_10_n_0 ),
        .I2(\wb_data[7]_i_5_n_0 ),
        .I3(\wb_data_reg[0] ),
        .I4(\ex_regs1[5]_i_11_n_0 ),
        .I5(\id_instr[13]_i_2_n_0 ),
        .O(\ex_regs1[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000110000001F00)) 
    \ex_regs1[5]_i_6 
       (.I0(\wb_data[6]_i_5_n_0 ),
        .I1(\ex_regs1[5]_i_12_n_0 ),
        .I2(\wb_data[3]_i_6_n_0 ),
        .I3(mem_en_in),
        .I4(pc_ram_en),
        .I5(\ex_regs1[5]_i_13_n_0 ),
        .O(\ex_regs1[5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hFF6FCCF6)) 
    \ex_regs2[14]_i_17 
       (.I0(\mem_regd_addr_reg[4]_0 [1]),
        .I1(\ex_regs2[14]_i_8_0 [0]),
        .I2(\mem_regd_addr_reg[4]_0 [2]),
        .I3(Q),
        .I4(\ex_regs2[14]_i_8_0 [1]),
        .O(\ex_regs2[14]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hFF6FCCF6)) 
    \ex_regs2[14]_i_18 
       (.I0(\mem_regd_addr_reg[4]_0 [3]),
        .I1(\ex_regs2[14]_i_8_0 [2]),
        .I2(\mem_regd_addr_reg[4]_0 [4]),
        .I3(Q),
        .I4(\ex_regs2[14]_i_8_0 [3]),
        .O(\ex_regs2[14]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDFFD)) 
    \ex_regs2[14]_i_8 
       (.I0(mem_regd_en_in),
        .I1(Q),
        .I2(\ex_regs2[14]_i_3 ),
        .I3(\mem_regd_addr_reg[4]_0 [0]),
        .I4(\ex_regs2[14]_i_17_n_0 ),
        .I5(\ex_regs2[14]_i_18_n_0 ),
        .O(mem_regd_en_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs2[15]_i_1 
       (.I0(id_regs2_out[15]),
        .I1(stall),
        .O(reset_global_reg_1[0]));
  LUT6 #(
    .INIT(64'hFFFF00FEFFFFFFFF)) 
    \ex_regs2[15]_i_2 
       (.I0(\mem_be_n_reg[3]_3 ),
        .I1(\ex_regs2[15]_i_3_n_0 ),
        .I2(\mem_data_reg[15]_0 ),
        .I3(\ex_regs2_reg[30] ),
        .I4(\ex_regs2_reg[15] ),
        .I5(\ex_regs2_reg[15]_0 ),
        .O(id_regs2_out[15]));
  LUT6 #(
    .INIT(64'h000000000000BFBB)) 
    \ex_regs2[15]_i_3 
       (.I0(\id_instr[15]_i_3_n_0 ),
        .I1(\id_instr[15]_i_2_n_0 ),
        .I2(\wb_data[15]_i_4_n_0 ),
        .I3(\wb_data[15]_i_3_n_0 ),
        .I4(\wb_data_reg[0] ),
        .I5(\wb_data[31]_i_4_n_0 ),
        .O(\ex_regs2[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs2[15]_i_4 
       (.I0(mem_data_in[15]),
        .I1(\wb_data[31]_i_2_n_0 ),
        .O(\mem_data_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs2[16]_i_1 
       (.I0(id_regs2_out[16]),
        .I1(stall),
        .O(reset_global_reg_1[1]));
  LUT6 #(
    .INIT(64'hFFFF00FEFFFFFFFF)) 
    \ex_regs2[16]_i_2 
       (.I0(\mem_be_n_reg[3]_3 ),
        .I1(\ex_regs2[16]_i_3_n_0 ),
        .I2(\mem_data_reg[16]_0 ),
        .I3(\ex_regs2_reg[30] ),
        .I4(\ex_regs2_reg[16] ),
        .I5(\ex_regs2_reg[16]_0 ),
        .O(id_regs2_out[16]));
  LUT6 #(
    .INIT(64'h0000000000007775)) 
    \ex_regs2[16]_i_3 
       (.I0(\ex_regs2[16]_i_7_n_0 ),
        .I1(\wb_data[16]_i_4_n_0 ),
        .I2(\wb_data[30]_i_4_n_0 ),
        .I3(\wb_data_reg[16] ),
        .I4(\wb_data_reg[0] ),
        .I5(\wb_data[31]_i_4_n_0 ),
        .O(\ex_regs2[16]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs2[16]_i_4 
       (.I0(mem_data_in[16]),
        .I1(\wb_data[31]_i_2_n_0 ),
        .O(\mem_data_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs2[16]_i_7 
       (.I0(\id_instr[16]_i_2_n_0 ),
        .I1(\id_instr[16]_i_3_n_0 ),
        .O(\ex_regs2[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000BFBB)) 
    \ex_regs2[19]_i_4 
       (.I0(\id_instr[19]_i_3_n_0 ),
        .I1(\id_instr[19]_i_2_n_0 ),
        .I2(\wb_data[19]_i_4_n_0 ),
        .I3(\wb_data[19]_i_3_n_0 ),
        .I4(\wb_data_reg[0] ),
        .I5(\wb_data[31]_i_4_n_0 ),
        .O(\mtimecmp_reg[19] ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs2[19]_i_5 
       (.I0(mem_data_in[19]),
        .I1(\wb_data[31]_i_2_n_0 ),
        .O(\mem_data_reg[19]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs2[20]_i_1 
       (.I0(\mem_be_n_reg[3]_0 [1]),
        .I1(stall),
        .O(reset_global_reg_1[2]));
  LUT6 #(
    .INIT(64'hAAAAFFFEFFFFFFFF)) 
    \ex_regs2[20]_i_2 
       (.I0(\ex_regs2_reg[20] ),
        .I1(\mem_be_n_reg[3]_3 ),
        .I2(\mem_be_n_reg[3]_4 ),
        .I3(\mem_data_reg[20]_0 ),
        .I4(\ex_regs2_reg[30] ),
        .I5(\ex_regs2_reg[20]_0 ),
        .O(\mem_be_n_reg[3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs2[22]_i_1 
       (.I0(\mem_be_n_reg[3]_0 [2]),
        .I1(stall),
        .O(reset_global_reg_1[3]));
  LUT6 #(
    .INIT(64'hFFFF00FEFFFFFFFF)) 
    \ex_regs2[22]_i_2 
       (.I0(\mem_be_n_reg[3]_3 ),
        .I1(\ex_regs2[22]_i_3_n_0 ),
        .I2(\mem_data_reg[22]_0 ),
        .I3(\ex_regs2_reg[30] ),
        .I4(\ex_regs2_reg[22] ),
        .I5(\ex_regs2_reg[22]_0 ),
        .O(\mem_be_n_reg[3]_0 [2]));
  LUT6 #(
    .INIT(64'h0000000000007775)) 
    \ex_regs2[22]_i_3 
       (.I0(\ex_regs2[22]_i_7_n_0 ),
        .I1(\wb_data[22]_i_4_n_0 ),
        .I2(\wb_data[30]_i_4_n_0 ),
        .I3(\wb_data_reg[22] ),
        .I4(\wb_data_reg[0] ),
        .I5(\wb_data[31]_i_4_n_0 ),
        .O(\ex_regs2[22]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs2[22]_i_4 
       (.I0(mem_data_in[22]),
        .I1(\wb_data[31]_i_2_n_0 ),
        .O(\mem_data_reg[22]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs2[22]_i_7 
       (.I0(\id_instr[22]_i_2_n_0 ),
        .I1(\id_instr[22]_i_3_n_0 ),
        .O(\ex_regs2[22]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs2[23]_i_1 
       (.I0(\mem_be_n_reg[3]_0 [3]),
        .I1(stall),
        .O(reset_global_reg_1[4]));
  LUT6 #(
    .INIT(64'hAAAAFFFEFFFFFFFF)) 
    \ex_regs2[23]_i_2 
       (.I0(\ex_regs2_reg[23] ),
        .I1(\mem_be_n_reg[3]_3 ),
        .I2(\ex_regs2[23]_i_4_n_0 ),
        .I3(\mem_data_reg[23]_0 ),
        .I4(\ex_regs2_reg[30] ),
        .I5(\ex_regs2_reg[23]_0 ),
        .O(\mem_be_n_reg[3]_0 [3]));
  LUT6 #(
    .INIT(64'h000000000000BFBB)) 
    \ex_regs2[23]_i_4 
       (.I0(\id_instr[23]_i_3_n_0 ),
        .I1(\id_instr[23]_i_2_n_0 ),
        .I2(\wb_data[23]_i_4_n_0 ),
        .I3(\wb_data[23]_i_3_n_0 ),
        .I4(\wb_data_reg[0] ),
        .I5(\wb_data[31]_i_4_n_0 ),
        .O(\ex_regs2[23]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs2[23]_i_5 
       (.I0(mem_data_in[23]),
        .I1(\wb_data[31]_i_2_n_0 ),
        .O(\mem_data_reg[23]_0 ));
  LUT6 #(
    .INIT(64'h0000000000007775)) 
    \ex_regs2[24]_i_4 
       (.I0(\wb_data[0]_i_6_n_0 ),
        .I1(\wb_data[24]_i_4_n_0 ),
        .I2(\wb_data[30]_i_4_n_0 ),
        .I3(\wb_data_reg[0]_1 ),
        .I4(\wb_data_reg[0] ),
        .I5(\wb_data[31]_i_4_n_0 ),
        .O(\mtimecmp_reg[24] ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs2[24]_i_5 
       (.I0(mem_data_in[24]),
        .I1(\wb_data[31]_i_2_n_0 ),
        .O(\mem_data_reg[24]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs2[26]_i_1 
       (.I0(\mem_be_n_reg[3]_0 [4]),
        .I1(stall),
        .O(reset_global_reg_1[5]));
  LUT6 #(
    .INIT(64'hFFFF00FEFFFFFFFF)) 
    \ex_regs2[26]_i_2 
       (.I0(\mem_be_n_reg[3]_3 ),
        .I1(\ex_regs2[26]_i_3_n_0 ),
        .I2(\mem_data_reg[26]_0 ),
        .I3(\ex_regs2_reg[30] ),
        .I4(\ex_regs2_reg[26] ),
        .I5(\ex_regs2_reg[26]_0 ),
        .O(\mem_be_n_reg[3]_0 [4]));
  LUT6 #(
    .INIT(64'h000000000000BFBB)) 
    \ex_regs2[26]_i_3 
       (.I0(\id_instr[26]_i_3_n_0 ),
        .I1(\id_instr[26]_i_2_n_0 ),
        .I2(\wb_data[26]_i_4_n_0 ),
        .I3(\wb_data[26]_i_3_n_0 ),
        .I4(\wb_data_reg[0] ),
        .I5(\wb_data[31]_i_4_n_0 ),
        .O(\ex_regs2[26]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs2[26]_i_4 
       (.I0(mem_data_in[26]),
        .I1(\wb_data[31]_i_2_n_0 ),
        .O(\mem_data_reg[26]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs2[27]_i_1 
       (.I0(\mem_be_n_reg[3]_0 [5]),
        .I1(stall),
        .O(reset_global_reg_1[6]));
  LUT6 #(
    .INIT(64'hFFFF00FEFFFFFFFF)) 
    \ex_regs2[27]_i_2 
       (.I0(\mem_be_n_reg[3]_3 ),
        .I1(\ex_regs2[27]_i_3_n_0 ),
        .I2(\mem_data_reg[27]_0 ),
        .I3(\ex_regs2_reg[30] ),
        .I4(\ex_regs2_reg[27] ),
        .I5(\ex_regs2_reg[27]_0 ),
        .O(\mem_be_n_reg[3]_0 [5]));
  LUT6 #(
    .INIT(64'h000000000000BFBB)) 
    \ex_regs2[27]_i_3 
       (.I0(\id_instr[27]_i_3_n_0 ),
        .I1(\id_instr[27]_i_2_n_0 ),
        .I2(\wb_data[27]_i_4_n_0 ),
        .I3(\wb_data[27]_i_3_n_0 ),
        .I4(\wb_data_reg[0] ),
        .I5(\wb_data[31]_i_4_n_0 ),
        .O(\ex_regs2[27]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs2[27]_i_4 
       (.I0(mem_data_in[27]),
        .I1(\wb_data[31]_i_2_n_0 ),
        .O(\mem_data_reg[27]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs2[29]_i_1 
       (.I0(\mem_be_n_reg[3]_0 [6]),
        .I1(stall),
        .O(reset_global_reg_1[7]));
  LUT6 #(
    .INIT(64'hAAAAFFFEFFFFFFFF)) 
    \ex_regs2[29]_i_2 
       (.I0(\ex_regs2_reg[29] ),
        .I1(\mem_be_n_reg[3]_3 ),
        .I2(\ex_regs1[29]_i_5_n_0 ),
        .I3(\ex_regs1[29]_i_6_n_0 ),
        .I4(\ex_regs2_reg[30] ),
        .I5(\ex_regs2_reg[29]_0 ),
        .O(\mem_be_n_reg[3]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs2[30]_i_1 
       (.I0(\mem_be_n_reg[3]_0 [7]),
        .I1(stall),
        .O(reset_global_reg_1[8]));
  LUT6 #(
    .INIT(64'hAAAAFFFEFFFFFFFF)) 
    \ex_regs2[30]_i_2 
       (.I0(\ex_regs2_reg[30]_0 ),
        .I1(\mem_be_n_reg[3]_3 ),
        .I2(\ex_regs2[30]_i_4_n_0 ),
        .I3(\mem_data_reg[30]_0 ),
        .I4(\ex_regs2_reg[30] ),
        .I5(\ex_regs2_reg[30]_1 ),
        .O(\mem_be_n_reg[3]_0 [7]));
  LUT6 #(
    .INIT(64'h0000000000007775)) 
    \ex_regs2[30]_i_4 
       (.I0(\wb_data[6]_i_13_n_0 ),
        .I1(\wb_data[30]_i_5_n_0 ),
        .I2(\wb_data[30]_i_4_n_0 ),
        .I3(\wb_data_reg[6]_0 ),
        .I4(\wb_data_reg[0] ),
        .I5(\wb_data[31]_i_4_n_0 ),
        .O(\ex_regs2[30]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs2[30]_i_5 
       (.I0(mem_data_in[30]),
        .I1(\wb_data[31]_i_2_n_0 ),
        .O(\mem_data_reg[30]_0 ));
  LUT6 #(
    .INIT(64'h000000000000BFBB)) 
    \ex_regs2[31]_i_4 
       (.I0(\id_instr[31]_i_3_n_0 ),
        .I1(\id_instr[31]_i_2_n_0 ),
        .I2(\wb_data[31]_i_8_n_0 ),
        .I3(\wb_data[31]_i_7_n_0 ),
        .I4(\wb_data_reg[0] ),
        .I5(\wb_data[31]_i_4_n_0 ),
        .O(\mtime_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs2[31]_i_5 
       (.I0(mem_data_in[31]),
        .I1(\wb_data[31]_i_2_n_0 ),
        .O(\mem_data_reg[31]_0 ));
  LUT5 #(
    .INIT(32'hAA020202)) 
    \ext_ram_addr_OBUF[0]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(\base_ram_addr_OBUF[0]_inst_i_2_n_0 ),
        .I2(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .I3(pc_ram_en),
        .I4(\ext_ram_addr_OBUF[19]_inst_i_1_0 [0]),
        .O(ext_ram_addr_OBUF[0]));
  LUT6 #(
    .INIT(64'h8888A88800002000)) 
    \ext_ram_addr_OBUF[10]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(pc_ram_en),
        .I2(mem_en_in),
        .I3(mem_addr_out[12]),
        .I4(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .I5(\ext_ram_addr_OBUF[19]_inst_i_1_0 [10]),
        .O(ext_ram_addr_OBUF[10]));
  LUT6 #(
    .INIT(64'h8888A88800002000)) 
    \ext_ram_addr_OBUF[11]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(pc_ram_en),
        .I2(mem_en_in),
        .I3(mem_addr_out[13]),
        .I4(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .I5(\ext_ram_addr_OBUF[19]_inst_i_1_0 [11]),
        .O(ext_ram_addr_OBUF[11]));
  LUT6 #(
    .INIT(64'h8888A88800002000)) 
    \ext_ram_addr_OBUF[12]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(pc_ram_en),
        .I2(mem_en_in),
        .I3(mem_addr_out[14]),
        .I4(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .I5(\ext_ram_addr_OBUF[19]_inst_i_1_0 [12]),
        .O(ext_ram_addr_OBUF[12]));
  LUT6 #(
    .INIT(64'h8888A88800002000)) 
    \ext_ram_addr_OBUF[13]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(pc_ram_en),
        .I2(mem_en_in),
        .I3(mem_addr_out[15]),
        .I4(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .I5(\ext_ram_addr_OBUF[19]_inst_i_1_0 [13]),
        .O(ext_ram_addr_OBUF[13]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ext_ram_addr_OBUF[14]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(\base_ram_addr_OBUF[14]_inst_i_2_n_0 ),
        .O(ext_ram_addr_OBUF[14]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ext_ram_addr_OBUF[15]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(\base_ram_addr_OBUF[15]_inst_i_2_n_0 ),
        .O(ext_ram_addr_OBUF[15]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ext_ram_addr_OBUF[16]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(\base_ram_addr_OBUF[16]_inst_i_2_n_0 ),
        .O(ext_ram_addr_OBUF[16]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ext_ram_addr_OBUF[17]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(\base_ram_addr_OBUF[17]_inst_i_2_n_0 ),
        .O(ext_ram_addr_OBUF[17]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ext_ram_addr_OBUF[18]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(\base_ram_addr_OBUF[18]_inst_i_2_n_0 ),
        .O(ext_ram_addr_OBUF[18]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ext_ram_addr_OBUF[19]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(\base_ram_addr_OBUF[19]_inst_i_3_n_0 ),
        .O(ext_ram_addr_OBUF[19]));
  LUT4 #(
    .INIT(16'h4044)) 
    \ext_ram_addr_OBUF[19]_inst_i_2 
       (.I0(uart_rdn_OBUF_inst_i_3_n_0),
        .I1(uart_rdn_OBUF_inst_i_2_n_0),
        .I2(pc_ram_en_reg),
        .I3(\mtime_reg[7] ),
        .O(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888A88800002000)) 
    \ext_ram_addr_OBUF[1]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(pc_ram_en),
        .I2(mem_en_in),
        .I3(mem_addr_out[3]),
        .I4(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .I5(\ext_ram_addr_OBUF[19]_inst_i_1_0 [1]),
        .O(ext_ram_addr_OBUF[1]));
  LUT6 #(
    .INIT(64'h8888A88800002000)) 
    \ext_ram_addr_OBUF[2]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(pc_ram_en),
        .I2(mem_en_in),
        .I3(mem_addr_out[4]),
        .I4(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .I5(\ext_ram_addr_OBUF[19]_inst_i_1_0 [2]),
        .O(ext_ram_addr_OBUF[2]));
  LUT6 #(
    .INIT(64'h8888A88800002000)) 
    \ext_ram_addr_OBUF[3]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(pc_ram_en),
        .I2(mem_en_in),
        .I3(mem_addr_out[5]),
        .I4(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .I5(\ext_ram_addr_OBUF[19]_inst_i_1_0 [3]),
        .O(ext_ram_addr_OBUF[3]));
  LUT6 #(
    .INIT(64'h8888A88800002000)) 
    \ext_ram_addr_OBUF[4]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(pc_ram_en),
        .I2(mem_en_in),
        .I3(mem_addr_out[6]),
        .I4(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .I5(\ext_ram_addr_OBUF[19]_inst_i_1_0 [4]),
        .O(ext_ram_addr_OBUF[4]));
  LUT6 #(
    .INIT(64'h8888A88800002000)) 
    \ext_ram_addr_OBUF[5]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(pc_ram_en),
        .I2(mem_en_in),
        .I3(mem_addr_out[7]),
        .I4(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .I5(\ext_ram_addr_OBUF[19]_inst_i_1_0 [5]),
        .O(ext_ram_addr_OBUF[5]));
  LUT6 #(
    .INIT(64'h8888A88800002000)) 
    \ext_ram_addr_OBUF[6]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(pc_ram_en),
        .I2(mem_en_in),
        .I3(mem_addr_out[8]),
        .I4(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .I5(\ext_ram_addr_OBUF[19]_inst_i_1_0 [6]),
        .O(ext_ram_addr_OBUF[6]));
  LUT6 #(
    .INIT(64'hA022A000A000A000)) 
    \ext_ram_addr_OBUF[7]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .I2(\ext_ram_addr_OBUF[19]_inst_i_1_0 [7]),
        .I3(pc_ram_en),
        .I4(mem_en_in),
        .I5(mem_addr_out[9]),
        .O(ext_ram_addr_OBUF[7]));
  LUT6 #(
    .INIT(64'h8888A88800002000)) 
    \ext_ram_addr_OBUF[8]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(pc_ram_en),
        .I2(mem_en_in),
        .I3(mem_addr_out[10]),
        .I4(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .I5(\ext_ram_addr_OBUF[19]_inst_i_1_0 [8]),
        .O(ext_ram_addr_OBUF[8]));
  LUT6 #(
    .INIT(64'h8888A88800002000)) 
    \ext_ram_addr_OBUF[9]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(pc_ram_en),
        .I2(mem_en_in),
        .I3(mem_addr_out[11]),
        .I4(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .I5(\ext_ram_addr_OBUF[19]_inst_i_1_0 [9]),
        .O(ext_ram_addr_OBUF[9]));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \ext_ram_be_n_OBUF[0]_inst_i_1 
       (.I0(mem_en_in),
        .I1(pc_ram_en),
        .I2(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I3(mem_be_n_in[0]),
        .I4(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .I5(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .O(ext_ram_be_n_OBUF[0]));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \ext_ram_be_n_OBUF[1]_inst_i_1 
       (.I0(mem_en_in),
        .I1(pc_ram_en),
        .I2(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I3(mem_be_n_in[1]),
        .I4(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .I5(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .O(ext_ram_be_n_OBUF[1]));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \ext_ram_be_n_OBUF[2]_inst_i_1 
       (.I0(mem_en_in),
        .I1(pc_ram_en),
        .I2(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I3(mem_be_n_in[2]),
        .I4(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .I5(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .O(ext_ram_be_n_OBUF[2]));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \ext_ram_be_n_OBUF[3]_inst_i_1 
       (.I0(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .I1(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I2(mem_be_n_in[3]),
        .I3(mem_en_in),
        .I4(pc_ram_en),
        .I5(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .O(ext_ram_be_n_OBUF[3]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h0DFF)) 
    ext_ram_ce_n_OBUF_inst_i_1
       (.I0(mem_en_in),
        .I1(\base_ram_addr_OBUF[13]_inst_i_3_n_0 ),
        .I2(pc_ram_en),
        .I3(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .O(ext_ram_ce_n_OBUF));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \ext_ram_data_IOBUF[0]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(mem_en_reg_0),
        .I2(\mtime[39]_i_2_n_0 ),
        .I3(mem_data_in[0]),
        .O(ext_ram_data_OBUF[0]));
  LUT6 #(
    .INIT(64'h0020002022220020)) 
    \ext_ram_data_IOBUF[10]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(mem_en_reg_0),
        .I2(mem_data_in[2]),
        .I3(\mtimecmp[47]_i_3_n_0 ),
        .I4(mem_data_in[10]),
        .I5(\mtimecmp[47]_i_2_n_0 ),
        .O(ext_ram_data_OBUF[10]));
  LUT6 #(
    .INIT(64'h0020002022220020)) 
    \ext_ram_data_IOBUF[11]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(mem_en_reg_0),
        .I2(mem_data_in[3]),
        .I3(\mtimecmp[47]_i_3_n_0 ),
        .I4(mem_data_in[11]),
        .I5(\mtimecmp[47]_i_2_n_0 ),
        .O(ext_ram_data_OBUF[11]));
  LUT6 #(
    .INIT(64'h0020002022220020)) 
    \ext_ram_data_IOBUF[12]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(mem_en_reg_0),
        .I2(mem_data_in[4]),
        .I3(\mtimecmp[47]_i_3_n_0 ),
        .I4(mem_data_in[12]),
        .I5(\mtimecmp[47]_i_2_n_0 ),
        .O(ext_ram_data_OBUF[12]));
  LUT6 #(
    .INIT(64'h0020002022220020)) 
    \ext_ram_data_IOBUF[13]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(mem_en_reg_0),
        .I2(mem_data_in[5]),
        .I3(\mtimecmp[47]_i_3_n_0 ),
        .I4(mem_data_in[13]),
        .I5(\mtimecmp[47]_i_2_n_0 ),
        .O(ext_ram_data_OBUF[13]));
  LUT6 #(
    .INIT(64'h0020002022220020)) 
    \ext_ram_data_IOBUF[14]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(mem_en_reg_0),
        .I2(mem_data_in[6]),
        .I3(\mtimecmp[47]_i_3_n_0 ),
        .I4(mem_data_in[14]),
        .I5(\mtimecmp[47]_i_2_n_0 ),
        .O(ext_ram_data_OBUF[14]));
  LUT6 #(
    .INIT(64'h0020002022220020)) 
    \ext_ram_data_IOBUF[15]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(mem_en_reg_0),
        .I2(mem_data_in[7]),
        .I3(\mtimecmp[47]_i_3_n_0 ),
        .I4(mem_data_in[15]),
        .I5(\mtimecmp[47]_i_2_n_0 ),
        .O(ext_ram_data_OBUF[15]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ext_ram_data_IOBUF[16]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(mem_en_reg_0),
        .I2(mem_write_data_out[16]),
        .O(ext_ram_data_OBUF[16]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ext_ram_data_IOBUF[17]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(mem_en_reg_0),
        .I2(mem_write_data_out[17]),
        .O(ext_ram_data_OBUF[17]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ext_ram_data_IOBUF[18]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(mem_en_reg_0),
        .I2(mem_write_data_out[18]),
        .O(ext_ram_data_OBUF[18]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ext_ram_data_IOBUF[19]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(mem_en_reg_0),
        .I2(mem_write_data_out[19]),
        .O(ext_ram_data_OBUF[19]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \ext_ram_data_IOBUF[1]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(mem_en_reg_0),
        .I2(\mtime[39]_i_2_n_0 ),
        .I3(mem_data_in[1]),
        .O(ext_ram_data_OBUF[1]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ext_ram_data_IOBUF[20]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(mem_en_reg_0),
        .I2(mem_write_data_out[20]),
        .O(ext_ram_data_OBUF[20]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ext_ram_data_IOBUF[21]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(mem_en_reg_0),
        .I2(mem_write_data_out[21]),
        .O(ext_ram_data_OBUF[21]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ext_ram_data_IOBUF[22]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(mem_en_reg_0),
        .I2(mem_write_data_out[22]),
        .O(ext_ram_data_OBUF[22]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ext_ram_data_IOBUF[23]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(mem_en_reg_0),
        .I2(mem_write_data_out[23]),
        .O(ext_ram_data_OBUF[23]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ext_ram_data_IOBUF[24]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(mem_en_reg_0),
        .I2(mem_write_data_out[24]),
        .O(ext_ram_data_OBUF[24]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ext_ram_data_IOBUF[25]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(mem_en_reg_0),
        .I2(mem_write_data_out[25]),
        .O(ext_ram_data_OBUF[25]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ext_ram_data_IOBUF[26]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(mem_en_reg_0),
        .I2(mem_write_data_out[26]),
        .O(ext_ram_data_OBUF[26]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ext_ram_data_IOBUF[27]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(mem_en_reg_0),
        .I2(mem_write_data_out[27]),
        .O(ext_ram_data_OBUF[27]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ext_ram_data_IOBUF[28]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(mem_en_reg_0),
        .I2(mem_write_data_out[28]),
        .O(ext_ram_data_OBUF[28]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ext_ram_data_IOBUF[29]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(mem_en_reg_0),
        .I2(mem_write_data_out[29]),
        .O(ext_ram_data_OBUF[29]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \ext_ram_data_IOBUF[2]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(mem_en_reg_0),
        .I2(\mtime[39]_i_2_n_0 ),
        .I3(mem_data_in[2]),
        .O(ext_ram_data_OBUF[2]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ext_ram_data_IOBUF[30]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(mem_en_reg_0),
        .I2(mem_write_data_out[30]),
        .O(ext_ram_data_OBUF[30]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ext_ram_data_IOBUF[31]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(mem_en_reg_0),
        .I2(mem_write_data_out[31]),
        .O(ext_ram_data_OBUF[31]));
  LUT1 #(
    .INIT(2'h1)) 
    \ext_ram_data_IOBUF[31]_inst_i_2 
       (.I0(\ext_ram_data_IOBUF[31]_inst_i_3_n_0 ),
        .O(\ext_ram_data_TRI[0] ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ext_ram_data_IOBUF[31]_inst_i_3 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(mem_en_reg_0),
        .O(\ext_ram_data_IOBUF[31]_inst_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \ext_ram_data_IOBUF[3]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(mem_en_reg_0),
        .I2(\mtime[39]_i_2_n_0 ),
        .I3(mem_data_in[3]),
        .O(ext_ram_data_OBUF[3]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \ext_ram_data_IOBUF[4]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(mem_en_reg_0),
        .I2(\mtime[39]_i_2_n_0 ),
        .I3(mem_data_in[4]),
        .O(ext_ram_data_OBUF[4]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \ext_ram_data_IOBUF[5]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(mem_en_reg_0),
        .I2(\mtime[39]_i_2_n_0 ),
        .I3(mem_data_in[5]),
        .O(ext_ram_data_OBUF[5]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \ext_ram_data_IOBUF[6]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(mem_en_reg_0),
        .I2(\mtime[39]_i_2_n_0 ),
        .I3(mem_data_in[6]),
        .O(ext_ram_data_OBUF[6]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \ext_ram_data_IOBUF[7]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(mem_en_reg_0),
        .I2(\mtime[39]_i_2_n_0 ),
        .I3(mem_data_in[7]),
        .O(ext_ram_data_OBUF[7]));
  LUT6 #(
    .INIT(64'h0020002022220020)) 
    \ext_ram_data_IOBUF[8]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(mem_en_reg_0),
        .I2(mem_data_in[0]),
        .I3(\mtimecmp[47]_i_3_n_0 ),
        .I4(mem_data_in[8]),
        .I5(\mtimecmp[47]_i_2_n_0 ),
        .O(ext_ram_data_OBUF[8]));
  LUT6 #(
    .INIT(64'h0020002022220020)) 
    \ext_ram_data_IOBUF[9]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(mem_en_reg_0),
        .I2(mem_data_in[1]),
        .I3(\mtimecmp[47]_i_3_n_0 ),
        .I4(mem_data_in[9]),
        .I5(\mtimecmp[47]_i_2_n_0 ),
        .O(ext_ram_data_OBUF[9]));
  LUT6 #(
    .INIT(64'h0000FFFDFFFFFFFF)) 
    ext_ram_oe_n_OBUF_inst_i_1
       (.I0(mem_en_in),
        .I1(uart_wrn_OBUF_inst_i_3_n_0),
        .I2(mem_alu_opcode_in[5]),
        .I3(Q),
        .I4(pc_ram_en),
        .I5(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .O(ext_ram_oe_n_OBUF));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'hD)) 
    ext_ram_we_n_OBUF_inst_i_1
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I1(mem_en_reg_0),
        .O(ext_ram_we_n_OBUF));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h00008F00)) 
    \id_instr[0]_i_1 
       (.I0(ext_ram_data_IBUF[0]),
        .I1(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I2(\id_instr[0]_i_2_n_0 ),
        .I3(pc_ram_en),
        .I4(\id_instr_reg[8] ),
        .O(pc_ram_en_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hBEFF)) 
    \id_instr[0]_i_2 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(base_ram_data_IBUF[0]),
        .O(\id_instr[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \id_instr[10]_i_1 
       (.I0(\id_instr[10]_i_2_n_0 ),
        .I1(\id_instr[10]_i_3_n_0 ),
        .I2(pc_ram_en),
        .I3(\id_instr_reg[8] ),
        .O(pc_ram_en_reg_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hBEFF)) 
    \id_instr[10]_i_2 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(base_ram_data_IBUF[10]),
        .O(\id_instr[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \id_instr[10]_i_3 
       (.I0(ext_ram_data_IBUF[10]),
        .I1(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .O(\id_instr[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \id_instr[11]_i_1 
       (.I0(\id_instr[11]_i_2_n_0 ),
        .I1(\id_instr[11]_i_3_n_0 ),
        .I2(pc_ram_en),
        .I3(\id_instr_reg[8] ),
        .O(pc_ram_en_reg_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \id_instr[11]_i_2 
       (.I0(ext_ram_data_IBUF[11]),
        .I1(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .O(\id_instr[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h4100)) 
    \id_instr[11]_i_3 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(base_ram_data_IBUF[11]),
        .O(\id_instr[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \id_instr[12]_i_1 
       (.I0(\id_instr[12]_i_2_n_0 ),
        .I1(\id_instr[12]_i_3_n_0 ),
        .I2(pc_ram_en),
        .I3(\id_instr_reg[8] ),
        .O(pc_ram_en_reg_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \id_instr[12]_i_2 
       (.I0(ext_ram_data_IBUF[12]),
        .I1(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .O(\id_instr[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h4100)) 
    \id_instr[12]_i_3 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(base_ram_data_IBUF[12]),
        .O(\id_instr[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \id_instr[13]_i_1 
       (.I0(\id_instr[13]_i_2_n_0 ),
        .I1(pc_ram_en),
        .I2(\id_instr_reg[8] ),
        .O(pc_ram_en_reg_0[13]));
  LUT6 #(
    .INIT(64'hFF26FFBFFF04FF9D)) 
    \id_instr[13]_i_2 
       (.I0(uart_rdn_OBUF_inst_i_3_n_0),
        .I1(uart_rdn_OBUF_inst_i_2_n_0),
        .I2(ext_ram_data_IBUF[13]),
        .I3(\id_instr_reg[0] ),
        .I4(base_ram_data_IBUF[13]),
        .I5(\id_instr_reg[13] ),
        .O(\id_instr[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \id_instr[14]_i_1 
       (.I0(\id_instr[14]_i_2_n_0 ),
        .I1(\id_instr[14]_i_3_n_0 ),
        .I2(pc_ram_en),
        .I3(\id_instr_reg[8] ),
        .O(pc_ram_en_reg_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hBEFF)) 
    \id_instr[14]_i_2 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(base_ram_data_IBUF[14]),
        .O(\id_instr[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \id_instr[14]_i_3 
       (.I0(ext_ram_data_IBUF[14]),
        .I1(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .O(\id_instr[14]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \id_instr[15]_i_1 
       (.I0(\id_instr[15]_i_2_n_0 ),
        .I1(\id_instr[15]_i_3_n_0 ),
        .I2(pc_ram_en),
        .I3(\id_instr_reg[8] ),
        .O(pc_ram_en_reg_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hBEFF)) 
    \id_instr[15]_i_2 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(base_ram_data_IBUF[15]),
        .O(\id_instr[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \id_instr[15]_i_3 
       (.I0(ext_ram_data_IBUF[15]),
        .I1(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .O(\id_instr[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00D0)) 
    \id_instr[15]_rep_i_1 
       (.I0(\id_instr[15]_i_2_n_0 ),
        .I1(\id_instr[15]_i_3_n_0 ),
        .I2(pc_ram_en),
        .I3(\id_instr_reg[8] ),
        .O(pc_ram_en_reg_6));
  LUT4 #(
    .INIT(16'h00D0)) 
    \id_instr[15]_rep_i_1__0 
       (.I0(\id_instr[15]_i_2_n_0 ),
        .I1(\id_instr[15]_i_3_n_0 ),
        .I2(pc_ram_en),
        .I3(\id_instr_reg[8] ),
        .O(pc_ram_en_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \id_instr[16]_i_1 
       (.I0(\id_instr[16]_i_2_n_0 ),
        .I1(\id_instr[16]_i_3_n_0 ),
        .I2(pc_ram_en),
        .I3(\id_instr_reg[8] ),
        .O(pc_ram_en_reg_0[16]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hBEFF)) 
    \id_instr[16]_i_2 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(base_ram_data_IBUF[16]),
        .O(\id_instr[16]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \id_instr[16]_i_3 
       (.I0(ext_ram_data_IBUF[16]),
        .I1(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .O(\id_instr[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00D0)) 
    \id_instr[16]_rep_i_1 
       (.I0(\id_instr[16]_i_2_n_0 ),
        .I1(\id_instr[16]_i_3_n_0 ),
        .I2(pc_ram_en),
        .I3(\id_instr_reg[8] ),
        .O(pc_ram_en_reg_4));
  LUT4 #(
    .INIT(16'h00D0)) 
    \id_instr[16]_rep_i_1__0 
       (.I0(\id_instr[16]_i_2_n_0 ),
        .I1(\id_instr[16]_i_3_n_0 ),
        .I2(pc_ram_en),
        .I3(\id_instr_reg[8] ),
        .O(pc_ram_en_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \id_instr[17]_i_1 
       (.I0(\id_instr[17]_i_2_n_0 ),
        .I1(\id_instr[17]_i_3_n_0 ),
        .I2(pc_ram_en),
        .I3(\id_instr_reg[8] ),
        .O(pc_ram_en_reg_0[17]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hBEFF)) 
    \id_instr[17]_i_2 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(base_ram_data_IBUF[17]),
        .O(\id_instr[17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \id_instr[17]_i_3 
       (.I0(ext_ram_data_IBUF[17]),
        .I1(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .O(\id_instr[17]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \id_instr[18]_i_1 
       (.I0(\id_instr[18]_i_2_n_0 ),
        .I1(\id_instr[18]_i_3_n_0 ),
        .I2(pc_ram_en),
        .I3(\id_instr_reg[8] ),
        .O(pc_ram_en_reg_0[18]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hBEFF)) 
    \id_instr[18]_i_2 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(base_ram_data_IBUF[18]),
        .O(\id_instr[18]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \id_instr[18]_i_3 
       (.I0(ext_ram_data_IBUF[18]),
        .I1(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .O(\id_instr[18]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \id_instr[19]_i_1 
       (.I0(\id_instr[19]_i_2_n_0 ),
        .I1(\id_instr[19]_i_3_n_0 ),
        .I2(pc_ram_en),
        .I3(\id_instr_reg[8] ),
        .O(pc_ram_en_reg_0[19]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \id_instr[19]_i_2 
       (.I0(ext_ram_data_IBUF[19]),
        .I1(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .O(\id_instr[19]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h4100)) 
    \id_instr[19]_i_3 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(base_ram_data_IBUF[19]),
        .O(\id_instr[19]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \id_instr[1]_i_1 
       (.I0(\id_instr[1]_i_2_n_0 ),
        .I1(\id_instr[1]_i_3_n_0 ),
        .I2(pc_ram_en),
        .I3(\id_instr_reg[8] ),
        .O(pc_ram_en_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hBEFF)) 
    \id_instr[1]_i_2 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(base_ram_data_IBUF[1]),
        .O(\id_instr[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \id_instr[1]_i_3 
       (.I0(ext_ram_data_IBUF[1]),
        .I1(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .O(\id_instr[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \id_instr[20]_i_1 
       (.I0(\id_instr[20]_i_2_n_0 ),
        .I1(\id_instr[20]_i_3_n_0 ),
        .I2(pc_ram_en),
        .I3(\id_instr_reg[8] ),
        .O(pc_ram_en_reg_0[20]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hBEFF)) 
    \id_instr[20]_i_2 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(base_ram_data_IBUF[20]),
        .O(\id_instr[20]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \id_instr[20]_i_3 
       (.I0(ext_ram_data_IBUF[20]),
        .I1(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .O(\id_instr[20]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00D0)) 
    \id_instr[20]_rep_i_1 
       (.I0(\id_instr[20]_i_2_n_0 ),
        .I1(\id_instr[20]_i_3_n_0 ),
        .I2(pc_ram_en),
        .I3(\id_instr_reg[8] ),
        .O(pc_ram_en_reg_1));
  LUT4 #(
    .INIT(16'h00D0)) 
    \id_instr[20]_rep_i_1__0 
       (.I0(\id_instr[20]_i_2_n_0 ),
        .I1(\id_instr[20]_i_3_n_0 ),
        .I2(pc_ram_en),
        .I3(\id_instr_reg[8] ),
        .O(pc_ram_en_reg_2));
  LUT4 #(
    .INIT(16'h00D0)) 
    \id_instr[20]_rep_i_1__1 
       (.I0(\id_instr[20]_i_2_n_0 ),
        .I1(\id_instr[20]_i_3_n_0 ),
        .I2(pc_ram_en),
        .I3(\id_instr_reg[8] ),
        .O(pc_ram_en_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \id_instr[21]_i_1 
       (.I0(\id_instr[21]_i_2_n_0 ),
        .I1(\id_instr[21]_i_3_n_0 ),
        .I2(pc_ram_en),
        .I3(\id_instr_reg[8] ),
        .O(pc_ram_en_reg_0[21]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \id_instr[21]_i_2 
       (.I0(ext_ram_data_IBUF[21]),
        .I1(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .O(\id_instr[21]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h4100)) 
    \id_instr[21]_i_3 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(base_ram_data_IBUF[21]),
        .O(\id_instr[21]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \id_instr[22]_i_1 
       (.I0(\id_instr[22]_i_2_n_0 ),
        .I1(\id_instr[22]_i_3_n_0 ),
        .I2(pc_ram_en),
        .I3(\id_instr_reg[8] ),
        .O(pc_ram_en_reg_0[22]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \id_instr[22]_i_2 
       (.I0(ext_ram_data_IBUF[22]),
        .I1(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .O(\id_instr[22]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h4100)) 
    \id_instr[22]_i_3 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(base_ram_data_IBUF[22]),
        .O(\id_instr[22]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \id_instr[23]_i_1 
       (.I0(\id_instr[23]_i_2_n_0 ),
        .I1(\id_instr[23]_i_3_n_0 ),
        .I2(pc_ram_en),
        .I3(\id_instr_reg[8] ),
        .O(pc_ram_en_reg_0[23]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hBEFF)) 
    \id_instr[23]_i_2 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(base_ram_data_IBUF[23]),
        .O(\id_instr[23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \id_instr[23]_i_3 
       (.I0(ext_ram_data_IBUF[23]),
        .I1(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .O(\id_instr[23]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \id_instr[24]_i_1 
       (.I0(\id_instr[24]_i_2_n_0 ),
        .I1(\id_instr[24]_i_3_n_0 ),
        .I2(pc_ram_en),
        .I3(\id_instr_reg[8] ),
        .O(pc_ram_en_reg_0[24]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hBEFF)) 
    \id_instr[24]_i_2 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(base_ram_data_IBUF[24]),
        .O(\id_instr[24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \id_instr[24]_i_3 
       (.I0(ext_ram_data_IBUF[24]),
        .I1(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .O(\id_instr[24]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \id_instr[25]_i_1 
       (.I0(\id_instr[25]_i_2_n_0 ),
        .I1(\id_instr[25]_i_3_n_0 ),
        .I2(pc_ram_en),
        .I3(\id_instr_reg[8] ),
        .O(pc_ram_en_reg_0[25]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hBEFF)) 
    \id_instr[25]_i_2 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(base_ram_data_IBUF[25]),
        .O(\id_instr[25]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \id_instr[25]_i_3 
       (.I0(ext_ram_data_IBUF[25]),
        .I1(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .O(\id_instr[25]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \id_instr[26]_i_1 
       (.I0(\id_instr[26]_i_2_n_0 ),
        .I1(\id_instr[26]_i_3_n_0 ),
        .I2(pc_ram_en),
        .I3(\id_instr_reg[8] ),
        .O(pc_ram_en_reg_0[26]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hBEFF)) 
    \id_instr[26]_i_2 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(base_ram_data_IBUF[26]),
        .O(\id_instr[26]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \id_instr[26]_i_3 
       (.I0(ext_ram_data_IBUF[26]),
        .I1(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .O(\id_instr[26]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \id_instr[27]_i_1 
       (.I0(\id_instr[27]_i_2_n_0 ),
        .I1(\id_instr[27]_i_3_n_0 ),
        .I2(pc_ram_en),
        .I3(\id_instr_reg[8] ),
        .O(pc_ram_en_reg_0[27]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \id_instr[27]_i_2 
       (.I0(ext_ram_data_IBUF[27]),
        .I1(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .O(\id_instr[27]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h4100)) 
    \id_instr[27]_i_3 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(base_ram_data_IBUF[27]),
        .O(\id_instr[27]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \id_instr[28]_i_1 
       (.I0(\id_instr[28]_i_2_n_0 ),
        .I1(\id_instr[28]_i_3_n_0 ),
        .I2(pc_ram_en),
        .I3(\id_instr_reg[8] ),
        .O(pc_ram_en_reg_0[28]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \id_instr[28]_i_2 
       (.I0(ext_ram_data_IBUF[28]),
        .I1(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .O(\id_instr[28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h4100)) 
    \id_instr[28]_i_3 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(base_ram_data_IBUF[28]),
        .O(\id_instr[28]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \id_instr[29]_i_1 
       (.I0(\id_instr[29]_i_2_n_0 ),
        .I1(\id_instr[29]_i_3_n_0 ),
        .I2(pc_ram_en),
        .I3(\id_instr_reg[8] ),
        .O(pc_ram_en_reg_0[29]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \id_instr[29]_i_2 
       (.I0(ext_ram_data_IBUF[29]),
        .I1(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .O(\id_instr[29]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h4100)) 
    \id_instr[29]_i_3 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(base_ram_data_IBUF[29]),
        .O(\id_instr[29]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \id_instr[2]_i_1 
       (.I0(\id_instr[2]_i_2_n_0 ),
        .I1(\id_instr[2]_i_3_n_0 ),
        .I2(pc_ram_en),
        .I3(\id_instr_reg[8] ),
        .O(pc_ram_en_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hBEFF)) 
    \id_instr[2]_i_2 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(base_ram_data_IBUF[2]),
        .O(\id_instr[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \id_instr[2]_i_3 
       (.I0(ext_ram_data_IBUF[2]),
        .I1(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .O(\id_instr[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \id_instr[30]_i_1 
       (.I0(\id_instr[30]_i_2_n_0 ),
        .I1(\id_instr[30]_i_3_n_0 ),
        .I2(pc_ram_en),
        .I3(\id_instr_reg[8] ),
        .O(pc_ram_en_reg_0[30]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hBEFF)) 
    \id_instr[30]_i_2 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(base_ram_data_IBUF[30]),
        .O(\id_instr[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \id_instr[30]_i_3 
       (.I0(ext_ram_data_IBUF[30]),
        .I1(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .O(\id_instr[30]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \id_instr[31]_i_1 
       (.I0(\id_instr[31]_i_2_n_0 ),
        .I1(\id_instr[31]_i_3_n_0 ),
        .I2(pc_ram_en),
        .I3(\id_instr_reg[8] ),
        .O(pc_ram_en_reg_0[31]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hBEFF)) 
    \id_instr[31]_i_2 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(base_ram_data_IBUF[31]),
        .O(\id_instr[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \id_instr[31]_i_3 
       (.I0(ext_ram_data_IBUF[31]),
        .I1(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .O(\id_instr[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \id_instr[3]_i_1 
       (.I0(\id_instr[3]_i_2_n_0 ),
        .I1(\id_instr[3]_i_3_n_0 ),
        .I2(pc_ram_en),
        .I3(\id_instr_reg[8] ),
        .O(pc_ram_en_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hBEFF)) 
    \id_instr[3]_i_2 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(base_ram_data_IBUF[3]),
        .O(\id_instr[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \id_instr[3]_i_3 
       (.I0(ext_ram_data_IBUF[3]),
        .I1(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .O(\id_instr[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h0000F800)) 
    \id_instr[4]_i_1 
       (.I0(ext_ram_data_IBUF[4]),
        .I1(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I2(\id_instr[4]_i_2_n_0 ),
        .I3(pc_ram_en),
        .I4(\id_instr_reg[8] ),
        .O(pc_ram_en_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h4100)) 
    \id_instr[4]_i_2 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(base_ram_data_IBUF[4]),
        .O(\id_instr[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \id_instr[5]_i_1 
       (.I0(\id_instr[5]_i_2_n_0 ),
        .I1(\id_instr[5]_i_3_n_0 ),
        .I2(pc_ram_en),
        .I3(\id_instr_reg[8] ),
        .O(pc_ram_en_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hBEFF)) 
    \id_instr[5]_i_2 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(base_ram_data_IBUF[5]),
        .O(\id_instr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \id_instr[5]_i_3 
       (.I0(ext_ram_data_IBUF[5]),
        .I1(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .O(\id_instr[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00008F00)) 
    \id_instr[6]_i_1 
       (.I0(ext_ram_data_IBUF[6]),
        .I1(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I2(\id_instr[6]_i_2_n_0 ),
        .I3(pc_ram_en),
        .I4(\id_instr_reg[8] ),
        .O(pc_ram_en_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hBEFF)) 
    \id_instr[6]_i_2 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(base_ram_data_IBUF[6]),
        .O(\id_instr[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \id_instr[7]_i_1 
       (.I0(\id_instr[7]_i_2_n_0 ),
        .I1(\id_instr[7]_i_3_n_0 ),
        .I2(pc_ram_en),
        .I3(\id_instr_reg[8] ),
        .O(pc_ram_en_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hBEFF)) 
    \id_instr[7]_i_2 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(base_ram_data_IBUF[7]),
        .O(\id_instr[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \id_instr[7]_i_3 
       (.I0(ext_ram_data_IBUF[7]),
        .I1(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .O(\id_instr[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \id_instr[8]_i_1 
       (.I0(\id_instr[8]_i_2_n_0 ),
        .I1(pc_ram_en),
        .I2(\id_instr_reg[8] ),
        .O(pc_ram_en_reg_0[8]));
  LUT6 #(
    .INIT(64'hFF04FF9DFF26FFBF)) 
    \id_instr[8]_i_2 
       (.I0(uart_rdn_OBUF_inst_i_3_n_0),
        .I1(uart_rdn_OBUF_inst_i_2_n_0),
        .I2(ext_ram_data_IBUF[8]),
        .I3(\id_instr_reg[0] ),
        .I4(base_ram_data_IBUF[8]),
        .I5(uart_dataready_IBUF),
        .O(\id_instr[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \id_instr[9]_i_1 
       (.I0(\id_instr[9]_i_2_n_0 ),
        .I1(\id_instr[9]_i_3_n_0 ),
        .I2(pc_ram_en),
        .I3(\id_instr_reg[8] ),
        .O(pc_ram_en_reg_0[9]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \id_instr[9]_i_2 
       (.I0(ext_ram_data_IBUF[9]),
        .I1(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .O(\id_instr[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h4100)) 
    \id_instr[9]_i_3 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(base_ram_data_IBUF[9]),
        .O(\id_instr[9]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h8888B888)) 
    \leds_OBUF[10]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_1_0 [2]),
        .I1(pc_ram_en),
        .I2(mem_en_in),
        .I3(mem_addr_in[4]),
        .I4(\leds_OBUF[15]_inst_i_2_n_0 ),
        .O(leds_OBUF[2]));
  LUT5 #(
    .INIT(32'h8888B888)) 
    \leds_OBUF[11]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_1_0 [3]),
        .I1(pc_ram_en),
        .I2(mem_en_in),
        .I3(mem_addr_in[5]),
        .I4(\leds_OBUF[15]_inst_i_2_n_0 ),
        .O(leds_OBUF[3]));
  LUT5 #(
    .INIT(32'h8888B888)) 
    \leds_OBUF[12]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_1_0 [4]),
        .I1(pc_ram_en),
        .I2(mem_en_in),
        .I3(mem_addr_in[6]),
        .I4(\leds_OBUF[15]_inst_i_2_n_0 ),
        .O(leds_OBUF[4]));
  LUT5 #(
    .INIT(32'h8888B888)) 
    \leds_OBUF[13]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_1_0 [5]),
        .I1(pc_ram_en),
        .I2(mem_en_in),
        .I3(mem_addr_in[7]),
        .I4(\leds_OBUF[15]_inst_i_2_n_0 ),
        .O(leds_OBUF[5]));
  LUT5 #(
    .INIT(32'h8888B888)) 
    \leds_OBUF[14]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_1_0 [6]),
        .I1(pc_ram_en),
        .I2(mem_en_in),
        .I3(mem_addr_in[8]),
        .I4(\leds_OBUF[15]_inst_i_2_n_0 ),
        .O(leds_OBUF[6]));
  LUT5 #(
    .INIT(32'hFF400040)) 
    \leds_OBUF[15]_inst_i_1 
       (.I0(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I1(mem_addr_in[9]),
        .I2(mem_en_in),
        .I3(pc_ram_en),
        .I4(\ext_ram_addr_OBUF[19]_inst_i_1_0 [7]),
        .O(leds_OBUF[7]));
  LUT2 #(
    .INIT(4'hE)) 
    \leds_OBUF[15]_inst_i_2 
       (.I0(Q),
        .I1(uart_wrn_OBUF_inst_i_3_n_0),
        .O(\leds_OBUF[15]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00FE)) 
    \leds_OBUF[6]_inst_i_14 
       (.I0(\leds_OBUF[6]_inst_i_23_n_0 ),
        .I1(\leds_OBUF[6]_inst_i_24_n_0 ),
        .I2(\wb_data[2]_i_2_n_0 ),
        .I3(\ex_regs1_reg[5] ),
        .I4(\leds_OBUF[7]_inst_i_40_1 ),
        .I5(\leds_OBUF[7]_inst_i_40_2 ),
        .O(id_regs1_out[0]));
  LUT6 #(
    .INIT(64'h0000110000001F00)) 
    \leds_OBUF[6]_inst_i_23 
       (.I0(\wb_data[6]_i_5_n_0 ),
        .I1(\leds_OBUF[6]_inst_i_26_n_0 ),
        .I2(\wb_data[3]_i_6_n_0 ),
        .I3(mem_en_in),
        .I4(pc_ram_en),
        .I5(\leds_OBUF[6]_inst_i_27_n_0 ),
        .O(\leds_OBUF[6]_inst_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h0000110000001F00)) 
    \leds_OBUF[6]_inst_i_24 
       (.I0(\wb_data[7]_i_5_n_0 ),
        .I1(\leds_OBUF[6]_inst_i_28_n_0 ),
        .I2(\wb_data[7]_i_9_n_0 ),
        .I3(mem_en_in),
        .I4(pc_ram_en),
        .I5(\leds_OBUF[6]_inst_i_29_n_0 ),
        .O(\leds_OBUF[6]_inst_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hA2AAA2A2A2AAAAAA)) 
    \leds_OBUF[6]_inst_i_26 
       (.I0(\leds_OBUF[6]_inst_i_33_n_0 ),
        .I1(\id_instr_reg[0] ),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(\leds_OBUF[6]_inst_i_34_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .I5(\leds_OBUF[6]_inst_i_35_n_0 ),
        .O(\leds_OBUF[6]_inst_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hA2AAA2A2A2AAAAAA)) 
    \leds_OBUF[6]_inst_i_27 
       (.I0(\leds_OBUF[6]_inst_i_36_n_0 ),
        .I1(\id_instr_reg[0] ),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(\leds_OBUF[6]_inst_i_37_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .I5(\leds_OBUF[6]_inst_i_38_n_0 ),
        .O(\leds_OBUF[6]_inst_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hA2AAA2A2A2AAAAAA)) 
    \leds_OBUF[6]_inst_i_28 
       (.I0(\leds_OBUF[6]_inst_i_39_n_0 ),
        .I1(\id_instr_reg[0] ),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(\leds_OBUF[6]_inst_i_40_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .I5(\leds_OBUF[6]_inst_i_41_n_0 ),
        .O(\leds_OBUF[6]_inst_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hA2AAA2A2A2AAAAAA)) 
    \leds_OBUF[6]_inst_i_29 
       (.I0(\leds_OBUF[6]_inst_i_42_n_0 ),
        .I1(\id_instr_reg[0] ),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(\leds_OBUF[6]_inst_i_43_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .I5(\leds_OBUF[6]_inst_i_44_n_0 ),
        .O(\leds_OBUF[6]_inst_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \leds_OBUF[6]_inst_i_33 
       (.I0(\id_instr[18]_i_2_n_0 ),
        .I1(\id_instr[18]_i_3_n_0 ),
        .O(\leds_OBUF[6]_inst_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \leds_OBUF[6]_inst_i_34 
       (.I0(\pc[23]_i_27_0 [17]),
        .I1(\mtime[63]_i_8_n_0 ),
        .I2(\mtime[63]_i_9_n_0 ),
        .I3(\mtime[63]_i_10_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_8_n_0),
        .I5(\pc[23]_i_27_0 [48]),
        .O(\leds_OBUF[6]_inst_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \leds_OBUF[6]_inst_i_35 
       (.I0(\pc[23]_i_27_1 [13]),
        .I1(\mtime[63]_i_8_n_0 ),
        .I2(\mtime[63]_i_9_n_0 ),
        .I3(\mtime[63]_i_10_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_8_n_0),
        .I5(\pc[23]_i_27_1 [34]),
        .O(\leds_OBUF[6]_inst_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \leds_OBUF[6]_inst_i_36 
       (.I0(\id_instr[26]_i_2_n_0 ),
        .I1(\id_instr[26]_i_3_n_0 ),
        .O(\leds_OBUF[6]_inst_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \leds_OBUF[6]_inst_i_37 
       (.I0(\pc[23]_i_27_0 [25]),
        .I1(\mtime[63]_i_8_n_0 ),
        .I2(\mtime[63]_i_9_n_0 ),
        .I3(\mtime[63]_i_10_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_8_n_0),
        .I5(\pc[23]_i_27_0 [56]),
        .O(\leds_OBUF[6]_inst_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \leds_OBUF[6]_inst_i_38 
       (.I0(\pc[23]_i_27_1 [18]),
        .I1(\mtime[63]_i_8_n_0 ),
        .I2(\mtime[63]_i_9_n_0 ),
        .I3(\mtime[63]_i_10_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_8_n_0),
        .I5(\pc[23]_i_27_1 [39]),
        .O(\leds_OBUF[6]_inst_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \leds_OBUF[6]_inst_i_39 
       (.I0(\id_instr[10]_i_2_n_0 ),
        .I1(\id_instr[10]_i_3_n_0 ),
        .O(\leds_OBUF[6]_inst_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \leds_OBUF[6]_inst_i_40 
       (.I0(\pc[23]_i_27_0 [9]),
        .I1(\mtime[63]_i_8_n_0 ),
        .I2(\mtime[63]_i_9_n_0 ),
        .I3(\mtime[63]_i_10_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_8_n_0),
        .I5(\pc[23]_i_27_0 [40]),
        .O(\leds_OBUF[6]_inst_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \leds_OBUF[6]_inst_i_41 
       (.I0(\pc[23]_i_27_1 [8]),
        .I1(\mtime[63]_i_8_n_0 ),
        .I2(\mtime[63]_i_9_n_0 ),
        .I3(\mtime[63]_i_10_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_8_n_0),
        .I5(\pc[23]_i_27_1 [29]),
        .O(\leds_OBUF[6]_inst_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \leds_OBUF[6]_inst_i_42 
       (.I0(\id_instr[2]_i_2_n_0 ),
        .I1(\id_instr[2]_i_3_n_0 ),
        .O(\leds_OBUF[6]_inst_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \leds_OBUF[6]_inst_i_43 
       (.I0(\pc[23]_i_27_0 [2]),
        .I1(\mtime[63]_i_8_n_0 ),
        .I2(\mtime[63]_i_9_n_0 ),
        .I3(\mtime[63]_i_10_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_8_n_0),
        .I5(\pc[23]_i_27_0 [33]),
        .O(\leds_OBUF[6]_inst_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \leds_OBUF[6]_inst_i_44 
       (.I0(\pc[23]_i_27_1 [2]),
        .I1(\mtime[63]_i_8_n_0 ),
        .I2(\mtime[63]_i_9_n_0 ),
        .I3(\mtime[63]_i_10_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_8_n_0),
        .I5(\pc[23]_i_27_1 [23]),
        .O(\leds_OBUF[6]_inst_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \leds_OBUF[7]_inst_i_103 
       (.I0(\id_instr[3]_i_2_n_0 ),
        .I1(\id_instr[3]_i_3_n_0 ),
        .O(\leds_OBUF[7]_inst_i_103_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \leds_OBUF[7]_inst_i_104 
       (.I0(\pc[23]_i_27_0 [3]),
        .I1(\mtime[63]_i_8_n_0 ),
        .I2(\mtime[63]_i_9_n_0 ),
        .I3(\mtime[63]_i_10_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_8_n_0),
        .I5(\pc[23]_i_27_0 [34]),
        .O(\leds_OBUF[7]_inst_i_104_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \leds_OBUF[7]_inst_i_105 
       (.I0(\pc[23]_i_27_1 [3]),
        .I1(\mtime[63]_i_8_n_0 ),
        .I2(\mtime[63]_i_9_n_0 ),
        .I3(\mtime[63]_i_10_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_8_n_0),
        .I5(\pc[23]_i_27_1 [24]),
        .O(\leds_OBUF[7]_inst_i_105_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \leds_OBUF[7]_inst_i_106 
       (.I0(\id_instr[27]_i_2_n_0 ),
        .I1(\id_instr[27]_i_3_n_0 ),
        .O(\leds_OBUF[7]_inst_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \leds_OBUF[7]_inst_i_107 
       (.I0(\pc[23]_i_27_0 [26]),
        .I1(\mtime[63]_i_8_n_0 ),
        .I2(\mtime[63]_i_9_n_0 ),
        .I3(\mtime[63]_i_10_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_8_n_0),
        .I5(\pc[23]_i_27_0 [57]),
        .O(\leds_OBUF[7]_inst_i_107_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \leds_OBUF[7]_inst_i_108 
       (.I0(\pc[23]_i_27_1 [19]),
        .I1(\mtime[63]_i_8_n_0 ),
        .I2(\mtime[63]_i_9_n_0 ),
        .I3(\mtime[63]_i_10_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_8_n_0),
        .I5(\pc[23]_i_27_1 [40]),
        .O(\leds_OBUF[7]_inst_i_108_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \leds_OBUF[7]_inst_i_109 
       (.I0(\id_instr[11]_i_2_n_0 ),
        .I1(\id_instr[11]_i_3_n_0 ),
        .O(\leds_OBUF[7]_inst_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \leds_OBUF[7]_inst_i_110 
       (.I0(\pc[23]_i_27_0 [10]),
        .I1(\mtime[63]_i_8_n_0 ),
        .I2(\mtime[63]_i_9_n_0 ),
        .I3(\mtime[63]_i_10_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_8_n_0),
        .I5(\pc[23]_i_27_0 [41]),
        .O(\leds_OBUF[7]_inst_i_110_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \leds_OBUF[7]_inst_i_111 
       (.I0(\pc[23]_i_27_1 [9]),
        .I1(\mtime[63]_i_8_n_0 ),
        .I2(\mtime[63]_i_9_n_0 ),
        .I3(\mtime[63]_i_10_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_8_n_0),
        .I5(\pc[23]_i_27_1 [30]),
        .O(\leds_OBUF[7]_inst_i_111_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \leds_OBUF[7]_inst_i_112 
       (.I0(\id_instr[19]_i_2_n_0 ),
        .I1(\id_instr[19]_i_3_n_0 ),
        .O(\leds_OBUF[7]_inst_i_112_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \leds_OBUF[7]_inst_i_113 
       (.I0(\pc[23]_i_27_0 [18]),
        .I1(\mtime[63]_i_8_n_0 ),
        .I2(\mtime[63]_i_9_n_0 ),
        .I3(\mtime[63]_i_10_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_8_n_0),
        .I5(\pc[23]_i_27_0 [49]),
        .O(\leds_OBUF[7]_inst_i_113_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \leds_OBUF[7]_inst_i_114 
       (.I0(\pc[23]_i_27_1 [14]),
        .I1(\mtime[63]_i_8_n_0 ),
        .I2(\mtime[63]_i_9_n_0 ),
        .I3(\mtime[63]_i_10_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_8_n_0),
        .I5(\pc[23]_i_27_1 [35]),
        .O(\leds_OBUF[7]_inst_i_114_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \leds_OBUF[7]_inst_i_118 
       (.I0(\id_instr[1]_i_2_n_0 ),
        .I1(\id_instr[1]_i_3_n_0 ),
        .O(\leds_OBUF[7]_inst_i_118_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \leds_OBUF[7]_inst_i_119 
       (.I0(\pc[23]_i_27_0 [1]),
        .I1(\mtime[63]_i_8_n_0 ),
        .I2(\mtime[63]_i_9_n_0 ),
        .I3(\mtime[63]_i_10_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_8_n_0),
        .I5(\pc[23]_i_27_0 [32]),
        .O(\leds_OBUF[7]_inst_i_119_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \leds_OBUF[7]_inst_i_120 
       (.I0(\pc[23]_i_27_1 [1]),
        .I1(\mtime[63]_i_8_n_0 ),
        .I2(\mtime[63]_i_9_n_0 ),
        .I3(\mtime[63]_i_10_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_8_n_0),
        .I5(\pc[23]_i_27_1 [22]),
        .O(\leds_OBUF[7]_inst_i_120_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \leds_OBUF[7]_inst_i_121 
       (.I0(\id_instr[25]_i_2_n_0 ),
        .I1(\id_instr[25]_i_3_n_0 ),
        .O(\leds_OBUF[7]_inst_i_121_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \leds_OBUF[7]_inst_i_122 
       (.I0(\pc[23]_i_27_0 [24]),
        .I1(\mtime[63]_i_8_n_0 ),
        .I2(\mtime[63]_i_9_n_0 ),
        .I3(\mtime[63]_i_10_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_8_n_0),
        .I5(\pc[23]_i_27_0 [55]),
        .O(\leds_OBUF[7]_inst_i_122_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \leds_OBUF[7]_inst_i_123 
       (.I0(\pc[23]_i_27_1 [17]),
        .I1(\mtime[63]_i_8_n_0 ),
        .I2(\mtime[63]_i_9_n_0 ),
        .I3(\mtime[63]_i_10_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_8_n_0),
        .I5(\pc[23]_i_27_1 [38]),
        .O(\leds_OBUF[7]_inst_i_123_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \leds_OBUF[7]_inst_i_124 
       (.I0(\id_instr[9]_i_2_n_0 ),
        .I1(\id_instr[9]_i_3_n_0 ),
        .O(\leds_OBUF[7]_inst_i_124_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \leds_OBUF[7]_inst_i_125 
       (.I0(\pc[23]_i_27_0 [8]),
        .I1(\mtime[63]_i_8_n_0 ),
        .I2(\mtime[63]_i_9_n_0 ),
        .I3(\mtime[63]_i_10_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_8_n_0),
        .I5(\pc[23]_i_27_0 [39]),
        .O(\leds_OBUF[7]_inst_i_125_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \leds_OBUF[7]_inst_i_126 
       (.I0(\pc[23]_i_27_1 [7]),
        .I1(\mtime[63]_i_8_n_0 ),
        .I2(\mtime[63]_i_9_n_0 ),
        .I3(\mtime[63]_i_10_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_8_n_0),
        .I5(\pc[23]_i_27_1 [28]),
        .O(\leds_OBUF[7]_inst_i_126_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \leds_OBUF[7]_inst_i_127 
       (.I0(\id_instr[17]_i_2_n_0 ),
        .I1(\id_instr[17]_i_3_n_0 ),
        .O(\leds_OBUF[7]_inst_i_127_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \leds_OBUF[7]_inst_i_128 
       (.I0(\pc[23]_i_27_0 [16]),
        .I1(\mtime[63]_i_8_n_0 ),
        .I2(\mtime[63]_i_9_n_0 ),
        .I3(\mtime[63]_i_10_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_8_n_0),
        .I5(\pc[23]_i_27_0 [47]),
        .O(\leds_OBUF[7]_inst_i_128_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \leds_OBUF[7]_inst_i_129 
       (.I0(\pc[23]_i_27_1 [12]),
        .I1(\mtime[63]_i_8_n_0 ),
        .I2(\mtime[63]_i_9_n_0 ),
        .I3(\mtime[63]_i_10_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_8_n_0),
        .I5(\pc[23]_i_27_1 [33]),
        .O(\leds_OBUF[7]_inst_i_129_n_0 ));
  LUT6 #(
    .INIT(64'h0000099009900000)) 
    \leds_OBUF[7]_inst_i_25 
       (.I0(id_regs2_out[16]),
        .I1(\leds_OBUF[7]_inst_i_14 [3]),
        .I2(\mem_be_n_reg[3]_6 ),
        .I3(\leds_OBUF[7]_inst_i_14_0 ),
        .I4(\leds_OBUF[7]_inst_i_14_1 ),
        .I5(id_regs2_out[15]),
        .O(\ex_regs2[15]_i_2_1 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBABABBBA)) 
    \leds_OBUF[7]_inst_i_28 
       (.I0(\pc[31]_i_15 ),
        .I1(\ex_regs1_reg[5] ),
        .I2(\mem_data_reg[31]_0 ),
        .I3(\wb_data[31]_i_3_n_0 ),
        .I4(\wb_data[31]_i_4_n_0 ),
        .I5(\mem_be_n_reg[3]_3 ),
        .O(\wb_data_reg[31] ));
  LUT6 #(
    .INIT(64'h0000099009900000)) 
    \leds_OBUF[7]_inst_i_35 
       (.I0(id_regs2_out[16]),
        .I1(\leds_OBUF[7]_inst_i_14 [3]),
        .I2(\mem_be_n_reg[3]_6 ),
        .I3(\leds_OBUF[7]_inst_i_14_0 ),
        .I4(\leds_OBUF[7]_inst_i_14_1 ),
        .I5(id_regs2_out[15]),
        .O(\ex_regs2[15]_i_2_0 ));
  LUT6 #(
    .INIT(64'h0990000000000990)) 
    \leds_OBUF[7]_inst_i_37 
       (.I0(\leds_OBUF[7]_inst_i_14 [1]),
        .I1(id_regs2_out[11]),
        .I2(\leds_OBUF[7]_inst_i_56_n_0 ),
        .I3(id_regs2_out[10]),
        .I4(id_regs2_out[9]),
        .I5(\leds_OBUF[7]_inst_i_14 [0]),
        .O(\pc[11]_i_13 ));
  LUT6 #(
    .INIT(64'h2222222200000002)) 
    \leds_OBUF[7]_inst_i_44 
       (.I0(\leds_OBUF[7]_inst_i_26 ),
        .I1(\leds_OBUF[7]_inst_i_26_0 ),
        .I2(\mem_alu_opcode_reg[5]_2 ),
        .I3(\mtimecmp_reg[28] ),
        .I4(\mem_be_n_reg[2]_1 ),
        .I5(\ex_regs1_reg[5] ),
        .O(\mem_be_n_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFEFFFFFFFF)) 
    \leds_OBUF[7]_inst_i_46 
       (.I0(\leds_OBUF[7]_inst_i_26_1 ),
        .I1(\ex_regs1[13]_i_5_n_0 ),
        .I2(\ex_regs1[13]_i_6_n_0 ),
        .I3(\wb_data[13]_i_2_n_0 ),
        .I4(\ex_regs2_reg[30] ),
        .I5(\leds_OBUF[7]_inst_i_26_2 ),
        .O(\mem_be_n_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001F11)) 
    \leds_OBUF[7]_inst_i_47 
       (.I0(\wb_data[31]_i_12_n_0 ),
        .I1(\pc[23]_i_25_n_0 ),
        .I2(\wb_data[31]_i_10_n_0 ),
        .I3(mem_be_n_in[3]),
        .I4(mem_oe_n_out),
        .I5(\ex_regs2[30]_i_4_n_0 ),
        .O(\mem_be_n_reg[3]_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001F11)) 
    \leds_OBUF[7]_inst_i_48 
       (.I0(\wb_data[31]_i_12_n_0 ),
        .I1(\pc[23]_i_25_n_0 ),
        .I2(\wb_data[31]_i_10_n_0 ),
        .I3(mem_be_n_in[3]),
        .I4(mem_oe_n_out),
        .I5(\ex_regs2[27]_i_3_n_0 ),
        .O(\mem_be_n_reg[3]_8 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001F11)) 
    \leds_OBUF[7]_inst_i_49 
       (.I0(\wb_data[31]_i_12_n_0 ),
        .I1(\pc[23]_i_25_n_0 ),
        .I2(\wb_data[31]_i_10_n_0 ),
        .I3(mem_be_n_in[3]),
        .I4(mem_oe_n_out),
        .I5(\mtimecmp_reg[24] ),
        .O(\mem_be_n_reg[3]_10 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001F11)) 
    \leds_OBUF[7]_inst_i_50 
       (.I0(\wb_data[31]_i_12_n_0 ),
        .I1(\pc[23]_i_25_n_0 ),
        .I2(\wb_data[31]_i_10_n_0 ),
        .I3(mem_be_n_in[3]),
        .I4(mem_oe_n_out),
        .I5(\ex_regs2[26]_i_3_n_0 ),
        .O(\mem_be_n_reg[3]_9 ));
  LUT6 #(
    .INIT(64'h0990000000000990)) 
    \leds_OBUF[7]_inst_i_51 
       (.I0(\leds_OBUF[7]_inst_i_14 [1]),
        .I1(id_regs2_out[11]),
        .I2(\leds_OBUF[7]_inst_i_56_n_0 ),
        .I3(id_regs2_out[10]),
        .I4(id_regs2_out[9]),
        .I5(\leds_OBUF[7]_inst_i_14 [0]),
        .O(S));
  LUT6 #(
    .INIT(64'hAAAAFFFEFFFFFFFF)) 
    \leds_OBUF[7]_inst_i_55 
       (.I0(\leds_OBUF[7]_inst_i_51_6 ),
        .I1(\mtimecmp_reg[27] ),
        .I2(\mem_alu_opcode_reg[5]_1 ),
        .I3(\mem_data_reg[11]_0 ),
        .I4(\ex_regs2_reg[30] ),
        .I5(\leds_OBUF[7]_inst_i_51_7 ),
        .O(id_regs2_out[11]));
  LUT6 #(
    .INIT(64'h00000000FF010000)) 
    \leds_OBUF[7]_inst_i_56 
       (.I0(\leds_OBUF[7]_inst_i_72_n_0 ),
        .I1(\leds_OBUF[7]_inst_i_73_n_0 ),
        .I2(\wb_data[10]_i_2_n_0 ),
        .I3(\ex_regs1_reg[5] ),
        .I4(\leds_OBUF[7]_inst_i_51_2 ),
        .I5(\leds_OBUF[7]_inst_i_51_3 ),
        .O(\leds_OBUF[7]_inst_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00FEFFFFFFFF)) 
    \leds_OBUF[7]_inst_i_57 
       (.I0(\leds_OBUF[7]_inst_i_72_n_0 ),
        .I1(\leds_OBUF[7]_inst_i_73_n_0 ),
        .I2(\wb_data[10]_i_2_n_0 ),
        .I3(\ex_regs2_reg[30] ),
        .I4(\leds_OBUF[7]_inst_i_51_4 ),
        .I5(\leds_OBUF[7]_inst_i_51_5 ),
        .O(id_regs2_out[10]));
  LUT6 #(
    .INIT(64'hFFFF00FEFFFFFFFF)) 
    \leds_OBUF[7]_inst_i_58 
       (.I0(\leds_OBUF[7]_inst_i_76_n_0 ),
        .I1(\pc[11]_i_32_n_0 ),
        .I2(\mem_be_n_reg[3]_1 ),
        .I3(\ex_regs2_reg[30] ),
        .I4(\leds_OBUF[7]_inst_i_51_0 ),
        .I5(\leds_OBUF[7]_inst_i_51_1 ),
        .O(id_regs2_out[9]));
  LUT6 #(
    .INIT(64'h00000000FF010000)) 
    \leds_OBUF[7]_inst_i_60 
       (.I0(\leds_OBUF[7]_inst_i_79_n_0 ),
        .I1(\leds_OBUF[7]_inst_i_80_n_0 ),
        .I2(\wb_data[3]_i_2_n_0 ),
        .I3(\ex_regs1_reg[5] ),
        .I4(\leds_OBUF[7]_inst_i_39 ),
        .I5(\leds_OBUF[7]_inst_i_39_0 ),
        .O(mem_en_reg_2));
  LUT6 #(
    .INIT(64'h00000000FF010000)) 
    \leds_OBUF[7]_inst_i_61 
       (.I0(\leds_OBUF[7]_inst_i_82_n_0 ),
        .I1(\leds_OBUF[7]_inst_i_83_n_0 ),
        .I2(\wb_data[1]_i_2_n_0 ),
        .I3(\ex_regs1_reg[5] ),
        .I4(\leds_OBUF[7]_inst_i_40 ),
        .I5(\leds_OBUF[7]_inst_i_40_0 ),
        .O(mem_en_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001F11)) 
    \leds_OBUF[7]_inst_i_62 
       (.I0(\wb_data[31]_i_12_n_0 ),
        .I1(\pc[23]_i_25_n_0 ),
        .I2(\wb_data[31]_i_10_n_0 ),
        .I3(mem_be_n_in[3]),
        .I4(mem_oe_n_out),
        .I5(\ex_regs2[23]_i_4_n_0 ),
        .O(\mem_be_n_reg[3]_11 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001F11)) 
    \leds_OBUF[7]_inst_i_63 
       (.I0(\wb_data[31]_i_12_n_0 ),
        .I1(\pc[23]_i_25_n_0 ),
        .I2(\wb_data[31]_i_10_n_0 ),
        .I3(mem_be_n_in[3]),
        .I4(mem_oe_n_out),
        .I5(\ex_regs2[15]_i_3_n_0 ),
        .O(\mem_be_n_reg[3]_15 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAABBBBB)) 
    \leds_OBUF[7]_inst_i_65 
       (.I0(\ex_regs1[14]_i_9_n_0 ),
        .I1(mem_oe_n_out),
        .I2(\ex_regs1[13]_i_8_n_0 ),
        .I3(\ex_regs1[13]_i_9_n_0 ),
        .I4(\ex_regs1[14]_i_8_n_0 ),
        .I5(\wb_data[7]_i_3_n_0 ),
        .O(\mem_data_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0155)) 
    \leds_OBUF[7]_inst_i_67 
       (.I0(mem_oe_n_out),
        .I1(\ex_regs1[13]_i_8_n_0 ),
        .I2(\ex_regs1[13]_i_9_n_0 ),
        .I3(\ex_regs1[14]_i_8_n_0 ),
        .I4(\wb_data[7]_i_3_n_0 ),
        .I5(\leds_OBUF[7]_inst_i_86_n_0 ),
        .O(\mem_alu_opcode_reg[5]_2 ));
  LUT6 #(
    .INIT(64'h0000000000007775)) 
    \leds_OBUF[7]_inst_i_68 
       (.I0(\wb_data[4]_i_9_n_0 ),
        .I1(\wb_data[28]_i_4_n_0 ),
        .I2(\wb_data[30]_i_4_n_0 ),
        .I3(\wb_data_reg[4]_0 ),
        .I4(\wb_data_reg[0] ),
        .I5(\wb_data[14]_i_3_n_0 ),
        .O(\mtimecmp_reg[28] ));
  LUT6 #(
    .INIT(64'h000000000000BFBB)) 
    \leds_OBUF[7]_inst_i_72 
       (.I0(\id_instr[26]_i_3_n_0 ),
        .I1(\id_instr[26]_i_2_n_0 ),
        .I2(\wb_data[26]_i_4_n_0 ),
        .I3(\wb_data[26]_i_3_n_0 ),
        .I4(\wb_data_reg[0] ),
        .I5(\wb_data[14]_i_3_n_0 ),
        .O(\leds_OBUF[7]_inst_i_72_n_0 ));
  LUT6 #(
    .INIT(64'hFF45FFFFFF45FF45)) 
    \leds_OBUF[7]_inst_i_73 
       (.I0(mem_oe_n_out),
        .I1(\wb_data[14]_i_9_n_0 ),
        .I2(\ex_regs1[14]_i_8_n_0 ),
        .I3(\wb_data[7]_i_3_n_0 ),
        .I4(\wb_data[13]_i_3_n_0 ),
        .I5(\wb_data[18]_i_2_n_0 ),
        .O(\leds_OBUF[7]_inst_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0155)) 
    \leds_OBUF[7]_inst_i_76 
       (.I0(mem_oe_n_out),
        .I1(\ex_regs1[13]_i_8_n_0 ),
        .I2(\ex_regs1[13]_i_9_n_0 ),
        .I3(\ex_regs1[14]_i_8_n_0 ),
        .I4(\wb_data[7]_i_3_n_0 ),
        .I5(\pc[11]_i_31_n_0 ),
        .O(\leds_OBUF[7]_inst_i_76_n_0 ));
  LUT6 #(
    .INIT(64'h0000110000001F00)) 
    \leds_OBUF[7]_inst_i_79 
       (.I0(\wb_data[7]_i_9_n_0 ),
        .I1(\leds_OBUF[7]_inst_i_89_n_0 ),
        .I2(\wb_data[3]_i_6_n_0 ),
        .I3(mem_en_in),
        .I4(pc_ram_en),
        .I5(\leds_OBUF[7]_inst_i_90_n_0 ),
        .O(\leds_OBUF[7]_inst_i_79_n_0 ));
  LUT6 #(
    .INIT(64'h0000110000001F00)) 
    \leds_OBUF[7]_inst_i_80 
       (.I0(\wb_data[7]_i_5_n_0 ),
        .I1(\leds_OBUF[7]_inst_i_91_n_0 ),
        .I2(\wb_data[6]_i_5_n_0 ),
        .I3(mem_en_in),
        .I4(pc_ram_en),
        .I5(\leds_OBUF[7]_inst_i_92_n_0 ),
        .O(\leds_OBUF[7]_inst_i_80_n_0 ));
  LUT6 #(
    .INIT(64'h0000110000001F00)) 
    \leds_OBUF[7]_inst_i_82 
       (.I0(\wb_data[7]_i_9_n_0 ),
        .I1(\leds_OBUF[7]_inst_i_96_n_0 ),
        .I2(\wb_data[3]_i_6_n_0 ),
        .I3(mem_en_in),
        .I4(pc_ram_en),
        .I5(\leds_OBUF[7]_inst_i_97_n_0 ),
        .O(\leds_OBUF[7]_inst_i_82_n_0 ));
  LUT6 #(
    .INIT(64'h0000110000001F00)) 
    \leds_OBUF[7]_inst_i_83 
       (.I0(\wb_data[7]_i_5_n_0 ),
        .I1(\leds_OBUF[7]_inst_i_98_n_0 ),
        .I2(\wb_data[6]_i_5_n_0 ),
        .I3(mem_en_in),
        .I4(pc_ram_en),
        .I5(\leds_OBUF[7]_inst_i_99_n_0 ),
        .O(\leds_OBUF[7]_inst_i_83_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \leds_OBUF[7]_inst_i_86 
       (.I0(mem_data_in[12]),
        .I1(\wb_data[31]_i_2_n_0 ),
        .O(\leds_OBUF[7]_inst_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hA2AAA2A2A2AAAAAA)) 
    \leds_OBUF[7]_inst_i_89 
       (.I0(\leds_OBUF[7]_inst_i_103_n_0 ),
        .I1(\id_instr_reg[0] ),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(\leds_OBUF[7]_inst_i_104_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .I5(\leds_OBUF[7]_inst_i_105_n_0 ),
        .O(\leds_OBUF[7]_inst_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hA2AAA2A2A2AAAAAA)) 
    \leds_OBUF[7]_inst_i_90 
       (.I0(\leds_OBUF[7]_inst_i_106_n_0 ),
        .I1(\id_instr_reg[0] ),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(\leds_OBUF[7]_inst_i_107_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .I5(\leds_OBUF[7]_inst_i_108_n_0 ),
        .O(\leds_OBUF[7]_inst_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hA2AAA2A2A2AAAAAA)) 
    \leds_OBUF[7]_inst_i_91 
       (.I0(\leds_OBUF[7]_inst_i_109_n_0 ),
        .I1(\id_instr_reg[0] ),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(\leds_OBUF[7]_inst_i_110_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .I5(\leds_OBUF[7]_inst_i_111_n_0 ),
        .O(\leds_OBUF[7]_inst_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hA2AAA2A2A2AAAAAA)) 
    \leds_OBUF[7]_inst_i_92 
       (.I0(\leds_OBUF[7]_inst_i_112_n_0 ),
        .I1(\id_instr_reg[0] ),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(\leds_OBUF[7]_inst_i_113_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .I5(\leds_OBUF[7]_inst_i_114_n_0 ),
        .O(\leds_OBUF[7]_inst_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hA2AAA2A2A2AAAAAA)) 
    \leds_OBUF[7]_inst_i_96 
       (.I0(\leds_OBUF[7]_inst_i_118_n_0 ),
        .I1(\id_instr_reg[0] ),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(\leds_OBUF[7]_inst_i_119_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .I5(\leds_OBUF[7]_inst_i_120_n_0 ),
        .O(\leds_OBUF[7]_inst_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hA2AAA2A2A2AAAAAA)) 
    \leds_OBUF[7]_inst_i_97 
       (.I0(\leds_OBUF[7]_inst_i_121_n_0 ),
        .I1(\id_instr_reg[0] ),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(\leds_OBUF[7]_inst_i_122_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .I5(\leds_OBUF[7]_inst_i_123_n_0 ),
        .O(\leds_OBUF[7]_inst_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hA2AAA2A2A2AAAAAA)) 
    \leds_OBUF[7]_inst_i_98 
       (.I0(\leds_OBUF[7]_inst_i_124_n_0 ),
        .I1(\id_instr_reg[0] ),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(\leds_OBUF[7]_inst_i_125_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .I5(\leds_OBUF[7]_inst_i_126_n_0 ),
        .O(\leds_OBUF[7]_inst_i_98_n_0 ));
  LUT6 #(
    .INIT(64'hA2AAA2A2A2AAAAAA)) 
    \leds_OBUF[7]_inst_i_99 
       (.I0(\leds_OBUF[7]_inst_i_127_n_0 ),
        .I1(\id_instr_reg[0] ),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(\leds_OBUF[7]_inst_i_128_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .I5(\leds_OBUF[7]_inst_i_129_n_0 ),
        .O(\leds_OBUF[7]_inst_i_99_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hAA0CAA00)) 
    \leds_OBUF[8]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_1_0 [0]),
        .I1(mem_addr_in[2]),
        .I2(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I3(pc_ram_en),
        .I4(mem_en_in),
        .O(leds_OBUF[0]));
  LUT5 #(
    .INIT(32'h8888B888)) 
    \leds_OBUF[9]_inst_i_1 
       (.I0(\ext_ram_addr_OBUF[19]_inst_i_1_0 [1]),
        .I1(pc_ram_en),
        .I2(mem_en_in),
        .I3(mem_addr_in[3]),
        .I4(\leds_OBUF[15]_inst_i_2_n_0 ),
        .O(leds_OBUF[1]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_addr_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_addr_reg[31]_0 [0]),
        .Q(mem_addr_in[0]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_addr_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_addr_reg[31]_0 [10]),
        .Q(mem_addr_in[10]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_addr_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_addr_reg[31]_0 [11]),
        .Q(mem_addr_in[11]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_addr_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_addr_reg[31]_0 [12]),
        .Q(mem_addr_in[12]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_addr_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_addr_reg[31]_0 [13]),
        .Q(mem_addr_in[13]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_addr_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_addr_reg[31]_0 [14]),
        .Q(mem_addr_in[14]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_addr_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_addr_reg[31]_0 [15]),
        .Q(mem_addr_in[15]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_addr_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_addr_reg[31]_0 [16]),
        .Q(mem_addr_in[16]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_addr_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_addr_reg[31]_0 [17]),
        .Q(mem_addr_in[17]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_addr_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_addr_reg[31]_0 [18]),
        .Q(mem_addr_in[18]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_addr_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_addr_reg[31]_0 [19]),
        .Q(mem_addr_in[19]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_addr_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_addr_reg[31]_0 [1]),
        .Q(mem_addr_in[1]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_addr_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_addr_reg[31]_0 [20]),
        .Q(mem_addr_in[20]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_addr_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_addr_reg[31]_0 [21]),
        .Q(mem_addr_in[21]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_addr_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_addr_reg[31]_0 [22]),
        .Q(mem_addr_in[22]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_addr_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_addr_reg[31]_0 [23]),
        .Q(mem_addr_in[23]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_addr_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_addr_reg[31]_0 [24]),
        .Q(mem_addr_in[24]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_addr_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_addr_reg[31]_0 [25]),
        .Q(mem_addr_in[25]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_addr_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_addr_reg[31]_0 [26]),
        .Q(mem_addr_in[26]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_addr_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_addr_reg[31]_0 [27]),
        .Q(mem_addr_in[27]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_addr_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_addr_reg[31]_0 [28]),
        .Q(mem_addr_in[28]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_addr_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_addr_reg[31]_0 [29]),
        .Q(mem_addr_in[29]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_addr_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_addr_reg[31]_0 [2]),
        .Q(mem_addr_in[2]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_addr_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_addr_reg[31]_0 [30]),
        .Q(mem_addr_in[30]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_addr_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_addr_reg[31]_0 [31]),
        .Q(mem_addr_in[31]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_addr_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_addr_reg[31]_0 [3]),
        .Q(mem_addr_in[3]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_addr_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_addr_reg[31]_0 [4]),
        .Q(mem_addr_in[4]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_addr_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_addr_reg[31]_0 [5]),
        .Q(mem_addr_in[5]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_addr_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_addr_reg[31]_0 [6]),
        .Q(mem_addr_in[6]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_addr_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_addr_reg[31]_0 [7]),
        .Q(mem_addr_in[7]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_addr_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_addr_reg[31]_0 [8]),
        .Q(mem_addr_in[8]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_addr_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_addr_reg[31]_0 [9]),
        .Q(mem_addr_in[9]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_alu_opcode_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_alu_opcode_reg[6]_0 [0]),
        .Q(mem_alu_opcode_in[1]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_alu_opcode_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_alu_opcode_reg[6]_0 [1]),
        .Q(mem_alu_opcode_in[2]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_alu_opcode_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_alu_opcode_reg[6]_0 [2]),
        .Q(mem_alu_opcode_in[3]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_alu_opcode_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_alu_opcode_reg[6]_0 [3]),
        .Q(mem_alu_opcode_in[4]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_alu_opcode_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_alu_opcode_reg[6]_0 [4]),
        .Q(mem_alu_opcode_in[5]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_alu_opcode_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_alu_opcode_reg[6]_0 [5]),
        .Q(mem_alu_opcode_in[6]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_be_n_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_be_n_reg[3]_17 [0]),
        .Q(mem_be_n_in[0]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_be_n_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_be_n_reg[3]_17 [1]),
        .Q(mem_be_n_in[1]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_be_n_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_be_n_reg[3]_17 [2]),
        .Q(mem_be_n_in[2]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_be_n_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_be_n_reg[3]_17 [3]),
        .Q(mem_be_n_in[3]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_data_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_data_reg[31]_2 [0]),
        .Q(mem_data_in[0]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_data_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_data_reg[31]_2 [10]),
        .Q(mem_data_in[10]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_data_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_data_reg[31]_2 [11]),
        .Q(mem_data_in[11]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_data_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_data_reg[31]_2 [12]),
        .Q(mem_data_in[12]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_data_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_data_reg[31]_2 [13]),
        .Q(mem_data_in[13]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_data_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_data_reg[31]_2 [14]),
        .Q(mem_data_in[14]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_data_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_data_reg[31]_2 [15]),
        .Q(mem_data_in[15]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_data_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_data_reg[31]_2 [16]),
        .Q(mem_data_in[16]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_data_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_data_reg[31]_2 [17]),
        .Q(mem_data_in[17]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_data_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_data_reg[31]_2 [18]),
        .Q(mem_data_in[18]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_data_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_data_reg[31]_2 [19]),
        .Q(mem_data_in[19]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_data_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_data_reg[31]_2 [1]),
        .Q(mem_data_in[1]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_data_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_data_reg[31]_2 [20]),
        .Q(mem_data_in[20]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_data_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_data_reg[31]_2 [21]),
        .Q(mem_data_in[21]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_data_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_data_reg[31]_2 [22]),
        .Q(mem_data_in[22]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_data_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_data_reg[31]_2 [23]),
        .Q(mem_data_in[23]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_data_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_data_reg[31]_2 [24]),
        .Q(mem_data_in[24]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_data_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_data_reg[31]_2 [25]),
        .Q(mem_data_in[25]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_data_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_data_reg[31]_2 [26]),
        .Q(mem_data_in[26]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_data_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_data_reg[31]_2 [27]),
        .Q(mem_data_in[27]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_data_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_data_reg[31]_2 [28]),
        .Q(mem_data_in[28]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_data_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_data_reg[31]_2 [29]),
        .Q(mem_data_in[29]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_data_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_data_reg[31]_2 [2]),
        .Q(mem_data_in[2]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_data_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_data_reg[31]_2 [30]),
        .Q(mem_data_in[30]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_data_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_data_reg[31]_2 [31]),
        .Q(mem_data_in[31]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_data_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_data_reg[31]_2 [3]),
        .Q(mem_data_in[3]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_data_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_data_reg[31]_2 [4]),
        .Q(mem_data_in[4]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_data_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_data_reg[31]_2 [5]),
        .Q(mem_data_in[5]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_data_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_data_reg[31]_2 [6]),
        .Q(mem_data_in[6]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_data_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_data_reg[31]_2 [7]),
        .Q(mem_data_in[7]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_data_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_data_reg[31]_2 [8]),
        .Q(mem_data_in[8]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_data_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_data_reg[31]_2 [9]),
        .Q(mem_data_in[9]));
  FDCE #(
    .INIT(1'b0)) 
    mem_en_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(ex_mem_en_out),
        .Q(mem_en_in));
  FDCE #(
    .INIT(1'b0)) 
    \mem_regd_addr_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_regd_addr_reg[4]_2 [0]),
        .Q(\mem_regd_addr_reg[4]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_regd_addr_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_regd_addr_reg[4]_2 [1]),
        .Q(\mem_regd_addr_reg[4]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_regd_addr_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_regd_addr_reg[4]_2 [2]),
        .Q(\mem_regd_addr_reg[4]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_regd_addr_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_regd_addr_reg[4]_2 [3]),
        .Q(\mem_regd_addr_reg[4]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_regd_addr_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(\mem_regd_addr_reg[4]_2 [4]),
        .Q(\mem_regd_addr_reg[4]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    mem_regd_en_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(Q),
        .D(ex_regd_en_in),
        .Q(mem_regd_en_in));
  LUT6 #(
    .INIT(64'h000400000004FFFF)) 
    \mtime[0]_i_1 
       (.I0(mem_en_reg_0),
        .I1(mem_data_in[0]),
        .I2(\mtime[39]_i_2_n_0 ),
        .I3(\mtime[39]_i_3_n_0 ),
        .I4(mtime_we),
        .I5(\pc[23]_i_27_1 [0]),
        .O(\mem_data_reg[15]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime[10]_i_1 
       (.I0(D[10]),
        .I1(mtime_we),
        .I2(mtime0[9]),
        .O(\mem_data_reg[15]_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime[11]_i_1 
       (.I0(D[11]),
        .I1(mtime_we),
        .I2(mtime0[10]),
        .O(\mem_data_reg[15]_1 [11]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime[12]_i_1 
       (.I0(D[12]),
        .I1(mtime_we),
        .I2(mtime0[11]),
        .O(\mem_data_reg[15]_1 [12]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime[13]_i_1 
       (.I0(D[13]),
        .I1(mtime_we),
        .I2(mtime0[12]),
        .O(\mem_data_reg[15]_1 [13]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime[14]_i_1 
       (.I0(D[14]),
        .I1(mtime_we),
        .I2(mtime0[13]),
        .O(\mem_data_reg[15]_1 [14]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime[15]_i_1 
       (.I0(D[15]),
        .I1(mtime_we),
        .I2(mtime0[14]),
        .O(\mem_data_reg[15]_1 [15]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \mtime[16]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[16]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(mtime_we),
        .I4(mtime0[15]),
        .O(\mem_data_reg[15]_1 [16]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \mtime[17]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[17]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(mtime_we),
        .I4(mtime0[16]),
        .O(\mem_data_reg[15]_1 [17]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \mtime[18]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[18]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(mtime_we),
        .I4(mtime0[17]),
        .O(\mem_data_reg[15]_1 [18]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \mtime[19]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[19]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(mtime_we),
        .I4(mtime0[18]),
        .O(\mem_data_reg[15]_1 [19]));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \mtime[1]_i_1 
       (.I0(mem_en_reg_0),
        .I1(mem_data_in[1]),
        .I2(\mtime[39]_i_2_n_0 ),
        .I3(\mtime[39]_i_3_n_0 ),
        .I4(mtime_we),
        .I5(mtime0[0]),
        .O(\mem_data_reg[15]_1 [1]));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \mtime[20]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[20]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(mtime_we),
        .I4(mtime0[19]),
        .O(\mem_data_reg[15]_1 [20]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \mtime[21]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[21]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(mtime_we),
        .I4(mtime0[20]),
        .O(\mem_data_reg[15]_1 [21]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \mtime[22]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[22]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(mtime_we),
        .I4(mtime0[21]),
        .O(\mem_data_reg[15]_1 [22]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \mtime[23]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[23]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(mtime_we),
        .I4(mtime0[22]),
        .O(\mem_data_reg[15]_1 [23]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \mtime[24]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[24]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(mtime_we),
        .I4(mtime0[23]),
        .O(\mem_data_reg[15]_1 [24]));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \mtime[25]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[25]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(mtime_we),
        .I4(mtime0[24]),
        .O(\mem_data_reg[15]_1 [25]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \mtime[26]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[26]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(mtime_we),
        .I4(mtime0[25]),
        .O(\mem_data_reg[15]_1 [26]));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \mtime[27]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[27]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(mtime_we),
        .I4(mtime0[26]),
        .O(\mem_data_reg[15]_1 [27]));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \mtime[28]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[28]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(mtime_we),
        .I4(mtime0[27]),
        .O(\mem_data_reg[15]_1 [28]));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \mtime[29]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[29]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(mtime_we),
        .I4(mtime0[28]),
        .O(\mem_data_reg[15]_1 [29]));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \mtime[2]_i_1 
       (.I0(mem_en_reg_0),
        .I1(mem_data_in[2]),
        .I2(\mtime[39]_i_2_n_0 ),
        .I3(\mtime[39]_i_3_n_0 ),
        .I4(mtime_we),
        .I5(mtime0[1]),
        .O(\mem_data_reg[15]_1 [2]));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \mtime[30]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[30]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(mtime_we),
        .I4(mtime0[29]),
        .O(\mem_data_reg[15]_1 [30]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mtime[31]_i_1 
       (.I0(\mem_addr_reg[14]_0 ),
        .I1(mtime_we),
        .O(E[0]));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \mtime[31]_i_2 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[31]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(mtime_we),
        .I4(mtime0[30]),
        .O(\mem_data_reg[15]_1 [31]));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \mtime[32]_i_1 
       (.I0(mem_en_reg_0),
        .I1(mem_data_in[0]),
        .I2(\mtime[39]_i_2_n_0 ),
        .I3(\mtime[39]_i_3_n_0 ),
        .I4(mtime_we),
        .I5(mtime0[31]),
        .O(\mem_data_reg[15]_1 [32]));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \mtime[33]_i_1 
       (.I0(mem_en_reg_0),
        .I1(mem_data_in[1]),
        .I2(\mtime[39]_i_2_n_0 ),
        .I3(\mtime[39]_i_3_n_0 ),
        .I4(mtime_we),
        .I5(mtime0[32]),
        .O(\mem_data_reg[15]_1 [33]));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \mtime[34]_i_1 
       (.I0(mem_en_reg_0),
        .I1(mem_data_in[2]),
        .I2(\mtime[39]_i_2_n_0 ),
        .I3(\mtime[39]_i_3_n_0 ),
        .I4(mtime_we),
        .I5(mtime0[33]),
        .O(\mem_data_reg[15]_1 [34]));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \mtime[35]_i_1 
       (.I0(mem_en_reg_0),
        .I1(mem_data_in[3]),
        .I2(\mtime[39]_i_2_n_0 ),
        .I3(\mtime[39]_i_3_n_0 ),
        .I4(mtime_we),
        .I5(mtime0[34]),
        .O(\mem_data_reg[15]_1 [35]));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \mtime[36]_i_1 
       (.I0(mem_en_reg_0),
        .I1(mem_data_in[4]),
        .I2(\mtime[39]_i_2_n_0 ),
        .I3(\mtime[39]_i_3_n_0 ),
        .I4(mtime_we),
        .I5(mtime0[35]),
        .O(\mem_data_reg[15]_1 [36]));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \mtime[37]_i_1 
       (.I0(mem_en_reg_0),
        .I1(mem_data_in[5]),
        .I2(\mtime[39]_i_2_n_0 ),
        .I3(\mtime[39]_i_3_n_0 ),
        .I4(mtime_we),
        .I5(mtime0[36]),
        .O(\mem_data_reg[15]_1 [37]));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \mtime[38]_i_1 
       (.I0(mem_en_reg_0),
        .I1(mem_data_in[6]),
        .I2(\mtime[39]_i_2_n_0 ),
        .I3(\mtime[39]_i_3_n_0 ),
        .I4(mtime_we),
        .I5(mtime0[37]),
        .O(\mem_data_reg[15]_1 [38]));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \mtime[39]_i_1 
       (.I0(mem_en_reg_0),
        .I1(mem_data_in[7]),
        .I2(\mtime[39]_i_2_n_0 ),
        .I3(\mtime[39]_i_3_n_0 ),
        .I4(mtime_we),
        .I5(mtime0[38]),
        .O(\mem_data_reg[15]_1 [39]));
  LUT6 #(
    .INIT(64'hFDFFFFFFFDFFFFFD)) 
    \mtime[39]_i_2 
       (.I0(mem_alu_opcode_in[5]),
        .I1(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I2(mem_be_n_in[0]),
        .I3(mem_be_n_in[2]),
        .I4(mem_be_n_in[3]),
        .I5(mem_be_n_in[1]),
        .O(\mtime[39]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FFFFFFFFFF)) 
    \mtime[39]_i_3 
       (.I0(uart_rdn_OBUF_inst_i_11_n_0),
        .I1(\mtime[39]_i_4_n_0 ),
        .I2(uart_rdn_OBUF_inst_i_7_n_0),
        .I3(\mtime_reg[7] ),
        .I4(pc_ram_en_reg),
        .I5(\mtime_reg[7]_0 ),
        .O(\mtime[39]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFD0000FFFFFFFF)) 
    \mtime[39]_i_4 
       (.I0(uart_rdn_OBUF_inst_i_34_n_0),
        .I1(\mtime[39]_i_5_n_0 ),
        .I2(\mtime[39]_i_6_n_0 ),
        .I3(uart_rdn_OBUF_inst_i_32_n_0),
        .I4(uart_rdn_OBUF_inst_i_9_n_0),
        .I5(uart_rdn_OBUF_inst_i_8_n_0),
        .O(\mtime[39]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFDFFFFFFFFF)) 
    \mtime[39]_i_5 
       (.I0(mem_addr_in[15]),
        .I1(mem_addr_in[14]),
        .I2(mem_addr_in[12]),
        .I3(uart_wrn_OBUF_inst_i_3_n_0),
        .I4(Q),
        .I5(mem_addr_in[13]),
        .O(\mtime[39]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \mtime[39]_i_6 
       (.I0(mem_addr_in[11]),
        .I1(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I2(mem_addr_in[10]),
        .O(\mtime[39]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \mtime[3]_i_1 
       (.I0(mem_en_reg_0),
        .I1(mem_data_in[3]),
        .I2(\mtime[39]_i_2_n_0 ),
        .I3(\mtime[39]_i_3_n_0 ),
        .I4(mtime_we),
        .I5(mtime0[2]),
        .O(\mem_data_reg[15]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime[40]_i_1 
       (.I0(D[8]),
        .I1(mtime_we),
        .I2(mtime0[39]),
        .O(\mem_data_reg[15]_1 [40]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime[41]_i_1 
       (.I0(D[9]),
        .I1(mtime_we),
        .I2(mtime0[40]),
        .O(\mem_data_reg[15]_1 [41]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime[42]_i_1 
       (.I0(D[10]),
        .I1(mtime_we),
        .I2(mtime0[41]),
        .O(\mem_data_reg[15]_1 [42]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime[43]_i_1 
       (.I0(D[11]),
        .I1(mtime_we),
        .I2(mtime0[42]),
        .O(\mem_data_reg[15]_1 [43]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime[44]_i_1 
       (.I0(D[12]),
        .I1(mtime_we),
        .I2(mtime0[43]),
        .O(\mem_data_reg[15]_1 [44]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime[45]_i_1 
       (.I0(D[13]),
        .I1(mtime_we),
        .I2(mtime0[44]),
        .O(\mem_data_reg[15]_1 [45]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime[46]_i_1 
       (.I0(D[14]),
        .I1(mtime_we),
        .I2(mtime0[45]),
        .O(\mem_data_reg[15]_1 [46]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime[47]_i_1 
       (.I0(D[15]),
        .I1(mtime_we),
        .I2(mtime0[46]),
        .O(\mem_data_reg[15]_1 [47]));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \mtime[48]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[16]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(mtime_we),
        .I4(mtime0[47]),
        .O(\mem_data_reg[15]_1 [48]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \mtime[48]_i_2 
       (.I0(\mtime[55]_i_3_n_0 ),
        .I1(mem_data_in[8]),
        .I2(mem_data_in[16]),
        .I3(\mtime[63]_i_12_n_0 ),
        .I4(mem_data_in[0]),
        .I5(\mtime[55]_i_4_n_0 ),
        .O(mem_write_data_out[16]));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \mtime[49]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[17]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(mtime_we),
        .I4(mtime0[48]),
        .O(\mem_data_reg[15]_1 [49]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \mtime[49]_i_2 
       (.I0(\mtime[55]_i_3_n_0 ),
        .I1(mem_data_in[9]),
        .I2(mem_data_in[1]),
        .I3(\mtime[55]_i_4_n_0 ),
        .I4(mem_data_in[17]),
        .I5(\mtime[63]_i_12_n_0 ),
        .O(mem_write_data_out[17]));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \mtime[4]_i_1 
       (.I0(mem_en_reg_0),
        .I1(mem_data_in[4]),
        .I2(\mtime[39]_i_2_n_0 ),
        .I3(\mtime[39]_i_3_n_0 ),
        .I4(mtime_we),
        .I5(mtime0[3]),
        .O(\mem_data_reg[15]_1 [4]));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \mtime[50]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[18]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(mtime_we),
        .I4(mtime0[49]),
        .O(\mem_data_reg[15]_1 [50]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \mtime[50]_i_2 
       (.I0(\mtime[55]_i_3_n_0 ),
        .I1(mem_data_in[10]),
        .I2(mem_data_in[2]),
        .I3(\mtime[55]_i_4_n_0 ),
        .I4(mem_data_in[18]),
        .I5(\mtime[63]_i_12_n_0 ),
        .O(mem_write_data_out[18]));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \mtime[51]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[19]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(mtime_we),
        .I4(mtime0[50]),
        .O(\mem_data_reg[15]_1 [51]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \mtime[51]_i_2 
       (.I0(\mtime[55]_i_3_n_0 ),
        .I1(mem_data_in[11]),
        .I2(mem_data_in[19]),
        .I3(\mtime[63]_i_12_n_0 ),
        .I4(mem_data_in[3]),
        .I5(\mtime[55]_i_4_n_0 ),
        .O(mem_write_data_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \mtime[52]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[20]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(mtime_we),
        .I4(mtime0[51]),
        .O(\mem_data_reg[15]_1 [52]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \mtime[52]_i_2 
       (.I0(\mtime[55]_i_3_n_0 ),
        .I1(mem_data_in[12]),
        .I2(mem_data_in[20]),
        .I3(\mtime[63]_i_12_n_0 ),
        .I4(mem_data_in[4]),
        .I5(\mtime[55]_i_4_n_0 ),
        .O(mem_write_data_out[20]));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \mtime[53]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[21]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(mtime_we),
        .I4(mtime0[52]),
        .O(\mem_data_reg[15]_1 [53]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \mtime[53]_i_2 
       (.I0(\mtime[55]_i_3_n_0 ),
        .I1(mem_data_in[13]),
        .I2(mem_data_in[21]),
        .I3(\mtime[63]_i_12_n_0 ),
        .I4(mem_data_in[5]),
        .I5(\mtime[55]_i_4_n_0 ),
        .O(mem_write_data_out[21]));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \mtime[54]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[22]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(mtime_we),
        .I4(mtime0[53]),
        .O(\mem_data_reg[15]_1 [54]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \mtime[54]_i_2 
       (.I0(\mtime[55]_i_3_n_0 ),
        .I1(mem_data_in[14]),
        .I2(mem_data_in[6]),
        .I3(\mtime[55]_i_4_n_0 ),
        .I4(mem_data_in[22]),
        .I5(\mtime[63]_i_12_n_0 ),
        .O(mem_write_data_out[22]));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \mtime[55]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[23]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(mtime_we),
        .I4(mtime0[54]),
        .O(\mem_data_reg[15]_1 [55]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \mtime[55]_i_2 
       (.I0(\mtime[55]_i_3_n_0 ),
        .I1(mem_data_in[15]),
        .I2(mem_data_in[7]),
        .I3(\mtime[55]_i_4_n_0 ),
        .I4(mem_data_in[23]),
        .I5(\mtime[63]_i_12_n_0 ),
        .O(mem_write_data_out[23]));
  LUT6 #(
    .INIT(64'hFFFFFBFFFFFFFFFF)) 
    \mtime[55]_i_3 
       (.I0(mem_be_n_in[2]),
        .I1(mem_be_n_in[0]),
        .I2(mem_be_n_in[1]),
        .I3(mem_be_n_in[3]),
        .I4(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I5(mem_alu_opcode_in[5]),
        .O(\mtime[55]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFDFFF)) 
    \mtime[55]_i_4 
       (.I0(mem_alu_opcode_in[5]),
        .I1(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I2(mem_be_n_in[1]),
        .I3(mem_be_n_in[0]),
        .I4(mem_be_n_in[2]),
        .O(\mtime[55]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \mtime[56]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[24]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(mtime_we),
        .I4(mtime0[55]),
        .O(\mem_data_reg[15]_1 [56]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \mtime[56]_i_2 
       (.I0(\mtime[63]_i_11_n_0 ),
        .I1(mem_data_in[8]),
        .I2(mem_data_in[24]),
        .I3(\mtime[63]_i_12_n_0 ),
        .I4(mem_data_in[0]),
        .I5(\mtime[63]_i_13_n_0 ),
        .O(mem_write_data_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \mtime[57]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[25]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(mtime_we),
        .I4(mtime0[56]),
        .O(\mem_data_reg[15]_1 [57]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \mtime[57]_i_2 
       (.I0(\mtime[63]_i_11_n_0 ),
        .I1(mem_data_in[9]),
        .I2(mem_data_in[1]),
        .I3(\mtime[63]_i_13_n_0 ),
        .I4(mem_data_in[25]),
        .I5(\mtime[63]_i_12_n_0 ),
        .O(mem_write_data_out[25]));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \mtime[58]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[26]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(mtime_we),
        .I4(mtime0[57]),
        .O(\mem_data_reg[15]_1 [58]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \mtime[58]_i_2 
       (.I0(\mtime[63]_i_11_n_0 ),
        .I1(mem_data_in[10]),
        .I2(mem_data_in[2]),
        .I3(\mtime[63]_i_13_n_0 ),
        .I4(mem_data_in[26]),
        .I5(\mtime[63]_i_12_n_0 ),
        .O(mem_write_data_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \mtime[59]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[27]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(mtime_we),
        .I4(mtime0[58]),
        .O(\mem_data_reg[15]_1 [59]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \mtime[59]_i_2 
       (.I0(\mtime[63]_i_11_n_0 ),
        .I1(mem_data_in[11]),
        .I2(mem_data_in[3]),
        .I3(\mtime[63]_i_13_n_0 ),
        .I4(mem_data_in[27]),
        .I5(\mtime[63]_i_12_n_0 ),
        .O(mem_write_data_out[27]));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \mtime[5]_i_1 
       (.I0(mem_en_reg_0),
        .I1(mem_data_in[5]),
        .I2(\mtime[39]_i_2_n_0 ),
        .I3(\mtime[39]_i_3_n_0 ),
        .I4(mtime_we),
        .I5(mtime0[4]),
        .O(\mem_data_reg[15]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \mtime[60]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[28]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(mtime_we),
        .I4(mtime0[59]),
        .O(\mem_data_reg[15]_1 [60]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \mtime[60]_i_2 
       (.I0(\mtime[63]_i_11_n_0 ),
        .I1(mem_data_in[12]),
        .I2(mem_data_in[4]),
        .I3(\mtime[63]_i_13_n_0 ),
        .I4(mem_data_in[28]),
        .I5(\mtime[63]_i_12_n_0 ),
        .O(mem_write_data_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \mtime[61]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[29]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(mtime_we),
        .I4(mtime0[60]),
        .O(\mem_data_reg[15]_1 [61]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \mtime[61]_i_2 
       (.I0(\mtime[63]_i_11_n_0 ),
        .I1(mem_data_in[13]),
        .I2(mem_data_in[5]),
        .I3(\mtime[63]_i_13_n_0 ),
        .I4(mem_data_in[29]),
        .I5(\mtime[63]_i_12_n_0 ),
        .O(mem_write_data_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \mtime[62]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[30]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(mtime_we),
        .I4(mtime0[61]),
        .O(\mem_data_reg[15]_1 [62]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \mtime[62]_i_2 
       (.I0(\mtime[63]_i_11_n_0 ),
        .I1(mem_data_in[14]),
        .I2(mem_data_in[6]),
        .I3(\mtime[63]_i_13_n_0 ),
        .I4(mem_data_in[30]),
        .I5(\mtime[63]_i_12_n_0 ),
        .O(mem_write_data_out[30]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mtime[63]_i_1 
       (.I0(\mem_addr_reg[14]_0 ),
        .I1(mtime_we),
        .O(E[1]));
  LUT6 #(
    .INIT(64'h00000000FFFF0F0E)) 
    \mtime[63]_i_10 
       (.I0(mem_addr_in[9]),
        .I1(mem_addr_in[7]),
        .I2(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I3(mem_addr_in[8]),
        .I4(uart_rdn_OBUF_inst_i_30_n_0),
        .I5(uart_rdn_OBUF_inst_i_34_n_0),
        .O(\mtime[63]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
    \mtime[63]_i_11 
       (.I0(mem_be_n_in[3]),
        .I1(mem_be_n_in[2]),
        .I2(mem_be_n_in[0]),
        .I3(mem_be_n_in[1]),
        .I4(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I5(mem_alu_opcode_in[5]),
        .O(\mtime[63]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \mtime[63]_i_12 
       (.I0(mem_alu_opcode_in[5]),
        .I1(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I2(mem_be_n_in[3]),
        .I3(mem_be_n_in[1]),
        .I4(mem_be_n_in[2]),
        .I5(mem_be_n_in[0]),
        .O(\mtime[63]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFDFFFFFFFFFFFFFF)) 
    \mtime[63]_i_13 
       (.I0(mem_alu_opcode_in[5]),
        .I1(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I2(mem_be_n_in[3]),
        .I3(mem_be_n_in[2]),
        .I4(mem_be_n_in[1]),
        .I5(mem_be_n_in[0]),
        .O(\mtime[63]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF54FF)) 
    \mtime[63]_i_14 
       (.I0(mem_addr_in[9]),
        .I1(mem_addr_in[11]),
        .I2(mem_addr_in[10]),
        .I3(mem_addr_in[2]),
        .I4(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I5(\wb_data_reg[0] ),
        .O(\mtime[63]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1300)) 
    \mtime[63]_i_15 
       (.I0(mem_addr_in[11]),
        .I1(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I2(mem_addr_in[10]),
        .I3(mem_addr_in[9]),
        .I4(uart_rdn_OBUF_inst_i_32_n_0),
        .I5(\mtime[63]_i_16_n_0 ),
        .O(\mtime[63]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h0302)) 
    \mtime[63]_i_16 
       (.I0(mem_addr_in[29]),
        .I1(Q),
        .I2(uart_wrn_OBUF_inst_i_3_n_0),
        .I3(mem_addr_in[30]),
        .O(\mtime[63]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \mtime[63]_i_2 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[31]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(mtime_we),
        .I4(mtime0[62]),
        .O(\mem_data_reg[15]_1 [63]));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \mtime[63]_i_3 
       (.I0(\mtime[63]_i_8_n_0 ),
        .I1(\mtime[63]_i_9_n_0 ),
        .I2(\mtime[63]_i_10_n_0 ),
        .I3(uart_rdn_OBUF_inst_i_8_n_0),
        .O(\mem_addr_reg[14]_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \mtime[63]_i_4 
       (.I0(uart_rdn_OBUF_inst_i_2_n_0),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(\mtimecmp_reg[40] ),
        .O(mtime_we));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \mtime[63]_i_6 
       (.I0(\mtime[63]_i_11_n_0 ),
        .I1(mem_data_in[15]),
        .I2(mem_data_in[31]),
        .I3(\mtime[63]_i_12_n_0 ),
        .I4(mem_data_in[7]),
        .I5(\mtime[63]_i_13_n_0 ),
        .O(mem_write_data_out[31]));
  LUT5 #(
    .INIT(32'hFFEFFFFB)) 
    \mtime[63]_i_8 
       (.I0(\mtime[63]_i_14_n_0 ),
        .I1(mem_addr_in[14]),
        .I2(mem_addr_in[15]),
        .I3(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I4(mem_addr_in[13]),
        .O(\mtime[63]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF070E)) 
    \mtime[63]_i_9 
       (.I0(mem_addr_in[11]),
        .I1(mem_addr_in[12]),
        .I2(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I3(mem_addr_in[13]),
        .I4(\mtime[63]_i_15_n_0 ),
        .O(\mtime[63]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \mtime[6]_i_1 
       (.I0(mem_en_reg_0),
        .I1(mem_data_in[6]),
        .I2(\mtime[39]_i_2_n_0 ),
        .I3(\mtime[39]_i_3_n_0 ),
        .I4(mtime_we),
        .I5(mtime0[5]),
        .O(\mem_data_reg[15]_1 [6]));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \mtime[7]_i_1 
       (.I0(mem_en_reg_0),
        .I1(mem_data_in[7]),
        .I2(\mtime[39]_i_2_n_0 ),
        .I3(\mtime[39]_i_3_n_0 ),
        .I4(mtime_we),
        .I5(mtime0[6]),
        .O(\mem_data_reg[15]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime[8]_i_1 
       (.I0(D[8]),
        .I1(mtime_we),
        .I2(mtime0[7]),
        .O(\mem_data_reg[15]_1 [8]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime[9]_i_1 
       (.I0(D[9]),
        .I1(mtime_we),
        .I2(mtime0[8]),
        .O(\mem_data_reg[15]_1 [9]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \mtimecmp[31]_i_1 
       (.I0(uart_rdn_OBUF_inst_i_3_n_0),
        .I1(uart_rdn_OBUF_inst_i_2_n_0),
        .I2(\mtimecmp_reg[40] ),
        .I3(\mem_addr_reg[14]_0 ),
        .O(\mtime[63]_i_3_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \mtimecmp[32]_i_1 
       (.I0(mem_en_reg_0),
        .I1(mem_data_in[0]),
        .I2(\mtime[39]_i_2_n_0 ),
        .I3(\mtime[39]_i_3_n_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \mtimecmp[33]_i_1 
       (.I0(mem_en_reg_0),
        .I1(mem_data_in[1]),
        .I2(\mtime[39]_i_2_n_0 ),
        .I3(\mtime[39]_i_3_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \mtimecmp[34]_i_1 
       (.I0(mem_en_reg_0),
        .I1(mem_data_in[2]),
        .I2(\mtime[39]_i_2_n_0 ),
        .I3(\mtime[39]_i_3_n_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \mtimecmp[35]_i_1 
       (.I0(mem_en_reg_0),
        .I1(mem_data_in[3]),
        .I2(\mtime[39]_i_2_n_0 ),
        .I3(\mtime[39]_i_3_n_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \mtimecmp[36]_i_1 
       (.I0(mem_en_reg_0),
        .I1(mem_data_in[4]),
        .I2(\mtime[39]_i_2_n_0 ),
        .I3(\mtime[39]_i_3_n_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \mtimecmp[37]_i_1 
       (.I0(mem_en_reg_0),
        .I1(mem_data_in[5]),
        .I2(\mtime[39]_i_2_n_0 ),
        .I3(\mtime[39]_i_3_n_0 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \mtimecmp[38]_i_1 
       (.I0(mem_en_reg_0),
        .I1(mem_data_in[6]),
        .I2(\mtime[39]_i_2_n_0 ),
        .I3(\mtime[39]_i_3_n_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \mtimecmp[39]_i_1 
       (.I0(mem_en_reg_0),
        .I1(mem_data_in[7]),
        .I2(\mtime[39]_i_2_n_0 ),
        .I3(\mtime[39]_i_3_n_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h0000000020AA2020)) 
    \mtimecmp[40]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(\mtimecmp[47]_i_2_n_0 ),
        .I2(mem_data_in[8]),
        .I3(\mtimecmp[47]_i_3_n_0 ),
        .I4(mem_data_in[0]),
        .I5(uart_rdn_OBUF_inst_i_2_n_0),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h0000000020AA2020)) 
    \mtimecmp[41]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(\mtimecmp[47]_i_2_n_0 ),
        .I2(mem_data_in[9]),
        .I3(\mtimecmp[47]_i_3_n_0 ),
        .I4(mem_data_in[1]),
        .I5(uart_rdn_OBUF_inst_i_2_n_0),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h0000000020AA2020)) 
    \mtimecmp[42]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(\mtimecmp[47]_i_2_n_0 ),
        .I2(mem_data_in[10]),
        .I3(\mtimecmp[47]_i_3_n_0 ),
        .I4(mem_data_in[2]),
        .I5(uart_rdn_OBUF_inst_i_2_n_0),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h0000000020AA2020)) 
    \mtimecmp[43]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(\mtimecmp[47]_i_2_n_0 ),
        .I2(mem_data_in[11]),
        .I3(\mtimecmp[47]_i_3_n_0 ),
        .I4(mem_data_in[3]),
        .I5(uart_rdn_OBUF_inst_i_2_n_0),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h0000000020AA2020)) 
    \mtimecmp[44]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(\mtimecmp[47]_i_2_n_0 ),
        .I2(mem_data_in[12]),
        .I3(\mtimecmp[47]_i_3_n_0 ),
        .I4(mem_data_in[4]),
        .I5(uart_rdn_OBUF_inst_i_2_n_0),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h0000000020AA2020)) 
    \mtimecmp[45]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(\mtimecmp[47]_i_2_n_0 ),
        .I2(mem_data_in[13]),
        .I3(\mtimecmp[47]_i_3_n_0 ),
        .I4(mem_data_in[5]),
        .I5(uart_rdn_OBUF_inst_i_2_n_0),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h0000000020AA2020)) 
    \mtimecmp[46]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(\mtimecmp[47]_i_2_n_0 ),
        .I2(mem_data_in[14]),
        .I3(\mtimecmp[47]_i_3_n_0 ),
        .I4(mem_data_in[6]),
        .I5(uart_rdn_OBUF_inst_i_2_n_0),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h0000000020AA2020)) 
    \mtimecmp[47]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(\mtimecmp[47]_i_2_n_0 ),
        .I2(mem_data_in[15]),
        .I3(\mtimecmp[47]_i_3_n_0 ),
        .I4(mem_data_in[7]),
        .I5(uart_rdn_OBUF_inst_i_2_n_0),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDFFD)) 
    \mtimecmp[47]_i_2 
       (.I0(mem_alu_opcode_in[5]),
        .I1(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I2(mem_be_n_in[3]),
        .I3(mem_be_n_in[2]),
        .I4(mem_be_n_in[0]),
        .I5(mem_be_n_in[1]),
        .O(\mtimecmp[47]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    \mtimecmp[47]_i_3 
       (.I0(mem_alu_opcode_in[5]),
        .I1(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I2(mem_be_n_in[3]),
        .I3(mem_be_n_in[1]),
        .I4(mem_be_n_in[0]),
        .O(\mtimecmp[47]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mtimecmp[48]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[16]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mtimecmp[49]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[17]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mtimecmp[50]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[18]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mtimecmp[51]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[19]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mtimecmp[52]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[20]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mtimecmp[53]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[21]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mtimecmp[54]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[22]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mtimecmp[55]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[23]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mtimecmp[56]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[24]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mtimecmp[57]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[25]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mtimecmp[58]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[26]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mtimecmp[59]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[27]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mtimecmp[60]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[28]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mtimecmp[61]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[29]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mtimecmp[62]_i_1 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[30]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \mtimecmp[63]_i_1 
       (.I0(uart_rdn_OBUF_inst_i_3_n_0),
        .I1(uart_rdn_OBUF_inst_i_2_n_0),
        .I2(\mtimecmp_reg[40] ),
        .I3(\mem_addr_reg[14]_0 ),
        .O(\mtime[63]_i_3_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mtimecmp[63]_i_2 
       (.I0(\mtimecmp_reg[40] ),
        .I1(mem_write_data_out[31]),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .O(D[31]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00FE)) 
    \pc[11]_i_14 
       (.I0(\mtimecmp_reg[16] ),
        .I1(\mem_alu_opcode_reg[5]_0 ),
        .I2(\mem_data_reg[8]_0 ),
        .I3(\ex_regs1_reg[5] ),
        .I4(\leds_OBUF[7]_inst_i_38 ),
        .I5(\leds_OBUF[7]_inst_i_38_0 ),
        .O(id_regs1_out[1]));
  LUT6 #(
    .INIT(64'h000000000000BFBB)) 
    \pc[11]_i_23 
       (.I0(\id_instr[27]_i_3_n_0 ),
        .I1(\id_instr[27]_i_2_n_0 ),
        .I2(\wb_data[27]_i_4_n_0 ),
        .I3(\wb_data[27]_i_3_n_0 ),
        .I4(\wb_data_reg[0] ),
        .I5(\wb_data[14]_i_3_n_0 ),
        .O(\mtimecmp_reg[27] ));
  LUT6 #(
    .INIT(64'hFF45FFFFFF45FF45)) 
    \pc[11]_i_24 
       (.I0(mem_oe_n_out),
        .I1(\wb_data[14]_i_9_n_0 ),
        .I2(\ex_regs1[14]_i_8_n_0 ),
        .I3(\wb_data[7]_i_3_n_0 ),
        .I4(\wb_data[13]_i_3_n_0 ),
        .I5(\wb_data[19]_i_2_n_0 ),
        .O(\mem_alu_opcode_reg[5]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEFFEF)) 
    \pc[11]_i_26 
       (.I0(\pc[11]_i_31_n_0 ),
        .I1(\wb_data[7]_i_3_n_0 ),
        .I2(\ex_regs1[14]_i_8_n_0 ),
        .I3(\wb_data[14]_i_9_n_0 ),
        .I4(mem_oe_n_out),
        .I5(\pc[11]_i_32_n_0 ),
        .O(\mem_data_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h0000000000007775)) 
    \pc[11]_i_27 
       (.I0(\ex_regs2[16]_i_7_n_0 ),
        .I1(\wb_data[16]_i_4_n_0 ),
        .I2(\wb_data[30]_i_4_n_0 ),
        .I3(\wb_data_reg[16] ),
        .I4(\wb_data_reg[0] ),
        .I5(\wb_data[13]_i_3_n_0 ),
        .O(\mtimecmp_reg[16] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0155)) 
    \pc[11]_i_28 
       (.I0(mem_oe_n_out),
        .I1(\ex_regs1[13]_i_8_n_0 ),
        .I2(\ex_regs1[13]_i_9_n_0 ),
        .I3(\ex_regs1[14]_i_8_n_0 ),
        .I4(\wb_data[7]_i_3_n_0 ),
        .I5(\pc[11]_i_33_n_0 ),
        .O(\mem_alu_opcode_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \pc[11]_i_31 
       (.I0(mem_data_in[9]),
        .I1(\wb_data[31]_i_2_n_0 ),
        .O(\pc[11]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000BFBB)) 
    \pc[11]_i_32 
       (.I0(\id_instr[17]_i_3_n_0 ),
        .I1(\id_instr[17]_i_2_n_0 ),
        .I2(\wb_data[17]_i_4_n_0 ),
        .I3(\wb_data[17]_i_3_n_0 ),
        .I4(\wb_data_reg[0] ),
        .I5(\wb_data[13]_i_3_n_0 ),
        .O(\pc[11]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000007775)) 
    \pc[11]_i_33 
       (.I0(\wb_data[0]_i_6_n_0 ),
        .I1(\wb_data[24]_i_4_n_0 ),
        .I2(\wb_data[30]_i_4_n_0 ),
        .I3(\wb_data_reg[0]_1 ),
        .I4(\wb_data_reg[0] ),
        .I5(\wb_data[14]_i_3_n_0 ),
        .O(\pc[11]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pc[15]_i_11 
       (.I0(\mem_be_n_reg[3]_2 ),
        .O(id_regs1_out[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \pc[15]_i_14 
       (.I0(\mem_be_n_reg[3]_2 ),
        .I1(\leds_OBUF[7]_inst_i_14 [2]),
        .O(\ex_regs1[14]_i_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pc[19]_i_11 
       (.I0(\mem_be_n_reg[3]_5 ),
        .O(id_regs1_out[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \pc[19]_i_12 
       (.I0(\mem_be_n_reg[3]_6 ),
        .O(id_regs1_out[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \pc[19]_i_16 
       (.I0(\mem_be_n_reg[3]_6 ),
        .I1(\mem_be_n_reg[3]_5 ),
        .O(\ex_regs1[18]_i_2_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001F11)) 
    \pc[19]_i_23 
       (.I0(\wb_data[31]_i_12_n_0 ),
        .I1(\pc[23]_i_25_n_0 ),
        .I2(\wb_data[31]_i_10_n_0 ),
        .I3(mem_be_n_in[3]),
        .I4(mem_oe_n_out),
        .I5(\ex_regs2[16]_i_3_n_0 ),
        .O(\mem_be_n_reg[3]_14 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001F11)) 
    \pc[23]_i_23 
       (.I0(\wb_data[31]_i_12_n_0 ),
        .I1(\pc[23]_i_25_n_0 ),
        .I2(\wb_data[31]_i_10_n_0 ),
        .I3(mem_be_n_in[3]),
        .I4(mem_oe_n_out),
        .I5(\mtimecmp_reg[19] ),
        .O(\mem_be_n_reg[3]_13 ));
  LUT6 #(
    .INIT(64'hFFFFFDFDFFFFFD00)) 
    \pc[23]_i_25 
       (.I0(mem_be_n_in[2]),
        .I1(\ex_regs1[14]_i_15_n_0 ),
        .I2(mem_be_n_in[0]),
        .I3(mem_be_n_in[3]),
        .I4(\wb_data_reg[0] ),
        .I5(\pc[23]_i_27_n_0 ),
        .O(\pc[23]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001F11)) 
    \pc[23]_i_26 
       (.I0(\wb_data[31]_i_12_n_0 ),
        .I1(\pc[23]_i_25_n_0 ),
        .I2(\wb_data[31]_i_10_n_0 ),
        .I3(mem_be_n_in[3]),
        .I4(mem_oe_n_out),
        .I5(\ex_regs2[22]_i_3_n_0 ),
        .O(\mem_be_n_reg[3]_12 ));
  LUT6 #(
    .INIT(64'hA2A2A2AAAAAAA2AA)) 
    \pc[23]_i_27 
       (.I0(\pc[23]_i_28_n_0 ),
        .I1(\id_instr_reg[0] ),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(\pc[23]_i_29_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .I5(\pc[23]_i_30_n_0 ),
        .O(\pc[23]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \pc[23]_i_28 
       (.I0(\id_instr[31]_i_2_n_0 ),
        .I1(\id_instr[31]_i_3_n_0 ),
        .O(\pc[23]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \pc[23]_i_29 
       (.I0(\pc[23]_i_27_1 [21]),
        .I1(\mtime[63]_i_8_n_0 ),
        .I2(\mtime[63]_i_9_n_0 ),
        .I3(\mtime[63]_i_10_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_8_n_0),
        .I5(\pc[23]_i_27_1 [42]),
        .O(\pc[23]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \pc[23]_i_30 
       (.I0(\pc[23]_i_27_0 [30]),
        .I1(\mtime[63]_i_8_n_0 ),
        .I2(\mtime[63]_i_9_n_0 ),
        .I3(\mtime[63]_i_10_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_8_n_0),
        .I5(\pc[23]_i_27_0 [61]),
        .O(\pc[23]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pc[31]_i_13 
       (.I0(\id_instr_reg[29] ),
        .O(id_regs1_out[6]));
  LUT6 #(
    .INIT(64'hBBBBBBBBBABABBBA)) 
    \pc[31]_i_23 
       (.I0(\pc[31]_i_15_0 ),
        .I1(\ex_regs1_reg[5] ),
        .I2(\mem_data_reg[30]_0 ),
        .I3(\wb_data[30]_i_2_n_0 ),
        .I4(\wb_data[31]_i_4_n_0 ),
        .I5(\mem_be_n_reg[3]_3 ),
        .O(\wb_data_reg[30] ));
  LUT2 #(
    .INIT(4'h9)) 
    \pc[7]_i_16 
       (.I0(reset_global_reg),
        .I1(\ex_regs2[14]_i_8_0 [3]),
        .O(\id_instr_reg[24] ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    uart_rdn_OBUF_inst_i_1
       (.I0(uart_rdn_OBUF_inst_i_2_n_0),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_4_n_0),
        .I3(\id_instr_reg[0] ),
        .O(uart_rdn_OBUF));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    uart_rdn_OBUF_inst_i_10
       (.I0(uart_rdn_OBUF_inst_i_34_n_0),
        .I1(mem_addr_in[15]),
        .I2(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I3(mem_addr_in[14]),
        .I4(uart_rdn_OBUF_inst_i_35_n_0),
        .I5(uart_rdn_OBUF_inst_i_36_n_0),
        .O(uart_rdn_OBUF_inst_i_10_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    uart_rdn_OBUF_inst_i_11
       (.I0(uart_wrn_OBUF_inst_i_6_n_0),
        .I1(uart_wrn_OBUF_inst_i_7_n_0),
        .I2(uart_wrn_OBUF_inst_i_8_n_0),
        .I3(uart_rdn_OBUF_inst_i_37_n_0),
        .I4(uart_rdn_OBUF_inst_i_33_n_0),
        .I5(uart_rdn_OBUF_inst_i_28_n_0),
        .O(uart_rdn_OBUF_inst_i_11_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    uart_rdn_OBUF_inst_i_13
       (.I0(mem_addr_in[0]),
        .I1(mem_addr_in[2]),
        .I2(mem_addr_in[25]),
        .I3(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I4(mem_addr_in[1]),
        .I5(uart_rdn_OBUF_inst_i_39_n_0),
        .O(uart_rdn_OBUF_inst_i_13_n_0));
  LUT5 #(
    .INIT(32'h00000010)) 
    uart_rdn_OBUF_inst_i_14
       (.I0(uart_rdn_OBUF_inst_i_28_n_0),
        .I1(uart_rdn_OBUF_inst_i_33_n_0),
        .I2(uart_rdn_OBUF_inst_i_37_n_0),
        .I3(uart_wrn_OBUF_inst_i_8_n_0),
        .I4(uart_wrn_OBUF_inst_i_7_n_0),
        .O(uart_rdn_OBUF_inst_i_14_n_0));
  LUT6 #(
    .INIT(64'hF5F50504F5F5F5F5)) 
    uart_rdn_OBUF_inst_i_15
       (.I0(mem_addr_in[22]),
        .I1(mem_addr_in[28]),
        .I2(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I3(mem_addr_in[31]),
        .I4(uart_rdn_OBUF_inst_i_9_n_0),
        .I5(uart_rdn_OBUF_inst_i_8_n_0),
        .O(uart_rdn_OBUF_inst_i_15_n_0));
  LUT6 #(
    .INIT(64'hAAFFAAEFAAAAAAAA)) 
    uart_rdn_OBUF_inst_i_16
       (.I0(uart_rdn_OBUF_inst_i_22_n_0),
        .I1(mem_addr_in[25]),
        .I2(mem_addr_in[31]),
        .I3(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I4(mem_addr_in[28]),
        .I5(mem_addr_in[22]),
        .O(uart_rdn_OBUF_inst_i_16_n_0));
  LUT6 #(
    .INIT(64'h8A8AAA8A88888888)) 
    uart_rdn_OBUF_inst_i_2
       (.I0(\mtime_reg[7]_0 ),
        .I1(uart_rdn_OBUF_inst_i_7_n_0),
        .I2(uart_rdn_OBUF_inst_i_8_n_0),
        .I3(uart_rdn_OBUF_inst_i_9_n_0),
        .I4(uart_rdn_OBUF_inst_i_10_n_0),
        .I5(uart_rdn_OBUF_inst_i_11_n_0),
        .O(uart_rdn_OBUF_inst_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAFFAAFE)) 
    uart_rdn_OBUF_inst_i_22
       (.I0(uart_rdn_OBUF_inst_i_28_n_0),
        .I1(mem_addr_in[27]),
        .I2(mem_addr_in[30]),
        .I3(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I4(mem_addr_in[29]),
        .I5(\wb_data_reg[0] ),
        .O(uart_rdn_OBUF_inst_i_22_n_0));
  LUT6 #(
    .INIT(64'h000000FF000000FE)) 
    uart_rdn_OBUF_inst_i_23
       (.I0(mem_addr_in[17]),
        .I1(mem_addr_in[18]),
        .I2(mem_addr_in[16]),
        .I3(uart_wrn_OBUF_inst_i_3_n_0),
        .I4(Q),
        .I5(mem_addr_in[19]),
        .O(uart_rdn_OBUF_inst_i_23_n_0));
  LUT6 #(
    .INIT(64'h000000FF000000FE)) 
    uart_rdn_OBUF_inst_i_24
       (.I0(mem_addr_in[20]),
        .I1(mem_addr_in[21]),
        .I2(mem_addr_in[30]),
        .I3(uart_wrn_OBUF_inst_i_3_n_0),
        .I4(Q),
        .I5(mem_addr_in[29]),
        .O(uart_rdn_OBUF_inst_i_24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h0302)) 
    uart_rdn_OBUF_inst_i_25
       (.I0(mem_addr_in[31]),
        .I1(Q),
        .I2(uart_wrn_OBUF_inst_i_3_n_0),
        .I3(mem_addr_in[28]),
        .O(uart_rdn_OBUF_inst_i_25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h02)) 
    uart_rdn_OBUF_inst_i_26
       (.I0(mem_addr_in[25]),
        .I1(uart_wrn_OBUF_inst_i_3_n_0),
        .I2(Q),
        .O(mem_addr_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h0302)) 
    uart_rdn_OBUF_inst_i_27
       (.I0(mem_addr_in[27]),
        .I1(Q),
        .I2(uart_wrn_OBUF_inst_i_3_n_0),
        .I3(mem_addr_in[22]),
        .O(uart_rdn_OBUF_inst_i_27_n_0));
  LUT5 #(
    .INIT(32'h000F000E)) 
    uart_rdn_OBUF_inst_i_28
       (.I0(mem_addr_in[23]),
        .I1(mem_addr_in[24]),
        .I2(uart_wrn_OBUF_inst_i_3_n_0),
        .I3(Q),
        .I4(mem_addr_in[26]),
        .O(uart_rdn_OBUF_inst_i_28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h000F000E)) 
    uart_rdn_OBUF_inst_i_29
       (.I0(mem_addr_in[13]),
        .I1(mem_addr_in[12]),
        .I2(uart_wrn_OBUF_inst_i_3_n_0),
        .I3(Q),
        .I4(mem_addr_in[11]),
        .O(uart_rdn_OBUF_inst_i_29_n_0));
  LUT5 #(
    .INIT(32'hAAAABAFF)) 
    uart_rdn_OBUF_inst_i_3
       (.I0(\mtimecmp_reg[31] ),
        .I1(uart_rdn_OBUF_inst_i_13_n_0),
        .I2(uart_rdn_OBUF_inst_i_14_n_0),
        .I3(uart_rdn_OBUF_inst_i_15_n_0),
        .I4(uart_rdn_OBUF_inst_i_16_n_0),
        .O(uart_rdn_OBUF_inst_i_3_n_0));
  LUT6 #(
    .INIT(64'h000000FF000000FE)) 
    uart_rdn_OBUF_inst_i_30
       (.I0(mem_addr_in[3]),
        .I1(mem_addr_in[6]),
        .I2(mem_addr_in[4]),
        .I3(uart_wrn_OBUF_inst_i_3_n_0),
        .I4(Q),
        .I5(mem_addr_in[5]),
        .O(uart_rdn_OBUF_inst_i_30_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    uart_rdn_OBUF_inst_i_31
       (.I0(mem_addr_in[15]),
        .I1(Q),
        .I2(uart_wrn_OBUF_inst_i_3_n_0),
        .I3(mem_addr_in[14]),
        .O(uart_rdn_OBUF_inst_i_31_n_0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h0302)) 
    uart_rdn_OBUF_inst_i_32
       (.I0(mem_addr_in[1]),
        .I1(Q),
        .I2(uart_wrn_OBUF_inst_i_3_n_0),
        .I3(mem_addr_in[0]),
        .O(uart_rdn_OBUF_inst_i_32_n_0));
  LUT6 #(
    .INIT(64'h000000FF000000FE)) 
    uart_rdn_OBUF_inst_i_33
       (.I0(mem_addr_in[7]),
        .I1(mem_addr_in[8]),
        .I2(mem_addr_in[10]),
        .I3(uart_wrn_OBUF_inst_i_3_n_0),
        .I4(Q),
        .I5(mem_addr_in[9]),
        .O(uart_rdn_OBUF_inst_i_33_n_0));
  LUT5 #(
    .INIT(32'h00002000)) 
    uart_rdn_OBUF_inst_i_34
       (.I0(mem_addr_in[3]),
        .I1(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I2(mem_addr_in[9]),
        .I3(mem_addr_in[5]),
        .I4(uart_rdn_OBUF_inst_i_44_n_0),
        .O(uart_rdn_OBUF_inst_i_34_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    uart_rdn_OBUF_inst_i_35
       (.I0(mem_addr_in[13]),
        .I1(Q),
        .I2(uart_wrn_OBUF_inst_i_3_n_0),
        .I3(mem_addr_in[12]),
        .O(uart_rdn_OBUF_inst_i_35_n_0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    uart_rdn_OBUF_inst_i_36
       (.I0(mem_addr_in[10]),
        .I1(mem_addr_in[11]),
        .I2(mem_addr_in[0]),
        .I3(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I4(mem_addr_in[1]),
        .O(uart_rdn_OBUF_inst_i_36_n_0));
  LUT5 #(
    .INIT(32'h0000CCCD)) 
    uart_rdn_OBUF_inst_i_37
       (.I0(mem_addr_in[15]),
        .I1(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I2(mem_addr_in[14]),
        .I3(mem_addr_in[25]),
        .I4(uart_wrn_OBUF_inst_i_11_n_0),
        .O(uart_rdn_OBUF_inst_i_37_n_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    uart_rdn_OBUF_inst_i_39
       (.I0(mem_addr_in[31]),
        .I1(Q),
        .I2(uart_wrn_OBUF_inst_i_3_n_0),
        .I3(mem_addr_in[28]),
        .O(uart_rdn_OBUF_inst_i_39_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h55545555)) 
    uart_rdn_OBUF_inst_i_4
       (.I0(pc_ram_en),
        .I1(Q),
        .I2(mem_alu_opcode_in[5]),
        .I3(uart_wrn_OBUF_inst_i_3_n_0),
        .I4(mem_en_in),
        .O(uart_rdn_OBUF_inst_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF7FFFFFFFFF)) 
    uart_rdn_OBUF_inst_i_44
       (.I0(mem_addr_in[4]),
        .I1(mem_addr_in[6]),
        .I2(mem_addr_in[7]),
        .I3(uart_wrn_OBUF_inst_i_3_n_0),
        .I4(Q),
        .I5(mem_addr_in[8]),
        .O(uart_rdn_OBUF_inst_i_44_n_0));
  LUT6 #(
    .INIT(64'hAFAFAFAEAFAEAFAE)) 
    uart_rdn_OBUF_inst_i_7
       (.I0(uart_rdn_OBUF_inst_i_22_n_0),
        .I1(mem_addr_in[31]),
        .I2(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I3(mem_addr_in[22]),
        .I4(mem_addr_in[28]),
        .I5(mem_addr_in[25]),
        .O(uart_rdn_OBUF_inst_i_7_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    uart_rdn_OBUF_inst_i_8
       (.I0(uart_rdn_OBUF_inst_i_23_n_0),
        .I1(uart_rdn_OBUF_inst_i_24_n_0),
        .I2(uart_rdn_OBUF_inst_i_25_n_0),
        .I3(mem_addr_out[25]),
        .I4(uart_rdn_OBUF_inst_i_27_n_0),
        .I5(uart_rdn_OBUF_inst_i_28_n_0),
        .O(uart_rdn_OBUF_inst_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    uart_rdn_OBUF_inst_i_9
       (.I0(uart_rdn_OBUF_inst_i_29_n_0),
        .I1(uart_rdn_OBUF_inst_i_30_n_0),
        .I2(uart_rdn_OBUF_inst_i_31_n_0),
        .I3(uart_rdn_OBUF_inst_i_32_n_0),
        .I4(uart_rdn_OBUF_inst_i_33_n_0),
        .O(uart_rdn_OBUF_inst_i_9_n_0));
  LUT6 #(
    .INIT(64'hEFEFEFEFFFEFFFFF)) 
    uart_wrn_OBUF_inst_i_1
       (.I0(uart_rdn_OBUF_inst_i_2_n_0),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(pc_ram_en_reg),
        .I3(uart_wrn_OBUF_inst_i_3_n_0),
        .I4(mem_alu_opcode_in[5]),
        .I5(Q),
        .O(uart_wrn_OBUF));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    uart_wrn_OBUF_inst_i_10
       (.I0(mem_addr_in[25]),
        .I1(mem_addr_in[31]),
        .I2(uart_wrn_OBUF_inst_i_3_n_0),
        .I3(Q),
        .I4(mem_addr_in[28]),
        .O(uart_wrn_OBUF_inst_i_10_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    uart_wrn_OBUF_inst_i_11
       (.I0(mem_addr_in[22]),
        .I1(mem_addr_in[27]),
        .I2(mem_addr_in[28]),
        .I3(uart_wrn_OBUF_inst_i_3_n_0),
        .I4(Q),
        .I5(mem_addr_in[31]),
        .O(uart_wrn_OBUF_inst_i_11_n_0));
  LUT6 #(
    .INIT(64'h4444444544444444)) 
    uart_wrn_OBUF_inst_i_2
       (.I0(\wb_data_reg[0] ),
        .I1(uart_wrn_OBUF_inst_i_5_n_0),
        .I2(uart_wrn_OBUF_inst_i_6_n_0),
        .I3(uart_wrn_OBUF_inst_i_7_n_0),
        .I4(uart_wrn_OBUF_inst_i_8_n_0),
        .I5(uart_wrn_OBUF_inst_i_9_n_0),
        .O(pc_ram_en_reg));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    uart_wrn_OBUF_inst_i_3
       (.I0(mem_alu_opcode_in[4]),
        .I1(mem_alu_opcode_in[6]),
        .I2(mem_alu_opcode_in[3]),
        .I3(mem_alu_opcode_in[1]),
        .I4(mem_alu_opcode_in[2]),
        .I5(mem_en_in),
        .O(uart_wrn_OBUF_inst_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000055005501)) 
    uart_wrn_OBUF_inst_i_5
       (.I0(uart_wrn_OBUF_inst_i_10_n_0),
        .I1(mem_addr_in[27]),
        .I2(mem_addr_in[30]),
        .I3(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I4(mem_addr_in[29]),
        .I5(uart_rdn_OBUF_inst_i_28_n_0),
        .O(uart_wrn_OBUF_inst_i_5_n_0));
  LUT5 #(
    .INIT(32'hFFFFFF6F)) 
    uart_wrn_OBUF_inst_i_6
       (.I0(mem_addr_in[0]),
        .I1(mem_addr_in[2]),
        .I2(mem_addr_in[28]),
        .I3(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I4(mem_addr_in[1]),
        .O(uart_wrn_OBUF_inst_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF33333332)) 
    uart_wrn_OBUF_inst_i_7
       (.I0(mem_addr_in[29]),
        .I1(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I2(mem_addr_in[30]),
        .I3(mem_addr_in[21]),
        .I4(mem_addr_in[20]),
        .I5(uart_rdn_OBUF_inst_i_23_n_0),
        .O(uart_wrn_OBUF_inst_i_7_n_0));
  LUT5 #(
    .INIT(32'hAFAFAFAE)) 
    uart_wrn_OBUF_inst_i_8
       (.I0(uart_rdn_OBUF_inst_i_30_n_0),
        .I1(mem_addr_in[11]),
        .I2(\leds_OBUF[15]_inst_i_2_n_0 ),
        .I3(mem_addr_in[12]),
        .I4(mem_addr_in[13]),
        .O(uart_wrn_OBUF_inst_i_8_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    uart_wrn_OBUF_inst_i_9
       (.I0(uart_wrn_OBUF_inst_i_11_n_0),
        .I1(mem_addr_out[25]),
        .I2(mem_addr_out[14]),
        .I3(mem_addr_out[15]),
        .I4(uart_rdn_OBUF_inst_i_33_n_0),
        .I5(uart_rdn_OBUF_inst_i_28_n_0),
        .O(uart_wrn_OBUF_inst_i_9_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBA)) 
    \wb_data[0]_i_1 
       (.I0(\wb_data[0]_i_2_n_0 ),
        .I1(\wb_data[6]_i_5_n_0 ),
        .I2(\wb_data[16]_i_2_n_0 ),
        .I3(\wb_data[0]_i_3_n_0 ),
        .I4(\wb_data[0]_i_4_n_0 ),
        .I5(\wb_data[0]_i_5_n_0 ),
        .O(\mem_data_reg[31]_1 [0]));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \wb_data[0]_i_10 
       (.I0(\mtime[39]_i_3_n_0 ),
        .I1(\pc[23]_i_27_0 [7]),
        .I2(\mem_addr_reg[14]_0 ),
        .I3(\pc[23]_i_27_0 [38]),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .O(\wb_data[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wb_data[0]_i_2 
       (.I0(mem_data_in[0]),
        .I1(\wb_data[31]_i_2_n_0 ),
        .O(\wb_data[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000007775)) 
    \wb_data[0]_i_3 
       (.I0(\wb_data[0]_i_6_n_0 ),
        .I1(\wb_data[24]_i_4_n_0 ),
        .I2(\wb_data[30]_i_4_n_0 ),
        .I3(\wb_data_reg[0]_1 ),
        .I4(\wb_data_reg[0] ),
        .I5(\wb_data[3]_i_6_n_0 ),
        .O(\wb_data[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000007775)) 
    \wb_data[0]_i_4 
       (.I0(\wb_data[0]_i_7_n_0 ),
        .I1(\wb_data[0]_i_8_n_0 ),
        .I2(\wb_data[30]_i_4_n_0 ),
        .I3(\wb_data_reg[0]_2 ),
        .I4(\wb_data_reg[0] ),
        .I5(\wb_data[7]_i_9_n_0 ),
        .O(\wb_data[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000007775)) 
    \wb_data[0]_i_5 
       (.I0(\id_instr[8]_i_2_n_0 ),
        .I1(\wb_data[0]_i_10_n_0 ),
        .I2(\wb_data[30]_i_4_n_0 ),
        .I3(\wb_data_reg[0]_0 ),
        .I4(\wb_data_reg[0] ),
        .I5(\wb_data[7]_i_5_n_0 ),
        .O(\wb_data[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wb_data[0]_i_6 
       (.I0(\id_instr[24]_i_2_n_0 ),
        .I1(\id_instr[24]_i_3_n_0 ),
        .O(\wb_data[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \wb_data[0]_i_7 
       (.I0(ext_ram_data_IBUF[0]),
        .I1(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I2(\id_instr[0]_i_2_n_0 ),
        .O(\wb_data[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \wb_data[0]_i_8 
       (.I0(\mtime[39]_i_3_n_0 ),
        .I1(\pc[23]_i_27_0 [0]),
        .I2(\mem_addr_reg[14]_0 ),
        .I3(\pc[23]_i_27_0 [31]),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .O(\wb_data[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEFEEFFFFEFEE)) 
    \wb_data[10]_i_1 
       (.I0(\wb_data[10]_i_2_n_0 ),
        .I1(\wb_data[14]_i_4_n_0 ),
        .I2(\wb_data[13]_i_3_n_0 ),
        .I3(\wb_data[18]_i_2_n_0 ),
        .I4(\wb_data[26]_i_2_n_0 ),
        .I5(\wb_data[14]_i_3_n_0 ),
        .O(\mem_data_reg[31]_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \wb_data[10]_i_2 
       (.I0(\wb_data[31]_i_2_n_0 ),
        .I1(mem_data_in[10]),
        .I2(\wb_data[14]_i_5_n_0 ),
        .I3(\wb_data[10]_i_3_n_0 ),
        .O(\wb_data[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2222222200202222)) 
    \wb_data[10]_i_3 
       (.I0(mem_en_in),
        .I1(pc_ram_en),
        .I2(\wb_data[2]_i_7_n_0 ),
        .I3(\wb_data[2]_i_6_n_0 ),
        .I4(\id_instr[10]_i_2_n_0 ),
        .I5(\id_instr[10]_i_3_n_0 ),
        .O(\wb_data[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEFEEFFFFEFEE)) 
    \wb_data[11]_i_1 
       (.I0(\mem_data_reg[11]_0 ),
        .I1(\wb_data[14]_i_4_n_0 ),
        .I2(\wb_data[13]_i_3_n_0 ),
        .I3(\wb_data[19]_i_2_n_0 ),
        .I4(\wb_data[27]_i_2_n_0 ),
        .I5(\wb_data[14]_i_3_n_0 ),
        .O(\mem_data_reg[31]_1 [11]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \wb_data[11]_i_2 
       (.I0(\wb_data[31]_i_2_n_0 ),
        .I1(mem_data_in[11]),
        .I2(\wb_data[14]_i_5_n_0 ),
        .I3(\wb_data[11]_i_3_n_0 ),
        .O(\mem_data_reg[11]_0 ));
  LUT6 #(
    .INIT(64'h2222222200202222)) 
    \wb_data[11]_i_3 
       (.I0(mem_en_in),
        .I1(pc_ram_en),
        .I2(\wb_data[3]_i_8_n_0 ),
        .I3(\wb_data[3]_i_7_n_0 ),
        .I4(\id_instr[11]_i_2_n_0 ),
        .I5(\id_instr[11]_i_3_n_0 ),
        .O(\wb_data[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEFFFFFFAEFFAE)) 
    \wb_data[12]_i_1 
       (.I0(\mem_be_n_reg[2]_1 ),
        .I1(\wb_data[28]_i_2_n_0 ),
        .I2(\wb_data[14]_i_3_n_0 ),
        .I3(\wb_data[14]_i_4_n_0 ),
        .I4(\wb_data[31]_i_2_n_0 ),
        .I5(mem_data_in[12]),
        .O(\mem_data_reg[31]_1 [12]));
  LUT5 #(
    .INIT(32'h10FF1010)) 
    \wb_data[12]_i_2 
       (.I0(mem_be_n_in[2]),
        .I1(\wb_data[7]_i_5_n_0 ),
        .I2(\wb_data[20]_i_2_n_0 ),
        .I3(\wb_data[14]_i_5_n_0 ),
        .I4(\wb_data[12]_i_3_n_0 ),
        .O(\mem_be_n_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h5555555500545555)) 
    \wb_data[12]_i_3 
       (.I0(\wb_data_reg[0] ),
        .I1(\wb_data_reg[4] ),
        .I2(\wb_data[30]_i_4_n_0 ),
        .I3(\wb_data[4]_i_7_n_0 ),
        .I4(\id_instr[12]_i_2_n_0 ),
        .I5(\id_instr[12]_i_3_n_0 ),
        .O(\wb_data[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEFFFFFFAEFFAE)) 
    \wb_data[13]_i_1 
       (.I0(\wb_data[13]_i_2_n_0 ),
        .I1(\wb_data[21]_i_2_n_0 ),
        .I2(\wb_data[13]_i_3_n_0 ),
        .I3(\wb_data[14]_i_4_n_0 ),
        .I4(\wb_data[31]_i_2_n_0 ),
        .I5(mem_data_in[13]),
        .O(\mem_data_reg[31]_1 [13]));
  LUT5 #(
    .INIT(32'h10FF1010)) 
    \wb_data[13]_i_2 
       (.I0(mem_be_n_in[3]),
        .I1(\wb_data[6]_i_5_n_0 ),
        .I2(\wb_data[29]_i_2_n_0 ),
        .I3(\wb_data[14]_i_5_n_0 ),
        .I4(\wb_data[13]_i_4_n_0 ),
        .O(\wb_data[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \wb_data[13]_i_3 
       (.I0(mem_be_n_in[2]),
        .I1(mem_oe_n_out),
        .I2(mem_be_n_in[0]),
        .I3(mem_be_n_in[1]),
        .I4(mem_be_n_in[3]),
        .O(\wb_data[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00202222)) 
    \wb_data[13]_i_4 
       (.I0(mem_en_in),
        .I1(pc_ram_en),
        .I2(\wb_data[5]_i_9_n_0 ),
        .I3(\wb_data[5]_i_8_n_0 ),
        .I4(\id_instr[13]_i_2_n_0 ),
        .O(\wb_data[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAEFFAEAE)) 
    \wb_data[14]_i_1 
       (.I0(\mem_be_n_reg[2]_2 ),
        .I1(\wb_data[30]_i_2_n_0 ),
        .I2(\wb_data[14]_i_3_n_0 ),
        .I3(\wb_data[31]_i_2_n_0 ),
        .I4(mem_data_in[14]),
        .I5(\wb_data[14]_i_4_n_0 ),
        .O(\mem_data_reg[31]_1 [14]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wb_data[14]_i_10 
       (.I0(\id_instr[23]_i_2_n_0 ),
        .I1(\id_instr[23]_i_3_n_0 ),
        .O(\wb_data[14]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wb_data[14]_i_11 
       (.I0(\id_instr[15]_i_2_n_0 ),
        .I1(\id_instr[15]_i_3_n_0 ),
        .O(\wb_data[14]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h10FF1010)) 
    \wb_data[14]_i_2 
       (.I0(mem_be_n_in[2]),
        .I1(\wb_data[7]_i_5_n_0 ),
        .I2(\wb_data[22]_i_2_n_0 ),
        .I3(\wb_data[14]_i_5_n_0 ),
        .I4(\wb_data[14]_i_6_n_0 ),
        .O(\mem_be_n_reg[2]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \wb_data[14]_i_3 
       (.I0(mem_be_n_in[3]),
        .I1(mem_oe_n_out),
        .I2(mem_be_n_in[2]),
        .I3(mem_be_n_in[0]),
        .I4(mem_be_n_in[1]),
        .O(\wb_data[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFAAFB)) 
    \wb_data[14]_i_4 
       (.I0(\wb_data[7]_i_3_n_0 ),
        .I1(\wb_data[31]_i_11_n_0 ),
        .I2(\wb_data[14]_i_7_n_0 ),
        .I3(\wb_data[14]_i_8_n_0 ),
        .I4(\wb_data[14]_i_9_n_0 ),
        .I5(mem_oe_n_out),
        .O(\wb_data[14]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF6)) 
    \wb_data[14]_i_5 
       (.I0(mem_be_n_in[3]),
        .I1(mem_be_n_in[2]),
        .I2(mem_be_n_in[0]),
        .I3(mem_be_n_in[1]),
        .I4(mem_oe_n_out),
        .O(\wb_data[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5555555500545555)) 
    \wb_data[14]_i_6 
       (.I0(\wb_data_reg[0] ),
        .I1(\wb_data_reg[6] ),
        .I2(\wb_data[30]_i_4_n_0 ),
        .I3(\wb_data[6]_i_8_n_0 ),
        .I4(\id_instr[14]_i_2_n_0 ),
        .I5(\id_instr[14]_i_3_n_0 ),
        .O(\wb_data[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004550000)) 
    \wb_data[14]_i_7 
       (.I0(\wb_data_reg[0] ),
        .I1(\wb_data[23]_i_3_n_0 ),
        .I2(\wb_data[23]_i_4_n_0 ),
        .I3(\wb_data[14]_i_10_n_0 ),
        .I4(mem_be_n_in[0]),
        .I5(mem_be_n_in[2]),
        .O(\wb_data[14]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \wb_data[14]_i_8 
       (.I0(mem_be_n_in[3]),
        .I1(mem_be_n_in[1]),
        .O(\wb_data[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0010111100000000)) 
    \wb_data[14]_i_9 
       (.I0(\ex_regs1[13]_i_8_n_0 ),
        .I1(\wb_data_reg[0] ),
        .I2(\wb_data[15]_i_3_n_0 ),
        .I3(\wb_data[15]_i_4_n_0 ),
        .I4(\wb_data[14]_i_11_n_0 ),
        .I5(mem_be_n_in[2]),
        .O(\wb_data[14]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \wb_data[15]_i_1 
       (.I0(\wb_data[31]_i_2_n_0 ),
        .I1(mem_data_in[15]),
        .I2(\wb_data[15]_i_2_n_0 ),
        .I3(\wb_data[31]_i_4_n_0 ),
        .I4(\mem_be_n_reg[3]_3 ),
        .O(\mem_data_reg[31]_1 [15]));
  LUT6 #(
    .INIT(64'h2222222200202222)) 
    \wb_data[15]_i_2 
       (.I0(mem_en_in),
        .I1(pc_ram_en),
        .I2(\wb_data[15]_i_3_n_0 ),
        .I3(\wb_data[15]_i_4_n_0 ),
        .I4(\id_instr[15]_i_2_n_0 ),
        .I5(\id_instr[15]_i_3_n_0 ),
        .O(\wb_data[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF5D5D5DFF5D)) 
    \wb_data[15]_i_3 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(\pc[23]_i_27_1 [32]),
        .I4(\mem_addr_reg[14]_0 ),
        .I5(\pc[23]_i_27_1 [11]),
        .O(\wb_data[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \wb_data[15]_i_4 
       (.I0(\mtime[39]_i_3_n_0 ),
        .I1(\pc[23]_i_27_0 [14]),
        .I2(\mem_addr_reg[14]_0 ),
        .I3(\pc[23]_i_27_0 [45]),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .O(\wb_data[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \wb_data[16]_i_1 
       (.I0(\wb_data[31]_i_2_n_0 ),
        .I1(mem_data_in[16]),
        .I2(\wb_data[16]_i_2_n_0 ),
        .I3(\wb_data[31]_i_4_n_0 ),
        .I4(\mem_be_n_reg[3]_3 ),
        .O(\mem_data_reg[31]_1 [16]));
  LUT6 #(
    .INIT(64'h5555555500545555)) 
    \wb_data[16]_i_2 
       (.I0(\wb_data_reg[0] ),
        .I1(\wb_data_reg[16] ),
        .I2(\wb_data[30]_i_4_n_0 ),
        .I3(\wb_data[16]_i_4_n_0 ),
        .I4(\id_instr[16]_i_2_n_0 ),
        .I5(\id_instr[16]_i_3_n_0 ),
        .O(\wb_data[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \wb_data[16]_i_4 
       (.I0(\mtime[39]_i_3_n_0 ),
        .I1(\pc[23]_i_27_0 [15]),
        .I2(\mem_addr_reg[14]_0 ),
        .I3(\pc[23]_i_27_0 [46]),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .O(\wb_data[16]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \wb_data[17]_i_1 
       (.I0(\wb_data[31]_i_2_n_0 ),
        .I1(mem_data_in[17]),
        .I2(\wb_data[17]_i_2_n_0 ),
        .I3(\wb_data[31]_i_4_n_0 ),
        .I4(\mem_be_n_reg[3]_3 ),
        .O(\mem_data_reg[31]_1 [17]));
  LUT6 #(
    .INIT(64'h2222222200202222)) 
    \wb_data[17]_i_2 
       (.I0(mem_en_in),
        .I1(pc_ram_en),
        .I2(\wb_data[17]_i_3_n_0 ),
        .I3(\wb_data[17]_i_4_n_0 ),
        .I4(\id_instr[17]_i_2_n_0 ),
        .I5(\id_instr[17]_i_3_n_0 ),
        .O(\wb_data[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF5D5D5DFF5D)) 
    \wb_data[17]_i_3 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(\pc[23]_i_27_1 [33]),
        .I4(\mem_addr_reg[14]_0 ),
        .I5(\pc[23]_i_27_1 [12]),
        .O(\wb_data[17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \wb_data[17]_i_4 
       (.I0(\mtime[39]_i_3_n_0 ),
        .I1(\pc[23]_i_27_0 [16]),
        .I2(\mem_addr_reg[14]_0 ),
        .I3(\pc[23]_i_27_0 [47]),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .O(\wb_data[17]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \wb_data[18]_i_1 
       (.I0(\wb_data[31]_i_2_n_0 ),
        .I1(mem_data_in[18]),
        .I2(\wb_data[18]_i_2_n_0 ),
        .I3(\wb_data[31]_i_4_n_0 ),
        .I4(\mem_be_n_reg[3]_3 ),
        .O(\mem_data_reg[31]_1 [18]));
  LUT6 #(
    .INIT(64'h2222222200202222)) 
    \wb_data[18]_i_2 
       (.I0(mem_en_in),
        .I1(pc_ram_en),
        .I2(\wb_data[18]_i_3_n_0 ),
        .I3(\wb_data[18]_i_4_n_0 ),
        .I4(\id_instr[18]_i_2_n_0 ),
        .I5(\id_instr[18]_i_3_n_0 ),
        .O(\wb_data[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF5D5D5DFF5D)) 
    \wb_data[18]_i_3 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(\pc[23]_i_27_1 [34]),
        .I4(\mem_addr_reg[14]_0 ),
        .I5(\pc[23]_i_27_1 [13]),
        .O(\wb_data[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \wb_data[18]_i_4 
       (.I0(\mtime[39]_i_3_n_0 ),
        .I1(\pc[23]_i_27_0 [17]),
        .I2(\mem_addr_reg[14]_0 ),
        .I3(\pc[23]_i_27_0 [48]),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .O(\wb_data[18]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \wb_data[19]_i_1 
       (.I0(\wb_data[31]_i_2_n_0 ),
        .I1(mem_data_in[19]),
        .I2(\wb_data[19]_i_2_n_0 ),
        .I3(\wb_data[31]_i_4_n_0 ),
        .I4(\mem_be_n_reg[3]_3 ),
        .O(\mem_data_reg[31]_1 [19]));
  LUT6 #(
    .INIT(64'h2222222200202222)) 
    \wb_data[19]_i_2 
       (.I0(mem_en_in),
        .I1(pc_ram_en),
        .I2(\wb_data[19]_i_3_n_0 ),
        .I3(\wb_data[19]_i_4_n_0 ),
        .I4(\id_instr[19]_i_2_n_0 ),
        .I5(\id_instr[19]_i_3_n_0 ),
        .O(\wb_data[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF5D5D5DFF5D)) 
    \wb_data[19]_i_3 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(\pc[23]_i_27_1 [35]),
        .I4(\mem_addr_reg[14]_0 ),
        .I5(\pc[23]_i_27_1 [14]),
        .O(\wb_data[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \wb_data[19]_i_4 
       (.I0(\mtime[39]_i_3_n_0 ),
        .I1(\pc[23]_i_27_0 [18]),
        .I2(\mem_addr_reg[14]_0 ),
        .I3(\pc[23]_i_27_0 [49]),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .O(\wb_data[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFFFE)) 
    \wb_data[1]_i_1 
       (.I0(\wb_data[1]_i_2_n_0 ),
        .I1(\wb_data[1]_i_3_n_0 ),
        .I2(\wb_data[1]_i_4_n_0 ),
        .I3(\wb_data[1]_i_5_n_0 ),
        .I4(\wb_data[3]_i_6_n_0 ),
        .I5(\wb_data[25]_i_2_n_0 ),
        .O(\mem_data_reg[31]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wb_data[1]_i_2 
       (.I0(mem_data_in[1]),
        .I1(\wb_data[31]_i_2_n_0 ),
        .O(\wb_data[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000BFBB)) 
    \wb_data[1]_i_3 
       (.I0(\id_instr[9]_i_3_n_0 ),
        .I1(\id_instr[9]_i_2_n_0 ),
        .I2(\wb_data[1]_i_6_n_0 ),
        .I3(\wb_data[1]_i_7_n_0 ),
        .I4(\wb_data_reg[0] ),
        .I5(\wb_data[7]_i_5_n_0 ),
        .O(\wb_data[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000BFBB)) 
    \wb_data[1]_i_4 
       (.I0(\id_instr[17]_i_3_n_0 ),
        .I1(\id_instr[17]_i_2_n_0 ),
        .I2(\wb_data[17]_i_4_n_0 ),
        .I3(\wb_data[17]_i_3_n_0 ),
        .I4(\wb_data_reg[0] ),
        .I5(\wb_data[6]_i_5_n_0 ),
        .O(\wb_data[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000BFBB)) 
    \wb_data[1]_i_5 
       (.I0(\id_instr[1]_i_3_n_0 ),
        .I1(\id_instr[1]_i_2_n_0 ),
        .I2(\wb_data[1]_i_8_n_0 ),
        .I3(\wb_data[1]_i_9_n_0 ),
        .I4(\wb_data_reg[0] ),
        .I5(\wb_data[7]_i_9_n_0 ),
        .O(\wb_data[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \wb_data[1]_i_6 
       (.I0(\mtime[39]_i_3_n_0 ),
        .I1(\pc[23]_i_27_0 [8]),
        .I2(\mem_addr_reg[14]_0 ),
        .I3(\pc[23]_i_27_0 [39]),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .O(\wb_data[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF5D5D5DFF5D)) 
    \wb_data[1]_i_7 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(\pc[23]_i_27_1 [28]),
        .I4(\mem_addr_reg[14]_0 ),
        .I5(\pc[23]_i_27_1 [7]),
        .O(\wb_data[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \wb_data[1]_i_8 
       (.I0(\mtime[39]_i_3_n_0 ),
        .I1(\pc[23]_i_27_0 [1]),
        .I2(\mem_addr_reg[14]_0 ),
        .I3(\pc[23]_i_27_0 [32]),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .O(\wb_data[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF5D5D5DFF5D)) 
    \wb_data[1]_i_9 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(\pc[23]_i_27_1 [22]),
        .I4(\mem_addr_reg[14]_0 ),
        .I5(\pc[23]_i_27_1 [1]),
        .O(\wb_data[1]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \wb_data[20]_i_1 
       (.I0(\wb_data[31]_i_2_n_0 ),
        .I1(mem_data_in[20]),
        .I2(\wb_data[20]_i_2_n_0 ),
        .I3(\wb_data[31]_i_4_n_0 ),
        .I4(\mem_be_n_reg[3]_3 ),
        .O(\mem_data_reg[31]_1 [20]));
  LUT6 #(
    .INIT(64'h5555555500545555)) 
    \wb_data[20]_i_2 
       (.I0(\wb_data_reg[0] ),
        .I1(\wb_data_reg[20] ),
        .I2(\wb_data[30]_i_4_n_0 ),
        .I3(\wb_data[20]_i_4_n_0 ),
        .I4(\id_instr[20]_i_2_n_0 ),
        .I5(\id_instr[20]_i_3_n_0 ),
        .O(\wb_data[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \wb_data[20]_i_4 
       (.I0(\mtime[39]_i_3_n_0 ),
        .I1(\pc[23]_i_27_0 [19]),
        .I2(\mem_addr_reg[14]_0 ),
        .I3(\pc[23]_i_27_0 [50]),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .O(\wb_data[20]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \wb_data[21]_i_1 
       (.I0(\wb_data[31]_i_2_n_0 ),
        .I1(mem_data_in[21]),
        .I2(\wb_data[21]_i_2_n_0 ),
        .I3(\wb_data[31]_i_4_n_0 ),
        .I4(\mem_be_n_reg[3]_3 ),
        .O(\mem_data_reg[31]_1 [21]));
  LUT6 #(
    .INIT(64'h2222222200202222)) 
    \wb_data[21]_i_2 
       (.I0(mem_en_in),
        .I1(pc_ram_en),
        .I2(\wb_data[21]_i_3_n_0 ),
        .I3(\wb_data[21]_i_4_n_0 ),
        .I4(\id_instr[21]_i_2_n_0 ),
        .I5(\id_instr[21]_i_3_n_0 ),
        .O(\wb_data[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFE2FFE2E2E2FFE2)) 
    \wb_data[21]_i_3 
       (.I0(\pc[23]_i_27_0 [51]),
        .I1(\mem_addr_reg[14]_0 ),
        .I2(\pc[23]_i_27_0 [20]),
        .I3(\id_instr_reg[0] ),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .I5(uart_rdn_OBUF_inst_i_2_n_0),
        .O(\wb_data[21]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAABABF)) 
    \wb_data[21]_i_4 
       (.I0(\mtime[39]_i_3_n_0 ),
        .I1(\pc[23]_i_27_1 [15]),
        .I2(\mem_addr_reg[14]_0 ),
        .I3(\pc[23]_i_27_1 [36]),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .O(\wb_data[21]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \wb_data[22]_i_1 
       (.I0(\wb_data[31]_i_2_n_0 ),
        .I1(mem_data_in[22]),
        .I2(\wb_data[22]_i_2_n_0 ),
        .I3(\wb_data[31]_i_4_n_0 ),
        .I4(\mem_be_n_reg[3]_3 ),
        .O(\mem_data_reg[31]_1 [22]));
  LUT6 #(
    .INIT(64'h5555555500545555)) 
    \wb_data[22]_i_2 
       (.I0(\wb_data_reg[0] ),
        .I1(\wb_data_reg[22] ),
        .I2(\wb_data[30]_i_4_n_0 ),
        .I3(\wb_data[22]_i_4_n_0 ),
        .I4(\id_instr[22]_i_2_n_0 ),
        .I5(\id_instr[22]_i_3_n_0 ),
        .O(\wb_data[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \wb_data[22]_i_4 
       (.I0(\mtime[39]_i_3_n_0 ),
        .I1(\pc[23]_i_27_0 [21]),
        .I2(\mem_addr_reg[14]_0 ),
        .I3(\pc[23]_i_27_0 [52]),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .O(\wb_data[22]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \wb_data[23]_i_1 
       (.I0(\wb_data[31]_i_2_n_0 ),
        .I1(mem_data_in[23]),
        .I2(\wb_data[23]_i_2_n_0 ),
        .I3(\wb_data[31]_i_4_n_0 ),
        .I4(\mem_be_n_reg[3]_3 ),
        .O(\mem_data_reg[31]_1 [23]));
  LUT6 #(
    .INIT(64'h2222222200202222)) 
    \wb_data[23]_i_2 
       (.I0(mem_en_in),
        .I1(pc_ram_en),
        .I2(\wb_data[23]_i_3_n_0 ),
        .I3(\wb_data[23]_i_4_n_0 ),
        .I4(\id_instr[23]_i_2_n_0 ),
        .I5(\id_instr[23]_i_3_n_0 ),
        .O(\wb_data[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF5D5D5DFF5D)) 
    \wb_data[23]_i_3 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(\pc[23]_i_27_1 [37]),
        .I4(\mem_addr_reg[14]_0 ),
        .I5(\pc[23]_i_27_1 [16]),
        .O(\wb_data[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \wb_data[23]_i_4 
       (.I0(\mtime[39]_i_3_n_0 ),
        .I1(\pc[23]_i_27_0 [22]),
        .I2(\mem_addr_reg[14]_0 ),
        .I3(\pc[23]_i_27_0 [53]),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .O(\wb_data[23]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \wb_data[24]_i_1 
       (.I0(\wb_data[31]_i_2_n_0 ),
        .I1(mem_data_in[24]),
        .I2(\wb_data[24]_i_2_n_0 ),
        .I3(\wb_data[31]_i_4_n_0 ),
        .I4(\mem_be_n_reg[3]_3 ),
        .O(\mem_data_reg[31]_1 [24]));
  LUT6 #(
    .INIT(64'h5555555500545555)) 
    \wb_data[24]_i_2 
       (.I0(\wb_data_reg[0] ),
        .I1(\wb_data_reg[0]_1 ),
        .I2(\wb_data[30]_i_4_n_0 ),
        .I3(\wb_data[24]_i_4_n_0 ),
        .I4(\id_instr[24]_i_2_n_0 ),
        .I5(\id_instr[24]_i_3_n_0 ),
        .O(\wb_data[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \wb_data[24]_i_4 
       (.I0(\mtime[39]_i_3_n_0 ),
        .I1(\pc[23]_i_27_0 [23]),
        .I2(\mem_addr_reg[14]_0 ),
        .I3(\pc[23]_i_27_0 [54]),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .O(\wb_data[24]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \wb_data[25]_i_1 
       (.I0(\wb_data[31]_i_2_n_0 ),
        .I1(mem_data_in[25]),
        .I2(\wb_data[25]_i_2_n_0 ),
        .I3(\wb_data[31]_i_4_n_0 ),
        .I4(\mem_be_n_reg[3]_3 ),
        .O(\mem_data_reg[31]_1 [25]));
  LUT6 #(
    .INIT(64'h2222222200202222)) 
    \wb_data[25]_i_2 
       (.I0(mem_en_in),
        .I1(pc_ram_en),
        .I2(\wb_data[25]_i_3_n_0 ),
        .I3(\wb_data[25]_i_4_n_0 ),
        .I4(\id_instr[25]_i_2_n_0 ),
        .I5(\id_instr[25]_i_3_n_0 ),
        .O(\wb_data[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF5D5D5DFF5D)) 
    \wb_data[25]_i_3 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(\pc[23]_i_27_1 [38]),
        .I4(\mem_addr_reg[14]_0 ),
        .I5(\pc[23]_i_27_1 [17]),
        .O(\wb_data[25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \wb_data[25]_i_4 
       (.I0(\mtime[39]_i_3_n_0 ),
        .I1(\pc[23]_i_27_0 [24]),
        .I2(\mem_addr_reg[14]_0 ),
        .I3(\pc[23]_i_27_0 [55]),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .O(\wb_data[25]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \wb_data[26]_i_1 
       (.I0(\wb_data[31]_i_2_n_0 ),
        .I1(mem_data_in[26]),
        .I2(\wb_data[26]_i_2_n_0 ),
        .I3(\wb_data[31]_i_4_n_0 ),
        .I4(\mem_be_n_reg[3]_3 ),
        .O(\mem_data_reg[31]_1 [26]));
  LUT6 #(
    .INIT(64'h2222222200202222)) 
    \wb_data[26]_i_2 
       (.I0(mem_en_in),
        .I1(pc_ram_en),
        .I2(\wb_data[26]_i_3_n_0 ),
        .I3(\wb_data[26]_i_4_n_0 ),
        .I4(\id_instr[26]_i_2_n_0 ),
        .I5(\id_instr[26]_i_3_n_0 ),
        .O(\wb_data[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF5D5D5DFF5D)) 
    \wb_data[26]_i_3 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(\pc[23]_i_27_1 [39]),
        .I4(\mem_addr_reg[14]_0 ),
        .I5(\pc[23]_i_27_1 [18]),
        .O(\wb_data[26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \wb_data[26]_i_4 
       (.I0(\mtime[39]_i_3_n_0 ),
        .I1(\pc[23]_i_27_0 [25]),
        .I2(\mem_addr_reg[14]_0 ),
        .I3(\pc[23]_i_27_0 [56]),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .O(\wb_data[26]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \wb_data[27]_i_1 
       (.I0(\wb_data[31]_i_2_n_0 ),
        .I1(mem_data_in[27]),
        .I2(\wb_data[27]_i_2_n_0 ),
        .I3(\wb_data[31]_i_4_n_0 ),
        .I4(\mem_be_n_reg[3]_3 ),
        .O(\mem_data_reg[31]_1 [27]));
  LUT6 #(
    .INIT(64'h2222222200202222)) 
    \wb_data[27]_i_2 
       (.I0(mem_en_in),
        .I1(pc_ram_en),
        .I2(\wb_data[27]_i_3_n_0 ),
        .I3(\wb_data[27]_i_4_n_0 ),
        .I4(\id_instr[27]_i_2_n_0 ),
        .I5(\id_instr[27]_i_3_n_0 ),
        .O(\wb_data[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF5D5D5DFF5D)) 
    \wb_data[27]_i_3 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(\pc[23]_i_27_1 [40]),
        .I4(\mem_addr_reg[14]_0 ),
        .I5(\pc[23]_i_27_1 [19]),
        .O(\wb_data[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \wb_data[27]_i_4 
       (.I0(\mtime[39]_i_3_n_0 ),
        .I1(\pc[23]_i_27_0 [26]),
        .I2(\mem_addr_reg[14]_0 ),
        .I3(\pc[23]_i_27_0 [57]),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .O(\wb_data[27]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \wb_data[28]_i_1 
       (.I0(\wb_data[31]_i_2_n_0 ),
        .I1(mem_data_in[28]),
        .I2(\wb_data[28]_i_2_n_0 ),
        .I3(\wb_data[31]_i_4_n_0 ),
        .I4(\mem_be_n_reg[3]_3 ),
        .O(\mem_data_reg[31]_1 [28]));
  LUT6 #(
    .INIT(64'h5555555500545555)) 
    \wb_data[28]_i_2 
       (.I0(\wb_data_reg[0] ),
        .I1(\wb_data_reg[4]_0 ),
        .I2(\wb_data[30]_i_4_n_0 ),
        .I3(\wb_data[28]_i_4_n_0 ),
        .I4(\id_instr[28]_i_2_n_0 ),
        .I5(\id_instr[28]_i_3_n_0 ),
        .O(\wb_data[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \wb_data[28]_i_4 
       (.I0(\mtime[39]_i_3_n_0 ),
        .I1(\pc[23]_i_27_0 [27]),
        .I2(\mem_addr_reg[14]_0 ),
        .I3(\pc[23]_i_27_0 [58]),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .O(\wb_data[28]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \wb_data[29]_i_1 
       (.I0(\wb_data[31]_i_2_n_0 ),
        .I1(mem_data_in[29]),
        .I2(\wb_data[29]_i_2_n_0 ),
        .I3(\wb_data[31]_i_4_n_0 ),
        .I4(\mem_be_n_reg[3]_3 ),
        .O(\mem_data_reg[31]_1 [29]));
  LUT6 #(
    .INIT(64'h2222222200202222)) 
    \wb_data[29]_i_2 
       (.I0(mem_en_in),
        .I1(pc_ram_en),
        .I2(\wb_data[29]_i_3_n_0 ),
        .I3(\wb_data[29]_i_4_n_0 ),
        .I4(\id_instr[29]_i_2_n_0 ),
        .I5(\id_instr[29]_i_3_n_0 ),
        .O(\wb_data[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF5D5D5DFF5D)) 
    \wb_data[29]_i_3 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(\pc[23]_i_27_1 [41]),
        .I4(\mem_addr_reg[14]_0 ),
        .I5(\pc[23]_i_27_1 [20]),
        .O(\wb_data[29]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \wb_data[29]_i_4 
       (.I0(\mtime[39]_i_3_n_0 ),
        .I1(\pc[23]_i_27_0 [28]),
        .I2(\mem_addr_reg[14]_0 ),
        .I3(\pc[23]_i_27_0 [59]),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .O(\wb_data[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \wb_data[2]_i_1 
       (.I0(\wb_data[2]_i_2_n_0 ),
        .I1(\wb_data[2]_i_3_n_0 ),
        .I2(\wb_data[2]_i_4_n_0 ),
        .I3(\wb_data[6]_i_5_n_0 ),
        .I4(\wb_data[18]_i_2_n_0 ),
        .I5(\wb_data[2]_i_5_n_0 ),
        .O(\mem_data_reg[31]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wb_data[2]_i_2 
       (.I0(mem_data_in[2]),
        .I1(\wb_data[31]_i_2_n_0 ),
        .O(\wb_data[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000BFBB)) 
    \wb_data[2]_i_3 
       (.I0(\id_instr[10]_i_3_n_0 ),
        .I1(\id_instr[10]_i_2_n_0 ),
        .I2(\wb_data[2]_i_6_n_0 ),
        .I3(\wb_data[2]_i_7_n_0 ),
        .I4(\wb_data_reg[0] ),
        .I5(\wb_data[7]_i_5_n_0 ),
        .O(\wb_data[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000BFBB)) 
    \wb_data[2]_i_4 
       (.I0(\id_instr[2]_i_3_n_0 ),
        .I1(\id_instr[2]_i_2_n_0 ),
        .I2(\wb_data[2]_i_8_n_0 ),
        .I3(\wb_data[2]_i_9_n_0 ),
        .I4(\wb_data_reg[0] ),
        .I5(\wb_data[7]_i_9_n_0 ),
        .O(\wb_data[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000BFBB)) 
    \wb_data[2]_i_5 
       (.I0(\id_instr[26]_i_3_n_0 ),
        .I1(\id_instr[26]_i_2_n_0 ),
        .I2(\wb_data[26]_i_4_n_0 ),
        .I3(\wb_data[26]_i_3_n_0 ),
        .I4(\wb_data_reg[0] ),
        .I5(\wb_data[3]_i_6_n_0 ),
        .O(\wb_data[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \wb_data[2]_i_6 
       (.I0(\mtime[39]_i_3_n_0 ),
        .I1(\pc[23]_i_27_0 [9]),
        .I2(\mem_addr_reg[14]_0 ),
        .I3(\pc[23]_i_27_0 [40]),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .O(\wb_data[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF5D5D5DFF5D)) 
    \wb_data[2]_i_7 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(\pc[23]_i_27_1 [29]),
        .I4(\mem_addr_reg[14]_0 ),
        .I5(\pc[23]_i_27_1 [8]),
        .O(\wb_data[2]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \wb_data[2]_i_8 
       (.I0(\mtime[39]_i_3_n_0 ),
        .I1(\pc[23]_i_27_0 [2]),
        .I2(\mem_addr_reg[14]_0 ),
        .I3(\pc[23]_i_27_0 [33]),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .O(\wb_data[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF5D5D5DFF5D)) 
    \wb_data[2]_i_9 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(\pc[23]_i_27_1 [23]),
        .I4(\mem_addr_reg[14]_0 ),
        .I5(\pc[23]_i_27_1 [2]),
        .O(\wb_data[2]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \wb_data[30]_i_1 
       (.I0(\wb_data[31]_i_2_n_0 ),
        .I1(mem_data_in[30]),
        .I2(\wb_data[30]_i_2_n_0 ),
        .I3(\wb_data[31]_i_4_n_0 ),
        .I4(\mem_be_n_reg[3]_3 ),
        .O(\mem_data_reg[31]_1 [30]));
  LUT6 #(
    .INIT(64'h5555555500545555)) 
    \wb_data[30]_i_2 
       (.I0(\wb_data_reg[0] ),
        .I1(\wb_data_reg[6]_0 ),
        .I2(\wb_data[30]_i_4_n_0 ),
        .I3(\wb_data[30]_i_5_n_0 ),
        .I4(\id_instr[30]_i_2_n_0 ),
        .I5(\id_instr[30]_i_3_n_0 ),
        .O(\wb_data[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \wb_data[30]_i_4 
       (.I0(uart_rdn_OBUF_inst_i_2_n_0),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(\id_instr_reg[0] ),
        .O(\wb_data[30]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \wb_data[30]_i_5 
       (.I0(\mtime[39]_i_3_n_0 ),
        .I1(\pc[23]_i_27_0 [29]),
        .I2(\mem_addr_reg[14]_0 ),
        .I3(\pc[23]_i_27_0 [60]),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .O(\wb_data[30]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \wb_data[31]_i_1 
       (.I0(\wb_data[31]_i_2_n_0 ),
        .I1(mem_data_in[31]),
        .I2(\wb_data[31]_i_3_n_0 ),
        .I3(\wb_data[31]_i_4_n_0 ),
        .I4(\mem_be_n_reg[3]_3 ),
        .O(\mem_data_reg[31]_1 [31]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEFE0EF)) 
    \wb_data[31]_i_10 
       (.I0(\wb_data[31]_i_13_n_0 ),
        .I1(mem_be_n_in[1]),
        .I2(mem_be_n_in[2]),
        .I3(mem_be_n_in[0]),
        .I4(\wb_data[31]_i_14_n_0 ),
        .I5(\wb_data_reg[0] ),
        .O(\wb_data[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFEEEEFFFFFFFF)) 
    \wb_data[31]_i_11 
       (.I0(mem_be_n_in[0]),
        .I1(\wb_data_reg[0] ),
        .I2(\wb_data[7]_i_8_n_0 ),
        .I3(\wb_data[7]_i_7_n_0 ),
        .I4(\wb_data[31]_i_15_n_0 ),
        .I5(mem_be_n_in[2]),
        .O(\wb_data[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h37)) 
    \wb_data[31]_i_12 
       (.I0(mem_be_n_in[0]),
        .I1(mem_be_n_in[1]),
        .I2(mem_be_n_in[3]),
        .O(\wb_data[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hA2AAA2A2A2AAAAAA)) 
    \wb_data[31]_i_13 
       (.I0(\wb_data[14]_i_11_n_0 ),
        .I1(\id_instr_reg[0] ),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(\wb_data[31]_i_16_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .I5(\wb_data[31]_i_17_n_0 ),
        .O(\wb_data[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hA2AAA2A2A2AAAAAA)) 
    \wb_data[31]_i_14 
       (.I0(\wb_data[14]_i_10_n_0 ),
        .I1(\id_instr_reg[0] ),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(\wb_data[31]_i_18_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .I5(\wb_data[31]_i_19_n_0 ),
        .O(\wb_data[31]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wb_data[31]_i_15 
       (.I0(\id_instr[7]_i_2_n_0 ),
        .I1(\id_instr[7]_i_3_n_0 ),
        .O(\wb_data[31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \wb_data[31]_i_16 
       (.I0(\pc[23]_i_27_0 [14]),
        .I1(\mtime[63]_i_8_n_0 ),
        .I2(\mtime[63]_i_9_n_0 ),
        .I3(\mtime[63]_i_10_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_8_n_0),
        .I5(\pc[23]_i_27_0 [45]),
        .O(\wb_data[31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \wb_data[31]_i_17 
       (.I0(\pc[23]_i_27_1 [11]),
        .I1(\mtime[63]_i_8_n_0 ),
        .I2(\mtime[63]_i_9_n_0 ),
        .I3(\mtime[63]_i_10_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_8_n_0),
        .I5(\pc[23]_i_27_1 [32]),
        .O(\wb_data[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \wb_data[31]_i_18 
       (.I0(\pc[23]_i_27_0 [22]),
        .I1(\mtime[63]_i_8_n_0 ),
        .I2(\mtime[63]_i_9_n_0 ),
        .I3(\mtime[63]_i_10_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_8_n_0),
        .I5(\pc[23]_i_27_0 [53]),
        .O(\wb_data[31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \wb_data[31]_i_19 
       (.I0(\pc[23]_i_27_1 [16]),
        .I1(\mtime[63]_i_8_n_0 ),
        .I2(\mtime[63]_i_9_n_0 ),
        .I3(\mtime[63]_i_10_n_0 ),
        .I4(uart_rdn_OBUF_inst_i_8_n_0),
        .I5(\pc[23]_i_27_1 [37]),
        .O(\wb_data[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \wb_data[31]_i_2 
       (.I0(Q),
        .I1(\wb_data[31]_i_6_n_0 ),
        .O(\wb_data[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2222222200202222)) 
    \wb_data[31]_i_3 
       (.I0(mem_en_in),
        .I1(pc_ram_en),
        .I2(\wb_data[31]_i_7_n_0 ),
        .I3(\wb_data[31]_i_8_n_0 ),
        .I4(\id_instr[31]_i_2_n_0 ),
        .I5(\id_instr[31]_i_3_n_0 ),
        .O(\wb_data[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \wb_data[31]_i_4 
       (.I0(mem_be_n_in[3]),
        .I1(mem_be_n_in[1]),
        .I2(mem_be_n_in[2]),
        .I3(mem_be_n_in[0]),
        .I4(mem_oe_n_out),
        .O(\wb_data[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0404040415045555)) 
    \wb_data[31]_i_5 
       (.I0(mem_oe_n_out),
        .I1(mem_be_n_in[3]),
        .I2(\wb_data[31]_i_10_n_0 ),
        .I3(\wb_data[31]_i_3_n_0 ),
        .I4(\wb_data[31]_i_11_n_0 ),
        .I5(\wb_data[31]_i_12_n_0 ),
        .O(\mem_be_n_reg[3]_3 ));
  LUT6 #(
    .INIT(64'h0000000015504041)) 
    \wb_data[31]_i_6 
       (.I0(mem_alu_opcode_in[5]),
        .I1(mem_be_n_in[2]),
        .I2(mem_be_n_in[3]),
        .I3(mem_be_n_in[1]),
        .I4(mem_be_n_in[0]),
        .I5(uart_wrn_OBUF_inst_i_3_n_0),
        .O(\wb_data[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFE2FFE2E2E2FFE2)) 
    \wb_data[31]_i_7 
       (.I0(\pc[23]_i_27_0 [61]),
        .I1(\mem_addr_reg[14]_0 ),
        .I2(\pc[23]_i_27_0 [30]),
        .I3(\id_instr_reg[0] ),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .I5(uart_rdn_OBUF_inst_i_2_n_0),
        .O(\wb_data[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAAAABABF)) 
    \wb_data[31]_i_8 
       (.I0(\mtime[39]_i_3_n_0 ),
        .I1(\pc[23]_i_27_1 [21]),
        .I2(\mem_addr_reg[14]_0 ),
        .I3(\pc[23]_i_27_1 [42]),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .O(\wb_data[31]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \wb_data[31]_i_9 
       (.I0(uart_wrn_OBUF_inst_i_3_n_0),
        .I1(mem_alu_opcode_in[5]),
        .I2(Q),
        .O(mem_oe_n_out));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFFFE)) 
    \wb_data[3]_i_1 
       (.I0(\wb_data[3]_i_2_n_0 ),
        .I1(\wb_data[3]_i_3_n_0 ),
        .I2(\wb_data[3]_i_4_n_0 ),
        .I3(\wb_data[3]_i_5_n_0 ),
        .I4(\wb_data[3]_i_6_n_0 ),
        .I5(\wb_data[27]_i_2_n_0 ),
        .O(\mem_data_reg[31]_1 [3]));
  LUT6 #(
    .INIT(64'hFFFFFF5D5D5DFF5D)) 
    \wb_data[3]_i_10 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(\pc[23]_i_27_1 [24]),
        .I4(\mem_addr_reg[14]_0 ),
        .I5(\pc[23]_i_27_1 [3]),
        .O(\wb_data[3]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wb_data[3]_i_2 
       (.I0(mem_data_in[3]),
        .I1(\wb_data[31]_i_2_n_0 ),
        .O(\wb_data[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000BFBB)) 
    \wb_data[3]_i_3 
       (.I0(\id_instr[11]_i_3_n_0 ),
        .I1(\id_instr[11]_i_2_n_0 ),
        .I2(\wb_data[3]_i_7_n_0 ),
        .I3(\wb_data[3]_i_8_n_0 ),
        .I4(\wb_data_reg[0] ),
        .I5(\wb_data[7]_i_5_n_0 ),
        .O(\wb_data[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000BFBB)) 
    \wb_data[3]_i_4 
       (.I0(\id_instr[19]_i_3_n_0 ),
        .I1(\id_instr[19]_i_2_n_0 ),
        .I2(\wb_data[19]_i_4_n_0 ),
        .I3(\wb_data[19]_i_3_n_0 ),
        .I4(\wb_data_reg[0] ),
        .I5(\wb_data[6]_i_5_n_0 ),
        .O(\wb_data[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000BFBB)) 
    \wb_data[3]_i_5 
       (.I0(\id_instr[3]_i_3_n_0 ),
        .I1(\id_instr[3]_i_2_n_0 ),
        .I2(\wb_data[3]_i_9_n_0 ),
        .I3(\wb_data[3]_i_10_n_0 ),
        .I4(\wb_data_reg[0] ),
        .I5(\wb_data[7]_i_9_n_0 ),
        .O(\wb_data[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \wb_data[3]_i_6 
       (.I0(mem_be_n_in[3]),
        .I1(mem_be_n_in[2]),
        .I2(mem_be_n_in[1]),
        .I3(mem_be_n_in[0]),
        .I4(mem_oe_n_out),
        .O(\wb_data[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \wb_data[3]_i_7 
       (.I0(\mtime[39]_i_3_n_0 ),
        .I1(\pc[23]_i_27_0 [10]),
        .I2(\mem_addr_reg[14]_0 ),
        .I3(\pc[23]_i_27_0 [41]),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .O(\wb_data[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF5D5D5DFF5D)) 
    \wb_data[3]_i_8 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(\pc[23]_i_27_1 [30]),
        .I4(\mem_addr_reg[14]_0 ),
        .I5(\pc[23]_i_27_1 [9]),
        .O(\wb_data[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \wb_data[3]_i_9 
       (.I0(\mtime[39]_i_3_n_0 ),
        .I1(\pc[23]_i_27_0 [3]),
        .I2(\mem_addr_reg[14]_0 ),
        .I3(\pc[23]_i_27_0 [34]),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .O(\wb_data[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFFFE)) 
    \wb_data[4]_i_1 
       (.I0(\wb_data[4]_i_2_n_0 ),
        .I1(\wb_data[4]_i_3_n_0 ),
        .I2(\wb_data[4]_i_4_n_0 ),
        .I3(\wb_data[4]_i_5_n_0 ),
        .I4(\wb_data[6]_i_5_n_0 ),
        .I5(\wb_data[20]_i_2_n_0 ),
        .O(\mem_data_reg[31]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \wb_data[4]_i_10 
       (.I0(ext_ram_data_IBUF[4]),
        .I1(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I2(\id_instr[4]_i_2_n_0 ),
        .O(\wb_data[4]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hAAAABABF)) 
    \wb_data[4]_i_11 
       (.I0(\mtime[39]_i_3_n_0 ),
        .I1(\pc[23]_i_27_1 [4]),
        .I2(\mem_addr_reg[14]_0 ),
        .I3(\pc[23]_i_27_1 [25]),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .O(\wb_data[4]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wb_data[4]_i_2 
       (.I0(mem_data_in[4]),
        .I1(\wb_data[31]_i_2_n_0 ),
        .O(\wb_data[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000007775)) 
    \wb_data[4]_i_3 
       (.I0(\wb_data[4]_i_6_n_0 ),
        .I1(\wb_data[4]_i_7_n_0 ),
        .I2(\wb_data[30]_i_4_n_0 ),
        .I3(\wb_data_reg[4] ),
        .I4(\wb_data_reg[0] ),
        .I5(\wb_data[7]_i_5_n_0 ),
        .O(\wb_data[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000007775)) 
    \wb_data[4]_i_4 
       (.I0(\wb_data[4]_i_9_n_0 ),
        .I1(\wb_data[28]_i_4_n_0 ),
        .I2(\wb_data[30]_i_4_n_0 ),
        .I3(\wb_data_reg[4]_0 ),
        .I4(\wb_data_reg[0] ),
        .I5(\wb_data[3]_i_6_n_0 ),
        .O(\wb_data[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000007577)) 
    \wb_data[4]_i_5 
       (.I0(\wb_data[4]_i_10_n_0 ),
        .I1(\wb_data[4]_i_11_n_0 ),
        .I2(\wb_data_reg[4]_1 ),
        .I3(\wb_data[30]_i_4_n_0 ),
        .I4(\wb_data_reg[0] ),
        .I5(\wb_data[7]_i_9_n_0 ),
        .O(\wb_data[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wb_data[4]_i_6 
       (.I0(\id_instr[12]_i_2_n_0 ),
        .I1(\id_instr[12]_i_3_n_0 ),
        .O(\wb_data[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \wb_data[4]_i_7 
       (.I0(\mtime[39]_i_3_n_0 ),
        .I1(\pc[23]_i_27_0 [11]),
        .I2(\mem_addr_reg[14]_0 ),
        .I3(\pc[23]_i_27_0 [42]),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .O(\wb_data[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wb_data[4]_i_9 
       (.I0(\id_instr[28]_i_2_n_0 ),
        .I1(\id_instr[28]_i_3_n_0 ),
        .O(\wb_data[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBA)) 
    \wb_data[5]_i_1 
       (.I0(\wb_data[5]_i_2_n_0 ),
        .I1(\wb_data[6]_i_5_n_0 ),
        .I2(\wb_data[21]_i_2_n_0 ),
        .I3(\wb_data[5]_i_3_n_0 ),
        .I4(\wb_data[5]_i_4_n_0 ),
        .I5(\wb_data[5]_i_5_n_0 ),
        .O(\mem_data_reg[31]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wb_data[5]_i_2 
       (.I0(mem_data_in[5]),
        .I1(\wb_data[31]_i_2_n_0 ),
        .O(\wb_data[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000BFBB)) 
    \wb_data[5]_i_3 
       (.I0(\id_instr[29]_i_3_n_0 ),
        .I1(\id_instr[29]_i_2_n_0 ),
        .I2(\wb_data[29]_i_4_n_0 ),
        .I3(\wb_data[29]_i_3_n_0 ),
        .I4(\wb_data_reg[0] ),
        .I5(\wb_data[3]_i_6_n_0 ),
        .O(\wb_data[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000BFBB)) 
    \wb_data[5]_i_4 
       (.I0(\id_instr[5]_i_3_n_0 ),
        .I1(\id_instr[5]_i_2_n_0 ),
        .I2(\wb_data[5]_i_6_n_0 ),
        .I3(\wb_data[5]_i_7_n_0 ),
        .I4(\wb_data_reg[0] ),
        .I5(\wb_data[7]_i_9_n_0 ),
        .O(\wb_data[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000750000)) 
    \wb_data[5]_i_5 
       (.I0(\id_instr[13]_i_2_n_0 ),
        .I1(\wb_data[5]_i_8_n_0 ),
        .I2(\wb_data[5]_i_9_n_0 ),
        .I3(pc_ram_en),
        .I4(mem_en_in),
        .I5(\wb_data[7]_i_5_n_0 ),
        .O(\wb_data[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \wb_data[5]_i_6 
       (.I0(\mtime[39]_i_3_n_0 ),
        .I1(\pc[23]_i_27_0 [4]),
        .I2(\mem_addr_reg[14]_0 ),
        .I3(\pc[23]_i_27_0 [35]),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .O(\wb_data[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF5D5D5DFF5D)) 
    \wb_data[5]_i_7 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(\pc[23]_i_27_1 [26]),
        .I4(\mem_addr_reg[14]_0 ),
        .I5(\pc[23]_i_27_1 [5]),
        .O(\wb_data[5]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \wb_data[5]_i_8 
       (.I0(\mtime[39]_i_3_n_0 ),
        .I1(\pc[23]_i_27_0 [12]),
        .I2(\mem_addr_reg[14]_0 ),
        .I3(\pc[23]_i_27_0 [43]),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .O(\wb_data[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF5D5D5DFF5D)) 
    \wb_data[5]_i_9 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(\pc[23]_i_27_1 [31]),
        .I4(\mem_addr_reg[14]_0 ),
        .I5(\pc[23]_i_27_1 [10]),
        .O(\wb_data[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \wb_data[6]_i_1 
       (.I0(\wb_data[6]_i_2_n_0 ),
        .I1(\wb_data[6]_i_3_n_0 ),
        .I2(\wb_data[6]_i_4_n_0 ),
        .I3(\wb_data[6]_i_5_n_0 ),
        .I4(\wb_data[22]_i_2_n_0 ),
        .I5(\wb_data[6]_i_6_n_0 ),
        .O(\mem_data_reg[31]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \wb_data[6]_i_10 
       (.I0(ext_ram_data_IBUF[6]),
        .I1(\ext_ram_addr_OBUF[19]_inst_i_2_n_0 ),
        .I2(\id_instr[6]_i_2_n_0 ),
        .O(\wb_data[6]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \wb_data[6]_i_11 
       (.I0(\mtime[39]_i_3_n_0 ),
        .I1(\pc[23]_i_27_0 [5]),
        .I2(\mem_addr_reg[14]_0 ),
        .I3(\pc[23]_i_27_0 [36]),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .O(\wb_data[6]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wb_data[6]_i_13 
       (.I0(\id_instr[30]_i_2_n_0 ),
        .I1(\id_instr[30]_i_3_n_0 ),
        .O(\wb_data[6]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wb_data[6]_i_2 
       (.I0(mem_data_in[6]),
        .I1(\wb_data[31]_i_2_n_0 ),
        .O(\wb_data[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000007775)) 
    \wb_data[6]_i_3 
       (.I0(\wb_data[6]_i_7_n_0 ),
        .I1(\wb_data[6]_i_8_n_0 ),
        .I2(\wb_data[30]_i_4_n_0 ),
        .I3(\wb_data_reg[6] ),
        .I4(\wb_data_reg[0] ),
        .I5(\wb_data[7]_i_5_n_0 ),
        .O(\wb_data[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000007775)) 
    \wb_data[6]_i_4 
       (.I0(\wb_data[6]_i_10_n_0 ),
        .I1(\wb_data[6]_i_11_n_0 ),
        .I2(\wb_data[30]_i_4_n_0 ),
        .I3(\wb_data_reg[6]_1 ),
        .I4(\wb_data_reg[0] ),
        .I5(\wb_data[7]_i_9_n_0 ),
        .O(\wb_data[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \wb_data[6]_i_5 
       (.I0(mem_be_n_in[1]),
        .I1(mem_be_n_in[0]),
        .I2(mem_be_n_in[2]),
        .I3(mem_oe_n_out),
        .O(\wb_data[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000007775)) 
    \wb_data[6]_i_6 
       (.I0(\wb_data[6]_i_13_n_0 ),
        .I1(\wb_data[30]_i_5_n_0 ),
        .I2(\wb_data[30]_i_4_n_0 ),
        .I3(\wb_data_reg[6]_0 ),
        .I4(\wb_data_reg[0] ),
        .I5(\wb_data[3]_i_6_n_0 ),
        .O(\wb_data[6]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wb_data[6]_i_7 
       (.I0(\id_instr[14]_i_2_n_0 ),
        .I1(\id_instr[14]_i_3_n_0 ),
        .O(\wb_data[6]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \wb_data[6]_i_8 
       (.I0(\mtime[39]_i_3_n_0 ),
        .I1(\pc[23]_i_27_0 [13]),
        .I2(\mem_addr_reg[14]_0 ),
        .I3(\pc[23]_i_27_0 [44]),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .O(\wb_data[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \wb_data[7]_i_1 
       (.I0(\wb_data[7]_i_2_n_0 ),
        .I1(\wb_data[7]_i_3_n_0 ),
        .I2(\wb_data[7]_i_4_n_0 ),
        .I3(\wb_data[7]_i_5_n_0 ),
        .I4(\wb_data[15]_i_2_n_0 ),
        .I5(\wb_data[7]_i_6_n_0 ),
        .O(\mem_data_reg[31]_1 [7]));
  LUT2 #(
    .INIT(4'h2)) 
    \wb_data[7]_i_2 
       (.I0(mem_data_in[7]),
        .I1(\wb_data[31]_i_2_n_0 ),
        .O(\wb_data[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000BFBB)) 
    \wb_data[7]_i_3 
       (.I0(\id_instr[31]_i_3_n_0 ),
        .I1(\id_instr[31]_i_2_n_0 ),
        .I2(\wb_data[31]_i_8_n_0 ),
        .I3(\wb_data[31]_i_7_n_0 ),
        .I4(\wb_data_reg[0] ),
        .I5(\wb_data[3]_i_6_n_0 ),
        .O(\wb_data[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000BFBB)) 
    \wb_data[7]_i_4 
       (.I0(\id_instr[7]_i_3_n_0 ),
        .I1(\id_instr[7]_i_2_n_0 ),
        .I2(\wb_data[7]_i_7_n_0 ),
        .I3(\wb_data[7]_i_8_n_0 ),
        .I4(\wb_data_reg[0] ),
        .I5(\wb_data[7]_i_9_n_0 ),
        .O(\wb_data[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \wb_data[7]_i_5 
       (.I0(mem_be_n_in[3]),
        .I1(mem_be_n_in[1]),
        .I2(mem_be_n_in[0]),
        .I3(mem_oe_n_out),
        .O(\wb_data[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000BFBB)) 
    \wb_data[7]_i_6 
       (.I0(\id_instr[23]_i_3_n_0 ),
        .I1(\id_instr[23]_i_2_n_0 ),
        .I2(\wb_data[23]_i_4_n_0 ),
        .I3(\wb_data[23]_i_3_n_0 ),
        .I4(\wb_data_reg[0] ),
        .I5(\wb_data[6]_i_5_n_0 ),
        .O(\wb_data[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \wb_data[7]_i_7 
       (.I0(\mtime[39]_i_3_n_0 ),
        .I1(\pc[23]_i_27_0 [6]),
        .I2(\mem_addr_reg[14]_0 ),
        .I3(\pc[23]_i_27_0 [37]),
        .I4(uart_rdn_OBUF_inst_i_3_n_0),
        .O(\wb_data[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF5D5D5DFF5D)) 
    \wb_data[7]_i_8 
       (.I0(\id_instr_reg[0] ),
        .I1(uart_rdn_OBUF_inst_i_3_n_0),
        .I2(uart_rdn_OBUF_inst_i_2_n_0),
        .I3(\pc[23]_i_27_1 [27]),
        .I4(\mem_addr_reg[14]_0 ),
        .I5(\pc[23]_i_27_1 [6]),
        .O(\wb_data[7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hFFFFBFBE)) 
    \wb_data[7]_i_9 
       (.I0(mem_be_n_in[0]),
        .I1(mem_be_n_in[2]),
        .I2(mem_be_n_in[3]),
        .I3(mem_be_n_in[1]),
        .I4(mem_oe_n_out),
        .O(\wb_data[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEFEEFFFFEFEE)) 
    \wb_data[8]_i_1 
       (.I0(\mem_data_reg[8]_0 ),
        .I1(\wb_data[14]_i_4_n_0 ),
        .I2(\wb_data[14]_i_3_n_0 ),
        .I3(\wb_data[24]_i_2_n_0 ),
        .I4(\wb_data[16]_i_2_n_0 ),
        .I5(\wb_data[13]_i_3_n_0 ),
        .O(\mem_data_reg[31]_1 [8]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \wb_data[8]_i_2 
       (.I0(\wb_data[31]_i_2_n_0 ),
        .I1(mem_data_in[8]),
        .I2(\wb_data[14]_i_5_n_0 ),
        .I3(\wb_data[8]_i_3_n_0 ),
        .O(\mem_data_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h0000222022222222)) 
    \wb_data[8]_i_3 
       (.I0(mem_en_in),
        .I1(pc_ram_en),
        .I2(\wb_data_reg[0]_0 ),
        .I3(\wb_data[30]_i_4_n_0 ),
        .I4(\wb_data[0]_i_10_n_0 ),
        .I5(\id_instr[8]_i_2_n_0 ),
        .O(\wb_data[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEFFFFFFAEFFAE)) 
    \wb_data[9]_i_1 
       (.I0(\mem_be_n_reg[3]_1 ),
        .I1(\wb_data[17]_i_2_n_0 ),
        .I2(\wb_data[13]_i_3_n_0 ),
        .I3(\wb_data[14]_i_4_n_0 ),
        .I4(\wb_data[31]_i_2_n_0 ),
        .I5(mem_data_in[9]),
        .O(\mem_data_reg[31]_1 [9]));
  LUT5 #(
    .INIT(32'h10FF1010)) 
    \wb_data[9]_i_2 
       (.I0(mem_be_n_in[3]),
        .I1(\wb_data[6]_i_5_n_0 ),
        .I2(\wb_data[25]_i_2_n_0 ),
        .I3(\wb_data[14]_i_5_n_0 ),
        .I4(\wb_data[9]_i_3_n_0 ),
        .O(\mem_be_n_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h2222222200202222)) 
    \wb_data[9]_i_3 
       (.I0(mem_en_in),
        .I1(pc_ram_en),
        .I2(\wb_data[1]_i_7_n_0 ),
        .I3(\wb_data[1]_i_6_n_0 ),
        .I4(\id_instr[9]_i_2_n_0 ),
        .I5(\id_instr[9]_i_3_n_0 ),
        .O(\wb_data[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wb_regd_addr[0]_i_1 
       (.I0(\mem_regd_addr_reg[4]_0 [0]),
        .I1(Q),
        .O(\mem_regd_addr_reg[4]_1 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    \wb_regd_addr[1]_i_1 
       (.I0(\mem_regd_addr_reg[4]_0 [1]),
        .I1(Q),
        .O(\mem_regd_addr_reg[4]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wb_regd_addr[2]_i_1 
       (.I0(\mem_regd_addr_reg[4]_0 [2]),
        .I1(Q),
        .O(\mem_regd_addr_reg[4]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wb_regd_addr[3]_i_1 
       (.I0(\mem_regd_addr_reg[4]_0 [3]),
        .I1(Q),
        .O(\mem_regd_addr_reg[4]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wb_regd_addr[4]_i_1 
       (.I0(\mem_regd_addr_reg[4]_0 [4]),
        .I1(Q),
        .O(\mem_regd_addr_reg[4]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h2)) 
    wb_regd_en_i_1
       (.I0(mem_regd_en_in),
        .I1(Q),
        .O(mem_regd_en_out));
endmodule

module ppl_id_ex
   (ex_regd_en_in,
    ex_mtvec_we,
    ex_mscratch_we,
    ex_mepc_we,
    ex_mcause_we,
    ex_mstatus_we,
    ex_mie_we,
    uart_tbre,
    reset_global_reg,
    ex_regd_en_reg_0,
    ex_regd_en_reg_1,
    reset_global_reg_0,
    ex_regd_en_reg_2,
    ex_regd_en_reg_3,
    ex_regd_en_reg_4,
    ex_regd_en_reg_5,
    ex_regd_en_reg_6,
    reset_global_reg_1,
    reset_global_reg_2,
    reset_global_reg_3,
    reset_global_reg_4,
    reset_global_reg_5,
    reset_global_reg_6,
    reset_global_reg_7,
    reset_global_reg_8,
    reset_global_reg_9,
    reset_global_reg_10,
    reset_global_reg_11,
    ex_regd_en_reg_7,
    reset_global_reg_12,
    reset_global_reg_13,
    reset_global_reg_14,
    reset_global_reg_15,
    reset_global_reg_16,
    reset_global_reg_17,
    reset_global_reg_18,
    reset_global_reg_19,
    \ex_regs1_reg[0]_0 ,
    reset_global_reg_20,
    reset_global_reg_21,
    reset_global_reg_22,
    reset_global_reg_23,
    reset_global_reg_24,
    reset_global_reg_25,
    \ex_alu_opcode_reg[5]_0 ,
    \ex_alu_opcode_reg[6]_0 ,
    \ex_alu_opcode_reg[4]_0 ,
    \ex_alu_opcode_reg[2]_0 ,
    ex_regd_en_reg_8,
    \ex_alu_opcode_reg[5]_1 ,
    \ex_alu_opcode_reg[2]_1 ,
    \id_instr_reg[4] ,
    \ex_regd_addr_reg[4]_0 ,
    \ex_regd_addr_reg[1]_0 ,
    S,
    reset_global_reg_26,
    reset_global_reg_27,
    reset_global_reg_28,
    reset_global_reg_29,
    reset_global_reg_30,
    reset_global_reg_31,
    reset_global_reg_32,
    reset_global_reg_33,
    reset_global_reg_34,
    reset_global_reg_35,
    reset_global_reg_36,
    reset_global_reg_37,
    reset_global_reg_38,
    reset_global_reg_39,
    reset_global_reg_40,
    reset_global_reg_41,
    reset_global_reg_42,
    reset_global_reg_43,
    reset_global_reg_44,
    reset_global_reg_45,
    reset_global_reg_46,
    reset_global_reg_47,
    reset_global_reg_48,
    reset_global_reg_49,
    reset_global_reg_50,
    reset_global_reg_51,
    reset_global_reg_52,
    reset_global_reg_53,
    reset_global_reg_54,
    reset_global_reg_55,
    reset_global_reg_56,
    reset_global_reg_57,
    reset_global_reg_58,
    reset_global_reg_59,
    reset_global_reg_60,
    reset_global_reg_61,
    reset_global_reg_62,
    reset_global_reg_63,
    reset_global_reg_64,
    reset_global_reg_65,
    reset_global_reg_66,
    reset_global_reg_67,
    reset_global_reg_68,
    reset_global_reg_69,
    reset_global_reg_70,
    reset_global_reg_71,
    reset_global_reg_72,
    reset_global_reg_73,
    reset_global_reg_74,
    reset_global_reg_75,
    reset_global_reg_76,
    reset_global_reg_77,
    reset_global_reg_78,
    reset_global_reg_79,
    reset_global_reg_80,
    reset_global_reg_81,
    reset_global_reg_82,
    reset_global_reg_83,
    reset_global_reg_84,
    reset_global_reg_85,
    reset_global_reg_86,
    reset_global_reg_87,
    reset_global_reg_88,
    reset_global_reg_89,
    reset_global_reg_90,
    reset_global_reg_91,
    reset_global_reg_92,
    reset_global_reg_93,
    reset_global_reg_94,
    reset_global_reg_95,
    reset_global_reg_96,
    reset_global_reg_97,
    reset_global_reg_98,
    reset_global_reg_99,
    reset_global_reg_100,
    reset_global_reg_101,
    reset_global_reg_102,
    reset_global_reg_103,
    reset_global_reg_104,
    reset_global_reg_105,
    reset_global_reg_106,
    reset_global_reg_107,
    reset_global_reg_108,
    reset_global_reg_109,
    reset_global_reg_110,
    reset_global_reg_111,
    reset_global_reg_112,
    reset_global_reg_113,
    reset_global_reg_114,
    reset_global_reg_115,
    reset_global_reg_116,
    reset_global_reg_117,
    reset_global_reg_118,
    reset_global_reg_119,
    reset_global_reg_120,
    reset_global_reg_121,
    reset_global_reg_122,
    reset_global_reg_123,
    reset_global_reg_124,
    reset_global_reg_125,
    reset_global_reg_126,
    reset_global_reg_127,
    reset_global_reg_128,
    reset_global_reg_129,
    reset_global_reg_130,
    reset_global_reg_131,
    reset_global_reg_132,
    reset_global_reg_133,
    reset_global_reg_134,
    reset_global_reg_135,
    reset_global_reg_136,
    reset_global_reg_137,
    reset_global_reg_138,
    reset_global_reg_139,
    reset_global_reg_140,
    reset_global_reg_141,
    reset_global_reg_142,
    reset_global_reg_143,
    reset_global_reg_144,
    reset_global_reg_145,
    reset_global_reg_146,
    reset_global_reg_147,
    reset_global_reg_148,
    reset_global_reg_149,
    reset_global_reg_150,
    reset_global_reg_151,
    reset_global_reg_152,
    reset_global_reg_153,
    reset_global_reg_154,
    reset_global_reg_155,
    reset_global_reg_156,
    reset_global_reg_157,
    reset_global_reg_158,
    reset_global_reg_159,
    reset_global_reg_160,
    reset_global_reg_161,
    reset_global_reg_162,
    reset_global_reg_163,
    reset_global_reg_164,
    reset_global_reg_165,
    reset_global_reg_166,
    reset_global_reg_167,
    reset_global_reg_168,
    reset_global_reg_169,
    reset_global_reg_170,
    reset_global_reg_171,
    reset_global_reg_172,
    reset_global_reg_173,
    reset_global_reg_174,
    reset_global_reg_175,
    reset_global_reg_176,
    reset_global_reg_177,
    reset_global_reg_178,
    reset_global_reg_179,
    reset_global_reg_180,
    reset_global_reg_181,
    reset_global_reg_182,
    \ex_regs1_reg[30]_0 ,
    \ex_mcause_data_reg[30]_0 ,
    reset_global_reg_183,
    D,
    \ex_pc_reg[31]_0 ,
    \ex_mepc_data_reg[31]_0 ,
    \ex_priv_data_reg[1]_0 ,
    ex_mem_en_out,
    stallreq_ex,
    \ex_regs1_reg[0]_1 ,
    \ex_regs1_reg[30]_1 ,
    mcause_wdata,
    \ex_alu_funct3_reg[1]_rep_0 ,
    mtvec_we,
    mscratch_we,
    mepc_we,
    mcause_we,
    mstatus_we,
    mie_we,
    mepc_wdata,
    ex_regd_en_reg_9,
    clk_out2,
    Q,
    ex_mem_en_reg_0,
    ex_mtvec_we_reg_0,
    ex_mscratch_we_reg_0,
    ex_mepc_we_reg_0,
    ex_mcause_we_reg_0,
    ex_mstatus_we_reg_0,
    ex_mie_we_reg_0,
    ex_mip_we_reg_0,
    ex_priv_we_reg_0,
    uart_tbre_IBUF,
    uart_tsre_IBUF,
    \ex_regs1_reg[12]_0 ,
    id_regs1_in,
    \ex_regs2[30]_i_2 ,
    pre_stall_reg,
    \ex_regs1[16]_i_13 ,
    \ex_regs1_reg[1]_0 ,
    pre_stall_i_6,
    \ex_regs1[10]_i_3_0 ,
    \ex_regs1[10]_i_5_0 ,
    \pc_reg[31]_i_7 ,
    \pc_reg[31]_i_7_0 ,
    \pc_reg[31]_i_7_1 ,
    \pc_reg[31]_i_7_2 ,
    \ex_regs1_reg[1]_1 ,
    \ex_mip_data_reg[31]_0 ,
    \ex_mtvec_data_reg[30]_0 ,
    \ex_mcause_data_reg[31]_0 ,
    \ex_mcause_data_reg[30]_1 ,
    \ex_pc_reg[31]_1 ,
    \ex_alu_opcode_reg[6]_1 ,
    \ex_alu_funct3_reg[2]_0 ,
    \ex_alu_funct3_reg[1]_rep_1 ,
    \ex_alu_funct7_reg[6]_0 ,
    \ex_alu_funct_csr_reg[11]_0 ,
    \ex_regs1_reg[31]_0 ,
    \ex_regs2_reg[31]_0 ,
    \ex_regd_addr_reg[4]_1 ,
    \ex_ret_addr_reg[31]_0 ,
    \ex_mem_addr_reg[28]_0 ,
    p_0_in,
    \ex_mtvec_data_reg[31]_0 ,
    \ex_mscratch_data_reg[31]_0 ,
    \ex_mepc_data_reg[31]_1 ,
    \ex_mstatus_data_reg[31]_0 ,
    \ex_mie_data_reg[31]_0 ,
    CO,
    \ex_priv_data_reg[1]_1 );
  output ex_regd_en_in;
  output ex_mtvec_we;
  output ex_mscratch_we;
  output ex_mepc_we;
  output ex_mcause_we;
  output ex_mstatus_we;
  output ex_mie_we;
  output uart_tbre;
  output reset_global_reg;
  output ex_regd_en_reg_0;
  output ex_regd_en_reg_1;
  output [31:0]reset_global_reg_0;
  output ex_regd_en_reg_2;
  output ex_regd_en_reg_3;
  output ex_regd_en_reg_4;
  output ex_regd_en_reg_5;
  output ex_regd_en_reg_6;
  output reset_global_reg_1;
  output reset_global_reg_2;
  output reset_global_reg_3;
  output reset_global_reg_4;
  output reset_global_reg_5;
  output reset_global_reg_6;
  output reset_global_reg_7;
  output reset_global_reg_8;
  output reset_global_reg_9;
  output reset_global_reg_10;
  output reset_global_reg_11;
  output ex_regd_en_reg_7;
  output reset_global_reg_12;
  output reset_global_reg_13;
  output reset_global_reg_14;
  output reset_global_reg_15;
  output reset_global_reg_16;
  output reset_global_reg_17;
  output reset_global_reg_18;
  output reset_global_reg_19;
  output \ex_regs1_reg[0]_0 ;
  output reset_global_reg_20;
  output reset_global_reg_21;
  output reset_global_reg_22;
  output reset_global_reg_23;
  output reset_global_reg_24;
  output reset_global_reg_25;
  output \ex_alu_opcode_reg[5]_0 ;
  output [5:0]\ex_alu_opcode_reg[6]_0 ;
  output \ex_alu_opcode_reg[4]_0 ;
  output \ex_alu_opcode_reg[2]_0 ;
  output ex_regd_en_reg_8;
  output \ex_alu_opcode_reg[5]_1 ;
  output \ex_alu_opcode_reg[2]_1 ;
  output \id_instr_reg[4] ;
  output [4:0]\ex_regd_addr_reg[4]_0 ;
  output \ex_regd_addr_reg[1]_0 ;
  output [0:0]S;
  output reset_global_reg_26;
  output reset_global_reg_27;
  output reset_global_reg_28;
  output reset_global_reg_29;
  output reset_global_reg_30;
  output reset_global_reg_31;
  output reset_global_reg_32;
  output reset_global_reg_33;
  output reset_global_reg_34;
  output reset_global_reg_35;
  output reset_global_reg_36;
  output reset_global_reg_37;
  output reset_global_reg_38;
  output reset_global_reg_39;
  output reset_global_reg_40;
  output reset_global_reg_41;
  output reset_global_reg_42;
  output reset_global_reg_43;
  output reset_global_reg_44;
  output reset_global_reg_45;
  output reset_global_reg_46;
  output reset_global_reg_47;
  output reset_global_reg_48;
  output reset_global_reg_49;
  output reset_global_reg_50;
  output reset_global_reg_51;
  output reset_global_reg_52;
  output reset_global_reg_53;
  output reset_global_reg_54;
  output reset_global_reg_55;
  output reset_global_reg_56;
  output reset_global_reg_57;
  output reset_global_reg_58;
  output reset_global_reg_59;
  output reset_global_reg_60;
  output reset_global_reg_61;
  output reset_global_reg_62;
  output reset_global_reg_63;
  output reset_global_reg_64;
  output reset_global_reg_65;
  output reset_global_reg_66;
  output reset_global_reg_67;
  output reset_global_reg_68;
  output reset_global_reg_69;
  output reset_global_reg_70;
  output reset_global_reg_71;
  output reset_global_reg_72;
  output reset_global_reg_73;
  output reset_global_reg_74;
  output reset_global_reg_75;
  output reset_global_reg_76;
  output reset_global_reg_77;
  output reset_global_reg_78;
  output reset_global_reg_79;
  output reset_global_reg_80;
  output reset_global_reg_81;
  output reset_global_reg_82;
  output reset_global_reg_83;
  output reset_global_reg_84;
  output reset_global_reg_85;
  output reset_global_reg_86;
  output reset_global_reg_87;
  output reset_global_reg_88;
  output reset_global_reg_89;
  output reset_global_reg_90;
  output reset_global_reg_91;
  output reset_global_reg_92;
  output reset_global_reg_93;
  output reset_global_reg_94;
  output reset_global_reg_95;
  output reset_global_reg_96;
  output reset_global_reg_97;
  output reset_global_reg_98;
  output reset_global_reg_99;
  output reset_global_reg_100;
  output reset_global_reg_101;
  output reset_global_reg_102;
  output reset_global_reg_103;
  output reset_global_reg_104;
  output reset_global_reg_105;
  output reset_global_reg_106;
  output reset_global_reg_107;
  output reset_global_reg_108;
  output reset_global_reg_109;
  output reset_global_reg_110;
  output reset_global_reg_111;
  output reset_global_reg_112;
  output reset_global_reg_113;
  output reset_global_reg_114;
  output reset_global_reg_115;
  output reset_global_reg_116;
  output reset_global_reg_117;
  output reset_global_reg_118;
  output reset_global_reg_119;
  output reset_global_reg_120;
  output reset_global_reg_121;
  output reset_global_reg_122;
  output reset_global_reg_123;
  output reset_global_reg_124;
  output reset_global_reg_125;
  output reset_global_reg_126;
  output reset_global_reg_127;
  output reset_global_reg_128;
  output reset_global_reg_129;
  output reset_global_reg_130;
  output reset_global_reg_131;
  output reset_global_reg_132;
  output reset_global_reg_133;
  output reset_global_reg_134;
  output reset_global_reg_135;
  output reset_global_reg_136;
  output reset_global_reg_137;
  output reset_global_reg_138;
  output reset_global_reg_139;
  output reset_global_reg_140;
  output reset_global_reg_141;
  output reset_global_reg_142;
  output reset_global_reg_143;
  output reset_global_reg_144;
  output reset_global_reg_145;
  output reset_global_reg_146;
  output reset_global_reg_147;
  output reset_global_reg_148;
  output reset_global_reg_149;
  output reset_global_reg_150;
  output reset_global_reg_151;
  output reset_global_reg_152;
  output reset_global_reg_153;
  output reset_global_reg_154;
  output reset_global_reg_155;
  output reset_global_reg_156;
  output reset_global_reg_157;
  output reset_global_reg_158;
  output reset_global_reg_159;
  output reset_global_reg_160;
  output reset_global_reg_161;
  output reset_global_reg_162;
  output reset_global_reg_163;
  output reset_global_reg_164;
  output reset_global_reg_165;
  output reset_global_reg_166;
  output reset_global_reg_167;
  output reset_global_reg_168;
  output reset_global_reg_169;
  output reset_global_reg_170;
  output reset_global_reg_171;
  output reset_global_reg_172;
  output reset_global_reg_173;
  output reset_global_reg_174;
  output reset_global_reg_175;
  output reset_global_reg_176;
  output reset_global_reg_177;
  output reset_global_reg_178;
  output reset_global_reg_179;
  output reset_global_reg_180;
  output reset_global_reg_181;
  output reset_global_reg_182;
  output \ex_regs1_reg[30]_0 ;
  output \ex_mcause_data_reg[30]_0 ;
  output [31:0]reset_global_reg_183;
  output [0:0]D;
  output [31:0]\ex_pc_reg[31]_0 ;
  output [31:0]\ex_mepc_data_reg[31]_0 ;
  output [1:0]\ex_priv_data_reg[1]_0 ;
  output ex_mem_en_out;
  output stallreq_ex;
  output [3:0]\ex_regs1_reg[0]_1 ;
  output [31:0]\ex_regs1_reg[30]_1 ;
  output [0:0]mcause_wdata;
  output \ex_alu_funct3_reg[1]_rep_0 ;
  output mtvec_we;
  output mscratch_we;
  output mepc_we;
  output mcause_we;
  output mstatus_we;
  output mie_we;
  output [31:0]mepc_wdata;
  input ex_regd_en_reg_9;
  input clk_out2;
  input Q;
  input ex_mem_en_reg_0;
  input ex_mtvec_we_reg_0;
  input ex_mscratch_we_reg_0;
  input ex_mepc_we_reg_0;
  input ex_mcause_we_reg_0;
  input ex_mstatus_we_reg_0;
  input ex_mie_we_reg_0;
  input ex_mip_we_reg_0;
  input ex_priv_we_reg_0;
  input uart_tbre_IBUF;
  input uart_tsre_IBUF;
  input \ex_regs1_reg[12]_0 ;
  input [6:0]id_regs1_in;
  input \ex_regs2[30]_i_2 ;
  input pre_stall_reg;
  input \ex_regs1[16]_i_13 ;
  input \ex_regs1_reg[1]_0 ;
  input [6:0]pre_stall_i_6;
  input \ex_regs1[10]_i_3_0 ;
  input \ex_regs1[10]_i_5_0 ;
  input \pc_reg[31]_i_7 ;
  input \pc_reg[31]_i_7_0 ;
  input \pc_reg[31]_i_7_1 ;
  input \pc_reg[31]_i_7_2 ;
  input \ex_regs1_reg[1]_1 ;
  input [31:0]\ex_mip_data_reg[31]_0 ;
  input [0:0]\ex_mtvec_data_reg[30]_0 ;
  input [16:0]\ex_mcause_data_reg[31]_0 ;
  input [14:0]\ex_mcause_data_reg[30]_1 ;
  input [31:0]\ex_pc_reg[31]_1 ;
  input [5:0]\ex_alu_opcode_reg[6]_1 ;
  input [2:0]\ex_alu_funct3_reg[2]_0 ;
  input \ex_alu_funct3_reg[1]_rep_1 ;
  input [6:0]\ex_alu_funct7_reg[6]_0 ;
  input [11:0]\ex_alu_funct_csr_reg[11]_0 ;
  input [31:0]\ex_regs1_reg[31]_0 ;
  input [31:0]\ex_regs2_reg[31]_0 ;
  input [4:0]\ex_regd_addr_reg[4]_1 ;
  input [31:0]\ex_ret_addr_reg[31]_0 ;
  input [11:0]\ex_mem_addr_reg[28]_0 ;
  input p_0_in;
  input [30:0]\ex_mtvec_data_reg[31]_0 ;
  input [31:0]\ex_mscratch_data_reg[31]_0 ;
  input [31:0]\ex_mepc_data_reg[31]_1 ;
  input [31:0]\ex_mstatus_data_reg[31]_0 ;
  input [31:0]\ex_mie_data_reg[31]_0 ;
  input [0:0]CO;
  input [1:0]\ex_priv_data_reg[1]_1 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire Q;
  wire [0:0]S;
  wire clk_out2;
  wire [31:0]\ex/data0 ;
  wire \ex/data2 ;
  wire [2:0]ex_alu_funct3_in;
  wire \ex_alu_funct3_reg[1]_rep_0 ;
  wire \ex_alu_funct3_reg[1]_rep_1 ;
  wire \ex_alu_funct3_reg[1]_rep_n_0 ;
  wire [2:0]\ex_alu_funct3_reg[2]_0 ;
  wire [6:0]ex_alu_funct7_in;
  wire [6:0]\ex_alu_funct7_reg[6]_0 ;
  wire [11:0]ex_alu_funct_csr_in;
  wire [11:0]\ex_alu_funct_csr_reg[11]_0 ;
  wire \ex_alu_opcode_reg[2]_0 ;
  wire \ex_alu_opcode_reg[2]_1 ;
  wire \ex_alu_opcode_reg[4]_0 ;
  wire \ex_alu_opcode_reg[5]_0 ;
  wire \ex_alu_opcode_reg[5]_1 ;
  wire [5:0]\ex_alu_opcode_reg[6]_0 ;
  wire [5:0]\ex_alu_opcode_reg[6]_1 ;
  wire [31:0]ex_mcause_data;
  wire \ex_mcause_data_reg[30]_0 ;
  wire [14:0]\ex_mcause_data_reg[30]_1 ;
  wire [16:0]\ex_mcause_data_reg[31]_0 ;
  wire ex_mcause_we;
  wire ex_mcause_we_reg_0;
  wire [28:0]ex_mem_addr_in;
  wire [11:0]\ex_mem_addr_reg[28]_0 ;
  wire ex_mem_en_in;
  wire ex_mem_en_out;
  wire ex_mem_en_reg_0;
  wire [31:0]\ex_mepc_data_reg[31]_0 ;
  wire [31:0]\ex_mepc_data_reg[31]_1 ;
  wire ex_mepc_we;
  wire ex_mepc_we_reg_0;
  wire [31:0]ex_mie_data;
  wire [31:0]\ex_mie_data_reg[31]_0 ;
  wire ex_mie_we;
  wire ex_mie_we_reg_0;
  wire [31:0]ex_mip_data;
  wire [31:0]\ex_mip_data_reg[31]_0 ;
  wire ex_mip_we;
  wire ex_mip_we_reg_0;
  wire [31:0]ex_mscratch_data;
  wire [31:0]\ex_mscratch_data_reg[31]_0 ;
  wire ex_mscratch_we;
  wire ex_mscratch_we_reg_0;
  wire [31:0]ex_mstatus_data;
  wire [31:0]\ex_mstatus_data_reg[31]_0 ;
  wire ex_mstatus_we;
  wire ex_mstatus_we_reg_0;
  wire [31:0]ex_mtvec_data;
  wire [0:0]\ex_mtvec_data_reg[30]_0 ;
  wire [30:0]\ex_mtvec_data_reg[31]_0 ;
  wire ex_mtvec_we;
  wire ex_mtvec_we_reg_0;
  wire [31:0]\ex_pc_reg[31]_0 ;
  wire [31:0]\ex_pc_reg[31]_1 ;
  wire [1:0]ex_priv_data;
  wire [1:0]\ex_priv_data_reg[1]_0 ;
  wire [1:0]\ex_priv_data_reg[1]_1 ;
  wire ex_priv_we;
  wire ex_priv_we_reg_0;
  wire \ex_regd_addr_reg[1]_0 ;
  wire [4:0]\ex_regd_addr_reg[4]_0 ;
  wire [4:0]\ex_regd_addr_reg[4]_1 ;
  wire ex_regd_en_in;
  wire ex_regd_en_reg_0;
  wire ex_regd_en_reg_1;
  wire ex_regd_en_reg_2;
  wire ex_regd_en_reg_3;
  wire ex_regd_en_reg_4;
  wire ex_regd_en_reg_5;
  wire ex_regd_en_reg_6;
  wire ex_regd_en_reg_7;
  wire ex_regd_en_reg_8;
  wire ex_regd_en_reg_9;
  wire \ex_regs1[10]_i_3_0 ;
  wire \ex_regs1[10]_i_5_0 ;
  wire \ex_regs1[10]_i_5_n_0 ;
  wire \ex_regs1[10]_i_8_n_0 ;
  wire \ex_regs1[16]_i_13 ;
  wire \ex_regs1[5]_i_16_n_0 ;
  wire \ex_regs1[5]_i_32_n_0 ;
  wire \ex_regs1[5]_i_9_n_0 ;
  wire [31:0]ex_regs1_in;
  wire \ex_regs1_reg[0]_0 ;
  wire [3:0]\ex_regs1_reg[0]_1 ;
  wire \ex_regs1_reg[12]_0 ;
  wire \ex_regs1_reg[1]_0 ;
  wire \ex_regs1_reg[1]_1 ;
  wire \ex_regs1_reg[30]_0 ;
  wire [31:0]\ex_regs1_reg[30]_1 ;
  wire [31:0]\ex_regs1_reg[31]_0 ;
  wire \ex_regs2[30]_i_2 ;
  wire [31:0]ex_regs2_in;
  wire [31:0]\ex_regs2_reg[31]_0 ;
  wire [31:0]ex_ret_addr_in;
  wire [31:0]\ex_ret_addr_reg[31]_0 ;
  wire \id_instr_reg[4] ;
  wire [6:0]id_regs1_in;
  wire \leds_OBUF[6]_inst_i_30_n_0 ;
  wire \leds_OBUF[6]_inst_i_31_n_0 ;
  wire \leds_OBUF[6]_inst_i_32_n_0 ;
  wire \leds_OBUF[6]_inst_i_45_n_0 ;
  wire \leds_OBUF[6]_inst_i_46_n_0 ;
  wire \leds_OBUF[6]_inst_i_47_n_0 ;
  wire \leds_OBUF[6]_inst_i_48_n_0 ;
  wire \leds_OBUF[7]_inst_i_100_n_0 ;
  wire \leds_OBUF[7]_inst_i_101_n_0 ;
  wire \leds_OBUF[7]_inst_i_102_n_0 ;
  wire \leds_OBUF[7]_inst_i_115_n_0 ;
  wire \leds_OBUF[7]_inst_i_116_n_0 ;
  wire \leds_OBUF[7]_inst_i_117_n_0 ;
  wire \leds_OBUF[7]_inst_i_130_n_0 ;
  wire \leds_OBUF[7]_inst_i_131_n_0 ;
  wire \leds_OBUF[7]_inst_i_132_n_0 ;
  wire \leds_OBUF[7]_inst_i_133_n_0 ;
  wire \leds_OBUF[7]_inst_i_93_n_0 ;
  wire \leds_OBUF[7]_inst_i_94_n_0 ;
  wire \leds_OBUF[7]_inst_i_95_n_0 ;
  wire \mcause[0]_i_2_n_0 ;
  wire \mcause[0]_i_3_n_0 ;
  wire \mcause[10]_i_2_n_0 ;
  wire \mcause[11]_i_2_n_0 ;
  wire \mcause[12]_i_2_n_0 ;
  wire \mcause[13]_i_2_n_0 ;
  wire \mcause[14]_i_2_n_0 ;
  wire \mcause[15]_i_2_n_0 ;
  wire \mcause[16]_i_2_n_0 ;
  wire \mcause[17]_i_2_n_0 ;
  wire \mcause[18]_i_2_n_0 ;
  wire \mcause[19]_i_2_n_0 ;
  wire \mcause[1]_i_2_n_0 ;
  wire \mcause[1]_i_3_n_0 ;
  wire \mcause[1]_i_4_n_0 ;
  wire \mcause[1]_i_5_n_0 ;
  wire \mcause[1]_i_6_n_0 ;
  wire \mcause[1]_i_7_n_0 ;
  wire \mcause[20]_i_2_n_0 ;
  wire \mcause[21]_i_2_n_0 ;
  wire \mcause[22]_i_2_n_0 ;
  wire \mcause[23]_i_2_n_0 ;
  wire \mcause[24]_i_2_n_0 ;
  wire \mcause[25]_i_2_n_0 ;
  wire \mcause[26]_i_2_n_0 ;
  wire \mcause[27]_i_2_n_0 ;
  wire \mcause[28]_i_2_n_0 ;
  wire \mcause[29]_i_2_n_0 ;
  wire \mcause[29]_i_3_n_0 ;
  wire \mcause[2]_i_2_n_0 ;
  wire \mcause[30]_i_2_n_0 ;
  wire \mcause[31]_i_3_n_0 ;
  wire \mcause[31]_i_4_n_0 ;
  wire \mcause[31]_i_5_n_0 ;
  wire \mcause[31]_i_6_n_0 ;
  wire \mcause[31]_i_7_n_0 ;
  wire \mcause[31]_i_8_n_0 ;
  wire \mcause[31]_i_9_n_0 ;
  wire \mcause[3]_i_2_n_0 ;
  wire \mcause[3]_i_3_n_0 ;
  wire \mcause[3]_i_4_n_0 ;
  wire \mcause[3]_i_5_n_0 ;
  wire \mcause[4]_i_2_n_0 ;
  wire \mcause[5]_i_2_n_0 ;
  wire \mcause[6]_i_2_n_0 ;
  wire \mcause[7]_i_2_n_0 ;
  wire \mcause[8]_i_2_n_0 ;
  wire \mcause[9]_i_2_n_0 ;
  wire [30:4]mcause_o;
  wire [0:0]mcause_wdata;
  wire mcause_we;
  wire \mem_addr[11]_i_3_n_0 ;
  wire \mem_addr[11]_i_4_n_0 ;
  wire \mem_addr[11]_i_5_n_0 ;
  wire \mem_addr[11]_i_6_n_0 ;
  wire \mem_addr[15]_i_3_n_0 ;
  wire \mem_addr[15]_i_4_n_0 ;
  wire \mem_addr[15]_i_5_n_0 ;
  wire \mem_addr[15]_i_6_n_0 ;
  wire \mem_addr[19]_i_3_n_0 ;
  wire \mem_addr[19]_i_4_n_0 ;
  wire \mem_addr[19]_i_5_n_0 ;
  wire \mem_addr[19]_i_6_n_0 ;
  wire \mem_addr[23]_i_3_n_0 ;
  wire \mem_addr[23]_i_4_n_0 ;
  wire \mem_addr[23]_i_5_n_0 ;
  wire \mem_addr[23]_i_6_n_0 ;
  wire \mem_addr[27]_i_3_n_0 ;
  wire \mem_addr[27]_i_4_n_0 ;
  wire \mem_addr[27]_i_5_n_0 ;
  wire \mem_addr[27]_i_6_n_0 ;
  wire \mem_addr[31]_i_3_n_0 ;
  wire \mem_addr[31]_i_4_n_0 ;
  wire \mem_addr[31]_i_5_n_0 ;
  wire \mem_addr[31]_i_6_n_0 ;
  wire \mem_addr[3]_i_3_n_0 ;
  wire \mem_addr[3]_i_4_n_0 ;
  wire \mem_addr[3]_i_5_n_0 ;
  wire \mem_addr[3]_i_6_n_0 ;
  wire \mem_addr[7]_i_3_n_0 ;
  wire \mem_addr[7]_i_4_n_0 ;
  wire \mem_addr[7]_i_5_n_0 ;
  wire \mem_addr[7]_i_6_n_0 ;
  wire \mem_addr_reg[11]_i_2_n_0 ;
  wire \mem_addr_reg[11]_i_2_n_1 ;
  wire \mem_addr_reg[11]_i_2_n_2 ;
  wire \mem_addr_reg[11]_i_2_n_3 ;
  wire \mem_addr_reg[15]_i_2_n_0 ;
  wire \mem_addr_reg[15]_i_2_n_1 ;
  wire \mem_addr_reg[15]_i_2_n_2 ;
  wire \mem_addr_reg[15]_i_2_n_3 ;
  wire \mem_addr_reg[19]_i_2_n_0 ;
  wire \mem_addr_reg[19]_i_2_n_1 ;
  wire \mem_addr_reg[19]_i_2_n_2 ;
  wire \mem_addr_reg[19]_i_2_n_3 ;
  wire \mem_addr_reg[23]_i_2_n_0 ;
  wire \mem_addr_reg[23]_i_2_n_1 ;
  wire \mem_addr_reg[23]_i_2_n_2 ;
  wire \mem_addr_reg[23]_i_2_n_3 ;
  wire \mem_addr_reg[27]_i_2_n_0 ;
  wire \mem_addr_reg[27]_i_2_n_1 ;
  wire \mem_addr_reg[27]_i_2_n_2 ;
  wire \mem_addr_reg[27]_i_2_n_3 ;
  wire \mem_addr_reg[31]_i_2_n_1 ;
  wire \mem_addr_reg[31]_i_2_n_2 ;
  wire \mem_addr_reg[31]_i_2_n_3 ;
  wire \mem_addr_reg[3]_i_2_n_0 ;
  wire \mem_addr_reg[3]_i_2_n_1 ;
  wire \mem_addr_reg[3]_i_2_n_2 ;
  wire \mem_addr_reg[3]_i_2_n_3 ;
  wire \mem_addr_reg[7]_i_2_n_0 ;
  wire \mem_addr_reg[7]_i_2_n_1 ;
  wire \mem_addr_reg[7]_i_2_n_2 ;
  wire \mem_addr_reg[7]_i_2_n_3 ;
  wire \mem_be_n[3]_i_2_n_0 ;
  wire \mem_data[0]_i_10_n_0 ;
  wire \mem_data[0]_i_11_n_0 ;
  wire \mem_data[0]_i_13_n_0 ;
  wire \mem_data[0]_i_14_n_0 ;
  wire \mem_data[0]_i_15_n_0 ;
  wire \mem_data[0]_i_16_n_0 ;
  wire \mem_data[0]_i_17_n_0 ;
  wire \mem_data[0]_i_18_n_0 ;
  wire \mem_data[0]_i_19_n_0 ;
  wire \mem_data[0]_i_20_n_0 ;
  wire \mem_data[0]_i_21_n_0 ;
  wire \mem_data[0]_i_22_n_0 ;
  wire \mem_data[0]_i_23_n_0 ;
  wire \mem_data[0]_i_24_n_0 ;
  wire \mem_data[0]_i_25_n_0 ;
  wire \mem_data[0]_i_26_n_0 ;
  wire \mem_data[0]_i_27_n_0 ;
  wire \mem_data[0]_i_29_n_0 ;
  wire \mem_data[0]_i_2_n_0 ;
  wire \mem_data[0]_i_30_n_0 ;
  wire \mem_data[0]_i_31_n_0 ;
  wire \mem_data[0]_i_32_n_0 ;
  wire \mem_data[0]_i_34_n_0 ;
  wire \mem_data[0]_i_35_n_0 ;
  wire \mem_data[0]_i_36_n_0 ;
  wire \mem_data[0]_i_37_n_0 ;
  wire \mem_data[0]_i_38_n_0 ;
  wire \mem_data[0]_i_39_n_0 ;
  wire \mem_data[0]_i_3_n_0 ;
  wire \mem_data[0]_i_40_n_0 ;
  wire \mem_data[0]_i_41_n_0 ;
  wire \mem_data[0]_i_42_n_0 ;
  wire \mem_data[0]_i_43_n_0 ;
  wire \mem_data[0]_i_44_n_0 ;
  wire \mem_data[0]_i_45_n_0 ;
  wire \mem_data[0]_i_47_n_0 ;
  wire \mem_data[0]_i_48_n_0 ;
  wire \mem_data[0]_i_49_n_0 ;
  wire \mem_data[0]_i_4_n_0 ;
  wire \mem_data[0]_i_50_n_0 ;
  wire \mem_data[0]_i_51_n_0 ;
  wire \mem_data[0]_i_52_n_0 ;
  wire \mem_data[0]_i_53_n_0 ;
  wire \mem_data[0]_i_54_n_0 ;
  wire \mem_data[0]_i_56_n_0 ;
  wire \mem_data[0]_i_57_n_0 ;
  wire \mem_data[0]_i_58_n_0 ;
  wire \mem_data[0]_i_59_n_0 ;
  wire \mem_data[0]_i_5_n_0 ;
  wire \mem_data[0]_i_60_n_0 ;
  wire \mem_data[0]_i_61_n_0 ;
  wire \mem_data[0]_i_62_n_0 ;
  wire \mem_data[0]_i_63_n_0 ;
  wire \mem_data[0]_i_64_n_0 ;
  wire \mem_data[0]_i_65_n_0 ;
  wire \mem_data[0]_i_66_n_0 ;
  wire \mem_data[0]_i_67_n_0 ;
  wire \mem_data[0]_i_68_n_0 ;
  wire \mem_data[0]_i_69_n_0 ;
  wire \mem_data[0]_i_6_n_0 ;
  wire \mem_data[0]_i_70_n_0 ;
  wire \mem_data[0]_i_71_n_0 ;
  wire \mem_data[0]_i_7_n_0 ;
  wire \mem_data[0]_i_8_n_0 ;
  wire \mem_data[0]_i_9_n_0 ;
  wire \mem_data[10]_i_10_n_0 ;
  wire \mem_data[10]_i_11_n_0 ;
  wire \mem_data[10]_i_12_n_0 ;
  wire \mem_data[10]_i_13_n_0 ;
  wire \mem_data[10]_i_14_n_0 ;
  wire \mem_data[10]_i_15_n_0 ;
  wire \mem_data[10]_i_16_n_0 ;
  wire \mem_data[10]_i_17_n_0 ;
  wire \mem_data[10]_i_18_n_0 ;
  wire \mem_data[10]_i_2_n_0 ;
  wire \mem_data[10]_i_3_n_0 ;
  wire \mem_data[10]_i_4_n_0 ;
  wire \mem_data[10]_i_5_n_0 ;
  wire \mem_data[10]_i_6_n_0 ;
  wire \mem_data[10]_i_7_n_0 ;
  wire \mem_data[10]_i_8_n_0 ;
  wire \mem_data[10]_i_9_n_0 ;
  wire \mem_data[11]_i_10_n_0 ;
  wire \mem_data[11]_i_11_n_0 ;
  wire \mem_data[11]_i_12_n_0 ;
  wire \mem_data[11]_i_13_n_0 ;
  wire \mem_data[11]_i_14_n_0 ;
  wire \mem_data[11]_i_15_n_0 ;
  wire \mem_data[11]_i_16_n_0 ;
  wire \mem_data[11]_i_17_n_0 ;
  wire \mem_data[11]_i_18_n_0 ;
  wire \mem_data[11]_i_2_n_0 ;
  wire \mem_data[11]_i_3_n_0 ;
  wire \mem_data[11]_i_4_n_0 ;
  wire \mem_data[11]_i_5_n_0 ;
  wire \mem_data[11]_i_6_n_0 ;
  wire \mem_data[11]_i_7_n_0 ;
  wire \mem_data[11]_i_8_n_0 ;
  wire \mem_data[11]_i_9_n_0 ;
  wire \mem_data[12]_i_10_n_0 ;
  wire \mem_data[12]_i_11_n_0 ;
  wire \mem_data[12]_i_12_n_0 ;
  wire \mem_data[12]_i_13_n_0 ;
  wire \mem_data[12]_i_14_n_0 ;
  wire \mem_data[12]_i_15_n_0 ;
  wire \mem_data[12]_i_16_n_0 ;
  wire \mem_data[12]_i_17_n_0 ;
  wire \mem_data[12]_i_2_n_0 ;
  wire \mem_data[12]_i_3_n_0 ;
  wire \mem_data[12]_i_4_n_0 ;
  wire \mem_data[12]_i_5_n_0 ;
  wire \mem_data[12]_i_6_n_0 ;
  wire \mem_data[12]_i_7_n_0 ;
  wire \mem_data[12]_i_8_n_0 ;
  wire \mem_data[12]_i_9_n_0 ;
  wire \mem_data[13]_i_10_n_0 ;
  wire \mem_data[13]_i_11_n_0 ;
  wire \mem_data[13]_i_12_n_0 ;
  wire \mem_data[13]_i_13_n_0 ;
  wire \mem_data[13]_i_14_n_0 ;
  wire \mem_data[13]_i_15_n_0 ;
  wire \mem_data[13]_i_16_n_0 ;
  wire \mem_data[13]_i_17_n_0 ;
  wire \mem_data[13]_i_2_n_0 ;
  wire \mem_data[13]_i_3_n_0 ;
  wire \mem_data[13]_i_4_n_0 ;
  wire \mem_data[13]_i_5_n_0 ;
  wire \mem_data[13]_i_6_n_0 ;
  wire \mem_data[13]_i_7_n_0 ;
  wire \mem_data[13]_i_8_n_0 ;
  wire \mem_data[13]_i_9_n_0 ;
  wire \mem_data[14]_i_10_n_0 ;
  wire \mem_data[14]_i_11_n_0 ;
  wire \mem_data[14]_i_12_n_0 ;
  wire \mem_data[14]_i_13_n_0 ;
  wire \mem_data[14]_i_14_n_0 ;
  wire \mem_data[14]_i_15_n_0 ;
  wire \mem_data[14]_i_16_n_0 ;
  wire \mem_data[14]_i_17_n_0 ;
  wire \mem_data[14]_i_2_n_0 ;
  wire \mem_data[14]_i_3_n_0 ;
  wire \mem_data[14]_i_4_n_0 ;
  wire \mem_data[14]_i_5_n_0 ;
  wire \mem_data[14]_i_6_n_0 ;
  wire \mem_data[14]_i_7_n_0 ;
  wire \mem_data[14]_i_8_n_0 ;
  wire \mem_data[14]_i_9_n_0 ;
  wire \mem_data[15]_i_10_n_0 ;
  wire \mem_data[15]_i_11_n_0 ;
  wire \mem_data[15]_i_12_n_0 ;
  wire \mem_data[15]_i_14_n_0 ;
  wire \mem_data[15]_i_15_n_0 ;
  wire \mem_data[15]_i_16_n_0 ;
  wire \mem_data[15]_i_17_n_0 ;
  wire \mem_data[15]_i_18_n_0 ;
  wire \mem_data[15]_i_19_n_0 ;
  wire \mem_data[15]_i_20_n_0 ;
  wire \mem_data[15]_i_21_n_0 ;
  wire \mem_data[15]_i_22_n_0 ;
  wire \mem_data[15]_i_23_n_0 ;
  wire \mem_data[15]_i_24_n_0 ;
  wire \mem_data[15]_i_25_n_0 ;
  wire \mem_data[15]_i_26_n_0 ;
  wire \mem_data[15]_i_27_n_0 ;
  wire \mem_data[15]_i_2_n_0 ;
  wire \mem_data[15]_i_3_n_0 ;
  wire \mem_data[15]_i_4_n_0 ;
  wire \mem_data[15]_i_5_n_0 ;
  wire \mem_data[15]_i_7_n_0 ;
  wire \mem_data[15]_i_8_n_0 ;
  wire \mem_data[15]_i_9_n_0 ;
  wire \mem_data[16]_i_10_n_0 ;
  wire \mem_data[16]_i_11_n_0 ;
  wire \mem_data[16]_i_12_n_0 ;
  wire \mem_data[16]_i_13_n_0 ;
  wire \mem_data[16]_i_14_n_0 ;
  wire \mem_data[16]_i_15_n_0 ;
  wire \mem_data[16]_i_16_n_0 ;
  wire \mem_data[16]_i_17_n_0 ;
  wire \mem_data[16]_i_18_n_0 ;
  wire \mem_data[16]_i_19_n_0 ;
  wire \mem_data[16]_i_20_n_0 ;
  wire \mem_data[16]_i_21_n_0 ;
  wire \mem_data[16]_i_22_n_0 ;
  wire \mem_data[16]_i_23_n_0 ;
  wire \mem_data[16]_i_24_n_0 ;
  wire \mem_data[16]_i_2_n_0 ;
  wire \mem_data[16]_i_3_n_0 ;
  wire \mem_data[16]_i_4_n_0 ;
  wire \mem_data[16]_i_5_n_0 ;
  wire \mem_data[16]_i_7_n_0 ;
  wire \mem_data[16]_i_8_n_0 ;
  wire \mem_data[16]_i_9_n_0 ;
  wire \mem_data[17]_i_10_n_0 ;
  wire \mem_data[17]_i_11_n_0 ;
  wire \mem_data[17]_i_12_n_0 ;
  wire \mem_data[17]_i_13_n_0 ;
  wire \mem_data[17]_i_14_n_0 ;
  wire \mem_data[17]_i_15_n_0 ;
  wire \mem_data[17]_i_16_n_0 ;
  wire \mem_data[17]_i_17_n_0 ;
  wire \mem_data[17]_i_18_n_0 ;
  wire \mem_data[17]_i_19_n_0 ;
  wire \mem_data[17]_i_2_n_0 ;
  wire \mem_data[17]_i_3_n_0 ;
  wire \mem_data[17]_i_4_n_0 ;
  wire \mem_data[17]_i_5_n_0 ;
  wire \mem_data[17]_i_6_n_0 ;
  wire \mem_data[17]_i_7_n_0 ;
  wire \mem_data[17]_i_8_n_0 ;
  wire \mem_data[17]_i_9_n_0 ;
  wire \mem_data[18]_i_10_n_0 ;
  wire \mem_data[18]_i_11_n_0 ;
  wire \mem_data[18]_i_12_n_0 ;
  wire \mem_data[18]_i_13_n_0 ;
  wire \mem_data[18]_i_14_n_0 ;
  wire \mem_data[18]_i_15_n_0 ;
  wire \mem_data[18]_i_16_n_0 ;
  wire \mem_data[18]_i_17_n_0 ;
  wire \mem_data[18]_i_18_n_0 ;
  wire \mem_data[18]_i_19_n_0 ;
  wire \mem_data[18]_i_2_n_0 ;
  wire \mem_data[18]_i_3_n_0 ;
  wire \mem_data[18]_i_4_n_0 ;
  wire \mem_data[18]_i_5_n_0 ;
  wire \mem_data[18]_i_6_n_0 ;
  wire \mem_data[18]_i_7_n_0 ;
  wire \mem_data[18]_i_8_n_0 ;
  wire \mem_data[18]_i_9_n_0 ;
  wire \mem_data[19]_i_10_n_0 ;
  wire \mem_data[19]_i_11_n_0 ;
  wire \mem_data[19]_i_12_n_0 ;
  wire \mem_data[19]_i_13_n_0 ;
  wire \mem_data[19]_i_14_n_0 ;
  wire \mem_data[19]_i_15_n_0 ;
  wire \mem_data[19]_i_16_n_0 ;
  wire \mem_data[19]_i_17_n_0 ;
  wire \mem_data[19]_i_18_n_0 ;
  wire \mem_data[19]_i_2_n_0 ;
  wire \mem_data[19]_i_3_n_0 ;
  wire \mem_data[19]_i_4_n_0 ;
  wire \mem_data[19]_i_5_n_0 ;
  wire \mem_data[19]_i_6_n_0 ;
  wire \mem_data[19]_i_7_n_0 ;
  wire \mem_data[19]_i_8_n_0 ;
  wire \mem_data[19]_i_9_n_0 ;
  wire \mem_data[1]_i_10_n_0 ;
  wire \mem_data[1]_i_11_n_0 ;
  wire \mem_data[1]_i_12_n_0 ;
  wire \mem_data[1]_i_13_n_0 ;
  wire \mem_data[1]_i_2_n_0 ;
  wire \mem_data[1]_i_3_n_0 ;
  wire \mem_data[1]_i_4_n_0 ;
  wire \mem_data[1]_i_5_n_0 ;
  wire \mem_data[1]_i_6_n_0 ;
  wire \mem_data[1]_i_7_n_0 ;
  wire \mem_data[1]_i_8_n_0 ;
  wire \mem_data[1]_i_9_n_0 ;
  wire \mem_data[20]_i_10_n_0 ;
  wire \mem_data[20]_i_11_n_0 ;
  wire \mem_data[20]_i_12_n_0 ;
  wire \mem_data[20]_i_13_n_0 ;
  wire \mem_data[20]_i_14_n_0 ;
  wire \mem_data[20]_i_15_n_0 ;
  wire \mem_data[20]_i_16_n_0 ;
  wire \mem_data[20]_i_17_n_0 ;
  wire \mem_data[20]_i_2_n_0 ;
  wire \mem_data[20]_i_3_n_0 ;
  wire \mem_data[20]_i_4_n_0 ;
  wire \mem_data[20]_i_5_n_0 ;
  wire \mem_data[20]_i_6_n_0 ;
  wire \mem_data[20]_i_7_n_0 ;
  wire \mem_data[20]_i_8_n_0 ;
  wire \mem_data[20]_i_9_n_0 ;
  wire \mem_data[21]_i_10_n_0 ;
  wire \mem_data[21]_i_11_n_0 ;
  wire \mem_data[21]_i_12_n_0 ;
  wire \mem_data[21]_i_13_n_0 ;
  wire \mem_data[21]_i_14_n_0 ;
  wire \mem_data[21]_i_15_n_0 ;
  wire \mem_data[21]_i_16_n_0 ;
  wire \mem_data[21]_i_17_n_0 ;
  wire \mem_data[21]_i_2_n_0 ;
  wire \mem_data[21]_i_3_n_0 ;
  wire \mem_data[21]_i_4_n_0 ;
  wire \mem_data[21]_i_5_n_0 ;
  wire \mem_data[21]_i_6_n_0 ;
  wire \mem_data[21]_i_7_n_0 ;
  wire \mem_data[21]_i_8_n_0 ;
  wire \mem_data[21]_i_9_n_0 ;
  wire \mem_data[22]_i_10_n_0 ;
  wire \mem_data[22]_i_11_n_0 ;
  wire \mem_data[22]_i_12_n_0 ;
  wire \mem_data[22]_i_13_n_0 ;
  wire \mem_data[22]_i_14_n_0 ;
  wire \mem_data[22]_i_15_n_0 ;
  wire \mem_data[22]_i_16_n_0 ;
  wire \mem_data[22]_i_17_n_0 ;
  wire \mem_data[22]_i_2_n_0 ;
  wire \mem_data[22]_i_3_n_0 ;
  wire \mem_data[22]_i_4_n_0 ;
  wire \mem_data[22]_i_5_n_0 ;
  wire \mem_data[22]_i_6_n_0 ;
  wire \mem_data[22]_i_7_n_0 ;
  wire \mem_data[22]_i_8_n_0 ;
  wire \mem_data[22]_i_9_n_0 ;
  wire \mem_data[23]_i_10_n_0 ;
  wire \mem_data[23]_i_11_n_0 ;
  wire \mem_data[23]_i_12_n_0 ;
  wire \mem_data[23]_i_13_n_0 ;
  wire \mem_data[23]_i_14_n_0 ;
  wire \mem_data[23]_i_15_n_0 ;
  wire \mem_data[23]_i_16_n_0 ;
  wire \mem_data[23]_i_17_n_0 ;
  wire \mem_data[23]_i_18_n_0 ;
  wire \mem_data[23]_i_19_n_0 ;
  wire \mem_data[23]_i_2_n_0 ;
  wire \mem_data[23]_i_3_n_0 ;
  wire \mem_data[23]_i_4_n_0 ;
  wire \mem_data[23]_i_5_n_0 ;
  wire \mem_data[23]_i_6_n_0 ;
  wire \mem_data[23]_i_7_n_0 ;
  wire \mem_data[23]_i_8_n_0 ;
  wire \mem_data[23]_i_9_n_0 ;
  wire \mem_data[24]_i_10_n_0 ;
  wire \mem_data[24]_i_11_n_0 ;
  wire \mem_data[24]_i_12_n_0 ;
  wire \mem_data[24]_i_13_n_0 ;
  wire \mem_data[24]_i_14_n_0 ;
  wire \mem_data[24]_i_15_n_0 ;
  wire \mem_data[24]_i_16_n_0 ;
  wire \mem_data[24]_i_17_n_0 ;
  wire \mem_data[24]_i_19_n_0 ;
  wire \mem_data[24]_i_20_n_0 ;
  wire \mem_data[24]_i_21_n_0 ;
  wire \mem_data[24]_i_22_n_0 ;
  wire \mem_data[24]_i_23_n_0 ;
  wire \mem_data[24]_i_24_n_0 ;
  wire \mem_data[24]_i_25_n_0 ;
  wire \mem_data[24]_i_26_n_0 ;
  wire \mem_data[24]_i_27_n_0 ;
  wire \mem_data[24]_i_28_n_0 ;
  wire \mem_data[24]_i_29_n_0 ;
  wire \mem_data[24]_i_2_n_0 ;
  wire \mem_data[24]_i_30_n_0 ;
  wire \mem_data[24]_i_31_n_0 ;
  wire \mem_data[24]_i_3_n_0 ;
  wire \mem_data[24]_i_4_n_0 ;
  wire \mem_data[24]_i_5_n_0 ;
  wire \mem_data[24]_i_6_n_0 ;
  wire \mem_data[24]_i_7_n_0 ;
  wire \mem_data[24]_i_8_n_0 ;
  wire \mem_data[25]_i_10_n_0 ;
  wire \mem_data[25]_i_11_n_0 ;
  wire \mem_data[25]_i_12_n_0 ;
  wire \mem_data[25]_i_13_n_0 ;
  wire \mem_data[25]_i_14_n_0 ;
  wire \mem_data[25]_i_15_n_0 ;
  wire \mem_data[25]_i_16_n_0 ;
  wire \mem_data[25]_i_17_n_0 ;
  wire \mem_data[25]_i_2_n_0 ;
  wire \mem_data[25]_i_3_n_0 ;
  wire \mem_data[25]_i_4_n_0 ;
  wire \mem_data[25]_i_5_n_0 ;
  wire \mem_data[25]_i_6_n_0 ;
  wire \mem_data[25]_i_7_n_0 ;
  wire \mem_data[25]_i_8_n_0 ;
  wire \mem_data[25]_i_9_n_0 ;
  wire \mem_data[26]_i_10_n_0 ;
  wire \mem_data[26]_i_11_n_0 ;
  wire \mem_data[26]_i_12_n_0 ;
  wire \mem_data[26]_i_13_n_0 ;
  wire \mem_data[26]_i_14_n_0 ;
  wire \mem_data[26]_i_15_n_0 ;
  wire \mem_data[26]_i_16_n_0 ;
  wire \mem_data[26]_i_17_n_0 ;
  wire \mem_data[26]_i_2_n_0 ;
  wire \mem_data[26]_i_3_n_0 ;
  wire \mem_data[26]_i_4_n_0 ;
  wire \mem_data[26]_i_5_n_0 ;
  wire \mem_data[26]_i_6_n_0 ;
  wire \mem_data[26]_i_7_n_0 ;
  wire \mem_data[26]_i_8_n_0 ;
  wire \mem_data[26]_i_9_n_0 ;
  wire \mem_data[27]_i_10_n_0 ;
  wire \mem_data[27]_i_11_n_0 ;
  wire \mem_data[27]_i_12_n_0 ;
  wire \mem_data[27]_i_13_n_0 ;
  wire \mem_data[27]_i_14_n_0 ;
  wire \mem_data[27]_i_15_n_0 ;
  wire \mem_data[27]_i_16_n_0 ;
  wire \mem_data[27]_i_17_n_0 ;
  wire \mem_data[27]_i_2_n_0 ;
  wire \mem_data[27]_i_3_n_0 ;
  wire \mem_data[27]_i_4_n_0 ;
  wire \mem_data[27]_i_5_n_0 ;
  wire \mem_data[27]_i_6_n_0 ;
  wire \mem_data[27]_i_7_n_0 ;
  wire \mem_data[27]_i_8_n_0 ;
  wire \mem_data[27]_i_9_n_0 ;
  wire \mem_data[28]_i_10_n_0 ;
  wire \mem_data[28]_i_11_n_0 ;
  wire \mem_data[28]_i_12_n_0 ;
  wire \mem_data[28]_i_13_n_0 ;
  wire \mem_data[28]_i_14_n_0 ;
  wire \mem_data[28]_i_15_n_0 ;
  wire \mem_data[28]_i_16_n_0 ;
  wire \mem_data[28]_i_17_n_0 ;
  wire \mem_data[28]_i_2_n_0 ;
  wire \mem_data[28]_i_3_n_0 ;
  wire \mem_data[28]_i_4_n_0 ;
  wire \mem_data[28]_i_5_n_0 ;
  wire \mem_data[28]_i_6_n_0 ;
  wire \mem_data[28]_i_7_n_0 ;
  wire \mem_data[28]_i_8_n_0 ;
  wire \mem_data[28]_i_9_n_0 ;
  wire \mem_data[29]_i_10_n_0 ;
  wire \mem_data[29]_i_11_n_0 ;
  wire \mem_data[29]_i_12_n_0 ;
  wire \mem_data[29]_i_13_n_0 ;
  wire \mem_data[29]_i_14_n_0 ;
  wire \mem_data[29]_i_15_n_0 ;
  wire \mem_data[29]_i_16_n_0 ;
  wire \mem_data[29]_i_2_n_0 ;
  wire \mem_data[29]_i_3_n_0 ;
  wire \mem_data[29]_i_4_n_0 ;
  wire \mem_data[29]_i_5_n_0 ;
  wire \mem_data[29]_i_6_n_0 ;
  wire \mem_data[29]_i_7_n_0 ;
  wire \mem_data[29]_i_8_n_0 ;
  wire \mem_data[29]_i_9_n_0 ;
  wire \mem_data[2]_i_10_n_0 ;
  wire \mem_data[2]_i_11_n_0 ;
  wire \mem_data[2]_i_12_n_0 ;
  wire \mem_data[2]_i_13_n_0 ;
  wire \mem_data[2]_i_14_n_0 ;
  wire \mem_data[2]_i_15_n_0 ;
  wire \mem_data[2]_i_2_n_0 ;
  wire \mem_data[2]_i_3_n_0 ;
  wire \mem_data[2]_i_4_n_0 ;
  wire \mem_data[2]_i_5_n_0 ;
  wire \mem_data[2]_i_6_n_0 ;
  wire \mem_data[2]_i_7_n_0 ;
  wire \mem_data[2]_i_8_n_0 ;
  wire \mem_data[2]_i_9_n_0 ;
  wire \mem_data[30]_i_10_n_0 ;
  wire \mem_data[30]_i_11_n_0 ;
  wire \mem_data[30]_i_12_n_0 ;
  wire \mem_data[30]_i_13_n_0 ;
  wire \mem_data[30]_i_14_n_0 ;
  wire \mem_data[30]_i_15_n_0 ;
  wire \mem_data[30]_i_16_n_0 ;
  wire \mem_data[30]_i_17_n_0 ;
  wire \mem_data[30]_i_18_n_0 ;
  wire \mem_data[30]_i_19_n_0 ;
  wire \mem_data[30]_i_20_n_0 ;
  wire \mem_data[30]_i_21_n_0 ;
  wire \mem_data[30]_i_22_n_0 ;
  wire \mem_data[30]_i_23_n_0 ;
  wire \mem_data[30]_i_24_n_0 ;
  wire \mem_data[30]_i_2_n_0 ;
  wire \mem_data[30]_i_3_n_0 ;
  wire \mem_data[30]_i_4_n_0 ;
  wire \mem_data[30]_i_5_n_0 ;
  wire \mem_data[30]_i_6_n_0 ;
  wire \mem_data[30]_i_7_n_0 ;
  wire \mem_data[30]_i_8_n_0 ;
  wire \mem_data[30]_i_9_n_0 ;
  wire \mem_data[31]_i_10_n_0 ;
  wire \mem_data[31]_i_12_n_0 ;
  wire \mem_data[31]_i_13_n_0 ;
  wire \mem_data[31]_i_14_n_0 ;
  wire \mem_data[31]_i_15_n_0 ;
  wire \mem_data[31]_i_16_n_0 ;
  wire \mem_data[31]_i_17_n_0 ;
  wire \mem_data[31]_i_18_n_0 ;
  wire \mem_data[31]_i_19_n_0 ;
  wire \mem_data[31]_i_20_n_0 ;
  wire \mem_data[31]_i_21_n_0 ;
  wire \mem_data[31]_i_22_n_0 ;
  wire \mem_data[31]_i_23_n_0 ;
  wire \mem_data[31]_i_24_n_0 ;
  wire \mem_data[31]_i_25_n_0 ;
  wire \mem_data[31]_i_26_n_0 ;
  wire \mem_data[31]_i_27_n_0 ;
  wire \mem_data[31]_i_28_n_0 ;
  wire \mem_data[31]_i_29_n_0 ;
  wire \mem_data[31]_i_2_n_0 ;
  wire \mem_data[31]_i_30_n_0 ;
  wire \mem_data[31]_i_31_n_0 ;
  wire \mem_data[31]_i_32_n_0 ;
  wire \mem_data[31]_i_33_n_0 ;
  wire \mem_data[31]_i_3_n_0 ;
  wire \mem_data[31]_i_4_n_0 ;
  wire \mem_data[31]_i_5_n_0 ;
  wire \mem_data[31]_i_6_n_0 ;
  wire \mem_data[31]_i_7_n_0 ;
  wire \mem_data[31]_i_8_n_0 ;
  wire \mem_data[31]_i_9_n_0 ;
  wire \mem_data[3]_i_10_n_0 ;
  wire \mem_data[3]_i_11_n_0 ;
  wire \mem_data[3]_i_12_n_0 ;
  wire \mem_data[3]_i_13_n_0 ;
  wire \mem_data[3]_i_14_n_0 ;
  wire \mem_data[3]_i_15_n_0 ;
  wire \mem_data[3]_i_2_n_0 ;
  wire \mem_data[3]_i_3_n_0 ;
  wire \mem_data[3]_i_4_n_0 ;
  wire \mem_data[3]_i_5_n_0 ;
  wire \mem_data[3]_i_6_n_0 ;
  wire \mem_data[3]_i_7_n_0 ;
  wire \mem_data[3]_i_8_n_0 ;
  wire \mem_data[3]_i_9_n_0 ;
  wire \mem_data[4]_i_10_n_0 ;
  wire \mem_data[4]_i_11_n_0 ;
  wire \mem_data[4]_i_12_n_0 ;
  wire \mem_data[4]_i_13_n_0 ;
  wire \mem_data[4]_i_14_n_0 ;
  wire \mem_data[4]_i_15_n_0 ;
  wire \mem_data[4]_i_2_n_0 ;
  wire \mem_data[4]_i_3_n_0 ;
  wire \mem_data[4]_i_4_n_0 ;
  wire \mem_data[4]_i_5_n_0 ;
  wire \mem_data[4]_i_6_n_0 ;
  wire \mem_data[4]_i_7_n_0 ;
  wire \mem_data[4]_i_8_n_0 ;
  wire \mem_data[4]_i_9_n_0 ;
  wire \mem_data[5]_i_10_n_0 ;
  wire \mem_data[5]_i_11_n_0 ;
  wire \mem_data[5]_i_12_n_0 ;
  wire \mem_data[5]_i_13_n_0 ;
  wire \mem_data[5]_i_14_n_0 ;
  wire \mem_data[5]_i_15_n_0 ;
  wire \mem_data[5]_i_2_n_0 ;
  wire \mem_data[5]_i_3_n_0 ;
  wire \mem_data[5]_i_4_n_0 ;
  wire \mem_data[5]_i_5_n_0 ;
  wire \mem_data[5]_i_6_n_0 ;
  wire \mem_data[5]_i_7_n_0 ;
  wire \mem_data[5]_i_8_n_0 ;
  wire \mem_data[5]_i_9_n_0 ;
  wire \mem_data[6]_i_10_n_0 ;
  wire \mem_data[6]_i_11_n_0 ;
  wire \mem_data[6]_i_12_n_0 ;
  wire \mem_data[6]_i_13_n_0 ;
  wire \mem_data[6]_i_14_n_0 ;
  wire \mem_data[6]_i_15_n_0 ;
  wire \mem_data[6]_i_16_n_0 ;
  wire \mem_data[6]_i_2_n_0 ;
  wire \mem_data[6]_i_3_n_0 ;
  wire \mem_data[6]_i_4_n_0 ;
  wire \mem_data[6]_i_5_n_0 ;
  wire \mem_data[6]_i_6_n_0 ;
  wire \mem_data[6]_i_7_n_0 ;
  wire \mem_data[6]_i_8_n_0 ;
  wire \mem_data[6]_i_9_n_0 ;
  wire \mem_data[7]_i_11_n_0 ;
  wire \mem_data[7]_i_12_n_0 ;
  wire \mem_data[7]_i_13_n_0 ;
  wire \mem_data[7]_i_14_n_0 ;
  wire \mem_data[7]_i_15_n_0 ;
  wire \mem_data[7]_i_16_n_0 ;
  wire \mem_data[7]_i_17_n_0 ;
  wire \mem_data[7]_i_18_n_0 ;
  wire \mem_data[7]_i_19_n_0 ;
  wire \mem_data[7]_i_20_n_0 ;
  wire \mem_data[7]_i_21_n_0 ;
  wire \mem_data[7]_i_2_n_0 ;
  wire \mem_data[7]_i_3_n_0 ;
  wire \mem_data[7]_i_4_n_0 ;
  wire \mem_data[7]_i_5_n_0 ;
  wire \mem_data[7]_i_6_n_0 ;
  wire \mem_data[7]_i_7_n_0 ;
  wire \mem_data[7]_i_8_n_0 ;
  wire \mem_data[7]_i_9_n_0 ;
  wire \mem_data[8]_i_10_n_0 ;
  wire \mem_data[8]_i_11_n_0 ;
  wire \mem_data[8]_i_12_n_0 ;
  wire \mem_data[8]_i_13_n_0 ;
  wire \mem_data[8]_i_14_n_0 ;
  wire \mem_data[8]_i_15_n_0 ;
  wire \mem_data[8]_i_16_n_0 ;
  wire \mem_data[8]_i_17_n_0 ;
  wire \mem_data[8]_i_18_n_0 ;
  wire \mem_data[8]_i_2_n_0 ;
  wire \mem_data[8]_i_3_n_0 ;
  wire \mem_data[8]_i_4_n_0 ;
  wire \mem_data[8]_i_5_n_0 ;
  wire \mem_data[8]_i_6_n_0 ;
  wire \mem_data[8]_i_7_n_0 ;
  wire \mem_data[8]_i_8_n_0 ;
  wire \mem_data[8]_i_9_n_0 ;
  wire \mem_data[9]_i_10_n_0 ;
  wire \mem_data[9]_i_11_n_0 ;
  wire \mem_data[9]_i_12_n_0 ;
  wire \mem_data[9]_i_13_n_0 ;
  wire \mem_data[9]_i_14_n_0 ;
  wire \mem_data[9]_i_15_n_0 ;
  wire \mem_data[9]_i_16_n_0 ;
  wire \mem_data[9]_i_17_n_0 ;
  wire \mem_data[9]_i_18_n_0 ;
  wire \mem_data[9]_i_2_n_0 ;
  wire \mem_data[9]_i_3_n_0 ;
  wire \mem_data[9]_i_4_n_0 ;
  wire \mem_data[9]_i_5_n_0 ;
  wire \mem_data[9]_i_6_n_0 ;
  wire \mem_data[9]_i_7_n_0 ;
  wire \mem_data[9]_i_8_n_0 ;
  wire \mem_data[9]_i_9_n_0 ;
  wire \mem_data_reg[0]_i_12_n_0 ;
  wire \mem_data_reg[0]_i_12_n_1 ;
  wire \mem_data_reg[0]_i_12_n_2 ;
  wire \mem_data_reg[0]_i_12_n_3 ;
  wire \mem_data_reg[0]_i_12_n_4 ;
  wire \mem_data_reg[0]_i_12_n_5 ;
  wire \mem_data_reg[0]_i_12_n_6 ;
  wire \mem_data_reg[0]_i_12_n_7 ;
  wire \mem_data_reg[0]_i_28_n_1 ;
  wire \mem_data_reg[0]_i_28_n_2 ;
  wire \mem_data_reg[0]_i_28_n_3 ;
  wire \mem_data_reg[0]_i_33_n_0 ;
  wire \mem_data_reg[0]_i_33_n_1 ;
  wire \mem_data_reg[0]_i_33_n_2 ;
  wire \mem_data_reg[0]_i_33_n_3 ;
  wire \mem_data_reg[0]_i_46_n_0 ;
  wire \mem_data_reg[0]_i_46_n_1 ;
  wire \mem_data_reg[0]_i_46_n_2 ;
  wire \mem_data_reg[0]_i_46_n_3 ;
  wire \mem_data_reg[0]_i_55_n_0 ;
  wire \mem_data_reg[0]_i_55_n_1 ;
  wire \mem_data_reg[0]_i_55_n_2 ;
  wire \mem_data_reg[0]_i_55_n_3 ;
  wire \mem_data_reg[15]_i_13_n_0 ;
  wire \mem_data_reg[15]_i_13_n_1 ;
  wire \mem_data_reg[15]_i_13_n_2 ;
  wire \mem_data_reg[15]_i_13_n_3 ;
  wire \mem_data_reg[15]_i_13_n_4 ;
  wire \mem_data_reg[15]_i_13_n_5 ;
  wire \mem_data_reg[15]_i_13_n_6 ;
  wire \mem_data_reg[15]_i_13_n_7 ;
  wire \mem_data_reg[15]_i_6_n_0 ;
  wire \mem_data_reg[15]_i_6_n_1 ;
  wire \mem_data_reg[15]_i_6_n_2 ;
  wire \mem_data_reg[15]_i_6_n_3 ;
  wire \mem_data_reg[15]_i_6_n_4 ;
  wire \mem_data_reg[15]_i_6_n_5 ;
  wire \mem_data_reg[15]_i_6_n_6 ;
  wire \mem_data_reg[15]_i_6_n_7 ;
  wire \mem_data_reg[16]_i_6_n_0 ;
  wire \mem_data_reg[16]_i_6_n_1 ;
  wire \mem_data_reg[16]_i_6_n_2 ;
  wire \mem_data_reg[16]_i_6_n_3 ;
  wire \mem_data_reg[16]_i_6_n_4 ;
  wire \mem_data_reg[16]_i_6_n_5 ;
  wire \mem_data_reg[16]_i_6_n_6 ;
  wire \mem_data_reg[16]_i_6_n_7 ;
  wire \mem_data_reg[24]_i_18_n_0 ;
  wire \mem_data_reg[24]_i_18_n_1 ;
  wire \mem_data_reg[24]_i_18_n_2 ;
  wire \mem_data_reg[24]_i_18_n_3 ;
  wire \mem_data_reg[24]_i_18_n_4 ;
  wire \mem_data_reg[24]_i_18_n_5 ;
  wire \mem_data_reg[24]_i_18_n_6 ;
  wire \mem_data_reg[24]_i_18_n_7 ;
  wire \mem_data_reg[24]_i_9_n_0 ;
  wire \mem_data_reg[24]_i_9_n_1 ;
  wire \mem_data_reg[24]_i_9_n_2 ;
  wire \mem_data_reg[24]_i_9_n_3 ;
  wire \mem_data_reg[24]_i_9_n_4 ;
  wire \mem_data_reg[24]_i_9_n_5 ;
  wire \mem_data_reg[24]_i_9_n_6 ;
  wire \mem_data_reg[24]_i_9_n_7 ;
  wire \mem_data_reg[31]_i_11_n_1 ;
  wire \mem_data_reg[31]_i_11_n_2 ;
  wire \mem_data_reg[31]_i_11_n_3 ;
  wire \mem_data_reg[31]_i_11_n_4 ;
  wire \mem_data_reg[31]_i_11_n_5 ;
  wire \mem_data_reg[31]_i_11_n_6 ;
  wire \mem_data_reg[31]_i_11_n_7 ;
  wire \mem_data_reg[7]_i_10_n_0 ;
  wire \mem_data_reg[7]_i_10_n_1 ;
  wire \mem_data_reg[7]_i_10_n_2 ;
  wire \mem_data_reg[7]_i_10_n_3 ;
  wire \mem_data_reg[7]_i_10_n_4 ;
  wire \mem_data_reg[7]_i_10_n_5 ;
  wire \mem_data_reg[7]_i_10_n_6 ;
  wire \mem_data_reg[7]_i_10_n_7 ;
  wire \mepc[31]_i_4_n_0 ;
  wire \mepc[31]_i_5_n_0 ;
  wire [31:0]mepc_wdata;
  wire mepc_we;
  wire \mie[26]_i_2_n_0 ;
  wire \mie[31]_i_3_n_0 ;
  wire \mie[31]_i_4_n_0 ;
  wire mie_we;
  wire \mip[0]_i_2_n_0 ;
  wire \mip[0]_i_3_n_0 ;
  wire \mip[0]_i_4_n_0 ;
  wire \mip[10]_i_2_n_0 ;
  wire \mip[11]_i_2_n_0 ;
  wire \mip[12]_i_2_n_0 ;
  wire \mip[13]_i_2_n_0 ;
  wire \mip[14]_i_2_n_0 ;
  wire \mip[15]_i_2_n_0 ;
  wire \mip[16]_i_2_n_0 ;
  wire \mip[17]_i_2_n_0 ;
  wire \mip[18]_i_2_n_0 ;
  wire \mip[19]_i_2_n_0 ;
  wire \mip[1]_i_2_n_0 ;
  wire \mip[20]_i_2_n_0 ;
  wire \mip[21]_i_2_n_0 ;
  wire \mip[22]_i_2_n_0 ;
  wire \mip[23]_i_2_n_0 ;
  wire \mip[24]_i_2_n_0 ;
  wire \mip[25]_i_2_n_0 ;
  wire \mip[26]_i_2_n_0 ;
  wire \mip[27]_i_2_n_0 ;
  wire \mip[27]_i_3_n_0 ;
  wire \mip[27]_i_4_n_0 ;
  wire \mip[27]_i_5_n_0 ;
  wire \mip[28]_i_2_n_0 ;
  wire \mip[29]_i_2_n_0 ;
  wire \mip[2]_i_2_n_0 ;
  wire \mip[30]_i_2_n_0 ;
  wire \mip[30]_i_3_n_0 ;
  wire \mip[30]_i_4_n_0 ;
  wire \mip[30]_i_5_n_0 ;
  wire \mip[31]_i_2_n_0 ;
  wire \mip[31]_i_3_n_0 ;
  wire \mip[31]_i_4_n_0 ;
  wire \mip[31]_i_5_n_0 ;
  wire \mip[31]_i_6_n_0 ;
  wire \mip[31]_i_7_n_0 ;
  wire \mip[3]_i_2_n_0 ;
  wire \mip[4]_i_2_n_0 ;
  wire \mip[5]_i_2_n_0 ;
  wire \mip[6]_i_2_n_0 ;
  wire \mip[7]_i_2_n_0 ;
  wire \mip[7]_i_4_n_0 ;
  wire \mip[8]_i_2_n_0 ;
  wire \mip[9]_i_2_n_0 ;
  wire [31:0]mip_o;
  wire \mscratch[12]_i_2_n_0 ;
  wire \mscratch[12]_i_3_n_0 ;
  wire \mscratch[17]_i_2_n_0 ;
  wire \mscratch[17]_i_3_n_0 ;
  wire \mscratch[20]_i_2_n_0 ;
  wire \mscratch[20]_i_3_n_0 ;
  wire \mscratch[21]_i_2_n_0 ;
  wire \mscratch[21]_i_3_n_0 ;
  wire \mscratch[22]_i_2_n_0 ;
  wire \mscratch[22]_i_3_n_0 ;
  wire \mscratch[24]_i_2_n_0 ;
  wire \mscratch[24]_i_3_n_0 ;
  wire \mscratch[25]_i_2_n_0 ;
  wire \mscratch[25]_i_3_n_0 ;
  wire \mscratch[26]_i_2_n_0 ;
  wire \mscratch[29]_i_2_n_0 ;
  wire \mscratch[30]_i_2_n_0 ;
  wire \mscratch[31]_i_3_n_0 ;
  wire \mscratch[31]_i_4_n_0 ;
  wire \mscratch[31]_i_5_n_0 ;
  wire \mscratch[4]_i_2_n_0 ;
  wire \mscratch[4]_i_3_n_0 ;
  wire \mscratch[6]_i_2_n_0 ;
  wire \mscratch[6]_i_3_n_0 ;
  wire \mscratch[9]_i_2_n_0 ;
  wire \mscratch[9]_i_3_n_0 ;
  wire mscratch_we;
  wire \mstatus[0]_i_2_n_0 ;
  wire \mstatus[10]_i_2_n_0 ;
  wire \mstatus[11]_i_10_n_0 ;
  wire \mstatus[11]_i_2_n_0 ;
  wire \mstatus[11]_i_3_n_0 ;
  wire \mstatus[11]_i_4_n_0 ;
  wire \mstatus[11]_i_5_n_0 ;
  wire \mstatus[11]_i_6_n_0 ;
  wire \mstatus[11]_i_7_n_0 ;
  wire \mstatus[11]_i_8_n_0 ;
  wire \mstatus[11]_i_9_n_0 ;
  wire \mstatus[12]_i_2_n_0 ;
  wire \mstatus[12]_i_3_n_0 ;
  wire \mstatus[12]_i_4_n_0 ;
  wire \mstatus[12]_i_5_n_0 ;
  wire \mstatus[12]_i_6_n_0 ;
  wire \mstatus[12]_i_7_n_0 ;
  wire \mstatus[12]_i_8_n_0 ;
  wire \mstatus[12]_i_9_n_0 ;
  wire \mstatus[13]_i_2_n_0 ;
  wire \mstatus[14]_i_2_n_0 ;
  wire \mstatus[15]_i_2_n_0 ;
  wire \mstatus[16]_i_2_n_0 ;
  wire \mstatus[17]_i_2_n_0 ;
  wire \mstatus[18]_i_2_n_0 ;
  wire \mstatus[19]_i_2_n_0 ;
  wire \mstatus[1]_i_2_n_0 ;
  wire \mstatus[20]_i_2_n_0 ;
  wire \mstatus[21]_i_2_n_0 ;
  wire \mstatus[22]_i_2_n_0 ;
  wire \mstatus[23]_i_2_n_0 ;
  wire \mstatus[24]_i_2_n_0 ;
  wire \mstatus[25]_i_2_n_0 ;
  wire \mstatus[26]_i_2_n_0 ;
  wire \mstatus[27]_i_2_n_0 ;
  wire \mstatus[28]_i_2_n_0 ;
  wire \mstatus[29]_i_2_n_0 ;
  wire \mstatus[2]_i_2_n_0 ;
  wire \mstatus[30]_i_2_n_0 ;
  wire \mstatus[30]_i_3_n_0 ;
  wire \mstatus[30]_i_4_n_0 ;
  wire \mstatus[31]_i_10_n_0 ;
  wire \mstatus[31]_i_11_n_0 ;
  wire \mstatus[31]_i_12_n_0 ;
  wire \mstatus[31]_i_13_n_0 ;
  wire \mstatus[31]_i_14_n_0 ;
  wire \mstatus[31]_i_3_n_0 ;
  wire \mstatus[31]_i_4_n_0 ;
  wire \mstatus[31]_i_5_n_0 ;
  wire \mstatus[31]_i_6_n_0 ;
  wire \mstatus[31]_i_7_n_0 ;
  wire \mstatus[31]_i_8_n_0 ;
  wire \mstatus[31]_i_9_n_0 ;
  wire \mstatus[3]_i_2_n_0 ;
  wire \mstatus[3]_i_3_n_0 ;
  wire \mstatus[3]_i_4_n_0 ;
  wire \mstatus[4]_i_2_n_0 ;
  wire \mstatus[5]_i_2_n_0 ;
  wire \mstatus[6]_i_2_n_0 ;
  wire \mstatus[7]_i_2_n_0 ;
  wire \mstatus[7]_i_3_n_0 ;
  wire \mstatus[7]_i_4_n_0 ;
  wire \mstatus[7]_i_5_n_0 ;
  wire \mstatus[8]_i_2_n_0 ;
  wire \mstatus[9]_i_2_n_0 ;
  wire mstatus_we;
  wire \mtvec[0]_i_2_n_0 ;
  wire \mtvec[0]_i_3_n_0 ;
  wire \mtvec[10]_i_2_n_0 ;
  wire \mtvec[10]_i_3_n_0 ;
  wire \mtvec[11]_i_2_n_0 ;
  wire \mtvec[12]_i_2_n_0 ;
  wire \mtvec[15]_i_2_n_0 ;
  wire \mtvec[16]_i_2_n_0 ;
  wire \mtvec[17]_i_2_n_0 ;
  wire \mtvec[18]_i_2_n_0 ;
  wire \mtvec[18]_i_3_n_0 ;
  wire \mtvec[1]_i_2_n_0 ;
  wire \mtvec[1]_i_3_n_0 ;
  wire \mtvec[20]_i_2_n_0 ;
  wire \mtvec[21]_i_2_n_0 ;
  wire \mtvec[22]_i_2_n_0 ;
  wire \mtvec[24]_i_2_n_0 ;
  wire \mtvec[25]_i_2_n_0 ;
  wire \mtvec[25]_i_3_n_0 ;
  wire \mtvec[25]_i_4_n_0 ;
  wire \mtvec[25]_i_5_n_0 ;
  wire \mtvec[25]_i_6_n_0 ;
  wire \mtvec[25]_i_7_n_0 ;
  wire \mtvec[26]_i_2_n_0 ;
  wire \mtvec[26]_i_3_n_0 ;
  wire \mtvec[26]_i_4_n_0 ;
  wire \mtvec[27]_i_2_n_0 ;
  wire \mtvec[2]_i_2_n_0 ;
  wire \mtvec[30]_i_2_n_0 ;
  wire \mtvec[31]_i_3_n_0 ;
  wire \mtvec[31]_i_4_n_0 ;
  wire \mtvec[31]_i_5_n_0 ;
  wire \mtvec[3]_i_2_n_0 ;
  wire \mtvec[4]_i_2_n_0 ;
  wire \mtvec[5]_i_2_n_0 ;
  wire \mtvec[6]_i_2_n_0 ;
  wire \mtvec[7]_i_2_n_0 ;
  wire \mtvec[7]_i_3_n_0 ;
  wire \mtvec[8]_i_2_n_0 ;
  wire \mtvec[9]_i_2_n_0 ;
  wire mtvec_we;
  wire p_0_in;
  wire \pc_reg[31]_i_7 ;
  wire \pc_reg[31]_i_7_0 ;
  wire \pc_reg[31]_i_7_1 ;
  wire \pc_reg[31]_i_7_2 ;
  wire [6:0]pre_stall_i_6;
  wire pre_stall_reg;
  wire \privilege[0]_i_2_n_0 ;
  wire \privilege[1]_i_2_n_0 ;
  wire \privilege[1]_i_3_n_0 ;
  wire \privilege[1]_i_4_n_0 ;
  wire \privilege[1]_i_5_n_0 ;
  wire reset_global_reg;
  wire [31:0]reset_global_reg_0;
  wire reset_global_reg_1;
  wire reset_global_reg_10;
  wire reset_global_reg_100;
  wire reset_global_reg_101;
  wire reset_global_reg_102;
  wire reset_global_reg_103;
  wire reset_global_reg_104;
  wire reset_global_reg_105;
  wire reset_global_reg_106;
  wire reset_global_reg_107;
  wire reset_global_reg_108;
  wire reset_global_reg_109;
  wire reset_global_reg_11;
  wire reset_global_reg_110;
  wire reset_global_reg_111;
  wire reset_global_reg_112;
  wire reset_global_reg_113;
  wire reset_global_reg_114;
  wire reset_global_reg_115;
  wire reset_global_reg_116;
  wire reset_global_reg_117;
  wire reset_global_reg_118;
  wire reset_global_reg_119;
  wire reset_global_reg_12;
  wire reset_global_reg_120;
  wire reset_global_reg_121;
  wire reset_global_reg_122;
  wire reset_global_reg_123;
  wire reset_global_reg_124;
  wire reset_global_reg_125;
  wire reset_global_reg_126;
  wire reset_global_reg_127;
  wire reset_global_reg_128;
  wire reset_global_reg_129;
  wire reset_global_reg_13;
  wire reset_global_reg_130;
  wire reset_global_reg_131;
  wire reset_global_reg_132;
  wire reset_global_reg_133;
  wire reset_global_reg_134;
  wire reset_global_reg_135;
  wire reset_global_reg_136;
  wire reset_global_reg_137;
  wire reset_global_reg_138;
  wire reset_global_reg_139;
  wire reset_global_reg_14;
  wire reset_global_reg_140;
  wire reset_global_reg_141;
  wire reset_global_reg_142;
  wire reset_global_reg_143;
  wire reset_global_reg_144;
  wire reset_global_reg_145;
  wire reset_global_reg_146;
  wire reset_global_reg_147;
  wire reset_global_reg_148;
  wire reset_global_reg_149;
  wire reset_global_reg_15;
  wire reset_global_reg_150;
  wire reset_global_reg_151;
  wire reset_global_reg_152;
  wire reset_global_reg_153;
  wire reset_global_reg_154;
  wire reset_global_reg_155;
  wire reset_global_reg_156;
  wire reset_global_reg_157;
  wire reset_global_reg_158;
  wire reset_global_reg_159;
  wire reset_global_reg_16;
  wire reset_global_reg_160;
  wire reset_global_reg_161;
  wire reset_global_reg_162;
  wire reset_global_reg_163;
  wire reset_global_reg_164;
  wire reset_global_reg_165;
  wire reset_global_reg_166;
  wire reset_global_reg_167;
  wire reset_global_reg_168;
  wire reset_global_reg_169;
  wire reset_global_reg_17;
  wire reset_global_reg_170;
  wire reset_global_reg_171;
  wire reset_global_reg_172;
  wire reset_global_reg_173;
  wire reset_global_reg_174;
  wire reset_global_reg_175;
  wire reset_global_reg_176;
  wire reset_global_reg_177;
  wire reset_global_reg_178;
  wire reset_global_reg_179;
  wire reset_global_reg_18;
  wire reset_global_reg_180;
  wire reset_global_reg_181;
  wire reset_global_reg_182;
  wire [31:0]reset_global_reg_183;
  wire reset_global_reg_19;
  wire reset_global_reg_2;
  wire reset_global_reg_20;
  wire reset_global_reg_21;
  wire reset_global_reg_22;
  wire reset_global_reg_23;
  wire reset_global_reg_24;
  wire reset_global_reg_25;
  wire reset_global_reg_26;
  wire reset_global_reg_27;
  wire reset_global_reg_28;
  wire reset_global_reg_29;
  wire reset_global_reg_3;
  wire reset_global_reg_30;
  wire reset_global_reg_31;
  wire reset_global_reg_32;
  wire reset_global_reg_33;
  wire reset_global_reg_34;
  wire reset_global_reg_35;
  wire reset_global_reg_36;
  wire reset_global_reg_37;
  wire reset_global_reg_38;
  wire reset_global_reg_39;
  wire reset_global_reg_4;
  wire reset_global_reg_40;
  wire reset_global_reg_41;
  wire reset_global_reg_42;
  wire reset_global_reg_43;
  wire reset_global_reg_44;
  wire reset_global_reg_45;
  wire reset_global_reg_46;
  wire reset_global_reg_47;
  wire reset_global_reg_48;
  wire reset_global_reg_49;
  wire reset_global_reg_5;
  wire reset_global_reg_50;
  wire reset_global_reg_51;
  wire reset_global_reg_52;
  wire reset_global_reg_53;
  wire reset_global_reg_54;
  wire reset_global_reg_55;
  wire reset_global_reg_56;
  wire reset_global_reg_57;
  wire reset_global_reg_58;
  wire reset_global_reg_59;
  wire reset_global_reg_6;
  wire reset_global_reg_60;
  wire reset_global_reg_61;
  wire reset_global_reg_62;
  wire reset_global_reg_63;
  wire reset_global_reg_64;
  wire reset_global_reg_65;
  wire reset_global_reg_66;
  wire reset_global_reg_67;
  wire reset_global_reg_68;
  wire reset_global_reg_69;
  wire reset_global_reg_7;
  wire reset_global_reg_70;
  wire reset_global_reg_71;
  wire reset_global_reg_72;
  wire reset_global_reg_73;
  wire reset_global_reg_74;
  wire reset_global_reg_75;
  wire reset_global_reg_76;
  wire reset_global_reg_77;
  wire reset_global_reg_78;
  wire reset_global_reg_79;
  wire reset_global_reg_8;
  wire reset_global_reg_80;
  wire reset_global_reg_81;
  wire reset_global_reg_82;
  wire reset_global_reg_83;
  wire reset_global_reg_84;
  wire reset_global_reg_85;
  wire reset_global_reg_86;
  wire reset_global_reg_87;
  wire reset_global_reg_88;
  wire reset_global_reg_89;
  wire reset_global_reg_9;
  wire reset_global_reg_90;
  wire reset_global_reg_91;
  wire reset_global_reg_92;
  wire reset_global_reg_93;
  wire reset_global_reg_94;
  wire reset_global_reg_95;
  wire reset_global_reg_96;
  wire reset_global_reg_97;
  wire reset_global_reg_98;
  wire reset_global_reg_99;
  wire stallreq_ex;
  wire uart_tbre;
  wire uart_tbre_IBUF;
  wire uart_tsre_IBUF;
  wire [3:3]\NLW_mem_addr_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_mem_data_reg[0]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_mem_data_reg[0]_i_33_O_UNCONNECTED ;
  wire [3:0]\NLW_mem_data_reg[0]_i_46_O_UNCONNECTED ;
  wire [3:0]\NLW_mem_data_reg[0]_i_55_O_UNCONNECTED ;
  wire [3:3]\NLW_mem_data_reg[31]_i_11_CO_UNCONNECTED ;

  FDCE #(
    .INIT(1'b0)) 
    \ex_alu_funct3_reg[0] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_alu_funct3_reg[2]_0 [0]),
        .Q(ex_alu_funct3_in[0]));
  (* ORIG_CELL_NAME = "ex_alu_funct3_reg[1]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ex_alu_funct3_reg[1] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_alu_funct3_reg[2]_0 [1]),
        .Q(ex_alu_funct3_in[1]));
  (* ORIG_CELL_NAME = "ex_alu_funct3_reg[1]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ex_alu_funct3_reg[1]_rep 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_alu_funct3_reg[1]_rep_1 ),
        .Q(\ex_alu_funct3_reg[1]_rep_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \ex_alu_funct3_reg[2] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_alu_funct3_reg[2]_0 [2]),
        .Q(ex_alu_funct3_in[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_alu_funct7_reg[0] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_alu_funct7_reg[6]_0 [0]),
        .Q(ex_alu_funct7_in[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_alu_funct7_reg[1] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_alu_funct7_reg[6]_0 [1]),
        .Q(ex_alu_funct7_in[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_alu_funct7_reg[2] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_alu_funct7_reg[6]_0 [2]),
        .Q(ex_alu_funct7_in[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_alu_funct7_reg[3] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_alu_funct7_reg[6]_0 [3]),
        .Q(ex_alu_funct7_in[3]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_alu_funct7_reg[4] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_alu_funct7_reg[6]_0 [4]),
        .Q(ex_alu_funct7_in[4]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_alu_funct7_reg[5] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_alu_funct7_reg[6]_0 [5]),
        .Q(ex_alu_funct7_in[5]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_alu_funct7_reg[6] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_alu_funct7_reg[6]_0 [6]),
        .Q(ex_alu_funct7_in[6]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_alu_funct_csr_reg[0] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_alu_funct_csr_reg[11]_0 [0]),
        .Q(ex_alu_funct_csr_in[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_alu_funct_csr_reg[10] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_alu_funct_csr_reg[11]_0 [10]),
        .Q(ex_alu_funct_csr_in[10]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_alu_funct_csr_reg[11] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_alu_funct_csr_reg[11]_0 [11]),
        .Q(ex_alu_funct_csr_in[11]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_alu_funct_csr_reg[1] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_alu_funct_csr_reg[11]_0 [1]),
        .Q(ex_alu_funct_csr_in[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_alu_funct_csr_reg[2] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_alu_funct_csr_reg[11]_0 [2]),
        .Q(ex_alu_funct_csr_in[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_alu_funct_csr_reg[3] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_alu_funct_csr_reg[11]_0 [3]),
        .Q(ex_alu_funct_csr_in[3]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_alu_funct_csr_reg[4] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_alu_funct_csr_reg[11]_0 [4]),
        .Q(ex_alu_funct_csr_in[4]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_alu_funct_csr_reg[5] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_alu_funct_csr_reg[11]_0 [5]),
        .Q(ex_alu_funct_csr_in[5]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_alu_funct_csr_reg[6] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_alu_funct_csr_reg[11]_0 [6]),
        .Q(ex_alu_funct_csr_in[6]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_alu_funct_csr_reg[7] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_alu_funct_csr_reg[11]_0 [7]),
        .Q(ex_alu_funct_csr_in[7]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_alu_funct_csr_reg[8] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_alu_funct_csr_reg[11]_0 [8]),
        .Q(ex_alu_funct_csr_in[8]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_alu_funct_csr_reg[9] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_alu_funct_csr_reg[11]_0 [9]),
        .Q(ex_alu_funct_csr_in[9]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_alu_opcode_reg[0] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_alu_opcode_reg[6]_1 [0]),
        .Q(\ex_alu_opcode_reg[6]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_alu_opcode_reg[2] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_alu_opcode_reg[6]_1 [1]),
        .Q(\ex_alu_opcode_reg[6]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_alu_opcode_reg[3] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_alu_opcode_reg[6]_1 [2]),
        .Q(\ex_alu_opcode_reg[6]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_alu_opcode_reg[4] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_alu_opcode_reg[6]_1 [3]),
        .Q(\ex_alu_opcode_reg[6]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_alu_opcode_reg[5] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_alu_opcode_reg[6]_1 [4]),
        .Q(\ex_alu_opcode_reg[6]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_alu_opcode_reg[6] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_alu_opcode_reg[6]_1 [5]),
        .Q(\ex_alu_opcode_reg[6]_0 [5]));
  LUT6 #(
    .INIT(64'hEFEE4544FFFF0000)) 
    \ex_mcause_data[10]_i_1 
       (.I0(Q),
        .I1(\mcause[10]_i_2_n_0 ),
        .I2(\mcause[29]_i_3_n_0 ),
        .I3(ex_mcause_data[10]),
        .I4(\ex_mcause_data_reg[30]_1 [2]),
        .I5(ex_mcause_we),
        .O(mcause_o[10]));
  LUT6 #(
    .INIT(64'hEFEE4544FFFF0000)) 
    \ex_mcause_data[11]_i_1 
       (.I0(Q),
        .I1(\mcause[11]_i_2_n_0 ),
        .I2(\mcause[29]_i_3_n_0 ),
        .I3(ex_mcause_data[11]),
        .I4(\ex_mcause_data_reg[30]_1 [3]),
        .I5(ex_mcause_we),
        .O(mcause_o[11]));
  LUT6 #(
    .INIT(64'hEFEE4544FFFF0000)) 
    \ex_mcause_data[14]_i_1 
       (.I0(Q),
        .I1(\mcause[14]_i_2_n_0 ),
        .I2(\mcause[29]_i_3_n_0 ),
        .I3(ex_mcause_data[14]),
        .I4(\ex_mcause_data_reg[30]_1 [4]),
        .I5(ex_mcause_we),
        .O(mcause_o[14]));
  LUT6 #(
    .INIT(64'hEFEE4544FFFF0000)) 
    \ex_mcause_data[17]_i_1 
       (.I0(Q),
        .I1(\mcause[17]_i_2_n_0 ),
        .I2(\mcause[29]_i_3_n_0 ),
        .I3(ex_mcause_data[17]),
        .I4(\ex_mcause_data_reg[30]_1 [5]),
        .I5(ex_mcause_we),
        .O(mcause_o[17]));
  LUT6 #(
    .INIT(64'hEFEE4544FFFF0000)) 
    \ex_mcause_data[18]_i_1 
       (.I0(Q),
        .I1(\mcause[18]_i_2_n_0 ),
        .I2(\mcause[29]_i_3_n_0 ),
        .I3(ex_mcause_data[18]),
        .I4(\ex_mcause_data_reg[30]_1 [6]),
        .I5(ex_mcause_we),
        .O(mcause_o[18]));
  LUT6 #(
    .INIT(64'hEFEE4544FFFF0000)) 
    \ex_mcause_data[19]_i_1 
       (.I0(Q),
        .I1(\mcause[19]_i_2_n_0 ),
        .I2(\mcause[29]_i_3_n_0 ),
        .I3(ex_mcause_data[19]),
        .I4(\ex_mcause_data_reg[30]_1 [7]),
        .I5(ex_mcause_we),
        .O(mcause_o[19]));
  LUT6 #(
    .INIT(64'hEFEE4544FFFF0000)) 
    \ex_mcause_data[21]_i_1 
       (.I0(Q),
        .I1(\mcause[21]_i_2_n_0 ),
        .I2(\mcause[29]_i_3_n_0 ),
        .I3(ex_mcause_data[21]),
        .I4(\ex_mcause_data_reg[30]_1 [8]),
        .I5(ex_mcause_we),
        .O(mcause_o[21]));
  LUT6 #(
    .INIT(64'hEFEE4544FFFF0000)) 
    \ex_mcause_data[22]_i_1 
       (.I0(Q),
        .I1(\mcause[22]_i_2_n_0 ),
        .I2(\mcause[29]_i_3_n_0 ),
        .I3(ex_mcause_data[22]),
        .I4(\ex_mcause_data_reg[30]_1 [9]),
        .I5(ex_mcause_we),
        .O(mcause_o[22]));
  LUT6 #(
    .INIT(64'hEFEE4544FFFF0000)) 
    \ex_mcause_data[24]_i_1 
       (.I0(Q),
        .I1(\mcause[24]_i_2_n_0 ),
        .I2(\mcause[29]_i_3_n_0 ),
        .I3(ex_mcause_data[24]),
        .I4(\ex_mcause_data_reg[30]_1 [10]),
        .I5(ex_mcause_we),
        .O(mcause_o[24]));
  LUT6 #(
    .INIT(64'hEFEE4544FFFF0000)) 
    \ex_mcause_data[25]_i_1 
       (.I0(Q),
        .I1(\mcause[25]_i_2_n_0 ),
        .I2(\mcause[29]_i_3_n_0 ),
        .I3(ex_mcause_data[25]),
        .I4(\ex_mcause_data_reg[30]_1 [11]),
        .I5(ex_mcause_we),
        .O(mcause_o[25]));
  LUT6 #(
    .INIT(64'hEFEE4544FFFF0000)) 
    \ex_mcause_data[28]_i_1 
       (.I0(Q),
        .I1(\mcause[28]_i_2_n_0 ),
        .I2(\mcause[29]_i_3_n_0 ),
        .I3(ex_mcause_data[28]),
        .I4(\ex_mcause_data_reg[30]_1 [12]),
        .I5(ex_mcause_we),
        .O(mcause_o[28]));
  LUT6 #(
    .INIT(64'hEFEE4544FFFF0000)) 
    \ex_mcause_data[29]_i_1 
       (.I0(Q),
        .I1(\mcause[29]_i_2_n_0 ),
        .I2(\mcause[29]_i_3_n_0 ),
        .I3(ex_mcause_data[29]),
        .I4(\ex_mcause_data_reg[30]_1 [13]),
        .I5(ex_mcause_we),
        .O(mcause_o[29]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'hB1F0)) 
    \ex_mcause_data[30]_i_1 
       (.I0(Q),
        .I1(\mcause[30]_i_2_n_0 ),
        .I2(\ex_mcause_data_reg[30]_1 [14]),
        .I3(ex_mcause_we),
        .O(mcause_o[30]));
  LUT6 #(
    .INIT(64'hEFEE4544FFFF0000)) 
    \ex_mcause_data[4]_i_1 
       (.I0(Q),
        .I1(\mcause[4]_i_2_n_0 ),
        .I2(\mcause[29]_i_3_n_0 ),
        .I3(ex_mcause_data[4]),
        .I4(\ex_mcause_data_reg[30]_1 [0]),
        .I5(ex_mcause_we),
        .O(mcause_o[4]));
  LUT6 #(
    .INIT(64'hEFEE4544FFFF0000)) 
    \ex_mcause_data[6]_i_1 
       (.I0(Q),
        .I1(\mcause[6]_i_2_n_0 ),
        .I2(\mcause[29]_i_3_n_0 ),
        .I3(ex_mcause_data[6]),
        .I4(\ex_mcause_data_reg[30]_1 [1]),
        .I5(ex_mcause_we),
        .O(mcause_o[6]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mcause_data_reg[0] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mcause_data_reg[31]_0 [0]),
        .Q(ex_mcause_data[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mcause_data_reg[10] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mcause_o[10]),
        .Q(ex_mcause_data[10]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mcause_data_reg[11] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mcause_o[11]),
        .Q(ex_mcause_data[11]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mcause_data_reg[12] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mcause_data_reg[31]_0 [8]),
        .Q(ex_mcause_data[12]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mcause_data_reg[13] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mcause_data_reg[31]_0 [9]),
        .Q(ex_mcause_data[13]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mcause_data_reg[14] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mcause_o[14]),
        .Q(ex_mcause_data[14]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mcause_data_reg[15] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mcause_data_reg[31]_0 [10]),
        .Q(ex_mcause_data[15]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mcause_data_reg[16] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mcause_data_reg[31]_0 [11]),
        .Q(ex_mcause_data[16]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mcause_data_reg[17] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mcause_o[17]),
        .Q(ex_mcause_data[17]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mcause_data_reg[18] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mcause_o[18]),
        .Q(ex_mcause_data[18]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mcause_data_reg[19] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mcause_o[19]),
        .Q(ex_mcause_data[19]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mcause_data_reg[1] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mcause_data_reg[31]_0 [1]),
        .Q(ex_mcause_data[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mcause_data_reg[20] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mcause_data_reg[31]_0 [12]),
        .Q(ex_mcause_data[20]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mcause_data_reg[21] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mcause_o[21]),
        .Q(ex_mcause_data[21]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mcause_data_reg[22] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mcause_o[22]),
        .Q(ex_mcause_data[22]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mcause_data_reg[23] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mcause_data_reg[31]_0 [13]),
        .Q(ex_mcause_data[23]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mcause_data_reg[24] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mcause_o[24]),
        .Q(ex_mcause_data[24]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mcause_data_reg[25] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mcause_o[25]),
        .Q(ex_mcause_data[25]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mcause_data_reg[26] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mcause_data_reg[31]_0 [14]),
        .Q(ex_mcause_data[26]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mcause_data_reg[27] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mcause_data_reg[31]_0 [15]),
        .Q(ex_mcause_data[27]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mcause_data_reg[28] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mcause_o[28]),
        .Q(ex_mcause_data[28]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mcause_data_reg[29] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mcause_o[29]),
        .Q(ex_mcause_data[29]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mcause_data_reg[2] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mcause_data_reg[31]_0 [2]),
        .Q(ex_mcause_data[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mcause_data_reg[30] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mcause_o[30]),
        .Q(ex_mcause_data[30]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mcause_data_reg[31] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mcause_data_reg[31]_0 [16]),
        .Q(ex_mcause_data[31]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mcause_data_reg[3] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mcause_data_reg[31]_0 [3]),
        .Q(ex_mcause_data[3]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mcause_data_reg[4] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mcause_o[4]),
        .Q(ex_mcause_data[4]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mcause_data_reg[5] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mcause_data_reg[31]_0 [4]),
        .Q(ex_mcause_data[5]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mcause_data_reg[6] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mcause_o[6]),
        .Q(ex_mcause_data[6]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mcause_data_reg[7] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mcause_data_reg[31]_0 [5]),
        .Q(ex_mcause_data[7]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mcause_data_reg[8] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mcause_data_reg[31]_0 [6]),
        .Q(ex_mcause_data[8]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mcause_data_reg[9] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mcause_data_reg[31]_0 [7]),
        .Q(ex_mcause_data[9]));
  FDCE #(
    .INIT(1'b0)) 
    ex_mcause_we_reg
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(ex_mcause_we_reg_0),
        .Q(ex_mcause_we));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mem_addr_reg[0] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_mem_addr_reg[28]_0 [0]),
        .Q(ex_mem_addr_in[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mem_addr_reg[10] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_mem_addr_reg[28]_0 [10]),
        .Q(ex_mem_addr_in[10]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mem_addr_reg[1] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_mem_addr_reg[28]_0 [1]),
        .Q(ex_mem_addr_in[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mem_addr_reg[28] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_mem_addr_reg[28]_0 [11]),
        .Q(ex_mem_addr_in[28]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mem_addr_reg[2] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_mem_addr_reg[28]_0 [2]),
        .Q(ex_mem_addr_in[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mem_addr_reg[3] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_mem_addr_reg[28]_0 [3]),
        .Q(ex_mem_addr_in[3]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mem_addr_reg[4] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_mem_addr_reg[28]_0 [4]),
        .Q(ex_mem_addr_in[4]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mem_addr_reg[5] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_mem_addr_reg[28]_0 [5]),
        .Q(ex_mem_addr_in[5]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mem_addr_reg[6] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_mem_addr_reg[28]_0 [6]),
        .Q(ex_mem_addr_in[6]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mem_addr_reg[7] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_mem_addr_reg[28]_0 [7]),
        .Q(ex_mem_addr_in[7]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mem_addr_reg[8] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_mem_addr_reg[28]_0 [8]),
        .Q(ex_mem_addr_in[8]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mem_addr_reg[9] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_mem_addr_reg[28]_0 [9]),
        .Q(ex_mem_addr_in[9]));
  FDCE #(
    .INIT(1'b0)) 
    ex_mem_en_reg
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(ex_mem_en_reg_0),
        .Q(ex_mem_en_in));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mepc_data_reg[0] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mepc_data_reg[31]_1 [0]),
        .Q(\ex_mepc_data_reg[31]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mepc_data_reg[10] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mepc_data_reg[31]_1 [10]),
        .Q(\ex_mepc_data_reg[31]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mepc_data_reg[11] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mepc_data_reg[31]_1 [11]),
        .Q(\ex_mepc_data_reg[31]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mepc_data_reg[12] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mepc_data_reg[31]_1 [12]),
        .Q(\ex_mepc_data_reg[31]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mepc_data_reg[13] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mepc_data_reg[31]_1 [13]),
        .Q(\ex_mepc_data_reg[31]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mepc_data_reg[14] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mepc_data_reg[31]_1 [14]),
        .Q(\ex_mepc_data_reg[31]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mepc_data_reg[15] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mepc_data_reg[31]_1 [15]),
        .Q(\ex_mepc_data_reg[31]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mepc_data_reg[16] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mepc_data_reg[31]_1 [16]),
        .Q(\ex_mepc_data_reg[31]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mepc_data_reg[17] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mepc_data_reg[31]_1 [17]),
        .Q(\ex_mepc_data_reg[31]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mepc_data_reg[18] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mepc_data_reg[31]_1 [18]),
        .Q(\ex_mepc_data_reg[31]_0 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mepc_data_reg[19] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mepc_data_reg[31]_1 [19]),
        .Q(\ex_mepc_data_reg[31]_0 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mepc_data_reg[1] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mepc_data_reg[31]_1 [1]),
        .Q(\ex_mepc_data_reg[31]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mepc_data_reg[20] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mepc_data_reg[31]_1 [20]),
        .Q(\ex_mepc_data_reg[31]_0 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mepc_data_reg[21] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mepc_data_reg[31]_1 [21]),
        .Q(\ex_mepc_data_reg[31]_0 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mepc_data_reg[22] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mepc_data_reg[31]_1 [22]),
        .Q(\ex_mepc_data_reg[31]_0 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mepc_data_reg[23] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mepc_data_reg[31]_1 [23]),
        .Q(\ex_mepc_data_reg[31]_0 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mepc_data_reg[24] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mepc_data_reg[31]_1 [24]),
        .Q(\ex_mepc_data_reg[31]_0 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mepc_data_reg[25] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mepc_data_reg[31]_1 [25]),
        .Q(\ex_mepc_data_reg[31]_0 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mepc_data_reg[26] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mepc_data_reg[31]_1 [26]),
        .Q(\ex_mepc_data_reg[31]_0 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mepc_data_reg[27] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mepc_data_reg[31]_1 [27]),
        .Q(\ex_mepc_data_reg[31]_0 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mepc_data_reg[28] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mepc_data_reg[31]_1 [28]),
        .Q(\ex_mepc_data_reg[31]_0 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mepc_data_reg[29] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mepc_data_reg[31]_1 [29]),
        .Q(\ex_mepc_data_reg[31]_0 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mepc_data_reg[2] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mepc_data_reg[31]_1 [2]),
        .Q(\ex_mepc_data_reg[31]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mepc_data_reg[30] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mepc_data_reg[31]_1 [30]),
        .Q(\ex_mepc_data_reg[31]_0 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mepc_data_reg[31] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mepc_data_reg[31]_1 [31]),
        .Q(\ex_mepc_data_reg[31]_0 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mepc_data_reg[3] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mepc_data_reg[31]_1 [3]),
        .Q(\ex_mepc_data_reg[31]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mepc_data_reg[4] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mepc_data_reg[31]_1 [4]),
        .Q(\ex_mepc_data_reg[31]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mepc_data_reg[5] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mepc_data_reg[31]_1 [5]),
        .Q(\ex_mepc_data_reg[31]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mepc_data_reg[6] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mepc_data_reg[31]_1 [6]),
        .Q(\ex_mepc_data_reg[31]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mepc_data_reg[7] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mepc_data_reg[31]_1 [7]),
        .Q(\ex_mepc_data_reg[31]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mepc_data_reg[8] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mepc_data_reg[31]_1 [8]),
        .Q(\ex_mepc_data_reg[31]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mepc_data_reg[9] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mepc_data_reg[31]_1 [9]),
        .Q(\ex_mepc_data_reg[31]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    ex_mepc_we_reg
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(ex_mepc_we_reg_0),
        .Q(ex_mepc_we));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mie_data_reg[0] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mie_data_reg[31]_0 [0]),
        .Q(ex_mie_data[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mie_data_reg[10] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mie_data_reg[31]_0 [10]),
        .Q(ex_mie_data[10]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mie_data_reg[11] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mie_data_reg[31]_0 [11]),
        .Q(ex_mie_data[11]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mie_data_reg[12] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mie_data_reg[31]_0 [12]),
        .Q(ex_mie_data[12]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mie_data_reg[13] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mie_data_reg[31]_0 [13]),
        .Q(ex_mie_data[13]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mie_data_reg[14] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mie_data_reg[31]_0 [14]),
        .Q(ex_mie_data[14]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mie_data_reg[15] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mie_data_reg[31]_0 [15]),
        .Q(ex_mie_data[15]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mie_data_reg[16] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mie_data_reg[31]_0 [16]),
        .Q(ex_mie_data[16]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mie_data_reg[17] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mie_data_reg[31]_0 [17]),
        .Q(ex_mie_data[17]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mie_data_reg[18] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mie_data_reg[31]_0 [18]),
        .Q(ex_mie_data[18]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mie_data_reg[19] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mie_data_reg[31]_0 [19]),
        .Q(ex_mie_data[19]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mie_data_reg[1] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mie_data_reg[31]_0 [1]),
        .Q(ex_mie_data[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mie_data_reg[20] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mie_data_reg[31]_0 [20]),
        .Q(ex_mie_data[20]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mie_data_reg[21] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mie_data_reg[31]_0 [21]),
        .Q(ex_mie_data[21]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mie_data_reg[22] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mie_data_reg[31]_0 [22]),
        .Q(ex_mie_data[22]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mie_data_reg[23] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mie_data_reg[31]_0 [23]),
        .Q(ex_mie_data[23]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mie_data_reg[24] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mie_data_reg[31]_0 [24]),
        .Q(ex_mie_data[24]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mie_data_reg[25] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mie_data_reg[31]_0 [25]),
        .Q(ex_mie_data[25]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mie_data_reg[26] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mie_data_reg[31]_0 [26]),
        .Q(ex_mie_data[26]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mie_data_reg[27] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mie_data_reg[31]_0 [27]),
        .Q(ex_mie_data[27]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mie_data_reg[28] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mie_data_reg[31]_0 [28]),
        .Q(ex_mie_data[28]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mie_data_reg[29] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mie_data_reg[31]_0 [29]),
        .Q(ex_mie_data[29]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mie_data_reg[2] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mie_data_reg[31]_0 [2]),
        .Q(ex_mie_data[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mie_data_reg[30] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mie_data_reg[31]_0 [30]),
        .Q(ex_mie_data[30]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mie_data_reg[31] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mie_data_reg[31]_0 [31]),
        .Q(ex_mie_data[31]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mie_data_reg[3] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mie_data_reg[31]_0 [3]),
        .Q(ex_mie_data[3]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mie_data_reg[4] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mie_data_reg[31]_0 [4]),
        .Q(ex_mie_data[4]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mie_data_reg[5] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mie_data_reg[31]_0 [5]),
        .Q(ex_mie_data[5]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mie_data_reg[6] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mie_data_reg[31]_0 [6]),
        .Q(ex_mie_data[6]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mie_data_reg[7] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mie_data_reg[31]_0 [7]),
        .Q(ex_mie_data[7]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mie_data_reg[8] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mie_data_reg[31]_0 [8]),
        .Q(ex_mie_data[8]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mie_data_reg[9] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mie_data_reg[31]_0 [9]),
        .Q(ex_mie_data[9]));
  FDCE #(
    .INIT(1'b0)) 
    ex_mie_we_reg
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(ex_mie_we_reg_0),
        .Q(ex_mie_we));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'hDD5D)) 
    \ex_mip_data[0]_i_1 
       (.I0(\mip[0]_i_2_n_0 ),
        .I1(\ex_mip_data_reg[31]_0 [0]),
        .I2(ex_mip_we),
        .I3(Q),
        .O(mip_o[0]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'hDF10)) 
    \ex_mip_data[10]_i_1 
       (.I0(\mip[10]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .I3(\ex_mip_data_reg[31]_0 [10]),
        .O(mip_o[10]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'hDF10)) 
    \ex_mip_data[11]_i_1 
       (.I0(\mip[11]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .I3(\ex_mip_data_reg[31]_0 [11]),
        .O(mip_o[11]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'hDF10)) 
    \ex_mip_data[12]_i_1 
       (.I0(\mip[12]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .I3(\ex_mip_data_reg[31]_0 [12]),
        .O(mip_o[12]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'hDF10)) 
    \ex_mip_data[13]_i_1 
       (.I0(\mip[13]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .I3(\ex_mip_data_reg[31]_0 [13]),
        .O(mip_o[13]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'hDF10)) 
    \ex_mip_data[14]_i_1 
       (.I0(\mip[14]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .I3(\ex_mip_data_reg[31]_0 [14]),
        .O(mip_o[14]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'hDF10)) 
    \ex_mip_data[15]_i_1 
       (.I0(\mip[15]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .I3(\ex_mip_data_reg[31]_0 [15]),
        .O(mip_o[15]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'hDF10)) 
    \ex_mip_data[16]_i_1 
       (.I0(\mip[16]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .I3(\ex_mip_data_reg[31]_0 [16]),
        .O(mip_o[16]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hDF10)) 
    \ex_mip_data[17]_i_1 
       (.I0(\mip[17]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .I3(\ex_mip_data_reg[31]_0 [17]),
        .O(mip_o[17]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hDF10)) 
    \ex_mip_data[18]_i_1 
       (.I0(\mip[18]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .I3(\ex_mip_data_reg[31]_0 [18]),
        .O(mip_o[18]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'hDF10)) 
    \ex_mip_data[19]_i_1 
       (.I0(\mip[19]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .I3(\ex_mip_data_reg[31]_0 [19]),
        .O(mip_o[19]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'hDF10)) 
    \ex_mip_data[1]_i_1 
       (.I0(\mip[1]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .I3(\ex_mip_data_reg[31]_0 [1]),
        .O(mip_o[1]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hDF10)) 
    \ex_mip_data[20]_i_1 
       (.I0(\mip[20]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .I3(\ex_mip_data_reg[31]_0 [20]),
        .O(mip_o[20]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hDF10)) 
    \ex_mip_data[21]_i_1 
       (.I0(\mip[21]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .I3(\ex_mip_data_reg[31]_0 [21]),
        .O(mip_o[21]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'hDF10)) 
    \ex_mip_data[22]_i_1 
       (.I0(\mip[22]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .I3(\ex_mip_data_reg[31]_0 [22]),
        .O(mip_o[22]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'hDF10)) 
    \ex_mip_data[23]_i_1 
       (.I0(\mip[23]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .I3(\ex_mip_data_reg[31]_0 [23]),
        .O(mip_o[23]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'hDF10)) 
    \ex_mip_data[24]_i_1 
       (.I0(\mip[24]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .I3(\ex_mip_data_reg[31]_0 [24]),
        .O(mip_o[24]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'hDF10)) 
    \ex_mip_data[25]_i_1 
       (.I0(\mip[25]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .I3(\ex_mip_data_reg[31]_0 [25]),
        .O(mip_o[25]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'hDF10)) 
    \ex_mip_data[26]_i_1 
       (.I0(\mip[26]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .I3(\ex_mip_data_reg[31]_0 [26]),
        .O(mip_o[26]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'hDF10)) 
    \ex_mip_data[27]_i_1 
       (.I0(\mip[27]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .I3(\ex_mip_data_reg[31]_0 [27]),
        .O(mip_o[27]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'hDF10)) 
    \ex_mip_data[28]_i_1 
       (.I0(\mip[28]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .I3(\ex_mip_data_reg[31]_0 [28]),
        .O(mip_o[28]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'hDF10)) 
    \ex_mip_data[29]_i_1 
       (.I0(\mip[29]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .I3(\ex_mip_data_reg[31]_0 [29]),
        .O(mip_o[29]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'hDF10)) 
    \ex_mip_data[2]_i_1 
       (.I0(\mip[2]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .I3(\ex_mip_data_reg[31]_0 [2]),
        .O(mip_o[2]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'hDF10)) 
    \ex_mip_data[30]_i_1 
       (.I0(\mip[30]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .I3(\ex_mip_data_reg[31]_0 [30]),
        .O(mip_o[30]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'hDD5D)) 
    \ex_mip_data[31]_i_1 
       (.I0(\mip[31]_i_2_n_0 ),
        .I1(\ex_mip_data_reg[31]_0 [31]),
        .I2(ex_mip_we),
        .I3(Q),
        .O(mip_o[31]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'hDF10)) 
    \ex_mip_data[3]_i_1 
       (.I0(\mip[3]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .I3(\ex_mip_data_reg[31]_0 [3]),
        .O(mip_o[3]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'hDF10)) 
    \ex_mip_data[4]_i_1 
       (.I0(\mip[4]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .I3(\ex_mip_data_reg[31]_0 [4]),
        .O(mip_o[4]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'hDF10)) 
    \ex_mip_data[5]_i_1 
       (.I0(\mip[5]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .I3(\ex_mip_data_reg[31]_0 [5]),
        .O(mip_o[5]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'hDF10)) 
    \ex_mip_data[6]_i_1 
       (.I0(\mip[6]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .I3(\ex_mip_data_reg[31]_0 [6]),
        .O(mip_o[6]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ex_mip_data[7]_i_1 
       (.I0(\mip[7]_i_2_n_0 ),
        .I1(\ex_mip_data_reg[31]_0 [7]),
        .I2(ex_mip_we),
        .I3(Q),
        .O(mip_o[7]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'hDF10)) 
    \ex_mip_data[8]_i_1 
       (.I0(\mip[8]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .I3(\ex_mip_data_reg[31]_0 [8]),
        .O(mip_o[8]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'hDF10)) 
    \ex_mip_data[9]_i_1 
       (.I0(\mip[9]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .I3(\ex_mip_data_reg[31]_0 [9]),
        .O(mip_o[9]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mip_data_reg[0] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mip_o[0]),
        .Q(ex_mip_data[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mip_data_reg[10] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mip_o[10]),
        .Q(ex_mip_data[10]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mip_data_reg[11] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mip_o[11]),
        .Q(ex_mip_data[11]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mip_data_reg[12] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mip_o[12]),
        .Q(ex_mip_data[12]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mip_data_reg[13] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mip_o[13]),
        .Q(ex_mip_data[13]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mip_data_reg[14] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mip_o[14]),
        .Q(ex_mip_data[14]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mip_data_reg[15] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mip_o[15]),
        .Q(ex_mip_data[15]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mip_data_reg[16] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mip_o[16]),
        .Q(ex_mip_data[16]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mip_data_reg[17] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mip_o[17]),
        .Q(ex_mip_data[17]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mip_data_reg[18] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mip_o[18]),
        .Q(ex_mip_data[18]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mip_data_reg[19] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mip_o[19]),
        .Q(ex_mip_data[19]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mip_data_reg[1] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mip_o[1]),
        .Q(ex_mip_data[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mip_data_reg[20] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mip_o[20]),
        .Q(ex_mip_data[20]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mip_data_reg[21] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mip_o[21]),
        .Q(ex_mip_data[21]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mip_data_reg[22] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mip_o[22]),
        .Q(ex_mip_data[22]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mip_data_reg[23] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mip_o[23]),
        .Q(ex_mip_data[23]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mip_data_reg[24] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mip_o[24]),
        .Q(ex_mip_data[24]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mip_data_reg[25] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mip_o[25]),
        .Q(ex_mip_data[25]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mip_data_reg[26] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mip_o[26]),
        .Q(ex_mip_data[26]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mip_data_reg[27] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mip_o[27]),
        .Q(ex_mip_data[27]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mip_data_reg[28] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mip_o[28]),
        .Q(ex_mip_data[28]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mip_data_reg[29] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mip_o[29]),
        .Q(ex_mip_data[29]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mip_data_reg[2] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mip_o[2]),
        .Q(ex_mip_data[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mip_data_reg[30] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mip_o[30]),
        .Q(ex_mip_data[30]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mip_data_reg[31] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mip_o[31]),
        .Q(ex_mip_data[31]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mip_data_reg[3] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mip_o[3]),
        .Q(ex_mip_data[3]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mip_data_reg[4] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mip_o[4]),
        .Q(ex_mip_data[4]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mip_data_reg[5] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mip_o[5]),
        .Q(ex_mip_data[5]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mip_data_reg[6] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mip_o[6]),
        .Q(ex_mip_data[6]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mip_data_reg[7] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mip_o[7]),
        .Q(ex_mip_data[7]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mip_data_reg[8] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mip_o[8]),
        .Q(ex_mip_data[8]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mip_data_reg[9] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(mip_o[9]),
        .Q(ex_mip_data[9]));
  FDCE #(
    .INIT(1'b0)) 
    ex_mip_we_reg
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(ex_mip_we_reg_0),
        .Q(ex_mip_we));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mscratch_data_reg[0] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mscratch_data_reg[31]_0 [0]),
        .Q(ex_mscratch_data[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mscratch_data_reg[10] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mscratch_data_reg[31]_0 [10]),
        .Q(ex_mscratch_data[10]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mscratch_data_reg[11] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mscratch_data_reg[31]_0 [11]),
        .Q(ex_mscratch_data[11]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mscratch_data_reg[12] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mscratch_data_reg[31]_0 [12]),
        .Q(ex_mscratch_data[12]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mscratch_data_reg[13] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mscratch_data_reg[31]_0 [13]),
        .Q(ex_mscratch_data[13]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mscratch_data_reg[14] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mscratch_data_reg[31]_0 [14]),
        .Q(ex_mscratch_data[14]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mscratch_data_reg[15] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mscratch_data_reg[31]_0 [15]),
        .Q(ex_mscratch_data[15]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mscratch_data_reg[16] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mscratch_data_reg[31]_0 [16]),
        .Q(ex_mscratch_data[16]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mscratch_data_reg[17] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mscratch_data_reg[31]_0 [17]),
        .Q(ex_mscratch_data[17]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mscratch_data_reg[18] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mscratch_data_reg[31]_0 [18]),
        .Q(ex_mscratch_data[18]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mscratch_data_reg[19] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mscratch_data_reg[31]_0 [19]),
        .Q(ex_mscratch_data[19]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mscratch_data_reg[1] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mscratch_data_reg[31]_0 [1]),
        .Q(ex_mscratch_data[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mscratch_data_reg[20] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mscratch_data_reg[31]_0 [20]),
        .Q(ex_mscratch_data[20]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mscratch_data_reg[21] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mscratch_data_reg[31]_0 [21]),
        .Q(ex_mscratch_data[21]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mscratch_data_reg[22] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mscratch_data_reg[31]_0 [22]),
        .Q(ex_mscratch_data[22]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mscratch_data_reg[23] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mscratch_data_reg[31]_0 [23]),
        .Q(ex_mscratch_data[23]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mscratch_data_reg[24] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mscratch_data_reg[31]_0 [24]),
        .Q(ex_mscratch_data[24]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mscratch_data_reg[25] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mscratch_data_reg[31]_0 [25]),
        .Q(ex_mscratch_data[25]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mscratch_data_reg[26] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mscratch_data_reg[31]_0 [26]),
        .Q(ex_mscratch_data[26]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mscratch_data_reg[27] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mscratch_data_reg[31]_0 [27]),
        .Q(ex_mscratch_data[27]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mscratch_data_reg[28] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mscratch_data_reg[31]_0 [28]),
        .Q(ex_mscratch_data[28]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mscratch_data_reg[29] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mscratch_data_reg[31]_0 [29]),
        .Q(ex_mscratch_data[29]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mscratch_data_reg[2] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mscratch_data_reg[31]_0 [2]),
        .Q(ex_mscratch_data[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mscratch_data_reg[30] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mscratch_data_reg[31]_0 [30]),
        .Q(ex_mscratch_data[30]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mscratch_data_reg[31] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mscratch_data_reg[31]_0 [31]),
        .Q(ex_mscratch_data[31]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mscratch_data_reg[3] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mscratch_data_reg[31]_0 [3]),
        .Q(ex_mscratch_data[3]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mscratch_data_reg[4] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mscratch_data_reg[31]_0 [4]),
        .Q(ex_mscratch_data[4]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mscratch_data_reg[5] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mscratch_data_reg[31]_0 [5]),
        .Q(ex_mscratch_data[5]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mscratch_data_reg[6] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mscratch_data_reg[31]_0 [6]),
        .Q(ex_mscratch_data[6]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mscratch_data_reg[7] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mscratch_data_reg[31]_0 [7]),
        .Q(ex_mscratch_data[7]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mscratch_data_reg[8] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mscratch_data_reg[31]_0 [8]),
        .Q(ex_mscratch_data[8]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mscratch_data_reg[9] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mscratch_data_reg[31]_0 [9]),
        .Q(ex_mscratch_data[9]));
  FDCE #(
    .INIT(1'b0)) 
    ex_mscratch_we_reg
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(ex_mscratch_we_reg_0),
        .Q(ex_mscratch_we));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mstatus_data_reg[0] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mstatus_data_reg[31]_0 [0]),
        .Q(ex_mstatus_data[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mstatus_data_reg[10] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mstatus_data_reg[31]_0 [10]),
        .Q(ex_mstatus_data[10]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mstatus_data_reg[11] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mstatus_data_reg[31]_0 [11]),
        .Q(ex_mstatus_data[11]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mstatus_data_reg[12] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mstatus_data_reg[31]_0 [12]),
        .Q(ex_mstatus_data[12]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mstatus_data_reg[13] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mstatus_data_reg[31]_0 [13]),
        .Q(ex_mstatus_data[13]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mstatus_data_reg[14] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mstatus_data_reg[31]_0 [14]),
        .Q(ex_mstatus_data[14]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mstatus_data_reg[15] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mstatus_data_reg[31]_0 [15]),
        .Q(ex_mstatus_data[15]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mstatus_data_reg[16] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mstatus_data_reg[31]_0 [16]),
        .Q(ex_mstatus_data[16]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mstatus_data_reg[17] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mstatus_data_reg[31]_0 [17]),
        .Q(ex_mstatus_data[17]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mstatus_data_reg[18] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mstatus_data_reg[31]_0 [18]),
        .Q(ex_mstatus_data[18]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mstatus_data_reg[19] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mstatus_data_reg[31]_0 [19]),
        .Q(ex_mstatus_data[19]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mstatus_data_reg[1] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mstatus_data_reg[31]_0 [1]),
        .Q(ex_mstatus_data[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mstatus_data_reg[20] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mstatus_data_reg[31]_0 [20]),
        .Q(ex_mstatus_data[20]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mstatus_data_reg[21] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mstatus_data_reg[31]_0 [21]),
        .Q(ex_mstatus_data[21]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mstatus_data_reg[22] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mstatus_data_reg[31]_0 [22]),
        .Q(ex_mstatus_data[22]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mstatus_data_reg[23] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mstatus_data_reg[31]_0 [23]),
        .Q(ex_mstatus_data[23]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mstatus_data_reg[24] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mstatus_data_reg[31]_0 [24]),
        .Q(ex_mstatus_data[24]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mstatus_data_reg[25] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mstatus_data_reg[31]_0 [25]),
        .Q(ex_mstatus_data[25]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mstatus_data_reg[26] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mstatus_data_reg[31]_0 [26]),
        .Q(ex_mstatus_data[26]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mstatus_data_reg[27] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mstatus_data_reg[31]_0 [27]),
        .Q(ex_mstatus_data[27]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mstatus_data_reg[28] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mstatus_data_reg[31]_0 [28]),
        .Q(ex_mstatus_data[28]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mstatus_data_reg[29] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mstatus_data_reg[31]_0 [29]),
        .Q(ex_mstatus_data[29]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mstatus_data_reg[2] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mstatus_data_reg[31]_0 [2]),
        .Q(ex_mstatus_data[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mstatus_data_reg[30] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mstatus_data_reg[31]_0 [30]),
        .Q(ex_mstatus_data[30]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mstatus_data_reg[31] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mstatus_data_reg[31]_0 [31]),
        .Q(ex_mstatus_data[31]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mstatus_data_reg[3] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mstatus_data_reg[31]_0 [3]),
        .Q(ex_mstatus_data[3]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mstatus_data_reg[4] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mstatus_data_reg[31]_0 [4]),
        .Q(ex_mstatus_data[4]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mstatus_data_reg[5] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mstatus_data_reg[31]_0 [5]),
        .Q(ex_mstatus_data[5]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mstatus_data_reg[6] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mstatus_data_reg[31]_0 [6]),
        .Q(ex_mstatus_data[6]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mstatus_data_reg[7] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mstatus_data_reg[31]_0 [7]),
        .Q(ex_mstatus_data[7]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mstatus_data_reg[8] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mstatus_data_reg[31]_0 [8]),
        .Q(ex_mstatus_data[8]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mstatus_data_reg[9] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mstatus_data_reg[31]_0 [9]),
        .Q(ex_mstatus_data[9]));
  FDCE #(
    .INIT(1'b0)) 
    ex_mstatus_we_reg
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(ex_mstatus_we_reg_0),
        .Q(ex_mstatus_we));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'hB1F0)) 
    \ex_mtvec_data[30]_i_1 
       (.I0(Q),
        .I1(\mtvec[30]_i_2_n_0 ),
        .I2(\ex_mtvec_data_reg[30]_0 ),
        .I3(ex_mtvec_we),
        .O(D));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mtvec_data_reg[0] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mtvec_data_reg[31]_0 [0]),
        .Q(ex_mtvec_data[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mtvec_data_reg[10] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mtvec_data_reg[31]_0 [10]),
        .Q(ex_mtvec_data[10]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mtvec_data_reg[11] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mtvec_data_reg[31]_0 [11]),
        .Q(ex_mtvec_data[11]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mtvec_data_reg[12] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mtvec_data_reg[31]_0 [12]),
        .Q(ex_mtvec_data[12]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mtvec_data_reg[13] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mtvec_data_reg[31]_0 [13]),
        .Q(ex_mtvec_data[13]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mtvec_data_reg[14] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mtvec_data_reg[31]_0 [14]),
        .Q(ex_mtvec_data[14]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mtvec_data_reg[15] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mtvec_data_reg[31]_0 [15]),
        .Q(ex_mtvec_data[15]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mtvec_data_reg[16] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mtvec_data_reg[31]_0 [16]),
        .Q(ex_mtvec_data[16]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mtvec_data_reg[17] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mtvec_data_reg[31]_0 [17]),
        .Q(ex_mtvec_data[17]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mtvec_data_reg[18] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mtvec_data_reg[31]_0 [18]),
        .Q(ex_mtvec_data[18]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mtvec_data_reg[19] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mtvec_data_reg[31]_0 [19]),
        .Q(ex_mtvec_data[19]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mtvec_data_reg[1] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mtvec_data_reg[31]_0 [1]),
        .Q(ex_mtvec_data[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mtvec_data_reg[20] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mtvec_data_reg[31]_0 [20]),
        .Q(ex_mtvec_data[20]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mtvec_data_reg[21] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mtvec_data_reg[31]_0 [21]),
        .Q(ex_mtvec_data[21]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mtvec_data_reg[22] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mtvec_data_reg[31]_0 [22]),
        .Q(ex_mtvec_data[22]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mtvec_data_reg[23] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mtvec_data_reg[31]_0 [23]),
        .Q(ex_mtvec_data[23]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mtvec_data_reg[24] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mtvec_data_reg[31]_0 [24]),
        .Q(ex_mtvec_data[24]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mtvec_data_reg[25] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mtvec_data_reg[31]_0 [25]),
        .Q(ex_mtvec_data[25]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mtvec_data_reg[26] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mtvec_data_reg[31]_0 [26]),
        .Q(ex_mtvec_data[26]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mtvec_data_reg[27] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mtvec_data_reg[31]_0 [27]),
        .Q(ex_mtvec_data[27]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mtvec_data_reg[28] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mtvec_data_reg[31]_0 [28]),
        .Q(ex_mtvec_data[28]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mtvec_data_reg[29] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mtvec_data_reg[31]_0 [29]),
        .Q(ex_mtvec_data[29]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mtvec_data_reg[2] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mtvec_data_reg[31]_0 [2]),
        .Q(ex_mtvec_data[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mtvec_data_reg[30] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(D),
        .Q(ex_mtvec_data[30]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mtvec_data_reg[31] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mtvec_data_reg[31]_0 [30]),
        .Q(ex_mtvec_data[31]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mtvec_data_reg[3] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mtvec_data_reg[31]_0 [3]),
        .Q(ex_mtvec_data[3]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mtvec_data_reg[4] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mtvec_data_reg[31]_0 [4]),
        .Q(ex_mtvec_data[4]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mtvec_data_reg[5] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mtvec_data_reg[31]_0 [5]),
        .Q(ex_mtvec_data[5]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mtvec_data_reg[6] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mtvec_data_reg[31]_0 [6]),
        .Q(ex_mtvec_data[6]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mtvec_data_reg[7] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mtvec_data_reg[31]_0 [7]),
        .Q(ex_mtvec_data[7]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mtvec_data_reg[8] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mtvec_data_reg[31]_0 [8]),
        .Q(ex_mtvec_data[8]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_mtvec_data_reg[9] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_mtvec_data_reg[31]_0 [9]),
        .Q(ex_mtvec_data[9]));
  FDCE #(
    .INIT(1'b0)) 
    ex_mtvec_we_reg
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(ex_mtvec_we_reg_0),
        .Q(ex_mtvec_we));
  FDCE #(
    .INIT(1'b0)) 
    \ex_pc_reg[0] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_pc_reg[31]_1 [0]),
        .Q(\ex_pc_reg[31]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_pc_reg[10] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_pc_reg[31]_1 [10]),
        .Q(\ex_pc_reg[31]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_pc_reg[11] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_pc_reg[31]_1 [11]),
        .Q(\ex_pc_reg[31]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_pc_reg[12] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_pc_reg[31]_1 [12]),
        .Q(\ex_pc_reg[31]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_pc_reg[13] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_pc_reg[31]_1 [13]),
        .Q(\ex_pc_reg[31]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_pc_reg[14] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_pc_reg[31]_1 [14]),
        .Q(\ex_pc_reg[31]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_pc_reg[15] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_pc_reg[31]_1 [15]),
        .Q(\ex_pc_reg[31]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_pc_reg[16] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_pc_reg[31]_1 [16]),
        .Q(\ex_pc_reg[31]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_pc_reg[17] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_pc_reg[31]_1 [17]),
        .Q(\ex_pc_reg[31]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_pc_reg[18] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_pc_reg[31]_1 [18]),
        .Q(\ex_pc_reg[31]_0 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_pc_reg[19] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_pc_reg[31]_1 [19]),
        .Q(\ex_pc_reg[31]_0 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_pc_reg[1] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_pc_reg[31]_1 [1]),
        .Q(\ex_pc_reg[31]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_pc_reg[20] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_pc_reg[31]_1 [20]),
        .Q(\ex_pc_reg[31]_0 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_pc_reg[21] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_pc_reg[31]_1 [21]),
        .Q(\ex_pc_reg[31]_0 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_pc_reg[22] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_pc_reg[31]_1 [22]),
        .Q(\ex_pc_reg[31]_0 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_pc_reg[23] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_pc_reg[31]_1 [23]),
        .Q(\ex_pc_reg[31]_0 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_pc_reg[24] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_pc_reg[31]_1 [24]),
        .Q(\ex_pc_reg[31]_0 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_pc_reg[25] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_pc_reg[31]_1 [25]),
        .Q(\ex_pc_reg[31]_0 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_pc_reg[26] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_pc_reg[31]_1 [26]),
        .Q(\ex_pc_reg[31]_0 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_pc_reg[27] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_pc_reg[31]_1 [27]),
        .Q(\ex_pc_reg[31]_0 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_pc_reg[28] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_pc_reg[31]_1 [28]),
        .Q(\ex_pc_reg[31]_0 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_pc_reg[29] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_pc_reg[31]_1 [29]),
        .Q(\ex_pc_reg[31]_0 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_pc_reg[2] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_pc_reg[31]_1 [2]),
        .Q(\ex_pc_reg[31]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_pc_reg[30] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_pc_reg[31]_1 [30]),
        .Q(\ex_pc_reg[31]_0 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_pc_reg[31] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_pc_reg[31]_1 [31]),
        .Q(\ex_pc_reg[31]_0 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_pc_reg[3] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_pc_reg[31]_1 [3]),
        .Q(\ex_pc_reg[31]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_pc_reg[4] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_pc_reg[31]_1 [4]),
        .Q(\ex_pc_reg[31]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_pc_reg[5] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_pc_reg[31]_1 [5]),
        .Q(\ex_pc_reg[31]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_pc_reg[6] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_pc_reg[31]_1 [6]),
        .Q(\ex_pc_reg[31]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_pc_reg[7] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_pc_reg[31]_1 [7]),
        .Q(\ex_pc_reg[31]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_pc_reg[8] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_pc_reg[31]_1 [8]),
        .Q(\ex_pc_reg[31]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_pc_reg[9] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_pc_reg[31]_1 [9]),
        .Q(\ex_pc_reg[31]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_priv_data_reg[0] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_priv_data_reg[1]_0 [0]),
        .Q(ex_priv_data[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_priv_data_reg[1] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(Q),
        .D(\ex_priv_data_reg[1]_0 [1]),
        .Q(ex_priv_data[1]));
  FDCE #(
    .INIT(1'b0)) 
    ex_priv_we_reg
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(ex_priv_we_reg_0),
        .Q(ex_priv_we));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regd_addr_reg[0] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regd_addr_reg[4]_1 [0]),
        .Q(\ex_regd_addr_reg[4]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regd_addr_reg[1] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regd_addr_reg[4]_1 [1]),
        .Q(\ex_regd_addr_reg[4]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regd_addr_reg[2] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regd_addr_reg[4]_1 [2]),
        .Q(\ex_regd_addr_reg[4]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regd_addr_reg[3] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regd_addr_reg[4]_1 [3]),
        .Q(\ex_regd_addr_reg[4]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regd_addr_reg[4] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regd_addr_reg[4]_1 [4]),
        .Q(\ex_regd_addr_reg[4]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    ex_regd_en_reg
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(ex_regd_en_reg_9),
        .Q(ex_regd_en_in));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs1[0]_i_4 
       (.I0(reset_global_reg_0[0]),
        .I1(ex_regd_en_reg_0),
        .O(\ex_regs1_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFDDFDFFFFFFFF)) 
    \ex_regs1[10]_i_3 
       (.I0(ex_regd_en_in),
        .I1(\ex_regs1[10]_i_5_n_0 ),
        .I2(\ex_alu_opcode_reg[4]_0 ),
        .I3(\ex_alu_opcode_reg[6]_0 [4]),
        .I4(\ex_regs1_reg[1]_0 ),
        .I5(\ex_regs1_reg[1]_1 ),
        .O(ex_regd_en_reg_0));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \ex_regs1[10]_i_5 
       (.I0(pre_stall_i_6[3]),
        .I1(\ex_regd_addr_reg[4]_0 [4]),
        .I2(\ex_regs1[10]_i_3_0 ),
        .I3(\ex_regd_addr_reg[4]_0 [0]),
        .I4(\ex_regs1[10]_i_8_n_0 ),
        .O(\ex_regs1[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ex_regs1[10]_i_8 
       (.I0(\ex_regd_addr_reg[4]_0 [2]),
        .I1(pre_stall_i_6[1]),
        .I2(pre_stall_i_6[2]),
        .I3(\ex_regd_addr_reg[4]_0 [3]),
        .I4(\ex_regs1[10]_i_5_0 ),
        .I5(\ex_regd_addr_reg[4]_0 [1]),
        .O(\ex_regs1[10]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \ex_regs1[12]_i_2 
       (.I0(ex_regd_en_reg_0),
        .I1(reset_global_reg_0[12]),
        .I2(\ex_regs1_reg[12]_0 ),
        .I3(id_regs1_in[1]),
        .O(ex_regd_en_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \ex_regs1[13]_i_4 
       (.I0(ex_regd_en_reg_0),
        .I1(reset_global_reg_0[13]),
        .I2(\ex_regs1_reg[12]_0 ),
        .I3(id_regs1_in[2]),
        .O(ex_regd_en_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs1[14]_i_6 
       (.I0(reset_global_reg_0[14]),
        .I1(ex_regd_en_reg_0),
        .O(reset_global_reg_11));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs1[15]_i_2 
       (.I0(reset_global_reg_0[15]),
        .I1(ex_regd_en_reg_0),
        .O(reset_global_reg_10));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs1[16]_i_2 
       (.I0(reset_global_reg_0[16]),
        .I1(ex_regd_en_reg_0),
        .O(reset_global_reg_9));
  LUT6 #(
    .INIT(64'h00000004FFFFFFFF)) 
    \ex_regs1[16]_i_22 
       (.I0(\ex_alu_opcode_reg[6]_0 [1]),
        .I1(\ex_alu_opcode_reg[6]_0 [0]),
        .I2(\ex_alu_opcode_reg[6]_0 [2]),
        .I3(\ex_alu_opcode_reg[6]_0 [5]),
        .I4(\ex_alu_opcode_reg[6]_0 [3]),
        .I5(\ex_regs1[16]_i_13 ),
        .O(\ex_alu_opcode_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \ex_regs1[17]_i_4 
       (.I0(ex_regd_en_reg_0),
        .I1(reset_global_reg_0[17]),
        .I2(\ex_regs1_reg[12]_0 ),
        .I3(id_regs1_in[3]),
        .O(ex_regd_en_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \ex_regs1[18]_i_4 
       (.I0(ex_regd_en_reg_0),
        .I1(reset_global_reg_0[18]),
        .I2(\ex_regs1_reg[12]_0 ),
        .I3(id_regs1_in[4]),
        .O(ex_regd_en_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs1[19]_i_2 
       (.I0(reset_global_reg_0[19]),
        .I1(ex_regd_en_reg_0),
        .O(reset_global_reg_8));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \ex_regs1[21]_i_4 
       (.I0(ex_regd_en_reg_0),
        .I1(reset_global_reg_0[21]),
        .I2(\ex_regs1_reg[12]_0 ),
        .I3(id_regs1_in[5]),
        .O(ex_regd_en_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs1[22]_i_2 
       (.I0(reset_global_reg_0[22]),
        .I1(ex_regd_en_reg_0),
        .O(reset_global_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs1[23]_i_2 
       (.I0(reset_global_reg_0[23]),
        .I1(ex_regd_en_reg_0),
        .O(reset_global_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs1[24]_i_2 
       (.I0(reset_global_reg_0[24]),
        .I1(ex_regd_en_reg_0),
        .O(reset_global_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs1[26]_i_2 
       (.I0(reset_global_reg_0[26]),
        .I1(ex_regd_en_reg_0),
        .O(reset_global_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs1[27]_i_2 
       (.I0(reset_global_reg_0[27]),
        .I1(ex_regd_en_reg_0),
        .O(reset_global_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \ex_regs1[29]_i_4 
       (.I0(ex_regd_en_reg_0),
        .I1(reset_global_reg_0[29]),
        .I2(\ex_regs1_reg[12]_0 ),
        .I3(id_regs1_in[6]),
        .O(ex_regd_en_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs1[30]_i_2 
       (.I0(reset_global_reg_0[30]),
        .I1(ex_regd_en_reg_0),
        .O(reset_global_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs1[31]_i_2 
       (.I0(reset_global_reg_0[31]),
        .I1(ex_regd_en_reg_0),
        .O(reset_global_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'hCCCCEFEE)) 
    \ex_regs1[31]_i_7 
       (.I0(ex_regd_en_in),
        .I1(\ex_regs1_reg[1]_0 ),
        .I2(\ex_alu_opcode_reg[6]_0 [4]),
        .I3(\ex_alu_opcode_reg[4]_0 ),
        .I4(\ex_regs1[10]_i_5_n_0 ),
        .O(ex_regd_en_reg_8));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs1[4]_i_5 
       (.I0(reset_global_reg_0[4]),
        .I1(ex_regd_en_reg_0),
        .O(reset_global_reg_16));
  LUT6 #(
    .INIT(64'h11100010FFFFFFFF)) 
    \ex_regs1[5]_i_16 
       (.I0(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I1(ex_alu_funct3_in[2]),
        .I2(\mem_data_reg[7]_i_10_n_6 ),
        .I3(ex_alu_funct3_in[0]),
        .I4(\ex_regs1[5]_i_32_n_0 ),
        .I5(\mem_data[24]_i_3_n_0 ),
        .O(\ex_regs1[5]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h0151)) 
    \ex_regs1[5]_i_32 
       (.I0(\mem_data[30]_i_9_n_0 ),
        .I1(\mem_data[6]_i_10_n_0 ),
        .I2(ex_regs2_in[0]),
        .I3(\mem_data[5]_i_13_n_0 ),
        .O(\ex_regs1[5]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h444F4444444F444F)) 
    \ex_regs1[5]_i_4 
       (.I0(\ex_regs1_reg[12]_0 ),
        .I1(id_regs1_in[0]),
        .I2(ex_regd_en_reg_0),
        .I3(Q),
        .I4(\mem_data[5]_i_2_n_0 ),
        .I5(\ex_regs1[5]_i_9_n_0 ),
        .O(reset_global_reg));
  LUT5 #(
    .INIT(32'h444FFFFF)) 
    \ex_regs1[5]_i_9 
       (.I0(\ex_regs1[5]_i_16_n_0 ),
        .I1(\mem_data[5]_i_6_n_0 ),
        .I2(ex_regs1_in[5]),
        .I3(\mem_data[31]_i_3_n_0 ),
        .I4(\mem_data[31]_i_4_n_0 ),
        .O(\ex_regs1[5]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs1[6]_i_5 
       (.I0(reset_global_reg_0[6]),
        .I1(ex_regd_en_reg_0),
        .O(reset_global_reg_15));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs1[7]_i_4 
       (.I0(reset_global_reg_0[7]),
        .I1(ex_regd_en_reg_0),
        .O(reset_global_reg_14));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs1[9]_i_3 
       (.I0(reset_global_reg_0[9]),
        .I1(ex_regd_en_reg_0),
        .O(reset_global_reg_12));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs1_reg[0] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs1_reg[31]_0 [0]),
        .Q(ex_regs1_in[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs1_reg[10] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs1_reg[31]_0 [10]),
        .Q(ex_regs1_in[10]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs1_reg[11] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs1_reg[31]_0 [11]),
        .Q(ex_regs1_in[11]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs1_reg[12] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs1_reg[31]_0 [12]),
        .Q(ex_regs1_in[12]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs1_reg[13] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs1_reg[31]_0 [13]),
        .Q(ex_regs1_in[13]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs1_reg[14] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs1_reg[31]_0 [14]),
        .Q(ex_regs1_in[14]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs1_reg[15] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs1_reg[31]_0 [15]),
        .Q(ex_regs1_in[15]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs1_reg[16] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs1_reg[31]_0 [16]),
        .Q(ex_regs1_in[16]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs1_reg[17] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs1_reg[31]_0 [17]),
        .Q(ex_regs1_in[17]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs1_reg[18] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs1_reg[31]_0 [18]),
        .Q(ex_regs1_in[18]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs1_reg[19] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs1_reg[31]_0 [19]),
        .Q(ex_regs1_in[19]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs1_reg[1] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs1_reg[31]_0 [1]),
        .Q(ex_regs1_in[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs1_reg[20] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs1_reg[31]_0 [20]),
        .Q(ex_regs1_in[20]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs1_reg[21] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs1_reg[31]_0 [21]),
        .Q(ex_regs1_in[21]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs1_reg[22] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs1_reg[31]_0 [22]),
        .Q(ex_regs1_in[22]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs1_reg[23] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs1_reg[31]_0 [23]),
        .Q(ex_regs1_in[23]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs1_reg[24] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs1_reg[31]_0 [24]),
        .Q(ex_regs1_in[24]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs1_reg[25] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs1_reg[31]_0 [25]),
        .Q(ex_regs1_in[25]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs1_reg[26] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs1_reg[31]_0 [26]),
        .Q(ex_regs1_in[26]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs1_reg[27] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs1_reg[31]_0 [27]),
        .Q(ex_regs1_in[27]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs1_reg[28] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs1_reg[31]_0 [28]),
        .Q(ex_regs1_in[28]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs1_reg[29] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs1_reg[31]_0 [29]),
        .Q(ex_regs1_in[29]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs1_reg[2] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs1_reg[31]_0 [2]),
        .Q(ex_regs1_in[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs1_reg[30] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs1_reg[31]_0 [30]),
        .Q(ex_regs1_in[30]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs1_reg[31] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs1_reg[31]_0 [31]),
        .Q(ex_regs1_in[31]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs1_reg[3] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs1_reg[31]_0 [3]),
        .Q(ex_regs1_in[3]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs1_reg[4] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs1_reg[31]_0 [4]),
        .Q(ex_regs1_in[4]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs1_reg[5] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs1_reg[31]_0 [5]),
        .Q(ex_regs1_in[5]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs1_reg[6] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs1_reg[31]_0 [6]),
        .Q(ex_regs1_in[6]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs1_reg[7] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs1_reg[31]_0 [7]),
        .Q(ex_regs1_in[7]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs1_reg[8] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs1_reg[31]_0 [8]),
        .Q(ex_regs1_in[8]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs1_reg[9] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs1_reg[31]_0 [9]),
        .Q(ex_regs1_in[9]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \ex_regs2[14]_i_10 
       (.I0(\ex_alu_opcode_reg[6]_0 [1]),
        .I1(\ex_alu_opcode_reg[6]_0 [0]),
        .I2(\ex_alu_opcode_reg[6]_0 [2]),
        .I3(\ex_alu_opcode_reg[6]_0 [5]),
        .I4(\ex_alu_opcode_reg[6]_0 [3]),
        .I5(\ex_alu_opcode_reg[6]_0 [4]),
        .O(\ex_alu_opcode_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs2[20]_i_3 
       (.I0(reset_global_reg_0[20]),
        .I1(\ex_regs2[30]_i_2 ),
        .O(reset_global_reg_22));
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs2[23]_i_3 
       (.I0(reset_global_reg_0[23]),
        .I1(\ex_regs2[30]_i_2 ),
        .O(reset_global_reg_23));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs2[29]_i_3 
       (.I0(reset_global_reg_0[29]),
        .I1(\ex_regs2[30]_i_2 ),
        .O(reset_global_reg_24));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs2[30]_i_3 
       (.I0(reset_global_reg_0[30]),
        .I1(\ex_regs2[30]_i_2 ),
        .O(reset_global_reg_25));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs2_reg[0] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs2_reg[31]_0 [0]),
        .Q(ex_regs2_in[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs2_reg[10] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs2_reg[31]_0 [10]),
        .Q(ex_regs2_in[10]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs2_reg[11] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs2_reg[31]_0 [11]),
        .Q(ex_regs2_in[11]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs2_reg[12] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs2_reg[31]_0 [12]),
        .Q(ex_regs2_in[12]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs2_reg[13] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs2_reg[31]_0 [13]),
        .Q(ex_regs2_in[13]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs2_reg[14] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs2_reg[31]_0 [14]),
        .Q(ex_regs2_in[14]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs2_reg[15] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs2_reg[31]_0 [15]),
        .Q(ex_regs2_in[15]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs2_reg[16] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs2_reg[31]_0 [16]),
        .Q(ex_regs2_in[16]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs2_reg[17] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs2_reg[31]_0 [17]),
        .Q(ex_regs2_in[17]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs2_reg[18] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs2_reg[31]_0 [18]),
        .Q(ex_regs2_in[18]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs2_reg[19] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs2_reg[31]_0 [19]),
        .Q(ex_regs2_in[19]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs2_reg[1] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs2_reg[31]_0 [1]),
        .Q(ex_regs2_in[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs2_reg[20] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs2_reg[31]_0 [20]),
        .Q(ex_regs2_in[20]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs2_reg[21] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs2_reg[31]_0 [21]),
        .Q(ex_regs2_in[21]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs2_reg[22] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs2_reg[31]_0 [22]),
        .Q(ex_regs2_in[22]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs2_reg[23] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs2_reg[31]_0 [23]),
        .Q(ex_regs2_in[23]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs2_reg[24] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs2_reg[31]_0 [24]),
        .Q(ex_regs2_in[24]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs2_reg[25] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs2_reg[31]_0 [25]),
        .Q(ex_regs2_in[25]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs2_reg[26] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs2_reg[31]_0 [26]),
        .Q(ex_regs2_in[26]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs2_reg[27] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs2_reg[31]_0 [27]),
        .Q(ex_regs2_in[27]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs2_reg[28] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs2_reg[31]_0 [28]),
        .Q(ex_regs2_in[28]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs2_reg[29] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs2_reg[31]_0 [29]),
        .Q(ex_regs2_in[29]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs2_reg[2] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs2_reg[31]_0 [2]),
        .Q(ex_regs2_in[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs2_reg[30] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs2_reg[31]_0 [30]),
        .Q(ex_regs2_in[30]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs2_reg[31] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs2_reg[31]_0 [31]),
        .Q(ex_regs2_in[31]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs2_reg[3] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs2_reg[31]_0 [3]),
        .Q(ex_regs2_in[3]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs2_reg[4] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs2_reg[31]_0 [4]),
        .Q(ex_regs2_in[4]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs2_reg[5] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs2_reg[31]_0 [5]),
        .Q(ex_regs2_in[5]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs2_reg[6] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs2_reg[31]_0 [6]),
        .Q(ex_regs2_in[6]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs2_reg[7] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs2_reg[31]_0 [7]),
        .Q(ex_regs2_in[7]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs2_reg[8] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs2_reg[31]_0 [8]),
        .Q(ex_regs2_in[8]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_regs2_reg[9] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_regs2_reg[31]_0 [9]),
        .Q(ex_regs2_in[9]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_ret_addr_reg[0] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_ret_addr_reg[31]_0 [0]),
        .Q(ex_ret_addr_in[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_ret_addr_reg[10] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_ret_addr_reg[31]_0 [10]),
        .Q(ex_ret_addr_in[10]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_ret_addr_reg[11] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_ret_addr_reg[31]_0 [11]),
        .Q(ex_ret_addr_in[11]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_ret_addr_reg[12] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_ret_addr_reg[31]_0 [12]),
        .Q(ex_ret_addr_in[12]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_ret_addr_reg[13] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_ret_addr_reg[31]_0 [13]),
        .Q(ex_ret_addr_in[13]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_ret_addr_reg[14] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_ret_addr_reg[31]_0 [14]),
        .Q(ex_ret_addr_in[14]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_ret_addr_reg[15] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_ret_addr_reg[31]_0 [15]),
        .Q(ex_ret_addr_in[15]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_ret_addr_reg[16] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_ret_addr_reg[31]_0 [16]),
        .Q(ex_ret_addr_in[16]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_ret_addr_reg[17] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_ret_addr_reg[31]_0 [17]),
        .Q(ex_ret_addr_in[17]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_ret_addr_reg[18] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_ret_addr_reg[31]_0 [18]),
        .Q(ex_ret_addr_in[18]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_ret_addr_reg[19] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_ret_addr_reg[31]_0 [19]),
        .Q(ex_ret_addr_in[19]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_ret_addr_reg[1] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_ret_addr_reg[31]_0 [1]),
        .Q(ex_ret_addr_in[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_ret_addr_reg[20] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_ret_addr_reg[31]_0 [20]),
        .Q(ex_ret_addr_in[20]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_ret_addr_reg[21] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_ret_addr_reg[31]_0 [21]),
        .Q(ex_ret_addr_in[21]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_ret_addr_reg[22] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_ret_addr_reg[31]_0 [22]),
        .Q(ex_ret_addr_in[22]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_ret_addr_reg[23] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_ret_addr_reg[31]_0 [23]),
        .Q(ex_ret_addr_in[23]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_ret_addr_reg[24] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_ret_addr_reg[31]_0 [24]),
        .Q(ex_ret_addr_in[24]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_ret_addr_reg[25] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_ret_addr_reg[31]_0 [25]),
        .Q(ex_ret_addr_in[25]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_ret_addr_reg[26] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_ret_addr_reg[31]_0 [26]),
        .Q(ex_ret_addr_in[26]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_ret_addr_reg[27] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_ret_addr_reg[31]_0 [27]),
        .Q(ex_ret_addr_in[27]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_ret_addr_reg[28] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_ret_addr_reg[31]_0 [28]),
        .Q(ex_ret_addr_in[28]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_ret_addr_reg[29] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_ret_addr_reg[31]_0 [29]),
        .Q(ex_ret_addr_in[29]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_ret_addr_reg[2] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_ret_addr_reg[31]_0 [2]),
        .Q(ex_ret_addr_in[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_ret_addr_reg[30] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_ret_addr_reg[31]_0 [30]),
        .Q(ex_ret_addr_in[30]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_ret_addr_reg[31] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_ret_addr_reg[31]_0 [31]),
        .Q(ex_ret_addr_in[31]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_ret_addr_reg[3] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_ret_addr_reg[31]_0 [3]),
        .Q(ex_ret_addr_in[3]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_ret_addr_reg[4] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_ret_addr_reg[31]_0 [4]),
        .Q(ex_ret_addr_in[4]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_ret_addr_reg[5] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_ret_addr_reg[31]_0 [5]),
        .Q(ex_ret_addr_in[5]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_ret_addr_reg[6] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_ret_addr_reg[31]_0 [6]),
        .Q(ex_ret_addr_in[6]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_ret_addr_reg[7] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_ret_addr_reg[31]_0 [7]),
        .Q(ex_ret_addr_in[7]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_ret_addr_reg[8] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_ret_addr_reg[31]_0 [8]),
        .Q(ex_ret_addr_in[8]));
  FDCE #(
    .INIT(1'b0)) 
    \ex_ret_addr_reg[9] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\ex_ret_addr_reg[31]_0 [9]),
        .Q(ex_ret_addr_in[9]));
  LUT2 #(
    .INIT(4'h7)) 
    \id_instr[13]_i_3 
       (.I0(uart_tbre_IBUF),
        .I1(uart_tsre_IBUF),
        .O(uart_tbre));
  LUT6 #(
    .INIT(64'h000000000000FF01)) 
    \leds_OBUF[6]_inst_i_25 
       (.I0(\mem_data[31]_i_4_n_0 ),
        .I1(\leds_OBUF[6]_inst_i_30_n_0 ),
        .I2(\leds_OBUF[6]_inst_i_31_n_0 ),
        .I3(\leds_OBUF[6]_inst_i_32_n_0 ),
        .I4(Q),
        .I5(ex_regd_en_reg_0),
        .O(reset_global_reg_18));
  LUT6 #(
    .INIT(64'h5D005D5D00000000)) 
    \leds_OBUF[6]_inst_i_30 
       (.I0(ex_alu_funct3_in[2]),
        .I1(\leds_OBUF[6]_inst_i_45_n_0 ),
        .I2(\mem_data[2]_i_14_n_0 ),
        .I3(\mem_be_n[3]_i_2_n_0 ),
        .I4(\mem_data_reg[0]_i_12_n_5 ),
        .I5(\mem_data[24]_i_3_n_0 ),
        .O(\leds_OBUF[6]_inst_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0515001555150015)) 
    \leds_OBUF[6]_inst_i_31 
       (.I0(\mem_data[24]_i_3_n_0 ),
        .I1(ex_regs2_in[2]),
        .I2(\mem_data[31]_i_3_n_0 ),
        .I3(\mem_data[31]_i_9_n_0 ),
        .I4(\leds_OBUF[6]_inst_i_46_n_0 ),
        .I5(ex_ret_addr_in[2]),
        .O(\leds_OBUF[6]_inst_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFB0000000000)) 
    \leds_OBUF[6]_inst_i_32 
       (.I0(\leds_OBUF[6]_inst_i_47_n_0 ),
        .I1(\mem_data[24]_i_3_n_0 ),
        .I2(\mem_data[2]_i_4_n_0 ),
        .I3(ex_regs1_in[2]),
        .I4(\mem_data[31]_i_3_n_0 ),
        .I5(\mem_data[31]_i_4_n_0 ),
        .O(\leds_OBUF[6]_inst_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hFF1D0505FFFFFFFF)) 
    \leds_OBUF[6]_inst_i_45 
       (.I0(ex_regs2_in[2]),
        .I1(\ex/data2 ),
        .I2(ex_regs1_in[2]),
        .I3(\mem_data[0]_i_42_n_0 ),
        .I4(\mem_data[0]_i_43_n_0 ),
        .I5(\mem_data[24]_i_15_n_0 ),
        .O(\leds_OBUF[6]_inst_i_45_n_0 ));
  LUT4 #(
    .INIT(16'hFF1D)) 
    \leds_OBUF[6]_inst_i_46 
       (.I0(\mem_data[2]_i_12_n_0 ),
        .I1(\mem_data[31]_i_16_n_0 ),
        .I2(\mem_data[2]_i_11_n_0 ),
        .I3(\mem_data[31]_i_17_n_0 ),
        .O(\leds_OBUF[6]_inst_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000011F1)) 
    \leds_OBUF[6]_inst_i_47 
       (.I0(\mem_data[0]_i_11_n_0 ),
        .I1(\leds_OBUF[6]_inst_i_48_n_0 ),
        .I2(\mem_data_reg[0]_i_12_n_5 ),
        .I3(ex_alu_funct3_in[0]),
        .I4(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I5(ex_alu_funct3_in[2]),
        .O(\leds_OBUF[6]_inst_i_47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \leds_OBUF[6]_inst_i_48 
       (.I0(\mem_data[2]_i_10_n_0 ),
        .I1(ex_regs2_in[0]),
        .I2(\mem_data[3]_i_15_n_0 ),
        .O(\leds_OBUF[6]_inst_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFACAFAF00000000)) 
    \leds_OBUF[7]_inst_i_100 
       (.I0(\mem_data[1]_i_11_n_0 ),
        .I1(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I2(ex_alu_funct3_in[2]),
        .I3(ex_alu_funct3_in[0]),
        .I4(\mem_data_reg[0]_i_12_n_6 ),
        .I5(\mem_data[24]_i_3_n_0 ),
        .O(\leds_OBUF[7]_inst_i_100_n_0 ));
  LUT6 #(
    .INIT(64'h0515001555150015)) 
    \leds_OBUF[7]_inst_i_101 
       (.I0(\mem_data[24]_i_3_n_0 ),
        .I1(ex_regs2_in[1]),
        .I2(\mem_data[31]_i_3_n_0 ),
        .I3(\mem_data[31]_i_9_n_0 ),
        .I4(\leds_OBUF[7]_inst_i_130_n_0 ),
        .I5(ex_ret_addr_in[1]),
        .O(\leds_OBUF[7]_inst_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFB0000000000)) 
    \leds_OBUF[7]_inst_i_102 
       (.I0(\leds_OBUF[7]_inst_i_131_n_0 ),
        .I1(\mem_data[24]_i_3_n_0 ),
        .I2(\mem_data[1]_i_4_n_0 ),
        .I3(ex_regs1_in[1]),
        .I4(\mem_data[31]_i_3_n_0 ),
        .I5(\mem_data[31]_i_4_n_0 ),
        .O(\leds_OBUF[7]_inst_i_102_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    \leds_OBUF[7]_inst_i_11 
       (.I0(pre_stall_i_6[0]),
        .I1(\ex_alu_opcode_reg[6]_0 [1]),
        .I2(\ex_alu_opcode_reg[6]_0 [0]),
        .I3(\ex_alu_opcode_reg[6]_0 [2]),
        .I4(\ex_alu_opcode_reg[6]_0 [5]),
        .I5(\ex_alu_opcode_reg[6]_0 [3]),
        .O(\id_instr_reg[4] ));
  LUT6 #(
    .INIT(64'h00000000000011F1)) 
    \leds_OBUF[7]_inst_i_115 
       (.I0(\mem_data[0]_i_11_n_0 ),
        .I1(\leds_OBUF[7]_inst_i_132_n_0 ),
        .I2(\mem_data_reg[0]_i_12_n_4 ),
        .I3(ex_alu_funct3_in[0]),
        .I4(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I5(ex_alu_funct3_in[2]),
        .O(\leds_OBUF[7]_inst_i_115_n_0 ));
  LUT6 #(
    .INIT(64'hFF1D0505FFFFFFFF)) 
    \leds_OBUF[7]_inst_i_116 
       (.I0(ex_regs2_in[3]),
        .I1(\ex/data2 ),
        .I2(ex_regs1_in[3]),
        .I3(\mem_data[0]_i_42_n_0 ),
        .I4(\mem_data[0]_i_43_n_0 ),
        .I5(\mem_data[24]_i_15_n_0 ),
        .O(\leds_OBUF[7]_inst_i_116_n_0 ));
  LUT4 #(
    .INIT(16'hFF1D)) 
    \leds_OBUF[7]_inst_i_117 
       (.I0(\mem_data[3]_i_9_n_0 ),
        .I1(\mem_data[31]_i_16_n_0 ),
        .I2(\mem_data[3]_i_8_n_0 ),
        .I3(\mem_data[31]_i_17_n_0 ),
        .O(\leds_OBUF[7]_inst_i_117_n_0 ));
  LUT4 #(
    .INIT(16'hFF1D)) 
    \leds_OBUF[7]_inst_i_130 
       (.I0(\mem_data[1]_i_10_n_0 ),
        .I1(\mem_data[31]_i_16_n_0 ),
        .I2(\mem_data[1]_i_9_n_0 ),
        .I3(\mem_data[31]_i_17_n_0 ),
        .O(\leds_OBUF[7]_inst_i_130_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000011F1)) 
    \leds_OBUF[7]_inst_i_131 
       (.I0(\mem_data[0]_i_11_n_0 ),
        .I1(\leds_OBUF[7]_inst_i_133_n_0 ),
        .I2(\mem_data_reg[0]_i_12_n_6 ),
        .I3(ex_alu_funct3_in[0]),
        .I4(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I5(ex_alu_funct3_in[2]),
        .O(\leds_OBUF[7]_inst_i_131_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \leds_OBUF[7]_inst_i_132 
       (.I0(\mem_data[3]_i_15_n_0 ),
        .I1(ex_regs2_in[0]),
        .I2(\mem_data[4]_i_13_n_0 ),
        .O(\leds_OBUF[7]_inst_i_132_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \leds_OBUF[7]_inst_i_133 
       (.I0(\mem_data[0]_i_10_n_0 ),
        .I1(ex_regs2_in[0]),
        .I2(\mem_data[2]_i_10_n_0 ),
        .O(\leds_OBUF[7]_inst_i_133_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \leds_OBUF[7]_inst_i_70 
       (.I0(reset_global_reg_0[13]),
        .I1(\ex_regs2[30]_i_2 ),
        .O(reset_global_reg_21));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \leds_OBUF[7]_inst_i_71 
       (.I0(reset_global_reg_0[11]),
        .I1(\ex_regs2[30]_i_2 ),
        .O(reset_global_reg_20));
  LUT2 #(
    .INIT(4'hB)) 
    \leds_OBUF[7]_inst_i_74 
       (.I0(ex_regd_en_reg_0),
        .I1(reset_global_reg_0[10]),
        .O(ex_regd_en_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \leds_OBUF[7]_inst_i_8 
       (.I0(\ex_alu_opcode_reg[6]_0 [3]),
        .I1(\ex_alu_opcode_reg[6]_0 [5]),
        .I2(\ex_alu_opcode_reg[6]_0 [2]),
        .I3(\ex_alu_opcode_reg[6]_0 [0]),
        .I4(\ex_alu_opcode_reg[6]_0 [1]),
        .O(\ex_alu_opcode_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAEEEE)) 
    \leds_OBUF[7]_inst_i_81 
       (.I0(ex_regd_en_reg_0),
        .I1(\leds_OBUF[7]_inst_i_93_n_0 ),
        .I2(\mem_data[31]_i_4_n_0 ),
        .I3(\leds_OBUF[7]_inst_i_94_n_0 ),
        .I4(\leds_OBUF[7]_inst_i_95_n_0 ),
        .I5(Q),
        .O(reset_global_reg_17));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFFFE)) 
    \leds_OBUF[7]_inst_i_84 
       (.I0(ex_regd_en_reg_0),
        .I1(\mem_data[31]_i_4_n_0 ),
        .I2(\leds_OBUF[7]_inst_i_100_n_0 ),
        .I3(\leds_OBUF[7]_inst_i_101_n_0 ),
        .I4(\leds_OBUF[7]_inst_i_102_n_0 ),
        .I5(Q),
        .O(reset_global_reg_19));
  LUT6 #(
    .INIT(64'h404040FFFFFFFFFF)) 
    \leds_OBUF[7]_inst_i_93 
       (.I0(\leds_OBUF[7]_inst_i_115_n_0 ),
        .I1(\mem_data[24]_i_3_n_0 ),
        .I2(\mem_data[3]_i_6_n_0 ),
        .I3(ex_regs1_in[3]),
        .I4(\mem_data[31]_i_3_n_0 ),
        .I5(\mem_data[31]_i_4_n_0 ),
        .O(\leds_OBUF[7]_inst_i_93_n_0 ));
  LUT6 #(
    .INIT(64'h5D005D5D00000000)) 
    \leds_OBUF[7]_inst_i_94 
       (.I0(ex_alu_funct3_in[2]),
        .I1(\leds_OBUF[7]_inst_i_116_n_0 ),
        .I2(\mem_data[3]_i_11_n_0 ),
        .I3(\mem_be_n[3]_i_2_n_0 ),
        .I4(\mem_data_reg[0]_i_12_n_4 ),
        .I5(\mem_data[24]_i_3_n_0 ),
        .O(\leds_OBUF[7]_inst_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hFAEAFFEAAAEAFFEA)) 
    \leds_OBUF[7]_inst_i_95 
       (.I0(\mem_data[24]_i_3_n_0 ),
        .I1(ex_regs2_in[3]),
        .I2(\mem_data[31]_i_3_n_0 ),
        .I3(\mem_data[31]_i_9_n_0 ),
        .I4(\leds_OBUF[7]_inst_i_117_n_0 ),
        .I5(ex_ret_addr_in[3]),
        .O(\leds_OBUF[7]_inst_i_95_n_0 ));
  LUT6 #(
    .INIT(64'h5555540055555444)) 
    \mcause[0]_i_1 
       (.I0(Q),
        .I1(ex_mcause_data[0]),
        .I2(\mcause[3]_i_3_n_0 ),
        .I3(\mcause[1]_i_4_n_0 ),
        .I4(\mcause[0]_i_2_n_0 ),
        .I5(\mcause[0]_i_3_n_0 ),
        .O(reset_global_reg_28));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h00080800)) 
    \mcause[0]_i_2 
       (.I0(ex_regs1_in[0]),
        .I1(\mtvec[25]_i_2_n_0 ),
        .I2(\mcause[31]_i_7_n_0 ),
        .I3(ex_alu_funct3_in[1]),
        .I4(ex_alu_funct3_in[0]),
        .O(\mcause[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000D0009090D0D)) 
    \mcause[0]_i_3 
       (.I0(ex_alu_funct3_in[1]),
        .I1(ex_alu_funct3_in[0]),
        .I2(\mcause[1]_i_5_n_0 ),
        .I3(ex_regs1_in[0]),
        .I4(\mcause[31]_i_7_n_0 ),
        .I5(\mcause[31]_i_6_n_0 ),
        .O(\mcause[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4544)) 
    \mcause[10]_i_1 
       (.I0(Q),
        .I1(\mcause[10]_i_2_n_0 ),
        .I2(\mcause[29]_i_3_n_0 ),
        .I3(ex_mcause_data[10]),
        .O(reset_global_reg_60));
  LUT6 #(
    .INIT(64'h88000CC088008800)) 
    \mcause[10]_i_2 
       (.I0(ex_mcause_data[10]),
        .I1(\mtvec[25]_i_2_n_0 ),
        .I2(ex_alu_funct3_in[0]),
        .I3(ex_alu_funct3_in[1]),
        .I4(\mcause[31]_i_7_n_0 ),
        .I5(ex_regs1_in[10]),
        .O(\mcause[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4544)) 
    \mcause[11]_i_1 
       (.I0(Q),
        .I1(\mcause[11]_i_2_n_0 ),
        .I2(\mcause[29]_i_3_n_0 ),
        .I3(ex_mcause_data[11]),
        .O(reset_global_reg_61));
  LUT6 #(
    .INIT(64'h88000CC088008800)) 
    \mcause[11]_i_2 
       (.I0(ex_mcause_data[11]),
        .I1(\mtvec[25]_i_2_n_0 ),
        .I2(ex_alu_funct3_in[0]),
        .I3(ex_alu_funct3_in[1]),
        .I4(\mcause[31]_i_7_n_0 ),
        .I5(ex_regs1_in[11]),
        .O(\mcause[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5140554040405540)) 
    \mcause[12]_i_1 
       (.I0(Q),
        .I1(\mcause[12]_i_2_n_0 ),
        .I2(\mcause[31]_i_4_n_0 ),
        .I3(ex_mcause_data[12]),
        .I4(\mcause[31]_i_5_n_0 ),
        .I5(\mcause[31]_i_6_n_0 ),
        .O(reset_global_reg_85));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mcause[12]_i_2 
       (.I0(ex_regs1_in[12]),
        .I1(\mcause[31]_i_7_n_0 ),
        .O(\mcause[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5140554040405540)) 
    \mcause[13]_i_1 
       (.I0(Q),
        .I1(\mcause[13]_i_2_n_0 ),
        .I2(\mcause[31]_i_4_n_0 ),
        .I3(ex_mcause_data[13]),
        .I4(\mcause[31]_i_5_n_0 ),
        .I5(\mcause[31]_i_6_n_0 ),
        .O(reset_global_reg_86));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mcause[13]_i_2 
       (.I0(ex_regs1_in[13]),
        .I1(\mcause[31]_i_7_n_0 ),
        .O(\mcause[13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4544)) 
    \mcause[14]_i_1 
       (.I0(Q),
        .I1(\mcause[14]_i_2_n_0 ),
        .I2(\mcause[29]_i_3_n_0 ),
        .I3(ex_mcause_data[14]),
        .O(reset_global_reg_62));
  LUT6 #(
    .INIT(64'h88000CC088008800)) 
    \mcause[14]_i_2 
       (.I0(ex_mcause_data[14]),
        .I1(\mtvec[25]_i_2_n_0 ),
        .I2(ex_alu_funct3_in[0]),
        .I3(ex_alu_funct3_in[1]),
        .I4(\mcause[31]_i_7_n_0 ),
        .I5(ex_regs1_in[14]),
        .O(\mcause[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5140554040405540)) 
    \mcause[15]_i_1 
       (.I0(Q),
        .I1(\mcause[15]_i_2_n_0 ),
        .I2(\mcause[31]_i_4_n_0 ),
        .I3(ex_mcause_data[15]),
        .I4(\mcause[29]_i_3_n_0 ),
        .I5(ex_alu_funct3_in[1]),
        .O(reset_global_reg_63));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mcause[15]_i_2 
       (.I0(ex_regs1_in[15]),
        .I1(\mcause[31]_i_7_n_0 ),
        .O(\mcause[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5140554040405540)) 
    \mcause[16]_i_1 
       (.I0(Q),
        .I1(\mcause[16]_i_2_n_0 ),
        .I2(\mcause[31]_i_4_n_0 ),
        .I3(ex_mcause_data[16]),
        .I4(\mcause[31]_i_5_n_0 ),
        .I5(\mcause[31]_i_6_n_0 ),
        .O(reset_global_reg_87));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mcause[16]_i_2 
       (.I0(ex_regs1_in[16]),
        .I1(\mcause[31]_i_7_n_0 ),
        .O(\mcause[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4544)) 
    \mcause[17]_i_1 
       (.I0(Q),
        .I1(\mcause[17]_i_2_n_0 ),
        .I2(\mcause[29]_i_3_n_0 ),
        .I3(ex_mcause_data[17]),
        .O(reset_global_reg_64));
  LUT6 #(
    .INIT(64'h88000CC088008800)) 
    \mcause[17]_i_2 
       (.I0(ex_mcause_data[17]),
        .I1(\mtvec[25]_i_2_n_0 ),
        .I2(ex_alu_funct3_in[0]),
        .I3(ex_alu_funct3_in[1]),
        .I4(\mcause[31]_i_7_n_0 ),
        .I5(ex_regs1_in[17]),
        .O(\mcause[17]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4544)) 
    \mcause[18]_i_1 
       (.I0(Q),
        .I1(\mcause[18]_i_2_n_0 ),
        .I2(\mcause[29]_i_3_n_0 ),
        .I3(ex_mcause_data[18]),
        .O(reset_global_reg_65));
  LUT6 #(
    .INIT(64'h88000CC088008800)) 
    \mcause[18]_i_2 
       (.I0(ex_mcause_data[18]),
        .I1(\mtvec[25]_i_2_n_0 ),
        .I2(ex_alu_funct3_in[0]),
        .I3(ex_alu_funct3_in[1]),
        .I4(\mcause[31]_i_7_n_0 ),
        .I5(ex_regs1_in[18]),
        .O(\mcause[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4544)) 
    \mcause[19]_i_1 
       (.I0(Q),
        .I1(\mcause[19]_i_2_n_0 ),
        .I2(\mcause[29]_i_3_n_0 ),
        .I3(ex_mcause_data[19]),
        .O(reset_global_reg_66));
  LUT6 #(
    .INIT(64'h88000CC088008800)) 
    \mcause[19]_i_2 
       (.I0(ex_mcause_data[19]),
        .I1(\mtvec[25]_i_2_n_0 ),
        .I2(ex_alu_funct3_in[0]),
        .I3(ex_alu_funct3_in[1]),
        .I4(\mcause[31]_i_7_n_0 ),
        .I5(ex_regs1_in[19]),
        .O(\mcause[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555551055505510)) 
    \mcause[1]_i_1 
       (.I0(Q),
        .I1(\mcause[1]_i_2_n_0 ),
        .I2(ex_mcause_data[1]),
        .I3(\mcause[1]_i_3_n_0 ),
        .I4(\mcause[1]_i_4_n_0 ),
        .I5(\mcause[3]_i_3_n_0 ),
        .O(reset_global_reg_31));
  LUT6 #(
    .INIT(64'h00000D0009090D0D)) 
    \mcause[1]_i_2 
       (.I0(ex_alu_funct3_in[1]),
        .I1(ex_alu_funct3_in[0]),
        .I2(\mcause[1]_i_5_n_0 ),
        .I3(ex_regs1_in[1]),
        .I4(\mcause[31]_i_7_n_0 ),
        .I5(\mcause[31]_i_6_n_0 ),
        .O(\mcause[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h00080800)) 
    \mcause[1]_i_3 
       (.I0(ex_regs1_in[1]),
        .I1(\mtvec[25]_i_2_n_0 ),
        .I2(\mcause[31]_i_7_n_0 ),
        .I3(ex_alu_funct3_in[1]),
        .I4(ex_alu_funct3_in[0]),
        .O(\mcause[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \mcause[1]_i_4 
       (.I0(ex_alu_funct3_in[0]),
        .I1(ex_alu_funct3_in[1]),
        .I2(\mcause[3]_i_5_n_0 ),
        .O(\mcause[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFFFFFF)) 
    \mcause[1]_i_5 
       (.I0(\mcause[1]_i_6_n_0 ),
        .I1(\ex_alu_opcode_reg[6]_0 [3]),
        .I2(ex_alu_funct3_in[2]),
        .I3(\ex_alu_opcode_reg[6]_0 [1]),
        .I4(\ex_alu_opcode_reg[6]_0 [5]),
        .I5(\mcause[1]_i_7_n_0 ),
        .O(\mcause[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \mcause[1]_i_6 
       (.I0(\ex_alu_opcode_reg[6]_0 [0]),
        .I1(\ex_alu_opcode_reg[6]_0 [2]),
        .I2(\ex_alu_opcode_reg[6]_0 [4]),
        .O(\mcause[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mcause[1]_i_7 
       (.I0(\ex_alu_opcode_reg[6]_0 [0]),
        .I1(\ex_alu_opcode_reg[6]_0 [2]),
        .O(\mcause[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5140554040405540)) 
    \mcause[20]_i_1 
       (.I0(Q),
        .I1(\mcause[20]_i_2_n_0 ),
        .I2(\mcause[31]_i_4_n_0 ),
        .I3(ex_mcause_data[20]),
        .I4(\mcause[31]_i_5_n_0 ),
        .I5(\mcause[31]_i_6_n_0 ),
        .O(reset_global_reg_88));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mcause[20]_i_2 
       (.I0(ex_regs1_in[20]),
        .I1(\mcause[31]_i_7_n_0 ),
        .O(\mcause[20]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h4544)) 
    \mcause[21]_i_1 
       (.I0(Q),
        .I1(\mcause[21]_i_2_n_0 ),
        .I2(\mcause[29]_i_3_n_0 ),
        .I3(ex_mcause_data[21]),
        .O(reset_global_reg_67));
  LUT6 #(
    .INIT(64'h88000CC088008800)) 
    \mcause[21]_i_2 
       (.I0(ex_mcause_data[21]),
        .I1(\mtvec[25]_i_2_n_0 ),
        .I2(ex_alu_funct3_in[0]),
        .I3(ex_alu_funct3_in[1]),
        .I4(\mcause[31]_i_7_n_0 ),
        .I5(ex_regs1_in[21]),
        .O(\mcause[21]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h4544)) 
    \mcause[22]_i_1 
       (.I0(Q),
        .I1(\mcause[22]_i_2_n_0 ),
        .I2(\mcause[29]_i_3_n_0 ),
        .I3(ex_mcause_data[22]),
        .O(reset_global_reg_68));
  LUT6 #(
    .INIT(64'h88000CC088008800)) 
    \mcause[22]_i_2 
       (.I0(ex_mcause_data[22]),
        .I1(\mtvec[25]_i_2_n_0 ),
        .I2(ex_alu_funct3_in[0]),
        .I3(ex_alu_funct3_in[1]),
        .I4(\mcause[31]_i_7_n_0 ),
        .I5(ex_regs1_in[22]),
        .O(\mcause[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5140554040405540)) 
    \mcause[23]_i_1 
       (.I0(Q),
        .I1(\mcause[23]_i_2_n_0 ),
        .I2(\mcause[31]_i_4_n_0 ),
        .I3(ex_mcause_data[23]),
        .I4(\mcause[31]_i_5_n_0 ),
        .I5(\mcause[31]_i_6_n_0 ),
        .O(reset_global_reg_89));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mcause[23]_i_2 
       (.I0(ex_regs1_in[23]),
        .I1(\mcause[31]_i_7_n_0 ),
        .O(\mcause[23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h4544)) 
    \mcause[24]_i_1 
       (.I0(Q),
        .I1(\mcause[24]_i_2_n_0 ),
        .I2(\mcause[29]_i_3_n_0 ),
        .I3(ex_mcause_data[24]),
        .O(reset_global_reg_69));
  LUT6 #(
    .INIT(64'h88000CC088008800)) 
    \mcause[24]_i_2 
       (.I0(ex_mcause_data[24]),
        .I1(\mtvec[25]_i_2_n_0 ),
        .I2(ex_alu_funct3_in[0]),
        .I3(ex_alu_funct3_in[1]),
        .I4(\mcause[31]_i_7_n_0 ),
        .I5(ex_regs1_in[24]),
        .O(\mcause[24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'h4544)) 
    \mcause[25]_i_1 
       (.I0(Q),
        .I1(\mcause[25]_i_2_n_0 ),
        .I2(\mcause[29]_i_3_n_0 ),
        .I3(ex_mcause_data[25]),
        .O(reset_global_reg_70));
  LUT6 #(
    .INIT(64'h88000CC088008800)) 
    \mcause[25]_i_2 
       (.I0(ex_mcause_data[25]),
        .I1(\mtvec[25]_i_2_n_0 ),
        .I2(ex_alu_funct3_in[0]),
        .I3(ex_alu_funct3_in[1]),
        .I4(\mcause[31]_i_7_n_0 ),
        .I5(ex_regs1_in[25]),
        .O(\mcause[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5140554040405540)) 
    \mcause[26]_i_1 
       (.I0(Q),
        .I1(\mcause[26]_i_2_n_0 ),
        .I2(\mcause[31]_i_4_n_0 ),
        .I3(ex_mcause_data[26]),
        .I4(\mcause[31]_i_5_n_0 ),
        .I5(\mcause[31]_i_6_n_0 ),
        .O(reset_global_reg_90));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mcause[26]_i_2 
       (.I0(ex_regs1_in[26]),
        .I1(\mcause[31]_i_7_n_0 ),
        .O(\mcause[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5140554040405540)) 
    \mcause[27]_i_1 
       (.I0(Q),
        .I1(\mcause[27]_i_2_n_0 ),
        .I2(\mcause[31]_i_4_n_0 ),
        .I3(ex_mcause_data[27]),
        .I4(\mcause[31]_i_5_n_0 ),
        .I5(\mcause[31]_i_6_n_0 ),
        .O(reset_global_reg_91));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mcause[27]_i_2 
       (.I0(ex_regs1_in[27]),
        .I1(\mcause[31]_i_7_n_0 ),
        .O(\mcause[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4544)) 
    \mcause[28]_i_1 
       (.I0(Q),
        .I1(\mcause[28]_i_2_n_0 ),
        .I2(\mcause[29]_i_3_n_0 ),
        .I3(ex_mcause_data[28]),
        .O(reset_global_reg_71));
  LUT6 #(
    .INIT(64'h88000CC088008800)) 
    \mcause[28]_i_2 
       (.I0(ex_mcause_data[28]),
        .I1(\mtvec[25]_i_2_n_0 ),
        .I2(ex_alu_funct3_in[0]),
        .I3(ex_alu_funct3_in[1]),
        .I4(\mcause[31]_i_7_n_0 ),
        .I5(ex_regs1_in[28]),
        .O(\mcause[28]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4544)) 
    \mcause[29]_i_1 
       (.I0(Q),
        .I1(\mcause[29]_i_2_n_0 ),
        .I2(\mcause[29]_i_3_n_0 ),
        .I3(ex_mcause_data[29]),
        .O(reset_global_reg_57));
  LUT6 #(
    .INIT(64'h88000CC088008800)) 
    \mcause[29]_i_2 
       (.I0(ex_mcause_data[29]),
        .I1(\mtvec[25]_i_2_n_0 ),
        .I2(ex_alu_funct3_in[0]),
        .I3(ex_alu_funct3_in[1]),
        .I4(\mcause[31]_i_7_n_0 ),
        .I5(ex_regs1_in[29]),
        .O(\mcause[29]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h88088888)) 
    \mcause[29]_i_3 
       (.I0(\mcause[31]_i_8_n_0 ),
        .I1(\mtvec[25]_i_2_n_0 ),
        .I2(\mcause[31]_i_7_n_0 ),
        .I3(ex_alu_funct3_in[1]),
        .I4(ex_alu_funct3_in[0]),
        .O(\mcause[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5140554040405540)) 
    \mcause[2]_i_1 
       (.I0(Q),
        .I1(\mcause[2]_i_2_n_0 ),
        .I2(\mcause[31]_i_4_n_0 ),
        .I3(ex_mcause_data[2]),
        .I4(\mcause[31]_i_5_n_0 ),
        .I5(\mcause[31]_i_6_n_0 ),
        .O(reset_global_reg_80));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mcause[2]_i_2 
       (.I0(ex_regs1_in[2]),
        .I1(\mcause[31]_i_7_n_0 ),
        .O(\mcause[2]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mcause[30]_i_1 
       (.I0(\mcause[30]_i_2_n_0 ),
        .O(\ex_mcause_data_reg[30]_0 ));
  LUT6 #(
    .INIT(64'h4F004FCF4F4F4F4F)) 
    \mcause[30]_i_2 
       (.I0(\mcause[31]_i_6_n_0 ),
        .I1(\mcause[31]_i_5_n_0 ),
        .I2(ex_mcause_data[30]),
        .I3(\mcause[31]_i_7_n_0 ),
        .I4(\mcause[31]_i_4_n_0 ),
        .I5(ex_regs1_in[30]),
        .O(\mcause[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mcause[31]_i_1 
       (.I0(ex_mcause_we),
        .I1(Q),
        .O(mcause_we));
  LUT6 #(
    .INIT(64'h5140554040405540)) 
    \mcause[31]_i_2 
       (.I0(Q),
        .I1(\mcause[31]_i_3_n_0 ),
        .I2(\mcause[31]_i_4_n_0 ),
        .I3(ex_mcause_data[31]),
        .I4(\mcause[31]_i_5_n_0 ),
        .I5(\mcause[31]_i_6_n_0 ),
        .O(reset_global_reg_92));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mcause[31]_i_3 
       (.I0(ex_regs1_in[31]),
        .I1(\mcause[31]_i_7_n_0 ),
        .O(\mcause[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \mcause[31]_i_4 
       (.I0(\mtvec[25]_i_2_n_0 ),
        .I1(ex_alu_funct3_in[0]),
        .I2(ex_alu_funct3_in[1]),
        .O(\mcause[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h80088088)) 
    \mcause[31]_i_5 
       (.I0(\mcause[31]_i_8_n_0 ),
        .I1(\mtvec[25]_i_2_n_0 ),
        .I2(ex_alu_funct3_in[0]),
        .I3(ex_alu_funct3_in[1]),
        .I4(\mcause[31]_i_7_n_0 ),
        .O(\mcause[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mcause[31]_i_6 
       (.I0(ex_alu_funct3_in[1]),
        .I1(ex_alu_funct3_in[0]),
        .O(\mcause[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFBFBFBFFFBFFF)) 
    \mcause[31]_i_7 
       (.I0(\mstatus[31]_i_10_n_0 ),
        .I1(ex_alu_funct_csr_in[6]),
        .I2(\mcause[31]_i_9_n_0 ),
        .I3(ex_alu_funct_csr_in[4]),
        .I4(ex_alu_funct_csr_in[3]),
        .I5(ex_alu_funct_csr_in[1]),
        .O(\mcause[31]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \mcause[31]_i_8 
       (.I0(\mcause[1]_i_4_n_0 ),
        .I1(\mepc[31]_i_4_n_0 ),
        .I2(ex_alu_funct_csr_in[0]),
        .O(\mcause[31]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \mcause[31]_i_9 
       (.I0(ex_alu_funct_csr_in[0]),
        .I1(ex_alu_funct_csr_in[2]),
        .O(\mcause[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000320232323232)) 
    \mcause[3]_i_1 
       (.I0(ex_mcause_data[3]),
        .I1(Q),
        .I2(\mtvec[25]_i_2_n_0 ),
        .I3(\mcause[3]_i_2_n_0 ),
        .I4(\mcause[3]_i_3_n_0 ),
        .I5(\mcause[3]_i_4_n_0 ),
        .O(mcause_wdata));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h1110)) 
    \mcause[3]_i_2 
       (.I0(ex_alu_funct3_in[0]),
        .I1(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I2(\mcause[3]_i_5_n_0 ),
        .I3(ex_mcause_data[3]),
        .O(\mcause[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mcause[3]_i_3 
       (.I0(\mtvec[25]_i_2_n_0 ),
        .I1(\mepc[31]_i_4_n_0 ),
        .I2(ex_alu_funct_csr_in[0]),
        .O(\mcause[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h57C3575F)) 
    \mcause[3]_i_4 
       (.I0(ex_mcause_data[3]),
        .I1(ex_alu_funct3_in[0]),
        .I2(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I3(\mcause[31]_i_7_n_0 ),
        .I4(ex_regs1_in[3]),
        .O(\mcause[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \mcause[3]_i_5 
       (.I0(\mepc[31]_i_5_n_0 ),
        .I1(ex_alu_funct_csr_in[1]),
        .I2(ex_alu_funct_csr_in[3]),
        .I3(\mcause[31]_i_9_n_0 ),
        .I4(ex_alu_funct_csr_in[4]),
        .I5(ex_alu_funct_csr_in[5]),
        .O(\mcause[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h4544)) 
    \mcause[4]_i_1 
       (.I0(Q),
        .I1(\mcause[4]_i_2_n_0 ),
        .I2(\mcause[29]_i_3_n_0 ),
        .I3(ex_mcause_data[4]),
        .O(reset_global_reg_58));
  LUT6 #(
    .INIT(64'hCC4C004000800080)) 
    \mcause[4]_i_2 
       (.I0(ex_alu_funct3_in[0]),
        .I1(\mtvec[25]_i_2_n_0 ),
        .I2(ex_regs1_in[4]),
        .I3(\mcause[31]_i_7_n_0 ),
        .I4(ex_mcause_data[4]),
        .I5(ex_alu_funct3_in[1]),
        .O(\mcause[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5140554040405540)) 
    \mcause[5]_i_1 
       (.I0(Q),
        .I1(\mcause[5]_i_2_n_0 ),
        .I2(\mcause[31]_i_4_n_0 ),
        .I3(ex_mcause_data[5]),
        .I4(\mcause[31]_i_5_n_0 ),
        .I5(\mcause[31]_i_6_n_0 ),
        .O(reset_global_reg_81));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mcause[5]_i_2 
       (.I0(ex_regs1_in[5]),
        .I1(\mcause[31]_i_7_n_0 ),
        .O(\mcause[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4544)) 
    \mcause[6]_i_1 
       (.I0(Q),
        .I1(\mcause[6]_i_2_n_0 ),
        .I2(\mcause[29]_i_3_n_0 ),
        .I3(ex_mcause_data[6]),
        .O(reset_global_reg_59));
  LUT6 #(
    .INIT(64'h88000CC088008800)) 
    \mcause[6]_i_2 
       (.I0(ex_mcause_data[6]),
        .I1(\mtvec[25]_i_2_n_0 ),
        .I2(ex_alu_funct3_in[0]),
        .I3(ex_alu_funct3_in[1]),
        .I4(\mcause[31]_i_7_n_0 ),
        .I5(ex_regs1_in[6]),
        .O(\mcause[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5140554040405540)) 
    \mcause[7]_i_1 
       (.I0(Q),
        .I1(\mcause[7]_i_2_n_0 ),
        .I2(\mcause[31]_i_4_n_0 ),
        .I3(ex_mcause_data[7]),
        .I4(\mcause[31]_i_5_n_0 ),
        .I5(\mcause[31]_i_6_n_0 ),
        .O(reset_global_reg_82));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mcause[7]_i_2 
       (.I0(ex_regs1_in[7]),
        .I1(\mcause[31]_i_7_n_0 ),
        .O(\mcause[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5140554040405540)) 
    \mcause[8]_i_1 
       (.I0(Q),
        .I1(\mcause[8]_i_2_n_0 ),
        .I2(\mcause[31]_i_4_n_0 ),
        .I3(ex_mcause_data[8]),
        .I4(\mcause[31]_i_5_n_0 ),
        .I5(\mcause[31]_i_6_n_0 ),
        .O(reset_global_reg_83));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mcause[8]_i_2 
       (.I0(ex_regs1_in[8]),
        .I1(\mcause[31]_i_7_n_0 ),
        .O(\mcause[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5140554040405540)) 
    \mcause[9]_i_1 
       (.I0(Q),
        .I1(\mcause[9]_i_2_n_0 ),
        .I2(\mcause[31]_i_4_n_0 ),
        .I3(ex_mcause_data[9]),
        .I4(\mcause[31]_i_5_n_0 ),
        .I5(\mcause[31]_i_6_n_0 ),
        .O(reset_global_reg_84));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mcause[9]_i_2 
       (.I0(ex_regs1_in[9]),
        .I1(\mcause[31]_i_7_n_0 ),
        .O(\mcause[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr[0]_i_1 
       (.I0(\ex/data0 [0]),
        .I1(stallreq_ex),
        .O(\ex_regs1_reg[30]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr[10]_i_1 
       (.I0(\ex/data0 [10]),
        .I1(stallreq_ex),
        .O(\ex_regs1_reg[30]_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr[11]_i_1 
       (.I0(\ex/data0 [11]),
        .I1(stallreq_ex),
        .O(\ex_regs1_reg[30]_1 [11]));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_addr[11]_i_3 
       (.I0(ex_regs1_in[11]),
        .I1(ex_mem_addr_in[28]),
        .O(\mem_addr[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_addr[11]_i_4 
       (.I0(ex_regs1_in[10]),
        .I1(ex_mem_addr_in[10]),
        .O(\mem_addr[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_addr[11]_i_5 
       (.I0(ex_regs1_in[9]),
        .I1(ex_mem_addr_in[9]),
        .O(\mem_addr[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_addr[11]_i_6 
       (.I0(ex_regs1_in[8]),
        .I1(ex_mem_addr_in[8]),
        .O(\mem_addr[11]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr[12]_i_1 
       (.I0(\ex/data0 [12]),
        .I1(stallreq_ex),
        .O(\ex_regs1_reg[30]_1 [12]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr[13]_i_1 
       (.I0(\ex/data0 [13]),
        .I1(stallreq_ex),
        .O(\ex_regs1_reg[30]_1 [13]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr[14]_i_1 
       (.I0(\ex/data0 [14]),
        .I1(stallreq_ex),
        .O(\ex_regs1_reg[30]_1 [14]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr[15]_i_1 
       (.I0(\ex/data0 [15]),
        .I1(stallreq_ex),
        .O(\ex_regs1_reg[30]_1 [15]));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_addr[15]_i_3 
       (.I0(ex_regs1_in[15]),
        .I1(ex_mem_addr_in[28]),
        .O(\mem_addr[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_addr[15]_i_4 
       (.I0(ex_regs1_in[14]),
        .I1(ex_mem_addr_in[28]),
        .O(\mem_addr[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_addr[15]_i_5 
       (.I0(ex_regs1_in[13]),
        .I1(ex_mem_addr_in[28]),
        .O(\mem_addr[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_addr[15]_i_6 
       (.I0(ex_regs1_in[12]),
        .I1(ex_mem_addr_in[28]),
        .O(\mem_addr[15]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr[16]_i_1 
       (.I0(\ex/data0 [16]),
        .I1(stallreq_ex),
        .O(\ex_regs1_reg[30]_1 [16]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr[17]_i_1 
       (.I0(\ex/data0 [17]),
        .I1(stallreq_ex),
        .O(\ex_regs1_reg[30]_1 [17]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr[18]_i_1 
       (.I0(\ex/data0 [18]),
        .I1(stallreq_ex),
        .O(\ex_regs1_reg[30]_1 [18]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr[19]_i_1 
       (.I0(\ex/data0 [19]),
        .I1(stallreq_ex),
        .O(\ex_regs1_reg[30]_1 [19]));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_addr[19]_i_3 
       (.I0(ex_regs1_in[19]),
        .I1(ex_mem_addr_in[28]),
        .O(\mem_addr[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_addr[19]_i_4 
       (.I0(ex_regs1_in[18]),
        .I1(ex_mem_addr_in[28]),
        .O(\mem_addr[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_addr[19]_i_5 
       (.I0(ex_regs1_in[17]),
        .I1(ex_mem_addr_in[28]),
        .O(\mem_addr[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_addr[19]_i_6 
       (.I0(ex_regs1_in[16]),
        .I1(ex_mem_addr_in[28]),
        .O(\mem_addr[19]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr[1]_i_1 
       (.I0(\ex/data0 [1]),
        .I1(stallreq_ex),
        .O(\ex_regs1_reg[30]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr[20]_i_1 
       (.I0(\ex/data0 [20]),
        .I1(stallreq_ex),
        .O(\ex_regs1_reg[30]_1 [20]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr[21]_i_1 
       (.I0(\ex/data0 [21]),
        .I1(stallreq_ex),
        .O(\ex_regs1_reg[30]_1 [21]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr[22]_i_1 
       (.I0(\ex/data0 [22]),
        .I1(stallreq_ex),
        .O(\ex_regs1_reg[30]_1 [22]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr[23]_i_1 
       (.I0(\ex/data0 [23]),
        .I1(stallreq_ex),
        .O(\ex_regs1_reg[30]_1 [23]));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_addr[23]_i_3 
       (.I0(ex_regs1_in[23]),
        .I1(ex_mem_addr_in[28]),
        .O(\mem_addr[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_addr[23]_i_4 
       (.I0(ex_regs1_in[22]),
        .I1(ex_mem_addr_in[28]),
        .O(\mem_addr[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_addr[23]_i_5 
       (.I0(ex_regs1_in[21]),
        .I1(ex_mem_addr_in[28]),
        .O(\mem_addr[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_addr[23]_i_6 
       (.I0(ex_regs1_in[20]),
        .I1(ex_mem_addr_in[28]),
        .O(\mem_addr[23]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr[24]_i_1 
       (.I0(\ex/data0 [24]),
        .I1(stallreq_ex),
        .O(\ex_regs1_reg[30]_1 [24]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr[25]_i_1 
       (.I0(\ex/data0 [25]),
        .I1(stallreq_ex),
        .O(\ex_regs1_reg[30]_1 [25]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr[26]_i_1 
       (.I0(\ex/data0 [26]),
        .I1(stallreq_ex),
        .O(\ex_regs1_reg[30]_1 [26]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr[27]_i_1 
       (.I0(\ex/data0 [27]),
        .I1(stallreq_ex),
        .O(\ex_regs1_reg[30]_1 [27]));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_addr[27]_i_3 
       (.I0(ex_regs1_in[27]),
        .I1(ex_mem_addr_in[28]),
        .O(\mem_addr[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_addr[27]_i_4 
       (.I0(ex_regs1_in[26]),
        .I1(ex_mem_addr_in[28]),
        .O(\mem_addr[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_addr[27]_i_5 
       (.I0(ex_regs1_in[25]),
        .I1(ex_mem_addr_in[28]),
        .O(\mem_addr[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_addr[27]_i_6 
       (.I0(ex_regs1_in[24]),
        .I1(ex_mem_addr_in[28]),
        .O(\mem_addr[27]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr[28]_i_1 
       (.I0(\ex/data0 [28]),
        .I1(stallreq_ex),
        .O(\ex_regs1_reg[30]_1 [28]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr[29]_i_1 
       (.I0(\ex/data0 [29]),
        .I1(stallreq_ex),
        .O(\ex_regs1_reg[30]_1 [29]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr[2]_i_1 
       (.I0(\ex/data0 [2]),
        .I1(stallreq_ex),
        .O(\ex_regs1_reg[30]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr[30]_i_1 
       (.I0(\ex/data0 [30]),
        .I1(stallreq_ex),
        .O(\ex_regs1_reg[30]_1 [30]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr[31]_i_1 
       (.I0(\ex/data0 [31]),
        .I1(stallreq_ex),
        .O(\ex_regs1_reg[30]_1 [31]));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_addr[31]_i_3 
       (.I0(ex_mem_addr_in[28]),
        .I1(ex_regs1_in[31]),
        .O(\mem_addr[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_addr[31]_i_4 
       (.I0(ex_regs1_in[30]),
        .I1(ex_mem_addr_in[28]),
        .O(\mem_addr[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_addr[31]_i_5 
       (.I0(ex_regs1_in[29]),
        .I1(ex_mem_addr_in[28]),
        .O(\mem_addr[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_addr[31]_i_6 
       (.I0(ex_regs1_in[28]),
        .I1(ex_mem_addr_in[28]),
        .O(\mem_addr[31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr[3]_i_1 
       (.I0(\ex/data0 [3]),
        .I1(stallreq_ex),
        .O(\ex_regs1_reg[30]_1 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_addr[3]_i_3 
       (.I0(ex_regs1_in[3]),
        .I1(ex_mem_addr_in[3]),
        .O(\mem_addr[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_addr[3]_i_4 
       (.I0(ex_regs1_in[2]),
        .I1(ex_mem_addr_in[2]),
        .O(\mem_addr[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_addr[3]_i_5 
       (.I0(ex_regs1_in[1]),
        .I1(ex_mem_addr_in[1]),
        .O(\mem_addr[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_addr[3]_i_6 
       (.I0(ex_regs1_in[0]),
        .I1(ex_mem_addr_in[0]),
        .O(\mem_addr[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr[4]_i_1 
       (.I0(\ex/data0 [4]),
        .I1(stallreq_ex),
        .O(\ex_regs1_reg[30]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr[5]_i_1 
       (.I0(\ex/data0 [5]),
        .I1(stallreq_ex),
        .O(\ex_regs1_reg[30]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr[6]_i_1 
       (.I0(\ex/data0 [6]),
        .I1(stallreq_ex),
        .O(\ex_regs1_reg[30]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr[7]_i_1 
       (.I0(\ex/data0 [7]),
        .I1(stallreq_ex),
        .O(\ex_regs1_reg[30]_1 [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_addr[7]_i_3 
       (.I0(ex_regs1_in[7]),
        .I1(ex_mem_addr_in[7]),
        .O(\mem_addr[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_addr[7]_i_4 
       (.I0(ex_regs1_in[6]),
        .I1(ex_mem_addr_in[6]),
        .O(\mem_addr[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_addr[7]_i_5 
       (.I0(ex_regs1_in[5]),
        .I1(ex_mem_addr_in[5]),
        .O(\mem_addr[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_addr[7]_i_6 
       (.I0(ex_regs1_in[4]),
        .I1(ex_mem_addr_in[4]),
        .O(\mem_addr[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr[8]_i_1 
       (.I0(\ex/data0 [8]),
        .I1(stallreq_ex),
        .O(\ex_regs1_reg[30]_1 [8]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr[9]_i_1 
       (.I0(\ex/data0 [9]),
        .I1(stallreq_ex),
        .O(\ex_regs1_reg[30]_1 [9]));
  CARRY4 \mem_addr_reg[11]_i_2 
       (.CI(\mem_addr_reg[7]_i_2_n_0 ),
        .CO({\mem_addr_reg[11]_i_2_n_0 ,\mem_addr_reg[11]_i_2_n_1 ,\mem_addr_reg[11]_i_2_n_2 ,\mem_addr_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(ex_regs1_in[11:8]),
        .O(\ex/data0 [11:8]),
        .S({\mem_addr[11]_i_3_n_0 ,\mem_addr[11]_i_4_n_0 ,\mem_addr[11]_i_5_n_0 ,\mem_addr[11]_i_6_n_0 }));
  CARRY4 \mem_addr_reg[15]_i_2 
       (.CI(\mem_addr_reg[11]_i_2_n_0 ),
        .CO({\mem_addr_reg[15]_i_2_n_0 ,\mem_addr_reg[15]_i_2_n_1 ,\mem_addr_reg[15]_i_2_n_2 ,\mem_addr_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(ex_regs1_in[15:12]),
        .O(\ex/data0 [15:12]),
        .S({\mem_addr[15]_i_3_n_0 ,\mem_addr[15]_i_4_n_0 ,\mem_addr[15]_i_5_n_0 ,\mem_addr[15]_i_6_n_0 }));
  CARRY4 \mem_addr_reg[19]_i_2 
       (.CI(\mem_addr_reg[15]_i_2_n_0 ),
        .CO({\mem_addr_reg[19]_i_2_n_0 ,\mem_addr_reg[19]_i_2_n_1 ,\mem_addr_reg[19]_i_2_n_2 ,\mem_addr_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(ex_regs1_in[19:16]),
        .O(\ex/data0 [19:16]),
        .S({\mem_addr[19]_i_3_n_0 ,\mem_addr[19]_i_4_n_0 ,\mem_addr[19]_i_5_n_0 ,\mem_addr[19]_i_6_n_0 }));
  CARRY4 \mem_addr_reg[23]_i_2 
       (.CI(\mem_addr_reg[19]_i_2_n_0 ),
        .CO({\mem_addr_reg[23]_i_2_n_0 ,\mem_addr_reg[23]_i_2_n_1 ,\mem_addr_reg[23]_i_2_n_2 ,\mem_addr_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(ex_regs1_in[23:20]),
        .O(\ex/data0 [23:20]),
        .S({\mem_addr[23]_i_3_n_0 ,\mem_addr[23]_i_4_n_0 ,\mem_addr[23]_i_5_n_0 ,\mem_addr[23]_i_6_n_0 }));
  CARRY4 \mem_addr_reg[27]_i_2 
       (.CI(\mem_addr_reg[23]_i_2_n_0 ),
        .CO({\mem_addr_reg[27]_i_2_n_0 ,\mem_addr_reg[27]_i_2_n_1 ,\mem_addr_reg[27]_i_2_n_2 ,\mem_addr_reg[27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(ex_regs1_in[27:24]),
        .O(\ex/data0 [27:24]),
        .S({\mem_addr[27]_i_3_n_0 ,\mem_addr[27]_i_4_n_0 ,\mem_addr[27]_i_5_n_0 ,\mem_addr[27]_i_6_n_0 }));
  CARRY4 \mem_addr_reg[31]_i_2 
       (.CI(\mem_addr_reg[27]_i_2_n_0 ),
        .CO({\NLW_mem_addr_reg[31]_i_2_CO_UNCONNECTED [3],\mem_addr_reg[31]_i_2_n_1 ,\mem_addr_reg[31]_i_2_n_2 ,\mem_addr_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,ex_regs1_in[30:28]}),
        .O(\ex/data0 [31:28]),
        .S({\mem_addr[31]_i_3_n_0 ,\mem_addr[31]_i_4_n_0 ,\mem_addr[31]_i_5_n_0 ,\mem_addr[31]_i_6_n_0 }));
  CARRY4 \mem_addr_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\mem_addr_reg[3]_i_2_n_0 ,\mem_addr_reg[3]_i_2_n_1 ,\mem_addr_reg[3]_i_2_n_2 ,\mem_addr_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(ex_regs1_in[3:0]),
        .O(\ex/data0 [3:0]),
        .S({\mem_addr[3]_i_3_n_0 ,\mem_addr[3]_i_4_n_0 ,\mem_addr[3]_i_5_n_0 ,\mem_addr[3]_i_6_n_0 }));
  CARRY4 \mem_addr_reg[7]_i_2 
       (.CI(\mem_addr_reg[3]_i_2_n_0 ),
        .CO({\mem_addr_reg[7]_i_2_n_0 ,\mem_addr_reg[7]_i_2_n_1 ,\mem_addr_reg[7]_i_2_n_2 ,\mem_addr_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(ex_regs1_in[7:4]),
        .O(\ex/data0 [7:4]),
        .S({\mem_addr[7]_i_3_n_0 ,\mem_addr[7]_i_4_n_0 ,\mem_addr[7]_i_5_n_0 ,\mem_addr[7]_i_6_n_0 }));
  LUT6 #(
    .INIT(64'h4004444444440440)) 
    \mem_be_n[0]_i_1 
       (.I0(\mem_be_n[3]_i_2_n_0 ),
        .I1(stallreq_ex),
        .I2(ex_mem_addr_in[1]),
        .I3(ex_regs1_in[1]),
        .I4(ex_mem_addr_in[0]),
        .I5(ex_regs1_in[0]),
        .O(\ex_regs1_reg[0]_1 [0]));
  LUT6 #(
    .INIT(64'h4444044004404444)) 
    \mem_be_n[1]_i_1 
       (.I0(\mem_be_n[3]_i_2_n_0 ),
        .I1(stallreq_ex),
        .I2(ex_mem_addr_in[1]),
        .I3(ex_regs1_in[1]),
        .I4(ex_mem_addr_in[0]),
        .I5(ex_regs1_in[0]),
        .O(\ex_regs1_reg[0]_1 [1]));
  LUT6 #(
    .INIT(64'h0444444044400444)) 
    \mem_be_n[2]_i_1 
       (.I0(\mem_be_n[3]_i_2_n_0 ),
        .I1(stallreq_ex),
        .I2(ex_regs1_in[0]),
        .I3(ex_mem_addr_in[0]),
        .I4(ex_mem_addr_in[1]),
        .I5(ex_regs1_in[1]),
        .O(\ex_regs1_reg[0]_1 [2]));
  LUT6 #(
    .INIT(64'h4444400440044444)) 
    \mem_be_n[3]_i_1 
       (.I0(\mem_be_n[3]_i_2_n_0 ),
        .I1(stallreq_ex),
        .I2(ex_regs1_in[0]),
        .I3(ex_mem_addr_in[0]),
        .I4(ex_mem_addr_in[1]),
        .I5(ex_regs1_in[1]),
        .O(\ex_regs1_reg[0]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mem_be_n[3]_i_2 
       (.I0(ex_alu_funct3_in[0]),
        .I1(ex_alu_funct3_in[2]),
        .I2(ex_alu_funct3_in[1]),
        .O(\mem_be_n[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FDFFFD55)) 
    \mem_data[0]_i_1 
       (.I0(\mem_data[31]_i_4_n_0 ),
        .I1(\mem_data[0]_i_2_n_0 ),
        .I2(\mem_data[0]_i_3_n_0 ),
        .I3(\mem_data[24]_i_3_n_0 ),
        .I4(ex_regs1_in[0]),
        .I5(\mem_data[0]_i_4_n_0 ),
        .O(reset_global_reg_0[0]));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \mem_data[0]_i_10 
       (.I0(ex_regs2_in[1]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs1_in[0]),
        .I3(ex_regs2_in[4]),
        .I4(ex_regs2_in[2]),
        .O(\mem_data[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFF0D)) 
    \mem_data[0]_i_11 
       (.I0(ex_alu_funct3_in[0]),
        .I1(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I2(ex_alu_funct3_in[2]),
        .I3(\mem_data[30]_i_9_n_0 ),
        .O(\mem_data[0]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \mem_data[0]_i_13 
       (.I0(ex_alu_funct3_in[2]),
        .I1(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I2(ex_alu_funct3_in[0]),
        .O(\mem_data[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h1515151515150015)) 
    \mem_data[0]_i_14 
       (.I0(ex_alu_funct3_in[2]),
        .I1(\ex/data2 ),
        .I2(\mcause[31]_i_6_n_0 ),
        .I3(\mem_data_reg[0]_i_12_n_7 ),
        .I4(ex_alu_funct3_in[0]),
        .I5(ex_alu_funct3_in[1]),
        .O(\mem_data[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0222222200000000)) 
    \mem_data[0]_i_15 
       (.I0(\mem_data[0]_i_29_n_0 ),
        .I1(\mem_data[0]_i_30_n_0 ),
        .I2(ex_regs2_in[0]),
        .I3(ex_regs1_in[0]),
        .I4(\mcause[31]_i_6_n_0 ),
        .I5(ex_alu_funct3_in[2]),
        .O(\mem_data[0]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h202FAFAF)) 
    \mem_data[0]_i_16 
       (.I0(\mem_data[0]_i_31_n_0 ),
        .I1(ex_ret_addr_in[0]),
        .I2(\mem_data[31]_i_9_n_0 ),
        .I3(ex_regs2_in[0]),
        .I4(\mem_data[31]_i_3_n_0 ),
        .O(\mem_data[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_data[0]_i_17 
       (.I0(ex_regs1_in[31]),
        .I1(ex_regs1_in[15]),
        .I2(ex_regs2_in[3]),
        .I3(ex_regs1_in[23]),
        .I4(ex_regs2_in[4]),
        .I5(ex_regs1_in[7]),
        .O(\mem_data[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_data[0]_i_18 
       (.I0(ex_regs1_in[27]),
        .I1(ex_regs1_in[11]),
        .I2(ex_regs2_in[3]),
        .I3(ex_regs1_in[19]),
        .I4(ex_regs2_in[4]),
        .I5(ex_regs1_in[3]),
        .O(\mem_data[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_data[0]_i_19 
       (.I0(ex_regs1_in[29]),
        .I1(ex_regs1_in[13]),
        .I2(ex_regs2_in[3]),
        .I3(ex_regs1_in[21]),
        .I4(ex_regs2_in[4]),
        .I5(ex_regs1_in[5]),
        .O(\mem_data[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h000000A2AAAAAAAA)) 
    \mem_data[0]_i_2 
       (.I0(ex_alu_funct3_in[2]),
        .I1(ex_regs2_in[0]),
        .I2(\mem_data[0]_i_5_n_0 ),
        .I3(\mem_data[0]_i_6_n_0 ),
        .I4(\mem_data[0]_i_7_n_0 ),
        .I5(\mem_data[0]_i_8_n_0 ),
        .O(\mem_data[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_data[0]_i_20 
       (.I0(ex_regs1_in[25]),
        .I1(ex_regs1_in[9]),
        .I2(ex_regs2_in[3]),
        .I3(ex_regs1_in[17]),
        .I4(ex_regs2_in[4]),
        .I5(ex_regs1_in[1]),
        .O(\mem_data[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_data[0]_i_21 
       (.I0(ex_regs1_in[24]),
        .I1(ex_regs1_in[8]),
        .I2(ex_regs2_in[3]),
        .I3(ex_regs1_in[16]),
        .I4(ex_regs2_in[4]),
        .I5(ex_regs1_in[0]),
        .O(\mem_data[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_data[0]_i_22 
       (.I0(ex_regs1_in[28]),
        .I1(ex_regs1_in[12]),
        .I2(ex_regs2_in[3]),
        .I3(ex_regs1_in[20]),
        .I4(ex_regs2_in[4]),
        .I5(ex_regs1_in[4]),
        .O(\mem_data[0]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data[0]_i_23 
       (.I0(\mem_data[6]_i_16_n_0 ),
        .I1(ex_regs2_in[2]),
        .I2(\mem_data[0]_i_32_n_0 ),
        .O(\mem_data[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_data[0]_i_24 
       (.I0(ex_regs1_in[3]),
        .I1(ex_regs2_in[3]),
        .O(\mem_data[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_data[0]_i_25 
       (.I0(ex_regs1_in[2]),
        .I1(ex_regs2_in[2]),
        .O(\mem_data[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_data[0]_i_26 
       (.I0(ex_regs1_in[1]),
        .I1(ex_regs2_in[1]),
        .O(\mem_data[0]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_data[0]_i_27 
       (.I0(ex_regs1_in[0]),
        .I1(ex_regs2_in[0]),
        .O(\mem_data[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFF1D0505FFFFFFFF)) 
    \mem_data[0]_i_29 
       (.I0(ex_regs2_in[0]),
        .I1(\ex/data2 ),
        .I2(ex_regs1_in[0]),
        .I3(\mem_data[0]_i_42_n_0 ),
        .I4(\mem_data[0]_i_43_n_0 ),
        .I5(\mem_data[24]_i_15_n_0 ),
        .O(\mem_data[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA000200020002)) 
    \mem_data[0]_i_3 
       (.I0(\mem_data[0]_i_9_n_0 ),
        .I1(\mem_data[0]_i_10_n_0 ),
        .I2(ex_regs2_in[0]),
        .I3(\mem_data[0]_i_11_n_0 ),
        .I4(\mem_data_reg[0]_i_12_n_7 ),
        .I5(\mem_data[0]_i_13_n_0 ),
        .O(\mem_data[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000021D2)) 
    \mem_data[0]_i_30 
       (.I0(ex_regs2_in[0]),
        .I1(ex_alu_funct7_in[2]),
        .I2(ex_regs1_in[0]),
        .I3(ex_alu_funct7_in[5]),
        .I4(\mem_data[24]_i_26_n_0 ),
        .O(\mem_data[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hFF47)) 
    \mem_data[0]_i_31 
       (.I0(\mem_data[0]_i_44_n_0 ),
        .I1(\mem_data[31]_i_16_n_0 ),
        .I2(\mem_data[0]_i_45_n_0 ),
        .I3(\mem_data[31]_i_17_n_0 ),
        .O(\mem_data[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_data[0]_i_32 
       (.I0(ex_regs1_in[26]),
        .I1(ex_regs1_in[10]),
        .I2(ex_regs2_in[3]),
        .I3(ex_regs1_in[18]),
        .I4(ex_regs2_in[4]),
        .I5(ex_regs1_in[2]),
        .O(\mem_data[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \mem_data[0]_i_34 
       (.I0(ex_regs1_in[31]),
        .I1(ex_regs2_in[31]),
        .I2(ex_regs2_in[30]),
        .I3(ex_regs1_in[30]),
        .O(\mem_data[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \mem_data[0]_i_35 
       (.I0(ex_regs1_in[29]),
        .I1(ex_regs2_in[29]),
        .I2(ex_regs2_in[28]),
        .I3(ex_regs1_in[28]),
        .O(\mem_data[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \mem_data[0]_i_36 
       (.I0(ex_regs1_in[27]),
        .I1(ex_regs2_in[27]),
        .I2(ex_regs2_in[26]),
        .I3(ex_regs1_in[26]),
        .O(\mem_data[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \mem_data[0]_i_37 
       (.I0(ex_regs1_in[25]),
        .I1(ex_regs2_in[25]),
        .I2(ex_regs2_in[24]),
        .I3(ex_regs1_in[24]),
        .O(\mem_data[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mem_data[0]_i_38 
       (.I0(ex_regs2_in[30]),
        .I1(ex_regs1_in[30]),
        .I2(ex_regs2_in[31]),
        .I3(ex_regs1_in[31]),
        .O(\mem_data[0]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mem_data[0]_i_39 
       (.I0(ex_regs2_in[29]),
        .I1(ex_regs1_in[29]),
        .I2(ex_regs2_in[28]),
        .I3(ex_regs1_in[28]),
        .O(\mem_data[0]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABBBBBBBAAAAA)) 
    \mem_data[0]_i_4 
       (.I0(Q),
        .I1(\mem_data[31]_i_4_n_0 ),
        .I2(\mem_data[0]_i_14_n_0 ),
        .I3(\mem_data[0]_i_15_n_0 ),
        .I4(\mem_data[24]_i_3_n_0 ),
        .I5(\mem_data[0]_i_16_n_0 ),
        .O(\mem_data[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mem_data[0]_i_40 
       (.I0(ex_regs2_in[27]),
        .I1(ex_regs1_in[27]),
        .I2(ex_regs2_in[26]),
        .I3(ex_regs1_in[26]),
        .O(\mem_data[0]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mem_data[0]_i_41 
       (.I0(ex_regs2_in[25]),
        .I1(ex_regs1_in[25]),
        .I2(ex_regs2_in[24]),
        .I3(ex_regs1_in[24]),
        .O(\mem_data[0]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mem_data[0]_i_42 
       (.I0(ex_alu_funct7_in[1]),
        .I1(ex_alu_funct7_in[0]),
        .I2(ex_alu_funct7_in[2]),
        .O(\mem_data[0]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mem_data[0]_i_43 
       (.I0(ex_alu_funct7_in[2]),
        .I1(ex_alu_funct7_in[0]),
        .I2(ex_alu_funct7_in[1]),
        .O(\mem_data[0]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \mem_data[0]_i_44 
       (.I0(ex_mtvec_data[0]),
        .I1(ex_mscratch_data[0]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mcause_data[0]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .I5(\ex_mepc_data_reg[31]_0 [0]),
        .O(\mem_data[0]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'hC0C0AFA0)) 
    \mem_data[0]_i_45 
       (.I0(ex_mstatus_data[0]),
        .I1(ex_mie_data[0]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mip_data[0]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .O(\mem_data[0]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \mem_data[0]_i_47 
       (.I0(ex_regs1_in[23]),
        .I1(ex_regs2_in[23]),
        .I2(ex_regs2_in[22]),
        .I3(ex_regs1_in[22]),
        .O(\mem_data[0]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \mem_data[0]_i_48 
       (.I0(ex_regs1_in[21]),
        .I1(ex_regs2_in[21]),
        .I2(ex_regs2_in[20]),
        .I3(ex_regs1_in[20]),
        .O(\mem_data[0]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \mem_data[0]_i_49 
       (.I0(ex_regs1_in[19]),
        .I1(ex_regs2_in[19]),
        .I2(ex_regs2_in[18]),
        .I3(ex_regs1_in[18]),
        .O(\mem_data[0]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \mem_data[0]_i_5 
       (.I0(\mem_data[0]_i_17_n_0 ),
        .I1(ex_regs2_in[2]),
        .I2(\mem_data[0]_i_18_n_0 ),
        .I3(ex_regs2_in[1]),
        .I4(\mem_data[0]_i_19_n_0 ),
        .I5(\mem_data[0]_i_20_n_0 ),
        .O(\mem_data[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \mem_data[0]_i_50 
       (.I0(ex_regs1_in[17]),
        .I1(ex_regs2_in[17]),
        .I2(ex_regs2_in[16]),
        .I3(ex_regs1_in[16]),
        .O(\mem_data[0]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mem_data[0]_i_51 
       (.I0(ex_regs2_in[23]),
        .I1(ex_regs1_in[23]),
        .I2(ex_regs2_in[22]),
        .I3(ex_regs1_in[22]),
        .O(\mem_data[0]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mem_data[0]_i_52 
       (.I0(ex_regs2_in[21]),
        .I1(ex_regs1_in[21]),
        .I2(ex_regs2_in[20]),
        .I3(ex_regs1_in[20]),
        .O(\mem_data[0]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mem_data[0]_i_53 
       (.I0(ex_regs2_in[19]),
        .I1(ex_regs1_in[19]),
        .I2(ex_regs2_in[18]),
        .I3(ex_regs1_in[18]),
        .O(\mem_data[0]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mem_data[0]_i_54 
       (.I0(ex_regs2_in[17]),
        .I1(ex_regs1_in[17]),
        .I2(ex_regs2_in[16]),
        .I3(ex_regs1_in[16]),
        .O(\mem_data[0]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \mem_data[0]_i_56 
       (.I0(ex_regs1_in[15]),
        .I1(ex_regs2_in[15]),
        .I2(ex_regs2_in[14]),
        .I3(ex_regs1_in[14]),
        .O(\mem_data[0]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \mem_data[0]_i_57 
       (.I0(ex_regs1_in[13]),
        .I1(ex_regs2_in[13]),
        .I2(ex_regs2_in[12]),
        .I3(ex_regs1_in[12]),
        .O(\mem_data[0]_i_57_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \mem_data[0]_i_58 
       (.I0(ex_regs1_in[11]),
        .I1(ex_regs2_in[11]),
        .I2(ex_regs2_in[10]),
        .I3(ex_regs1_in[10]),
        .O(\mem_data[0]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \mem_data[0]_i_59 
       (.I0(ex_regs1_in[9]),
        .I1(ex_regs2_in[9]),
        .I2(ex_regs2_in[8]),
        .I3(ex_regs1_in[8]),
        .O(\mem_data[0]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h0000015155550151)) 
    \mem_data[0]_i_6 
       (.I0(ex_regs2_in[0]),
        .I1(\mem_data[0]_i_21_n_0 ),
        .I2(ex_regs2_in[2]),
        .I3(\mem_data[0]_i_22_n_0 ),
        .I4(ex_regs2_in[1]),
        .I5(\mem_data[0]_i_23_n_0 ),
        .O(\mem_data[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mem_data[0]_i_60 
       (.I0(ex_regs2_in[15]),
        .I1(ex_regs1_in[15]),
        .I2(ex_regs2_in[14]),
        .I3(ex_regs1_in[14]),
        .O(\mem_data[0]_i_60_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mem_data[0]_i_61 
       (.I0(ex_regs2_in[13]),
        .I1(ex_regs1_in[13]),
        .I2(ex_regs2_in[12]),
        .I3(ex_regs1_in[12]),
        .O(\mem_data[0]_i_61_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mem_data[0]_i_62 
       (.I0(ex_regs2_in[11]),
        .I1(ex_regs1_in[11]),
        .I2(ex_regs2_in[10]),
        .I3(ex_regs1_in[10]),
        .O(\mem_data[0]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mem_data[0]_i_63 
       (.I0(ex_regs2_in[9]),
        .I1(ex_regs1_in[9]),
        .I2(ex_regs2_in[8]),
        .I3(ex_regs1_in[8]),
        .O(\mem_data[0]_i_63_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \mem_data[0]_i_64 
       (.I0(ex_regs1_in[7]),
        .I1(ex_regs2_in[7]),
        .I2(ex_regs2_in[6]),
        .I3(ex_regs1_in[6]),
        .O(\mem_data[0]_i_64_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \mem_data[0]_i_65 
       (.I0(ex_regs1_in[5]),
        .I1(ex_regs2_in[5]),
        .I2(ex_regs2_in[4]),
        .I3(ex_regs1_in[4]),
        .O(\mem_data[0]_i_65_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \mem_data[0]_i_66 
       (.I0(ex_regs1_in[3]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs2_in[2]),
        .I3(ex_regs1_in[2]),
        .O(\mem_data[0]_i_66_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \mem_data[0]_i_67 
       (.I0(ex_regs1_in[1]),
        .I1(ex_regs2_in[1]),
        .I2(ex_regs2_in[0]),
        .I3(ex_regs1_in[0]),
        .O(\mem_data[0]_i_67_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mem_data[0]_i_68 
       (.I0(ex_regs2_in[7]),
        .I1(ex_regs1_in[7]),
        .I2(ex_regs2_in[6]),
        .I3(ex_regs1_in[6]),
        .O(\mem_data[0]_i_68_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mem_data[0]_i_69 
       (.I0(ex_regs2_in[5]),
        .I1(ex_regs1_in[5]),
        .I2(ex_regs2_in[4]),
        .I3(ex_regs1_in[4]),
        .O(\mem_data[0]_i_69_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \mem_data[0]_i_7 
       (.I0(\mem_data[30]_i_9_n_0 ),
        .I1(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I2(ex_alu_funct3_in[0]),
        .O(\mem_data[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mem_data[0]_i_70 
       (.I0(ex_regs2_in[3]),
        .I1(ex_regs1_in[3]),
        .I2(ex_regs2_in[2]),
        .I3(ex_regs1_in[2]),
        .O(\mem_data[0]_i_70_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mem_data[0]_i_71 
       (.I0(ex_regs2_in[1]),
        .I1(ex_regs1_in[1]),
        .I2(ex_regs2_in[0]),
        .I3(ex_regs1_in[0]),
        .O(\mem_data[0]_i_71_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h7F1F)) 
    \mem_data[0]_i_8 
       (.I0(ex_regs2_in[0]),
        .I1(ex_regs1_in[0]),
        .I2(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I3(ex_alu_funct3_in[0]),
        .O(\mem_data[0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \mem_data[0]_i_9 
       (.I0(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I1(ex_alu_funct3_in[2]),
        .O(\mem_data[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4440000055555555)) 
    \mem_data[10]_i_1 
       (.I0(Q),
        .I1(\mem_data[10]_i_2_n_0 ),
        .I2(ex_regs1_in[10]),
        .I3(\mem_data[31]_i_3_n_0 ),
        .I4(\mem_data[31]_i_4_n_0 ),
        .I5(\mem_data[10]_i_3_n_0 ),
        .O(reset_global_reg_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data[10]_i_10 
       (.I0(\mem_data[10]_i_18_n_0 ),
        .I1(ex_regs2_in[1]),
        .I2(\mem_data[12]_i_17_n_0 ),
        .O(\mem_data[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \mem_data[10]_i_11 
       (.I0(ex_mtvec_data[10]),
        .I1(ex_mscratch_data[10]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mcause_data[10]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .I5(\ex_mepc_data_reg[31]_0 [10]),
        .O(\mem_data[10]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hC0C0AFA0)) 
    \mem_data[10]_i_12 
       (.I0(ex_mstatus_data[10]),
        .I1(ex_mie_data[10]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mip_data[10]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .O(\mem_data[10]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h5555555D)) 
    \mem_data[10]_i_13 
       (.I0(\mem_data[24]_i_3_n_0 ),
        .I1(\mem_data_reg[15]_i_13_n_5 ),
        .I2(ex_alu_funct3_in[0]),
        .I3(ex_alu_funct3_in[2]),
        .I4(ex_alu_funct3_in[1]),
        .O(\mem_data[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAB00BA0303000330)) 
    \mem_data[10]_i_14 
       (.I0(\mcause[31]_i_6_n_0 ),
        .I1(\mem_data[24]_i_26_n_0 ),
        .I2(ex_alu_funct7_in[5]),
        .I3(ex_regs1_in[10]),
        .I4(ex_alu_funct7_in[2]),
        .I5(ex_regs2_in[10]),
        .O(\mem_data[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hBEFEBEBEBEFFFEFF)) 
    \mem_data[10]_i_15 
       (.I0(ex_alu_funct7_in[1]),
        .I1(ex_alu_funct7_in[0]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs1_in[10]),
        .I4(\ex/data2 ),
        .I5(ex_regs2_in[10]),
        .O(\mem_data[10]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_data[10]_i_16 
       (.I0(ex_regs1_in[22]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs1_in[30]),
        .I3(ex_regs2_in[4]),
        .I4(ex_regs1_in[14]),
        .O(\mem_data[10]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_data[10]_i_17 
       (.I0(ex_regs1_in[18]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs1_in[26]),
        .I3(ex_regs2_in[4]),
        .I4(ex_regs1_in[10]),
        .O(\mem_data[10]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \mem_data[10]_i_18 
       (.I0(ex_regs1_in[3]),
        .I1(ex_regs2_in[2]),
        .I2(ex_regs2_in[3]),
        .I3(ex_regs2_in[4]),
        .I4(ex_regs1_in[7]),
        .O(\mem_data[10]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hBBBBBBFB)) 
    \mem_data[10]_i_2 
       (.I0(\mem_data[10]_i_4_n_0 ),
        .I1(\mem_data[24]_i_3_n_0 ),
        .I2(\mem_data[10]_i_5_n_0 ),
        .I3(ex_alu_funct3_in[2]),
        .I4(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .O(\mem_data[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004777)) 
    \mem_data[10]_i_3 
       (.I0(\mem_data[10]_i_6_n_0 ),
        .I1(\mem_data[31]_i_9_n_0 ),
        .I2(ex_regs2_in[10]),
        .I3(\mem_data[31]_i_3_n_0 ),
        .I4(\mem_data[24]_i_3_n_0 ),
        .I5(\mem_data[10]_i_7_n_0 ),
        .O(\mem_data[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000A808AAAAAAAA)) 
    \mem_data[10]_i_4 
       (.I0(ex_alu_funct3_in[2]),
        .I1(\mem_data[10]_i_8_n_0 ),
        .I2(ex_regs2_in[0]),
        .I3(\mem_data[11]_i_13_n_0 ),
        .I4(\mem_data[0]_i_7_n_0 ),
        .I5(\mem_data[10]_i_9_n_0 ),
        .O(\mem_data[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8888888B8B8B888B)) 
    \mem_data[10]_i_5 
       (.I0(\mem_data_reg[15]_i_13_n_5 ),
        .I1(\mem_data[0]_i_13_n_0 ),
        .I2(\mem_data[30]_i_9_n_0 ),
        .I3(\mem_data[11]_i_15_n_0 ),
        .I4(ex_regs2_in[0]),
        .I5(\mem_data[10]_i_10_n_0 ),
        .O(\mem_data[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \mem_data[10]_i_6 
       (.I0(\mem_data[31]_i_3_n_0 ),
        .I1(ex_ret_addr_in[10]),
        .I2(\mem_data[31]_i_17_n_0 ),
        .I3(\mem_data[10]_i_11_n_0 ),
        .I4(\mem_data[31]_i_16_n_0 ),
        .I5(\mem_data[10]_i_12_n_0 ),
        .O(\mem_data[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hABAAABABBBBBBBBB)) 
    \mem_data[10]_i_7 
       (.I0(\mem_data[31]_i_4_n_0 ),
        .I1(\mem_data[10]_i_13_n_0 ),
        .I2(\mem_data[10]_i_14_n_0 ),
        .I3(\mem_data[10]_i_15_n_0 ),
        .I4(\mem_data[24]_i_15_n_0 ),
        .I5(ex_alu_funct3_in[2]),
        .O(\mem_data[10]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \mem_data[10]_i_8 
       (.I0(\mem_data[10]_i_16_n_0 ),
        .I1(ex_regs2_in[2]),
        .I2(\mem_data[10]_i_17_n_0 ),
        .I3(\mem_data[12]_i_16_n_0 ),
        .I4(ex_regs2_in[1]),
        .O(\mem_data[10]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h3BBF)) 
    \mem_data[10]_i_9 
       (.I0(ex_alu_funct3_in[0]),
        .I1(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I2(ex_regs2_in[10]),
        .I3(ex_regs1_in[10]),
        .O(\mem_data[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4545454444444444)) 
    \mem_data[11]_i_1 
       (.I0(Q),
        .I1(\mem_data[11]_i_2_n_0 ),
        .I2(\mem_data[11]_i_3_n_0 ),
        .I3(ex_regs1_in[11]),
        .I4(\mem_data[31]_i_3_n_0 ),
        .I5(\mem_data[31]_i_4_n_0 ),
        .O(reset_global_reg_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h5555555D)) 
    \mem_data[11]_i_10 
       (.I0(\mem_data[24]_i_3_n_0 ),
        .I1(\mem_data_reg[15]_i_13_n_4 ),
        .I2(ex_alu_funct3_in[0]),
        .I3(ex_alu_funct3_in[2]),
        .I4(ex_alu_funct3_in[1]),
        .O(\mem_data[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAB00BA0303000330)) 
    \mem_data[11]_i_11 
       (.I0(\mcause[31]_i_6_n_0 ),
        .I1(\mem_data[24]_i_26_n_0 ),
        .I2(ex_alu_funct7_in[5]),
        .I3(ex_regs1_in[11]),
        .I4(ex_alu_funct7_in[2]),
        .I5(ex_regs2_in[11]),
        .O(\mem_data[11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hBEFEBEBEBEFFFEFF)) 
    \mem_data[11]_i_12 
       (.I0(ex_alu_funct7_in[1]),
        .I1(ex_alu_funct7_in[0]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs1_in[11]),
        .I4(\ex/data2 ),
        .I5(ex_regs2_in[11]),
        .O(\mem_data[11]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \mem_data[11]_i_13 
       (.I0(\mem_data[11]_i_16_n_0 ),
        .I1(ex_regs2_in[2]),
        .I2(\mem_data[11]_i_17_n_0 ),
        .I3(\mem_data[13]_i_16_n_0 ),
        .I4(ex_regs2_in[1]),
        .O(\mem_data[11]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h3BBF)) 
    \mem_data[11]_i_14 
       (.I0(ex_alu_funct3_in[0]),
        .I1(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I2(ex_regs2_in[11]),
        .I3(ex_regs1_in[11]),
        .O(\mem_data[11]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data[11]_i_15 
       (.I0(\mem_data[11]_i_18_n_0 ),
        .I1(ex_regs2_in[1]),
        .I2(\mem_data[13]_i_17_n_0 ),
        .O(\mem_data[11]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_data[11]_i_16 
       (.I0(ex_regs1_in[23]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs1_in[31]),
        .I3(ex_regs2_in[4]),
        .I4(ex_regs1_in[15]),
        .O(\mem_data[11]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_data[11]_i_17 
       (.I0(ex_regs1_in[19]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs1_in[27]),
        .I3(ex_regs2_in[4]),
        .I4(ex_regs1_in[11]),
        .O(\mem_data[11]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFCF44FFFFCF77)) 
    \mem_data[11]_i_18 
       (.I0(ex_regs1_in[4]),
        .I1(ex_regs2_in[2]),
        .I2(ex_regs1_in[0]),
        .I3(ex_regs2_in[3]),
        .I4(ex_regs2_in[4]),
        .I5(ex_regs1_in[8]),
        .O(\mem_data[11]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFB888)) 
    \mem_data[11]_i_2 
       (.I0(\mem_data[11]_i_4_n_0 ),
        .I1(\mem_data[31]_i_9_n_0 ),
        .I2(ex_regs2_in[11]),
        .I3(\mem_data[31]_i_3_n_0 ),
        .I4(\mem_data[24]_i_3_n_0 ),
        .I5(\mem_data[11]_i_5_n_0 ),
        .O(\mem_data[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \mem_data[11]_i_3 
       (.I0(\mem_data[11]_i_6_n_0 ),
        .I1(\mem_data[24]_i_3_n_0 ),
        .I2(\mem_data[11]_i_7_n_0 ),
        .I3(ex_alu_funct3_in[2]),
        .I4(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .O(\mem_data[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \mem_data[11]_i_4 
       (.I0(\mem_data[31]_i_3_n_0 ),
        .I1(ex_ret_addr_in[11]),
        .I2(\mem_data[31]_i_17_n_0 ),
        .I3(\mem_data[11]_i_8_n_0 ),
        .I4(\mem_data[31]_i_16_n_0 ),
        .I5(\mem_data[11]_i_9_n_0 ),
        .O(\mem_data[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hABAAABABBBBBBBBB)) 
    \mem_data[11]_i_5 
       (.I0(\mem_data[31]_i_4_n_0 ),
        .I1(\mem_data[11]_i_10_n_0 ),
        .I2(\mem_data[11]_i_11_n_0 ),
        .I3(\mem_data[11]_i_12_n_0 ),
        .I4(\mem_data[24]_i_15_n_0 ),
        .I5(ex_alu_funct3_in[2]),
        .O(\mem_data[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF1D0000FFFFFFFF)) 
    \mem_data[11]_i_6 
       (.I0(\mem_data[11]_i_13_n_0 ),
        .I1(ex_regs2_in[0]),
        .I2(\mem_data[12]_i_13_n_0 ),
        .I3(\mem_data[0]_i_7_n_0 ),
        .I4(\mem_data[11]_i_14_n_0 ),
        .I5(ex_alu_funct3_in[2]),
        .O(\mem_data[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8888888B8B8B888B)) 
    \mem_data[11]_i_7 
       (.I0(\mem_data_reg[15]_i_13_n_4 ),
        .I1(\mem_data[0]_i_13_n_0 ),
        .I2(\mem_data[30]_i_9_n_0 ),
        .I3(\mem_data[12]_i_15_n_0 ),
        .I4(ex_regs2_in[0]),
        .I5(\mem_data[11]_i_15_n_0 ),
        .O(\mem_data[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \mem_data[11]_i_8 
       (.I0(ex_mtvec_data[11]),
        .I1(ex_mscratch_data[11]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mcause_data[11]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .I5(\ex_mepc_data_reg[31]_0 [11]),
        .O(\mem_data[11]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hC0C0AFA0)) 
    \mem_data[11]_i_9 
       (.I0(ex_mstatus_data[11]),
        .I1(ex_mie_data[11]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mip_data[11]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .O(\mem_data[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4545454444444444)) 
    \mem_data[12]_i_1 
       (.I0(Q),
        .I1(\mem_data[12]_i_2_n_0 ),
        .I2(\mem_data[12]_i_3_n_0 ),
        .I3(ex_regs1_in[12]),
        .I4(\mem_data[31]_i_3_n_0 ),
        .I5(\mem_data[31]_i_4_n_0 ),
        .O(reset_global_reg_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h5555555D)) 
    \mem_data[12]_i_10 
       (.I0(\mem_data[24]_i_3_n_0 ),
        .I1(\mem_data_reg[15]_i_6_n_7 ),
        .I2(ex_alu_funct3_in[0]),
        .I3(ex_alu_funct3_in[2]),
        .I4(ex_alu_funct3_in[1]),
        .O(\mem_data[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAB00BA0303000330)) 
    \mem_data[12]_i_11 
       (.I0(\mcause[31]_i_6_n_0 ),
        .I1(\mem_data[24]_i_26_n_0 ),
        .I2(ex_alu_funct7_in[5]),
        .I3(ex_regs1_in[12]),
        .I4(ex_alu_funct7_in[2]),
        .I5(ex_regs2_in[12]),
        .O(\mem_data[12]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hBEFEBEBEBEFFFEFF)) 
    \mem_data[12]_i_12 
       (.I0(ex_alu_funct7_in[1]),
        .I1(ex_alu_funct7_in[0]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs1_in[12]),
        .I4(\ex/data2 ),
        .I5(ex_regs2_in[12]),
        .O(\mem_data[12]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data[12]_i_13 
       (.I0(\mem_data[14]_i_16_n_0 ),
        .I1(ex_regs2_in[1]),
        .I2(\mem_data[12]_i_16_n_0 ),
        .O(\mem_data[12]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h3BBF)) 
    \mem_data[12]_i_14 
       (.I0(ex_alu_funct3_in[0]),
        .I1(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I2(ex_regs2_in[12]),
        .I3(ex_regs1_in[12]),
        .O(\mem_data[12]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data[12]_i_15 
       (.I0(\mem_data[12]_i_17_n_0 ),
        .I1(ex_regs2_in[1]),
        .I2(\mem_data[14]_i_17_n_0 ),
        .O(\mem_data[12]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \mem_data[12]_i_16 
       (.I0(ex_regs1_in[24]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs1_in[16]),
        .I3(ex_regs2_in[4]),
        .I4(ex_regs2_in[2]),
        .I5(\mem_data[8]_i_16_n_0 ),
        .O(\mem_data[12]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFCF44FFFFCF77)) 
    \mem_data[12]_i_17 
       (.I0(ex_regs1_in[5]),
        .I1(ex_regs2_in[2]),
        .I2(ex_regs1_in[1]),
        .I3(ex_regs2_in[3]),
        .I4(ex_regs2_in[4]),
        .I5(ex_regs1_in[9]),
        .O(\mem_data[12]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFB888)) 
    \mem_data[12]_i_2 
       (.I0(\mem_data[12]_i_4_n_0 ),
        .I1(\mem_data[31]_i_9_n_0 ),
        .I2(ex_regs2_in[12]),
        .I3(\mem_data[31]_i_3_n_0 ),
        .I4(\mem_data[24]_i_3_n_0 ),
        .I5(\mem_data[12]_i_5_n_0 ),
        .O(\mem_data[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \mem_data[12]_i_3 
       (.I0(\mem_data[12]_i_6_n_0 ),
        .I1(\mem_data[24]_i_3_n_0 ),
        .I2(\mem_data[12]_i_7_n_0 ),
        .I3(ex_alu_funct3_in[2]),
        .I4(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .O(\mem_data[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \mem_data[12]_i_4 
       (.I0(\mem_data[31]_i_3_n_0 ),
        .I1(ex_ret_addr_in[12]),
        .I2(\mem_data[31]_i_17_n_0 ),
        .I3(\mem_data[12]_i_8_n_0 ),
        .I4(\mem_data[31]_i_16_n_0 ),
        .I5(\mem_data[12]_i_9_n_0 ),
        .O(\mem_data[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hABAAABABBBBBBBBB)) 
    \mem_data[12]_i_5 
       (.I0(\mem_data[31]_i_4_n_0 ),
        .I1(\mem_data[12]_i_10_n_0 ),
        .I2(\mem_data[12]_i_11_n_0 ),
        .I3(\mem_data[12]_i_12_n_0 ),
        .I4(\mem_data[24]_i_15_n_0 ),
        .I5(ex_alu_funct3_in[2]),
        .O(\mem_data[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF1D0000FFFFFFFF)) 
    \mem_data[12]_i_6 
       (.I0(\mem_data[12]_i_13_n_0 ),
        .I1(ex_regs2_in[0]),
        .I2(\mem_data[13]_i_11_n_0 ),
        .I3(\mem_data[0]_i_7_n_0 ),
        .I4(\mem_data[12]_i_14_n_0 ),
        .I5(ex_alu_funct3_in[2]),
        .O(\mem_data[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8888888B8B8B888B)) 
    \mem_data[12]_i_7 
       (.I0(\mem_data_reg[15]_i_6_n_7 ),
        .I1(\mem_data[0]_i_13_n_0 ),
        .I2(\mem_data[30]_i_9_n_0 ),
        .I3(\mem_data[13]_i_13_n_0 ),
        .I4(ex_regs2_in[0]),
        .I5(\mem_data[12]_i_15_n_0 ),
        .O(\mem_data[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \mem_data[12]_i_8 
       (.I0(ex_mtvec_data[12]),
        .I1(ex_mscratch_data[12]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mcause_data[12]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .I5(\ex_mepc_data_reg[31]_0 [12]),
        .O(\mem_data[12]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hC0C0AFA0)) 
    \mem_data[12]_i_9 
       (.I0(ex_mstatus_data[12]),
        .I1(ex_mie_data[12]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mip_data[12]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .O(\mem_data[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4545454444444444)) 
    \mem_data[13]_i_1 
       (.I0(Q),
        .I1(\mem_data[13]_i_2_n_0 ),
        .I2(\mem_data[13]_i_3_n_0 ),
        .I3(ex_regs1_in[13]),
        .I4(\mem_data[31]_i_3_n_0 ),
        .I5(\mem_data[31]_i_4_n_0 ),
        .O(reset_global_reg_0[13]));
  LUT6 #(
    .INIT(64'h000000000DDDDDDD)) 
    \mem_data[13]_i_10 
       (.I0(\mem_data[24]_i_15_n_0 ),
        .I1(\mem_data[13]_i_14_n_0 ),
        .I2(\mcause[31]_i_6_n_0 ),
        .I3(ex_regs1_in[13]),
        .I4(ex_regs2_in[13]),
        .I5(\mem_data[13]_i_15_n_0 ),
        .O(\mem_data[13]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data[13]_i_11 
       (.I0(\mem_data[15]_i_26_n_0 ),
        .I1(ex_regs2_in[1]),
        .I2(\mem_data[13]_i_16_n_0 ),
        .O(\mem_data[13]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h3BBF)) 
    \mem_data[13]_i_12 
       (.I0(ex_alu_funct3_in[0]),
        .I1(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I2(ex_regs2_in[13]),
        .I3(ex_regs1_in[13]),
        .O(\mem_data[13]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data[13]_i_13 
       (.I0(\mem_data[13]_i_17_n_0 ),
        .I1(ex_regs2_in[1]),
        .I2(\mem_data[15]_i_25_n_0 ),
        .O(\mem_data[13]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hBEFEBEBEBEFFFEFF)) 
    \mem_data[13]_i_14 
       (.I0(ex_alu_funct7_in[1]),
        .I1(ex_alu_funct7_in[0]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs1_in[13]),
        .I4(\ex/data2 ),
        .I5(ex_regs2_in[13]),
        .O(\mem_data[13]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h000021D2)) 
    \mem_data[13]_i_15 
       (.I0(ex_regs2_in[13]),
        .I1(ex_alu_funct7_in[2]),
        .I2(ex_regs1_in[13]),
        .I3(ex_alu_funct7_in[5]),
        .I4(\mem_data[24]_i_26_n_0 ),
        .O(\mem_data[13]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \mem_data[13]_i_16 
       (.I0(ex_regs1_in[25]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs1_in[17]),
        .I3(ex_regs2_in[4]),
        .I4(ex_regs2_in[2]),
        .I5(\mem_data[9]_i_16_n_0 ),
        .O(\mem_data[13]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFCF44FFFFCF77)) 
    \mem_data[13]_i_17 
       (.I0(ex_regs1_in[6]),
        .I1(ex_regs2_in[2]),
        .I2(ex_regs1_in[2]),
        .I3(ex_regs2_in[3]),
        .I4(ex_regs2_in[4]),
        .I5(ex_regs1_in[10]),
        .O(\mem_data[13]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFB888)) 
    \mem_data[13]_i_2 
       (.I0(\mem_data[13]_i_4_n_0 ),
        .I1(\mem_data[31]_i_9_n_0 ),
        .I2(ex_regs2_in[13]),
        .I3(\mem_data[31]_i_3_n_0 ),
        .I4(\mem_data[24]_i_3_n_0 ),
        .I5(\mem_data[13]_i_5_n_0 ),
        .O(\mem_data[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \mem_data[13]_i_3 
       (.I0(\mem_data[13]_i_6_n_0 ),
        .I1(\mem_data[24]_i_3_n_0 ),
        .I2(\mem_data[13]_i_7_n_0 ),
        .I3(ex_alu_funct3_in[2]),
        .I4(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .O(\mem_data[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \mem_data[13]_i_4 
       (.I0(\mem_data[31]_i_3_n_0 ),
        .I1(ex_ret_addr_in[13]),
        .I2(\mem_data[31]_i_17_n_0 ),
        .I3(\mem_data[13]_i_8_n_0 ),
        .I4(\mem_data[31]_i_16_n_0 ),
        .I5(\mem_data[13]_i_9_n_0 ),
        .O(\mem_data[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEAEAAAAEEAEEEAE)) 
    \mem_data[13]_i_5 
       (.I0(\mem_data[31]_i_4_n_0 ),
        .I1(\mem_data[24]_i_3_n_0 ),
        .I2(\mem_data_reg[15]_i_6_n_6 ),
        .I3(\mem_be_n[3]_i_2_n_0 ),
        .I4(\mem_data[13]_i_10_n_0 ),
        .I5(ex_alu_funct3_in[2]),
        .O(\mem_data[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF1D0000FFFFFFFF)) 
    \mem_data[13]_i_6 
       (.I0(\mem_data[13]_i_11_n_0 ),
        .I1(ex_regs2_in[0]),
        .I2(\mem_data[14]_i_8_n_0 ),
        .I3(\mem_data[0]_i_7_n_0 ),
        .I4(\mem_data[13]_i_12_n_0 ),
        .I5(ex_alu_funct3_in[2]),
        .O(\mem_data[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8888888B8B8B888B)) 
    \mem_data[13]_i_7 
       (.I0(\mem_data_reg[15]_i_6_n_6 ),
        .I1(\mem_data[0]_i_13_n_0 ),
        .I2(\mem_data[30]_i_9_n_0 ),
        .I3(\mem_data[14]_i_10_n_0 ),
        .I4(ex_regs2_in[0]),
        .I5(\mem_data[13]_i_13_n_0 ),
        .O(\mem_data[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \mem_data[13]_i_8 
       (.I0(ex_mtvec_data[13]),
        .I1(ex_mscratch_data[13]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mcause_data[13]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .I5(\ex_mepc_data_reg[31]_0 [13]),
        .O(\mem_data[13]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hC0C0AFA0)) 
    \mem_data[13]_i_9 
       (.I0(ex_mstatus_data[13]),
        .I1(ex_mie_data[13]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mip_data[13]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .O(\mem_data[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4440000055555555)) 
    \mem_data[14]_i_1 
       (.I0(Q),
        .I1(\mem_data[14]_i_2_n_0 ),
        .I2(ex_regs1_in[14]),
        .I3(\mem_data[31]_i_3_n_0 ),
        .I4(\mem_data[31]_i_4_n_0 ),
        .I5(\mem_data[14]_i_3_n_0 ),
        .O(reset_global_reg_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data[14]_i_10 
       (.I0(\mem_data[14]_i_17_n_0 ),
        .I1(ex_regs2_in[1]),
        .I2(\mem_data[16]_i_16_n_0 ),
        .O(\mem_data[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \mem_data[14]_i_11 
       (.I0(ex_mtvec_data[14]),
        .I1(ex_mscratch_data[14]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mcause_data[14]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .I5(\ex_mepc_data_reg[31]_0 [14]),
        .O(\mem_data[14]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hC0C0AFA0)) 
    \mem_data[14]_i_12 
       (.I0(ex_mstatus_data[14]),
        .I1(ex_mie_data[14]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mip_data[14]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .O(\mem_data[14]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h5555555D)) 
    \mem_data[14]_i_13 
       (.I0(\mem_data[24]_i_3_n_0 ),
        .I1(\mem_data_reg[15]_i_6_n_5 ),
        .I2(ex_alu_funct3_in[0]),
        .I3(ex_alu_funct3_in[2]),
        .I4(ex_alu_funct3_in[1]),
        .O(\mem_data[14]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAB00BA0303000330)) 
    \mem_data[14]_i_14 
       (.I0(\mcause[31]_i_6_n_0 ),
        .I1(\mem_data[24]_i_26_n_0 ),
        .I2(ex_alu_funct7_in[5]),
        .I3(ex_regs1_in[14]),
        .I4(ex_alu_funct7_in[2]),
        .I5(ex_regs2_in[14]),
        .O(\mem_data[14]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hBEFEBEBEBEFFFEFF)) 
    \mem_data[14]_i_15 
       (.I0(ex_alu_funct7_in[1]),
        .I1(ex_alu_funct7_in[0]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs1_in[14]),
        .I4(\ex/data2 ),
        .I5(ex_regs2_in[14]),
        .O(\mem_data[14]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \mem_data[14]_i_16 
       (.I0(ex_regs1_in[26]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs1_in[18]),
        .I3(ex_regs2_in[4]),
        .I4(ex_regs2_in[2]),
        .I5(\mem_data[10]_i_16_n_0 ),
        .O(\mem_data[14]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFF4F4FCFFF7F7)) 
    \mem_data[14]_i_17 
       (.I0(ex_regs1_in[7]),
        .I1(ex_regs2_in[2]),
        .I2(ex_regs2_in[4]),
        .I3(ex_regs1_in[3]),
        .I4(ex_regs2_in[3]),
        .I5(ex_regs1_in[11]),
        .O(\mem_data[14]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hBBBBBBFB)) 
    \mem_data[14]_i_2 
       (.I0(\mem_data[14]_i_4_n_0 ),
        .I1(\mem_data[24]_i_3_n_0 ),
        .I2(\mem_data[14]_i_5_n_0 ),
        .I3(ex_alu_funct3_in[2]),
        .I4(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .O(\mem_data[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004777)) 
    \mem_data[14]_i_3 
       (.I0(\mem_data[14]_i_6_n_0 ),
        .I1(\mem_data[31]_i_9_n_0 ),
        .I2(ex_regs2_in[14]),
        .I3(\mem_data[31]_i_3_n_0 ),
        .I4(\mem_data[24]_i_3_n_0 ),
        .I5(\mem_data[14]_i_7_n_0 ),
        .O(\mem_data[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000A808AAAAAAAA)) 
    \mem_data[14]_i_4 
       (.I0(ex_alu_funct3_in[2]),
        .I1(\mem_data[14]_i_8_n_0 ),
        .I2(ex_regs2_in[0]),
        .I3(\mem_data[15]_i_19_n_0 ),
        .I4(\mem_data[0]_i_7_n_0 ),
        .I5(\mem_data[14]_i_9_n_0 ),
        .O(\mem_data[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8888888B8B8B888B)) 
    \mem_data[14]_i_5 
       (.I0(\mem_data_reg[15]_i_6_n_5 ),
        .I1(\mem_data[0]_i_13_n_0 ),
        .I2(\mem_data[30]_i_9_n_0 ),
        .I3(\mem_data[15]_i_18_n_0 ),
        .I4(ex_regs2_in[0]),
        .I5(\mem_data[14]_i_10_n_0 ),
        .O(\mem_data[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \mem_data[14]_i_6 
       (.I0(\mem_data[31]_i_3_n_0 ),
        .I1(ex_ret_addr_in[14]),
        .I2(\mem_data[31]_i_17_n_0 ),
        .I3(\mem_data[14]_i_11_n_0 ),
        .I4(\mem_data[31]_i_16_n_0 ),
        .I5(\mem_data[14]_i_12_n_0 ),
        .O(\mem_data[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hABAAABABBBBBBBBB)) 
    \mem_data[14]_i_7 
       (.I0(\mem_data[31]_i_4_n_0 ),
        .I1(\mem_data[14]_i_13_n_0 ),
        .I2(\mem_data[14]_i_14_n_0 ),
        .I3(\mem_data[14]_i_15_n_0 ),
        .I4(\mem_data[24]_i_15_n_0 ),
        .I5(ex_alu_funct3_in[2]),
        .O(\mem_data[14]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data[14]_i_8 
       (.I0(\mem_data[16]_i_23_n_0 ),
        .I1(ex_regs2_in[1]),
        .I2(\mem_data[14]_i_16_n_0 ),
        .O(\mem_data[14]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h3BBF)) 
    \mem_data[14]_i_9 
       (.I0(ex_alu_funct3_in[0]),
        .I1(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I2(ex_regs2_in[14]),
        .I3(ex_regs1_in[14]),
        .O(\mem_data[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0101510151515101)) 
    \mem_data[15]_i_1 
       (.I0(Q),
        .I1(\mem_data[15]_i_2_n_0 ),
        .I2(\mem_data[31]_i_4_n_0 ),
        .I3(ex_regs1_in[15]),
        .I4(\mem_data[24]_i_3_n_0 ),
        .I5(\mem_data[15]_i_3_n_0 ),
        .O(reset_global_reg_0[15]));
  LUT6 #(
    .INIT(64'hAB00BA0303000330)) 
    \mem_data[15]_i_10 
       (.I0(\mcause[31]_i_6_n_0 ),
        .I1(\mem_data[24]_i_26_n_0 ),
        .I2(ex_alu_funct7_in[5]),
        .I3(ex_regs1_in[15]),
        .I4(ex_alu_funct7_in[2]),
        .I5(ex_regs2_in[15]),
        .O(\mem_data[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \mem_data[15]_i_11 
       (.I0(ex_mtvec_data[15]),
        .I1(ex_mscratch_data[15]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mcause_data[15]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .I5(\ex_mepc_data_reg[31]_0 [15]),
        .O(\mem_data[15]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hC0C0AFA0)) 
    \mem_data[15]_i_12 
       (.I0(ex_mstatus_data[15]),
        .I1(ex_mie_data[15]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mip_data[15]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .O(\mem_data[15]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_data[15]_i_14 
       (.I0(ex_regs1_in[15]),
        .I1(ex_regs2_in[15]),
        .O(\mem_data[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_data[15]_i_15 
       (.I0(ex_regs1_in[14]),
        .I1(ex_regs2_in[14]),
        .O(\mem_data[15]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_data[15]_i_16 
       (.I0(ex_regs1_in[13]),
        .I1(ex_regs2_in[13]),
        .O(\mem_data[15]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_data[15]_i_17 
       (.I0(ex_regs1_in[12]),
        .I1(ex_regs2_in[12]),
        .O(\mem_data[15]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_data[15]_i_18 
       (.I0(\mem_data[15]_i_25_n_0 ),
        .I1(ex_regs2_in[1]),
        .I2(\mem_data[17]_i_14_n_0 ),
        .I3(ex_regs2_in[2]),
        .I4(\mem_data[17]_i_15_n_0 ),
        .O(\mem_data[15]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data[15]_i_19 
       (.I0(\mem_data[17]_i_16_n_0 ),
        .I1(ex_regs2_in[1]),
        .I2(\mem_data[15]_i_26_n_0 ),
        .O(\mem_data[15]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hB888B8BBB8BBB8BB)) 
    \mem_data[15]_i_2 
       (.I0(\mem_data[15]_i_4_n_0 ),
        .I1(\mem_data[24]_i_3_n_0 ),
        .I2(\mem_data[15]_i_5_n_0 ),
        .I3(\mem_data[31]_i_9_n_0 ),
        .I4(ex_regs2_in[15]),
        .I5(\mem_data[31]_i_3_n_0 ),
        .O(\mem_data[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h7F1F)) 
    \mem_data[15]_i_20 
       (.I0(ex_regs2_in[15]),
        .I1(ex_regs1_in[15]),
        .I2(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I3(ex_alu_funct3_in[0]),
        .O(\mem_data[15]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_data[15]_i_21 
       (.I0(ex_regs1_in[11]),
        .I1(ex_regs2_in[11]),
        .O(\mem_data[15]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_data[15]_i_22 
       (.I0(ex_regs1_in[10]),
        .I1(ex_regs2_in[10]),
        .O(\mem_data[15]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_data[15]_i_23 
       (.I0(ex_regs1_in[9]),
        .I1(ex_regs2_in[9]),
        .O(\mem_data[15]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_data[15]_i_24 
       (.I0(ex_regs1_in[8]),
        .I1(ex_regs2_in[8]),
        .O(\mem_data[15]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \mem_data[15]_i_25 
       (.I0(ex_regs1_in[0]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs2_in[4]),
        .I3(ex_regs1_in[8]),
        .I4(ex_regs2_in[2]),
        .I5(\mem_data[15]_i_27_n_0 ),
        .O(\mem_data[15]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \mem_data[15]_i_26 
       (.I0(ex_regs1_in[27]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs1_in[19]),
        .I3(ex_regs2_in[4]),
        .I4(ex_regs2_in[2]),
        .I5(\mem_data[11]_i_16_n_0 ),
        .O(\mem_data[15]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hF4F7)) 
    \mem_data[15]_i_27 
       (.I0(ex_regs1_in[4]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs2_in[4]),
        .I3(ex_regs1_in[12]),
        .O(\mem_data[15]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FCFDFFFD)) 
    \mem_data[15]_i_3 
       (.I0(\mem_data_reg[15]_i_6_n_4 ),
        .I1(ex_alu_funct3_in[2]),
        .I2(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I3(ex_alu_funct3_in[0]),
        .I4(\mem_data[15]_i_7_n_0 ),
        .I5(\mem_data[15]_i_8_n_0 ),
        .O(\mem_data[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55F7000055F755F7)) 
    \mem_data[15]_i_4 
       (.I0(ex_alu_funct3_in[2]),
        .I1(\mem_data[24]_i_15_n_0 ),
        .I2(\mem_data[15]_i_9_n_0 ),
        .I3(\mem_data[15]_i_10_n_0 ),
        .I4(\mem_be_n[3]_i_2_n_0 ),
        .I5(\mem_data_reg[15]_i_6_n_4 ),
        .O(\mem_data[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000BABFBABFBABF)) 
    \mem_data[15]_i_5 
       (.I0(\mem_data[31]_i_17_n_0 ),
        .I1(\mem_data[15]_i_11_n_0 ),
        .I2(\mem_data[31]_i_16_n_0 ),
        .I3(\mem_data[15]_i_12_n_0 ),
        .I4(\mem_data[31]_i_3_n_0 ),
        .I5(ex_ret_addr_in[15]),
        .O(\mem_data[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000004700FF0047)) 
    \mem_data[15]_i_7 
       (.I0(\mem_data[16]_i_16_n_0 ),
        .I1(ex_regs2_in[1]),
        .I2(\mem_data[16]_i_17_n_0 ),
        .I3(\mem_data[30]_i_9_n_0 ),
        .I4(ex_regs2_in[0]),
        .I5(\mem_data[15]_i_18_n_0 ),
        .O(\mem_data[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000A808AAAAAAAA)) 
    \mem_data[15]_i_8 
       (.I0(ex_alu_funct3_in[2]),
        .I1(\mem_data[15]_i_19_n_0 ),
        .I2(ex_regs2_in[0]),
        .I3(\mem_data[16]_i_18_n_0 ),
        .I4(\mem_data[0]_i_7_n_0 ),
        .I5(\mem_data[15]_i_20_n_0 ),
        .O(\mem_data[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBEFEBEBEBEFFFEFF)) 
    \mem_data[15]_i_9 
       (.I0(ex_alu_funct7_in[1]),
        .I1(ex_alu_funct7_in[0]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs1_in[15]),
        .I4(\ex/data2 ),
        .I5(ex_regs2_in[15]),
        .O(\mem_data[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0101510151515101)) 
    \mem_data[16]_i_1 
       (.I0(Q),
        .I1(\mem_data[16]_i_2_n_0 ),
        .I2(\mem_data[31]_i_4_n_0 ),
        .I3(ex_regs1_in[16]),
        .I4(\mem_data[24]_i_3_n_0 ),
        .I5(\mem_data[16]_i_3_n_0 ),
        .O(reset_global_reg_0[16]));
  LUT5 #(
    .INIT(32'hC0C0AFA0)) 
    \mem_data[16]_i_10 
       (.I0(ex_mstatus_data[16]),
        .I1(ex_mie_data[16]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mip_data[16]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .O(\mem_data[16]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \mem_data[16]_i_11 
       (.I0(ex_mtvec_data[16]),
        .I1(ex_mscratch_data[16]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mcause_data[16]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .I5(\ex_mepc_data_reg[31]_0 [16]),
        .O(\mem_data[16]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_data[16]_i_12 
       (.I0(ex_regs1_in[19]),
        .I1(ex_regs2_in[19]),
        .O(\mem_data[16]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_data[16]_i_13 
       (.I0(ex_regs1_in[18]),
        .I1(ex_regs2_in[18]),
        .O(\mem_data[16]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_data[16]_i_14 
       (.I0(ex_regs1_in[17]),
        .I1(ex_regs2_in[17]),
        .O(\mem_data[16]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_data[16]_i_15 
       (.I0(ex_regs1_in[16]),
        .I1(ex_regs2_in[16]),
        .O(\mem_data[16]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \mem_data[16]_i_16 
       (.I0(ex_regs1_in[1]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs2_in[4]),
        .I3(ex_regs1_in[9]),
        .I4(ex_regs2_in[2]),
        .I5(\mem_data[16]_i_22_n_0 ),
        .O(\mem_data[16]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h7777474477774777)) 
    \mem_data[16]_i_17 
       (.I0(\mem_data[18]_i_16_n_0 ),
        .I1(ex_regs2_in[2]),
        .I2(ex_regs1_in[7]),
        .I3(ex_regs2_in[3]),
        .I4(ex_regs2_in[4]),
        .I5(ex_regs1_in[15]),
        .O(\mem_data[16]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data[16]_i_18 
       (.I0(\mem_data[18]_i_18_n_0 ),
        .I1(ex_regs2_in[1]),
        .I2(\mem_data[16]_i_23_n_0 ),
        .O(\mem_data[16]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h3BBF)) 
    \mem_data[16]_i_19 
       (.I0(ex_alu_funct3_in[0]),
        .I1(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I2(ex_regs2_in[16]),
        .I3(ex_regs1_in[16]),
        .O(\mem_data[16]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hB888B8BBB8BBB8BB)) 
    \mem_data[16]_i_2 
       (.I0(\mem_data[16]_i_4_n_0 ),
        .I1(\mem_data[24]_i_3_n_0 ),
        .I2(\mem_data[16]_i_5_n_0 ),
        .I3(\mem_data[31]_i_9_n_0 ),
        .I4(ex_regs2_in[16]),
        .I5(\mem_data[31]_i_3_n_0 ),
        .O(\mem_data[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBEFEBEBEBEFFFEFF)) 
    \mem_data[16]_i_20 
       (.I0(ex_alu_funct7_in[1]),
        .I1(ex_alu_funct7_in[0]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs1_in[16]),
        .I4(\ex/data2 ),
        .I5(ex_regs2_in[16]),
        .O(\mem_data[16]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h000000000909F606)) 
    \mem_data[16]_i_21 
       (.I0(ex_regs1_in[16]),
        .I1(ex_regs2_in[16]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs2_in[0]),
        .I4(ex_alu_funct7_in[5]),
        .I5(\mem_data[24]_i_26_n_0 ),
        .O(\mem_data[16]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'hF4F7)) 
    \mem_data[16]_i_22 
       (.I0(ex_regs1_in[5]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs2_in[4]),
        .I3(ex_regs1_in[13]),
        .O(\mem_data[16]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \mem_data[16]_i_23 
       (.I0(ex_regs1_in[28]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs1_in[20]),
        .I3(ex_regs2_in[4]),
        .I4(ex_regs2_in[2]),
        .I5(\mem_data[16]_i_24_n_0 ),
        .O(\mem_data[16]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \mem_data[16]_i_24 
       (.I0(ex_regs1_in[24]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs1_in[16]),
        .I3(ex_regs2_in[4]),
        .O(\mem_data[16]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEEFEFF)) 
    \mem_data[16]_i_3 
       (.I0(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I1(ex_alu_funct3_in[2]),
        .I2(ex_alu_funct3_in[0]),
        .I3(\mem_data_reg[16]_i_6_n_7 ),
        .I4(\mem_data[16]_i_7_n_0 ),
        .I5(\mem_data[16]_i_8_n_0 ),
        .O(\mem_data[16]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'hAFACAFAF)) 
    \mem_data[16]_i_4 
       (.I0(\mem_data[16]_i_9_n_0 ),
        .I1(ex_alu_funct3_in[0]),
        .I2(ex_alu_funct3_in[2]),
        .I3(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I4(\mem_data_reg[16]_i_6_n_7 ),
        .O(\mem_data[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7070707777777077)) 
    \mem_data[16]_i_5 
       (.I0(\mem_data[31]_i_3_n_0 ),
        .I1(ex_ret_addr_in[16]),
        .I2(\mem_data[31]_i_17_n_0 ),
        .I3(\mem_data[16]_i_10_n_0 ),
        .I4(\mem_data[31]_i_16_n_0 ),
        .I5(\mem_data[16]_i_11_n_0 ),
        .O(\mem_data[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000004747FF00)) 
    \mem_data[16]_i_7 
       (.I0(\mem_data[16]_i_16_n_0 ),
        .I1(ex_regs2_in[1]),
        .I2(\mem_data[16]_i_17_n_0 ),
        .I3(\mem_data[17]_i_8_n_0 ),
        .I4(ex_regs2_in[0]),
        .I5(\mem_data[0]_i_11_n_0 ),
        .O(\mem_data[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000A808AAAAAAAA)) 
    \mem_data[16]_i_8 
       (.I0(ex_alu_funct3_in[2]),
        .I1(\mem_data[16]_i_18_n_0 ),
        .I2(ex_regs2_in[0]),
        .I3(\mem_data[17]_i_9_n_0 ),
        .I4(\mem_data[0]_i_7_n_0 ),
        .I5(\mem_data[16]_i_19_n_0 ),
        .O(\mem_data[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h000D0D0D0D0D0D0D)) 
    \mem_data[16]_i_9 
       (.I0(\mem_data[24]_i_15_n_0 ),
        .I1(\mem_data[16]_i_20_n_0 ),
        .I2(\mem_data[16]_i_21_n_0 ),
        .I3(\mcause[31]_i_6_n_0 ),
        .I4(ex_regs1_in[16]),
        .I5(ex_regs2_in[16]),
        .O(\mem_data[16]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4440000055555555)) 
    \mem_data[17]_i_1 
       (.I0(Q),
        .I1(\mem_data[17]_i_2_n_0 ),
        .I2(ex_regs1_in[17]),
        .I3(\mem_data[31]_i_3_n_0 ),
        .I4(\mem_data[31]_i_4_n_0 ),
        .I5(\mem_data[17]_i_3_n_0 ),
        .O(reset_global_reg_0[17]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h3BBF)) 
    \mem_data[17]_i_10 
       (.I0(ex_alu_funct3_in[0]),
        .I1(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I2(ex_regs2_in[17]),
        .I3(ex_regs1_in[17]),
        .O(\mem_data[17]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \mem_data[17]_i_11 
       (.I0(ex_mtvec_data[17]),
        .I1(ex_mscratch_data[17]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mcause_data[17]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .I5(\ex_mepc_data_reg[31]_0 [17]),
        .O(\mem_data[17]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hC0C0AFA0)) 
    \mem_data[17]_i_12 
       (.I0(ex_mstatus_data[17]),
        .I1(ex_mie_data[17]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mip_data[17]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .O(\mem_data[17]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h000D0D0D0D0D0D0D)) 
    \mem_data[17]_i_13 
       (.I0(\mem_data[24]_i_15_n_0 ),
        .I1(\mem_data[17]_i_17_n_0 ),
        .I2(\mem_data[17]_i_18_n_0 ),
        .I3(\mcause[31]_i_6_n_0 ),
        .I4(ex_regs1_in[17]),
        .I5(ex_regs2_in[17]),
        .O(\mem_data[17]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hF4F7)) 
    \mem_data[17]_i_14 
       (.I0(ex_regs1_in[2]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs2_in[4]),
        .I3(ex_regs1_in[10]),
        .O(\mem_data[17]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hF4F7)) 
    \mem_data[17]_i_15 
       (.I0(ex_regs1_in[6]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs2_in[4]),
        .I3(ex_regs1_in[14]),
        .O(\mem_data[17]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \mem_data[17]_i_16 
       (.I0(ex_regs1_in[29]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs1_in[21]),
        .I3(ex_regs2_in[4]),
        .I4(ex_regs2_in[2]),
        .I5(\mem_data[17]_i_19_n_0 ),
        .O(\mem_data[17]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hBEFEBEBEBEFFFEFF)) 
    \mem_data[17]_i_17 
       (.I0(ex_alu_funct7_in[1]),
        .I1(ex_alu_funct7_in[0]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs1_in[17]),
        .I4(\ex/data2 ),
        .I5(ex_regs2_in[17]),
        .O(\mem_data[17]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h000000000909F606)) 
    \mem_data[17]_i_18 
       (.I0(ex_regs1_in[17]),
        .I1(ex_regs2_in[17]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs2_in[1]),
        .I4(ex_alu_funct7_in[5]),
        .I5(\mem_data[24]_i_26_n_0 ),
        .O(\mem_data[17]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \mem_data[17]_i_19 
       (.I0(ex_regs1_in[25]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs1_in[17]),
        .I3(ex_regs2_in[4]),
        .O(\mem_data[17]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF10FF)) 
    \mem_data[17]_i_2 
       (.I0(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I1(ex_alu_funct3_in[2]),
        .I2(\mem_data[17]_i_4_n_0 ),
        .I3(\mem_data[24]_i_3_n_0 ),
        .I4(\mem_data[17]_i_5_n_0 ),
        .O(\mem_data[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004777)) 
    \mem_data[17]_i_3 
       (.I0(\mem_data[17]_i_6_n_0 ),
        .I1(\mem_data[31]_i_9_n_0 ),
        .I2(ex_regs2_in[17]),
        .I3(\mem_data[31]_i_3_n_0 ),
        .I4(\mem_data[24]_i_3_n_0 ),
        .I5(\mem_data[17]_i_7_n_0 ),
        .O(\mem_data[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_data[17]_i_4 
       (.I0(\mem_data_reg[16]_i_6_n_6 ),
        .I1(\mem_data[0]_i_13_n_0 ),
        .I2(\mem_data[18]_i_11_n_0 ),
        .I3(ex_regs2_in[0]),
        .I4(\mem_data[17]_i_8_n_0 ),
        .I5(\mem_data[30]_i_9_n_0 ),
        .O(\mem_data[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000A808AAAAAAAA)) 
    \mem_data[17]_i_5 
       (.I0(ex_alu_funct3_in[2]),
        .I1(\mem_data[17]_i_9_n_0 ),
        .I2(ex_regs2_in[0]),
        .I3(\mem_data[18]_i_12_n_0 ),
        .I4(\mem_data[0]_i_7_n_0 ),
        .I5(\mem_data[17]_i_10_n_0 ),
        .O(\mem_data[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \mem_data[17]_i_6 
       (.I0(\mem_data[31]_i_3_n_0 ),
        .I1(ex_ret_addr_in[17]),
        .I2(\mem_data[31]_i_17_n_0 ),
        .I3(\mem_data[17]_i_11_n_0 ),
        .I4(\mem_data[31]_i_16_n_0 ),
        .I5(\mem_data[17]_i_12_n_0 ),
        .O(\mem_data[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEEAEAAAAEEAEEEAE)) 
    \mem_data[17]_i_7 
       (.I0(\mem_data[31]_i_4_n_0 ),
        .I1(\mem_data[24]_i_3_n_0 ),
        .I2(\mem_data_reg[16]_i_6_n_6 ),
        .I3(\mem_be_n[3]_i_2_n_0 ),
        .I4(\mem_data[17]_i_13_n_0 ),
        .I5(ex_alu_funct3_in[2]),
        .O(\mem_data[17]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h53FF5300)) 
    \mem_data[17]_i_8 
       (.I0(\mem_data[17]_i_14_n_0 ),
        .I1(\mem_data[17]_i_15_n_0 ),
        .I2(ex_regs2_in[2]),
        .I3(ex_regs2_in[1]),
        .I4(\mem_data[19]_i_14_n_0 ),
        .O(\mem_data[17]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data[17]_i_9 
       (.I0(\mem_data[19]_i_15_n_0 ),
        .I1(ex_regs2_in[1]),
        .I2(\mem_data[17]_i_16_n_0 ),
        .O(\mem_data[17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4545454444444444)) 
    \mem_data[18]_i_1 
       (.I0(Q),
        .I1(\mem_data[18]_i_2_n_0 ),
        .I2(\mem_data[18]_i_3_n_0 ),
        .I3(ex_regs1_in[18]),
        .I4(\mem_data[31]_i_3_n_0 ),
        .I5(\mem_data[31]_i_4_n_0 ),
        .O(reset_global_reg_0[18]));
  LUT6 #(
    .INIT(64'h000D0D0D0D0D0D0D)) 
    \mem_data[18]_i_10 
       (.I0(\mem_data[24]_i_15_n_0 ),
        .I1(\mem_data[18]_i_14_n_0 ),
        .I2(\mem_data[18]_i_15_n_0 ),
        .I3(\mcause[31]_i_6_n_0 ),
        .I4(ex_regs1_in[18]),
        .I5(ex_regs2_in[18]),
        .O(\mem_data[18]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mem_data[18]_i_11 
       (.I0(\mem_data[18]_i_16_n_0 ),
        .I1(ex_regs2_in[2]),
        .I2(\mem_data[18]_i_17_n_0 ),
        .I3(ex_regs2_in[1]),
        .I4(\mem_data[20]_i_14_n_0 ),
        .O(\mem_data[18]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data[18]_i_12 
       (.I0(\mem_data[20]_i_15_n_0 ),
        .I1(ex_regs2_in[1]),
        .I2(\mem_data[18]_i_18_n_0 ),
        .O(\mem_data[18]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h3BBF)) 
    \mem_data[18]_i_13 
       (.I0(ex_alu_funct3_in[0]),
        .I1(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I2(ex_regs2_in[18]),
        .I3(ex_regs1_in[18]),
        .O(\mem_data[18]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hBEFEBEBEBEFFFEFF)) 
    \mem_data[18]_i_14 
       (.I0(ex_alu_funct7_in[1]),
        .I1(ex_alu_funct7_in[0]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs1_in[18]),
        .I4(\ex/data2 ),
        .I5(ex_regs2_in[18]),
        .O(\mem_data[18]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h000000000909F606)) 
    \mem_data[18]_i_15 
       (.I0(ex_regs1_in[18]),
        .I1(ex_regs2_in[18]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs2_in[2]),
        .I4(ex_alu_funct7_in[5]),
        .I5(\mem_data[24]_i_26_n_0 ),
        .O(\mem_data[18]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \mem_data[18]_i_16 
       (.I0(ex_regs1_in[11]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs1_in[3]),
        .I3(ex_regs2_in[4]),
        .O(\mem_data[18]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \mem_data[18]_i_17 
       (.I0(ex_regs1_in[7]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs1_in[15]),
        .I3(ex_regs2_in[4]),
        .O(\mem_data[18]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \mem_data[18]_i_18 
       (.I0(ex_regs1_in[30]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs1_in[22]),
        .I3(ex_regs2_in[4]),
        .I4(ex_regs2_in[2]),
        .I5(\mem_data[18]_i_19_n_0 ),
        .O(\mem_data[18]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \mem_data[18]_i_19 
       (.I0(ex_regs1_in[26]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs1_in[18]),
        .I3(ex_regs2_in[4]),
        .O(\mem_data[18]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFB888)) 
    \mem_data[18]_i_2 
       (.I0(\mem_data[18]_i_4_n_0 ),
        .I1(\mem_data[31]_i_9_n_0 ),
        .I2(ex_regs2_in[18]),
        .I3(\mem_data[31]_i_3_n_0 ),
        .I4(\mem_data[24]_i_3_n_0 ),
        .I5(\mem_data[18]_i_5_n_0 ),
        .O(\mem_data[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000FD00)) 
    \mem_data[18]_i_3 
       (.I0(\mem_data[18]_i_6_n_0 ),
        .I1(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I2(ex_alu_funct3_in[2]),
        .I3(\mem_data[24]_i_3_n_0 ),
        .I4(\mem_data[18]_i_7_n_0 ),
        .O(\mem_data[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \mem_data[18]_i_4 
       (.I0(\mem_data[31]_i_3_n_0 ),
        .I1(ex_ret_addr_in[18]),
        .I2(\mem_data[31]_i_17_n_0 ),
        .I3(\mem_data[18]_i_8_n_0 ),
        .I4(\mem_data[31]_i_16_n_0 ),
        .I5(\mem_data[18]_i_9_n_0 ),
        .O(\mem_data[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEAEAAAAEEAEEEAE)) 
    \mem_data[18]_i_5 
       (.I0(\mem_data[31]_i_4_n_0 ),
        .I1(\mem_data[24]_i_3_n_0 ),
        .I2(\mem_data_reg[16]_i_6_n_5 ),
        .I3(\mem_be_n[3]_i_2_n_0 ),
        .I4(\mem_data[18]_i_10_n_0 ),
        .I5(ex_alu_funct3_in[2]),
        .O(\mem_data[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_data[18]_i_6 
       (.I0(\mem_data_reg[16]_i_6_n_5 ),
        .I1(\mem_data[0]_i_13_n_0 ),
        .I2(\mem_data[19]_i_8_n_0 ),
        .I3(ex_regs2_in[0]),
        .I4(\mem_data[18]_i_11_n_0 ),
        .I5(\mem_data[30]_i_9_n_0 ),
        .O(\mem_data[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00008A80AAAAAAAA)) 
    \mem_data[18]_i_7 
       (.I0(ex_alu_funct3_in[2]),
        .I1(\mem_data[19]_i_9_n_0 ),
        .I2(ex_regs2_in[0]),
        .I3(\mem_data[18]_i_12_n_0 ),
        .I4(\mem_data[0]_i_7_n_0 ),
        .I5(\mem_data[18]_i_13_n_0 ),
        .O(\mem_data[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \mem_data[18]_i_8 
       (.I0(ex_mtvec_data[18]),
        .I1(ex_mscratch_data[18]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mcause_data[18]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .I5(\ex_mepc_data_reg[31]_0 [18]),
        .O(\mem_data[18]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hC0C0AFA0)) 
    \mem_data[18]_i_9 
       (.I0(ex_mstatus_data[18]),
        .I1(ex_mie_data[18]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mip_data[18]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .O(\mem_data[18]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4440000055555555)) 
    \mem_data[19]_i_1 
       (.I0(Q),
        .I1(\mem_data[19]_i_2_n_0 ),
        .I2(ex_regs1_in[19]),
        .I3(\mem_data[31]_i_3_n_0 ),
        .I4(\mem_data[31]_i_4_n_0 ),
        .I5(\mem_data[19]_i_3_n_0 ),
        .O(reset_global_reg_0[19]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h3BBF)) 
    \mem_data[19]_i_10 
       (.I0(ex_alu_funct3_in[0]),
        .I1(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I2(ex_regs2_in[19]),
        .I3(ex_regs1_in[19]),
        .O(\mem_data[19]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \mem_data[19]_i_11 
       (.I0(ex_mtvec_data[19]),
        .I1(ex_mscratch_data[19]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mcause_data[19]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .I5(\ex_mepc_data_reg[31]_0 [19]),
        .O(\mem_data[19]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hC0C0AFA0)) 
    \mem_data[19]_i_12 
       (.I0(ex_mstatus_data[19]),
        .I1(ex_mie_data[19]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mip_data[19]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .O(\mem_data[19]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h000D0D0D0D0D0D0D)) 
    \mem_data[19]_i_13 
       (.I0(\mem_data[24]_i_15_n_0 ),
        .I1(\mem_data[19]_i_16_n_0 ),
        .I2(\mem_data[19]_i_17_n_0 ),
        .I3(\mcause[31]_i_6_n_0 ),
        .I4(ex_regs1_in[19]),
        .I5(ex_regs2_in[19]),
        .O(\mem_data[19]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0B08FFFF0B080000)) 
    \mem_data[19]_i_14 
       (.I0(ex_regs1_in[4]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs2_in[4]),
        .I3(ex_regs1_in[12]),
        .I4(ex_regs2_in[2]),
        .I5(\mem_data[23]_i_18_n_0 ),
        .O(\mem_data[19]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \mem_data[19]_i_15 
       (.I0(ex_regs1_in[31]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs1_in[23]),
        .I3(ex_regs2_in[4]),
        .I4(ex_regs2_in[2]),
        .I5(\mem_data[19]_i_18_n_0 ),
        .O(\mem_data[19]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hBEFEBEBEBEFFFEFF)) 
    \mem_data[19]_i_16 
       (.I0(ex_alu_funct7_in[1]),
        .I1(ex_alu_funct7_in[0]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs1_in[19]),
        .I4(\ex/data2 ),
        .I5(ex_regs2_in[19]),
        .O(\mem_data[19]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h000000000909F606)) 
    \mem_data[19]_i_17 
       (.I0(ex_regs1_in[19]),
        .I1(ex_regs2_in[19]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs2_in[3]),
        .I4(ex_alu_funct7_in[5]),
        .I5(\mem_data[24]_i_26_n_0 ),
        .O(\mem_data[19]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \mem_data[19]_i_18 
       (.I0(ex_regs1_in[27]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs1_in[19]),
        .I3(ex_regs2_in[4]),
        .O(\mem_data[19]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'hFFFF10FF)) 
    \mem_data[19]_i_2 
       (.I0(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I1(ex_alu_funct3_in[2]),
        .I2(\mem_data[19]_i_4_n_0 ),
        .I3(\mem_data[24]_i_3_n_0 ),
        .I4(\mem_data[19]_i_5_n_0 ),
        .O(\mem_data[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004777)) 
    \mem_data[19]_i_3 
       (.I0(\mem_data[19]_i_6_n_0 ),
        .I1(\mem_data[31]_i_9_n_0 ),
        .I2(ex_regs2_in[19]),
        .I3(\mem_data[31]_i_3_n_0 ),
        .I4(\mem_data[24]_i_3_n_0 ),
        .I5(\mem_data[19]_i_7_n_0 ),
        .O(\mem_data[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_data[19]_i_4 
       (.I0(\mem_data_reg[16]_i_6_n_4 ),
        .I1(\mem_data[0]_i_13_n_0 ),
        .I2(\mem_data[20]_i_8_n_0 ),
        .I3(ex_regs2_in[0]),
        .I4(\mem_data[19]_i_8_n_0 ),
        .I5(\mem_data[30]_i_9_n_0 ),
        .O(\mem_data[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00008A80AAAAAAAA)) 
    \mem_data[19]_i_5 
       (.I0(ex_alu_funct3_in[2]),
        .I1(\mem_data[20]_i_9_n_0 ),
        .I2(ex_regs2_in[0]),
        .I3(\mem_data[19]_i_9_n_0 ),
        .I4(\mem_data[0]_i_7_n_0 ),
        .I5(\mem_data[19]_i_10_n_0 ),
        .O(\mem_data[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \mem_data[19]_i_6 
       (.I0(\mem_data[31]_i_3_n_0 ),
        .I1(ex_ret_addr_in[19]),
        .I2(\mem_data[31]_i_17_n_0 ),
        .I3(\mem_data[19]_i_11_n_0 ),
        .I4(\mem_data[31]_i_16_n_0 ),
        .I5(\mem_data[19]_i_12_n_0 ),
        .O(\mem_data[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEEAEAAAAEEAEEEAE)) 
    \mem_data[19]_i_7 
       (.I0(\mem_data[31]_i_4_n_0 ),
        .I1(\mem_data[24]_i_3_n_0 ),
        .I2(\mem_data_reg[16]_i_6_n_4 ),
        .I3(\mem_be_n[3]_i_2_n_0 ),
        .I4(\mem_data[19]_i_13_n_0 ),
        .I5(ex_alu_funct3_in[2]),
        .O(\mem_data[19]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data[19]_i_8 
       (.I0(\mem_data[19]_i_14_n_0 ),
        .I1(ex_regs2_in[1]),
        .I2(\mem_data[21]_i_14_n_0 ),
        .O(\mem_data[19]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data[19]_i_9 
       (.I0(\mem_data[21]_i_15_n_0 ),
        .I1(ex_regs2_in[1]),
        .I2(\mem_data[19]_i_15_n_0 ),
        .O(\mem_data[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4440000055555555)) 
    \mem_data[1]_i_1 
       (.I0(Q),
        .I1(\mem_data[1]_i_2_n_0 ),
        .I2(ex_regs1_in[1]),
        .I3(\mem_data[31]_i_3_n_0 ),
        .I4(\mem_data[31]_i_4_n_0 ),
        .I5(\mem_data[1]_i_3_n_0 ),
        .O(reset_global_reg_0[1]));
  LUT5 #(
    .INIT(32'hC0C0AFA0)) 
    \mem_data[1]_i_10 
       (.I0(ex_mstatus_data[1]),
        .I1(ex_mie_data[1]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mip_data[1]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .O(\mem_data[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h000000000DDDDDDD)) 
    \mem_data[1]_i_11 
       (.I0(\mem_data[24]_i_15_n_0 ),
        .I1(\mem_data[1]_i_12_n_0 ),
        .I2(\mcause[31]_i_6_n_0 ),
        .I3(ex_regs1_in[1]),
        .I4(ex_regs2_in[1]),
        .I5(\mem_data[1]_i_13_n_0 ),
        .O(\mem_data[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hBEFEBEBEBEFFFEFF)) 
    \mem_data[1]_i_12 
       (.I0(ex_alu_funct7_in[1]),
        .I1(ex_alu_funct7_in[0]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs1_in[1]),
        .I4(\ex/data2 ),
        .I5(ex_regs2_in[1]),
        .O(\mem_data[1]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h000021D2)) 
    \mem_data[1]_i_13 
       (.I0(ex_regs2_in[1]),
        .I1(ex_alu_funct7_in[2]),
        .I2(ex_regs1_in[1]),
        .I3(ex_alu_funct7_in[5]),
        .I4(\mem_data[24]_i_26_n_0 ),
        .O(\mem_data[1]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hBBBBBBBF)) 
    \mem_data[1]_i_2 
       (.I0(\mem_data[1]_i_4_n_0 ),
        .I1(\mem_data[24]_i_3_n_0 ),
        .I2(ex_alu_funct3_in[2]),
        .I3(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I4(\mem_data[1]_i_5_n_0 ),
        .O(\mem_data[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004777)) 
    \mem_data[1]_i_3 
       (.I0(\mem_data[1]_i_6_n_0 ),
        .I1(\mem_data[31]_i_9_n_0 ),
        .I2(\mem_data[31]_i_3_n_0 ),
        .I3(ex_regs2_in[1]),
        .I4(\mem_data[24]_i_3_n_0 ),
        .I5(\mem_data[1]_i_7_n_0 ),
        .O(\mem_data[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00008A80AAAAAAAA)) 
    \mem_data[1]_i_4 
       (.I0(ex_alu_funct3_in[2]),
        .I1(\mem_data[2]_i_8_n_0 ),
        .I2(ex_regs2_in[0]),
        .I3(\mem_data[0]_i_5_n_0 ),
        .I4(\mem_data[0]_i_7_n_0 ),
        .I5(\mem_data[1]_i_8_n_0 ),
        .O(\mem_data[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7777777770777000)) 
    \mem_data[1]_i_5 
       (.I0(\mem_data[0]_i_13_n_0 ),
        .I1(\mem_data_reg[0]_i_12_n_6 ),
        .I2(\mem_data[0]_i_10_n_0 ),
        .I3(ex_regs2_in[0]),
        .I4(\mem_data[2]_i_10_n_0 ),
        .I5(\mem_data[0]_i_11_n_0 ),
        .O(\mem_data[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \mem_data[1]_i_6 
       (.I0(\mem_data[31]_i_3_n_0 ),
        .I1(ex_ret_addr_in[1]),
        .I2(\mem_data[31]_i_17_n_0 ),
        .I3(\mem_data[1]_i_9_n_0 ),
        .I4(\mem_data[31]_i_16_n_0 ),
        .I5(\mem_data[1]_i_10_n_0 ),
        .O(\mem_data[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEEAEAAAAEEAEEEAE)) 
    \mem_data[1]_i_7 
       (.I0(\mem_data[31]_i_4_n_0 ),
        .I1(\mem_data[24]_i_3_n_0 ),
        .I2(\mem_data_reg[0]_i_12_n_6 ),
        .I3(\mem_be_n[3]_i_2_n_0 ),
        .I4(\mem_data[1]_i_11_n_0 ),
        .I5(ex_alu_funct3_in[2]),
        .O(\mem_data[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h3BBF)) 
    \mem_data[1]_i_8 
       (.I0(ex_alu_funct3_in[0]),
        .I1(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I2(ex_regs2_in[1]),
        .I3(ex_regs1_in[1]),
        .O(\mem_data[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \mem_data[1]_i_9 
       (.I0(ex_mtvec_data[1]),
        .I1(ex_mscratch_data[1]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mcause_data[1]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .I5(\ex_mepc_data_reg[31]_0 [1]),
        .O(\mem_data[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4440000055555555)) 
    \mem_data[20]_i_1 
       (.I0(Q),
        .I1(\mem_data[20]_i_2_n_0 ),
        .I2(ex_regs1_in[20]),
        .I3(\mem_data[31]_i_3_n_0 ),
        .I4(\mem_data[31]_i_4_n_0 ),
        .I5(\mem_data[20]_i_3_n_0 ),
        .O(reset_global_reg_0[20]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h3BBF)) 
    \mem_data[20]_i_10 
       (.I0(ex_alu_funct3_in[0]),
        .I1(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I2(ex_regs2_in[20]),
        .I3(ex_regs1_in[20]),
        .O(\mem_data[20]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \mem_data[20]_i_11 
       (.I0(ex_mtvec_data[20]),
        .I1(ex_mscratch_data[20]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mcause_data[20]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .I5(\ex_mepc_data_reg[31]_0 [20]),
        .O(\mem_data[20]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hC0C0AFA0)) 
    \mem_data[20]_i_12 
       (.I0(ex_mstatus_data[20]),
        .I1(ex_mie_data[20]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mip_data[20]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .O(\mem_data[20]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h000D0D0D0D0D0D0D)) 
    \mem_data[20]_i_13 
       (.I0(\mem_data[24]_i_15_n_0 ),
        .I1(\mem_data[20]_i_16_n_0 ),
        .I2(\mem_data[20]_i_17_n_0 ),
        .I3(\mcause[31]_i_6_n_0 ),
        .I4(ex_regs1_in[20]),
        .I5(ex_regs2_in[20]),
        .O(\mem_data[20]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0B08FFFF0B080000)) 
    \mem_data[20]_i_14 
       (.I0(ex_regs1_in[5]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs2_in[4]),
        .I3(ex_regs1_in[13]),
        .I4(ex_regs2_in[2]),
        .I5(\mem_data[23]_i_17_n_0 ),
        .O(\mem_data[20]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \mem_data[20]_i_15 
       (.I0(ex_regs1_in[24]),
        .I1(ex_regs2_in[2]),
        .I2(ex_regs1_in[28]),
        .I3(ex_regs2_in[3]),
        .I4(ex_regs1_in[20]),
        .I5(ex_regs2_in[4]),
        .O(\mem_data[20]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hBEFEBEBEBEFFFEFF)) 
    \mem_data[20]_i_16 
       (.I0(ex_alu_funct7_in[1]),
        .I1(ex_alu_funct7_in[0]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs1_in[20]),
        .I4(\ex/data2 ),
        .I5(ex_regs2_in[20]),
        .O(\mem_data[20]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h000000000909F606)) 
    \mem_data[20]_i_17 
       (.I0(ex_regs1_in[20]),
        .I1(ex_regs2_in[20]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs2_in[4]),
        .I4(ex_alu_funct7_in[5]),
        .I5(\mem_data[24]_i_26_n_0 ),
        .O(\mem_data[20]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF10FF)) 
    \mem_data[20]_i_2 
       (.I0(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I1(ex_alu_funct3_in[2]),
        .I2(\mem_data[20]_i_4_n_0 ),
        .I3(\mem_data[24]_i_3_n_0 ),
        .I4(\mem_data[20]_i_5_n_0 ),
        .O(\mem_data[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004777)) 
    \mem_data[20]_i_3 
       (.I0(\mem_data[20]_i_6_n_0 ),
        .I1(\mem_data[31]_i_9_n_0 ),
        .I2(ex_regs2_in[20]),
        .I3(\mem_data[31]_i_3_n_0 ),
        .I4(\mem_data[24]_i_3_n_0 ),
        .I5(\mem_data[20]_i_7_n_0 ),
        .O(\mem_data[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_data[20]_i_4 
       (.I0(\mem_data_reg[24]_i_18_n_7 ),
        .I1(\mem_data[0]_i_13_n_0 ),
        .I2(\mem_data[21]_i_8_n_0 ),
        .I3(ex_regs2_in[0]),
        .I4(\mem_data[20]_i_8_n_0 ),
        .I5(\mem_data[30]_i_9_n_0 ),
        .O(\mem_data[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00008A80AAAAAAAA)) 
    \mem_data[20]_i_5 
       (.I0(ex_alu_funct3_in[2]),
        .I1(\mem_data[21]_i_9_n_0 ),
        .I2(ex_regs2_in[0]),
        .I3(\mem_data[20]_i_9_n_0 ),
        .I4(\mem_data[0]_i_7_n_0 ),
        .I5(\mem_data[20]_i_10_n_0 ),
        .O(\mem_data[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \mem_data[20]_i_6 
       (.I0(\mem_data[31]_i_3_n_0 ),
        .I1(ex_ret_addr_in[20]),
        .I2(\mem_data[31]_i_17_n_0 ),
        .I3(\mem_data[20]_i_11_n_0 ),
        .I4(\mem_data[31]_i_16_n_0 ),
        .I5(\mem_data[20]_i_12_n_0 ),
        .O(\mem_data[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEEAEAAAAEEAEEEAE)) 
    \mem_data[20]_i_7 
       (.I0(\mem_data[31]_i_4_n_0 ),
        .I1(\mem_data[24]_i_3_n_0 ),
        .I2(\mem_data_reg[24]_i_18_n_7 ),
        .I3(\mem_be_n[3]_i_2_n_0 ),
        .I4(\mem_data[20]_i_13_n_0 ),
        .I5(ex_alu_funct3_in[2]),
        .O(\mem_data[20]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data[20]_i_8 
       (.I0(\mem_data[20]_i_14_n_0 ),
        .I1(ex_regs2_in[1]),
        .I2(\mem_data[22]_i_14_n_0 ),
        .O(\mem_data[20]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data[20]_i_9 
       (.I0(\mem_data[22]_i_15_n_0 ),
        .I1(ex_regs2_in[1]),
        .I2(\mem_data[20]_i_15_n_0 ),
        .O(\mem_data[20]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4440000055555555)) 
    \mem_data[21]_i_1 
       (.I0(Q),
        .I1(\mem_data[21]_i_2_n_0 ),
        .I2(ex_regs1_in[21]),
        .I3(\mem_data[31]_i_3_n_0 ),
        .I4(\mem_data[31]_i_4_n_0 ),
        .I5(\mem_data[21]_i_3_n_0 ),
        .O(reset_global_reg_0[21]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h3BBF)) 
    \mem_data[21]_i_10 
       (.I0(ex_alu_funct3_in[0]),
        .I1(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I2(ex_regs2_in[21]),
        .I3(ex_regs1_in[21]),
        .O(\mem_data[21]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \mem_data[21]_i_11 
       (.I0(ex_mtvec_data[21]),
        .I1(ex_mscratch_data[21]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mcause_data[21]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .I5(\ex_mepc_data_reg[31]_0 [21]),
        .O(\mem_data[21]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hC0C0AFA0)) 
    \mem_data[21]_i_12 
       (.I0(ex_mstatus_data[21]),
        .I1(ex_mie_data[21]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mip_data[21]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .O(\mem_data[21]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h000D0D0D0D0D0D0D)) 
    \mem_data[21]_i_13 
       (.I0(\mem_data[24]_i_15_n_0 ),
        .I1(\mem_data[21]_i_16_n_0 ),
        .I2(\mem_data[21]_i_17_n_0 ),
        .I3(\mcause[31]_i_6_n_0 ),
        .I4(ex_regs1_in[21]),
        .I5(ex_regs2_in[21]),
        .O(\mem_data[21]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0B08FFFF0B080000)) 
    \mem_data[21]_i_14 
       (.I0(ex_regs1_in[6]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs2_in[4]),
        .I3(ex_regs1_in[14]),
        .I4(ex_regs2_in[2]),
        .I5(\mem_data[25]_i_14_n_0 ),
        .O(\mem_data[21]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \mem_data[21]_i_15 
       (.I0(ex_regs1_in[25]),
        .I1(ex_regs2_in[2]),
        .I2(ex_regs1_in[29]),
        .I3(ex_regs2_in[3]),
        .I4(ex_regs1_in[21]),
        .I5(ex_regs2_in[4]),
        .O(\mem_data[21]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hBEFEBEBEBEFFFEFF)) 
    \mem_data[21]_i_16 
       (.I0(ex_alu_funct7_in[1]),
        .I1(ex_alu_funct7_in[0]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs1_in[21]),
        .I4(\ex/data2 ),
        .I5(ex_regs2_in[21]),
        .O(\mem_data[21]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h000000000909F606)) 
    \mem_data[21]_i_17 
       (.I0(ex_regs1_in[21]),
        .I1(ex_regs2_in[21]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs2_in[5]),
        .I4(ex_alu_funct7_in[5]),
        .I5(\mem_data[24]_i_26_n_0 ),
        .O(\mem_data[21]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF10FF)) 
    \mem_data[21]_i_2 
       (.I0(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I1(ex_alu_funct3_in[2]),
        .I2(\mem_data[21]_i_4_n_0 ),
        .I3(\mem_data[24]_i_3_n_0 ),
        .I4(\mem_data[21]_i_5_n_0 ),
        .O(\mem_data[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004777)) 
    \mem_data[21]_i_3 
       (.I0(\mem_data[21]_i_6_n_0 ),
        .I1(\mem_data[31]_i_9_n_0 ),
        .I2(ex_regs2_in[21]),
        .I3(\mem_data[31]_i_3_n_0 ),
        .I4(\mem_data[24]_i_3_n_0 ),
        .I5(\mem_data[21]_i_7_n_0 ),
        .O(\mem_data[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_data[21]_i_4 
       (.I0(\mem_data_reg[24]_i_18_n_6 ),
        .I1(\mem_data[0]_i_13_n_0 ),
        .I2(\mem_data[22]_i_8_n_0 ),
        .I3(ex_regs2_in[0]),
        .I4(\mem_data[21]_i_8_n_0 ),
        .I5(\mem_data[30]_i_9_n_0 ),
        .O(\mem_data[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00008A80AAAAAAAA)) 
    \mem_data[21]_i_5 
       (.I0(ex_alu_funct3_in[2]),
        .I1(\mem_data[22]_i_9_n_0 ),
        .I2(ex_regs2_in[0]),
        .I3(\mem_data[21]_i_9_n_0 ),
        .I4(\mem_data[0]_i_7_n_0 ),
        .I5(\mem_data[21]_i_10_n_0 ),
        .O(\mem_data[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \mem_data[21]_i_6 
       (.I0(\mem_data[31]_i_3_n_0 ),
        .I1(ex_ret_addr_in[21]),
        .I2(\mem_data[31]_i_17_n_0 ),
        .I3(\mem_data[21]_i_11_n_0 ),
        .I4(\mem_data[31]_i_16_n_0 ),
        .I5(\mem_data[21]_i_12_n_0 ),
        .O(\mem_data[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEEAEAAAAEEAEEEAE)) 
    \mem_data[21]_i_7 
       (.I0(\mem_data[31]_i_4_n_0 ),
        .I1(\mem_data[24]_i_3_n_0 ),
        .I2(\mem_data_reg[24]_i_18_n_6 ),
        .I3(\mem_be_n[3]_i_2_n_0 ),
        .I4(\mem_data[21]_i_13_n_0 ),
        .I5(ex_alu_funct3_in[2]),
        .O(\mem_data[21]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \mem_data[21]_i_8 
       (.I0(\mem_data[23]_i_18_n_0 ),
        .I1(ex_regs2_in[2]),
        .I2(\mem_data[27]_i_16_n_0 ),
        .I3(\mem_data[21]_i_14_n_0 ),
        .I4(ex_regs2_in[1]),
        .O(\mem_data[21]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data[21]_i_9 
       (.I0(\mem_data[23]_i_19_n_0 ),
        .I1(ex_regs2_in[1]),
        .I2(\mem_data[21]_i_15_n_0 ),
        .O(\mem_data[21]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4440000055555555)) 
    \mem_data[22]_i_1 
       (.I0(Q),
        .I1(\mem_data[22]_i_2_n_0 ),
        .I2(ex_regs1_in[22]),
        .I3(\mem_data[31]_i_3_n_0 ),
        .I4(\mem_data[31]_i_4_n_0 ),
        .I5(\mem_data[22]_i_3_n_0 ),
        .O(reset_global_reg_0[22]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h3BBF)) 
    \mem_data[22]_i_10 
       (.I0(ex_alu_funct3_in[0]),
        .I1(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I2(ex_regs2_in[22]),
        .I3(ex_regs1_in[22]),
        .O(\mem_data[22]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \mem_data[22]_i_11 
       (.I0(ex_mtvec_data[22]),
        .I1(ex_mscratch_data[22]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mcause_data[22]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .I5(\ex_mepc_data_reg[31]_0 [22]),
        .O(\mem_data[22]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hC0C0AFA0)) 
    \mem_data[22]_i_12 
       (.I0(ex_mstatus_data[22]),
        .I1(ex_mie_data[22]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mip_data[22]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .O(\mem_data[22]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h000D0D0D0D0D0D0D)) 
    \mem_data[22]_i_13 
       (.I0(\mem_data[24]_i_15_n_0 ),
        .I1(\mem_data[22]_i_16_n_0 ),
        .I2(\mem_data[22]_i_17_n_0 ),
        .I3(\mcause[31]_i_6_n_0 ),
        .I4(ex_regs1_in[22]),
        .I5(ex_regs2_in[22]),
        .O(\mem_data[22]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \mem_data[22]_i_14 
       (.I0(ex_regs1_in[7]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs1_in[15]),
        .I3(ex_regs2_in[4]),
        .I4(ex_regs2_in[2]),
        .I5(\mem_data[26]_i_16_n_0 ),
        .O(\mem_data[22]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \mem_data[22]_i_15 
       (.I0(ex_regs1_in[26]),
        .I1(ex_regs2_in[2]),
        .I2(ex_regs1_in[30]),
        .I3(ex_regs2_in[3]),
        .I4(ex_regs1_in[22]),
        .I5(ex_regs2_in[4]),
        .O(\mem_data[22]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hBEFEBEBEBEFFFEFF)) 
    \mem_data[22]_i_16 
       (.I0(ex_alu_funct7_in[1]),
        .I1(ex_alu_funct7_in[0]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs1_in[22]),
        .I4(\ex/data2 ),
        .I5(ex_regs2_in[22]),
        .O(\mem_data[22]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h000000000909F606)) 
    \mem_data[22]_i_17 
       (.I0(ex_regs1_in[22]),
        .I1(ex_regs2_in[22]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs2_in[6]),
        .I4(ex_alu_funct7_in[5]),
        .I5(\mem_data[24]_i_26_n_0 ),
        .O(\mem_data[22]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF10FF)) 
    \mem_data[22]_i_2 
       (.I0(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I1(ex_alu_funct3_in[2]),
        .I2(\mem_data[22]_i_4_n_0 ),
        .I3(\mem_data[24]_i_3_n_0 ),
        .I4(\mem_data[22]_i_5_n_0 ),
        .O(\mem_data[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004777)) 
    \mem_data[22]_i_3 
       (.I0(\mem_data[22]_i_6_n_0 ),
        .I1(\mem_data[31]_i_9_n_0 ),
        .I2(ex_regs2_in[22]),
        .I3(\mem_data[31]_i_3_n_0 ),
        .I4(\mem_data[24]_i_3_n_0 ),
        .I5(\mem_data[22]_i_7_n_0 ),
        .O(\mem_data[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_data[22]_i_4 
       (.I0(\mem_data_reg[24]_i_18_n_5 ),
        .I1(\mem_data[0]_i_13_n_0 ),
        .I2(\mem_data[23]_i_12_n_0 ),
        .I3(ex_regs2_in[0]),
        .I4(\mem_data[22]_i_8_n_0 ),
        .I5(\mem_data[30]_i_9_n_0 ),
        .O(\mem_data[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00008A80AAAAAAAA)) 
    \mem_data[22]_i_5 
       (.I0(ex_alu_funct3_in[2]),
        .I1(\mem_data[23]_i_13_n_0 ),
        .I2(ex_regs2_in[0]),
        .I3(\mem_data[22]_i_9_n_0 ),
        .I4(\mem_data[0]_i_7_n_0 ),
        .I5(\mem_data[22]_i_10_n_0 ),
        .O(\mem_data[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \mem_data[22]_i_6 
       (.I0(\mem_data[31]_i_3_n_0 ),
        .I1(ex_ret_addr_in[22]),
        .I2(\mem_data[31]_i_17_n_0 ),
        .I3(\mem_data[22]_i_11_n_0 ),
        .I4(\mem_data[31]_i_16_n_0 ),
        .I5(\mem_data[22]_i_12_n_0 ),
        .O(\mem_data[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEEAEAAAAEEAEEEAE)) 
    \mem_data[22]_i_7 
       (.I0(\mem_data[31]_i_4_n_0 ),
        .I1(\mem_data[24]_i_3_n_0 ),
        .I2(\mem_data_reg[24]_i_18_n_5 ),
        .I3(\mem_be_n[3]_i_2_n_0 ),
        .I4(\mem_data[22]_i_13_n_0 ),
        .I5(ex_alu_funct3_in[2]),
        .O(\mem_data[22]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \mem_data[22]_i_8 
       (.I0(\mem_data[23]_i_17_n_0 ),
        .I1(ex_regs2_in[2]),
        .I2(\mem_data[28]_i_16_n_0 ),
        .I3(\mem_data[22]_i_14_n_0 ),
        .I4(ex_regs2_in[1]),
        .O(\mem_data[22]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data[22]_i_9 
       (.I0(\mem_data[24]_i_31_n_0 ),
        .I1(ex_regs2_in[1]),
        .I2(\mem_data[22]_i_15_n_0 ),
        .O(\mem_data[22]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4545454444444444)) 
    \mem_data[23]_i_1 
       (.I0(Q),
        .I1(\mem_data[23]_i_2_n_0 ),
        .I2(\mem_data[23]_i_3_n_0 ),
        .I3(ex_regs1_in[23]),
        .I4(\mem_data[31]_i_3_n_0 ),
        .I5(\mem_data[31]_i_4_n_0 ),
        .O(reset_global_reg_0[23]));
  LUT6 #(
    .INIT(64'h000D0D0D0D0D0D0D)) 
    \mem_data[23]_i_10 
       (.I0(\mem_data[24]_i_15_n_0 ),
        .I1(\mem_data[23]_i_15_n_0 ),
        .I2(\mem_data[23]_i_16_n_0 ),
        .I3(\mcause[31]_i_6_n_0 ),
        .I4(ex_regs1_in[23]),
        .I5(ex_regs2_in[23]),
        .O(\mem_data[23]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_data[23]_i_11 
       (.I0(\mem_data[23]_i_17_n_0 ),
        .I1(\mem_data[28]_i_16_n_0 ),
        .I2(ex_regs2_in[1]),
        .I3(\mem_data[26]_i_16_n_0 ),
        .I4(ex_regs2_in[2]),
        .I5(\mem_data[30]_i_16_n_0 ),
        .O(\mem_data[23]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_data[23]_i_12 
       (.I0(\mem_data[23]_i_18_n_0 ),
        .I1(\mem_data[27]_i_16_n_0 ),
        .I2(ex_regs2_in[1]),
        .I3(\mem_data[25]_i_14_n_0 ),
        .I4(ex_regs2_in[2]),
        .I5(\mem_data[29]_i_16_n_0 ),
        .O(\mem_data[23]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data[23]_i_13 
       (.I0(\mem_data[25]_i_15_n_0 ),
        .I1(ex_regs2_in[1]),
        .I2(\mem_data[23]_i_19_n_0 ),
        .O(\mem_data[23]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h3BBF)) 
    \mem_data[23]_i_14 
       (.I0(ex_alu_funct3_in[0]),
        .I1(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I2(ex_regs2_in[23]),
        .I3(ex_regs1_in[23]),
        .O(\mem_data[23]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hBEFEBEBEBEFFFEFF)) 
    \mem_data[23]_i_15 
       (.I0(ex_alu_funct7_in[1]),
        .I1(ex_alu_funct7_in[0]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs1_in[23]),
        .I4(\ex/data2 ),
        .I5(ex_regs2_in[23]),
        .O(\mem_data[23]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h000000000909F606)) 
    \mem_data[23]_i_16 
       (.I0(ex_regs1_in[23]),
        .I1(ex_regs2_in[23]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs2_in[7]),
        .I4(ex_alu_funct7_in[5]),
        .I5(\mem_data[24]_i_26_n_0 ),
        .O(\mem_data[23]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_data[23]_i_17 
       (.I0(ex_regs1_in[9]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs1_in[1]),
        .I3(ex_regs2_in[4]),
        .I4(ex_regs1_in[17]),
        .O(\mem_data[23]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_data[23]_i_18 
       (.I0(ex_regs1_in[8]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs1_in[0]),
        .I3(ex_regs2_in[4]),
        .I4(ex_regs1_in[16]),
        .O(\mem_data[23]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \mem_data[23]_i_19 
       (.I0(ex_regs1_in[27]),
        .I1(ex_regs2_in[2]),
        .I2(ex_regs1_in[31]),
        .I3(ex_regs2_in[3]),
        .I4(ex_regs1_in[23]),
        .I5(ex_regs2_in[4]),
        .O(\mem_data[23]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFB888)) 
    \mem_data[23]_i_2 
       (.I0(\mem_data[23]_i_4_n_0 ),
        .I1(\mem_data[31]_i_9_n_0 ),
        .I2(ex_regs2_in[23]),
        .I3(\mem_data[31]_i_3_n_0 ),
        .I4(\mem_data[24]_i_3_n_0 ),
        .I5(\mem_data[23]_i_5_n_0 ),
        .O(\mem_data[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000FD00)) 
    \mem_data[23]_i_3 
       (.I0(\mem_data[23]_i_6_n_0 ),
        .I1(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I2(ex_alu_funct3_in[2]),
        .I3(\mem_data[24]_i_3_n_0 ),
        .I4(\mem_data[23]_i_7_n_0 ),
        .O(\mem_data[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \mem_data[23]_i_4 
       (.I0(\mem_data[31]_i_3_n_0 ),
        .I1(ex_ret_addr_in[23]),
        .I2(\mem_data[31]_i_17_n_0 ),
        .I3(\mem_data[23]_i_8_n_0 ),
        .I4(\mem_data[31]_i_16_n_0 ),
        .I5(\mem_data[23]_i_9_n_0 ),
        .O(\mem_data[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEAEAAAAEEAEEEAE)) 
    \mem_data[23]_i_5 
       (.I0(\mem_data[31]_i_4_n_0 ),
        .I1(\mem_data[24]_i_3_n_0 ),
        .I2(\mem_data_reg[24]_i_18_n_4 ),
        .I3(\mem_be_n[3]_i_2_n_0 ),
        .I4(\mem_data[23]_i_10_n_0 ),
        .I5(ex_alu_funct3_in[2]),
        .O(\mem_data[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_data[23]_i_6 
       (.I0(\mem_data_reg[24]_i_18_n_4 ),
        .I1(\mem_data[0]_i_13_n_0 ),
        .I2(\mem_data[23]_i_11_n_0 ),
        .I3(ex_regs2_in[0]),
        .I4(\mem_data[23]_i_12_n_0 ),
        .I5(\mem_data[30]_i_9_n_0 ),
        .O(\mem_data[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000A808AAAAAAAA)) 
    \mem_data[23]_i_7 
       (.I0(ex_alu_funct3_in[2]),
        .I1(\mem_data[23]_i_13_n_0 ),
        .I2(ex_regs2_in[0]),
        .I3(\mem_data[24]_i_23_n_0 ),
        .I4(\mem_data[0]_i_7_n_0 ),
        .I5(\mem_data[23]_i_14_n_0 ),
        .O(\mem_data[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \mem_data[23]_i_8 
       (.I0(ex_mtvec_data[23]),
        .I1(ex_mscratch_data[23]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mcause_data[23]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .I5(\ex_mepc_data_reg[31]_0 [23]),
        .O(\mem_data[23]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hC0C0AFA0)) 
    \mem_data[23]_i_9 
       (.I0(ex_mstatus_data[23]),
        .I1(ex_mie_data[23]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mip_data[23]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .O(\mem_data[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000005455555555)) 
    \mem_data[24]_i_1 
       (.I0(Q),
        .I1(\mem_data[24]_i_2_n_0 ),
        .I2(\mem_data[24]_i_3_n_0 ),
        .I3(\mem_data[24]_i_4_n_0 ),
        .I4(\mem_data[31]_i_4_n_0 ),
        .I5(\mem_data[24]_i_5_n_0 ),
        .O(reset_global_reg_0[24]));
  LUT6 #(
    .INIT(64'h00008A80AAAAAAAA)) 
    \mem_data[24]_i_10 
       (.I0(ex_alu_funct3_in[2]),
        .I1(\mem_data[25]_i_9_n_0 ),
        .I2(ex_regs2_in[0]),
        .I3(\mem_data[24]_i_23_n_0 ),
        .I4(\mem_data[0]_i_7_n_0 ),
        .I5(\mem_data[24]_i_24_n_0 ),
        .O(\mem_data[24]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB0FFFFFFBF)) 
    \mem_data[24]_i_11 
       (.I0(\mem_data[30]_i_9_n_0 ),
        .I1(\mem_data[24]_i_25_n_0 ),
        .I2(ex_alu_funct3_in[0]),
        .I3(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I4(ex_alu_funct3_in[2]),
        .I5(\mem_data_reg[24]_i_9_n_7 ),
        .O(\mem_data[24]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hEBBE)) 
    \mem_data[24]_i_12 
       (.I0(\mip[31]_i_6_n_0 ),
        .I1(ex_alu_funct_csr_in[2]),
        .I2(ex_alu_funct_csr_in[6]),
        .I3(ex_alu_funct_csr_in[0]),
        .O(\mem_data[24]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h001D)) 
    \mem_data[24]_i_13 
       (.I0(ex_alu_funct_csr_in[0]),
        .I1(ex_alu_funct_csr_in[2]),
        .I2(ex_alu_funct_csr_in[6]),
        .I3(\mip[31]_i_6_n_0 ),
        .O(\mem_data[24]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hE400FFFF)) 
    \mem_data[24]_i_14 
       (.I0(\mem_data[24]_i_12_n_0 ),
        .I1(ex_mtvec_data[24]),
        .I2(ex_mscratch_data[24]),
        .I3(\mem_data[24]_i_13_n_0 ),
        .I4(\mem_data[31]_i_16_n_0 ),
        .O(\mem_data[24]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \mem_data[24]_i_15 
       (.I0(ex_alu_funct3_in[0]),
        .I1(ex_alu_funct3_in[1]),
        .I2(ex_alu_funct7_in[5]),
        .I3(ex_alu_funct7_in[6]),
        .I4(ex_alu_funct7_in[3]),
        .I5(ex_alu_funct7_in[4]),
        .O(\mem_data[24]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hBEFEBEBEBEFFFEFF)) 
    \mem_data[24]_i_16 
       (.I0(ex_alu_funct7_in[1]),
        .I1(ex_alu_funct7_in[0]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs1_in[24]),
        .I4(\ex/data2 ),
        .I5(ex_regs2_in[24]),
        .O(\mem_data[24]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h000000000909F606)) 
    \mem_data[24]_i_17 
       (.I0(ex_regs1_in[24]),
        .I1(ex_regs2_in[24]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs2_in[8]),
        .I4(ex_alu_funct7_in[5]),
        .I5(\mem_data[24]_i_26_n_0 ),
        .O(\mem_data[24]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_data[24]_i_19 
       (.I0(ex_regs1_in[27]),
        .I1(ex_regs2_in[27]),
        .O(\mem_data[24]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hE020E020E020ECEC)) 
    \mem_data[24]_i_2 
       (.I0(ex_regs2_in[24]),
        .I1(\mem_data[31]_i_9_n_0 ),
        .I2(\mem_data[31]_i_3_n_0 ),
        .I3(ex_ret_addr_in[24]),
        .I4(\mem_data[24]_i_6_n_0 ),
        .I5(\mem_data[24]_i_7_n_0 ),
        .O(\mem_data[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_data[24]_i_20 
       (.I0(ex_regs1_in[26]),
        .I1(ex_regs2_in[26]),
        .O(\mem_data[24]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_data[24]_i_21 
       (.I0(ex_regs1_in[25]),
        .I1(ex_regs2_in[25]),
        .O(\mem_data[24]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_data[24]_i_22 
       (.I0(ex_regs1_in[24]),
        .I1(ex_regs2_in[24]),
        .O(\mem_data[24]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data[24]_i_23 
       (.I0(\mem_data[26]_i_17_n_0 ),
        .I1(ex_regs2_in[1]),
        .I2(\mem_data[24]_i_31_n_0 ),
        .O(\mem_data[24]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h3BBF)) 
    \mem_data[24]_i_24 
       (.I0(ex_alu_funct3_in[0]),
        .I1(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I2(ex_regs2_in[24]),
        .I3(ex_regs1_in[24]),
        .O(\mem_data[24]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data[24]_i_25 
       (.I0(\mem_data[23]_i_11_n_0 ),
        .I1(ex_regs2_in[0]),
        .I2(\mem_data[25]_i_8_n_0 ),
        .O(\mem_data[24]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \mem_data[24]_i_26 
       (.I0(ex_alu_funct7_in[1]),
        .I1(ex_alu_funct7_in[0]),
        .I2(ex_alu_funct7_in[6]),
        .I3(\mstatus[11]_i_9_n_0 ),
        .I4(ex_alu_funct7_in[3]),
        .I5(ex_alu_funct7_in[4]),
        .O(\mem_data[24]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_data[24]_i_27 
       (.I0(ex_regs1_in[23]),
        .I1(ex_regs2_in[23]),
        .O(\mem_data[24]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_data[24]_i_28 
       (.I0(ex_regs1_in[22]),
        .I1(ex_regs2_in[22]),
        .O(\mem_data[24]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_data[24]_i_29 
       (.I0(ex_regs1_in[21]),
        .I1(ex_regs2_in[21]),
        .O(\mem_data[24]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h00001000)) 
    \mem_data[24]_i_3 
       (.I0(\ex_alu_opcode_reg[6]_0 [5]),
        .I1(\ex_alu_opcode_reg[6]_0 [2]),
        .I2(\ex_alu_opcode_reg[6]_0 [3]),
        .I3(\ex_alu_opcode_reg[6]_0 [0]),
        .I4(\ex_alu_opcode_reg[6]_0 [1]),
        .O(\mem_data[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_data[24]_i_30 
       (.I0(ex_regs1_in[20]),
        .I1(ex_regs2_in[20]),
        .O(\mem_data[24]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \mem_data[24]_i_31 
       (.I0(ex_regs1_in[28]),
        .I1(ex_regs2_in[2]),
        .I2(ex_regs2_in[4]),
        .I3(ex_regs1_in[24]),
        .I4(ex_regs2_in[3]),
        .O(\mem_data[24]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFACAFAF00000000)) 
    \mem_data[24]_i_4 
       (.I0(\mem_data[24]_i_8_n_0 ),
        .I1(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I2(ex_alu_funct3_in[2]),
        .I3(ex_alu_funct3_in[0]),
        .I4(\mem_data_reg[24]_i_9_n_7 ),
        .I5(\mem_data[24]_i_3_n_0 ),
        .O(\mem_data[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h404040FFFFFFFFFF)) 
    \mem_data[24]_i_5 
       (.I0(\mem_data[24]_i_10_n_0 ),
        .I1(\mem_data[24]_i_3_n_0 ),
        .I2(\mem_data[24]_i_11_n_0 ),
        .I3(ex_regs1_in[24]),
        .I4(\mem_data[31]_i_3_n_0 ),
        .I5(\mem_data[31]_i_4_n_0 ),
        .O(\mem_data[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0045444511455545)) 
    \mem_data[24]_i_6 
       (.I0(\mem_data[31]_i_16_n_0 ),
        .I1(\mem_data[24]_i_12_n_0 ),
        .I2(ex_mip_data[24]),
        .I3(\mem_data[24]_i_13_n_0 ),
        .I4(ex_mie_data[24]),
        .I5(ex_mstatus_data[24]),
        .O(\mem_data[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBABABABBBBBBBABB)) 
    \mem_data[24]_i_7 
       (.I0(\mem_data[31]_i_17_n_0 ),
        .I1(\mem_data[24]_i_14_n_0 ),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(\ex_mepc_data_reg[31]_0 [24]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .I5(ex_mcause_data[24]),
        .O(\mem_data[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000D0D0D0D0D0D0D)) 
    \mem_data[24]_i_8 
       (.I0(\mem_data[24]_i_15_n_0 ),
        .I1(\mem_data[24]_i_16_n_0 ),
        .I2(\mem_data[24]_i_17_n_0 ),
        .I3(\mcause[31]_i_6_n_0 ),
        .I4(ex_regs1_in[24]),
        .I5(ex_regs2_in[24]),
        .O(\mem_data[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h4440000055555555)) 
    \mem_data[25]_i_1 
       (.I0(Q),
        .I1(\mem_data[25]_i_2_n_0 ),
        .I2(ex_regs1_in[25]),
        .I3(\mem_data[31]_i_3_n_0 ),
        .I4(\mem_data[31]_i_4_n_0 ),
        .I5(\mem_data[25]_i_3_n_0 ),
        .O(reset_global_reg_0[25]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h3BBF)) 
    \mem_data[25]_i_10 
       (.I0(ex_alu_funct3_in[0]),
        .I1(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I2(ex_regs2_in[25]),
        .I3(ex_regs1_in[25]),
        .O(\mem_data[25]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \mem_data[25]_i_11 
       (.I0(ex_mtvec_data[25]),
        .I1(ex_mscratch_data[25]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mcause_data[25]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .I5(\ex_mepc_data_reg[31]_0 [25]),
        .O(\mem_data[25]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hC0C0AFA0)) 
    \mem_data[25]_i_12 
       (.I0(ex_mstatus_data[25]),
        .I1(ex_mie_data[25]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mip_data[25]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .O(\mem_data[25]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h000D0D0D0D0D0D0D)) 
    \mem_data[25]_i_13 
       (.I0(\mem_data[24]_i_15_n_0 ),
        .I1(\mem_data[25]_i_16_n_0 ),
        .I2(\mem_data[25]_i_17_n_0 ),
        .I3(\mcause[31]_i_6_n_0 ),
        .I4(ex_regs1_in[25]),
        .I5(ex_regs2_in[25]),
        .O(\mem_data[25]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_data[25]_i_14 
       (.I0(ex_regs1_in[10]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs1_in[2]),
        .I3(ex_regs2_in[4]),
        .I4(ex_regs1_in[18]),
        .O(\mem_data[25]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \mem_data[25]_i_15 
       (.I0(ex_regs1_in[29]),
        .I1(ex_regs2_in[2]),
        .I2(ex_regs2_in[4]),
        .I3(ex_regs1_in[25]),
        .I4(ex_regs2_in[3]),
        .O(\mem_data[25]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hBEFEBEBEBEFFFEFF)) 
    \mem_data[25]_i_16 
       (.I0(ex_alu_funct7_in[1]),
        .I1(ex_alu_funct7_in[0]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs1_in[25]),
        .I4(\ex/data2 ),
        .I5(ex_regs2_in[25]),
        .O(\mem_data[25]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h000000000909F606)) 
    \mem_data[25]_i_17 
       (.I0(ex_regs1_in[25]),
        .I1(ex_regs2_in[25]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs2_in[9]),
        .I4(ex_alu_funct7_in[5]),
        .I5(\mem_data[24]_i_26_n_0 ),
        .O(\mem_data[25]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF10FF)) 
    \mem_data[25]_i_2 
       (.I0(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I1(ex_alu_funct3_in[2]),
        .I2(\mem_data[25]_i_4_n_0 ),
        .I3(\mem_data[24]_i_3_n_0 ),
        .I4(\mem_data[25]_i_5_n_0 ),
        .O(\mem_data[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004777)) 
    \mem_data[25]_i_3 
       (.I0(\mem_data[25]_i_6_n_0 ),
        .I1(\mem_data[31]_i_9_n_0 ),
        .I2(ex_regs2_in[25]),
        .I3(\mem_data[31]_i_3_n_0 ),
        .I4(\mem_data[24]_i_3_n_0 ),
        .I5(\mem_data[25]_i_7_n_0 ),
        .O(\mem_data[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_data[25]_i_4 
       (.I0(\mem_data_reg[24]_i_9_n_6 ),
        .I1(\mem_data[0]_i_13_n_0 ),
        .I2(\mem_data[26]_i_11_n_0 ),
        .I3(ex_regs2_in[0]),
        .I4(\mem_data[25]_i_8_n_0 ),
        .I5(\mem_data[30]_i_9_n_0 ),
        .O(\mem_data[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00008A80AAAAAAAA)) 
    \mem_data[25]_i_5 
       (.I0(ex_alu_funct3_in[2]),
        .I1(\mem_data[26]_i_12_n_0 ),
        .I2(ex_regs2_in[0]),
        .I3(\mem_data[25]_i_9_n_0 ),
        .I4(\mem_data[0]_i_7_n_0 ),
        .I5(\mem_data[25]_i_10_n_0 ),
        .O(\mem_data[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \mem_data[25]_i_6 
       (.I0(\mem_data[31]_i_3_n_0 ),
        .I1(ex_ret_addr_in[25]),
        .I2(\mem_data[31]_i_17_n_0 ),
        .I3(\mem_data[25]_i_11_n_0 ),
        .I4(\mem_data[31]_i_16_n_0 ),
        .I5(\mem_data[25]_i_12_n_0 ),
        .O(\mem_data[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEEAEAAAAEEAEEEAE)) 
    \mem_data[25]_i_7 
       (.I0(\mem_data[31]_i_4_n_0 ),
        .I1(\mem_data[24]_i_3_n_0 ),
        .I2(\mem_data_reg[24]_i_9_n_6 ),
        .I3(\mem_be_n[3]_i_2_n_0 ),
        .I4(\mem_data[25]_i_13_n_0 ),
        .I5(ex_alu_funct3_in[2]),
        .O(\mem_data[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_data[25]_i_8 
       (.I0(\mem_data[25]_i_14_n_0 ),
        .I1(\mem_data[29]_i_16_n_0 ),
        .I2(ex_regs2_in[1]),
        .I3(\mem_data[27]_i_16_n_0 ),
        .I4(ex_regs2_in[2]),
        .I5(\mem_data[31]_i_24_n_0 ),
        .O(\mem_data[25]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data[25]_i_9 
       (.I0(\mem_data[27]_i_17_n_0 ),
        .I1(ex_regs2_in[1]),
        .I2(\mem_data[25]_i_15_n_0 ),
        .O(\mem_data[25]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4545454444444444)) 
    \mem_data[26]_i_1 
       (.I0(Q),
        .I1(\mem_data[26]_i_2_n_0 ),
        .I2(\mem_data[26]_i_3_n_0 ),
        .I3(ex_regs1_in[26]),
        .I4(\mem_data[31]_i_3_n_0 ),
        .I5(\mem_data[31]_i_4_n_0 ),
        .O(reset_global_reg_0[26]));
  LUT6 #(
    .INIT(64'h000D0D0D0D0D0D0D)) 
    \mem_data[26]_i_10 
       (.I0(\mem_data[24]_i_15_n_0 ),
        .I1(\mem_data[26]_i_14_n_0 ),
        .I2(\mem_data[26]_i_15_n_0 ),
        .I3(\mcause[31]_i_6_n_0 ),
        .I4(ex_regs1_in[26]),
        .I5(ex_regs2_in[26]),
        .O(\mem_data[26]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_data[26]_i_11 
       (.I0(\mem_data[26]_i_16_n_0 ),
        .I1(\mem_data[30]_i_16_n_0 ),
        .I2(ex_regs2_in[1]),
        .I3(\mem_data[28]_i_16_n_0 ),
        .I4(ex_regs2_in[2]),
        .I5(\mem_data[28]_i_17_n_0 ),
        .O(\mem_data[26]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \mem_data[26]_i_12 
       (.I0(ex_regs2_in[3]),
        .I1(ex_regs1_in[28]),
        .I2(ex_regs2_in[4]),
        .I3(ex_regs2_in[2]),
        .I4(ex_regs2_in[1]),
        .I5(\mem_data[26]_i_17_n_0 ),
        .O(\mem_data[26]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h3BBF)) 
    \mem_data[26]_i_13 
       (.I0(ex_alu_funct3_in[0]),
        .I1(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I2(ex_regs2_in[26]),
        .I3(ex_regs1_in[26]),
        .O(\mem_data[26]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hBEFEBEBEBEFFFEFF)) 
    \mem_data[26]_i_14 
       (.I0(ex_alu_funct7_in[1]),
        .I1(ex_alu_funct7_in[0]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs1_in[26]),
        .I4(\ex/data2 ),
        .I5(ex_regs2_in[26]),
        .O(\mem_data[26]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h000000000909F606)) 
    \mem_data[26]_i_15 
       (.I0(ex_regs1_in[26]),
        .I1(ex_regs2_in[26]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs2_in[10]),
        .I4(ex_alu_funct7_in[5]),
        .I5(\mem_data[24]_i_26_n_0 ),
        .O(\mem_data[26]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_data[26]_i_16 
       (.I0(ex_regs1_in[11]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs1_in[3]),
        .I3(ex_regs2_in[4]),
        .I4(ex_regs1_in[19]),
        .O(\mem_data[26]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \mem_data[26]_i_17 
       (.I0(ex_regs1_in[30]),
        .I1(ex_regs2_in[2]),
        .I2(ex_regs2_in[4]),
        .I3(ex_regs1_in[26]),
        .I4(ex_regs2_in[3]),
        .O(\mem_data[26]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFB888)) 
    \mem_data[26]_i_2 
       (.I0(\mem_data[26]_i_4_n_0 ),
        .I1(\mem_data[31]_i_9_n_0 ),
        .I2(ex_regs2_in[26]),
        .I3(\mem_data[31]_i_3_n_0 ),
        .I4(\mem_data[24]_i_3_n_0 ),
        .I5(\mem_data[26]_i_5_n_0 ),
        .O(\mem_data[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000FD00)) 
    \mem_data[26]_i_3 
       (.I0(\mem_data[26]_i_6_n_0 ),
        .I1(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I2(ex_alu_funct3_in[2]),
        .I3(\mem_data[24]_i_3_n_0 ),
        .I4(\mem_data[26]_i_7_n_0 ),
        .O(\mem_data[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \mem_data[26]_i_4 
       (.I0(\mem_data[31]_i_3_n_0 ),
        .I1(ex_ret_addr_in[26]),
        .I2(\mem_data[31]_i_17_n_0 ),
        .I3(\mem_data[26]_i_8_n_0 ),
        .I4(\mem_data[31]_i_16_n_0 ),
        .I5(\mem_data[26]_i_9_n_0 ),
        .O(\mem_data[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEAEAAAAEEAEEEAE)) 
    \mem_data[26]_i_5 
       (.I0(\mem_data[31]_i_4_n_0 ),
        .I1(\mem_data[24]_i_3_n_0 ),
        .I2(\mem_data_reg[24]_i_9_n_5 ),
        .I3(\mem_be_n[3]_i_2_n_0 ),
        .I4(\mem_data[26]_i_10_n_0 ),
        .I5(ex_alu_funct3_in[2]),
        .O(\mem_data[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_data[26]_i_6 
       (.I0(\mem_data_reg[24]_i_9_n_5 ),
        .I1(\mem_data[0]_i_13_n_0 ),
        .I2(\mem_data[27]_i_11_n_0 ),
        .I3(ex_regs2_in[0]),
        .I4(\mem_data[26]_i_11_n_0 ),
        .I5(\mem_data[30]_i_9_n_0 ),
        .O(\mem_data[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00008A80AAAAAAAA)) 
    \mem_data[26]_i_7 
       (.I0(ex_alu_funct3_in[2]),
        .I1(\mem_data[27]_i_12_n_0 ),
        .I2(ex_regs2_in[0]),
        .I3(\mem_data[26]_i_12_n_0 ),
        .I4(\mem_data[0]_i_7_n_0 ),
        .I5(\mem_data[26]_i_13_n_0 ),
        .O(\mem_data[26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \mem_data[26]_i_8 
       (.I0(ex_mtvec_data[26]),
        .I1(ex_mscratch_data[26]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mcause_data[26]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .I5(\ex_mepc_data_reg[31]_0 [26]),
        .O(\mem_data[26]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hC0C0AFA0)) 
    \mem_data[26]_i_9 
       (.I0(ex_mstatus_data[26]),
        .I1(ex_mie_data[26]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mip_data[26]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .O(\mem_data[26]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4545454444444444)) 
    \mem_data[27]_i_1 
       (.I0(Q),
        .I1(\mem_data[27]_i_2_n_0 ),
        .I2(\mem_data[27]_i_3_n_0 ),
        .I3(ex_regs1_in[27]),
        .I4(\mem_data[31]_i_3_n_0 ),
        .I5(\mem_data[31]_i_4_n_0 ),
        .O(reset_global_reg_0[27]));
  LUT6 #(
    .INIT(64'h000D0D0D0D0D0D0D)) 
    \mem_data[27]_i_10 
       (.I0(\mem_data[24]_i_15_n_0 ),
        .I1(\mem_data[27]_i_14_n_0 ),
        .I2(\mem_data[27]_i_15_n_0 ),
        .I3(\mcause[31]_i_6_n_0 ),
        .I4(ex_regs1_in[27]),
        .I5(ex_regs2_in[27]),
        .O(\mem_data[27]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_data[27]_i_11 
       (.I0(\mem_data[27]_i_16_n_0 ),
        .I1(\mem_data[31]_i_24_n_0 ),
        .I2(ex_regs2_in[1]),
        .I3(\mem_data[29]_i_16_n_0 ),
        .I4(ex_regs2_in[2]),
        .I5(\mem_data[31]_i_26_n_0 ),
        .O(\mem_data[27]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \mem_data[27]_i_12 
       (.I0(ex_regs2_in[4]),
        .I1(ex_regs1_in[29]),
        .I2(ex_regs2_in[3]),
        .I3(ex_regs2_in[2]),
        .I4(ex_regs2_in[1]),
        .I5(\mem_data[27]_i_17_n_0 ),
        .O(\mem_data[27]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h3BBF)) 
    \mem_data[27]_i_13 
       (.I0(ex_alu_funct3_in[0]),
        .I1(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I2(ex_regs2_in[27]),
        .I3(ex_regs1_in[27]),
        .O(\mem_data[27]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hBEFEBEBEBEFFFEFF)) 
    \mem_data[27]_i_14 
       (.I0(ex_alu_funct7_in[1]),
        .I1(ex_alu_funct7_in[0]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs1_in[27]),
        .I4(\ex/data2 ),
        .I5(ex_regs2_in[27]),
        .O(\mem_data[27]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h000000000909F606)) 
    \mem_data[27]_i_15 
       (.I0(ex_regs1_in[27]),
        .I1(ex_regs2_in[27]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs2_in[11]),
        .I4(ex_alu_funct7_in[5]),
        .I5(\mem_data[24]_i_26_n_0 ),
        .O(\mem_data[27]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h3300B8B8)) 
    \mem_data[27]_i_16 
       (.I0(ex_regs1_in[12]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs1_in[20]),
        .I3(ex_regs1_in[4]),
        .I4(ex_regs2_in[4]),
        .O(\mem_data[27]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \mem_data[27]_i_17 
       (.I0(ex_regs1_in[31]),
        .I1(ex_regs2_in[2]),
        .I2(ex_regs2_in[4]),
        .I3(ex_regs1_in[27]),
        .I4(ex_regs2_in[3]),
        .O(\mem_data[27]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFB888)) 
    \mem_data[27]_i_2 
       (.I0(\mem_data[27]_i_4_n_0 ),
        .I1(\mem_data[31]_i_9_n_0 ),
        .I2(ex_regs2_in[27]),
        .I3(\mem_data[31]_i_3_n_0 ),
        .I4(\mem_data[24]_i_3_n_0 ),
        .I5(\mem_data[27]_i_5_n_0 ),
        .O(\mem_data[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000FD00)) 
    \mem_data[27]_i_3 
       (.I0(\mem_data[27]_i_6_n_0 ),
        .I1(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I2(ex_alu_funct3_in[2]),
        .I3(\mem_data[24]_i_3_n_0 ),
        .I4(\mem_data[27]_i_7_n_0 ),
        .O(\mem_data[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \mem_data[27]_i_4 
       (.I0(\mem_data[31]_i_3_n_0 ),
        .I1(ex_ret_addr_in[27]),
        .I2(\mem_data[31]_i_17_n_0 ),
        .I3(\mem_data[27]_i_8_n_0 ),
        .I4(\mem_data[31]_i_16_n_0 ),
        .I5(\mem_data[27]_i_9_n_0 ),
        .O(\mem_data[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEAEAAAAEEAEEEAE)) 
    \mem_data[27]_i_5 
       (.I0(\mem_data[31]_i_4_n_0 ),
        .I1(\mem_data[24]_i_3_n_0 ),
        .I2(\mem_data_reg[24]_i_9_n_4 ),
        .I3(\mem_be_n[3]_i_2_n_0 ),
        .I4(\mem_data[27]_i_10_n_0 ),
        .I5(ex_alu_funct3_in[2]),
        .O(\mem_data[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_data[27]_i_6 
       (.I0(\mem_data_reg[24]_i_9_n_4 ),
        .I1(\mem_data[0]_i_13_n_0 ),
        .I2(\mem_data[28]_i_11_n_0 ),
        .I3(ex_regs2_in[0]),
        .I4(\mem_data[27]_i_11_n_0 ),
        .I5(\mem_data[30]_i_9_n_0 ),
        .O(\mem_data[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000A88AAAAAAAA)) 
    \mem_data[27]_i_7 
       (.I0(ex_alu_funct3_in[2]),
        .I1(\mem_data[27]_i_12_n_0 ),
        .I2(\mem_data[28]_i_12_n_0 ),
        .I3(ex_regs2_in[0]),
        .I4(\mem_data[0]_i_7_n_0 ),
        .I5(\mem_data[27]_i_13_n_0 ),
        .O(\mem_data[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \mem_data[27]_i_8 
       (.I0(ex_mtvec_data[27]),
        .I1(ex_mscratch_data[27]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mcause_data[27]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .I5(\ex_mepc_data_reg[31]_0 [27]),
        .O(\mem_data[27]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hC0C0AFA0)) 
    \mem_data[27]_i_9 
       (.I0(ex_mstatus_data[27]),
        .I1(ex_mie_data[27]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mip_data[27]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .O(\mem_data[27]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4545454444444444)) 
    \mem_data[28]_i_1 
       (.I0(Q),
        .I1(\mem_data[28]_i_2_n_0 ),
        .I2(\mem_data[28]_i_3_n_0 ),
        .I3(ex_regs1_in[28]),
        .I4(\mem_data[31]_i_3_n_0 ),
        .I5(\mem_data[31]_i_4_n_0 ),
        .O(reset_global_reg_0[28]));
  LUT6 #(
    .INIT(64'h000D0D0D0D0D0D0D)) 
    \mem_data[28]_i_10 
       (.I0(\mem_data[24]_i_15_n_0 ),
        .I1(\mem_data[28]_i_14_n_0 ),
        .I2(\mem_data[28]_i_15_n_0 ),
        .I3(\mcause[31]_i_6_n_0 ),
        .I4(ex_regs1_in[28]),
        .I5(ex_regs2_in[28]),
        .O(\mem_data[28]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_data[28]_i_11 
       (.I0(\mem_data[28]_i_16_n_0 ),
        .I1(\mem_data[28]_i_17_n_0 ),
        .I2(ex_regs2_in[1]),
        .I3(\mem_data[30]_i_16_n_0 ),
        .I4(ex_regs2_in[2]),
        .I5(\mem_data[31]_i_29_n_0 ),
        .O(\mem_data[28]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4FFF7)) 
    \mem_data[28]_i_12 
       (.I0(ex_regs1_in[30]),
        .I1(ex_regs2_in[1]),
        .I2(ex_regs2_in[2]),
        .I3(ex_regs2_in[4]),
        .I4(ex_regs1_in[28]),
        .I5(ex_regs2_in[3]),
        .O(\mem_data[28]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h3BBF)) 
    \mem_data[28]_i_13 
       (.I0(ex_alu_funct3_in[0]),
        .I1(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I2(ex_regs2_in[28]),
        .I3(ex_regs1_in[28]),
        .O(\mem_data[28]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hBEFEBEBEBEFFFEFF)) 
    \mem_data[28]_i_14 
       (.I0(ex_alu_funct7_in[1]),
        .I1(ex_alu_funct7_in[0]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs1_in[28]),
        .I4(\ex/data2 ),
        .I5(ex_regs2_in[28]),
        .O(\mem_data[28]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h000000000909F606)) 
    \mem_data[28]_i_15 
       (.I0(ex_regs1_in[28]),
        .I1(ex_regs2_in[28]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs2_in[12]),
        .I4(ex_alu_funct7_in[5]),
        .I5(\mem_data[24]_i_26_n_0 ),
        .O(\mem_data[28]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_data[28]_i_16 
       (.I0(ex_regs1_in[13]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs1_in[5]),
        .I3(ex_regs2_in[4]),
        .I4(ex_regs1_in[21]),
        .O(\mem_data[28]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_data[28]_i_17 
       (.I0(ex_regs1_in[1]),
        .I1(ex_regs1_in[17]),
        .I2(ex_regs2_in[3]),
        .I3(ex_regs1_in[9]),
        .I4(ex_regs2_in[4]),
        .I5(ex_regs1_in[25]),
        .O(\mem_data[28]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFB888)) 
    \mem_data[28]_i_2 
       (.I0(\mem_data[28]_i_4_n_0 ),
        .I1(\mem_data[31]_i_9_n_0 ),
        .I2(ex_regs2_in[28]),
        .I3(\mem_data[31]_i_3_n_0 ),
        .I4(\mem_data[24]_i_3_n_0 ),
        .I5(\mem_data[28]_i_5_n_0 ),
        .O(\mem_data[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000FD00)) 
    \mem_data[28]_i_3 
       (.I0(\mem_data[28]_i_6_n_0 ),
        .I1(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I2(ex_alu_funct3_in[2]),
        .I3(\mem_data[24]_i_3_n_0 ),
        .I4(\mem_data[28]_i_7_n_0 ),
        .O(\mem_data[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \mem_data[28]_i_4 
       (.I0(\mem_data[31]_i_3_n_0 ),
        .I1(ex_ret_addr_in[28]),
        .I2(\mem_data[31]_i_17_n_0 ),
        .I3(\mem_data[28]_i_8_n_0 ),
        .I4(\mem_data[31]_i_16_n_0 ),
        .I5(\mem_data[28]_i_9_n_0 ),
        .O(\mem_data[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEAEAAAAEEAEEEAE)) 
    \mem_data[28]_i_5 
       (.I0(\mem_data[31]_i_4_n_0 ),
        .I1(\mem_data[24]_i_3_n_0 ),
        .I2(\mem_data_reg[31]_i_11_n_7 ),
        .I3(\mem_be_n[3]_i_2_n_0 ),
        .I4(\mem_data[28]_i_10_n_0 ),
        .I5(ex_alu_funct3_in[2]),
        .O(\mem_data[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_data[28]_i_6 
       (.I0(\mem_data_reg[31]_i_11_n_7 ),
        .I1(\mem_data[0]_i_13_n_0 ),
        .I2(\mem_data[29]_i_11_n_0 ),
        .I3(ex_regs2_in[0]),
        .I4(\mem_data[28]_i_11_n_0 ),
        .I5(\mem_data[30]_i_9_n_0 ),
        .O(\mem_data[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00022202AAAAAAAA)) 
    \mem_data[28]_i_7 
       (.I0(ex_alu_funct3_in[2]),
        .I1(\mem_data[0]_i_7_n_0 ),
        .I2(\mem_data[28]_i_12_n_0 ),
        .I3(ex_regs2_in[0]),
        .I4(\mem_data[29]_i_12_n_0 ),
        .I5(\mem_data[28]_i_13_n_0 ),
        .O(\mem_data[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \mem_data[28]_i_8 
       (.I0(ex_mtvec_data[28]),
        .I1(ex_mscratch_data[28]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mcause_data[28]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .I5(\ex_mepc_data_reg[31]_0 [28]),
        .O(\mem_data[28]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hC0C0AFA0)) 
    \mem_data[28]_i_9 
       (.I0(ex_mstatus_data[28]),
        .I1(ex_mie_data[28]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mip_data[28]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .O(\mem_data[28]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4545454444444444)) 
    \mem_data[29]_i_1 
       (.I0(Q),
        .I1(\mem_data[29]_i_2_n_0 ),
        .I2(\mem_data[29]_i_3_n_0 ),
        .I3(ex_regs1_in[29]),
        .I4(\mem_data[31]_i_3_n_0 ),
        .I5(\mem_data[31]_i_4_n_0 ),
        .O(reset_global_reg_0[29]));
  LUT6 #(
    .INIT(64'h000D0D0D0D0D0D0D)) 
    \mem_data[29]_i_10 
       (.I0(\mem_data[24]_i_15_n_0 ),
        .I1(\mem_data[29]_i_14_n_0 ),
        .I2(\mem_data[29]_i_15_n_0 ),
        .I3(\mcause[31]_i_6_n_0 ),
        .I4(ex_regs1_in[29]),
        .I5(ex_regs2_in[29]),
        .O(\mem_data[29]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \mem_data[29]_i_11 
       (.I0(\mem_data[31]_i_24_n_0 ),
        .I1(ex_regs2_in[2]),
        .I2(\mem_data[31]_i_25_n_0 ),
        .I3(\mem_data[29]_i_16_n_0 ),
        .I4(\mem_data[31]_i_26_n_0 ),
        .I5(ex_regs2_in[1]),
        .O(\mem_data[29]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF4F7)) 
    \mem_data[29]_i_12 
       (.I0(ex_regs1_in[31]),
        .I1(ex_regs2_in[1]),
        .I2(ex_regs2_in[4]),
        .I3(ex_regs1_in[29]),
        .I4(ex_regs2_in[3]),
        .I5(ex_regs2_in[2]),
        .O(\mem_data[29]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h3BBF)) 
    \mem_data[29]_i_13 
       (.I0(ex_alu_funct3_in[0]),
        .I1(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I2(ex_regs2_in[29]),
        .I3(ex_regs1_in[29]),
        .O(\mem_data[29]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hBEFEBEBEBEFFFEFF)) 
    \mem_data[29]_i_14 
       (.I0(ex_alu_funct7_in[1]),
        .I1(ex_alu_funct7_in[0]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs1_in[29]),
        .I4(\ex/data2 ),
        .I5(ex_regs2_in[29]),
        .O(\mem_data[29]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h000000000909F606)) 
    \mem_data[29]_i_15 
       (.I0(ex_regs1_in[29]),
        .I1(ex_regs2_in[29]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs2_in[13]),
        .I4(ex_alu_funct7_in[5]),
        .I5(\mem_data[24]_i_26_n_0 ),
        .O(\mem_data[29]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_data[29]_i_16 
       (.I0(ex_regs1_in[14]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs1_in[6]),
        .I3(ex_regs2_in[4]),
        .I4(ex_regs1_in[22]),
        .O(\mem_data[29]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFB888)) 
    \mem_data[29]_i_2 
       (.I0(\mem_data[29]_i_4_n_0 ),
        .I1(\mem_data[31]_i_9_n_0 ),
        .I2(ex_regs2_in[29]),
        .I3(\mem_data[31]_i_3_n_0 ),
        .I4(\mem_data[24]_i_3_n_0 ),
        .I5(\mem_data[29]_i_5_n_0 ),
        .O(\mem_data[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000FD00)) 
    \mem_data[29]_i_3 
       (.I0(\mem_data[29]_i_6_n_0 ),
        .I1(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I2(ex_alu_funct3_in[2]),
        .I3(\mem_data[24]_i_3_n_0 ),
        .I4(\mem_data[29]_i_7_n_0 ),
        .O(\mem_data[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \mem_data[29]_i_4 
       (.I0(\mem_data[31]_i_3_n_0 ),
        .I1(ex_ret_addr_in[29]),
        .I2(\mem_data[31]_i_17_n_0 ),
        .I3(\mem_data[29]_i_8_n_0 ),
        .I4(\mem_data[31]_i_16_n_0 ),
        .I5(\mem_data[29]_i_9_n_0 ),
        .O(\mem_data[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEAEAAAAEEAEEEAE)) 
    \mem_data[29]_i_5 
       (.I0(\mem_data[31]_i_4_n_0 ),
        .I1(\mem_data[24]_i_3_n_0 ),
        .I2(\mem_data_reg[31]_i_11_n_6 ),
        .I3(\mem_be_n[3]_i_2_n_0 ),
        .I4(\mem_data[29]_i_10_n_0 ),
        .I5(ex_alu_funct3_in[2]),
        .O(\mem_data[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_data[29]_i_6 
       (.I0(\mem_data_reg[31]_i_11_n_6 ),
        .I1(\mem_data[0]_i_13_n_0 ),
        .I2(\mem_data[30]_i_8_n_0 ),
        .I3(ex_regs2_in[0]),
        .I4(\mem_data[29]_i_11_n_0 ),
        .I5(\mem_data[30]_i_9_n_0 ),
        .O(\mem_data[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00022202AAAAAAAA)) 
    \mem_data[29]_i_7 
       (.I0(ex_alu_funct3_in[2]),
        .I1(\mem_data[0]_i_7_n_0 ),
        .I2(\mem_data[29]_i_12_n_0 ),
        .I3(ex_regs2_in[0]),
        .I4(\mem_data[30]_i_10_n_0 ),
        .I5(\mem_data[29]_i_13_n_0 ),
        .O(\mem_data[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \mem_data[29]_i_8 
       (.I0(ex_mtvec_data[29]),
        .I1(ex_mscratch_data[29]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mcause_data[29]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .I5(\ex_mepc_data_reg[31]_0 [29]),
        .O(\mem_data[29]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hC0C0AFA0)) 
    \mem_data[29]_i_9 
       (.I0(ex_mstatus_data[29]),
        .I1(ex_mie_data[29]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mip_data[29]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .O(\mem_data[29]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4440000055555555)) 
    \mem_data[2]_i_1 
       (.I0(Q),
        .I1(\mem_data[2]_i_2_n_0 ),
        .I2(ex_regs1_in[2]),
        .I3(\mem_data[31]_i_3_n_0 ),
        .I4(\mem_data[31]_i_4_n_0 ),
        .I5(\mem_data[2]_i_3_n_0 ),
        .O(reset_global_reg_0[2]));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \mem_data[2]_i_10 
       (.I0(ex_regs2_in[1]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs1_in[1]),
        .I3(ex_regs2_in[4]),
        .I4(ex_regs2_in[2]),
        .O(\mem_data[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \mem_data[2]_i_11 
       (.I0(ex_mtvec_data[2]),
        .I1(ex_mscratch_data[2]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mcause_data[2]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .I5(\ex_mepc_data_reg[31]_0 [2]),
        .O(\mem_data[2]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hC0C0AFA0)) 
    \mem_data[2]_i_12 
       (.I0(ex_mstatus_data[2]),
        .I1(ex_mie_data[2]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mip_data[2]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .O(\mem_data[2]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h5555555D)) 
    \mem_data[2]_i_13 
       (.I0(\mem_data[24]_i_3_n_0 ),
        .I1(\mem_data_reg[0]_i_12_n_5 ),
        .I2(ex_alu_funct3_in[0]),
        .I3(ex_alu_funct3_in[2]),
        .I4(ex_alu_funct3_in[1]),
        .O(\mem_data[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAB00BA0303000330)) 
    \mem_data[2]_i_14 
       (.I0(\mcause[31]_i_6_n_0 ),
        .I1(\mem_data[24]_i_26_n_0 ),
        .I2(ex_alu_funct7_in[5]),
        .I3(ex_regs1_in[2]),
        .I4(ex_alu_funct7_in[2]),
        .I5(ex_regs2_in[2]),
        .O(\mem_data[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hBEFEBEBEBEFFFEFF)) 
    \mem_data[2]_i_15 
       (.I0(ex_alu_funct7_in[1]),
        .I1(ex_alu_funct7_in[0]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs1_in[2]),
        .I4(\ex/data2 ),
        .I5(ex_regs2_in[2]),
        .O(\mem_data[2]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hBBBBBBBF)) 
    \mem_data[2]_i_2 
       (.I0(\mem_data[2]_i_4_n_0 ),
        .I1(\mem_data[24]_i_3_n_0 ),
        .I2(ex_alu_funct3_in[2]),
        .I3(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I4(\mem_data[2]_i_5_n_0 ),
        .O(\mem_data[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004777)) 
    \mem_data[2]_i_3 
       (.I0(\mem_data[2]_i_6_n_0 ),
        .I1(\mem_data[31]_i_9_n_0 ),
        .I2(\mem_data[31]_i_3_n_0 ),
        .I3(ex_regs2_in[2]),
        .I4(\mem_data[24]_i_3_n_0 ),
        .I5(\mem_data[2]_i_7_n_0 ),
        .O(\mem_data[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000A808AAAAAAAA)) 
    \mem_data[2]_i_4 
       (.I0(ex_alu_funct3_in[2]),
        .I1(\mem_data[2]_i_8_n_0 ),
        .I2(ex_regs2_in[0]),
        .I3(\mem_data[3]_i_13_n_0 ),
        .I4(\mem_data[0]_i_7_n_0 ),
        .I5(\mem_data[2]_i_9_n_0 ),
        .O(\mem_data[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7777777770777000)) 
    \mem_data[2]_i_5 
       (.I0(\mem_data[0]_i_13_n_0 ),
        .I1(\mem_data_reg[0]_i_12_n_5 ),
        .I2(\mem_data[2]_i_10_n_0 ),
        .I3(ex_regs2_in[0]),
        .I4(\mem_data[3]_i_15_n_0 ),
        .I5(\mem_data[0]_i_11_n_0 ),
        .O(\mem_data[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \mem_data[2]_i_6 
       (.I0(\mem_data[31]_i_3_n_0 ),
        .I1(ex_ret_addr_in[2]),
        .I2(\mem_data[31]_i_17_n_0 ),
        .I3(\mem_data[2]_i_11_n_0 ),
        .I4(\mem_data[31]_i_16_n_0 ),
        .I5(\mem_data[2]_i_12_n_0 ),
        .O(\mem_data[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hABAAABABBBBBBBBB)) 
    \mem_data[2]_i_7 
       (.I0(\mem_data[31]_i_4_n_0 ),
        .I1(\mem_data[2]_i_13_n_0 ),
        .I2(\mem_data[2]_i_14_n_0 ),
        .I3(\mem_data[2]_i_15_n_0 ),
        .I4(\mem_data[24]_i_15_n_0 ),
        .I5(ex_alu_funct3_in[2]),
        .O(\mem_data[2]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mem_data[2]_i_8 
       (.I0(\mem_data[8]_i_17_n_0 ),
        .I1(ex_regs2_in[2]),
        .I2(\mem_data[0]_i_22_n_0 ),
        .I3(ex_regs2_in[1]),
        .I4(\mem_data[0]_i_23_n_0 ),
        .O(\mem_data[2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h3BBF)) 
    \mem_data[2]_i_9 
       (.I0(ex_alu_funct3_in[0]),
        .I1(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I2(ex_regs2_in[2]),
        .I3(ex_regs1_in[2]),
        .O(\mem_data[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4440000055555555)) 
    \mem_data[30]_i_1 
       (.I0(Q),
        .I1(\mem_data[30]_i_2_n_0 ),
        .I2(ex_regs1_in[30]),
        .I3(\mem_data[31]_i_3_n_0 ),
        .I4(\mem_data[31]_i_4_n_0 ),
        .I5(\mem_data[30]_i_3_n_0 ),
        .O(reset_global_reg_0[30]));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \mem_data[30]_i_10 
       (.I0(ex_regs2_in[1]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs1_in[30]),
        .I3(ex_regs2_in[4]),
        .I4(ex_regs2_in[2]),
        .O(\mem_data[30]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \mem_data[30]_i_11 
       (.I0(ex_regs2_in[1]),
        .I1(ex_regs2_in[4]),
        .I2(ex_regs1_in[31]),
        .I3(ex_regs2_in[3]),
        .I4(ex_regs2_in[2]),
        .O(\mem_data[30]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h3BBF)) 
    \mem_data[30]_i_12 
       (.I0(ex_alu_funct3_in[0]),
        .I1(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I2(ex_regs2_in[30]),
        .I3(ex_regs1_in[30]),
        .O(\mem_data[30]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \mem_data[30]_i_13 
       (.I0(ex_mtvec_data[30]),
        .I1(ex_mscratch_data[30]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mcause_data[30]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .I5(\ex_mepc_data_reg[31]_0 [30]),
        .O(\mem_data[30]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hC0C0AFA0)) 
    \mem_data[30]_i_14 
       (.I0(ex_mstatus_data[30]),
        .I1(ex_mie_data[30]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mip_data[30]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .O(\mem_data[30]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h000000000DDDDDDD)) 
    \mem_data[30]_i_15 
       (.I0(\mem_data[24]_i_15_n_0 ),
        .I1(\mem_data[30]_i_20_n_0 ),
        .I2(\mcause[31]_i_6_n_0 ),
        .I3(ex_regs1_in[30]),
        .I4(ex_regs2_in[30]),
        .I5(\mem_data[30]_i_21_n_0 ),
        .O(\mem_data[30]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_data[30]_i_16 
       (.I0(ex_regs1_in[15]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs1_in[7]),
        .I3(ex_regs2_in[4]),
        .I4(ex_regs1_in[23]),
        .O(\mem_data[30]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mem_data[30]_i_17 
       (.I0(ex_regs2_in[15]),
        .I1(ex_regs2_in[30]),
        .I2(ex_regs2_in[18]),
        .I3(ex_regs2_in[19]),
        .I4(\mem_data[30]_i_22_n_0 ),
        .O(\mem_data[30]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mem_data[30]_i_18 
       (.I0(ex_regs2_in[10]),
        .I1(ex_regs2_in[26]),
        .I2(ex_regs2_in[6]),
        .I3(ex_regs2_in[23]),
        .I4(\mem_data[30]_i_23_n_0 ),
        .O(\mem_data[30]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mem_data[30]_i_19 
       (.I0(ex_regs2_in[14]),
        .I1(ex_regs2_in[21]),
        .I2(ex_regs2_in[17]),
        .I3(ex_regs2_in[24]),
        .I4(\mem_data[30]_i_24_n_0 ),
        .O(\mem_data[30]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF10FF)) 
    \mem_data[30]_i_2 
       (.I0(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I1(ex_alu_funct3_in[2]),
        .I2(\mem_data[30]_i_4_n_0 ),
        .I3(\mem_data[24]_i_3_n_0 ),
        .I4(\mem_data[30]_i_5_n_0 ),
        .O(\mem_data[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBEFEBEBEBEFFFEFF)) 
    \mem_data[30]_i_20 
       (.I0(ex_alu_funct7_in[1]),
        .I1(ex_alu_funct7_in[0]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs1_in[30]),
        .I4(\ex/data2 ),
        .I5(ex_regs2_in[30]),
        .O(\mem_data[30]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h000000000909F606)) 
    \mem_data[30]_i_21 
       (.I0(ex_regs1_in[30]),
        .I1(ex_regs2_in[30]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs2_in[14]),
        .I4(ex_alu_funct7_in[5]),
        .I5(\mem_data[24]_i_26_n_0 ),
        .O(\mem_data[30]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_data[30]_i_22 
       (.I0(ex_regs2_in[22]),
        .I1(ex_regs2_in[20]),
        .I2(ex_regs2_in[25]),
        .I3(ex_regs2_in[16]),
        .O(\mem_data[30]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_data[30]_i_23 
       (.I0(ex_regs2_in[11]),
        .I1(ex_regs2_in[8]),
        .I2(ex_regs2_in[28]),
        .I3(ex_regs2_in[9]),
        .O(\mem_data[30]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_data[30]_i_24 
       (.I0(ex_regs2_in[29]),
        .I1(ex_regs2_in[27]),
        .I2(ex_regs2_in[12]),
        .I3(ex_regs2_in[7]),
        .O(\mem_data[30]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004777)) 
    \mem_data[30]_i_3 
       (.I0(\mem_data[30]_i_6_n_0 ),
        .I1(\mem_data[31]_i_9_n_0 ),
        .I2(ex_regs2_in[30]),
        .I3(\mem_data[31]_i_3_n_0 ),
        .I4(\mem_data[24]_i_3_n_0 ),
        .I5(\mem_data[30]_i_7_n_0 ),
        .O(\mem_data[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_data[30]_i_4 
       (.I0(\mem_data_reg[31]_i_11_n_5 ),
        .I1(\mem_data[0]_i_13_n_0 ),
        .I2(\mem_data[31]_i_12_n_0 ),
        .I3(ex_regs2_in[0]),
        .I4(\mem_data[30]_i_8_n_0 ),
        .I5(\mem_data[30]_i_9_n_0 ),
        .O(\mem_data[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00022202AAAAAAAA)) 
    \mem_data[30]_i_5 
       (.I0(ex_alu_funct3_in[2]),
        .I1(\mem_data[0]_i_7_n_0 ),
        .I2(\mem_data[30]_i_10_n_0 ),
        .I3(ex_regs2_in[0]),
        .I4(\mem_data[30]_i_11_n_0 ),
        .I5(\mem_data[30]_i_12_n_0 ),
        .O(\mem_data[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \mem_data[30]_i_6 
       (.I0(\mem_data[31]_i_3_n_0 ),
        .I1(ex_ret_addr_in[30]),
        .I2(\mem_data[31]_i_17_n_0 ),
        .I3(\mem_data[30]_i_13_n_0 ),
        .I4(\mem_data[31]_i_16_n_0 ),
        .I5(\mem_data[30]_i_14_n_0 ),
        .O(\mem_data[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEEAEAAAAEEAEEEAE)) 
    \mem_data[30]_i_7 
       (.I0(\mem_data[31]_i_4_n_0 ),
        .I1(\mem_data[24]_i_3_n_0 ),
        .I2(\mem_data_reg[31]_i_11_n_5 ),
        .I3(\mem_be_n[3]_i_2_n_0 ),
        .I4(\mem_data[30]_i_15_n_0 ),
        .I5(ex_alu_funct3_in[2]),
        .O(\mem_data[30]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mem_data[30]_i_8 
       (.I0(\mem_data[30]_i_16_n_0 ),
        .I1(ex_regs2_in[2]),
        .I2(\mem_data[31]_i_29_n_0 ),
        .I3(ex_regs2_in[1]),
        .I4(\mem_data[31]_i_30_n_0 ),
        .O(\mem_data[30]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_data[30]_i_9 
       (.I0(\mem_data[30]_i_17_n_0 ),
        .I1(\mem_data[30]_i_18_n_0 ),
        .I2(\mem_data[30]_i_19_n_0 ),
        .I3(ex_regs2_in[5]),
        .I4(ex_regs2_in[13]),
        .I5(ex_regs2_in[31]),
        .O(\mem_data[30]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4440000055555555)) 
    \mem_data[31]_i_1 
       (.I0(Q),
        .I1(\mem_data[31]_i_2_n_0 ),
        .I2(ex_regs1_in[31]),
        .I3(\mem_data[31]_i_3_n_0 ),
        .I4(\mem_data[31]_i_4_n_0 ),
        .I5(\mem_data[31]_i_5_n_0 ),
        .O(reset_global_reg_0[31]));
  LUT6 #(
    .INIT(64'hEEAEAAAAEEAEEEAE)) 
    \mem_data[31]_i_10 
       (.I0(\mem_data[31]_i_4_n_0 ),
        .I1(\mem_data[24]_i_3_n_0 ),
        .I2(\mem_data_reg[31]_i_11_n_4 ),
        .I3(\mem_be_n[3]_i_2_n_0 ),
        .I4(\mem_data[31]_i_19_n_0 ),
        .I5(ex_alu_funct3_in[2]),
        .O(\mem_data[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \mem_data[31]_i_12 
       (.I0(\mem_data[31]_i_24_n_0 ),
        .I1(ex_regs2_in[2]),
        .I2(\mem_data[31]_i_25_n_0 ),
        .I3(ex_regs2_in[1]),
        .I4(\mem_data[31]_i_26_n_0 ),
        .I5(\mem_data[31]_i_27_n_0 ),
        .O(\mem_data[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAFEAE)) 
    \mem_data[31]_i_13 
       (.I0(ex_regs2_in[0]),
        .I1(\mem_data[31]_i_28_n_0 ),
        .I2(ex_regs2_in[2]),
        .I3(\mem_data[31]_i_29_n_0 ),
        .I4(ex_regs2_in[1]),
        .I5(\mem_data[31]_i_30_n_0 ),
        .O(\mem_data[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \mem_data[31]_i_14 
       (.I0(ex_regs2_in[0]),
        .I1(ex_regs2_in[2]),
        .I2(ex_regs2_in[3]),
        .I3(ex_regs1_in[31]),
        .I4(ex_regs2_in[4]),
        .I5(ex_regs2_in[1]),
        .O(\mem_data[31]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hC0C0AFA0)) 
    \mem_data[31]_i_15 
       (.I0(ex_mstatus_data[31]),
        .I1(ex_mie_data[31]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mip_data[31]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .O(\mem_data[31]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h01100030)) 
    \mem_data[31]_i_16 
       (.I0(ex_alu_funct_csr_in[1]),
        .I1(\mtvec[25]_i_6_n_0 ),
        .I2(ex_alu_funct_csr_in[6]),
        .I3(ex_alu_funct_csr_in[2]),
        .I4(ex_alu_funct_csr_in[0]),
        .O(\mem_data[31]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEEEF)) 
    \mem_data[31]_i_17 
       (.I0(\mem_data[31]_i_3_n_0 ),
        .I1(ex_alu_funct3_in[2]),
        .I2(ex_alu_funct3_in[0]),
        .I3(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I4(\mtvec[25]_i_7_n_0 ),
        .O(\mem_data[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \mem_data[31]_i_18 
       (.I0(ex_mtvec_data[31]),
        .I1(ex_mscratch_data[31]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mcause_data[31]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .I5(\ex_mepc_data_reg[31]_0 [31]),
        .O(\mem_data[31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h000D0D0D0D0D0D0D)) 
    \mem_data[31]_i_19 
       (.I0(\mem_data[24]_i_15_n_0 ),
        .I1(\mem_data[31]_i_31_n_0 ),
        .I2(\mem_data[31]_i_32_n_0 ),
        .I3(\mcause[31]_i_6_n_0 ),
        .I4(ex_regs2_in[31]),
        .I5(ex_regs1_in[31]),
        .O(\mem_data[31]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h0F1FFF1F)) 
    \mem_data[31]_i_2 
       (.I0(\mem_data[31]_i_6_n_0 ),
        .I1(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I2(\mem_data[24]_i_3_n_0 ),
        .I3(ex_alu_funct3_in[2]),
        .I4(\mem_data[31]_i_7_n_0 ),
        .O(\mem_data[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_data[31]_i_20 
       (.I0(ex_regs1_in[31]),
        .I1(ex_regs2_in[31]),
        .O(\mem_data[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_data[31]_i_21 
       (.I0(ex_regs1_in[30]),
        .I1(ex_regs2_in[30]),
        .O(\mem_data[31]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_data[31]_i_22 
       (.I0(ex_regs1_in[29]),
        .I1(ex_regs2_in[29]),
        .O(\mem_data[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_data[31]_i_23 
       (.I0(ex_regs1_in[28]),
        .I1(ex_regs2_in[28]),
        .O(\mem_data[31]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_data[31]_i_24 
       (.I0(ex_regs1_in[0]),
        .I1(ex_regs1_in[16]),
        .I2(ex_regs2_in[3]),
        .I3(ex_regs1_in[8]),
        .I4(ex_regs2_in[4]),
        .I5(ex_regs1_in[24]),
        .O(\mem_data[31]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \mem_data[31]_i_25 
       (.I0(ex_regs1_in[20]),
        .I1(ex_regs1_in[4]),
        .I2(ex_regs2_in[3]),
        .I3(ex_regs1_in[12]),
        .I4(ex_regs2_in[4]),
        .I5(ex_regs1_in[28]),
        .O(\mem_data[31]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_data[31]_i_26 
       (.I0(ex_regs1_in[2]),
        .I1(ex_regs1_in[18]),
        .I2(ex_regs2_in[3]),
        .I3(ex_regs1_in[10]),
        .I4(ex_regs2_in[4]),
        .I5(ex_regs1_in[26]),
        .O(\mem_data[31]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_data[31]_i_27 
       (.I0(ex_regs1_in[6]),
        .I1(ex_regs1_in[22]),
        .I2(ex_regs2_in[3]),
        .I3(ex_regs1_in[14]),
        .I4(ex_regs2_in[4]),
        .I5(ex_regs1_in[30]),
        .O(\mem_data[31]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_data[31]_i_28 
       (.I0(ex_regs1_in[7]),
        .I1(ex_regs1_in[23]),
        .I2(ex_regs2_in[3]),
        .I3(ex_regs1_in[15]),
        .I4(ex_regs2_in[4]),
        .I5(ex_regs1_in[31]),
        .O(\mem_data[31]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_data[31]_i_29 
       (.I0(ex_regs1_in[3]),
        .I1(ex_regs1_in[19]),
        .I2(ex_regs2_in[3]),
        .I3(ex_regs1_in[11]),
        .I4(ex_regs2_in[4]),
        .I5(ex_regs1_in[27]),
        .O(\mem_data[31]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h0A00000001100000)) 
    \mem_data[31]_i_3 
       (.I0(\ex_alu_opcode_reg[6]_0 [5]),
        .I1(\ex_alu_opcode_reg[6]_0 [2]),
        .I2(\ex_alu_opcode_reg[6]_0 [3]),
        .I3(\ex_alu_opcode_reg[6]_0 [4]),
        .I4(\ex_alu_opcode_reg[6]_0 [0]),
        .I5(\ex_alu_opcode_reg[6]_0 [1]),
        .O(\mem_data[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data[31]_i_30 
       (.I0(\mem_data[28]_i_17_n_0 ),
        .I1(ex_regs2_in[2]),
        .I2(\mem_data[31]_i_33_n_0 ),
        .O(\mem_data[31]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hBEFEBEBEBEFFFEFF)) 
    \mem_data[31]_i_31 
       (.I0(ex_alu_funct7_in[1]),
        .I1(ex_alu_funct7_in[0]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs1_in[31]),
        .I4(\ex/data2 ),
        .I5(ex_regs2_in[31]),
        .O(\mem_data[31]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h0320002300230320)) 
    \mem_data[31]_i_32 
       (.I0(ex_regs2_in[15]),
        .I1(\mem_data[24]_i_26_n_0 ),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_alu_funct7_in[5]),
        .I4(ex_regs2_in[31]),
        .I5(ex_regs1_in[31]),
        .O(\mem_data[31]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_data[31]_i_33 
       (.I0(ex_regs1_in[5]),
        .I1(ex_regs1_in[21]),
        .I2(ex_regs2_in[3]),
        .I3(ex_regs1_in[13]),
        .I4(ex_regs2_in[4]),
        .I5(ex_regs1_in[29]),
        .O(\mem_data[31]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h00000A0000000200)) 
    \mem_data[31]_i_4 
       (.I0(\ex_alu_opcode_reg[6]_0 [0]),
        .I1(\ex_alu_opcode_reg[6]_0 [4]),
        .I2(\ex_alu_opcode_reg[6]_0 [5]),
        .I3(\ex_alu_opcode_reg[6]_0 [3]),
        .I4(\ex_alu_opcode_reg[6]_0 [2]),
        .I5(\ex_alu_opcode_reg[6]_0 [1]),
        .O(\mem_data[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004777)) 
    \mem_data[31]_i_5 
       (.I0(\mem_data[31]_i_8_n_0 ),
        .I1(\mem_data[31]_i_9_n_0 ),
        .I2(ex_regs2_in[31]),
        .I3(\mem_data[31]_i_3_n_0 ),
        .I4(\mem_data[24]_i_3_n_0 ),
        .I5(\mem_data[31]_i_10_n_0 ),
        .O(\mem_data[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7077707077777777)) 
    \mem_data[31]_i_6 
       (.I0(\mem_data[0]_i_13_n_0 ),
        .I1(\mem_data_reg[31]_i_11_n_4 ),
        .I2(\mem_data[0]_i_11_n_0 ),
        .I3(\mem_data[31]_i_12_n_0 ),
        .I4(ex_regs2_in[0]),
        .I5(\mem_data[31]_i_13_n_0 ),
        .O(\mem_data[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h7F1F00007F1F7F1F)) 
    \mem_data[31]_i_7 
       (.I0(ex_regs2_in[31]),
        .I1(ex_regs1_in[31]),
        .I2(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I3(ex_alu_funct3_in[0]),
        .I4(\mem_data[0]_i_7_n_0 ),
        .I5(\mem_data[31]_i_14_n_0 ),
        .O(\mem_data[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8888FFF8888888F8)) 
    \mem_data[31]_i_8 
       (.I0(\mem_data[31]_i_3_n_0 ),
        .I1(ex_ret_addr_in[31]),
        .I2(\mem_data[31]_i_15_n_0 ),
        .I3(\mem_data[31]_i_16_n_0 ),
        .I4(\mem_data[31]_i_17_n_0 ),
        .I5(\mem_data[31]_i_18_n_0 ),
        .O(\mem_data[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00800A8000008200)) 
    \mem_data[31]_i_9 
       (.I0(\ex_alu_opcode_reg[6]_0 [0]),
        .I1(\ex_alu_opcode_reg[6]_0 [4]),
        .I2(\ex_alu_opcode_reg[6]_0 [5]),
        .I3(\ex_alu_opcode_reg[6]_0 [3]),
        .I4(\ex_alu_opcode_reg[6]_0 [2]),
        .I5(\ex_alu_opcode_reg[6]_0 [1]),
        .O(\mem_data[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4545454444444444)) 
    \mem_data[3]_i_1 
       (.I0(Q),
        .I1(\mem_data[3]_i_2_n_0 ),
        .I2(\mem_data[3]_i_3_n_0 ),
        .I3(ex_regs1_in[3]),
        .I4(\mem_data[31]_i_3_n_0 ),
        .I5(\mem_data[31]_i_4_n_0 ),
        .O(reset_global_reg_0[3]));
  LUT5 #(
    .INIT(32'h5555555D)) 
    \mem_data[3]_i_10 
       (.I0(\mem_data[24]_i_3_n_0 ),
        .I1(\mem_data_reg[0]_i_12_n_4 ),
        .I2(ex_alu_funct3_in[0]),
        .I3(ex_alu_funct3_in[2]),
        .I4(ex_alu_funct3_in[1]),
        .O(\mem_data[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hABBA000300330300)) 
    \mem_data[3]_i_11 
       (.I0(\mcause[31]_i_6_n_0 ),
        .I1(\mem_data[24]_i_26_n_0 ),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_alu_funct7_in[5]),
        .I4(ex_regs1_in[3]),
        .I5(ex_regs2_in[3]),
        .O(\mem_data[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hBEFEBEBEBEFFFEFF)) 
    \mem_data[3]_i_12 
       (.I0(ex_alu_funct7_in[1]),
        .I1(ex_alu_funct7_in[0]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs1_in[3]),
        .I4(\ex/data2 ),
        .I5(ex_regs2_in[3]),
        .O(\mem_data[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \mem_data[3]_i_13 
       (.I0(\mem_data[0]_i_17_n_0 ),
        .I1(ex_regs2_in[2]),
        .I2(\mem_data[0]_i_18_n_0 ),
        .I3(\mem_data[9]_i_17_n_0 ),
        .I4(\mem_data[0]_i_19_n_0 ),
        .I5(ex_regs2_in[1]),
        .O(\mem_data[3]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h3BBF)) 
    \mem_data[3]_i_14 
       (.I0(ex_alu_funct3_in[0]),
        .I1(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I2(ex_regs2_in[3]),
        .I3(ex_regs1_in[3]),
        .O(\mem_data[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4FFF7)) 
    \mem_data[3]_i_15 
       (.I0(ex_regs1_in[0]),
        .I1(ex_regs2_in[1]),
        .I2(ex_regs2_in[2]),
        .I3(ex_regs2_in[4]),
        .I4(ex_regs1_in[2]),
        .I5(ex_regs2_in[3]),
        .O(\mem_data[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFB888)) 
    \mem_data[3]_i_2 
       (.I0(\mem_data[3]_i_4_n_0 ),
        .I1(\mem_data[31]_i_9_n_0 ),
        .I2(\mem_data[31]_i_3_n_0 ),
        .I3(ex_regs2_in[3]),
        .I4(\mem_data[24]_i_3_n_0 ),
        .I5(\mem_data[3]_i_5_n_0 ),
        .O(\mem_data[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h88888880)) 
    \mem_data[3]_i_3 
       (.I0(\mem_data[3]_i_6_n_0 ),
        .I1(\mem_data[24]_i_3_n_0 ),
        .I2(ex_alu_funct3_in[2]),
        .I3(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I4(\mem_data[3]_i_7_n_0 ),
        .O(\mem_data[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \mem_data[3]_i_4 
       (.I0(\mem_data[31]_i_3_n_0 ),
        .I1(ex_ret_addr_in[3]),
        .I2(\mem_data[31]_i_17_n_0 ),
        .I3(\mem_data[3]_i_8_n_0 ),
        .I4(\mem_data[31]_i_16_n_0 ),
        .I5(\mem_data[3]_i_9_n_0 ),
        .O(\mem_data[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hABAAABABBBBBBBBB)) 
    \mem_data[3]_i_5 
       (.I0(\mem_data[31]_i_4_n_0 ),
        .I1(\mem_data[3]_i_10_n_0 ),
        .I2(\mem_data[3]_i_11_n_0 ),
        .I3(\mem_data[3]_i_12_n_0 ),
        .I4(\mem_data[24]_i_15_n_0 ),
        .I5(ex_alu_funct3_in[2]),
        .O(\mem_data[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF470000FFFFFFFF)) 
    \mem_data[3]_i_6 
       (.I0(\mem_data[4]_i_11_n_0 ),
        .I1(ex_regs2_in[0]),
        .I2(\mem_data[3]_i_13_n_0 ),
        .I3(\mem_data[0]_i_7_n_0 ),
        .I4(\mem_data[3]_i_14_n_0 ),
        .I5(ex_alu_funct3_in[2]),
        .O(\mem_data[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h7777777770777000)) 
    \mem_data[3]_i_7 
       (.I0(\mem_data[0]_i_13_n_0 ),
        .I1(\mem_data_reg[0]_i_12_n_4 ),
        .I2(\mem_data[3]_i_15_n_0 ),
        .I3(ex_regs2_in[0]),
        .I4(\mem_data[4]_i_13_n_0 ),
        .I5(\mem_data[0]_i_11_n_0 ),
        .O(\mem_data[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \mem_data[3]_i_8 
       (.I0(ex_mtvec_data[3]),
        .I1(ex_mscratch_data[3]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mcause_data[3]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .I5(\ex_mepc_data_reg[31]_0 [3]),
        .O(\mem_data[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hC0C0AFA0)) 
    \mem_data[3]_i_9 
       (.I0(ex_mstatus_data[3]),
        .I1(ex_mie_data[3]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mip_data[3]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .O(\mem_data[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4545454444444444)) 
    \mem_data[4]_i_1 
       (.I0(Q),
        .I1(\mem_data[4]_i_2_n_0 ),
        .I2(\mem_data[4]_i_3_n_0 ),
        .I3(ex_regs1_in[4]),
        .I4(\mem_data[31]_i_3_n_0 ),
        .I5(\mem_data[31]_i_4_n_0 ),
        .O(reset_global_reg_0[4]));
  LUT6 #(
    .INIT(64'h000000000DDDDDDD)) 
    \mem_data[4]_i_10 
       (.I0(\mem_data[24]_i_15_n_0 ),
        .I1(\mem_data[4]_i_14_n_0 ),
        .I2(\mcause[31]_i_6_n_0 ),
        .I3(ex_regs1_in[4]),
        .I4(ex_regs2_in[4]),
        .I5(\mem_data[4]_i_15_n_0 ),
        .O(\mem_data[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_data[4]_i_11 
       (.I0(\mem_data[10]_i_17_n_0 ),
        .I1(\mem_data[6]_i_16_n_0 ),
        .I2(ex_regs2_in[1]),
        .I3(\mem_data[8]_i_17_n_0 ),
        .I4(ex_regs2_in[2]),
        .I5(\mem_data[0]_i_22_n_0 ),
        .O(\mem_data[4]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h3BBF)) 
    \mem_data[4]_i_12 
       (.I0(ex_alu_funct3_in[0]),
        .I1(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I2(ex_regs2_in[4]),
        .I3(ex_regs1_in[4]),
        .O(\mem_data[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4FFF7)) 
    \mem_data[4]_i_13 
       (.I0(ex_regs1_in[1]),
        .I1(ex_regs2_in[1]),
        .I2(ex_regs2_in[2]),
        .I3(ex_regs2_in[3]),
        .I4(ex_regs1_in[3]),
        .I5(ex_regs2_in[4]),
        .O(\mem_data[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hBEFEBEBEBEFFFEFF)) 
    \mem_data[4]_i_14 
       (.I0(ex_alu_funct7_in[1]),
        .I1(ex_alu_funct7_in[0]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs1_in[4]),
        .I4(\ex/data2 ),
        .I5(ex_regs2_in[4]),
        .O(\mem_data[4]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h00000C96)) 
    \mem_data[4]_i_15 
       (.I0(ex_regs2_in[4]),
        .I1(ex_regs1_in[4]),
        .I2(ex_alu_funct7_in[5]),
        .I3(ex_alu_funct7_in[2]),
        .I4(\mem_data[24]_i_26_n_0 ),
        .O(\mem_data[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFB888)) 
    \mem_data[4]_i_2 
       (.I0(\mem_data[4]_i_4_n_0 ),
        .I1(\mem_data[31]_i_9_n_0 ),
        .I2(ex_regs2_in[4]),
        .I3(\mem_data[31]_i_3_n_0 ),
        .I4(\mem_data[24]_i_3_n_0 ),
        .I5(\mem_data[4]_i_5_n_0 ),
        .O(\mem_data[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \mem_data[4]_i_3 
       (.I0(\mem_data[4]_i_6_n_0 ),
        .I1(\mem_data[24]_i_3_n_0 ),
        .I2(\mem_data[4]_i_7_n_0 ),
        .I3(ex_alu_funct3_in[2]),
        .I4(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .O(\mem_data[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \mem_data[4]_i_4 
       (.I0(\mem_data[31]_i_3_n_0 ),
        .I1(ex_ret_addr_in[4]),
        .I2(\mem_data[31]_i_17_n_0 ),
        .I3(\mem_data[4]_i_8_n_0 ),
        .I4(\mem_data[31]_i_16_n_0 ),
        .I5(\mem_data[4]_i_9_n_0 ),
        .O(\mem_data[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEAEAAAAEEAEEEAE)) 
    \mem_data[4]_i_5 
       (.I0(\mem_data[31]_i_4_n_0 ),
        .I1(\mem_data[24]_i_3_n_0 ),
        .I2(\mem_data_reg[7]_i_10_n_7 ),
        .I3(\mem_be_n[3]_i_2_n_0 ),
        .I4(\mem_data[4]_i_10_n_0 ),
        .I5(ex_alu_funct3_in[2]),
        .O(\mem_data[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF470000FFFFFFFF)) 
    \mem_data[4]_i_6 
       (.I0(\mem_data[5]_i_11_n_0 ),
        .I1(ex_regs2_in[0]),
        .I2(\mem_data[4]_i_11_n_0 ),
        .I3(\mem_data[0]_i_7_n_0 ),
        .I4(\mem_data[4]_i_12_n_0 ),
        .I5(ex_alu_funct3_in[2]),
        .O(\mem_data[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8888888B8B8B888B)) 
    \mem_data[4]_i_7 
       (.I0(\mem_data_reg[7]_i_10_n_7 ),
        .I1(\mem_data[0]_i_13_n_0 ),
        .I2(\mem_data[30]_i_9_n_0 ),
        .I3(\mem_data[5]_i_13_n_0 ),
        .I4(ex_regs2_in[0]),
        .I5(\mem_data[4]_i_13_n_0 ),
        .O(\mem_data[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \mem_data[4]_i_8 
       (.I0(ex_mtvec_data[4]),
        .I1(ex_mscratch_data[4]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mcause_data[4]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .I5(\ex_mepc_data_reg[31]_0 [4]),
        .O(\mem_data[4]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hC0C0AFA0)) 
    \mem_data[4]_i_9 
       (.I0(ex_mstatus_data[4]),
        .I1(ex_mie_data[4]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mip_data[4]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .O(\mem_data[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4545454444444444)) 
    \mem_data[5]_i_1 
       (.I0(Q),
        .I1(\mem_data[5]_i_2_n_0 ),
        .I2(\mem_data[5]_i_3_n_0 ),
        .I3(ex_regs1_in[5]),
        .I4(\mem_data[31]_i_3_n_0 ),
        .I5(\mem_data[31]_i_4_n_0 ),
        .O(reset_global_reg_0[5]));
  LUT6 #(
    .INIT(64'h000000000DDDDDDD)) 
    \mem_data[5]_i_10 
       (.I0(\mem_data[24]_i_15_n_0 ),
        .I1(\mem_data[5]_i_14_n_0 ),
        .I2(\mcause[31]_i_6_n_0 ),
        .I3(ex_regs1_in[5]),
        .I4(ex_regs2_in[5]),
        .I5(\mem_data[5]_i_15_n_0 ),
        .O(\mem_data[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_data[5]_i_11 
       (.I0(\mem_data[11]_i_17_n_0 ),
        .I1(\mem_data[0]_i_17_n_0 ),
        .I2(ex_regs2_in[1]),
        .I3(\mem_data[9]_i_17_n_0 ),
        .I4(ex_regs2_in[2]),
        .I5(\mem_data[0]_i_19_n_0 ),
        .O(\mem_data[5]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h3BBF)) 
    \mem_data[5]_i_12 
       (.I0(ex_alu_funct3_in[0]),
        .I1(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I2(ex_regs2_in[5]),
        .I3(ex_regs1_in[5]),
        .O(\mem_data[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEF0000)) 
    \mem_data[5]_i_13 
       (.I0(ex_regs2_in[2]),
        .I1(ex_regs2_in[4]),
        .I2(ex_regs1_in[2]),
        .I3(ex_regs2_in[3]),
        .I4(ex_regs2_in[1]),
        .I5(\mem_data[7]_i_21_n_0 ),
        .O(\mem_data[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hBEFEBEBEBEFFFEFF)) 
    \mem_data[5]_i_14 
       (.I0(ex_alu_funct7_in[1]),
        .I1(ex_alu_funct7_in[0]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs1_in[5]),
        .I4(\ex/data2 ),
        .I5(ex_regs2_in[5]),
        .O(\mem_data[5]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h000021D2)) 
    \mem_data[5]_i_15 
       (.I0(ex_regs2_in[5]),
        .I1(ex_alu_funct7_in[2]),
        .I2(ex_regs1_in[5]),
        .I3(ex_alu_funct7_in[5]),
        .I4(\mem_data[24]_i_26_n_0 ),
        .O(\mem_data[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFB888)) 
    \mem_data[5]_i_2 
       (.I0(\mem_data[5]_i_4_n_0 ),
        .I1(\mem_data[31]_i_9_n_0 ),
        .I2(ex_regs2_in[5]),
        .I3(\mem_data[31]_i_3_n_0 ),
        .I4(\mem_data[24]_i_3_n_0 ),
        .I5(\mem_data[5]_i_5_n_0 ),
        .O(\mem_data[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \mem_data[5]_i_3 
       (.I0(\mem_data[5]_i_6_n_0 ),
        .I1(\mem_data[24]_i_3_n_0 ),
        .I2(\mem_data[5]_i_7_n_0 ),
        .I3(ex_alu_funct3_in[2]),
        .I4(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .O(\mem_data[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \mem_data[5]_i_4 
       (.I0(\mem_data[31]_i_3_n_0 ),
        .I1(ex_ret_addr_in[5]),
        .I2(\mem_data[31]_i_17_n_0 ),
        .I3(\mem_data[5]_i_8_n_0 ),
        .I4(\mem_data[31]_i_16_n_0 ),
        .I5(\mem_data[5]_i_9_n_0 ),
        .O(\mem_data[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEAEAAAAEEAEEEAE)) 
    \mem_data[5]_i_5 
       (.I0(\mem_data[31]_i_4_n_0 ),
        .I1(\mem_data[24]_i_3_n_0 ),
        .I2(\mem_data_reg[7]_i_10_n_6 ),
        .I3(\mem_be_n[3]_i_2_n_0 ),
        .I4(\mem_data[5]_i_10_n_0 ),
        .I5(ex_alu_funct3_in[2]),
        .O(\mem_data[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF470000FFFFFFFF)) 
    \mem_data[5]_i_6 
       (.I0(\mem_data[6]_i_8_n_0 ),
        .I1(ex_regs2_in[0]),
        .I2(\mem_data[5]_i_11_n_0 ),
        .I3(\mem_data[0]_i_7_n_0 ),
        .I4(\mem_data[5]_i_12_n_0 ),
        .I5(ex_alu_funct3_in[2]),
        .O(\mem_data[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8888888B8B8B888B)) 
    \mem_data[5]_i_7 
       (.I0(\mem_data_reg[7]_i_10_n_6 ),
        .I1(\mem_data[0]_i_13_n_0 ),
        .I2(\mem_data[30]_i_9_n_0 ),
        .I3(\mem_data[6]_i_10_n_0 ),
        .I4(ex_regs2_in[0]),
        .I5(\mem_data[5]_i_13_n_0 ),
        .O(\mem_data[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \mem_data[5]_i_8 
       (.I0(ex_mtvec_data[5]),
        .I1(ex_mscratch_data[5]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mcause_data[5]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .I5(\ex_mepc_data_reg[31]_0 [5]),
        .O(\mem_data[5]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hC0C0AFA0)) 
    \mem_data[5]_i_9 
       (.I0(ex_mstatus_data[5]),
        .I1(ex_mie_data[5]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mip_data[5]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .O(\mem_data[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4440000055555555)) 
    \mem_data[6]_i_1 
       (.I0(Q),
        .I1(\mem_data[6]_i_2_n_0 ),
        .I2(ex_regs1_in[6]),
        .I3(\mem_data[31]_i_3_n_0 ),
        .I4(\mem_data[31]_i_4_n_0 ),
        .I5(\mem_data[6]_i_3_n_0 ),
        .O(reset_global_reg_0[6]));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEF0000)) 
    \mem_data[6]_i_10 
       (.I0(ex_regs2_in[2]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs1_in[3]),
        .I3(ex_regs2_in[4]),
        .I4(ex_regs2_in[1]),
        .I5(\mem_data[8]_i_18_n_0 ),
        .O(\mem_data[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \mem_data[6]_i_11 
       (.I0(ex_mtvec_data[6]),
        .I1(ex_mscratch_data[6]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mcause_data[6]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .I5(\ex_mepc_data_reg[31]_0 [6]),
        .O(\mem_data[6]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hC0C0AFA0)) 
    \mem_data[6]_i_12 
       (.I0(ex_mstatus_data[6]),
        .I1(ex_mie_data[6]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mip_data[6]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .O(\mem_data[6]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h5555555D)) 
    \mem_data[6]_i_13 
       (.I0(\mem_data[24]_i_3_n_0 ),
        .I1(\mem_data_reg[7]_i_10_n_5 ),
        .I2(ex_alu_funct3_in[0]),
        .I3(ex_alu_funct3_in[2]),
        .I4(ex_alu_funct3_in[1]),
        .O(\mem_data[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAB00BA0303000330)) 
    \mem_data[6]_i_14 
       (.I0(\mcause[31]_i_6_n_0 ),
        .I1(\mem_data[24]_i_26_n_0 ),
        .I2(ex_alu_funct7_in[5]),
        .I3(ex_regs1_in[6]),
        .I4(ex_alu_funct7_in[2]),
        .I5(ex_regs2_in[6]),
        .O(\mem_data[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hBEFEBEBEBEFFFEFF)) 
    \mem_data[6]_i_15 
       (.I0(ex_alu_funct7_in[1]),
        .I1(ex_alu_funct7_in[0]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs1_in[6]),
        .I4(\ex/data2 ),
        .I5(ex_regs2_in[6]),
        .O(\mem_data[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_data[6]_i_16 
       (.I0(ex_regs1_in[30]),
        .I1(ex_regs1_in[14]),
        .I2(ex_regs2_in[3]),
        .I3(ex_regs1_in[22]),
        .I4(ex_regs2_in[4]),
        .I5(ex_regs1_in[6]),
        .O(\mem_data[6]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hBBBBBBFB)) 
    \mem_data[6]_i_2 
       (.I0(\mem_data[6]_i_4_n_0 ),
        .I1(\mem_data[24]_i_3_n_0 ),
        .I2(\mem_data[6]_i_5_n_0 ),
        .I3(ex_alu_funct3_in[2]),
        .I4(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .O(\mem_data[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004777)) 
    \mem_data[6]_i_3 
       (.I0(\mem_data[6]_i_6_n_0 ),
        .I1(\mem_data[31]_i_9_n_0 ),
        .I2(ex_regs2_in[6]),
        .I3(\mem_data[31]_i_3_n_0 ),
        .I4(\mem_data[24]_i_3_n_0 ),
        .I5(\mem_data[6]_i_7_n_0 ),
        .O(\mem_data[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00008A80AAAAAAAA)) 
    \mem_data[6]_i_4 
       (.I0(ex_alu_funct3_in[2]),
        .I1(\mem_data[7]_i_12_n_0 ),
        .I2(ex_regs2_in[0]),
        .I3(\mem_data[6]_i_8_n_0 ),
        .I4(\mem_data[0]_i_7_n_0 ),
        .I5(\mem_data[6]_i_9_n_0 ),
        .O(\mem_data[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8888888B8B8B888B)) 
    \mem_data[6]_i_5 
       (.I0(\mem_data_reg[7]_i_10_n_5 ),
        .I1(\mem_data[0]_i_13_n_0 ),
        .I2(\mem_data[30]_i_9_n_0 ),
        .I3(\mem_data[7]_i_14_n_0 ),
        .I4(ex_regs2_in[0]),
        .I5(\mem_data[6]_i_10_n_0 ),
        .O(\mem_data[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \mem_data[6]_i_6 
       (.I0(\mem_data[31]_i_3_n_0 ),
        .I1(ex_ret_addr_in[6]),
        .I2(\mem_data[31]_i_17_n_0 ),
        .I3(\mem_data[6]_i_11_n_0 ),
        .I4(\mem_data[31]_i_16_n_0 ),
        .I5(\mem_data[6]_i_12_n_0 ),
        .O(\mem_data[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hABAAABABBBBBBBBB)) 
    \mem_data[6]_i_7 
       (.I0(\mem_data[31]_i_4_n_0 ),
        .I1(\mem_data[6]_i_13_n_0 ),
        .I2(\mem_data[6]_i_14_n_0 ),
        .I3(\mem_data[6]_i_15_n_0 ),
        .I4(\mem_data[24]_i_15_n_0 ),
        .I5(ex_alu_funct3_in[2]),
        .O(\mem_data[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_data[6]_i_8 
       (.I0(\mem_data[8]_i_16_n_0 ),
        .I1(\mem_data[8]_i_17_n_0 ),
        .I2(ex_regs2_in[1]),
        .I3(\mem_data[10]_i_17_n_0 ),
        .I4(ex_regs2_in[2]),
        .I5(\mem_data[6]_i_16_n_0 ),
        .O(\mem_data[6]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h3BBF)) 
    \mem_data[6]_i_9 
       (.I0(ex_alu_funct3_in[0]),
        .I1(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I2(ex_regs2_in[6]),
        .I3(ex_regs1_in[6]),
        .O(\mem_data[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4545454444444444)) 
    \mem_data[7]_i_1 
       (.I0(Q),
        .I1(\mem_data[7]_i_2_n_0 ),
        .I2(\mem_data[7]_i_3_n_0 ),
        .I3(ex_regs1_in[7]),
        .I4(\mem_data[31]_i_3_n_0 ),
        .I5(\mem_data[31]_i_4_n_0 ),
        .O(reset_global_reg_0[7]));
  LUT6 #(
    .INIT(64'h00A2A2A2A2A2A2A2)) 
    \mem_data[7]_i_11 
       (.I0(\mem_data[7]_i_19_n_0 ),
        .I1(\mem_data[24]_i_15_n_0 ),
        .I2(\mem_data[7]_i_20_n_0 ),
        .I3(\mcause[31]_i_6_n_0 ),
        .I4(ex_regs1_in[7]),
        .I5(ex_regs2_in[7]),
        .O(\mem_data[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_data[7]_i_12 
       (.I0(\mem_data[9]_i_16_n_0 ),
        .I1(\mem_data[9]_i_17_n_0 ),
        .I2(ex_regs2_in[1]),
        .I3(\mem_data[11]_i_17_n_0 ),
        .I4(ex_regs2_in[2]),
        .I5(\mem_data[0]_i_17_n_0 ),
        .O(\mem_data[7]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h3BBF)) 
    \mem_data[7]_i_13 
       (.I0(ex_alu_funct3_in[0]),
        .I1(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I2(ex_regs2_in[7]),
        .I3(ex_regs1_in[7]),
        .O(\mem_data[7]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data[7]_i_14 
       (.I0(\mem_data[7]_i_21_n_0 ),
        .I1(ex_regs2_in[1]),
        .I2(\mem_data[9]_i_18_n_0 ),
        .O(\mem_data[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_data[7]_i_15 
       (.I0(ex_regs1_in[7]),
        .I1(ex_regs2_in[7]),
        .O(\mem_data[7]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_data[7]_i_16 
       (.I0(ex_regs1_in[6]),
        .I1(ex_regs2_in[6]),
        .O(\mem_data[7]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_data[7]_i_17 
       (.I0(ex_regs1_in[5]),
        .I1(ex_regs2_in[5]),
        .O(\mem_data[7]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_data[7]_i_18 
       (.I0(ex_regs1_in[4]),
        .I1(ex_regs2_in[4]),
        .O(\mem_data[7]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFDE2D)) 
    \mem_data[7]_i_19 
       (.I0(ex_regs2_in[7]),
        .I1(ex_alu_funct7_in[2]),
        .I2(ex_regs1_in[7]),
        .I3(ex_alu_funct7_in[5]),
        .I4(\mem_data[24]_i_26_n_0 ),
        .O(\mem_data[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFB888)) 
    \mem_data[7]_i_2 
       (.I0(\mem_data[7]_i_4_n_0 ),
        .I1(\mem_data[31]_i_9_n_0 ),
        .I2(ex_regs2_in[7]),
        .I3(\mem_data[31]_i_3_n_0 ),
        .I4(\mem_data[24]_i_3_n_0 ),
        .I5(\mem_data[7]_i_5_n_0 ),
        .O(\mem_data[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBEFEBEBEBEFFFEFF)) 
    \mem_data[7]_i_20 
       (.I0(ex_alu_funct7_in[1]),
        .I1(ex_alu_funct7_in[0]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs1_in[7]),
        .I4(\ex/data2 ),
        .I5(ex_regs2_in[7]),
        .O(\mem_data[7]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF4F7)) 
    \mem_data[7]_i_21 
       (.I0(ex_regs1_in[0]),
        .I1(ex_regs2_in[2]),
        .I2(ex_regs2_in[3]),
        .I3(ex_regs1_in[4]),
        .I4(ex_regs2_in[4]),
        .O(\mem_data[7]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \mem_data[7]_i_3 
       (.I0(\mem_data[7]_i_6_n_0 ),
        .I1(\mem_data[24]_i_3_n_0 ),
        .I2(\mem_data[7]_i_7_n_0 ),
        .I3(ex_alu_funct3_in[2]),
        .I4(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .O(\mem_data[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \mem_data[7]_i_4 
       (.I0(\mem_data[31]_i_3_n_0 ),
        .I1(ex_ret_addr_in[7]),
        .I2(\mem_data[31]_i_17_n_0 ),
        .I3(\mem_data[7]_i_8_n_0 ),
        .I4(\mem_data[31]_i_16_n_0 ),
        .I5(\mem_data[7]_i_9_n_0 ),
        .O(\mem_data[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEAEAAAAEEAEEEAE)) 
    \mem_data[7]_i_5 
       (.I0(\mem_data[31]_i_4_n_0 ),
        .I1(\mem_data[24]_i_3_n_0 ),
        .I2(\mem_data_reg[7]_i_10_n_4 ),
        .I3(\mem_be_n[3]_i_2_n_0 ),
        .I4(\mem_data[7]_i_11_n_0 ),
        .I5(ex_alu_funct3_in[2]),
        .O(\mem_data[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF1D0000FFFFFFFF)) 
    \mem_data[7]_i_6 
       (.I0(\mem_data[7]_i_12_n_0 ),
        .I1(ex_regs2_in[0]),
        .I2(\mem_data[8]_i_13_n_0 ),
        .I3(\mem_data[0]_i_7_n_0 ),
        .I4(\mem_data[7]_i_13_n_0 ),
        .I5(ex_alu_funct3_in[2]),
        .O(\mem_data[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8888888B8B8B888B)) 
    \mem_data[7]_i_7 
       (.I0(\mem_data_reg[7]_i_10_n_4 ),
        .I1(\mem_data[0]_i_13_n_0 ),
        .I2(\mem_data[30]_i_9_n_0 ),
        .I3(\mem_data[8]_i_15_n_0 ),
        .I4(ex_regs2_in[0]),
        .I5(\mem_data[7]_i_14_n_0 ),
        .O(\mem_data[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \mem_data[7]_i_8 
       (.I0(ex_mtvec_data[7]),
        .I1(ex_mscratch_data[7]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mcause_data[7]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .I5(\ex_mepc_data_reg[31]_0 [7]),
        .O(\mem_data[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hC0C0AFA0)) 
    \mem_data[7]_i_9 
       (.I0(ex_mstatus_data[7]),
        .I1(ex_mie_data[7]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mip_data[7]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .O(\mem_data[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4545454444444444)) 
    \mem_data[8]_i_1 
       (.I0(Q),
        .I1(\mem_data[8]_i_2_n_0 ),
        .I2(\mem_data[8]_i_3_n_0 ),
        .I3(ex_regs1_in[8]),
        .I4(\mem_data[31]_i_3_n_0 ),
        .I5(\mem_data[31]_i_4_n_0 ),
        .O(reset_global_reg_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h5555555D)) 
    \mem_data[8]_i_10 
       (.I0(\mem_data[24]_i_3_n_0 ),
        .I1(\mem_data_reg[15]_i_13_n_7 ),
        .I2(ex_alu_funct3_in[0]),
        .I3(ex_alu_funct3_in[2]),
        .I4(ex_alu_funct3_in[1]),
        .O(\mem_data[8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAB00BA0303000330)) 
    \mem_data[8]_i_11 
       (.I0(\mcause[31]_i_6_n_0 ),
        .I1(\mem_data[24]_i_26_n_0 ),
        .I2(ex_alu_funct7_in[5]),
        .I3(ex_regs1_in[8]),
        .I4(ex_alu_funct7_in[2]),
        .I5(ex_regs2_in[8]),
        .O(\mem_data[8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hBEFEBEBEBEFFFEFF)) 
    \mem_data[8]_i_12 
       (.I0(ex_alu_funct7_in[1]),
        .I1(ex_alu_funct7_in[0]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs1_in[8]),
        .I4(\ex/data2 ),
        .I5(ex_regs2_in[8]),
        .O(\mem_data[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_data[8]_i_13 
       (.I0(\mem_data[10]_i_16_n_0 ),
        .I1(\mem_data[10]_i_17_n_0 ),
        .I2(ex_regs2_in[1]),
        .I3(\mem_data[8]_i_16_n_0 ),
        .I4(ex_regs2_in[2]),
        .I5(\mem_data[8]_i_17_n_0 ),
        .O(\mem_data[8]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h3BBF)) 
    \mem_data[8]_i_14 
       (.I0(ex_alu_funct3_in[0]),
        .I1(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I2(ex_regs2_in[8]),
        .I3(ex_regs1_in[8]),
        .O(\mem_data[8]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data[8]_i_15 
       (.I0(\mem_data[8]_i_18_n_0 ),
        .I1(ex_regs2_in[1]),
        .I2(\mem_data[10]_i_18_n_0 ),
        .O(\mem_data[8]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_data[8]_i_16 
       (.I0(ex_regs1_in[20]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs1_in[28]),
        .I3(ex_regs2_in[4]),
        .I4(ex_regs1_in[12]),
        .O(\mem_data[8]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_data[8]_i_17 
       (.I0(ex_regs1_in[16]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs1_in[24]),
        .I3(ex_regs2_in[4]),
        .I4(ex_regs1_in[8]),
        .O(\mem_data[8]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF4F7)) 
    \mem_data[8]_i_18 
       (.I0(ex_regs1_in[1]),
        .I1(ex_regs2_in[2]),
        .I2(ex_regs2_in[3]),
        .I3(ex_regs1_in[5]),
        .I4(ex_regs2_in[4]),
        .O(\mem_data[8]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFB888)) 
    \mem_data[8]_i_2 
       (.I0(\mem_data[8]_i_4_n_0 ),
        .I1(\mem_data[31]_i_9_n_0 ),
        .I2(ex_regs2_in[8]),
        .I3(\mem_data[31]_i_3_n_0 ),
        .I4(\mem_data[24]_i_3_n_0 ),
        .I5(\mem_data[8]_i_5_n_0 ),
        .O(\mem_data[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h88888880)) 
    \mem_data[8]_i_3 
       (.I0(\mem_data[8]_i_6_n_0 ),
        .I1(\mem_data[24]_i_3_n_0 ),
        .I2(ex_alu_funct3_in[2]),
        .I3(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I4(\mem_data[8]_i_7_n_0 ),
        .O(\mem_data[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \mem_data[8]_i_4 
       (.I0(\mem_data[31]_i_3_n_0 ),
        .I1(ex_ret_addr_in[8]),
        .I2(\mem_data[31]_i_17_n_0 ),
        .I3(\mem_data[8]_i_8_n_0 ),
        .I4(\mem_data[31]_i_16_n_0 ),
        .I5(\mem_data[8]_i_9_n_0 ),
        .O(\mem_data[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hABAAABABBBBBBBBB)) 
    \mem_data[8]_i_5 
       (.I0(\mem_data[31]_i_4_n_0 ),
        .I1(\mem_data[8]_i_10_n_0 ),
        .I2(\mem_data[8]_i_11_n_0 ),
        .I3(\mem_data[8]_i_12_n_0 ),
        .I4(\mem_data[24]_i_15_n_0 ),
        .I5(ex_alu_funct3_in[2]),
        .O(\mem_data[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF470000FFFFFFFF)) 
    \mem_data[8]_i_6 
       (.I0(\mem_data[9]_i_13_n_0 ),
        .I1(ex_regs2_in[0]),
        .I2(\mem_data[8]_i_13_n_0 ),
        .I3(\mem_data[0]_i_7_n_0 ),
        .I4(\mem_data[8]_i_14_n_0 ),
        .I5(ex_alu_funct3_in[2]),
        .O(\mem_data[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h7777707777707070)) 
    \mem_data[8]_i_7 
       (.I0(\mem_data[0]_i_13_n_0 ),
        .I1(\mem_data_reg[15]_i_13_n_7 ),
        .I2(\mem_data[0]_i_11_n_0 ),
        .I3(ex_regs2_in[0]),
        .I4(\mem_data[8]_i_15_n_0 ),
        .I5(\mem_data[9]_i_15_n_0 ),
        .O(\mem_data[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \mem_data[8]_i_8 
       (.I0(ex_mtvec_data[8]),
        .I1(ex_mscratch_data[8]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mcause_data[8]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .I5(\ex_mepc_data_reg[31]_0 [8]),
        .O(\mem_data[8]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hC0C0AFA0)) 
    \mem_data[8]_i_9 
       (.I0(ex_mstatus_data[8]),
        .I1(ex_mie_data[8]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mip_data[8]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .O(\mem_data[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4545454444444444)) 
    \mem_data[9]_i_1 
       (.I0(Q),
        .I1(\mem_data[9]_i_2_n_0 ),
        .I2(\mem_data[9]_i_3_n_0 ),
        .I3(ex_regs1_in[9]),
        .I4(\mem_data[31]_i_3_n_0 ),
        .I5(\mem_data[31]_i_4_n_0 ),
        .O(reset_global_reg_0[9]));
  LUT5 #(
    .INIT(32'h5555555D)) 
    \mem_data[9]_i_10 
       (.I0(\mem_data[24]_i_3_n_0 ),
        .I1(\mem_data_reg[15]_i_13_n_6 ),
        .I2(ex_alu_funct3_in[0]),
        .I3(ex_alu_funct3_in[2]),
        .I4(ex_alu_funct3_in[1]),
        .O(\mem_data[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAB00BA0303000330)) 
    \mem_data[9]_i_11 
       (.I0(\mcause[31]_i_6_n_0 ),
        .I1(\mem_data[24]_i_26_n_0 ),
        .I2(ex_alu_funct7_in[5]),
        .I3(ex_regs1_in[9]),
        .I4(ex_alu_funct7_in[2]),
        .I5(ex_regs2_in[9]),
        .O(\mem_data[9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hBEFEBEBEBEFFFEFF)) 
    \mem_data[9]_i_12 
       (.I0(ex_alu_funct7_in[1]),
        .I1(ex_alu_funct7_in[0]),
        .I2(ex_alu_funct7_in[2]),
        .I3(ex_regs1_in[9]),
        .I4(\ex/data2 ),
        .I5(ex_regs2_in[9]),
        .O(\mem_data[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_data[9]_i_13 
       (.I0(\mem_data[11]_i_16_n_0 ),
        .I1(\mem_data[11]_i_17_n_0 ),
        .I2(ex_regs2_in[1]),
        .I3(\mem_data[9]_i_16_n_0 ),
        .I4(ex_regs2_in[2]),
        .I5(\mem_data[9]_i_17_n_0 ),
        .O(\mem_data[9]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h3BBF)) 
    \mem_data[9]_i_14 
       (.I0(ex_alu_funct3_in[0]),
        .I1(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I2(ex_regs2_in[9]),
        .I3(ex_regs1_in[9]),
        .O(\mem_data[9]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data[9]_i_15 
       (.I0(\mem_data[9]_i_18_n_0 ),
        .I1(ex_regs2_in[1]),
        .I2(\mem_data[11]_i_18_n_0 ),
        .O(\mem_data[9]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_data[9]_i_16 
       (.I0(ex_regs1_in[21]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs1_in[29]),
        .I3(ex_regs2_in[4]),
        .I4(ex_regs1_in[13]),
        .O(\mem_data[9]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_data[9]_i_17 
       (.I0(ex_regs1_in[17]),
        .I1(ex_regs2_in[3]),
        .I2(ex_regs1_in[25]),
        .I3(ex_regs2_in[4]),
        .I4(ex_regs1_in[9]),
        .O(\mem_data[9]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF4F7)) 
    \mem_data[9]_i_18 
       (.I0(ex_regs1_in[2]),
        .I1(ex_regs2_in[2]),
        .I2(ex_regs2_in[3]),
        .I3(ex_regs1_in[6]),
        .I4(ex_regs2_in[4]),
        .O(\mem_data[9]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFB888)) 
    \mem_data[9]_i_2 
       (.I0(\mem_data[9]_i_4_n_0 ),
        .I1(\mem_data[31]_i_9_n_0 ),
        .I2(ex_regs2_in[9]),
        .I3(\mem_data[31]_i_3_n_0 ),
        .I4(\mem_data[24]_i_3_n_0 ),
        .I5(\mem_data[9]_i_5_n_0 ),
        .O(\mem_data[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \mem_data[9]_i_3 
       (.I0(\mem_data[9]_i_6_n_0 ),
        .I1(\mem_data[24]_i_3_n_0 ),
        .I2(\mem_data[9]_i_7_n_0 ),
        .I3(ex_alu_funct3_in[2]),
        .I4(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .O(\mem_data[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \mem_data[9]_i_4 
       (.I0(\mem_data[31]_i_3_n_0 ),
        .I1(ex_ret_addr_in[9]),
        .I2(\mem_data[31]_i_17_n_0 ),
        .I3(\mem_data[9]_i_8_n_0 ),
        .I4(\mem_data[31]_i_16_n_0 ),
        .I5(\mem_data[9]_i_9_n_0 ),
        .O(\mem_data[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hABAAABABBBBBBBBB)) 
    \mem_data[9]_i_5 
       (.I0(\mem_data[31]_i_4_n_0 ),
        .I1(\mem_data[9]_i_10_n_0 ),
        .I2(\mem_data[9]_i_11_n_0 ),
        .I3(\mem_data[9]_i_12_n_0 ),
        .I4(\mem_data[24]_i_15_n_0 ),
        .I5(ex_alu_funct3_in[2]),
        .O(\mem_data[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF1D0000FFFFFFFF)) 
    \mem_data[9]_i_6 
       (.I0(\mem_data[9]_i_13_n_0 ),
        .I1(ex_regs2_in[0]),
        .I2(\mem_data[10]_i_8_n_0 ),
        .I3(\mem_data[0]_i_7_n_0 ),
        .I4(\mem_data[9]_i_14_n_0 ),
        .I5(ex_alu_funct3_in[2]),
        .O(\mem_data[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8888888B8B8B888B)) 
    \mem_data[9]_i_7 
       (.I0(\mem_data_reg[15]_i_13_n_6 ),
        .I1(\mem_data[0]_i_13_n_0 ),
        .I2(\mem_data[30]_i_9_n_0 ),
        .I3(\mem_data[10]_i_10_n_0 ),
        .I4(ex_regs2_in[0]),
        .I5(\mem_data[9]_i_15_n_0 ),
        .O(\mem_data[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \mem_data[9]_i_8 
       (.I0(ex_mtvec_data[9]),
        .I1(ex_mscratch_data[9]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mcause_data[9]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .I5(\ex_mepc_data_reg[31]_0 [9]),
        .O(\mem_data[9]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hC0C0AFA0)) 
    \mem_data[9]_i_9 
       (.I0(ex_mstatus_data[9]),
        .I1(ex_mie_data[9]),
        .I2(\mem_data[24]_i_13_n_0 ),
        .I3(ex_mip_data[9]),
        .I4(\mem_data[24]_i_12_n_0 ),
        .O(\mem_data[9]_i_9_n_0 ));
  CARRY4 \mem_data_reg[0]_i_12 
       (.CI(1'b0),
        .CO({\mem_data_reg[0]_i_12_n_0 ,\mem_data_reg[0]_i_12_n_1 ,\mem_data_reg[0]_i_12_n_2 ,\mem_data_reg[0]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI(ex_regs1_in[3:0]),
        .O({\mem_data_reg[0]_i_12_n_4 ,\mem_data_reg[0]_i_12_n_5 ,\mem_data_reg[0]_i_12_n_6 ,\mem_data_reg[0]_i_12_n_7 }),
        .S({\mem_data[0]_i_24_n_0 ,\mem_data[0]_i_25_n_0 ,\mem_data[0]_i_26_n_0 ,\mem_data[0]_i_27_n_0 }));
  CARRY4 \mem_data_reg[0]_i_28 
       (.CI(\mem_data_reg[0]_i_33_n_0 ),
        .CO({\ex/data2 ,\mem_data_reg[0]_i_28_n_1 ,\mem_data_reg[0]_i_28_n_2 ,\mem_data_reg[0]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({\mem_data[0]_i_34_n_0 ,\mem_data[0]_i_35_n_0 ,\mem_data[0]_i_36_n_0 ,\mem_data[0]_i_37_n_0 }),
        .O(\NLW_mem_data_reg[0]_i_28_O_UNCONNECTED [3:0]),
        .S({\mem_data[0]_i_38_n_0 ,\mem_data[0]_i_39_n_0 ,\mem_data[0]_i_40_n_0 ,\mem_data[0]_i_41_n_0 }));
  CARRY4 \mem_data_reg[0]_i_33 
       (.CI(\mem_data_reg[0]_i_46_n_0 ),
        .CO({\mem_data_reg[0]_i_33_n_0 ,\mem_data_reg[0]_i_33_n_1 ,\mem_data_reg[0]_i_33_n_2 ,\mem_data_reg[0]_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI({\mem_data[0]_i_47_n_0 ,\mem_data[0]_i_48_n_0 ,\mem_data[0]_i_49_n_0 ,\mem_data[0]_i_50_n_0 }),
        .O(\NLW_mem_data_reg[0]_i_33_O_UNCONNECTED [3:0]),
        .S({\mem_data[0]_i_51_n_0 ,\mem_data[0]_i_52_n_0 ,\mem_data[0]_i_53_n_0 ,\mem_data[0]_i_54_n_0 }));
  CARRY4 \mem_data_reg[0]_i_46 
       (.CI(\mem_data_reg[0]_i_55_n_0 ),
        .CO({\mem_data_reg[0]_i_46_n_0 ,\mem_data_reg[0]_i_46_n_1 ,\mem_data_reg[0]_i_46_n_2 ,\mem_data_reg[0]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({\mem_data[0]_i_56_n_0 ,\mem_data[0]_i_57_n_0 ,\mem_data[0]_i_58_n_0 ,\mem_data[0]_i_59_n_0 }),
        .O(\NLW_mem_data_reg[0]_i_46_O_UNCONNECTED [3:0]),
        .S({\mem_data[0]_i_60_n_0 ,\mem_data[0]_i_61_n_0 ,\mem_data[0]_i_62_n_0 ,\mem_data[0]_i_63_n_0 }));
  CARRY4 \mem_data_reg[0]_i_55 
       (.CI(1'b0),
        .CO({\mem_data_reg[0]_i_55_n_0 ,\mem_data_reg[0]_i_55_n_1 ,\mem_data_reg[0]_i_55_n_2 ,\mem_data_reg[0]_i_55_n_3 }),
        .CYINIT(1'b0),
        .DI({\mem_data[0]_i_64_n_0 ,\mem_data[0]_i_65_n_0 ,\mem_data[0]_i_66_n_0 ,\mem_data[0]_i_67_n_0 }),
        .O(\NLW_mem_data_reg[0]_i_55_O_UNCONNECTED [3:0]),
        .S({\mem_data[0]_i_68_n_0 ,\mem_data[0]_i_69_n_0 ,\mem_data[0]_i_70_n_0 ,\mem_data[0]_i_71_n_0 }));
  CARRY4 \mem_data_reg[15]_i_13 
       (.CI(\mem_data_reg[7]_i_10_n_0 ),
        .CO({\mem_data_reg[15]_i_13_n_0 ,\mem_data_reg[15]_i_13_n_1 ,\mem_data_reg[15]_i_13_n_2 ,\mem_data_reg[15]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI(ex_regs1_in[11:8]),
        .O({\mem_data_reg[15]_i_13_n_4 ,\mem_data_reg[15]_i_13_n_5 ,\mem_data_reg[15]_i_13_n_6 ,\mem_data_reg[15]_i_13_n_7 }),
        .S({\mem_data[15]_i_21_n_0 ,\mem_data[15]_i_22_n_0 ,\mem_data[15]_i_23_n_0 ,\mem_data[15]_i_24_n_0 }));
  CARRY4 \mem_data_reg[15]_i_6 
       (.CI(\mem_data_reg[15]_i_13_n_0 ),
        .CO({\mem_data_reg[15]_i_6_n_0 ,\mem_data_reg[15]_i_6_n_1 ,\mem_data_reg[15]_i_6_n_2 ,\mem_data_reg[15]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(ex_regs1_in[15:12]),
        .O({\mem_data_reg[15]_i_6_n_4 ,\mem_data_reg[15]_i_6_n_5 ,\mem_data_reg[15]_i_6_n_6 ,\mem_data_reg[15]_i_6_n_7 }),
        .S({\mem_data[15]_i_14_n_0 ,\mem_data[15]_i_15_n_0 ,\mem_data[15]_i_16_n_0 ,\mem_data[15]_i_17_n_0 }));
  CARRY4 \mem_data_reg[16]_i_6 
       (.CI(\mem_data_reg[15]_i_6_n_0 ),
        .CO({\mem_data_reg[16]_i_6_n_0 ,\mem_data_reg[16]_i_6_n_1 ,\mem_data_reg[16]_i_6_n_2 ,\mem_data_reg[16]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(ex_regs1_in[19:16]),
        .O({\mem_data_reg[16]_i_6_n_4 ,\mem_data_reg[16]_i_6_n_5 ,\mem_data_reg[16]_i_6_n_6 ,\mem_data_reg[16]_i_6_n_7 }),
        .S({\mem_data[16]_i_12_n_0 ,\mem_data[16]_i_13_n_0 ,\mem_data[16]_i_14_n_0 ,\mem_data[16]_i_15_n_0 }));
  CARRY4 \mem_data_reg[24]_i_18 
       (.CI(\mem_data_reg[16]_i_6_n_0 ),
        .CO({\mem_data_reg[24]_i_18_n_0 ,\mem_data_reg[24]_i_18_n_1 ,\mem_data_reg[24]_i_18_n_2 ,\mem_data_reg[24]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI(ex_regs1_in[23:20]),
        .O({\mem_data_reg[24]_i_18_n_4 ,\mem_data_reg[24]_i_18_n_5 ,\mem_data_reg[24]_i_18_n_6 ,\mem_data_reg[24]_i_18_n_7 }),
        .S({\mem_data[24]_i_27_n_0 ,\mem_data[24]_i_28_n_0 ,\mem_data[24]_i_29_n_0 ,\mem_data[24]_i_30_n_0 }));
  CARRY4 \mem_data_reg[24]_i_9 
       (.CI(\mem_data_reg[24]_i_18_n_0 ),
        .CO({\mem_data_reg[24]_i_9_n_0 ,\mem_data_reg[24]_i_9_n_1 ,\mem_data_reg[24]_i_9_n_2 ,\mem_data_reg[24]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI(ex_regs1_in[27:24]),
        .O({\mem_data_reg[24]_i_9_n_4 ,\mem_data_reg[24]_i_9_n_5 ,\mem_data_reg[24]_i_9_n_6 ,\mem_data_reg[24]_i_9_n_7 }),
        .S({\mem_data[24]_i_19_n_0 ,\mem_data[24]_i_20_n_0 ,\mem_data[24]_i_21_n_0 ,\mem_data[24]_i_22_n_0 }));
  CARRY4 \mem_data_reg[31]_i_11 
       (.CI(\mem_data_reg[24]_i_9_n_0 ),
        .CO({\NLW_mem_data_reg[31]_i_11_CO_UNCONNECTED [3],\mem_data_reg[31]_i_11_n_1 ,\mem_data_reg[31]_i_11_n_2 ,\mem_data_reg[31]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,ex_regs1_in[30:28]}),
        .O({\mem_data_reg[31]_i_11_n_4 ,\mem_data_reg[31]_i_11_n_5 ,\mem_data_reg[31]_i_11_n_6 ,\mem_data_reg[31]_i_11_n_7 }),
        .S({\mem_data[31]_i_20_n_0 ,\mem_data[31]_i_21_n_0 ,\mem_data[31]_i_22_n_0 ,\mem_data[31]_i_23_n_0 }));
  CARRY4 \mem_data_reg[7]_i_10 
       (.CI(\mem_data_reg[0]_i_12_n_0 ),
        .CO({\mem_data_reg[7]_i_10_n_0 ,\mem_data_reg[7]_i_10_n_1 ,\mem_data_reg[7]_i_10_n_2 ,\mem_data_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI(ex_regs1_in[7:4]),
        .O({\mem_data_reg[7]_i_10_n_4 ,\mem_data_reg[7]_i_10_n_5 ,\mem_data_reg[7]_i_10_n_6 ,\mem_data_reg[7]_i_10_n_7 }),
        .S({\mem_data[7]_i_15_n_0 ,\mem_data[7]_i_16_n_0 ,\mem_data[7]_i_17_n_0 ,\mem_data[7]_i_18_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    mem_en_i_1
       (.I0(ex_mem_en_in),
        .I1(stallreq_ex),
        .O(ex_mem_en_out));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mepc[0]_i_1 
       (.I0(\ex_mepc_data_reg[31]_0 [0]),
        .I1(\ex_alu_funct3_reg[1]_rep_0 ),
        .I2(\ex_pc_reg[31]_0 [0]),
        .O(mepc_wdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mepc[10]_i_1 
       (.I0(\ex_mepc_data_reg[31]_0 [10]),
        .I1(\ex_alu_funct3_reg[1]_rep_0 ),
        .I2(\ex_pc_reg[31]_0 [10]),
        .O(mepc_wdata[10]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mepc[11]_i_1 
       (.I0(\ex_mepc_data_reg[31]_0 [11]),
        .I1(\ex_alu_funct3_reg[1]_rep_0 ),
        .I2(\ex_pc_reg[31]_0 [11]),
        .O(mepc_wdata[11]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mepc[12]_i_1 
       (.I0(\ex_mepc_data_reg[31]_0 [12]),
        .I1(\ex_alu_funct3_reg[1]_rep_0 ),
        .I2(\ex_pc_reg[31]_0 [12]),
        .O(mepc_wdata[12]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mepc[13]_i_1 
       (.I0(\ex_mepc_data_reg[31]_0 [13]),
        .I1(\ex_alu_funct3_reg[1]_rep_0 ),
        .I2(\ex_pc_reg[31]_0 [13]),
        .O(mepc_wdata[13]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mepc[14]_i_1 
       (.I0(\ex_mepc_data_reg[31]_0 [14]),
        .I1(\ex_alu_funct3_reg[1]_rep_0 ),
        .I2(\ex_pc_reg[31]_0 [14]),
        .O(mepc_wdata[14]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mepc[15]_i_1 
       (.I0(\ex_mepc_data_reg[31]_0 [15]),
        .I1(\ex_alu_funct3_reg[1]_rep_0 ),
        .I2(\ex_pc_reg[31]_0 [15]),
        .O(mepc_wdata[15]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mepc[16]_i_1 
       (.I0(\ex_mepc_data_reg[31]_0 [16]),
        .I1(\ex_alu_funct3_reg[1]_rep_0 ),
        .I2(\ex_pc_reg[31]_0 [16]),
        .O(mepc_wdata[16]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mepc[17]_i_1 
       (.I0(\ex_mepc_data_reg[31]_0 [17]),
        .I1(\ex_alu_funct3_reg[1]_rep_0 ),
        .I2(\ex_pc_reg[31]_0 [17]),
        .O(mepc_wdata[17]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mepc[18]_i_1 
       (.I0(\ex_mepc_data_reg[31]_0 [18]),
        .I1(\ex_alu_funct3_reg[1]_rep_0 ),
        .I2(\ex_pc_reg[31]_0 [18]),
        .O(mepc_wdata[18]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mepc[19]_i_1 
       (.I0(\ex_mepc_data_reg[31]_0 [19]),
        .I1(\ex_alu_funct3_reg[1]_rep_0 ),
        .I2(\ex_pc_reg[31]_0 [19]),
        .O(mepc_wdata[19]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mepc[1]_i_1 
       (.I0(\ex_mepc_data_reg[31]_0 [1]),
        .I1(\ex_alu_funct3_reg[1]_rep_0 ),
        .I2(\ex_pc_reg[31]_0 [1]),
        .O(mepc_wdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mepc[20]_i_1 
       (.I0(\ex_mepc_data_reg[31]_0 [20]),
        .I1(\ex_alu_funct3_reg[1]_rep_0 ),
        .I2(\ex_pc_reg[31]_0 [20]),
        .O(mepc_wdata[20]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mepc[21]_i_1 
       (.I0(\ex_mepc_data_reg[31]_0 [21]),
        .I1(\ex_alu_funct3_reg[1]_rep_0 ),
        .I2(\ex_pc_reg[31]_0 [21]),
        .O(mepc_wdata[21]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mepc[22]_i_1 
       (.I0(\ex_mepc_data_reg[31]_0 [22]),
        .I1(\ex_alu_funct3_reg[1]_rep_0 ),
        .I2(\ex_pc_reg[31]_0 [22]),
        .O(mepc_wdata[22]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mepc[23]_i_1 
       (.I0(\ex_mepc_data_reg[31]_0 [23]),
        .I1(\ex_alu_funct3_reg[1]_rep_0 ),
        .I2(\ex_pc_reg[31]_0 [23]),
        .O(mepc_wdata[23]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mepc[24]_i_1 
       (.I0(\ex_mepc_data_reg[31]_0 [24]),
        .I1(\ex_alu_funct3_reg[1]_rep_0 ),
        .I2(\ex_pc_reg[31]_0 [24]),
        .O(mepc_wdata[24]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mepc[25]_i_1 
       (.I0(\ex_mepc_data_reg[31]_0 [25]),
        .I1(\ex_alu_funct3_reg[1]_rep_0 ),
        .I2(\ex_pc_reg[31]_0 [25]),
        .O(mepc_wdata[25]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mepc[26]_i_1 
       (.I0(\ex_mepc_data_reg[31]_0 [26]),
        .I1(\ex_alu_funct3_reg[1]_rep_0 ),
        .I2(\ex_pc_reg[31]_0 [26]),
        .O(mepc_wdata[26]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mepc[27]_i_1 
       (.I0(\ex_mepc_data_reg[31]_0 [27]),
        .I1(\ex_alu_funct3_reg[1]_rep_0 ),
        .I2(\ex_pc_reg[31]_0 [27]),
        .O(mepc_wdata[27]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mepc[28]_i_1 
       (.I0(\ex_mepc_data_reg[31]_0 [28]),
        .I1(\ex_alu_funct3_reg[1]_rep_0 ),
        .I2(\ex_pc_reg[31]_0 [28]),
        .O(mepc_wdata[28]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mepc[29]_i_1 
       (.I0(\ex_mepc_data_reg[31]_0 [29]),
        .I1(\ex_alu_funct3_reg[1]_rep_0 ),
        .I2(\ex_pc_reg[31]_0 [29]),
        .O(mepc_wdata[29]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mepc[2]_i_1 
       (.I0(\ex_mepc_data_reg[31]_0 [2]),
        .I1(\ex_alu_funct3_reg[1]_rep_0 ),
        .I2(\ex_pc_reg[31]_0 [2]),
        .O(mepc_wdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mepc[30]_i_1 
       (.I0(\ex_mepc_data_reg[31]_0 [30]),
        .I1(\ex_alu_funct3_reg[1]_rep_0 ),
        .I2(\ex_pc_reg[31]_0 [30]),
        .O(mepc_wdata[30]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mepc[31]_i_1 
       (.I0(ex_mepc_we),
        .I1(Q),
        .O(mepc_we));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mepc[31]_i_2 
       (.I0(\ex_mepc_data_reg[31]_0 [31]),
        .I1(\ex_alu_funct3_reg[1]_rep_0 ),
        .I2(\ex_pc_reg[31]_0 [31]),
        .O(mepc_wdata[31]));
  LUT4 #(
    .INIT(16'h0008)) 
    \mepc[31]_i_3 
       (.I0(\mepc[31]_i_4_n_0 ),
        .I1(\mtvec[25]_i_2_n_0 ),
        .I2(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I3(ex_alu_funct3_in[0]),
        .O(\ex_alu_funct3_reg[1]_rep_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \mepc[31]_i_4 
       (.I0(ex_alu_funct_csr_in[2]),
        .I1(\mepc[31]_i_5_n_0 ),
        .I2(ex_alu_funct_csr_in[5]),
        .I3(ex_alu_funct_csr_in[4]),
        .I4(ex_alu_funct_csr_in[1]),
        .I5(ex_alu_funct_csr_in[3]),
        .O(\mepc[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \mepc[31]_i_5 
       (.I0(ex_alu_funct_csr_in[11]),
        .I1(ex_alu_funct_csr_in[10]),
        .I2(ex_alu_funct_csr_in[9]),
        .I3(ex_alu_funct_csr_in[8]),
        .I4(ex_alu_funct_csr_in[7]),
        .I5(ex_alu_funct_csr_in[6]),
        .O(\mepc[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mepc[3]_i_1 
       (.I0(\ex_mepc_data_reg[31]_0 [3]),
        .I1(\ex_alu_funct3_reg[1]_rep_0 ),
        .I2(\ex_pc_reg[31]_0 [3]),
        .O(mepc_wdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mepc[4]_i_1 
       (.I0(\ex_mepc_data_reg[31]_0 [4]),
        .I1(\ex_alu_funct3_reg[1]_rep_0 ),
        .I2(\ex_pc_reg[31]_0 [4]),
        .O(mepc_wdata[4]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mepc[5]_i_1 
       (.I0(\ex_mepc_data_reg[31]_0 [5]),
        .I1(\ex_alu_funct3_reg[1]_rep_0 ),
        .I2(\ex_pc_reg[31]_0 [5]),
        .O(mepc_wdata[5]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mepc[6]_i_1 
       (.I0(\ex_mepc_data_reg[31]_0 [6]),
        .I1(\ex_alu_funct3_reg[1]_rep_0 ),
        .I2(\ex_pc_reg[31]_0 [6]),
        .O(mepc_wdata[6]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mepc[7]_i_1 
       (.I0(\ex_mepc_data_reg[31]_0 [7]),
        .I1(\ex_alu_funct3_reg[1]_rep_0 ),
        .I2(\ex_pc_reg[31]_0 [7]),
        .O(mepc_wdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mepc[8]_i_1 
       (.I0(\ex_mepc_data_reg[31]_0 [8]),
        .I1(\ex_alu_funct3_reg[1]_rep_0 ),
        .I2(\ex_pc_reg[31]_0 [8]),
        .O(mepc_wdata[8]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mepc[9]_i_1 
       (.I0(\ex_mepc_data_reg[31]_0 [9]),
        .I1(\ex_alu_funct3_reg[1]_rep_0 ),
        .I2(\ex_pc_reg[31]_0 [9]),
        .O(mepc_wdata[9]));
  LUT6 #(
    .INIT(64'h4040444055554440)) 
    \mie[0]_i_1 
       (.I0(Q),
        .I1(ex_mie_data[0]),
        .I2(\mie[31]_i_4_n_0 ),
        .I3(ex_alu_funct3_in[1]),
        .I4(ex_regs1_in[0]),
        .I5(\mie[31]_i_3_n_0 ),
        .O(reset_global_reg_153));
  LUT6 #(
    .INIT(64'h5504550455040404)) 
    \mie[10]_i_1 
       (.I0(Q),
        .I1(\mtvec[10]_i_2_n_0 ),
        .I2(\mie[26]_i_2_n_0 ),
        .I3(ex_mie_data[10]),
        .I4(\mie[31]_i_4_n_0 ),
        .I5(\mtvec[10]_i_3_n_0 ),
        .O(reset_global_reg_159));
  LUT6 #(
    .INIT(64'h5504150455040404)) 
    \mie[11]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[11]),
        .I2(\mie[31]_i_3_n_0 ),
        .I3(ex_mie_data[11]),
        .I4(\mie[31]_i_4_n_0 ),
        .I5(ex_alu_funct3_in[1]),
        .O(reset_global_reg_144));
  LUT6 #(
    .INIT(64'h5504550455040404)) 
    \mie[12]_i_1 
       (.I0(Q),
        .I1(\mscratch[12]_i_2_n_0 ),
        .I2(\mie[26]_i_2_n_0 ),
        .I3(ex_mie_data[12]),
        .I4(\mie[31]_i_4_n_0 ),
        .I5(\mscratch[12]_i_3_n_0 ),
        .O(reset_global_reg_162));
  LUT6 #(
    .INIT(64'h5504150455040404)) 
    \mie[13]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[13]),
        .I2(\mie[31]_i_3_n_0 ),
        .I3(ex_mie_data[13]),
        .I4(\mie[31]_i_4_n_0 ),
        .I5(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .O(reset_global_reg_143));
  LUT6 #(
    .INIT(64'h5504150455040404)) 
    \mie[14]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[14]),
        .I2(\mie[31]_i_3_n_0 ),
        .I3(ex_mie_data[14]),
        .I4(\mie[31]_i_4_n_0 ),
        .I5(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .O(reset_global_reg_142));
  LUT6 #(
    .INIT(64'h5504150455040404)) 
    \mie[15]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[15]),
        .I2(\mie[31]_i_3_n_0 ),
        .I3(ex_mie_data[15]),
        .I4(\mie[31]_i_4_n_0 ),
        .I5(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .O(reset_global_reg_141));
  LUT6 #(
    .INIT(64'h5504150455040404)) 
    \mie[16]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[16]),
        .I2(\mie[31]_i_3_n_0 ),
        .I3(ex_mie_data[16]),
        .I4(\mie[31]_i_4_n_0 ),
        .I5(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .O(reset_global_reg_140));
  LUT6 #(
    .INIT(64'h5504550455040404)) 
    \mie[17]_i_1 
       (.I0(Q),
        .I1(\mscratch[17]_i_2_n_0 ),
        .I2(\mie[26]_i_2_n_0 ),
        .I3(ex_mie_data[17]),
        .I4(\mie[31]_i_4_n_0 ),
        .I5(\mscratch[17]_i_3_n_0 ),
        .O(reset_global_reg_165));
  LUT6 #(
    .INIT(64'h5504150455040404)) 
    \mie[18]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[18]),
        .I2(\mie[31]_i_3_n_0 ),
        .I3(ex_mie_data[18]),
        .I4(\mie[31]_i_4_n_0 ),
        .I5(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .O(reset_global_reg_139));
  LUT6 #(
    .INIT(64'h5504150455040404)) 
    \mie[19]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[19]),
        .I2(\mie[31]_i_3_n_0 ),
        .I3(ex_mie_data[19]),
        .I4(\mie[31]_i_4_n_0 ),
        .I5(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .O(reset_global_reg_138));
  LUT6 #(
    .INIT(64'h4040444055554440)) 
    \mie[1]_i_1 
       (.I0(Q),
        .I1(ex_mie_data[1]),
        .I2(\mie[31]_i_4_n_0 ),
        .I3(ex_alu_funct3_in[1]),
        .I4(ex_regs1_in[1]),
        .I5(\mie[31]_i_3_n_0 ),
        .O(reset_global_reg_152));
  LUT6 #(
    .INIT(64'h5504550455040404)) 
    \mie[20]_i_1 
       (.I0(Q),
        .I1(\mscratch[20]_i_2_n_0 ),
        .I2(\mie[26]_i_2_n_0 ),
        .I3(ex_mie_data[20]),
        .I4(\mie[31]_i_4_n_0 ),
        .I5(\mscratch[20]_i_3_n_0 ),
        .O(reset_global_reg_168));
  LUT6 #(
    .INIT(64'h5504550455040404)) 
    \mie[21]_i_1 
       (.I0(Q),
        .I1(\mscratch[21]_i_2_n_0 ),
        .I2(\mie[26]_i_2_n_0 ),
        .I3(ex_mie_data[21]),
        .I4(\mie[31]_i_4_n_0 ),
        .I5(\mscratch[21]_i_3_n_0 ),
        .O(reset_global_reg_171));
  LUT6 #(
    .INIT(64'h5504550455040404)) 
    \mie[22]_i_1 
       (.I0(Q),
        .I1(\mscratch[22]_i_2_n_0 ),
        .I2(\mie[26]_i_2_n_0 ),
        .I3(ex_mie_data[22]),
        .I4(\mie[31]_i_4_n_0 ),
        .I5(\mscratch[22]_i_3_n_0 ),
        .O(reset_global_reg_39));
  LUT6 #(
    .INIT(64'h5504150455040404)) 
    \mie[23]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[23]),
        .I2(\mie[31]_i_3_n_0 ),
        .I3(ex_mie_data[23]),
        .I4(\mie[31]_i_4_n_0 ),
        .I5(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .O(reset_global_reg_137));
  LUT6 #(
    .INIT(64'h5504550455040404)) 
    \mie[24]_i_1 
       (.I0(Q),
        .I1(\mscratch[24]_i_2_n_0 ),
        .I2(\mie[26]_i_2_n_0 ),
        .I3(ex_mie_data[24]),
        .I4(\mie[31]_i_4_n_0 ),
        .I5(\mscratch[24]_i_3_n_0 ),
        .O(reset_global_reg_174));
  LUT6 #(
    .INIT(64'h5504550455040404)) 
    \mie[25]_i_1 
       (.I0(Q),
        .I1(\mscratch[25]_i_2_n_0 ),
        .I2(\mie[26]_i_2_n_0 ),
        .I3(ex_mie_data[25]),
        .I4(\mie[31]_i_4_n_0 ),
        .I5(\mscratch[25]_i_3_n_0 ),
        .O(reset_global_reg_177));
  LUT6 #(
    .INIT(64'h5504550455040404)) 
    \mie[26]_i_1 
       (.I0(Q),
        .I1(\mtvec[26]_i_3_n_0 ),
        .I2(\mie[26]_i_2_n_0 ),
        .I3(ex_mie_data[26]),
        .I4(\mie[31]_i_4_n_0 ),
        .I5(\mtvec[26]_i_4_n_0 ),
        .O(reset_global_reg_180));
  LUT6 #(
    .INIT(64'hFFF9FFFFFFFFFFFF)) 
    \mie[26]_i_2 
       (.I0(ex_alu_funct3_in[0]),
        .I1(ex_alu_funct3_in[1]),
        .I2(ex_alu_funct_csr_in[6]),
        .I3(ex_alu_funct_csr_in[0]),
        .I4(\mscratch[31]_i_5_n_0 ),
        .I5(ex_alu_funct_csr_in[2]),
        .O(\mie[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5504150455040404)) 
    \mie[27]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[27]),
        .I2(\mie[31]_i_3_n_0 ),
        .I3(ex_mie_data[27]),
        .I4(\mie[31]_i_4_n_0 ),
        .I5(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .O(reset_global_reg_136));
  LUT6 #(
    .INIT(64'h5504150455040404)) 
    \mie[28]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[28]),
        .I2(\mie[31]_i_3_n_0 ),
        .I3(ex_mie_data[28]),
        .I4(\mie[31]_i_4_n_0 ),
        .I5(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .O(reset_global_reg_135));
  LUT6 #(
    .INIT(64'h5504150455040404)) 
    \mie[29]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[29]),
        .I2(\mie[31]_i_3_n_0 ),
        .I3(ex_mie_data[29]),
        .I4(\mie[31]_i_4_n_0 ),
        .I5(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .O(reset_global_reg_134));
  LUT6 #(
    .INIT(64'h5504150455040404)) 
    \mie[2]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[2]),
        .I2(\mie[31]_i_3_n_0 ),
        .I3(ex_mie_data[2]),
        .I4(\mie[31]_i_4_n_0 ),
        .I5(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .O(reset_global_reg_148));
  LUT6 #(
    .INIT(64'h5504150455040404)) 
    \mie[30]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[30]),
        .I2(\mie[31]_i_3_n_0 ),
        .I3(ex_mie_data[30]),
        .I4(\mie[31]_i_4_n_0 ),
        .I5(ex_alu_funct3_in[1]),
        .O(reset_global_reg_133));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mie[31]_i_1 
       (.I0(ex_mie_we),
        .I1(Q),
        .O(mie_we));
  LUT6 #(
    .INIT(64'h5504150455040404)) 
    \mie[31]_i_2 
       (.I0(Q),
        .I1(ex_regs1_in[31]),
        .I2(\mie[31]_i_3_n_0 ),
        .I3(ex_mie_data[31]),
        .I4(\mie[31]_i_4_n_0 ),
        .I5(ex_alu_funct3_in[1]),
        .O(reset_global_reg_132));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \mie[31]_i_3 
       (.I0(ex_alu_funct_csr_in[6]),
        .I1(ex_alu_funct_csr_in[0]),
        .I2(\mscratch[31]_i_5_n_0 ),
        .I3(ex_alu_funct_csr_in[2]),
        .I4(\mcause[31]_i_4_n_0 ),
        .O(\mie[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    \mie[31]_i_4 
       (.I0(\mtvec[25]_i_2_n_0 ),
        .I1(ex_alu_funct3_in[0]),
        .I2(ex_alu_funct_csr_in[6]),
        .I3(ex_alu_funct_csr_in[0]),
        .I4(\mscratch[31]_i_5_n_0 ),
        .I5(ex_alu_funct_csr_in[2]),
        .O(\mie[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5504150455040404)) 
    \mie[3]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[3]),
        .I2(\mie[31]_i_3_n_0 ),
        .I3(ex_mie_data[3]),
        .I4(\mie[31]_i_4_n_0 ),
        .I5(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .O(reset_global_reg_147));
  LUT6 #(
    .INIT(64'h4040444055554440)) 
    \mie[4]_i_1 
       (.I0(Q),
        .I1(ex_mie_data[4]),
        .I2(\mie[31]_i_4_n_0 ),
        .I3(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I4(ex_regs1_in[4]),
        .I5(\mie[31]_i_3_n_0 ),
        .O(reset_global_reg_151));
  LUT6 #(
    .INIT(64'h5504150455040404)) 
    \mie[5]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[5]),
        .I2(\mie[31]_i_3_n_0 ),
        .I3(ex_mie_data[5]),
        .I4(\mie[31]_i_4_n_0 ),
        .I5(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .O(reset_global_reg_146));
  LUT6 #(
    .INIT(64'h4040444055554440)) 
    \mie[6]_i_1 
       (.I0(Q),
        .I1(ex_mie_data[6]),
        .I2(\mie[31]_i_4_n_0 ),
        .I3(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I4(ex_regs1_in[6]),
        .I5(\mie[31]_i_3_n_0 ),
        .O(reset_global_reg_150));
  LUT6 #(
    .INIT(64'h4040444055554440)) 
    \mie[7]_i_1 
       (.I0(Q),
        .I1(ex_mie_data[7]),
        .I2(\mie[31]_i_4_n_0 ),
        .I3(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I4(ex_regs1_in[7]),
        .I5(\mie[31]_i_3_n_0 ),
        .O(reset_global_reg_149));
  LUT6 #(
    .INIT(64'h5504150455040404)) 
    \mie[8]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[8]),
        .I2(\mie[31]_i_3_n_0 ),
        .I3(ex_mie_data[8]),
        .I4(\mie[31]_i_4_n_0 ),
        .I5(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .O(reset_global_reg_145));
  LUT6 #(
    .INIT(64'h5504550455040404)) 
    \mie[9]_i_1 
       (.I0(Q),
        .I1(\mscratch[9]_i_2_n_0 ),
        .I2(\mie[26]_i_2_n_0 ),
        .I3(ex_mie_data[9]),
        .I4(\mie[31]_i_4_n_0 ),
        .I5(\mscratch[9]_i_3_n_0 ),
        .O(reset_global_reg_156));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mip[0]_i_1 
       (.I0(\mip[0]_i_2_n_0 ),
        .O(reset_global_reg_183[0]));
  LUT6 #(
    .INIT(64'hFFFF2AAAFFFFFFFF)) 
    \mip[0]_i_2 
       (.I0(\mip[0]_i_3_n_0 ),
        .I1(\mtvec[0]_i_2_n_0 ),
        .I2(\mip[0]_i_4_n_0 ),
        .I3(\mip[31]_i_5_n_0 ),
        .I4(Q),
        .I5(ex_mip_we),
        .O(\mip[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55D555D5555555D5)) 
    \mip[0]_i_3 
       (.I0(ex_mip_data[0]),
        .I1(\mtvec[25]_i_2_n_0 ),
        .I2(ex_alu_funct3_in[0]),
        .I3(\mip[30]_i_4_n_0 ),
        .I4(ex_alu_funct3_in[1]),
        .I5(ex_regs1_in[0]),
        .O(\mip[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \mip[0]_i_4 
       (.I0(ex_alu_funct_csr_in[6]),
        .I1(ex_alu_funct_csr_in[2]),
        .I2(ex_alu_funct_csr_in[0]),
        .O(\mip[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mip[10]_i_1 
       (.I0(\mip[10]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .O(reset_global_reg_183[10]));
  LUT6 #(
    .INIT(64'hB0FF000030FF30FF)) 
    \mip[10]_i_2 
       (.I0(\mip[27]_i_3_n_0 ),
        .I1(\mcause[31]_i_6_n_0 ),
        .I2(\mip[27]_i_4_n_0 ),
        .I3(ex_mip_data[10]),
        .I4(\mip[27]_i_5_n_0 ),
        .I5(ex_regs1_in[10]),
        .O(\mip[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mip[11]_i_1 
       (.I0(\mip[11]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .O(reset_global_reg_183[11]));
  LUT6 #(
    .INIT(64'h4F004FCF4F4F4F4F)) 
    \mip[11]_i_2 
       (.I0(\mcause[31]_i_6_n_0 ),
        .I1(\mip[30]_i_3_n_0 ),
        .I2(ex_mip_data[11]),
        .I3(\mip[30]_i_4_n_0 ),
        .I4(\mcause[31]_i_4_n_0 ),
        .I5(ex_regs1_in[11]),
        .O(\mip[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mip[12]_i_1 
       (.I0(\mip[12]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .O(reset_global_reg_183[12]));
  LUT6 #(
    .INIT(64'hB0FF000030FF30FF)) 
    \mip[12]_i_2 
       (.I0(\mip[27]_i_3_n_0 ),
        .I1(\mcause[31]_i_6_n_0 ),
        .I2(\mip[27]_i_4_n_0 ),
        .I3(ex_mip_data[12]),
        .I4(\mip[27]_i_5_n_0 ),
        .I5(ex_regs1_in[12]),
        .O(\mip[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mip[13]_i_1 
       (.I0(\mip[13]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .O(reset_global_reg_183[13]));
  LUT6 #(
    .INIT(64'h4F004FCF4F4F4F4F)) 
    \mip[13]_i_2 
       (.I0(\mcause[31]_i_6_n_0 ),
        .I1(\mip[30]_i_3_n_0 ),
        .I2(ex_mip_data[13]),
        .I3(\mip[30]_i_4_n_0 ),
        .I4(\mcause[31]_i_4_n_0 ),
        .I5(ex_regs1_in[13]),
        .O(\mip[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mip[14]_i_1 
       (.I0(\mip[14]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .O(reset_global_reg_183[14]));
  LUT6 #(
    .INIT(64'hB0FF000030FF30FF)) 
    \mip[14]_i_2 
       (.I0(\mip[27]_i_3_n_0 ),
        .I1(\mcause[31]_i_6_n_0 ),
        .I2(\mip[27]_i_4_n_0 ),
        .I3(ex_mip_data[14]),
        .I4(\mip[27]_i_5_n_0 ),
        .I5(ex_regs1_in[14]),
        .O(\mip[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mip[15]_i_1 
       (.I0(\mip[15]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .O(reset_global_reg_183[15]));
  LUT6 #(
    .INIT(64'h4F004FCF4F4F4F4F)) 
    \mip[15]_i_2 
       (.I0(\mcause[31]_i_6_n_0 ),
        .I1(\mip[30]_i_3_n_0 ),
        .I2(ex_mip_data[15]),
        .I3(\mip[30]_i_4_n_0 ),
        .I4(\mcause[31]_i_4_n_0 ),
        .I5(ex_regs1_in[15]),
        .O(\mip[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mip[16]_i_1 
       (.I0(\mip[16]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .O(reset_global_reg_183[16]));
  LUT6 #(
    .INIT(64'h4F004FCF4F4F4F4F)) 
    \mip[16]_i_2 
       (.I0(\mcause[31]_i_6_n_0 ),
        .I1(\mip[30]_i_3_n_0 ),
        .I2(ex_mip_data[16]),
        .I3(\mip[30]_i_4_n_0 ),
        .I4(\mcause[31]_i_4_n_0 ),
        .I5(ex_regs1_in[16]),
        .O(\mip[16]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mip[17]_i_1 
       (.I0(\mip[17]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .O(reset_global_reg_183[17]));
  LUT6 #(
    .INIT(64'hB0FF000030FF30FF)) 
    \mip[17]_i_2 
       (.I0(\mip[27]_i_3_n_0 ),
        .I1(\mcause[31]_i_6_n_0 ),
        .I2(\mip[27]_i_4_n_0 ),
        .I3(ex_mip_data[17]),
        .I4(\mip[27]_i_5_n_0 ),
        .I5(ex_regs1_in[17]),
        .O(\mip[17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mip[18]_i_1 
       (.I0(\mip[18]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .O(reset_global_reg_183[18]));
  LUT6 #(
    .INIT(64'h4F004FCF4F4F4F4F)) 
    \mip[18]_i_2 
       (.I0(\mcause[31]_i_6_n_0 ),
        .I1(\mip[30]_i_3_n_0 ),
        .I2(ex_mip_data[18]),
        .I3(\mip[30]_i_4_n_0 ),
        .I4(\mcause[31]_i_4_n_0 ),
        .I5(ex_regs1_in[18]),
        .O(\mip[18]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mip[19]_i_1 
       (.I0(\mip[19]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .O(reset_global_reg_183[19]));
  LUT6 #(
    .INIT(64'hB0FF000030FF30FF)) 
    \mip[19]_i_2 
       (.I0(\mip[27]_i_3_n_0 ),
        .I1(\mcause[31]_i_6_n_0 ),
        .I2(\mip[27]_i_4_n_0 ),
        .I3(ex_mip_data[19]),
        .I4(\mip[27]_i_5_n_0 ),
        .I5(ex_regs1_in[19]),
        .O(\mip[19]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mip[1]_i_1 
       (.I0(\mip[1]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .O(reset_global_reg_183[1]));
  LUT6 #(
    .INIT(64'h4F004FCF4F4F4F4F)) 
    \mip[1]_i_2 
       (.I0(\mcause[31]_i_6_n_0 ),
        .I1(\mip[30]_i_3_n_0 ),
        .I2(ex_mip_data[1]),
        .I3(\mip[30]_i_4_n_0 ),
        .I4(\mcause[31]_i_4_n_0 ),
        .I5(ex_regs1_in[1]),
        .O(\mip[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mip[20]_i_1 
       (.I0(\mip[20]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .O(reset_global_reg_183[20]));
  LUT6 #(
    .INIT(64'hB0FF000030FF30FF)) 
    \mip[20]_i_2 
       (.I0(\mip[27]_i_3_n_0 ),
        .I1(\mcause[31]_i_6_n_0 ),
        .I2(\mip[27]_i_4_n_0 ),
        .I3(ex_mip_data[20]),
        .I4(\mip[27]_i_5_n_0 ),
        .I5(ex_regs1_in[20]),
        .O(\mip[20]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mip[21]_i_1 
       (.I0(\mip[21]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .O(reset_global_reg_183[21]));
  LUT6 #(
    .INIT(64'hB0FF000030FF30FF)) 
    \mip[21]_i_2 
       (.I0(\mip[27]_i_3_n_0 ),
        .I1(\mcause[31]_i_6_n_0 ),
        .I2(\mip[27]_i_4_n_0 ),
        .I3(ex_mip_data[21]),
        .I4(\mip[27]_i_5_n_0 ),
        .I5(ex_regs1_in[21]),
        .O(\mip[21]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mip[22]_i_1 
       (.I0(\mip[22]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .O(reset_global_reg_183[22]));
  LUT6 #(
    .INIT(64'hB0FF000030FF30FF)) 
    \mip[22]_i_2 
       (.I0(\mip[27]_i_3_n_0 ),
        .I1(\mcause[31]_i_6_n_0 ),
        .I2(\mip[27]_i_4_n_0 ),
        .I3(ex_mip_data[22]),
        .I4(\mip[27]_i_5_n_0 ),
        .I5(ex_regs1_in[22]),
        .O(\mip[22]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mip[23]_i_1 
       (.I0(\mip[23]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .O(reset_global_reg_183[23]));
  LUT6 #(
    .INIT(64'hB0FF000030FF30FF)) 
    \mip[23]_i_2 
       (.I0(\mip[27]_i_3_n_0 ),
        .I1(\mcause[31]_i_6_n_0 ),
        .I2(\mip[27]_i_4_n_0 ),
        .I3(ex_mip_data[23]),
        .I4(\mip[27]_i_5_n_0 ),
        .I5(ex_regs1_in[23]),
        .O(\mip[23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mip[24]_i_1 
       (.I0(\mip[24]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .O(reset_global_reg_183[24]));
  LUT6 #(
    .INIT(64'hB0FF000030FF30FF)) 
    \mip[24]_i_2 
       (.I0(\mip[27]_i_3_n_0 ),
        .I1(\mcause[31]_i_6_n_0 ),
        .I2(\mip[27]_i_4_n_0 ),
        .I3(ex_mip_data[24]),
        .I4(\mip[27]_i_5_n_0 ),
        .I5(ex_regs1_in[24]),
        .O(\mip[24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mip[25]_i_1 
       (.I0(\mip[25]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .O(reset_global_reg_183[25]));
  LUT6 #(
    .INIT(64'hB0FF000030FF30FF)) 
    \mip[25]_i_2 
       (.I0(\mip[27]_i_3_n_0 ),
        .I1(\mcause[31]_i_6_n_0 ),
        .I2(\mip[27]_i_4_n_0 ),
        .I3(ex_mip_data[25]),
        .I4(\mip[27]_i_5_n_0 ),
        .I5(ex_regs1_in[25]),
        .O(\mip[25]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mip[26]_i_1 
       (.I0(\mip[26]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .O(reset_global_reg_183[26]));
  LUT6 #(
    .INIT(64'hB0FF000030FF30FF)) 
    \mip[26]_i_2 
       (.I0(\mip[27]_i_3_n_0 ),
        .I1(\mcause[31]_i_6_n_0 ),
        .I2(\mip[27]_i_4_n_0 ),
        .I3(ex_mip_data[26]),
        .I4(\mip[27]_i_5_n_0 ),
        .I5(ex_regs1_in[26]),
        .O(\mip[26]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mip[27]_i_1 
       (.I0(\mip[27]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .O(reset_global_reg_183[27]));
  LUT6 #(
    .INIT(64'hD0FF000050FF50FF)) 
    \mip[27]_i_2 
       (.I0(\mcause[31]_i_6_n_0 ),
        .I1(\mip[27]_i_3_n_0 ),
        .I2(\mip[27]_i_4_n_0 ),
        .I3(ex_mip_data[27]),
        .I4(\mip[27]_i_5_n_0 ),
        .I5(ex_regs1_in[27]),
        .O(\mip[27]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \mip[27]_i_3 
       (.I0(\mscratch[31]_i_5_n_0 ),
        .I1(ex_alu_funct_csr_in[0]),
        .I2(ex_alu_funct_csr_in[6]),
        .O(\mip[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \mip[27]_i_4 
       (.I0(ex_alu_funct3_in[1]),
        .I1(\mip[27]_i_3_n_0 ),
        .I2(\mip[0]_i_4_n_0 ),
        .I3(ex_alu_funct3_in[0]),
        .I4(\mtvec[25]_i_2_n_0 ),
        .O(\mip[27]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \mip[27]_i_5 
       (.I0(\mip[27]_i_3_n_0 ),
        .I1(ex_alu_funct_csr_in[2]),
        .I2(\mcause[31]_i_4_n_0 ),
        .O(\mip[27]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mip[28]_i_1 
       (.I0(\mip[28]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .O(reset_global_reg_183[28]));
  LUT6 #(
    .INIT(64'h4F4F4F4F00CF4F4F)) 
    \mip[28]_i_2 
       (.I0(\mcause[31]_i_6_n_0 ),
        .I1(\mip[30]_i_3_n_0 ),
        .I2(ex_mip_data[28]),
        .I3(\mcause[31]_i_4_n_0 ),
        .I4(ex_regs1_in[28]),
        .I5(\mip[30]_i_4_n_0 ),
        .O(\mip[28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mip[29]_i_1 
       (.I0(\mip[29]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .O(reset_global_reg_183[29]));
  LUT6 #(
    .INIT(64'h4F004FCF4F4F4F4F)) 
    \mip[29]_i_2 
       (.I0(\mcause[31]_i_6_n_0 ),
        .I1(\mip[30]_i_3_n_0 ),
        .I2(ex_mip_data[29]),
        .I3(\mip[30]_i_4_n_0 ),
        .I4(\mcause[31]_i_4_n_0 ),
        .I5(ex_regs1_in[29]),
        .O(\mip[29]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mip[2]_i_1 
       (.I0(\mip[2]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .O(reset_global_reg_183[2]));
  LUT6 #(
    .INIT(64'h4F004FCF4F4F4F4F)) 
    \mip[2]_i_2 
       (.I0(\mcause[31]_i_6_n_0 ),
        .I1(\mip[30]_i_3_n_0 ),
        .I2(ex_mip_data[2]),
        .I3(\mip[30]_i_4_n_0 ),
        .I4(\mcause[31]_i_4_n_0 ),
        .I5(ex_regs1_in[2]),
        .O(\mip[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mip[30]_i_1 
       (.I0(\mip[30]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .O(reset_global_reg_183[30]));
  LUT6 #(
    .INIT(64'h4F4F4F4F00CF4F4F)) 
    \mip[30]_i_2 
       (.I0(\mcause[31]_i_6_n_0 ),
        .I1(\mip[30]_i_3_n_0 ),
        .I2(ex_mip_data[30]),
        .I3(\mcause[31]_i_4_n_0 ),
        .I4(ex_regs1_in[30]),
        .I5(\mip[30]_i_4_n_0 ),
        .O(\mip[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55000400)) 
    \mip[30]_i_3 
       (.I0(\mcause[1]_i_5_n_0 ),
        .I1(\mip[0]_i_4_n_0 ),
        .I2(\mip[30]_i_5_n_0 ),
        .I3(ex_alu_funct3_in[0]),
        .I4(ex_alu_funct3_in[1]),
        .O(\mip[30]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mip[30]_i_4 
       (.I0(ex_alu_funct_csr_in[2]),
        .I1(\mip[27]_i_3_n_0 ),
        .O(\mip[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \mip[30]_i_5 
       (.I0(ex_alu_funct_csr_in[1]),
        .I1(ex_alu_funct_csr_in[3]),
        .I2(ex_alu_funct_csr_in[4]),
        .I3(\mip[31]_i_7_n_0 ),
        .I4(ex_alu_funct_csr_in[5]),
        .I5(\mtvec[25]_i_7_n_0 ),
        .O(\mip[30]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mip[31]_i_1 
       (.I0(\mip[31]_i_2_n_0 ),
        .O(reset_global_reg_183[31]));
  LUT6 #(
    .INIT(64'hFFFF2AAAFFFFFFFF)) 
    \mip[31]_i_2 
       (.I0(\mip[31]_i_3_n_0 ),
        .I1(\mtvec[25]_i_2_n_0 ),
        .I2(\mip[31]_i_4_n_0 ),
        .I3(\mip[31]_i_5_n_0 ),
        .I4(Q),
        .I5(ex_mip_we),
        .O(\mip[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD5555555DDDDDDDD)) 
    \mip[31]_i_3 
       (.I0(ex_mip_data[31]),
        .I1(\mip[30]_i_3_n_0 ),
        .I2(\mip[27]_i_3_n_0 ),
        .I3(\mip[0]_i_4_n_0 ),
        .I4(ex_regs1_in[31]),
        .I5(ex_alu_funct3_in[1]),
        .O(\mip[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hEA00)) 
    \mip[31]_i_4 
       (.I0(ex_alu_funct_csr_in[0]),
        .I1(ex_alu_funct_csr_in[2]),
        .I2(ex_alu_funct_csr_in[6]),
        .I3(ex_regs1_in[31]),
        .O(\mip[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2020202C00000000)) 
    \mip[31]_i_5 
       (.I0(\mscratch[31]_i_5_n_0 ),
        .I1(ex_alu_funct3_in[0]),
        .I2(ex_alu_funct3_in[1]),
        .I3(\mip[31]_i_6_n_0 ),
        .I4(\mtvec[25]_i_7_n_0 ),
        .I5(\mip[31]_i_7_n_0 ),
        .O(\mip[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mip[31]_i_6 
       (.I0(ex_alu_funct_csr_in[5]),
        .I1(ex_alu_funct_csr_in[4]),
        .I2(ex_alu_funct_csr_in[1]),
        .I3(ex_alu_funct_csr_in[3]),
        .O(\mip[31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mip[31]_i_7 
       (.I0(ex_alu_funct_csr_in[6]),
        .I1(ex_alu_funct_csr_in[0]),
        .O(\mip[31]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mip[3]_i_1 
       (.I0(\mip[3]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .O(reset_global_reg_183[3]));
  LUT6 #(
    .INIT(64'h4F004FCF4F4F4F4F)) 
    \mip[3]_i_2 
       (.I0(\mcause[31]_i_6_n_0 ),
        .I1(\mip[30]_i_3_n_0 ),
        .I2(ex_mip_data[3]),
        .I3(\mip[30]_i_4_n_0 ),
        .I4(\mcause[31]_i_4_n_0 ),
        .I5(ex_regs1_in[3]),
        .O(\mip[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mip[4]_i_1 
       (.I0(\mip[4]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .O(reset_global_reg_183[4]));
  LUT6 #(
    .INIT(64'hB0FF000030FF30FF)) 
    \mip[4]_i_2 
       (.I0(\mip[27]_i_3_n_0 ),
        .I1(\mcause[31]_i_6_n_0 ),
        .I2(\mip[27]_i_4_n_0 ),
        .I3(ex_mip_data[4]),
        .I4(\mip[27]_i_5_n_0 ),
        .I5(ex_regs1_in[4]),
        .O(\mip[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mip[5]_i_1 
       (.I0(\mip[5]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .O(reset_global_reg_183[5]));
  LUT6 #(
    .INIT(64'h4F004FCF4F4F4F4F)) 
    \mip[5]_i_2 
       (.I0(\mcause[31]_i_6_n_0 ),
        .I1(\mip[30]_i_3_n_0 ),
        .I2(ex_mip_data[5]),
        .I3(\mip[30]_i_4_n_0 ),
        .I4(\mcause[31]_i_4_n_0 ),
        .I5(ex_regs1_in[5]),
        .O(\mip[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mip[6]_i_1 
       (.I0(\mip[6]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .O(reset_global_reg_183[6]));
  LUT6 #(
    .INIT(64'hB0FF000030FF30FF)) 
    \mip[6]_i_2 
       (.I0(\mip[27]_i_3_n_0 ),
        .I1(\mcause[31]_i_6_n_0 ),
        .I2(\mip[27]_i_4_n_0 ),
        .I3(ex_mip_data[6]),
        .I4(\mip[27]_i_5_n_0 ),
        .I5(ex_regs1_in[6]),
        .O(\mip[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \mip[7]_i_1 
       (.I0(\mip[7]_i_2_n_0 ),
        .I1(ex_mip_we),
        .I2(Q),
        .I3(CO),
        .O(reset_global_reg_183[7]));
  LUT6 #(
    .INIT(64'h5504550404045504)) 
    \mip[7]_i_2 
       (.I0(Q),
        .I1(ex_regs1_in[7]),
        .I2(\mip[27]_i_5_n_0 ),
        .I3(ex_mip_data[7]),
        .I4(\mip[27]_i_4_n_0 ),
        .I5(\mip[7]_i_4_n_0 ),
        .O(\mip[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \mip[7]_i_4 
       (.I0(\mcause[31]_i_6_n_0 ),
        .I1(ex_regs1_in[7]),
        .I2(\mip[27]_i_3_n_0 ),
        .O(\mip[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mip[8]_i_1 
       (.I0(\mip[8]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .O(reset_global_reg_183[8]));
  LUT6 #(
    .INIT(64'h4F004FCF4F4F4F4F)) 
    \mip[8]_i_2 
       (.I0(\mcause[31]_i_6_n_0 ),
        .I1(\mip[30]_i_3_n_0 ),
        .I2(ex_mip_data[8]),
        .I3(\mip[30]_i_4_n_0 ),
        .I4(\mcause[31]_i_4_n_0 ),
        .I5(ex_regs1_in[8]),
        .O(\mip[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mip[9]_i_1 
       (.I0(\mip[9]_i_2_n_0 ),
        .I1(Q),
        .I2(ex_mip_we),
        .O(reset_global_reg_183[9]));
  LUT6 #(
    .INIT(64'hB0FF000030FF30FF)) 
    \mip[9]_i_2 
       (.I0(\mip[27]_i_3_n_0 ),
        .I1(\mcause[31]_i_6_n_0 ),
        .I2(\mip[27]_i_4_n_0 ),
        .I3(ex_mip_data[9]),
        .I4(\mip[27]_i_5_n_0 ),
        .I5(ex_regs1_in[9]),
        .O(\mip[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5540554040405540)) 
    \mscratch[0]_i_1 
       (.I0(Q),
        .I1(\mscratch[26]_i_2_n_0 ),
        .I2(\mtvec[0]_i_2_n_0 ),
        .I3(ex_mscratch_data[0]),
        .I4(\mscratch[31]_i_4_n_0 ),
        .I5(\mtvec[0]_i_3_n_0 ),
        .O(reset_global_reg_27));
  LUT6 #(
    .INIT(64'h5540554040405540)) 
    \mscratch[10]_i_1 
       (.I0(Q),
        .I1(\mtvec[10]_i_2_n_0 ),
        .I2(\mscratch[26]_i_2_n_0 ),
        .I3(ex_mscratch_data[10]),
        .I4(\mscratch[31]_i_4_n_0 ),
        .I5(\mtvec[10]_i_3_n_0 ),
        .O(reset_global_reg_160));
  LUT6 #(
    .INIT(64'h1504550404045504)) 
    \mscratch[11]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[11]),
        .I2(\mscratch[29]_i_2_n_0 ),
        .I3(ex_mscratch_data[11]),
        .I4(\mscratch[31]_i_4_n_0 ),
        .I5(ex_alu_funct3_in[1]),
        .O(reset_global_reg_97));
  LUT6 #(
    .INIT(64'h5540554040405540)) 
    \mscratch[12]_i_1 
       (.I0(Q),
        .I1(\mscratch[12]_i_2_n_0 ),
        .I2(\mscratch[26]_i_2_n_0 ),
        .I3(ex_mscratch_data[12]),
        .I4(\mscratch[31]_i_4_n_0 ),
        .I5(\mscratch[12]_i_3_n_0 ),
        .O(reset_global_reg_163));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mscratch[12]_i_2 
       (.I0(ex_regs1_in[12]),
        .I1(\mtvec[25]_i_2_n_0 ),
        .O(\mscratch[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mscratch[12]_i_3 
       (.I0(ex_alu_funct3_in[1]),
        .I1(ex_regs1_in[12]),
        .O(\mscratch[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1504550404045504)) 
    \mscratch[13]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[13]),
        .I2(\mscratch[29]_i_2_n_0 ),
        .I3(ex_mscratch_data[13]),
        .I4(\mscratch[31]_i_4_n_0 ),
        .I5(ex_alu_funct3_in[1]),
        .O(reset_global_reg_98));
  LUT6 #(
    .INIT(64'h1504550404045504)) 
    \mscratch[14]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[14]),
        .I2(\mscratch[29]_i_2_n_0 ),
        .I3(ex_mscratch_data[14]),
        .I4(\mscratch[31]_i_4_n_0 ),
        .I5(ex_alu_funct3_in[1]),
        .O(reset_global_reg_99));
  LUT6 #(
    .INIT(64'h1504550404045504)) 
    \mscratch[15]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[15]),
        .I2(\mscratch[29]_i_2_n_0 ),
        .I3(ex_mscratch_data[15]),
        .I4(\mscratch[31]_i_4_n_0 ),
        .I5(ex_alu_funct3_in[1]),
        .O(reset_global_reg_100));
  LUT6 #(
    .INIT(64'h1504550404045504)) 
    \mscratch[16]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[16]),
        .I2(\mscratch[29]_i_2_n_0 ),
        .I3(ex_mscratch_data[16]),
        .I4(\mscratch[31]_i_4_n_0 ),
        .I5(ex_alu_funct3_in[1]),
        .O(reset_global_reg_101));
  LUT6 #(
    .INIT(64'h5540554040405540)) 
    \mscratch[17]_i_1 
       (.I0(Q),
        .I1(\mscratch[17]_i_2_n_0 ),
        .I2(\mscratch[26]_i_2_n_0 ),
        .I3(ex_mscratch_data[17]),
        .I4(\mscratch[31]_i_4_n_0 ),
        .I5(\mscratch[17]_i_3_n_0 ),
        .O(reset_global_reg_166));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mscratch[17]_i_2 
       (.I0(ex_regs1_in[17]),
        .I1(\mtvec[25]_i_2_n_0 ),
        .O(\mscratch[17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mscratch[17]_i_3 
       (.I0(ex_alu_funct3_in[1]),
        .I1(ex_regs1_in[17]),
        .O(\mscratch[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1504550404045504)) 
    \mscratch[18]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[18]),
        .I2(\mscratch[29]_i_2_n_0 ),
        .I3(ex_mscratch_data[18]),
        .I4(\mscratch[31]_i_4_n_0 ),
        .I5(ex_alu_funct3_in[1]),
        .O(reset_global_reg_102));
  LUT6 #(
    .INIT(64'h1504550404045504)) 
    \mscratch[19]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[19]),
        .I2(\mscratch[29]_i_2_n_0 ),
        .I3(ex_mscratch_data[19]),
        .I4(\mscratch[31]_i_4_n_0 ),
        .I5(ex_alu_funct3_in[1]),
        .O(reset_global_reg_103));
  LUT6 #(
    .INIT(64'h5540554040405540)) 
    \mscratch[1]_i_1 
       (.I0(Q),
        .I1(\mtvec[1]_i_2_n_0 ),
        .I2(\mscratch[26]_i_2_n_0 ),
        .I3(ex_mscratch_data[1]),
        .I4(\mscratch[31]_i_4_n_0 ),
        .I5(\mtvec[1]_i_3_n_0 ),
        .O(reset_global_reg_30));
  LUT6 #(
    .INIT(64'h5540554040405540)) 
    \mscratch[20]_i_1 
       (.I0(Q),
        .I1(\mscratch[20]_i_2_n_0 ),
        .I2(\mscratch[26]_i_2_n_0 ),
        .I3(ex_mscratch_data[20]),
        .I4(\mscratch[31]_i_4_n_0 ),
        .I5(\mscratch[20]_i_3_n_0 ),
        .O(reset_global_reg_169));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mscratch[20]_i_2 
       (.I0(ex_regs1_in[20]),
        .I1(\mtvec[25]_i_2_n_0 ),
        .O(\mscratch[20]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mscratch[20]_i_3 
       (.I0(ex_alu_funct3_in[1]),
        .I1(ex_regs1_in[20]),
        .O(\mscratch[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5540554040405540)) 
    \mscratch[21]_i_1 
       (.I0(Q),
        .I1(\mscratch[21]_i_2_n_0 ),
        .I2(\mscratch[26]_i_2_n_0 ),
        .I3(ex_mscratch_data[21]),
        .I4(\mscratch[31]_i_4_n_0 ),
        .I5(\mscratch[21]_i_3_n_0 ),
        .O(reset_global_reg_172));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mscratch[21]_i_2 
       (.I0(ex_regs1_in[21]),
        .I1(\mtvec[25]_i_2_n_0 ),
        .O(\mscratch[21]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mscratch[21]_i_3 
       (.I0(ex_alu_funct3_in[1]),
        .I1(ex_regs1_in[21]),
        .O(\mscratch[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5540554040405540)) 
    \mscratch[22]_i_1 
       (.I0(Q),
        .I1(\mscratch[26]_i_2_n_0 ),
        .I2(\mscratch[22]_i_2_n_0 ),
        .I3(ex_mscratch_data[22]),
        .I4(\mscratch[31]_i_4_n_0 ),
        .I5(\mscratch[22]_i_3_n_0 ),
        .O(reset_global_reg_38));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mscratch[22]_i_2 
       (.I0(\mtvec[25]_i_2_n_0 ),
        .I1(ex_regs1_in[22]),
        .O(\mscratch[22]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mscratch[22]_i_3 
       (.I0(ex_alu_funct3_in[1]),
        .I1(ex_regs1_in[22]),
        .O(\mscratch[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1504550404045504)) 
    \mscratch[23]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[23]),
        .I2(\mscratch[29]_i_2_n_0 ),
        .I3(ex_mscratch_data[23]),
        .I4(\mscratch[31]_i_4_n_0 ),
        .I5(ex_alu_funct3_in[1]),
        .O(reset_global_reg_104));
  LUT6 #(
    .INIT(64'h5540555540404040)) 
    \mscratch[24]_i_1 
       (.I0(Q),
        .I1(\mscratch[24]_i_2_n_0 ),
        .I2(\mscratch[26]_i_2_n_0 ),
        .I3(\mscratch[24]_i_3_n_0 ),
        .I4(\mscratch[31]_i_4_n_0 ),
        .I5(ex_mscratch_data[24]),
        .O(reset_global_reg_175));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mscratch[24]_i_2 
       (.I0(ex_regs1_in[24]),
        .I1(\mtvec[25]_i_2_n_0 ),
        .O(\mscratch[24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mscratch[24]_i_3 
       (.I0(ex_alu_funct3_in[1]),
        .I1(ex_regs1_in[24]),
        .O(\mscratch[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5540554040405540)) 
    \mscratch[25]_i_1 
       (.I0(Q),
        .I1(\mscratch[25]_i_2_n_0 ),
        .I2(\mscratch[26]_i_2_n_0 ),
        .I3(ex_mscratch_data[25]),
        .I4(\mscratch[31]_i_4_n_0 ),
        .I5(\mscratch[25]_i_3_n_0 ),
        .O(reset_global_reg_178));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mscratch[25]_i_2 
       (.I0(ex_regs1_in[25]),
        .I1(\mtvec[25]_i_2_n_0 ),
        .O(\mscratch[25]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mscratch[25]_i_3 
       (.I0(ex_alu_funct3_in[1]),
        .I1(ex_regs1_in[25]),
        .O(\mscratch[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5540554040405540)) 
    \mscratch[26]_i_1 
       (.I0(Q),
        .I1(\mtvec[26]_i_3_n_0 ),
        .I2(\mscratch[26]_i_2_n_0 ),
        .I3(ex_mscratch_data[26]),
        .I4(\mscratch[31]_i_4_n_0 ),
        .I5(\mtvec[26]_i_4_n_0 ),
        .O(reset_global_reg_181));
  LUT5 #(
    .INIT(32'h00202000)) 
    \mscratch[26]_i_2 
       (.I0(ex_alu_funct_csr_in[6]),
        .I1(ex_alu_funct_csr_in[2]),
        .I2(\mscratch[31]_i_5_n_0 ),
        .I3(ex_alu_funct3_in[0]),
        .I4(ex_alu_funct3_in[1]),
        .O(\mscratch[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1504550404045504)) 
    \mscratch[27]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[27]),
        .I2(\mscratch[29]_i_2_n_0 ),
        .I3(ex_mscratch_data[27]),
        .I4(\mscratch[31]_i_4_n_0 ),
        .I5(ex_alu_funct3_in[1]),
        .O(reset_global_reg_105));
  LUT6 #(
    .INIT(64'h1504550404045504)) 
    \mscratch[28]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[28]),
        .I2(\mscratch[29]_i_2_n_0 ),
        .I3(ex_mscratch_data[28]),
        .I4(\mscratch[31]_i_4_n_0 ),
        .I5(ex_alu_funct3_in[1]),
        .O(reset_global_reg_106));
  LUT6 #(
    .INIT(64'h1504550404045504)) 
    \mscratch[29]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[29]),
        .I2(\mscratch[29]_i_2_n_0 ),
        .I3(ex_mscratch_data[29]),
        .I4(\mscratch[31]_i_4_n_0 ),
        .I5(ex_alu_funct3_in[1]),
        .O(reset_global_reg_107));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mscratch[29]_i_2 
       (.I0(\mtvec[25]_i_2_n_0 ),
        .I1(\mscratch[26]_i_2_n_0 ),
        .O(\mscratch[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1504550404045504)) 
    \mscratch[2]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[2]),
        .I2(\mscratch[29]_i_2_n_0 ),
        .I3(ex_mscratch_data[2]),
        .I4(\mscratch[31]_i_4_n_0 ),
        .I5(ex_alu_funct3_in[1]),
        .O(reset_global_reg_93));
  LUT6 #(
    .INIT(64'h4454445454544454)) 
    \mscratch[30]_i_1 
       (.I0(Q),
        .I1(\mscratch[30]_i_2_n_0 ),
        .I2(ex_mscratch_data[30]),
        .I3(\mscratch[31]_i_4_n_0 ),
        .I4(ex_alu_funct3_in[1]),
        .I5(ex_regs1_in[30]),
        .O(reset_global_reg_154));
  LUT5 #(
    .INIT(32'h20000000)) 
    \mscratch[30]_i_2 
       (.I0(ex_alu_funct_csr_in[6]),
        .I1(ex_alu_funct_csr_in[2]),
        .I2(\mscratch[31]_i_5_n_0 ),
        .I3(ex_regs1_in[30]),
        .I4(\mcause[31]_i_4_n_0 ),
        .O(\mscratch[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mscratch[31]_i_1 
       (.I0(ex_mscratch_we),
        .I1(Q),
        .O(mscratch_we));
  LUT6 #(
    .INIT(64'h4454445454544454)) 
    \mscratch[31]_i_2 
       (.I0(Q),
        .I1(\mscratch[31]_i_3_n_0 ),
        .I2(ex_mscratch_data[31]),
        .I3(\mscratch[31]_i_4_n_0 ),
        .I4(ex_alu_funct3_in[1]),
        .I5(ex_regs1_in[31]),
        .O(reset_global_reg_155));
  LUT5 #(
    .INIT(32'h20000000)) 
    \mscratch[31]_i_3 
       (.I0(ex_alu_funct_csr_in[6]),
        .I1(ex_alu_funct_csr_in[2]),
        .I2(\mscratch[31]_i_5_n_0 ),
        .I3(\mcause[31]_i_4_n_0 ),
        .I4(ex_regs1_in[31]),
        .O(\mscratch[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0800080008000000)) 
    \mscratch[31]_i_4 
       (.I0(\mtvec[25]_i_2_n_0 ),
        .I1(\mscratch[31]_i_5_n_0 ),
        .I2(ex_alu_funct_csr_in[2]),
        .I3(ex_alu_funct_csr_in[6]),
        .I4(ex_alu_funct3_in[1]),
        .I5(ex_alu_funct3_in[0]),
        .O(\mscratch[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \mscratch[31]_i_5 
       (.I0(ex_alu_funct_csr_in[1]),
        .I1(ex_alu_funct_csr_in[5]),
        .I2(ex_alu_funct_csr_in[4]),
        .I3(ex_alu_funct_csr_in[3]),
        .I4(\mtvec[25]_i_7_n_0 ),
        .O(\mscratch[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1504550404045504)) 
    \mscratch[3]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[3]),
        .I2(\mscratch[29]_i_2_n_0 ),
        .I3(ex_mscratch_data[3]),
        .I4(\mscratch[31]_i_4_n_0 ),
        .I5(ex_alu_funct3_in[1]),
        .O(reset_global_reg_94));
  LUT6 #(
    .INIT(64'h5540554040405540)) 
    \mscratch[4]_i_1 
       (.I0(Q),
        .I1(\mscratch[4]_i_2_n_0 ),
        .I2(\mscratch[26]_i_2_n_0 ),
        .I3(ex_mscratch_data[4]),
        .I4(\mscratch[31]_i_4_n_0 ),
        .I5(\mscratch[4]_i_3_n_0 ),
        .O(reset_global_reg_33));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mscratch[4]_i_2 
       (.I0(\mtvec[25]_i_2_n_0 ),
        .I1(ex_regs1_in[4]),
        .O(\mscratch[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mscratch[4]_i_3 
       (.I0(ex_alu_funct3_in[1]),
        .I1(ex_regs1_in[4]),
        .O(\mscratch[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1504550404045504)) 
    \mscratch[5]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[5]),
        .I2(\mscratch[29]_i_2_n_0 ),
        .I3(ex_mscratch_data[5]),
        .I4(\mscratch[31]_i_4_n_0 ),
        .I5(ex_alu_funct3_in[1]),
        .O(reset_global_reg_95));
  LUT6 #(
    .INIT(64'h5540554040405540)) 
    \mscratch[6]_i_1 
       (.I0(Q),
        .I1(\mscratch[6]_i_2_n_0 ),
        .I2(\mscratch[26]_i_2_n_0 ),
        .I3(ex_mscratch_data[6]),
        .I4(\mscratch[31]_i_4_n_0 ),
        .I5(\mscratch[6]_i_3_n_0 ),
        .O(reset_global_reg_35));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mscratch[6]_i_2 
       (.I0(\mtvec[25]_i_2_n_0 ),
        .I1(ex_regs1_in[6]),
        .O(\mscratch[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mscratch[6]_i_3 
       (.I0(ex_alu_funct3_in[1]),
        .I1(ex_regs1_in[6]),
        .O(\mscratch[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5540554040405540)) 
    \mscratch[7]_i_1 
       (.I0(Q),
        .I1(\mtvec[7]_i_2_n_0 ),
        .I2(\mscratch[26]_i_2_n_0 ),
        .I3(ex_mscratch_data[7]),
        .I4(\mscratch[31]_i_4_n_0 ),
        .I5(\mtvec[7]_i_3_n_0 ),
        .O(reset_global_reg_37));
  LUT6 #(
    .INIT(64'h1504550404045504)) 
    \mscratch[8]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[8]),
        .I2(\mscratch[29]_i_2_n_0 ),
        .I3(ex_mscratch_data[8]),
        .I4(\mscratch[31]_i_4_n_0 ),
        .I5(ex_alu_funct3_in[1]),
        .O(reset_global_reg_96));
  LUT6 #(
    .INIT(64'h5540554040405540)) 
    \mscratch[9]_i_1 
       (.I0(Q),
        .I1(\mscratch[9]_i_2_n_0 ),
        .I2(\mscratch[26]_i_2_n_0 ),
        .I3(ex_mscratch_data[9]),
        .I4(\mscratch[31]_i_4_n_0 ),
        .I5(\mscratch[9]_i_3_n_0 ),
        .O(reset_global_reg_157));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mscratch[9]_i_2 
       (.I0(ex_regs1_in[9]),
        .I1(\mtvec[25]_i_2_n_0 ),
        .O(\mscratch[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mscratch[9]_i_3 
       (.I0(ex_alu_funct3_in[1]),
        .I1(ex_regs1_in[9]),
        .O(\mscratch[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000004055555555)) 
    \mstatus[0]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[0]),
        .I2(\mtvec[25]_i_2_n_0 ),
        .I3(\mstatus[30]_i_2_n_0 ),
        .I4(\mstatus[30]_i_3_n_0 ),
        .I5(\mstatus[0]_i_2_n_0 ),
        .O(reset_global_reg_76));
  LUT5 #(
    .INIT(32'h5DDD5D5D)) 
    \mstatus[0]_i_2 
       (.I0(ex_mstatus_data[0]),
        .I1(\mstatus[31]_i_4_n_0 ),
        .I2(\mcause[31]_i_6_n_0 ),
        .I3(\mstatus[30]_i_3_n_0 ),
        .I4(ex_regs1_in[0]),
        .O(\mstatus[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5140554040405540)) 
    \mstatus[10]_i_1 
       (.I0(Q),
        .I1(\mstatus[10]_i_2_n_0 ),
        .I2(\mcause[31]_i_4_n_0 ),
        .I3(ex_mstatus_data[10]),
        .I4(\mstatus[31]_i_4_n_0 ),
        .I5(\mcause[31]_i_6_n_0 ),
        .O(reset_global_reg_125));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mstatus[10]_i_2 
       (.I0(ex_regs1_in[10]),
        .I1(\mstatus[30]_i_3_n_0 ),
        .O(\mstatus[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5455545444444444)) 
    \mstatus[11]_i_1 
       (.I0(Q),
        .I1(\mstatus[11]_i_2_n_0 ),
        .I2(\mstatus[11]_i_3_n_0 ),
        .I3(\mstatus[11]_i_4_n_0 ),
        .I4(ex_regs1_in[11]),
        .I5(\mtvec[25]_i_2_n_0 ),
        .O(reset_global_reg_77));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h00010101)) 
    \mstatus[11]_i_10 
       (.I0(ex_alu_funct_csr_in[3]),
        .I1(ex_alu_funct_csr_in[4]),
        .I2(ex_alu_funct_csr_in[5]),
        .I3(ex_alu_funct_csr_in[1]),
        .I4(ex_alu_funct_csr_in[0]),
        .O(\mstatus[11]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h8A88AAAA)) 
    \mstatus[11]_i_2 
       (.I0(ex_mstatus_data[11]),
        .I1(\mstatus[11]_i_5_n_0 ),
        .I2(ex_regs1_in[11]),
        .I3(\mcause[31]_i_6_n_0 ),
        .I4(\mstatus[11]_i_6_n_0 ),
        .O(\mstatus[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00AE0000000000EE)) 
    \mstatus[11]_i_3 
       (.I0(\mstatus[11]_i_7_n_0 ),
        .I1(ex_alu_funct_csr_in[2]),
        .I2(ex_alu_funct_csr_in[0]),
        .I3(\mstatus[11]_i_8_n_0 ),
        .I4(ex_alu_funct_csr_in[1]),
        .I5(ex_alu_funct_csr_in[8]),
        .O(\mstatus[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hF9)) 
    \mstatus[11]_i_4 
       (.I0(ex_alu_funct3_in[0]),
        .I1(ex_alu_funct3_in[1]),
        .I2(\mstatus[30]_i_3_n_0 ),
        .O(\mstatus[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000000)) 
    \mstatus[11]_i_5 
       (.I0(\mepc[31]_i_5_n_0 ),
        .I1(ex_alu_funct_csr_in[5]),
        .I2(ex_alu_funct_csr_in[4]),
        .I3(ex_alu_funct_csr_in[1]),
        .I4(ex_alu_funct_csr_in[3]),
        .I5(\mstatus[11]_i_9_n_0 ),
        .O(\mstatus[11]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h04C4)) 
    \mstatus[11]_i_6 
       (.I0(ex_alu_funct3_in[1]),
        .I1(\mtvec[25]_i_2_n_0 ),
        .I2(ex_alu_funct3_in[0]),
        .I3(\mstatus[31]_i_9_n_0 ),
        .O(\mstatus[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1010000000001000)) 
    \mstatus[11]_i_7 
       (.I0(ex_alu_funct_csr_in[7]),
        .I1(ex_alu_funct_csr_in[6]),
        .I2(\mstatus[11]_i_10_n_0 ),
        .I3(ex_priv_data[0]),
        .I4(ex_alu_funct_csr_in[8]),
        .I5(ex_alu_funct_csr_in[9]),
        .O(\mstatus[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFFFE)) 
    \mstatus[11]_i_8 
       (.I0(ex_alu_funct3_in[1]),
        .I1(ex_alu_funct3_in[0]),
        .I2(ex_alu_funct_csr_in[10]),
        .I3(ex_alu_funct_csr_in[11]),
        .I4(ex_mstatus_data[11]),
        .I5(ex_alu_funct_csr_in[2]),
        .O(\mstatus[11]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \mstatus[11]_i_9 
       (.I0(ex_alu_funct3_in[1]),
        .I1(ex_alu_funct3_in[0]),
        .O(\mstatus[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h5555551055105510)) 
    \mstatus[12]_i_1 
       (.I0(Q),
        .I1(\mstatus[12]_i_2_n_0 ),
        .I2(ex_regs1_in[12]),
        .I3(\mstatus[12]_i_3_n_0 ),
        .I4(ex_mstatus_data[12]),
        .I5(\mstatus[12]_i_4_n_0 ),
        .O(reset_global_reg_74));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hEBFF)) 
    \mstatus[12]_i_2 
       (.I0(\mstatus[30]_i_3_n_0 ),
        .I1(ex_alu_funct3_in[1]),
        .I2(ex_alu_funct3_in[0]),
        .I3(\mtvec[25]_i_2_n_0 ),
        .O(\mstatus[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF8280)) 
    \mstatus[12]_i_3 
       (.I0(\mstatus[12]_i_5_n_0 ),
        .I1(ex_alu_funct_csr_in[8]),
        .I2(ex_alu_funct_csr_in[9]),
        .I3(ex_priv_data[1]),
        .I4(\mstatus[12]_i_6_n_0 ),
        .I5(\mstatus[12]_i_7_n_0 ),
        .O(\mstatus[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF3FFFFFFF0AAFFFF)) 
    \mstatus[12]_i_4 
       (.I0(\mstatus[12]_i_8_n_0 ),
        .I1(ex_regs1_in[12]),
        .I2(\mstatus[31]_i_9_n_0 ),
        .I3(ex_alu_funct3_in[0]),
        .I4(\mtvec[25]_i_2_n_0 ),
        .I5(ex_alu_funct3_in[1]),
        .O(\mstatus[12]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h00000007)) 
    \mstatus[12]_i_5 
       (.I0(ex_alu_funct_csr_in[0]),
        .I1(ex_alu_funct_csr_in[1]),
        .I2(\mtvec[25]_i_6_n_0 ),
        .I3(ex_alu_funct_csr_in[6]),
        .I4(ex_alu_funct_csr_in[7]),
        .O(\mstatus[12]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \mstatus[12]_i_6 
       (.I0(ex_alu_funct_csr_in[2]),
        .I1(ex_alu_funct_csr_in[1]),
        .I2(ex_alu_funct_csr_in[0]),
        .O(\mstatus[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hDFDDFFFFFFFFDFDD)) 
    \mstatus[12]_i_7 
       (.I0(\mtvec[25]_i_2_n_0 ),
        .I1(\mstatus[12]_i_9_n_0 ),
        .I2(ex_mstatus_data[12]),
        .I3(ex_alu_funct_csr_in[2]),
        .I4(ex_alu_funct_csr_in[1]),
        .I5(ex_alu_funct_csr_in[8]),
        .O(\mstatus[12]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \mstatus[12]_i_8 
       (.I0(ex_alu_funct_csr_in[3]),
        .I1(ex_alu_funct_csr_in[1]),
        .I2(ex_alu_funct_csr_in[4]),
        .I3(ex_alu_funct_csr_in[5]),
        .I4(\mepc[31]_i_5_n_0 ),
        .O(\mstatus[12]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mstatus[12]_i_9 
       (.I0(ex_alu_funct_csr_in[11]),
        .I1(ex_alu_funct_csr_in[10]),
        .I2(ex_alu_funct3_in[0]),
        .I3(ex_alu_funct3_in[1]),
        .O(\mstatus[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h5140554040405540)) 
    \mstatus[13]_i_1 
       (.I0(Q),
        .I1(\mstatus[13]_i_2_n_0 ),
        .I2(\mcause[31]_i_4_n_0 ),
        .I3(ex_mstatus_data[13]),
        .I4(\mstatus[31]_i_4_n_0 ),
        .I5(\mcause[31]_i_6_n_0 ),
        .O(reset_global_reg_124));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mstatus[13]_i_2 
       (.I0(ex_regs1_in[13]),
        .I1(\mstatus[30]_i_3_n_0 ),
        .O(\mstatus[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5140554040405540)) 
    \mstatus[14]_i_1 
       (.I0(Q),
        .I1(\mstatus[14]_i_2_n_0 ),
        .I2(\mcause[31]_i_4_n_0 ),
        .I3(ex_mstatus_data[14]),
        .I4(\mstatus[31]_i_4_n_0 ),
        .I5(\mcause[31]_i_6_n_0 ),
        .O(reset_global_reg_123));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mstatus[14]_i_2 
       (.I0(ex_regs1_in[14]),
        .I1(\mstatus[30]_i_3_n_0 ),
        .O(\mstatus[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5140554040405540)) 
    \mstatus[15]_i_1 
       (.I0(Q),
        .I1(\mstatus[15]_i_2_n_0 ),
        .I2(\mcause[31]_i_4_n_0 ),
        .I3(ex_mstatus_data[15]),
        .I4(\mstatus[31]_i_4_n_0 ),
        .I5(\mcause[31]_i_6_n_0 ),
        .O(reset_global_reg_122));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mstatus[15]_i_2 
       (.I0(ex_regs1_in[15]),
        .I1(\mstatus[30]_i_3_n_0 ),
        .O(\mstatus[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5140554040405540)) 
    \mstatus[16]_i_1 
       (.I0(Q),
        .I1(\mstatus[16]_i_2_n_0 ),
        .I2(\mcause[31]_i_4_n_0 ),
        .I3(ex_mstatus_data[16]),
        .I4(\mstatus[31]_i_4_n_0 ),
        .I5(\mcause[31]_i_6_n_0 ),
        .O(reset_global_reg_121));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mstatus[16]_i_2 
       (.I0(ex_regs1_in[16]),
        .I1(\mstatus[30]_i_3_n_0 ),
        .O(\mstatus[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5140554040405540)) 
    \mstatus[17]_i_1 
       (.I0(Q),
        .I1(\mstatus[17]_i_2_n_0 ),
        .I2(\mcause[31]_i_4_n_0 ),
        .I3(ex_mstatus_data[17]),
        .I4(\mstatus[31]_i_4_n_0 ),
        .I5(\mcause[31]_i_6_n_0 ),
        .O(reset_global_reg_120));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mstatus[17]_i_2 
       (.I0(ex_regs1_in[17]),
        .I1(\mstatus[30]_i_3_n_0 ),
        .O(\mstatus[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5140554040405540)) 
    \mstatus[18]_i_1 
       (.I0(Q),
        .I1(\mstatus[18]_i_2_n_0 ),
        .I2(\mcause[31]_i_4_n_0 ),
        .I3(ex_mstatus_data[18]),
        .I4(\mstatus[31]_i_4_n_0 ),
        .I5(\mcause[31]_i_6_n_0 ),
        .O(reset_global_reg_119));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mstatus[18]_i_2 
       (.I0(ex_regs1_in[18]),
        .I1(\mstatus[30]_i_3_n_0 ),
        .O(\mstatus[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5140554040405540)) 
    \mstatus[19]_i_1 
       (.I0(Q),
        .I1(\mstatus[19]_i_2_n_0 ),
        .I2(\mcause[31]_i_4_n_0 ),
        .I3(ex_mstatus_data[19]),
        .I4(\mstatus[31]_i_4_n_0 ),
        .I5(\mcause[31]_i_6_n_0 ),
        .O(reset_global_reg_118));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mstatus[19]_i_2 
       (.I0(ex_regs1_in[19]),
        .I1(\mstatus[30]_i_3_n_0 ),
        .O(\mstatus[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000004055555555)) 
    \mstatus[1]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[1]),
        .I2(\mtvec[25]_i_2_n_0 ),
        .I3(\mstatus[30]_i_2_n_0 ),
        .I4(\mstatus[30]_i_3_n_0 ),
        .I5(\mstatus[1]_i_2_n_0 ),
        .O(reset_global_reg_75));
  LUT5 #(
    .INIT(32'h5DDD5D5D)) 
    \mstatus[1]_i_2 
       (.I0(ex_mstatus_data[1]),
        .I1(\mstatus[31]_i_4_n_0 ),
        .I2(\mcause[31]_i_6_n_0 ),
        .I3(\mstatus[30]_i_3_n_0 ),
        .I4(ex_regs1_in[1]),
        .O(\mstatus[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5140554040405540)) 
    \mstatus[20]_i_1 
       (.I0(Q),
        .I1(\mstatus[20]_i_2_n_0 ),
        .I2(\mcause[31]_i_4_n_0 ),
        .I3(ex_mstatus_data[20]),
        .I4(\mstatus[31]_i_4_n_0 ),
        .I5(\mcause[31]_i_6_n_0 ),
        .O(reset_global_reg_117));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mstatus[20]_i_2 
       (.I0(ex_regs1_in[20]),
        .I1(\mstatus[30]_i_3_n_0 ),
        .O(\mstatus[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5140554040405540)) 
    \mstatus[21]_i_1 
       (.I0(Q),
        .I1(\mstatus[21]_i_2_n_0 ),
        .I2(\mcause[31]_i_4_n_0 ),
        .I3(ex_mstatus_data[21]),
        .I4(\mstatus[31]_i_4_n_0 ),
        .I5(\mcause[31]_i_6_n_0 ),
        .O(reset_global_reg_116));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mstatus[21]_i_2 
       (.I0(ex_regs1_in[21]),
        .I1(\mstatus[30]_i_3_n_0 ),
        .O(\mstatus[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5140554040405540)) 
    \mstatus[22]_i_1 
       (.I0(Q),
        .I1(\mstatus[22]_i_2_n_0 ),
        .I2(\mcause[31]_i_4_n_0 ),
        .I3(ex_mstatus_data[22]),
        .I4(\mstatus[31]_i_4_n_0 ),
        .I5(\mcause[31]_i_6_n_0 ),
        .O(reset_global_reg_115));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mstatus[22]_i_2 
       (.I0(ex_regs1_in[22]),
        .I1(\mstatus[30]_i_3_n_0 ),
        .O(\mstatus[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5140554040405540)) 
    \mstatus[23]_i_1 
       (.I0(Q),
        .I1(\mstatus[23]_i_2_n_0 ),
        .I2(\mcause[31]_i_4_n_0 ),
        .I3(ex_mstatus_data[23]),
        .I4(\mstatus[31]_i_4_n_0 ),
        .I5(\mcause[31]_i_6_n_0 ),
        .O(reset_global_reg_114));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mstatus[23]_i_2 
       (.I0(ex_regs1_in[23]),
        .I1(\mstatus[30]_i_3_n_0 ),
        .O(\mstatus[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5140554040405540)) 
    \mstatus[24]_i_1 
       (.I0(Q),
        .I1(\mstatus[24]_i_2_n_0 ),
        .I2(\mcause[31]_i_4_n_0 ),
        .I3(ex_mstatus_data[24]),
        .I4(\mstatus[31]_i_4_n_0 ),
        .I5(\mcause[31]_i_6_n_0 ),
        .O(reset_global_reg_113));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mstatus[24]_i_2 
       (.I0(ex_regs1_in[24]),
        .I1(\mstatus[30]_i_3_n_0 ),
        .O(\mstatus[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5140554040405540)) 
    \mstatus[25]_i_1 
       (.I0(Q),
        .I1(\mstatus[25]_i_2_n_0 ),
        .I2(\mcause[31]_i_4_n_0 ),
        .I3(ex_mstatus_data[25]),
        .I4(\mstatus[31]_i_4_n_0 ),
        .I5(\mcause[31]_i_6_n_0 ),
        .O(reset_global_reg_112));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mstatus[25]_i_2 
       (.I0(ex_regs1_in[25]),
        .I1(\mstatus[30]_i_3_n_0 ),
        .O(\mstatus[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5140554040405540)) 
    \mstatus[26]_i_1 
       (.I0(Q),
        .I1(\mstatus[26]_i_2_n_0 ),
        .I2(\mcause[31]_i_4_n_0 ),
        .I3(ex_mstatus_data[26]),
        .I4(\mstatus[31]_i_4_n_0 ),
        .I5(\mcause[31]_i_6_n_0 ),
        .O(reset_global_reg_111));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mstatus[26]_i_2 
       (.I0(ex_regs1_in[26]),
        .I1(\mstatus[30]_i_3_n_0 ),
        .O(\mstatus[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5140554040405540)) 
    \mstatus[27]_i_1 
       (.I0(Q),
        .I1(\mstatus[27]_i_2_n_0 ),
        .I2(\mcause[31]_i_4_n_0 ),
        .I3(ex_mstatus_data[27]),
        .I4(\mstatus[31]_i_4_n_0 ),
        .I5(\mcause[31]_i_6_n_0 ),
        .O(reset_global_reg_110));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mstatus[27]_i_2 
       (.I0(ex_regs1_in[27]),
        .I1(\mstatus[30]_i_3_n_0 ),
        .O(\mstatus[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5140554040405540)) 
    \mstatus[28]_i_1 
       (.I0(Q),
        .I1(\mstatus[28]_i_2_n_0 ),
        .I2(\mcause[31]_i_4_n_0 ),
        .I3(ex_mstatus_data[28]),
        .I4(\mstatus[31]_i_4_n_0 ),
        .I5(\mcause[31]_i_6_n_0 ),
        .O(reset_global_reg_109));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mstatus[28]_i_2 
       (.I0(ex_regs1_in[28]),
        .I1(\mstatus[30]_i_3_n_0 ),
        .O(\mstatus[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5140554040405540)) 
    \mstatus[29]_i_1 
       (.I0(Q),
        .I1(\mstatus[29]_i_2_n_0 ),
        .I2(\mcause[31]_i_4_n_0 ),
        .I3(ex_mstatus_data[29]),
        .I4(\mstatus[31]_i_4_n_0 ),
        .I5(\mcause[31]_i_6_n_0 ),
        .O(reset_global_reg_108));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mstatus[29]_i_2 
       (.I0(ex_regs1_in[29]),
        .I1(\mstatus[30]_i_3_n_0 ),
        .O(\mstatus[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5140554040405540)) 
    \mstatus[2]_i_1 
       (.I0(Q),
        .I1(\mstatus[2]_i_2_n_0 ),
        .I2(\mcause[31]_i_4_n_0 ),
        .I3(ex_mstatus_data[2]),
        .I4(\mstatus[31]_i_4_n_0 ),
        .I5(\mcause[31]_i_6_n_0 ),
        .O(reset_global_reg_131));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mstatus[2]_i_2 
       (.I0(ex_regs1_in[2]),
        .I1(\mstatus[30]_i_3_n_0 ),
        .O(\mstatus[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000004055555555)) 
    \mstatus[30]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[30]),
        .I2(\mtvec[25]_i_2_n_0 ),
        .I3(\mstatus[30]_i_2_n_0 ),
        .I4(\mstatus[30]_i_3_n_0 ),
        .I5(\mstatus[30]_i_4_n_0 ),
        .O(reset_global_reg_73));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \mstatus[30]_i_2 
       (.I0(ex_alu_funct3_in[1]),
        .I1(ex_alu_funct3_in[0]),
        .O(\mstatus[30]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \mstatus[30]_i_3 
       (.I0(\mscratch[31]_i_5_n_0 ),
        .I1(ex_alu_funct_csr_in[6]),
        .I2(ex_alu_funct_csr_in[2]),
        .I3(ex_alu_funct_csr_in[0]),
        .O(\mstatus[30]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h5DDD5D5D)) 
    \mstatus[30]_i_4 
       (.I0(ex_mstatus_data[30]),
        .I1(\mstatus[31]_i_4_n_0 ),
        .I2(\mcause[31]_i_6_n_0 ),
        .I3(\mstatus[31]_i_9_n_0 ),
        .I4(ex_regs1_in[30]),
        .O(\mstatus[30]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mstatus[31]_i_1 
       (.I0(ex_mstatus_we),
        .I1(Q),
        .O(mstatus_we));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mstatus[31]_i_10 
       (.I0(\mtvec[25]_i_7_n_0 ),
        .I1(ex_alu_funct_csr_in[3]),
        .I2(ex_alu_funct_csr_in[4]),
        .I3(ex_alu_funct_csr_in[5]),
        .O(\mstatus[31]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \mstatus[31]_i_11 
       (.I0(ex_alu_funct_csr_in[4]),
        .I1(ex_alu_funct_csr_in[3]),
        .I2(ex_alu_funct_csr_in[1]),
        .O(\mstatus[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mstatus[31]_i_12 
       (.I0(ex_alu_funct3_in[0]),
        .I1(ex_alu_funct3_in[1]),
        .O(\mstatus[31]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mstatus[31]_i_13 
       (.I0(ex_alu_funct_csr_in[3]),
        .I1(ex_alu_funct_csr_in[4]),
        .O(\mstatus[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \mstatus[31]_i_14 
       (.I0(ex_alu_funct_csr_in[5]),
        .I1(ex_alu_funct_csr_in[7]),
        .I2(ex_alu_funct_csr_in[8]),
        .I3(ex_alu_funct_csr_in[9]),
        .I4(ex_alu_funct_csr_in[10]),
        .I5(ex_alu_funct_csr_in[11]),
        .O(\mstatus[31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h4454445454544454)) 
    \mstatus[31]_i_2 
       (.I0(Q),
        .I1(\mstatus[31]_i_3_n_0 ),
        .I2(ex_mstatus_data[31]),
        .I3(\mstatus[31]_i_4_n_0 ),
        .I4(ex_alu_funct3_in[1]),
        .I5(\mstatus[31]_i_5_n_0 ),
        .O(reset_global_reg_72));
  LUT6 #(
    .INIT(64'hAAAA000800080008)) 
    \mstatus[31]_i_3 
       (.I0(\mtvec[25]_i_2_n_0 ),
        .I1(\mstatus[31]_i_6_n_0 ),
        .I2(\mstatus[31]_i_7_n_0 ),
        .I3(ex_alu_funct_csr_in[6]),
        .I4(\mstatus[31]_i_8_n_0 ),
        .I5(\mstatus[31]_i_5_n_0 ),
        .O(\mstatus[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \mstatus[31]_i_4 
       (.I0(\mtvec[25]_i_2_n_0 ),
        .I1(ex_alu_funct3_in[0]),
        .I2(ex_alu_funct3_in[1]),
        .I3(\mstatus[31]_i_9_n_0 ),
        .O(\mstatus[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \mstatus[31]_i_5 
       (.I0(\mstatus[31]_i_10_n_0 ),
        .I1(ex_alu_funct_csr_in[6]),
        .I2(ex_alu_funct_csr_in[0]),
        .I3(\mstatus[31]_i_11_n_0 ),
        .I4(ex_alu_funct_csr_in[2]),
        .I5(ex_regs1_in[31]),
        .O(\mstatus[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \mstatus[31]_i_6 
       (.I0(ex_alu_funct_csr_in[5]),
        .I1(ex_alu_funct_csr_in[4]),
        .I2(ex_alu_funct_csr_in[1]),
        .I3(ex_alu_funct_csr_in[3]),
        .I4(\mstatus[31]_i_12_n_0 ),
        .I5(\mtvec[25]_i_7_n_0 ),
        .O(\mstatus[31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hDCFF)) 
    \mstatus[31]_i_7 
       (.I0(ex_alu_funct_csr_in[6]),
        .I1(ex_alu_funct_csr_in[0]),
        .I2(ex_alu_funct_csr_in[2]),
        .I3(ex_regs1_in[31]),
        .O(\mstatus[31]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mstatus[31]_i_8 
       (.I0(ex_alu_funct3_in[1]),
        .I1(ex_alu_funct3_in[0]),
        .O(\mstatus[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \mstatus[31]_i_9 
       (.I0(ex_alu_funct_csr_in[2]),
        .I1(\mstatus[31]_i_13_n_0 ),
        .I2(\mstatus[31]_i_11_n_0 ),
        .I3(ex_alu_funct_csr_in[0]),
        .I4(ex_alu_funct_csr_in[6]),
        .I5(\mstatus[31]_i_14_n_0 ),
        .O(\mstatus[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h54554444)) 
    \mstatus[3]_i_1 
       (.I0(Q),
        .I1(\mstatus[3]_i_2_n_0 ),
        .I2(\mstatus[3]_i_3_n_0 ),
        .I3(\mstatus[3]_i_4_n_0 ),
        .I4(ex_mstatus_data[3]),
        .O(reset_global_reg_78));
  LUT6 #(
    .INIT(64'hFF40404040404040)) 
    \mstatus[3]_i_2 
       (.I0(\mstatus[30]_i_3_n_0 ),
        .I1(ex_regs1_in[3]),
        .I2(\mcause[31]_i_4_n_0 ),
        .I3(ex_alu_funct_csr_in[1]),
        .I4(ex_mstatus_data[7]),
        .I5(\privilege[1]_i_2_n_0 ),
        .O(\mstatus[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF010101FF01FF01)) 
    \mstatus[3]_i_3 
       (.I0(\mstatus[7]_i_4_n_0 ),
        .I1(ex_alu_funct3_in[1]),
        .I2(ex_alu_funct3_in[0]),
        .I3(\mcause[31]_i_6_n_0 ),
        .I4(\mstatus[30]_i_3_n_0 ),
        .I5(ex_regs1_in[3]),
        .O(\mstatus[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h828A)) 
    \mstatus[3]_i_4 
       (.I0(\mtvec[25]_i_2_n_0 ),
        .I1(ex_alu_funct3_in[0]),
        .I2(ex_alu_funct3_in[1]),
        .I3(\mstatus[31]_i_9_n_0 ),
        .O(\mstatus[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5140554040405540)) 
    \mstatus[4]_i_1 
       (.I0(Q),
        .I1(\mstatus[4]_i_2_n_0 ),
        .I2(\mcause[31]_i_4_n_0 ),
        .I3(ex_mstatus_data[4]),
        .I4(\mstatus[31]_i_4_n_0 ),
        .I5(\mcause[31]_i_6_n_0 ),
        .O(reset_global_reg_130));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mstatus[4]_i_2 
       (.I0(ex_regs1_in[4]),
        .I1(\mstatus[30]_i_3_n_0 ),
        .O(\mstatus[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5140554040405540)) 
    \mstatus[5]_i_1 
       (.I0(Q),
        .I1(\mstatus[5]_i_2_n_0 ),
        .I2(\mcause[31]_i_4_n_0 ),
        .I3(ex_mstatus_data[5]),
        .I4(\mstatus[31]_i_4_n_0 ),
        .I5(\mcause[31]_i_6_n_0 ),
        .O(reset_global_reg_129));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mstatus[5]_i_2 
       (.I0(ex_regs1_in[5]),
        .I1(\mstatus[30]_i_3_n_0 ),
        .O(\mstatus[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5140554040405540)) 
    \mstatus[6]_i_1 
       (.I0(Q),
        .I1(\mstatus[6]_i_2_n_0 ),
        .I2(\mcause[31]_i_4_n_0 ),
        .I3(ex_mstatus_data[6]),
        .I4(\mstatus[31]_i_4_n_0 ),
        .I5(\mcause[31]_i_6_n_0 ),
        .O(reset_global_reg_128));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mstatus[6]_i_2 
       (.I0(ex_regs1_in[6]),
        .I1(\mstatus[30]_i_3_n_0 ),
        .O(\mstatus[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4544444455555555)) 
    \mstatus[7]_i_1 
       (.I0(Q),
        .I1(\mstatus[7]_i_2_n_0 ),
        .I2(\mstatus[30]_i_3_n_0 ),
        .I3(ex_regs1_in[7]),
        .I4(\mcause[31]_i_4_n_0 ),
        .I5(\mstatus[7]_i_3_n_0 ),
        .O(reset_global_reg_79));
  LUT6 #(
    .INIT(64'h0302000200020002)) 
    \mstatus[7]_i_2 
       (.I0(ex_mstatus_data[7]),
        .I1(ex_alu_funct3_in[0]),
        .I2(ex_alu_funct3_in[1]),
        .I3(\mstatus[7]_i_4_n_0 ),
        .I4(\mtvec[25]_i_2_n_0 ),
        .I5(ex_mstatus_data[3]),
        .O(\mstatus[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55D5DDDD)) 
    \mstatus[7]_i_3 
       (.I0(ex_mstatus_data[7]),
        .I1(\mstatus[3]_i_4_n_0 ),
        .I2(ex_regs1_in[7]),
        .I3(\mstatus[30]_i_3_n_0 ),
        .I4(\mcause[31]_i_6_n_0 ),
        .O(\mstatus[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    \mstatus[7]_i_4 
       (.I0(\mtvec[25]_i_6_n_0 ),
        .I1(ex_alu_funct_csr_in[2]),
        .I2(\mstatus[7]_i_5_n_0 ),
        .I3(ex_alu_funct_csr_in[1]),
        .I4(\mtvec[25]_i_7_n_0 ),
        .I5(\mepc[31]_i_4_n_0 ),
        .O(\mstatus[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \mstatus[7]_i_5 
       (.I0(ex_alu_funct_csr_in[0]),
        .I1(ex_alu_funct_csr_in[6]),
        .O(\mstatus[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5140554040405540)) 
    \mstatus[8]_i_1 
       (.I0(Q),
        .I1(\mstatus[8]_i_2_n_0 ),
        .I2(\mcause[31]_i_4_n_0 ),
        .I3(ex_mstatus_data[8]),
        .I4(\mstatus[31]_i_4_n_0 ),
        .I5(\mcause[31]_i_6_n_0 ),
        .O(reset_global_reg_127));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mstatus[8]_i_2 
       (.I0(ex_regs1_in[8]),
        .I1(\mstatus[30]_i_3_n_0 ),
        .O(\mstatus[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5140554040405540)) 
    \mstatus[9]_i_1 
       (.I0(Q),
        .I1(\mstatus[9]_i_2_n_0 ),
        .I2(\mcause[31]_i_4_n_0 ),
        .I3(ex_mstatus_data[9]),
        .I4(\mstatus[31]_i_4_n_0 ),
        .I5(\mcause[31]_i_6_n_0 ),
        .O(reset_global_reg_126));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mstatus[9]_i_2 
       (.I0(ex_regs1_in[9]),
        .I1(\mstatus[30]_i_3_n_0 ),
        .O(\mstatus[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5540554040405540)) 
    \mtvec[0]_i_1 
       (.I0(Q),
        .I1(\mtvec[26]_i_2_n_0 ),
        .I2(\mtvec[0]_i_2_n_0 ),
        .I3(ex_mtvec_data[0]),
        .I4(\mtvec[31]_i_4_n_0 ),
        .I5(\mtvec[0]_i_3_n_0 ),
        .O(reset_global_reg_26));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtvec[0]_i_2 
       (.I0(\mtvec[25]_i_2_n_0 ),
        .I1(ex_regs1_in[0]),
        .O(\mtvec[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mtvec[0]_i_3 
       (.I0(ex_alu_funct3_in[1]),
        .I1(ex_regs1_in[0]),
        .O(\mtvec[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5540554040405540)) 
    \mtvec[10]_i_1 
       (.I0(Q),
        .I1(\mtvec[26]_i_2_n_0 ),
        .I2(\mtvec[10]_i_2_n_0 ),
        .I3(ex_mtvec_data[10]),
        .I4(\mtvec[31]_i_4_n_0 ),
        .I5(\mtvec[10]_i_3_n_0 ),
        .O(reset_global_reg_161));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtvec[10]_i_2 
       (.I0(ex_regs1_in[10]),
        .I1(\mtvec[25]_i_2_n_0 ),
        .O(\mtvec[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mtvec[10]_i_3 
       (.I0(ex_alu_funct3_in[1]),
        .I1(ex_regs1_in[10]),
        .O(\mtvec[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5504550404045504)) 
    \mtvec[11]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[11]),
        .I2(\mtvec[31]_i_3_n_0 ),
        .I3(ex_mtvec_data[11]),
        .I4(\mtvec[18]_i_2_n_0 ),
        .I5(\mtvec[11]_i_2_n_0 ),
        .O(reset_global_reg_52));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \mtvec[11]_i_2 
       (.I0(\mcause[31]_i_6_n_0 ),
        .I1(\mtvec[25]_i_5_n_0 ),
        .I2(ex_regs1_in[11]),
        .O(\mtvec[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h40005555)) 
    \mtvec[12]_i_1 
       (.I0(Q),
        .I1(\mtvec[26]_i_2_n_0 ),
        .I2(\mtvec[25]_i_2_n_0 ),
        .I3(ex_regs1_in[12]),
        .I4(\mtvec[12]_i_2_n_0 ),
        .O(reset_global_reg_164));
  LUT5 #(
    .INIT(32'h5DDD5D5D)) 
    \mtvec[12]_i_2 
       (.I0(ex_mtvec_data[12]),
        .I1(\mtvec[18]_i_2_n_0 ),
        .I2(\mcause[31]_i_6_n_0 ),
        .I3(\mtvec[25]_i_5_n_0 ),
        .I4(ex_regs1_in[12]),
        .O(\mtvec[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0040444455405544)) 
    \mtvec[13]_i_1 
       (.I0(Q),
        .I1(ex_mtvec_data[13]),
        .I2(ex_alu_funct3_in[1]),
        .I3(ex_regs1_in[13]),
        .I4(\mtvec[31]_i_4_n_0 ),
        .I5(\mtvec[31]_i_3_n_0 ),
        .O(reset_global_reg_51));
  LUT6 #(
    .INIT(64'h1504550404045504)) 
    \mtvec[14]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[14]),
        .I2(\mtvec[31]_i_3_n_0 ),
        .I3(ex_mtvec_data[14]),
        .I4(\mtvec[31]_i_4_n_0 ),
        .I5(ex_alu_funct3_in[1]),
        .O(reset_global_reg_50));
  LUT6 #(
    .INIT(64'h5504550404045504)) 
    \mtvec[15]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[15]),
        .I2(\mtvec[31]_i_3_n_0 ),
        .I3(ex_mtvec_data[15]),
        .I4(\mtvec[18]_i_2_n_0 ),
        .I5(\mtvec[15]_i_2_n_0 ),
        .O(reset_global_reg_49));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \mtvec[15]_i_2 
       (.I0(\mcause[31]_i_6_n_0 ),
        .I1(\mtvec[25]_i_5_n_0 ),
        .I2(ex_regs1_in[15]),
        .O(\mtvec[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5504550404045504)) 
    \mtvec[16]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[16]),
        .I2(\mtvec[31]_i_3_n_0 ),
        .I3(ex_mtvec_data[16]),
        .I4(\mtvec[18]_i_2_n_0 ),
        .I5(\mtvec[16]_i_2_n_0 ),
        .O(reset_global_reg_48));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \mtvec[16]_i_2 
       (.I0(\mcause[31]_i_6_n_0 ),
        .I1(\mtvec[25]_i_5_n_0 ),
        .I2(ex_regs1_in[16]),
        .O(\mtvec[16]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h40005555)) 
    \mtvec[17]_i_1 
       (.I0(Q),
        .I1(\mtvec[26]_i_2_n_0 ),
        .I2(\mtvec[25]_i_2_n_0 ),
        .I3(ex_regs1_in[17]),
        .I4(\mtvec[17]_i_2_n_0 ),
        .O(reset_global_reg_167));
  LUT5 #(
    .INIT(32'h5DDD5D5D)) 
    \mtvec[17]_i_2 
       (.I0(ex_mtvec_data[17]),
        .I1(\mtvec[18]_i_2_n_0 ),
        .I2(\mcause[31]_i_6_n_0 ),
        .I3(\mtvec[25]_i_5_n_0 ),
        .I4(ex_regs1_in[17]),
        .O(\mtvec[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5504550404045504)) 
    \mtvec[18]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[18]),
        .I2(\mtvec[31]_i_3_n_0 ),
        .I3(ex_mtvec_data[18]),
        .I4(\mtvec[18]_i_2_n_0 ),
        .I5(\mtvec[18]_i_3_n_0 ),
        .O(reset_global_reg_47));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \mtvec[18]_i_2 
       (.I0(\mtvec[31]_i_4_n_0 ),
        .I1(ex_alu_funct3_in[0]),
        .I2(\mtvec[25]_i_2_n_0 ),
        .I3(ex_alu_funct3_in[1]),
        .O(\mtvec[18]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \mtvec[18]_i_3 
       (.I0(\mcause[31]_i_6_n_0 ),
        .I1(\mtvec[25]_i_5_n_0 ),
        .I2(ex_regs1_in[18]),
        .O(\mtvec[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1504550404045504)) 
    \mtvec[19]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[19]),
        .I2(\mtvec[31]_i_3_n_0 ),
        .I3(ex_mtvec_data[19]),
        .I4(\mtvec[31]_i_4_n_0 ),
        .I5(ex_alu_funct3_in[1]),
        .O(reset_global_reg_46));
  LUT6 #(
    .INIT(64'h5540554040405540)) 
    \mtvec[1]_i_1 
       (.I0(Q),
        .I1(\mtvec[26]_i_2_n_0 ),
        .I2(\mtvec[1]_i_2_n_0 ),
        .I3(ex_mtvec_data[1]),
        .I4(\mtvec[31]_i_4_n_0 ),
        .I5(\mtvec[1]_i_3_n_0 ),
        .O(reset_global_reg_29));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtvec[1]_i_2 
       (.I0(\mtvec[25]_i_2_n_0 ),
        .I1(ex_regs1_in[1]),
        .O(\mtvec[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mtvec[1]_i_3 
       (.I0(ex_alu_funct3_in[1]),
        .I1(ex_regs1_in[1]),
        .O(\mtvec[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h40005555)) 
    \mtvec[20]_i_1 
       (.I0(Q),
        .I1(\mtvec[26]_i_2_n_0 ),
        .I2(\mtvec[25]_i_2_n_0 ),
        .I3(ex_regs1_in[20]),
        .I4(\mtvec[20]_i_2_n_0 ),
        .O(reset_global_reg_170));
  LUT5 #(
    .INIT(32'h5DDD5D5D)) 
    \mtvec[20]_i_2 
       (.I0(ex_mtvec_data[20]),
        .I1(\mtvec[18]_i_2_n_0 ),
        .I2(\mcause[31]_i_6_n_0 ),
        .I3(\mtvec[25]_i_5_n_0 ),
        .I4(ex_regs1_in[20]),
        .O(\mtvec[20]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'h40005555)) 
    \mtvec[21]_i_1 
       (.I0(Q),
        .I1(\mtvec[26]_i_2_n_0 ),
        .I2(\mtvec[25]_i_2_n_0 ),
        .I3(ex_regs1_in[21]),
        .I4(\mtvec[21]_i_2_n_0 ),
        .O(reset_global_reg_173));
  LUT5 #(
    .INIT(32'h5DDD5D5D)) 
    \mtvec[21]_i_2 
       (.I0(ex_mtvec_data[21]),
        .I1(\mtvec[18]_i_2_n_0 ),
        .I2(\mcause[31]_i_6_n_0 ),
        .I3(\mtvec[25]_i_5_n_0 ),
        .I4(ex_regs1_in[21]),
        .O(\mtvec[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55040404)) 
    \mtvec[22]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[22]),
        .I2(\mtvec[31]_i_3_n_0 ),
        .I3(ex_mtvec_data[22]),
        .I4(\mtvec[22]_i_2_n_0 ),
        .O(reset_global_reg_45));
  LUT6 #(
    .INIT(64'h44FFFFFFCFFFFFFF)) 
    \mtvec[22]_i_2 
       (.I0(ex_regs1_in[22]),
        .I1(\mcause[31]_i_6_n_0 ),
        .I2(ex_alu_funct3_in[1]),
        .I3(\mtvec[25]_i_2_n_0 ),
        .I4(ex_alu_funct3_in[0]),
        .I5(\mtvec[31]_i_5_n_0 ),
        .O(\mtvec[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1504550404045504)) 
    \mtvec[23]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[23]),
        .I2(\mtvec[31]_i_3_n_0 ),
        .I3(ex_mtvec_data[23]),
        .I4(\mtvec[31]_i_4_n_0 ),
        .I5(ex_alu_funct3_in[1]),
        .O(reset_global_reg_44));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h40005555)) 
    \mtvec[24]_i_1 
       (.I0(Q),
        .I1(\mtvec[26]_i_2_n_0 ),
        .I2(\mtvec[25]_i_2_n_0 ),
        .I3(ex_regs1_in[24]),
        .I4(\mtvec[24]_i_2_n_0 ),
        .O(reset_global_reg_176));
  LUT5 #(
    .INIT(32'h7500FFFF)) 
    \mtvec[24]_i_2 
       (.I0(\mcause[31]_i_6_n_0 ),
        .I1(\mtvec[25]_i_5_n_0 ),
        .I2(ex_regs1_in[24]),
        .I3(\mtvec[18]_i_2_n_0 ),
        .I4(ex_mtvec_data[24]),
        .O(\mtvec[24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'h40005555)) 
    \mtvec[25]_i_1 
       (.I0(Q),
        .I1(\mtvec[26]_i_2_n_0 ),
        .I2(\mtvec[25]_i_2_n_0 ),
        .I3(ex_regs1_in[25]),
        .I4(\mtvec[25]_i_3_n_0 ),
        .O(reset_global_reg_179));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \mtvec[25]_i_2 
       (.I0(\ex_alu_opcode_reg[6]_0 [4]),
        .I1(\mtvec[25]_i_4_n_0 ),
        .I2(ex_alu_funct3_in[2]),
        .I3(\ex_alu_opcode_reg[6]_0 [5]),
        .I4(\ex_alu_opcode_reg[6]_0 [0]),
        .I5(\ex_alu_opcode_reg[6]_0 [2]),
        .O(\mtvec[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h5DDD5D5D)) 
    \mtvec[25]_i_3 
       (.I0(ex_mtvec_data[25]),
        .I1(\mtvec[18]_i_2_n_0 ),
        .I2(\mcause[31]_i_6_n_0 ),
        .I3(\mtvec[25]_i_5_n_0 ),
        .I4(ex_regs1_in[25]),
        .O(\mtvec[25]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mtvec[25]_i_4 
       (.I0(\ex_alu_opcode_reg[6]_0 [3]),
        .I1(\ex_alu_opcode_reg[6]_0 [1]),
        .O(\mtvec[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFDFFFFF)) 
    \mtvec[25]_i_5 
       (.I0(ex_alu_funct_csr_in[2]),
        .I1(ex_alu_funct_csr_in[6]),
        .I2(ex_alu_funct_csr_in[0]),
        .I3(\mtvec[25]_i_6_n_0 ),
        .I4(\mstatus[31]_i_11_n_0 ),
        .I5(\mtvec[25]_i_7_n_0 ),
        .O(\mtvec[25]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mtvec[25]_i_6 
       (.I0(ex_alu_funct_csr_in[5]),
        .I1(ex_alu_funct_csr_in[4]),
        .I2(ex_alu_funct_csr_in[3]),
        .O(\mtvec[25]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \mtvec[25]_i_7 
       (.I0(ex_alu_funct_csr_in[11]),
        .I1(ex_alu_funct_csr_in[10]),
        .I2(ex_alu_funct_csr_in[9]),
        .I3(ex_alu_funct_csr_in[8]),
        .I4(ex_alu_funct_csr_in[7]),
        .O(\mtvec[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5540554040405540)) 
    \mtvec[26]_i_1 
       (.I0(Q),
        .I1(\mtvec[26]_i_2_n_0 ),
        .I2(\mtvec[26]_i_3_n_0 ),
        .I3(ex_mtvec_data[26]),
        .I4(\mtvec[31]_i_4_n_0 ),
        .I5(\mtvec[26]_i_4_n_0 ),
        .O(reset_global_reg_182));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \mtvec[26]_i_2 
       (.I0(\mtvec[31]_i_5_n_0 ),
        .I1(ex_alu_funct3_in[0]),
        .I2(ex_alu_funct3_in[1]),
        .O(\mtvec[26]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtvec[26]_i_3 
       (.I0(ex_regs1_in[26]),
        .I1(\mtvec[25]_i_2_n_0 ),
        .O(\mtvec[26]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mtvec[26]_i_4 
       (.I0(ex_alu_funct3_in[1]),
        .I1(ex_regs1_in[26]),
        .O(\mtvec[26]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55040404)) 
    \mtvec[27]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[27]),
        .I2(\mtvec[31]_i_3_n_0 ),
        .I3(ex_mtvec_data[27]),
        .I4(\mtvec[27]_i_2_n_0 ),
        .O(reset_global_reg_43));
  LUT6 #(
    .INIT(64'h22FFFFFFAFFFFFFF)) 
    \mtvec[27]_i_2 
       (.I0(\mcause[31]_i_6_n_0 ),
        .I1(ex_regs1_in[27]),
        .I2(ex_alu_funct3_in[1]),
        .I3(\mtvec[25]_i_2_n_0 ),
        .I4(ex_alu_funct3_in[0]),
        .I5(\mtvec[31]_i_5_n_0 ),
        .O(\mtvec[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1504550404045504)) 
    \mtvec[28]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[28]),
        .I2(\mtvec[31]_i_3_n_0 ),
        .I3(ex_mtvec_data[28]),
        .I4(\mtvec[31]_i_4_n_0 ),
        .I5(ex_alu_funct3_in[1]),
        .O(reset_global_reg_42));
  LUT6 #(
    .INIT(64'h1504550404045504)) 
    \mtvec[29]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[29]),
        .I2(\mtvec[31]_i_3_n_0 ),
        .I3(ex_mtvec_data[29]),
        .I4(\mtvec[31]_i_4_n_0 ),
        .I5(ex_alu_funct3_in[1]),
        .O(reset_global_reg_41));
  LUT6 #(
    .INIT(64'h5504550404045504)) 
    \mtvec[2]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[2]),
        .I2(\mtvec[31]_i_3_n_0 ),
        .I3(ex_mtvec_data[2]),
        .I4(\mtvec[18]_i_2_n_0 ),
        .I5(\mtvec[2]_i_2_n_0 ),
        .O(reset_global_reg_56));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \mtvec[2]_i_2 
       (.I0(\mcause[31]_i_6_n_0 ),
        .I1(\mtvec[25]_i_5_n_0 ),
        .I2(ex_regs1_in[2]),
        .O(\mtvec[2]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mtvec[30]_i_1 
       (.I0(\mtvec[30]_i_2_n_0 ),
        .O(\ex_regs1_reg[30]_0 ));
  LUT6 #(
    .INIT(64'h8F0F270F070F0F0F)) 
    \mtvec[30]_i_2 
       (.I0(\mtvec[31]_i_5_n_0 ),
        .I1(ex_regs1_in[30]),
        .I2(ex_mtvec_data[30]),
        .I3(\mtvec[25]_i_2_n_0 ),
        .I4(\ex_alu_funct3_reg[1]_rep_n_0 ),
        .I5(ex_alu_funct3_in[0]),
        .O(\mtvec[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mtvec[31]_i_1 
       (.I0(ex_mtvec_we),
        .I1(Q),
        .O(mtvec_we));
  LUT6 #(
    .INIT(64'h1504550404045504)) 
    \mtvec[31]_i_2 
       (.I0(Q),
        .I1(ex_regs1_in[31]),
        .I2(\mtvec[31]_i_3_n_0 ),
        .I3(ex_mtvec_data[31]),
        .I4(\mtvec[31]_i_4_n_0 ),
        .I5(ex_alu_funct3_in[1]),
        .O(reset_global_reg_40));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mtvec[31]_i_3 
       (.I0(\mtvec[25]_i_2_n_0 ),
        .I1(\mtvec[26]_i_2_n_0 ),
        .O(\mtvec[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mtvec[31]_i_4 
       (.I0(\mtvec[31]_i_5_n_0 ),
        .I1(\mtvec[25]_i_2_n_0 ),
        .I2(ex_alu_funct3_in[0]),
        .O(\mtvec[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \mtvec[31]_i_5 
       (.I0(\mscratch[31]_i_5_n_0 ),
        .I1(ex_alu_funct_csr_in[2]),
        .I2(ex_alu_funct_csr_in[6]),
        .I3(ex_alu_funct_csr_in[0]),
        .O(\mtvec[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5504550404045504)) 
    \mtvec[3]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[3]),
        .I2(\mtvec[31]_i_3_n_0 ),
        .I3(ex_mtvec_data[3]),
        .I4(\mtvec[18]_i_2_n_0 ),
        .I5(\mtvec[3]_i_2_n_0 ),
        .O(reset_global_reg_55));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \mtvec[3]_i_2 
       (.I0(\mcause[31]_i_6_n_0 ),
        .I1(\mtvec[25]_i_5_n_0 ),
        .I2(ex_regs1_in[3]),
        .O(\mtvec[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h40005555)) 
    \mtvec[4]_i_1 
       (.I0(Q),
        .I1(\mtvec[26]_i_2_n_0 ),
        .I2(ex_regs1_in[4]),
        .I3(\mtvec[25]_i_2_n_0 ),
        .I4(\mtvec[4]_i_2_n_0 ),
        .O(reset_global_reg_32));
  LUT5 #(
    .INIT(32'h5DDD5D5D)) 
    \mtvec[4]_i_2 
       (.I0(ex_mtvec_data[4]),
        .I1(\mtvec[18]_i_2_n_0 ),
        .I2(\mcause[31]_i_6_n_0 ),
        .I3(\mtvec[25]_i_5_n_0 ),
        .I4(ex_regs1_in[4]),
        .O(\mtvec[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5504550404045504)) 
    \mtvec[5]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[5]),
        .I2(\mtvec[31]_i_3_n_0 ),
        .I3(ex_mtvec_data[5]),
        .I4(\mtvec[18]_i_2_n_0 ),
        .I5(\mtvec[5]_i_2_n_0 ),
        .O(reset_global_reg_54));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \mtvec[5]_i_2 
       (.I0(\mcause[31]_i_6_n_0 ),
        .I1(\mtvec[25]_i_5_n_0 ),
        .I2(ex_regs1_in[5]),
        .O(\mtvec[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h40005555)) 
    \mtvec[6]_i_1 
       (.I0(Q),
        .I1(\mtvec[26]_i_2_n_0 ),
        .I2(ex_regs1_in[6]),
        .I3(\mtvec[25]_i_2_n_0 ),
        .I4(\mtvec[6]_i_2_n_0 ),
        .O(reset_global_reg_34));
  LUT5 #(
    .INIT(32'h5DDD5D5D)) 
    \mtvec[6]_i_2 
       (.I0(ex_mtvec_data[6]),
        .I1(\mtvec[18]_i_2_n_0 ),
        .I2(\mcause[31]_i_6_n_0 ),
        .I3(\mtvec[25]_i_5_n_0 ),
        .I4(ex_regs1_in[6]),
        .O(\mtvec[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5540554040405540)) 
    \mtvec[7]_i_1 
       (.I0(Q),
        .I1(\mtvec[26]_i_2_n_0 ),
        .I2(\mtvec[7]_i_2_n_0 ),
        .I3(ex_mtvec_data[7]),
        .I4(\mtvec[31]_i_4_n_0 ),
        .I5(\mtvec[7]_i_3_n_0 ),
        .O(reset_global_reg_36));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtvec[7]_i_2 
       (.I0(\mtvec[25]_i_2_n_0 ),
        .I1(ex_regs1_in[7]),
        .O(\mtvec[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mtvec[7]_i_3 
       (.I0(ex_alu_funct3_in[1]),
        .I1(ex_regs1_in[7]),
        .O(\mtvec[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5504550404045504)) 
    \mtvec[8]_i_1 
       (.I0(Q),
        .I1(ex_regs1_in[8]),
        .I2(\mtvec[31]_i_3_n_0 ),
        .I3(ex_mtvec_data[8]),
        .I4(\mtvec[18]_i_2_n_0 ),
        .I5(\mtvec[8]_i_2_n_0 ),
        .O(reset_global_reg_53));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \mtvec[8]_i_2 
       (.I0(\mcause[31]_i_6_n_0 ),
        .I1(\mtvec[25]_i_5_n_0 ),
        .I2(ex_regs1_in[8]),
        .O(\mtvec[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h40005555)) 
    \mtvec[9]_i_1 
       (.I0(Q),
        .I1(\mtvec[26]_i_2_n_0 ),
        .I2(\mtvec[25]_i_2_n_0 ),
        .I3(ex_regs1_in[9]),
        .I4(\mtvec[9]_i_2_n_0 ),
        .O(reset_global_reg_158));
  LUT5 #(
    .INIT(32'h5DDD5D5D)) 
    \mtvec[9]_i_2 
       (.I0(ex_mtvec_data[9]),
        .I1(\mtvec[18]_i_2_n_0 ),
        .I2(\mcause[31]_i_6_n_0 ),
        .I3(\mtvec[25]_i_5_n_0 ),
        .I4(ex_regs1_in[9]),
        .O(\mtvec[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \pc[11]_i_29 
       (.I0(reset_global_reg_0[8]),
        .I1(ex_regd_en_reg_0),
        .O(reset_global_reg_13));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEF10)) 
    \pc[31]_i_15 
       (.I0(reset_global_reg_2),
        .I1(\pc_reg[31]_i_7 ),
        .I2(\pc_reg[31]_i_7_0 ),
        .I3(reset_global_reg_1),
        .I4(\pc_reg[31]_i_7_1 ),
        .I5(\pc_reg[31]_i_7_2 ),
        .O(S));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    pre_stall_i_11
       (.I0(\ex_regd_addr_reg[4]_0 [1]),
        .I1(pre_stall_i_6[4]),
        .I2(pre_stall_i_6[5]),
        .I3(\ex_regd_addr_reg[4]_0 [2]),
        .I4(pre_stall_i_6[6]),
        .I5(\ex_regd_addr_reg[4]_0 [3]),
        .O(\ex_regd_addr_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'h04)) 
    pre_stall_i_3
       (.I0(\ex_alu_opcode_reg[6]_0 [4]),
        .I1(\ex_alu_opcode_reg[4]_0 ),
        .I2(pre_stall_reg),
        .O(\ex_alu_opcode_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    pre_stall_i_5
       (.I0(\ex_alu_opcode_reg[6]_0 [2]),
        .I1(\ex_alu_opcode_reg[6]_0 [0]),
        .I2(\ex_alu_opcode_reg[6]_0 [3]),
        .I3(Q),
        .I4(\ex_alu_opcode_reg[6]_0 [5]),
        .I5(\ex_alu_opcode_reg[6]_0 [1]),
        .O(stallreq_ex));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h04)) 
    pre_stall_i_9
       (.I0(\ex_alu_opcode_reg[6]_0 [4]),
        .I1(\ex_alu_opcode_reg[4]_0 ),
        .I2(\ex_regs1[10]_i_5_n_0 ),
        .O(\ex_alu_opcode_reg[5]_1 ));
  LUT6 #(
    .INIT(64'hFFFF0EFF00000E00)) 
    \privilege[0]_i_1 
       (.I0(\privilege[1]_i_2_n_0 ),
        .I1(ex_priv_data[0]),
        .I2(\privilege[0]_i_2_n_0 ),
        .I3(ex_priv_we),
        .I4(Q),
        .I5(\ex_priv_data_reg[1]_1 [0]),
        .O(\ex_priv_data_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'h1000000010001000)) 
    \privilege[0]_i_2 
       (.I0(ex_alu_funct3_in[0]),
        .I1(ex_alu_funct3_in[1]),
        .I2(\mtvec[25]_i_2_n_0 ),
        .I3(\privilege[1]_i_4_n_0 ),
        .I4(\privilege[1]_i_5_n_0 ),
        .I5(ex_mstatus_data[11]),
        .O(\privilege[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0EFF00000E00)) 
    \privilege[1]_i_1 
       (.I0(\privilege[1]_i_2_n_0 ),
        .I1(ex_priv_data[1]),
        .I2(\privilege[1]_i_3_n_0 ),
        .I3(ex_priv_we),
        .I4(Q),
        .I5(\ex_priv_data_reg[1]_1 [1]),
        .O(\ex_priv_data_reg[1]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \privilege[1]_i_2 
       (.I0(\mstatus[7]_i_4_n_0 ),
        .I1(\mtvec[25]_i_2_n_0 ),
        .I2(ex_alu_funct3_in[1]),
        .I3(ex_alu_funct3_in[0]),
        .O(\privilege[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1000000010001000)) 
    \privilege[1]_i_3 
       (.I0(ex_alu_funct3_in[0]),
        .I1(ex_alu_funct3_in[1]),
        .I2(\mtvec[25]_i_2_n_0 ),
        .I3(\privilege[1]_i_4_n_0 ),
        .I4(\privilege[1]_i_5_n_0 ),
        .I5(ex_mstatus_data[12]),
        .O(\privilege[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \privilege[1]_i_4 
       (.I0(\mtvec[25]_i_7_n_0 ),
        .I1(ex_alu_funct_csr_in[1]),
        .I2(ex_alu_funct_csr_in[6]),
        .I3(ex_alu_funct_csr_in[0]),
        .I4(ex_alu_funct_csr_in[2]),
        .I5(\mtvec[25]_i_6_n_0 ),
        .O(\privilege[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \privilege[1]_i_5 
       (.I0(\mip[31]_i_6_n_0 ),
        .I1(ex_alu_funct_csr_in[6]),
        .I2(ex_alu_funct_csr_in[7]),
        .I3(ex_alu_funct_csr_in[8]),
        .I4(ex_alu_funct_csr_in[9]),
        .I5(ex_alu_funct_csr_in[2]),
        .O(\privilege[1]_i_5_n_0 ));
endmodule

module ppl_if_id
   (p_0_in,
    stall,
    count_reg,
    leds_OBUF,
    \id_instr_reg[19]_0 ,
    Q,
    \id_instr_reg[15]_rep_0 ,
    \id_instr_reg[16]_rep_0 ,
    \id_instr_reg[16]_rep__0_0 ,
    \id_instr_reg[15]_rep__0_0 ,
    \id_instr_reg[20]_rep_0 ,
    \id_instr_reg[20]_rep__1_0 ,
    \mem_be_n_reg[3] ,
    \wb_data_reg[16] ,
    reset_global_reg,
    ex_regd_en_reg,
    \id_instr_reg[21]_0 ,
    \ex_alu_opcode_reg[5] ,
    \id_instr_reg[23]_0 ,
    \id_instr_reg[26]_0 ,
    \id_pc_reg[10]_0 ,
    reset_global_reg_0,
    \id_instr_reg[30]_0 ,
    \wb_data_reg[30] ,
    \wb_data_reg[15] ,
    ex_regd_en_reg_0,
    \id_instr_reg[22]_0 ,
    \id_instr_reg[13]_0 ,
    \id_pc_reg[8]_0 ,
    \wb_data_reg[31] ,
    \wb_data_reg[9] ,
    \id_instr_reg[24]_0 ,
    \id_instr_reg[24]_1 ,
    \id_instr_reg[24]_2 ,
    \id_instr_reg[24]_3 ,
    \id_instr_reg[20]_rep__1_1 ,
    \id_instr_reg[24]_4 ,
    \id_instr_reg[23]_1 ,
    \id_instr_reg[24]_5 ,
    \id_instr_reg[24]_6 ,
    \id_instr_reg[29]_0 ,
    \id_instr_reg[30]_1 ,
    \id_instr_reg[4]_0 ,
    \id_pc_reg[9]_0 ,
    \id_pc_reg[10]_1 ,
    \id_instr_reg[21]_1 ,
    \id_instr_reg[22]_1 ,
    \id_instr_reg[26]_1 ,
    \id_instr_reg[27]_0 ,
    \id_instr_reg[29]_1 ,
    reset_global_reg_1,
    \ex_regs2[10]_i_3_0 ,
    reset_global_reg_2,
    \ex_regd_addr_reg[4] ,
    \mem_data_reg[31] ,
    reset_global_reg_3,
    \id_instr_reg[14]_0 ,
    \pc_reg[31] ,
    \id_instr_reg[12]_0 ,
    \id_instr_reg[31]_0 ,
    \id_instr_reg[4]_1 ,
    \id_instr_reg[14]_1 ,
    \id_instr_reg[26]_2 ,
    \id_instr_reg[21]_2 ,
    \id_instr_reg[20]_0 ,
    \id_instr_reg[31]_1 ,
    \id_instr_reg[20]_1 ,
    \id_instr_reg[22]_2 ,
    \id_instr_reg[30]_2 ,
    E,
    reset_global_reg_4,
    reset_global_reg_5,
    \id_instr_reg[11]_0 ,
    \id_instr_reg[31]_2 ,
    \id_instr_reg[31]_3 ,
    \id_instr_reg[31]_4 ,
    \id_instr_reg[14]_2 ,
    \id_instr_reg[13]_1 ,
    \id_instr_reg[20]_rep__0_0 ,
    \pc_reg[31]_0 ,
    reset_global_reg_6,
    \id_instr_reg[31]_5 ,
    \id_instr_reg[4]_2 ,
    \id_instr_reg[31]_6 ,
    count_reg_0,
    \ex_regs1[1]_i_2_0 ,
    \ex_regs1[1]_i_2_1 ,
    \ex_regs1_reg[31] ,
    \ex_regs1[2]_i_2_0 ,
    \ex_regs1[2]_i_2_1 ,
    \ex_regs1[3]_i_2_0 ,
    \ex_regs1[3]_i_2_1 ,
    \ex_regs1[5]_i_4 ,
    \ex_regs1[5]_i_4_0 ,
    \ex_regs1[8]_i_2_0 ,
    \ex_regs1[8]_i_2_1 ,
    \ex_regs1[10]_i_2_0 ,
    \ex_regs1[10]_i_2_1 ,
    \ex_regs1_reg[11] ,
    \ex_regs1_reg[11]_0 ,
    \ex_regs1[12]_i_2 ,
    \ex_regs1[12]_i_2_0 ,
    \ex_regs1[13]_i_4 ,
    \ex_regs1[13]_i_4_0 ,
    \ex_regs1[17]_i_4 ,
    \ex_regs1[17]_i_4_0 ,
    \ex_regs1[18]_i_4 ,
    \ex_regs1[18]_i_4_0 ,
    \ex_regs1[20]_i_4_0 ,
    \ex_regs1[20]_i_4_1 ,
    \ex_regs1[21]_i_4 ,
    \ex_regs1[21]_i_4_0 ,
    \ex_regs1[25]_i_4_0 ,
    \ex_regs1[25]_i_4_1 ,
    \ex_regs1[28]_i_4_0 ,
    \ex_regs1[28]_i_4_1 ,
    \ex_regs1[29]_i_4 ,
    \ex_regs1[29]_i_4_0 ,
    \ex_regs2[0]_i_3_0 ,
    wb_regd_en_in,
    \ex_regs2[0]_i_2_0 ,
    \ex_regs2[0]_i_2_1 ,
    \ex_regs2[1]_i_2_0 ,
    \ex_regs2[1]_i_2_1 ,
    \ex_regs2[2]_i_3_0 ,
    \ex_regs2[2]_i_3_1 ,
    \ex_regs2[3]_i_3_0 ,
    \ex_regs2[3]_i_3_1 ,
    \ex_regs2[4]_i_2_0 ,
    \ex_regs2[4]_i_2_1 ,
    \ex_regs2[5]_i_2_0 ,
    \ex_regs2[5]_i_2_1 ,
    \ex_regs2[6]_i_2_0 ,
    \ex_regs2[6]_i_2_1 ,
    \ex_regs2[7]_i_3_0 ,
    \ex_regs2[7]_i_3_1 ,
    \ex_regs2[8]_i_3_0 ,
    \ex_regs2[8]_i_3_1 ,
    \ex_regs2_reg[9] ,
    \ex_regs2_reg[9]_0 ,
    \ex_regs2[10]_i_2_0 ,
    \ex_regs2[10]_i_2_1 ,
    \ex_regs2[11]_i_2_0 ,
    \ex_regs2[11]_i_2_1 ,
    \ex_regs2_reg[12] ,
    \ex_regs2_reg[12]_0 ,
    \ex_regs2[13]_i_2_0 ,
    \ex_regs2[13]_i_2_1 ,
    \ex_regs2_reg[14] ,
    \ex_regs2_reg[14]_0 ,
    \ex_regs2[15]_i_6_0 ,
    \ex_regs2[15]_i_6_1 ,
    \ex_regs2[16]_i_6_0 ,
    \ex_regs2[16]_i_6_1 ,
    \ex_regs2[20]_i_4_0 ,
    \ex_regs2[20]_i_4_1 ,
    \ex_regs2[22]_i_6_0 ,
    \ex_regs2[22]_i_6_1 ,
    \ex_regs2[23]_i_6_0 ,
    \ex_regs2[23]_i_6_1 ,
    \ex_regs2[24]_i_6_0 ,
    \ex_regs2[24]_i_6_1 ,
    \ex_regs2[26]_i_6_0 ,
    \ex_regs2[26]_i_6_1 ,
    \ex_regs2[27]_i_6_0 ,
    \ex_regs2[27]_i_6_1 ,
    \ex_regs2[29]_i_4_0 ,
    \ex_regs2[29]_i_4_1 ,
    \ex_regs2[30]_i_6_0 ,
    \ex_regs2[30]_i_6_1 ,
    \pc[31]_i_4_0 ,
    \leds_OBUF[4]_inst_i_1_0 ,
    \leds_OBUF[4]_inst_i_1_1 ,
    mtvec_we,
    mtvec_o,
    \leds_OBUF[7]_inst_i_12_0 ,
    \leds_OBUF[7]_inst_i_22_0 ,
    \pc[28]_i_3_0 ,
    \ex_regs1_reg[0] ,
    D,
    \ex_regs2[31]_i_2_0 ,
    \ex_regs1_reg[1] ,
    \leds_OBUF[7]_inst_i_22_1 ,
    \leds_OBUF[7]_inst_i_22_2 ,
    \ex_regs1_reg[4] ,
    \ex_regs1_reg[6] ,
    \ex_regs1_reg[7] ,
    \leds_OBUF[7]_inst_i_52_0 ,
    \leds_OBUF[7]_inst_i_52_1 ,
    \leds_OBUF[7]_inst_i_52_2 ,
    \ex_regs1_reg[9] ,
    \leds_OBUF[7]_inst_i_37 ,
    \leds_OBUF[7]_inst_i_37_0 ,
    \leds_OBUF[7]_inst_i_37_1 ,
    \leds_OBUF[7]_inst_i_37_2 ,
    \leds_OBUF[7]_inst_i_37_3 ,
    \leds_OBUF[7]_inst_i_14_0 ,
    \leds_OBUF[7]_inst_i_14_1 ,
    \leds_OBUF[7]_inst_i_36_0 ,
    \leds_OBUF[7]_inst_i_36_1 ,
    \leds_OBUF[7]_inst_i_36_2 ,
    \ex_regs1_reg[14] ,
    \ex_regs1_reg[14]_0 ,
    \ex_regs1_reg[14]_1 ,
    \leds_OBUF[7]_inst_i_36_3 ,
    \leds_OBUF[7]_inst_i_36_4 ,
    \leds_OBUF[7]_inst_i_12_1 ,
    \ex_regs1_reg[31]_0 ,
    \ex_regs2_reg[31] ,
    \ex_regs2_reg[31]_0 ,
    \ex_regs2_reg[31]_1 ,
    \leds_OBUF[7]_inst_i_19_0 ,
    \leds_OBUF[7]_inst_i_19_1 ,
    \ex_regs1_reg[30] ,
    \leds_OBUF[7]_inst_i_12_2 ,
    \ex_regs1_reg[28] ,
    \ex_regs1_reg[28]_0 ,
    \leds_OBUF[7]_inst_i_20_0 ,
    \leds_OBUF[7]_inst_i_20_1 ,
    \ex_regs1_reg[27] ,
    \pc[27]_i_10_0 ,
    \pc[27]_i_10_1 ,
    \ex_regs1_reg[26] ,
    \ex_regs1_reg[25] ,
    \ex_regs1_reg[25]_0 ,
    \ex_regs2_reg[24] ,
    \leds_OBUF[7]_inst_i_21_0 ,
    \ex_regs1_reg[24] ,
    \ex_regs2_reg[24]_0 ,
    \leds_OBUF[7]_inst_i_33_0 ,
    \leds_OBUF[7]_inst_i_33_1 ,
    \ex_regs1_reg[23] ,
    \pc[23]_i_15_0 ,
    \pc[23]_i_15_1 ,
    \ex_regs1_reg[22] ,
    \ex_regs2_reg[21] ,
    \ex_regs2_reg[21]_0 ,
    \leds_OBUF[7]_inst_i_14_2 ,
    \ex_regs1_reg[20] ,
    \ex_regs1_reg[20]_0 ,
    \ex_regs2_reg[19] ,
    \pc_reg[23]_i_5_0 ,
    \ex_regs1_reg[19] ,
    \ex_regs2_reg[19]_0 ,
    \ex_regs2_reg[18] ,
    \ex_regs2_reg[18]_0 ,
    \ex_regs2_reg[17] ,
    \ex_regs2_reg[17]_0 ,
    \leds_OBUF[7]_inst_i_25 ,
    \leds_OBUF[7]_inst_i_25_0 ,
    \ex_regs1_reg[16] ,
    \ex_regs1_reg[15] ,
    \leds_OBUF[7]_inst_i_25_1 ,
    \leds_OBUF[7]_inst_i_25_2 ,
    registers,
    \ex_regs1_reg[1]_0 ,
    \leds_OBUF[7]_inst_i_58 ,
    \leds_OBUF[7]_inst_i_45_0 ,
    \leds_OBUF[7]_inst_i_43_0 ,
    \ex_regs2[17]_i_2_0 ,
    \ex_regs2[18]_i_2_0 ,
    \ex_regs2[19]_i_2_0 ,
    \ex_regs2[21]_i_2_0 ,
    \ex_regs2[25]_i_2_0 ,
    \ex_regs2[28]_i_2_0 ,
    \ex_regs2[31]_i_2_1 ,
    \ex_regs1[11]_i_13_0 ,
    \ex_alu_opcode_reg[5]_0 ,
    \id_pc_reg[0]_0 ,
    pre_stall_reg,
    ex_regd_en_in,
    \ex_regs2_reg[14]_1 ,
    \ex_regs2_reg[8] ,
    \ex_regs2_reg[11] ,
    pre_stall_i_3,
    pre_stall_i_3_0,
    \leds_OBUF[4]_inst_i_3_0 ,
    \ex_regs1[31]_i_6_0 ,
    mem_regd_en_in,
    \leds_OBUF[7]_inst_i_14_3 ,
    \leds_OBUF[7]_inst_i_12_3 ,
    S,
    \leds_OBUF[7]_inst_i_13_0 ,
    \pc[4]_i_6_0 ,
    \pc[12]_i_5_0 ,
    \pc[16]_i_3_0 ,
    \pc[28]_i_3_1 ,
    \pc_reg[19]_i_5_0 ,
    pre_stall_reg_0,
    stallreq_ex,
    \pc_reg[0] ,
    O,
    \pc_reg[8] ,
    \pc_reg[12] ,
    \pc_reg[16] ,
    \pc_reg[20] ,
    \pc_reg[24] ,
    \pc_reg[28] ,
    \pc_reg[31]_1 ,
    \ex_regs1_reg[12] ,
    \id_pc_reg[31]_0 ,
    clk_out2,
    \id_instr_reg[31]_7 ,
    \id_instr_reg[20]_rep_1 ,
    \id_instr_reg[20]_rep__0_1 ,
    \id_instr_reg[20]_rep__1_2 ,
    \id_instr_reg[16]_rep_1 ,
    \id_instr_reg[16]_rep__0_1 ,
    \id_instr_reg[15]_rep_1 ,
    \id_instr_reg[15]_rep__0_1 );
  output p_0_in;
  output stall;
  output count_reg;
  output [3:0]leds_OBUF;
  output [6:0]\id_instr_reg[19]_0 ;
  output [9:0]Q;
  output \id_instr_reg[15]_rep_0 ;
  output \id_instr_reg[16]_rep_0 ;
  output \id_instr_reg[16]_rep__0_0 ;
  output \id_instr_reg[15]_rep__0_0 ;
  output \id_instr_reg[20]_rep_0 ;
  output \id_instr_reg[20]_rep__1_0 ;
  output [0:0]\mem_be_n_reg[3] ;
  output [3:0]\wb_data_reg[16] ;
  output reset_global_reg;
  output ex_regd_en_reg;
  output \id_instr_reg[21]_0 ;
  output \ex_alu_opcode_reg[5] ;
  output \id_instr_reg[23]_0 ;
  output \id_instr_reg[26]_0 ;
  output \id_pc_reg[10]_0 ;
  output reset_global_reg_0;
  output \id_instr_reg[30]_0 ;
  output \wb_data_reg[30] ;
  output \wb_data_reg[15] ;
  output ex_regd_en_reg_0;
  output \id_instr_reg[22]_0 ;
  output \id_instr_reg[13]_0 ;
  output \id_pc_reg[8]_0 ;
  output \wb_data_reg[31] ;
  output \wb_data_reg[9] ;
  output \id_instr_reg[24]_0 ;
  output \id_instr_reg[24]_1 ;
  output \id_instr_reg[24]_2 ;
  output \id_instr_reg[24]_3 ;
  output \id_instr_reg[20]_rep__1_1 ;
  output \id_instr_reg[24]_4 ;
  output \id_instr_reg[23]_1 ;
  output \id_instr_reg[24]_5 ;
  output \id_instr_reg[24]_6 ;
  output \id_instr_reg[29]_0 ;
  output \id_instr_reg[30]_1 ;
  output \id_instr_reg[4]_0 ;
  output \id_pc_reg[9]_0 ;
  output \id_pc_reg[10]_1 ;
  output \id_instr_reg[21]_1 ;
  output \id_instr_reg[22]_1 ;
  output \id_instr_reg[26]_1 ;
  output \id_instr_reg[27]_0 ;
  output \id_instr_reg[29]_1 ;
  output reset_global_reg_1;
  output \ex_regs2[10]_i_3_0 ;
  output reset_global_reg_2;
  output \ex_regd_addr_reg[4] ;
  output [25:0]\mem_data_reg[31] ;
  output [22:0]reset_global_reg_3;
  output \id_instr_reg[14]_0 ;
  output [31:0]\pc_reg[31] ;
  output [2:0]\id_instr_reg[12]_0 ;
  output [6:0]\id_instr_reg[31]_0 ;
  output [5:0]\id_instr_reg[4]_1 ;
  output \id_instr_reg[14]_1 ;
  output \id_instr_reg[26]_2 ;
  output \id_instr_reg[21]_2 ;
  output \id_instr_reg[20]_0 ;
  output \id_instr_reg[31]_1 ;
  output \id_instr_reg[20]_1 ;
  output \id_instr_reg[22]_2 ;
  output \id_instr_reg[30]_2 ;
  output [0:0]E;
  output reset_global_reg_4;
  output reset_global_reg_5;
  output [4:0]\id_instr_reg[11]_0 ;
  output \id_instr_reg[31]_2 ;
  output \id_instr_reg[31]_3 ;
  output \id_instr_reg[31]_4 ;
  output \id_instr_reg[14]_2 ;
  output \id_instr_reg[13]_1 ;
  output \id_instr_reg[20]_rep__0_0 ;
  output [31:0]\pc_reg[31]_0 ;
  output [31:0]reset_global_reg_6;
  output [11:0]\id_instr_reg[31]_5 ;
  output [31:0]\id_instr_reg[4]_2 ;
  output [11:0]\id_instr_reg[31]_6 ;
  input [0:0]count_reg_0;
  input \ex_regs1[1]_i_2_0 ;
  input \ex_regs1[1]_i_2_1 ;
  input [31:0]\ex_regs1_reg[31] ;
  input \ex_regs1[2]_i_2_0 ;
  input \ex_regs1[2]_i_2_1 ;
  input \ex_regs1[3]_i_2_0 ;
  input \ex_regs1[3]_i_2_1 ;
  input \ex_regs1[5]_i_4 ;
  input \ex_regs1[5]_i_4_0 ;
  input \ex_regs1[8]_i_2_0 ;
  input \ex_regs1[8]_i_2_1 ;
  input \ex_regs1[10]_i_2_0 ;
  input \ex_regs1[10]_i_2_1 ;
  input \ex_regs1_reg[11] ;
  input \ex_regs1_reg[11]_0 ;
  input \ex_regs1[12]_i_2 ;
  input \ex_regs1[12]_i_2_0 ;
  input \ex_regs1[13]_i_4 ;
  input \ex_regs1[13]_i_4_0 ;
  input \ex_regs1[17]_i_4 ;
  input \ex_regs1[17]_i_4_0 ;
  input \ex_regs1[18]_i_4 ;
  input \ex_regs1[18]_i_4_0 ;
  input \ex_regs1[20]_i_4_0 ;
  input \ex_regs1[20]_i_4_1 ;
  input \ex_regs1[21]_i_4 ;
  input \ex_regs1[21]_i_4_0 ;
  input \ex_regs1[25]_i_4_0 ;
  input \ex_regs1[25]_i_4_1 ;
  input \ex_regs1[28]_i_4_0 ;
  input \ex_regs1[28]_i_4_1 ;
  input \ex_regs1[29]_i_4 ;
  input \ex_regs1[29]_i_4_0 ;
  input [4:0]\ex_regs2[0]_i_3_0 ;
  input wb_regd_en_in;
  input \ex_regs2[0]_i_2_0 ;
  input \ex_regs2[0]_i_2_1 ;
  input \ex_regs2[1]_i_2_0 ;
  input \ex_regs2[1]_i_2_1 ;
  input \ex_regs2[2]_i_3_0 ;
  input \ex_regs2[2]_i_3_1 ;
  input \ex_regs2[3]_i_3_0 ;
  input \ex_regs2[3]_i_3_1 ;
  input \ex_regs2[4]_i_2_0 ;
  input \ex_regs2[4]_i_2_1 ;
  input \ex_regs2[5]_i_2_0 ;
  input \ex_regs2[5]_i_2_1 ;
  input \ex_regs2[6]_i_2_0 ;
  input \ex_regs2[6]_i_2_1 ;
  input \ex_regs2[7]_i_3_0 ;
  input \ex_regs2[7]_i_3_1 ;
  input \ex_regs2[8]_i_3_0 ;
  input \ex_regs2[8]_i_3_1 ;
  input \ex_regs2_reg[9] ;
  input \ex_regs2_reg[9]_0 ;
  input \ex_regs2[10]_i_2_0 ;
  input \ex_regs2[10]_i_2_1 ;
  input \ex_regs2[11]_i_2_0 ;
  input \ex_regs2[11]_i_2_1 ;
  input \ex_regs2_reg[12] ;
  input \ex_regs2_reg[12]_0 ;
  input \ex_regs2[13]_i_2_0 ;
  input \ex_regs2[13]_i_2_1 ;
  input \ex_regs2_reg[14] ;
  input \ex_regs2_reg[14]_0 ;
  input \ex_regs2[15]_i_6_0 ;
  input \ex_regs2[15]_i_6_1 ;
  input \ex_regs2[16]_i_6_0 ;
  input \ex_regs2[16]_i_6_1 ;
  input \ex_regs2[20]_i_4_0 ;
  input \ex_regs2[20]_i_4_1 ;
  input \ex_regs2[22]_i_6_0 ;
  input \ex_regs2[22]_i_6_1 ;
  input \ex_regs2[23]_i_6_0 ;
  input \ex_regs2[23]_i_6_1 ;
  input \ex_regs2[24]_i_6_0 ;
  input \ex_regs2[24]_i_6_1 ;
  input \ex_regs2[26]_i_6_0 ;
  input \ex_regs2[26]_i_6_1 ;
  input \ex_regs2[27]_i_6_0 ;
  input \ex_regs2[27]_i_6_1 ;
  input \ex_regs2[29]_i_4_0 ;
  input \ex_regs2[29]_i_4_1 ;
  input \ex_regs2[30]_i_6_0 ;
  input \ex_regs2[30]_i_6_1 ;
  input [31:0]\pc[31]_i_4_0 ;
  input \leds_OBUF[4]_inst_i_1_0 ;
  input [0:0]\leds_OBUF[4]_inst_i_1_1 ;
  input mtvec_we;
  input [30:0]mtvec_o;
  input [7:0]\leds_OBUF[7]_inst_i_12_0 ;
  input \leds_OBUF[7]_inst_i_22_0 ;
  input [6:0]\pc[28]_i_3_0 ;
  input \ex_regs1_reg[0] ;
  input [24:0]D;
  input [29:0]\ex_regs2[31]_i_2_0 ;
  input \ex_regs1_reg[1] ;
  input \leds_OBUF[7]_inst_i_22_1 ;
  input \leds_OBUF[7]_inst_i_22_2 ;
  input \ex_regs1_reg[4] ;
  input \ex_regs1_reg[6] ;
  input \ex_regs1_reg[7] ;
  input \leds_OBUF[7]_inst_i_52_0 ;
  input \leds_OBUF[7]_inst_i_52_1 ;
  input \leds_OBUF[7]_inst_i_52_2 ;
  input \ex_regs1_reg[9] ;
  input \leds_OBUF[7]_inst_i_37 ;
  input \leds_OBUF[7]_inst_i_37_0 ;
  input \leds_OBUF[7]_inst_i_37_1 ;
  input \leds_OBUF[7]_inst_i_37_2 ;
  input \leds_OBUF[7]_inst_i_37_3 ;
  input \leds_OBUF[7]_inst_i_14_0 ;
  input \leds_OBUF[7]_inst_i_14_1 ;
  input \leds_OBUF[7]_inst_i_36_0 ;
  input \leds_OBUF[7]_inst_i_36_1 ;
  input \leds_OBUF[7]_inst_i_36_2 ;
  input \ex_regs1_reg[14] ;
  input \ex_regs1_reg[14]_0 ;
  input \ex_regs1_reg[14]_1 ;
  input \leds_OBUF[7]_inst_i_36_3 ;
  input \leds_OBUF[7]_inst_i_36_4 ;
  input \leds_OBUF[7]_inst_i_12_1 ;
  input \ex_regs1_reg[31]_0 ;
  input \ex_regs2_reg[31] ;
  input \ex_regs2_reg[31]_0 ;
  input \ex_regs2_reg[31]_1 ;
  input \leds_OBUF[7]_inst_i_19_0 ;
  input \leds_OBUF[7]_inst_i_19_1 ;
  input \ex_regs1_reg[30] ;
  input \leds_OBUF[7]_inst_i_12_2 ;
  input \ex_regs1_reg[28] ;
  input \ex_regs1_reg[28]_0 ;
  input \leds_OBUF[7]_inst_i_20_0 ;
  input \leds_OBUF[7]_inst_i_20_1 ;
  input \ex_regs1_reg[27] ;
  input \pc[27]_i_10_0 ;
  input \pc[27]_i_10_1 ;
  input \ex_regs1_reg[26] ;
  input \ex_regs1_reg[25] ;
  input \ex_regs1_reg[25]_0 ;
  input \ex_regs2_reg[24] ;
  input \leds_OBUF[7]_inst_i_21_0 ;
  input \ex_regs1_reg[24] ;
  input \ex_regs2_reg[24]_0 ;
  input \leds_OBUF[7]_inst_i_33_0 ;
  input \leds_OBUF[7]_inst_i_33_1 ;
  input \ex_regs1_reg[23] ;
  input \pc[23]_i_15_0 ;
  input \pc[23]_i_15_1 ;
  input \ex_regs1_reg[22] ;
  input \ex_regs2_reg[21] ;
  input \ex_regs2_reg[21]_0 ;
  input \leds_OBUF[7]_inst_i_14_2 ;
  input \ex_regs1_reg[20] ;
  input \ex_regs1_reg[20]_0 ;
  input \ex_regs2_reg[19] ;
  input \pc_reg[23]_i_5_0 ;
  input \ex_regs1_reg[19] ;
  input \ex_regs2_reg[19]_0 ;
  input \ex_regs2_reg[18] ;
  input \ex_regs2_reg[18]_0 ;
  input \ex_regs2_reg[17] ;
  input \ex_regs2_reg[17]_0 ;
  input \leds_OBUF[7]_inst_i_25 ;
  input \leds_OBUF[7]_inst_i_25_0 ;
  input \ex_regs1_reg[16] ;
  input \ex_regs1_reg[15] ;
  input \leds_OBUF[7]_inst_i_25_1 ;
  input \leds_OBUF[7]_inst_i_25_2 ;
  input [16:0]registers;
  input \ex_regs1_reg[1]_0 ;
  input \leds_OBUF[7]_inst_i_58 ;
  input \leds_OBUF[7]_inst_i_45_0 ;
  input \leds_OBUF[7]_inst_i_43_0 ;
  input \ex_regs2[17]_i_2_0 ;
  input \ex_regs2[18]_i_2_0 ;
  input \ex_regs2[19]_i_2_0 ;
  input \ex_regs2[21]_i_2_0 ;
  input \ex_regs2[25]_i_2_0 ;
  input \ex_regs2[28]_i_2_0 ;
  input \ex_regs2[31]_i_2_1 ;
  input \ex_regs1[11]_i_13_0 ;
  input \ex_alu_opcode_reg[5]_0 ;
  input \id_pc_reg[0]_0 ;
  input pre_stall_reg;
  input ex_regd_en_in;
  input \ex_regs2_reg[14]_1 ;
  input \ex_regs2_reg[8] ;
  input [0:0]\ex_regs2_reg[11] ;
  input pre_stall_i_3;
  input [1:0]pre_stall_i_3_0;
  input \leds_OBUF[4]_inst_i_3_0 ;
  input [4:0]\ex_regs1[31]_i_6_0 ;
  input mem_regd_en_in;
  input [0:0]\leds_OBUF[7]_inst_i_14_3 ;
  input [0:0]\leds_OBUF[7]_inst_i_12_3 ;
  input [0:0]S;
  input [0:0]\leds_OBUF[7]_inst_i_13_0 ;
  input [0:0]\pc[4]_i_6_0 ;
  input [0:0]\pc[12]_i_5_0 ;
  input [0:0]\pc[16]_i_3_0 ;
  input [0:0]\pc[28]_i_3_1 ;
  input \pc_reg[19]_i_5_0 ;
  input pre_stall_reg_0;
  input stallreq_ex;
  input [0:0]\pc_reg[0] ;
  input [3:0]O;
  input [3:0]\pc_reg[8] ;
  input [3:0]\pc_reg[12] ;
  input [3:0]\pc_reg[16] ;
  input [3:0]\pc_reg[20] ;
  input [3:0]\pc_reg[24] ;
  input [3:0]\pc_reg[28] ;
  input [2:0]\pc_reg[31]_1 ;
  input \ex_regs1_reg[12] ;
  input [31:0]\id_pc_reg[31]_0 ;
  input clk_out2;
  input [31:0]\id_instr_reg[31]_7 ;
  input \id_instr_reg[20]_rep_1 ;
  input \id_instr_reg[20]_rep__0_1 ;
  input \id_instr_reg[20]_rep__1_2 ;
  input \id_instr_reg[16]_rep_1 ;
  input \id_instr_reg[16]_rep__0_1 ;
  input \id_instr_reg[15]_rep_1 ;
  input \id_instr_reg[15]_rep__0_1 ;

  wire [24:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [9:0]Q;
  wire [0:0]S;
  wire clk_out2;
  wire count_reg;
  wire [0:0]count_reg_0;
  wire \ex_alu_funct3[1]_i_3_n_0 ;
  wire \ex_alu_funct3[2]_i_2_n_0 ;
  wire \ex_alu_funct3[2]_i_3_n_0 ;
  wire \ex_alu_funct3[2]_i_4_n_0 ;
  wire \ex_alu_funct3[2]_i_5_n_0 ;
  wire \ex_alu_funct3[2]_i_6_n_0 ;
  wire \ex_alu_funct3[2]_i_7_n_0 ;
  wire \ex_alu_funct7[2]_i_2_n_0 ;
  wire \ex_alu_funct7[5]_i_2_n_0 ;
  wire \ex_alu_funct7[5]_i_3_n_0 ;
  wire \ex_alu_funct7[5]_i_4_n_0 ;
  wire \ex_alu_funct7[5]_i_5_n_0 ;
  wire \ex_alu_funct7[6]_i_2_n_0 ;
  wire \ex_alu_funct7[6]_i_3_n_0 ;
  wire \ex_alu_funct7[6]_i_4_n_0 ;
  wire \ex_alu_funct7[6]_i_5_n_0 ;
  wire \ex_alu_funct7[6]_i_6_n_0 ;
  wire \ex_alu_funct_csr[11]_i_2_n_0 ;
  wire \ex_alu_opcode[0]_i_2_n_0 ;
  wire \ex_alu_opcode[0]_i_3_n_0 ;
  wire \ex_alu_opcode[0]_i_4_n_0 ;
  wire \ex_alu_opcode[0]_i_5_n_0 ;
  wire \ex_alu_opcode[0]_i_6_n_0 ;
  wire \ex_alu_opcode[2]_i_3_n_0 ;
  wire \ex_alu_opcode[4]_i_2_n_0 ;
  wire \ex_alu_opcode[4]_i_3_n_0 ;
  wire \ex_alu_opcode[5]_i_2_n_0 ;
  wire \ex_alu_opcode[5]_i_3_n_0 ;
  wire \ex_alu_opcode[5]_i_4_n_0 ;
  wire \ex_alu_opcode_reg[5] ;
  wire \ex_alu_opcode_reg[5]_0 ;
  wire ex_mcause_we_i_2_n_0;
  wire ex_mcause_we_i_3_n_0;
  wire \ex_mem_addr[4]_i_2_n_0 ;
  wire ex_mem_en_i_2_n_0;
  wire ex_mepc_we_i_2_n_0;
  wire ex_mip_we_i_2_n_0;
  wire ex_mip_we_i_3_n_0;
  wire ex_mscratch_we_i_2_n_0;
  wire ex_mscratch_we_i_3_n_0;
  wire ex_mstatus_we_i_2_n_0;
  wire ex_mtvec_we_i_2_n_0;
  wire ex_mtvec_we_i_3_n_0;
  wire ex_mtvec_we_i_4_n_0;
  wire \ex_regd_addr_reg[4] ;
  wire ex_regd_en_i_2_n_0;
  wire ex_regd_en_i_3_n_0;
  wire ex_regd_en_i_4_n_0;
  wire ex_regd_en_in;
  wire ex_regd_en_reg;
  wire ex_regd_en_reg_0;
  wire \ex_regs1[0]_i_10_n_0 ;
  wire \ex_regs1[0]_i_11_n_0 ;
  wire \ex_regs1[0]_i_2_n_0 ;
  wire \ex_regs1[0]_i_3_n_0 ;
  wire \ex_regs1[0]_i_5_n_0 ;
  wire \ex_regs1[0]_i_6_n_0 ;
  wire \ex_regs1[0]_i_7_n_0 ;
  wire \ex_regs1[0]_i_8_n_0 ;
  wire \ex_regs1[10]_i_2_0 ;
  wire \ex_regs1[10]_i_2_1 ;
  wire \ex_regs1[11]_i_12_n_0 ;
  wire \ex_regs1[11]_i_13_0 ;
  wire \ex_regs1[11]_i_13_n_0 ;
  wire \ex_regs1[11]_i_14_n_0 ;
  wire \ex_regs1[11]_i_23_n_0 ;
  wire \ex_regs1[11]_i_24_n_0 ;
  wire \ex_regs1[11]_i_4_n_0 ;
  wire \ex_regs1[11]_i_7_n_0 ;
  wire \ex_regs1[12]_i_14_n_0 ;
  wire \ex_regs1[12]_i_15_n_0 ;
  wire \ex_regs1[12]_i_16_n_0 ;
  wire \ex_regs1[12]_i_2 ;
  wire \ex_regs1[12]_i_2_0 ;
  wire \ex_regs1[12]_i_3_n_0 ;
  wire \ex_regs1[12]_i_4_n_0 ;
  wire \ex_regs1[12]_i_6_n_0 ;
  wire \ex_regs1[13]_i_4 ;
  wire \ex_regs1[13]_i_4_0 ;
  wire \ex_regs1[14]_i_3_n_0 ;
  wire \ex_regs1[14]_i_4_n_0 ;
  wire \ex_regs1[15]_i_11_n_0 ;
  wire \ex_regs1[15]_i_3_n_0 ;
  wire \ex_regs1[15]_i_4_n_0 ;
  wire \ex_regs1[15]_i_6_n_0 ;
  wire \ex_regs1[16]_i_12_n_0 ;
  wire \ex_regs1[16]_i_13_n_0 ;
  wire \ex_regs1[16]_i_3_n_0 ;
  wire \ex_regs1[16]_i_4_n_0 ;
  wire \ex_regs1[16]_i_6_n_0 ;
  wire \ex_regs1[16]_i_7_n_0 ;
  wire \ex_regs1[17]_i_4 ;
  wire \ex_regs1[17]_i_4_0 ;
  wire \ex_regs1[17]_i_7_n_0 ;
  wire \ex_regs1[18]_i_4 ;
  wire \ex_regs1[18]_i_4_0 ;
  wire \ex_regs1[18]_i_7_n_0 ;
  wire \ex_regs1[19]_i_3_n_0 ;
  wire \ex_regs1[19]_i_4_n_0 ;
  wire \ex_regs1[1]_i_2_0 ;
  wire \ex_regs1[1]_i_2_1 ;
  wire \ex_regs1[1]_i_3_n_0 ;
  wire \ex_regs1[1]_i_5_n_0 ;
  wire \ex_regs1[20]_i_2_n_0 ;
  wire \ex_regs1[20]_i_3_n_0 ;
  wire \ex_regs1[20]_i_4_0 ;
  wire \ex_regs1[20]_i_4_1 ;
  wire \ex_regs1[20]_i_4_n_0 ;
  wire \ex_regs1[21]_i_4 ;
  wire \ex_regs1[21]_i_4_0 ;
  wire \ex_regs1[22]_i_12_n_0 ;
  wire \ex_regs1[22]_i_13_n_0 ;
  wire \ex_regs1[22]_i_14_n_0 ;
  wire \ex_regs1[22]_i_15_n_0 ;
  wire \ex_regs1[22]_i_24_n_0 ;
  wire \ex_regs1[22]_i_25_n_0 ;
  wire \ex_regs1[22]_i_26_n_0 ;
  wire \ex_regs1[22]_i_27_n_0 ;
  wire \ex_regs1[22]_i_3_n_0 ;
  wire \ex_regs1[22]_i_4_n_0 ;
  wire \ex_regs1[23]_i_3_n_0 ;
  wire \ex_regs1[23]_i_4_n_0 ;
  wire \ex_regs1[24]_i_3_n_0 ;
  wire \ex_regs1[24]_i_4_n_0 ;
  wire \ex_regs1[25]_i_3_n_0 ;
  wire \ex_regs1[25]_i_4_0 ;
  wire \ex_regs1[25]_i_4_1 ;
  wire \ex_regs1[25]_i_4_n_0 ;
  wire \ex_regs1[26]_i_11_n_0 ;
  wire \ex_regs1[26]_i_12_n_0 ;
  wire \ex_regs1[26]_i_13_n_0 ;
  wire \ex_regs1[26]_i_14_n_0 ;
  wire \ex_regs1[26]_i_3_n_0 ;
  wire \ex_regs1[26]_i_4_n_0 ;
  wire \ex_regs1[27]_i_3_n_0 ;
  wire \ex_regs1[27]_i_4_n_0 ;
  wire \ex_regs1[28]_i_3_n_0 ;
  wire \ex_regs1[28]_i_4_0 ;
  wire \ex_regs1[28]_i_4_1 ;
  wire \ex_regs1[28]_i_4_n_0 ;
  wire \ex_regs1[29]_i_4 ;
  wire \ex_regs1[29]_i_4_0 ;
  wire \ex_regs1[2]_i_2_0 ;
  wire \ex_regs1[2]_i_2_1 ;
  wire \ex_regs1[2]_i_3_n_0 ;
  wire \ex_regs1[2]_i_5_n_0 ;
  wire \ex_regs1[30]_i_14_n_0 ;
  wire \ex_regs1[30]_i_15_n_0 ;
  wire \ex_regs1[30]_i_16_n_0 ;
  wire \ex_regs1[30]_i_17_n_0 ;
  wire \ex_regs1[30]_i_19_n_0 ;
  wire \ex_regs1[30]_i_28_n_0 ;
  wire \ex_regs1[30]_i_29_n_0 ;
  wire \ex_regs1[30]_i_30_n_0 ;
  wire \ex_regs1[30]_i_6_n_0 ;
  wire \ex_regs1[30]_i_7_n_0 ;
  wire \ex_regs1[30]_i_9_n_0 ;
  wire \ex_regs1[31]_i_11_n_0 ;
  wire \ex_regs1[31]_i_12_n_0 ;
  wire \ex_regs1[31]_i_13_n_0 ;
  wire \ex_regs1[31]_i_14_n_0 ;
  wire \ex_regs1[31]_i_19_n_0 ;
  wire \ex_regs1[31]_i_20_n_0 ;
  wire \ex_regs1[31]_i_30_n_0 ;
  wire [4:0]\ex_regs1[31]_i_6_0 ;
  wire \ex_regs1[31]_i_6_n_0 ;
  wire \ex_regs1[31]_i_8_n_0 ;
  wire \ex_regs1[3]_i_2_0 ;
  wire \ex_regs1[3]_i_2_1 ;
  wire \ex_regs1[3]_i_3_n_0 ;
  wire \ex_regs1[3]_i_5_n_0 ;
  wire \ex_regs1[4]_i_10_n_0 ;
  wire \ex_regs1[4]_i_3_n_0 ;
  wire \ex_regs1[4]_i_4_n_0 ;
  wire \ex_regs1[4]_i_6_n_0 ;
  wire \ex_regs1[4]_i_7_n_0 ;
  wire \ex_regs1[4]_i_8_n_0 ;
  wire \ex_regs1[5]_i_4 ;
  wire \ex_regs1[5]_i_4_0 ;
  wire \ex_regs1[5]_i_7_n_0 ;
  wire \ex_regs1[6]_i_2_n_0 ;
  wire \ex_regs1[6]_i_3_n_0 ;
  wire \ex_regs1[6]_i_4_n_0 ;
  wire \ex_regs1[7]_i_2_n_0 ;
  wire \ex_regs1[7]_i_3_n_0 ;
  wire \ex_regs1[7]_i_5_n_0 ;
  wire \ex_regs1[8]_i_2_0 ;
  wire \ex_regs1[8]_i_2_1 ;
  wire \ex_regs1[9]_i_2_n_0 ;
  wire \ex_regs1[9]_i_4_n_0 ;
  wire \ex_regs1[9]_i_6_n_0 ;
  wire \ex_regs1_reg[0] ;
  wire \ex_regs1_reg[11] ;
  wire \ex_regs1_reg[11]_0 ;
  wire \ex_regs1_reg[12] ;
  wire \ex_regs1_reg[12]_i_9_n_0 ;
  wire \ex_regs1_reg[12]_i_9_n_1 ;
  wire \ex_regs1_reg[12]_i_9_n_2 ;
  wire \ex_regs1_reg[12]_i_9_n_3 ;
  wire \ex_regs1_reg[14] ;
  wire \ex_regs1_reg[14]_0 ;
  wire \ex_regs1_reg[14]_1 ;
  wire \ex_regs1_reg[15] ;
  wire \ex_regs1_reg[16] ;
  wire \ex_regs1_reg[19] ;
  wire \ex_regs1_reg[1] ;
  wire \ex_regs1_reg[1]_0 ;
  wire \ex_regs1_reg[20] ;
  wire \ex_regs1_reg[20]_0 ;
  wire \ex_regs1_reg[22] ;
  wire \ex_regs1_reg[22]_i_11_n_0 ;
  wire \ex_regs1_reg[22]_i_11_n_1 ;
  wire \ex_regs1_reg[22]_i_11_n_2 ;
  wire \ex_regs1_reg[22]_i_11_n_3 ;
  wire \ex_regs1_reg[22]_i_6_n_0 ;
  wire \ex_regs1_reg[22]_i_6_n_1 ;
  wire \ex_regs1_reg[22]_i_6_n_2 ;
  wire \ex_regs1_reg[22]_i_6_n_3 ;
  wire \ex_regs1_reg[23] ;
  wire \ex_regs1_reg[24] ;
  wire \ex_regs1_reg[25] ;
  wire \ex_regs1_reg[25]_0 ;
  wire \ex_regs1_reg[26] ;
  wire \ex_regs1_reg[26]_i_6_n_0 ;
  wire \ex_regs1_reg[26]_i_6_n_1 ;
  wire \ex_regs1_reg[26]_i_6_n_2 ;
  wire \ex_regs1_reg[26]_i_6_n_3 ;
  wire \ex_regs1_reg[27] ;
  wire \ex_regs1_reg[28] ;
  wire \ex_regs1_reg[28]_0 ;
  wire \ex_regs1_reg[30] ;
  wire \ex_regs1_reg[30]_i_8_n_0 ;
  wire \ex_regs1_reg[30]_i_8_n_1 ;
  wire \ex_regs1_reg[30]_i_8_n_2 ;
  wire \ex_regs1_reg[30]_i_8_n_3 ;
  wire [31:0]\ex_regs1_reg[31] ;
  wire \ex_regs1_reg[31]_0 ;
  wire \ex_regs1_reg[4] ;
  wire \ex_regs1_reg[6] ;
  wire \ex_regs1_reg[7] ;
  wire \ex_regs1_reg[9] ;
  wire \ex_regs2[0]_i_2_0 ;
  wire \ex_regs2[0]_i_2_1 ;
  wire [4:0]\ex_regs2[0]_i_3_0 ;
  wire \ex_regs2[0]_i_4_n_0 ;
  wire \ex_regs2[10]_i_11_n_0 ;
  wire \ex_regs2[10]_i_2_0 ;
  wire \ex_regs2[10]_i_2_1 ;
  wire \ex_regs2[10]_i_3_0 ;
  wire \ex_regs2[10]_i_3_n_0 ;
  wire \ex_regs2[10]_i_4_n_0 ;
  wire \ex_regs2[10]_i_6_n_0 ;
  wire \ex_regs2[10]_i_7_n_0 ;
  wire \ex_regs2[10]_i_8_n_0 ;
  wire \ex_regs2[11]_i_2_0 ;
  wire \ex_regs2[11]_i_2_1 ;
  wire \ex_regs2[12]_i_2_n_0 ;
  wire \ex_regs2[13]_i_2_0 ;
  wire \ex_regs2[13]_i_2_1 ;
  wire \ex_regs2[13]_i_4_n_0 ;
  wire \ex_regs2[14]_i_11_n_0 ;
  wire \ex_regs2[14]_i_12_n_0 ;
  wire \ex_regs2[14]_i_16_n_0 ;
  wire \ex_regs2[14]_i_19_n_0 ;
  wire \ex_regs2[14]_i_24_n_0 ;
  wire \ex_regs2[14]_i_2_n_0 ;
  wire \ex_regs2[14]_i_4_n_0 ;
  wire \ex_regs2[14]_i_6_n_0 ;
  wire \ex_regs2[14]_i_7_n_0 ;
  wire \ex_regs2[14]_i_9_n_0 ;
  wire \ex_regs2[15]_i_6_0 ;
  wire \ex_regs2[15]_i_6_1 ;
  wire \ex_regs2[16]_i_6_0 ;
  wire \ex_regs2[16]_i_6_1 ;
  wire \ex_regs2[17]_i_2_0 ;
  wire \ex_regs2[17]_i_3_n_0 ;
  wire \ex_regs2[17]_i_4_n_0 ;
  wire \ex_regs2[18]_i_2_0 ;
  wire \ex_regs2[18]_i_3_n_0 ;
  wire \ex_regs2[18]_i_4_n_0 ;
  wire \ex_regs2[19]_i_2_0 ;
  wire \ex_regs2[19]_i_3_n_0 ;
  wire \ex_regs2[19]_i_6_n_0 ;
  wire \ex_regs2[19]_i_7_n_0 ;
  wire \ex_regs2[1]_i_2_0 ;
  wire \ex_regs2[1]_i_2_1 ;
  wire \ex_regs2[1]_i_3_n_0 ;
  wire \ex_regs2[20]_i_4_0 ;
  wire \ex_regs2[20]_i_4_1 ;
  wire \ex_regs2[20]_i_5_n_0 ;
  wire \ex_regs2[21]_i_2_0 ;
  wire \ex_regs2[21]_i_3_n_0 ;
  wire \ex_regs2[21]_i_4_n_0 ;
  wire \ex_regs2[21]_i_5_n_0 ;
  wire \ex_regs2[22]_i_6_0 ;
  wire \ex_regs2[22]_i_6_1 ;
  wire \ex_regs2[23]_i_6_0 ;
  wire \ex_regs2[23]_i_6_1 ;
  wire \ex_regs2[23]_i_7_n_0 ;
  wire \ex_regs2[24]_i_3_n_0 ;
  wire \ex_regs2[24]_i_6_0 ;
  wire \ex_regs2[24]_i_6_1 ;
  wire \ex_regs2[24]_i_6_n_0 ;
  wire \ex_regs2[25]_i_2_0 ;
  wire \ex_regs2[25]_i_3_n_0 ;
  wire \ex_regs2[25]_i_4_n_0 ;
  wire \ex_regs2[25]_i_5_n_0 ;
  wire \ex_regs2[26]_i_6_0 ;
  wire \ex_regs2[26]_i_6_1 ;
  wire \ex_regs2[27]_i_6_0 ;
  wire \ex_regs2[27]_i_6_1 ;
  wire \ex_regs2[28]_i_2_0 ;
  wire \ex_regs2[28]_i_3_n_0 ;
  wire \ex_regs2[28]_i_4_n_0 ;
  wire \ex_regs2[28]_i_5_n_0 ;
  wire \ex_regs2[29]_i_4_0 ;
  wire \ex_regs2[29]_i_4_1 ;
  wire \ex_regs2[29]_i_5_n_0 ;
  wire \ex_regs2[2]_i_3_0 ;
  wire \ex_regs2[2]_i_3_1 ;
  wire \ex_regs2[2]_i_3_n_0 ;
  wire \ex_regs2[30]_i_6_0 ;
  wire \ex_regs2[30]_i_6_1 ;
  wire \ex_regs2[30]_i_7_n_0 ;
  wire [29:0]\ex_regs2[31]_i_2_0 ;
  wire \ex_regs2[31]_i_2_1 ;
  wire \ex_regs2[31]_i_3_n_0 ;
  wire \ex_regs2[31]_i_6_n_0 ;
  wire \ex_regs2[3]_i_3_0 ;
  wire \ex_regs2[3]_i_3_1 ;
  wire \ex_regs2[3]_i_3_n_0 ;
  wire \ex_regs2[4]_i_2_0 ;
  wire \ex_regs2[4]_i_2_1 ;
  wire \ex_regs2[4]_i_3_n_0 ;
  wire \ex_regs2[5]_i_2_0 ;
  wire \ex_regs2[5]_i_2_1 ;
  wire \ex_regs2[5]_i_4_n_0 ;
  wire \ex_regs2[6]_i_2_0 ;
  wire \ex_regs2[6]_i_2_1 ;
  wire \ex_regs2[6]_i_4_n_0 ;
  wire \ex_regs2[7]_i_3_0 ;
  wire \ex_regs2[7]_i_3_1 ;
  wire \ex_regs2[7]_i_3_n_0 ;
  wire \ex_regs2[8]_i_2_n_0 ;
  wire \ex_regs2[8]_i_3_0 ;
  wire \ex_regs2[8]_i_3_1 ;
  wire \ex_regs2[8]_i_3_n_0 ;
  wire [0:0]\ex_regs2_reg[11] ;
  wire \ex_regs2_reg[12] ;
  wire \ex_regs2_reg[12]_0 ;
  wire \ex_regs2_reg[14] ;
  wire \ex_regs2_reg[14]_0 ;
  wire \ex_regs2_reg[14]_1 ;
  wire \ex_regs2_reg[17] ;
  wire \ex_regs2_reg[17]_0 ;
  wire \ex_regs2_reg[18] ;
  wire \ex_regs2_reg[18]_0 ;
  wire \ex_regs2_reg[19] ;
  wire \ex_regs2_reg[19]_0 ;
  wire \ex_regs2_reg[21] ;
  wire \ex_regs2_reg[21]_0 ;
  wire \ex_regs2_reg[24] ;
  wire \ex_regs2_reg[24]_0 ;
  wire \ex_regs2_reg[31] ;
  wire \ex_regs2_reg[31]_0 ;
  wire \ex_regs2_reg[31]_1 ;
  wire \ex_regs2_reg[8] ;
  wire \ex_regs2_reg[9] ;
  wire \ex_regs2_reg[9]_0 ;
  wire \ex_ret_addr[4]_i_3_n_0 ;
  wire \ex_ret_addr_reg[12]_i_2_n_0 ;
  wire \ex_ret_addr_reg[12]_i_2_n_1 ;
  wire \ex_ret_addr_reg[12]_i_2_n_2 ;
  wire \ex_ret_addr_reg[12]_i_2_n_3 ;
  wire \ex_ret_addr_reg[12]_i_2_n_4 ;
  wire \ex_ret_addr_reg[12]_i_2_n_5 ;
  wire \ex_ret_addr_reg[12]_i_2_n_6 ;
  wire \ex_ret_addr_reg[12]_i_2_n_7 ;
  wire \ex_ret_addr_reg[16]_i_2_n_0 ;
  wire \ex_ret_addr_reg[16]_i_2_n_1 ;
  wire \ex_ret_addr_reg[16]_i_2_n_2 ;
  wire \ex_ret_addr_reg[16]_i_2_n_3 ;
  wire \ex_ret_addr_reg[16]_i_2_n_4 ;
  wire \ex_ret_addr_reg[16]_i_2_n_5 ;
  wire \ex_ret_addr_reg[16]_i_2_n_6 ;
  wire \ex_ret_addr_reg[16]_i_2_n_7 ;
  wire \ex_ret_addr_reg[20]_i_2_n_0 ;
  wire \ex_ret_addr_reg[20]_i_2_n_1 ;
  wire \ex_ret_addr_reg[20]_i_2_n_2 ;
  wire \ex_ret_addr_reg[20]_i_2_n_3 ;
  wire \ex_ret_addr_reg[20]_i_2_n_4 ;
  wire \ex_ret_addr_reg[20]_i_2_n_5 ;
  wire \ex_ret_addr_reg[20]_i_2_n_6 ;
  wire \ex_ret_addr_reg[20]_i_2_n_7 ;
  wire \ex_ret_addr_reg[24]_i_2_n_0 ;
  wire \ex_ret_addr_reg[24]_i_2_n_1 ;
  wire \ex_ret_addr_reg[24]_i_2_n_2 ;
  wire \ex_ret_addr_reg[24]_i_2_n_3 ;
  wire \ex_ret_addr_reg[24]_i_2_n_4 ;
  wire \ex_ret_addr_reg[24]_i_2_n_5 ;
  wire \ex_ret_addr_reg[24]_i_2_n_6 ;
  wire \ex_ret_addr_reg[24]_i_2_n_7 ;
  wire \ex_ret_addr_reg[28]_i_2_n_0 ;
  wire \ex_ret_addr_reg[28]_i_2_n_1 ;
  wire \ex_ret_addr_reg[28]_i_2_n_2 ;
  wire \ex_ret_addr_reg[28]_i_2_n_3 ;
  wire \ex_ret_addr_reg[28]_i_2_n_4 ;
  wire \ex_ret_addr_reg[28]_i_2_n_5 ;
  wire \ex_ret_addr_reg[28]_i_2_n_6 ;
  wire \ex_ret_addr_reg[28]_i_2_n_7 ;
  wire \ex_ret_addr_reg[31]_i_2_n_2 ;
  wire \ex_ret_addr_reg[31]_i_2_n_3 ;
  wire \ex_ret_addr_reg[31]_i_2_n_5 ;
  wire \ex_ret_addr_reg[31]_i_2_n_6 ;
  wire \ex_ret_addr_reg[31]_i_2_n_7 ;
  wire \ex_ret_addr_reg[4]_i_2_n_0 ;
  wire \ex_ret_addr_reg[4]_i_2_n_1 ;
  wire \ex_ret_addr_reg[4]_i_2_n_2 ;
  wire \ex_ret_addr_reg[4]_i_2_n_3 ;
  wire \ex_ret_addr_reg[4]_i_2_n_4 ;
  wire \ex_ret_addr_reg[4]_i_2_n_5 ;
  wire \ex_ret_addr_reg[4]_i_2_n_6 ;
  wire \ex_ret_addr_reg[4]_i_2_n_7 ;
  wire \ex_ret_addr_reg[8]_i_2_n_0 ;
  wire \ex_ret_addr_reg[8]_i_2_n_1 ;
  wire \ex_ret_addr_reg[8]_i_2_n_2 ;
  wire \ex_ret_addr_reg[8]_i_2_n_3 ;
  wire \ex_ret_addr_reg[8]_i_2_n_4 ;
  wire \ex_ret_addr_reg[8]_i_2_n_5 ;
  wire \ex_ret_addr_reg[8]_i_2_n_6 ;
  wire \ex_ret_addr_reg[8]_i_2_n_7 ;
  wire [31:0]\id/branch_addr_out0 ;
  wire [31:0]\id/branch_addr_out02_out ;
  wire [31:1]\id/branch_addr_out1 ;
  wire \id/branch_flag_out2 ;
  wire \id/branch_flag_out222_in ;
  wire [31:11]\id/data4 ;
  wire [1:0]id_alu_funct3_out;
  wire [3:2]id_alu_opcode_out;
  wire [31:3]id_branch_addr_out;
  wire [31:0]id_instr_in;
  wire [4:0]\id_instr_reg[11]_0 ;
  wire [2:0]\id_instr_reg[12]_0 ;
  wire \id_instr_reg[13]_0 ;
  wire \id_instr_reg[13]_1 ;
  wire \id_instr_reg[14]_0 ;
  wire \id_instr_reg[14]_1 ;
  wire \id_instr_reg[14]_2 ;
  wire \id_instr_reg[15]_rep_0 ;
  wire \id_instr_reg[15]_rep_1 ;
  wire \id_instr_reg[15]_rep__0_0 ;
  wire \id_instr_reg[15]_rep__0_1 ;
  wire \id_instr_reg[16]_rep_0 ;
  wire \id_instr_reg[16]_rep_1 ;
  wire \id_instr_reg[16]_rep__0_0 ;
  wire \id_instr_reg[16]_rep__0_1 ;
  wire [6:0]\id_instr_reg[19]_0 ;
  wire \id_instr_reg[20]_0 ;
  wire \id_instr_reg[20]_1 ;
  wire \id_instr_reg[20]_rep_0 ;
  wire \id_instr_reg[20]_rep_1 ;
  wire \id_instr_reg[20]_rep__0_0 ;
  wire \id_instr_reg[20]_rep__0_1 ;
  wire \id_instr_reg[20]_rep__1_0 ;
  wire \id_instr_reg[20]_rep__1_1 ;
  wire \id_instr_reg[20]_rep__1_2 ;
  wire \id_instr_reg[21]_0 ;
  wire \id_instr_reg[21]_1 ;
  wire \id_instr_reg[21]_2 ;
  wire \id_instr_reg[22]_0 ;
  wire \id_instr_reg[22]_1 ;
  wire \id_instr_reg[22]_2 ;
  wire \id_instr_reg[23]_0 ;
  wire \id_instr_reg[23]_1 ;
  wire \id_instr_reg[24]_0 ;
  wire \id_instr_reg[24]_1 ;
  wire \id_instr_reg[24]_2 ;
  wire \id_instr_reg[24]_3 ;
  wire \id_instr_reg[24]_4 ;
  wire \id_instr_reg[24]_5 ;
  wire \id_instr_reg[24]_6 ;
  wire \id_instr_reg[26]_0 ;
  wire \id_instr_reg[26]_1 ;
  wire \id_instr_reg[26]_2 ;
  wire \id_instr_reg[27]_0 ;
  wire \id_instr_reg[29]_0 ;
  wire \id_instr_reg[29]_1 ;
  wire \id_instr_reg[30]_0 ;
  wire \id_instr_reg[30]_1 ;
  wire \id_instr_reg[30]_2 ;
  wire [6:0]\id_instr_reg[31]_0 ;
  wire \id_instr_reg[31]_1 ;
  wire \id_instr_reg[31]_2 ;
  wire \id_instr_reg[31]_3 ;
  wire \id_instr_reg[31]_4 ;
  wire [11:0]\id_instr_reg[31]_5 ;
  wire [11:0]\id_instr_reg[31]_6 ;
  wire [31:0]\id_instr_reg[31]_7 ;
  wire \id_instr_reg[4]_0 ;
  wire [5:0]\id_instr_reg[4]_1 ;
  wire [31:0]\id_instr_reg[4]_2 ;
  wire [31:1]id_pc_in;
  wire \id_pc_reg[0]_0 ;
  wire \id_pc_reg[10]_0 ;
  wire \id_pc_reg[10]_1 ;
  wire [31:0]\id_pc_reg[31]_0 ;
  wire \id_pc_reg[8]_0 ;
  wire \id_pc_reg[9]_0 ;
  wire id_priv_we;
  wire [28:1]id_regs1_in;
  wire [28:0]id_regs1_out;
  wire [30:0]id_regs2_in;
  wire [31:0]id_regs2_out;
  wire [3:0]leds_OBUF;
  wire \leds_OBUF[4]_inst_i_1_0 ;
  wire [0:0]\leds_OBUF[4]_inst_i_1_1 ;
  wire \leds_OBUF[4]_inst_i_2_n_0 ;
  wire \leds_OBUF[4]_inst_i_3_0 ;
  wire \leds_OBUF[4]_inst_i_3_n_0 ;
  wire \leds_OBUF[4]_inst_i_4_n_0 ;
  wire \leds_OBUF[4]_inst_i_5_n_0 ;
  wire \leds_OBUF[5]_inst_i_2_n_0 ;
  wire \leds_OBUF[6]_inst_i_10_n_0 ;
  wire \leds_OBUF[6]_inst_i_11_n_0 ;
  wire \leds_OBUF[6]_inst_i_12_n_0 ;
  wire \leds_OBUF[6]_inst_i_16_n_0 ;
  wire \leds_OBUF[6]_inst_i_17_n_0 ;
  wire \leds_OBUF[6]_inst_i_18_n_0 ;
  wire \leds_OBUF[6]_inst_i_20_n_0 ;
  wire \leds_OBUF[6]_inst_i_21_n_0 ;
  wire \leds_OBUF[6]_inst_i_22_n_0 ;
  wire \leds_OBUF[6]_inst_i_2_n_0 ;
  wire \leds_OBUF[6]_inst_i_3_n_0 ;
  wire \leds_OBUF[6]_inst_i_4_n_0 ;
  wire \leds_OBUF[6]_inst_i_4_n_1 ;
  wire \leds_OBUF[6]_inst_i_4_n_2 ;
  wire \leds_OBUF[6]_inst_i_4_n_3 ;
  wire \leds_OBUF[6]_inst_i_6_n_0 ;
  wire \leds_OBUF[6]_inst_i_6_n_1 ;
  wire \leds_OBUF[6]_inst_i_6_n_2 ;
  wire \leds_OBUF[6]_inst_i_6_n_3 ;
  wire \leds_OBUF[6]_inst_i_7_n_0 ;
  wire \leds_OBUF[6]_inst_i_8_n_0 ;
  wire \leds_OBUF[6]_inst_i_8_n_1 ;
  wire \leds_OBUF[6]_inst_i_8_n_2 ;
  wire \leds_OBUF[6]_inst_i_8_n_3 ;
  wire \leds_OBUF[6]_inst_i_9_n_0 ;
  wire \leds_OBUF[7]_inst_i_10_n_0 ;
  wire [7:0]\leds_OBUF[7]_inst_i_12_0 ;
  wire \leds_OBUF[7]_inst_i_12_1 ;
  wire \leds_OBUF[7]_inst_i_12_2 ;
  wire [0:0]\leds_OBUF[7]_inst_i_12_3 ;
  wire \leds_OBUF[7]_inst_i_12_n_2 ;
  wire \leds_OBUF[7]_inst_i_12_n_3 ;
  wire [0:0]\leds_OBUF[7]_inst_i_13_0 ;
  wire \leds_OBUF[7]_inst_i_13_n_2 ;
  wire \leds_OBUF[7]_inst_i_13_n_3 ;
  wire \leds_OBUF[7]_inst_i_14_0 ;
  wire \leds_OBUF[7]_inst_i_14_1 ;
  wire \leds_OBUF[7]_inst_i_14_2 ;
  wire [0:0]\leds_OBUF[7]_inst_i_14_3 ;
  wire \leds_OBUF[7]_inst_i_14_n_0 ;
  wire \leds_OBUF[7]_inst_i_14_n_1 ;
  wire \leds_OBUF[7]_inst_i_14_n_2 ;
  wire \leds_OBUF[7]_inst_i_14_n_3 ;
  wire \leds_OBUF[7]_inst_i_15_n_0 ;
  wire \leds_OBUF[7]_inst_i_16_n_0 ;
  wire \leds_OBUF[7]_inst_i_17_n_0 ;
  wire \leds_OBUF[7]_inst_i_18_n_0 ;
  wire \leds_OBUF[7]_inst_i_18_n_1 ;
  wire \leds_OBUF[7]_inst_i_18_n_2 ;
  wire \leds_OBUF[7]_inst_i_18_n_3 ;
  wire \leds_OBUF[7]_inst_i_19_0 ;
  wire \leds_OBUF[7]_inst_i_19_1 ;
  wire \leds_OBUF[7]_inst_i_19_n_0 ;
  wire \leds_OBUF[7]_inst_i_20_0 ;
  wire \leds_OBUF[7]_inst_i_20_1 ;
  wire \leds_OBUF[7]_inst_i_20_n_0 ;
  wire \leds_OBUF[7]_inst_i_21_0 ;
  wire \leds_OBUF[7]_inst_i_21_n_0 ;
  wire \leds_OBUF[7]_inst_i_22_0 ;
  wire \leds_OBUF[7]_inst_i_22_1 ;
  wire \leds_OBUF[7]_inst_i_22_2 ;
  wire \leds_OBUF[7]_inst_i_22_n_0 ;
  wire \leds_OBUF[7]_inst_i_22_n_1 ;
  wire \leds_OBUF[7]_inst_i_22_n_2 ;
  wire \leds_OBUF[7]_inst_i_22_n_3 ;
  wire \leds_OBUF[7]_inst_i_23_n_0 ;
  wire \leds_OBUF[7]_inst_i_24_n_0 ;
  wire \leds_OBUF[7]_inst_i_25 ;
  wire \leds_OBUF[7]_inst_i_25_0 ;
  wire \leds_OBUF[7]_inst_i_25_1 ;
  wire \leds_OBUF[7]_inst_i_25_2 ;
  wire \leds_OBUF[7]_inst_i_26_n_0 ;
  wire \leds_OBUF[7]_inst_i_27_n_0 ;
  wire \leds_OBUF[7]_inst_i_29_n_0 ;
  wire \leds_OBUF[7]_inst_i_2_n_0 ;
  wire \leds_OBUF[7]_inst_i_30_n_0 ;
  wire \leds_OBUF[7]_inst_i_31_n_0 ;
  wire \leds_OBUF[7]_inst_i_32_n_0 ;
  wire \leds_OBUF[7]_inst_i_32_n_1 ;
  wire \leds_OBUF[7]_inst_i_32_n_2 ;
  wire \leds_OBUF[7]_inst_i_32_n_3 ;
  wire \leds_OBUF[7]_inst_i_33_0 ;
  wire \leds_OBUF[7]_inst_i_33_1 ;
  wire \leds_OBUF[7]_inst_i_33_n_0 ;
  wire \leds_OBUF[7]_inst_i_34_n_0 ;
  wire \leds_OBUF[7]_inst_i_36_0 ;
  wire \leds_OBUF[7]_inst_i_36_1 ;
  wire \leds_OBUF[7]_inst_i_36_2 ;
  wire \leds_OBUF[7]_inst_i_36_3 ;
  wire \leds_OBUF[7]_inst_i_36_4 ;
  wire \leds_OBUF[7]_inst_i_36_n_0 ;
  wire \leds_OBUF[7]_inst_i_37 ;
  wire \leds_OBUF[7]_inst_i_37_0 ;
  wire \leds_OBUF[7]_inst_i_37_1 ;
  wire \leds_OBUF[7]_inst_i_37_2 ;
  wire \leds_OBUF[7]_inst_i_37_3 ;
  wire \leds_OBUF[7]_inst_i_38_n_0 ;
  wire \leds_OBUF[7]_inst_i_39_n_0 ;
  wire \leds_OBUF[7]_inst_i_3_n_0 ;
  wire \leds_OBUF[7]_inst_i_40_n_0 ;
  wire \leds_OBUF[7]_inst_i_41_n_0 ;
  wire \leds_OBUF[7]_inst_i_43_0 ;
  wire \leds_OBUF[7]_inst_i_45_0 ;
  wire \leds_OBUF[7]_inst_i_4_n_0 ;
  wire \leds_OBUF[7]_inst_i_52_0 ;
  wire \leds_OBUF[7]_inst_i_52_1 ;
  wire \leds_OBUF[7]_inst_i_52_2 ;
  wire \leds_OBUF[7]_inst_i_52_n_0 ;
  wire \leds_OBUF[7]_inst_i_53_n_0 ;
  wire \leds_OBUF[7]_inst_i_54_n_0 ;
  wire \leds_OBUF[7]_inst_i_58 ;
  wire \leds_OBUF[7]_inst_i_5_n_0 ;
  wire \leds_OBUF[7]_inst_i_64_n_0 ;
  wire \leds_OBUF[7]_inst_i_69_n_0 ;
  wire \leds_OBUF[7]_inst_i_6_n_0 ;
  wire \leds_OBUF[7]_inst_i_78_n_0 ;
  wire \leds_OBUF[7]_inst_i_7_n_0 ;
  wire \leds_OBUF[7]_inst_i_9_n_0 ;
  wire [0:0]\mem_be_n_reg[3] ;
  wire [25:0]\mem_data_reg[31] ;
  wire mem_regd_en_in;
  wire [30:0]mtvec_o;
  wire mtvec_we;
  wire p_0_in;
  wire \pc[10]_i_3_n_0 ;
  wire \pc[11]_i_10_n_0 ;
  wire \pc[11]_i_15_n_0 ;
  wire \pc[11]_i_16_n_0 ;
  wire \pc[11]_i_17_n_0 ;
  wire \pc[11]_i_18_n_0 ;
  wire \pc[11]_i_19_n_0 ;
  wire \pc[11]_i_20_n_0 ;
  wire \pc[11]_i_21_n_0 ;
  wire \pc[11]_i_22_n_0 ;
  wire \pc[11]_i_25_n_0 ;
  wire \pc[11]_i_3_n_0 ;
  wire \pc[11]_i_7_n_0 ;
  wire \pc[11]_i_8_n_0 ;
  wire \pc[11]_i_9_n_0 ;
  wire \pc[12]_i_4_n_0 ;
  wire [0:0]\pc[12]_i_5_0 ;
  wire \pc[12]_i_5_n_0 ;
  wire \pc[13]_i_3_n_0 ;
  wire \pc[14]_i_3_n_0 ;
  wire \pc[15]_i_10_n_0 ;
  wire \pc[15]_i_12_n_0 ;
  wire \pc[15]_i_13_n_0 ;
  wire \pc[15]_i_15_n_0 ;
  wire \pc[15]_i_16_n_0 ;
  wire \pc[15]_i_17_n_0 ;
  wire \pc[15]_i_18_n_0 ;
  wire \pc[15]_i_19_n_0 ;
  wire \pc[15]_i_20_n_0 ;
  wire \pc[15]_i_21_n_0 ;
  wire \pc[15]_i_3_n_0 ;
  wire \pc[15]_i_7_n_0 ;
  wire \pc[15]_i_8_n_0 ;
  wire \pc[15]_i_9_n_0 ;
  wire [0:0]\pc[16]_i_3_0 ;
  wire \pc[16]_i_4_n_0 ;
  wire \pc[17]_i_3_n_0 ;
  wire \pc[17]_i_4_n_0 ;
  wire \pc[18]_i_3_n_0 ;
  wire \pc[19]_i_10_n_0 ;
  wire \pc[19]_i_15_n_0 ;
  wire \pc[19]_i_17_n_0 ;
  wire \pc[19]_i_18_n_0 ;
  wire \pc[19]_i_19_n_0 ;
  wire \pc[19]_i_20_n_0 ;
  wire \pc[19]_i_21_n_0 ;
  wire \pc[19]_i_22_n_0 ;
  wire \pc[19]_i_3_n_0 ;
  wire \pc[19]_i_7_n_0 ;
  wire \pc[19]_i_8_n_0 ;
  wire \pc[19]_i_9_n_0 ;
  wire \pc[20]_i_4_n_0 ;
  wire \pc[20]_i_5_n_0 ;
  wire \pc[21]_i_3_n_0 ;
  wire \pc[21]_i_4_n_0 ;
  wire \pc[21]_i_5_n_0 ;
  wire \pc[22]_i_3_n_0 ;
  wire \pc[23]_i_10_n_0 ;
  wire \pc[23]_i_11_n_0 ;
  wire \pc[23]_i_15_0 ;
  wire \pc[23]_i_15_1 ;
  wire \pc[23]_i_15_n_0 ;
  wire \pc[23]_i_16_n_0 ;
  wire \pc[23]_i_17_n_0 ;
  wire \pc[23]_i_18_n_0 ;
  wire \pc[23]_i_19_n_0 ;
  wire \pc[23]_i_20_n_0 ;
  wire \pc[23]_i_21_n_0 ;
  wire \pc[23]_i_22_n_0 ;
  wire \pc[23]_i_24_n_0 ;
  wire \pc[23]_i_3_n_0 ;
  wire \pc[23]_i_7_n_0 ;
  wire \pc[23]_i_8_n_0 ;
  wire \pc[23]_i_9_n_0 ;
  wire \pc[24]_i_4_n_0 ;
  wire \pc[24]_i_5_n_0 ;
  wire \pc[25]_i_3_n_0 ;
  wire \pc[25]_i_4_n_0 ;
  wire \pc[25]_i_5_n_0 ;
  wire \pc[26]_i_3_n_0 ;
  wire \pc[27]_i_10_0 ;
  wire \pc[27]_i_10_1 ;
  wire \pc[27]_i_10_n_0 ;
  wire \pc[27]_i_11_n_0 ;
  wire \pc[27]_i_12_n_0 ;
  wire \pc[27]_i_13_n_0 ;
  wire \pc[27]_i_14_n_0 ;
  wire \pc[27]_i_15_n_0 ;
  wire \pc[27]_i_16_n_0 ;
  wire \pc[27]_i_17_n_0 ;
  wire \pc[27]_i_18_n_0 ;
  wire \pc[27]_i_19_n_0 ;
  wire \pc[27]_i_20_n_0 ;
  wire \pc[27]_i_21_n_0 ;
  wire \pc[27]_i_3_n_0 ;
  wire [6:0]\pc[28]_i_3_0 ;
  wire [0:0]\pc[28]_i_3_1 ;
  wire \pc[28]_i_4_n_0 ;
  wire \pc[29]_i_3_n_0 ;
  wire \pc[30]_i_3_n_0 ;
  wire \pc[31]_i_10_n_0 ;
  wire \pc[31]_i_11_n_0 ;
  wire \pc[31]_i_12_n_0 ;
  wire \pc[31]_i_16_n_0 ;
  wire \pc[31]_i_17_n_0 ;
  wire \pc[31]_i_18_n_0 ;
  wire \pc[31]_i_19_n_0 ;
  wire \pc[31]_i_20_n_0 ;
  wire \pc[31]_i_21_n_0 ;
  wire \pc[31]_i_22_n_0 ;
  wire [31:0]\pc[31]_i_4_0 ;
  wire \pc[31]_i_5_n_0 ;
  wire \pc[31]_i_9_n_0 ;
  wire \pc[3]_i_3_n_0 ;
  wire \pc[4]_i_5_n_0 ;
  wire [0:0]\pc[4]_i_6_0 ;
  wire \pc[4]_i_6_n_0 ;
  wire \pc[5]_i_3_n_0 ;
  wire \pc[6]_i_3_n_0 ;
  wire \pc[6]_i_4_n_0 ;
  wire \pc[7]_i_10_n_0 ;
  wire \pc[7]_i_14_n_0 ;
  wire \pc[7]_i_15_n_0 ;
  wire \pc[7]_i_17_n_0 ;
  wire \pc[7]_i_18_n_0 ;
  wire \pc[7]_i_19_n_0 ;
  wire \pc[7]_i_20_n_0 ;
  wire \pc[7]_i_21_n_0 ;
  wire \pc[7]_i_22_n_0 ;
  wire \pc[7]_i_3_n_0 ;
  wire \pc[7]_i_7_n_0 ;
  wire \pc[7]_i_8_n_0 ;
  wire \pc[7]_i_9_n_0 ;
  wire \pc[8]_i_4_n_0 ;
  wire \pc[9]_i_3_n_0 ;
  wire \pc[9]_i_4_n_0 ;
  wire [0:0]\pc_reg[0] ;
  wire \pc_reg[11]_i_4_n_0 ;
  wire \pc_reg[11]_i_4_n_1 ;
  wire \pc_reg[11]_i_4_n_2 ;
  wire \pc_reg[11]_i_4_n_3 ;
  wire \pc_reg[11]_i_5_n_0 ;
  wire \pc_reg[11]_i_5_n_1 ;
  wire \pc_reg[11]_i_5_n_2 ;
  wire \pc_reg[11]_i_5_n_3 ;
  wire \pc_reg[11]_i_6_n_0 ;
  wire \pc_reg[11]_i_6_n_1 ;
  wire \pc_reg[11]_i_6_n_2 ;
  wire \pc_reg[11]_i_6_n_3 ;
  wire [3:0]\pc_reg[12] ;
  wire \pc_reg[15]_i_4_n_0 ;
  wire \pc_reg[15]_i_4_n_1 ;
  wire \pc_reg[15]_i_4_n_2 ;
  wire \pc_reg[15]_i_4_n_3 ;
  wire \pc_reg[15]_i_5_n_0 ;
  wire \pc_reg[15]_i_5_n_1 ;
  wire \pc_reg[15]_i_5_n_2 ;
  wire \pc_reg[15]_i_5_n_3 ;
  wire \pc_reg[15]_i_6_n_0 ;
  wire \pc_reg[15]_i_6_n_1 ;
  wire \pc_reg[15]_i_6_n_2 ;
  wire \pc_reg[15]_i_6_n_3 ;
  wire [3:0]\pc_reg[16] ;
  wire \pc_reg[19]_i_4_n_0 ;
  wire \pc_reg[19]_i_4_n_1 ;
  wire \pc_reg[19]_i_4_n_2 ;
  wire \pc_reg[19]_i_4_n_3 ;
  wire \pc_reg[19]_i_5_0 ;
  wire \pc_reg[19]_i_5_n_0 ;
  wire \pc_reg[19]_i_5_n_1 ;
  wire \pc_reg[19]_i_5_n_2 ;
  wire \pc_reg[19]_i_5_n_3 ;
  wire \pc_reg[19]_i_6_n_0 ;
  wire \pc_reg[19]_i_6_n_1 ;
  wire \pc_reg[19]_i_6_n_2 ;
  wire \pc_reg[19]_i_6_n_3 ;
  wire [3:0]\pc_reg[20] ;
  wire \pc_reg[23]_i_4_n_0 ;
  wire \pc_reg[23]_i_4_n_1 ;
  wire \pc_reg[23]_i_4_n_2 ;
  wire \pc_reg[23]_i_4_n_3 ;
  wire \pc_reg[23]_i_5_0 ;
  wire \pc_reg[23]_i_5_n_0 ;
  wire \pc_reg[23]_i_5_n_1 ;
  wire \pc_reg[23]_i_5_n_2 ;
  wire \pc_reg[23]_i_5_n_3 ;
  wire \pc_reg[23]_i_6_n_0 ;
  wire \pc_reg[23]_i_6_n_1 ;
  wire \pc_reg[23]_i_6_n_2 ;
  wire \pc_reg[23]_i_6_n_3 ;
  wire [3:0]\pc_reg[24] ;
  wire \pc_reg[27]_i_4_n_0 ;
  wire \pc_reg[27]_i_4_n_1 ;
  wire \pc_reg[27]_i_4_n_2 ;
  wire \pc_reg[27]_i_4_n_3 ;
  wire \pc_reg[27]_i_5_n_0 ;
  wire \pc_reg[27]_i_5_n_1 ;
  wire \pc_reg[27]_i_5_n_2 ;
  wire \pc_reg[27]_i_5_n_3 ;
  wire \pc_reg[27]_i_6_n_0 ;
  wire \pc_reg[27]_i_6_n_1 ;
  wire \pc_reg[27]_i_6_n_2 ;
  wire \pc_reg[27]_i_6_n_3 ;
  wire [3:0]\pc_reg[28] ;
  wire [31:0]\pc_reg[31] ;
  wire [31:0]\pc_reg[31]_0 ;
  wire [2:0]\pc_reg[31]_1 ;
  wire \pc_reg[31]_i_6_n_1 ;
  wire \pc_reg[31]_i_6_n_2 ;
  wire \pc_reg[31]_i_6_n_3 ;
  wire \pc_reg[31]_i_7_n_1 ;
  wire \pc_reg[31]_i_7_n_2 ;
  wire \pc_reg[31]_i_7_n_3 ;
  wire \pc_reg[31]_i_8_n_1 ;
  wire \pc_reg[31]_i_8_n_2 ;
  wire \pc_reg[31]_i_8_n_3 ;
  wire \pc_reg[7]_i_4_n_0 ;
  wire \pc_reg[7]_i_4_n_1 ;
  wire \pc_reg[7]_i_4_n_2 ;
  wire \pc_reg[7]_i_4_n_3 ;
  wire \pc_reg[7]_i_5_n_0 ;
  wire \pc_reg[7]_i_5_n_1 ;
  wire \pc_reg[7]_i_5_n_2 ;
  wire \pc_reg[7]_i_5_n_3 ;
  wire \pc_reg[7]_i_6_n_0 ;
  wire \pc_reg[7]_i_6_n_1 ;
  wire \pc_reg[7]_i_6_n_2 ;
  wire \pc_reg[7]_i_6_n_3 ;
  wire [3:0]\pc_reg[8] ;
  wire pre_stall_i_12_n_0;
  wire pre_stall_i_2_n_0;
  wire pre_stall_i_3;
  wire [1:0]pre_stall_i_3_0;
  wire pre_stall_i_4_n_0;
  wire pre_stall_i_7_n_0;
  wire pre_stall_reg;
  wire pre_stall_reg_0;
  wire \regfile/rdata11 ;
  wire \regfile/rdata21 ;
  wire [16:0]registers;
  wire reset_global_reg;
  wire reset_global_reg_0;
  wire reset_global_reg_1;
  wire reset_global_reg_2;
  wire [22:0]reset_global_reg_3;
  wire reset_global_reg_4;
  wire reset_global_reg_5;
  wire [31:0]reset_global_reg_6;
  wire stall;
  wire stallreq_ex;
  wire \wb_data_reg[15] ;
  wire [3:0]\wb_data_reg[16] ;
  wire \wb_data_reg[30] ;
  wire \wb_data_reg[31] ;
  wire \wb_data_reg[9] ;
  wire wb_regd_en_in;
  wire [3:0]\NLW_ex_regs1_reg[31]_i_21_CO_UNCONNECTED ;
  wire [3:1]\NLW_ex_regs1_reg[31]_i_21_O_UNCONNECTED ;
  wire [3:2]\NLW_ex_ret_addr_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_ex_ret_addr_reg[31]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_leds_OBUF[6]_inst_i_4_O_UNCONNECTED ;
  wire [0:0]\NLW_leds_OBUF[6]_inst_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_leds_OBUF[7]_inst_i_12_CO_UNCONNECTED ;
  wire [3:0]\NLW_leds_OBUF[7]_inst_i_12_O_UNCONNECTED ;
  wire [3:3]\NLW_leds_OBUF[7]_inst_i_13_CO_UNCONNECTED ;
  wire [3:0]\NLW_leds_OBUF[7]_inst_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_leds_OBUF[7]_inst_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_leds_OBUF[7]_inst_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_leds_OBUF[7]_inst_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_leds_OBUF[7]_inst_i_32_O_UNCONNECTED ;
  wire [3:3]\NLW_pc_reg[31]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_pc_reg[31]_i_7_CO_UNCONNECTED ;
  wire [3:3]\NLW_pc_reg[31]_i_8_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    count_i_1
       (.I0(leds_OBUF[3]),
        .I1(stall),
        .I2(count_reg_0),
        .O(count_reg));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_alu_funct3[0]_i_1 
       (.I0(id_alu_funct3_out[0]),
        .I1(stall),
        .O(\id_instr_reg[12]_0 [0]));
  LUT6 #(
    .INIT(64'h5500DF0050005000)) 
    \ex_alu_funct3[0]_i_2 
       (.I0(\ex_alu_funct3[2]_i_4_n_0 ),
        .I1(id_instr_in[14]),
        .I2(id_instr_in[13]),
        .I3(id_instr_in[12]),
        .I4(\id_pc_reg[0]_0 ),
        .I5(\ex_alu_funct3[2]_i_6_n_0 ),
        .O(id_alu_funct3_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_alu_funct3[1]_i_1 
       (.I0(id_alu_funct3_out[1]),
        .I1(stall),
        .O(\id_instr_reg[12]_0 [1]));
  LUT6 #(
    .INIT(64'h0000C000D0D0D0D0)) 
    \ex_alu_funct3[1]_i_2 
       (.I0(\ex_alu_funct3[1]_i_3_n_0 ),
        .I1(\ex_alu_funct3[2]_i_6_n_0 ),
        .I2(id_instr_in[13]),
        .I3(id_instr_in[14]),
        .I4(\id_pc_reg[0]_0 ),
        .I5(\ex_alu_funct3[2]_i_4_n_0 ),
        .O(id_alu_funct3_out[1]));
  LUT5 #(
    .INIT(32'h14555555)) 
    \ex_alu_funct3[1]_i_3 
       (.I0(id_instr_in[12]),
        .I1(id_instr_in[25]),
        .I2(id_instr_in[27]),
        .I3(id_instr_in[14]),
        .I4(\ex_alu_funct7[6]_i_6_n_0 ),
        .O(\ex_alu_funct3[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ex_alu_funct3[1]_rep_i_1 
       (.I0(id_alu_funct3_out[1]),
        .I1(stall),
        .O(\id_instr_reg[13]_1 ));
  LUT6 #(
    .INIT(64'h00000000AAFFAAEA)) 
    \ex_alu_funct3[2]_i_1 
       (.I0(\ex_alu_funct3[2]_i_2_n_0 ),
        .I1(\ex_alu_funct3[2]_i_3_n_0 ),
        .I2(id_instr_in[12]),
        .I3(\ex_alu_funct3[2]_i_4_n_0 ),
        .I4(\ex_alu_funct3[2]_i_5_n_0 ),
        .I5(stall),
        .O(\id_instr_reg[12]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT5 #(
    .INIT(32'h00008880)) 
    \ex_alu_funct3[2]_i_2 
       (.I0(\ex_alu_funct3[2]_i_6_n_0 ),
        .I1(id_instr_in[14]),
        .I2(id_instr_in[12]),
        .I3(id_instr_in[13]),
        .I4(\id_pc_reg[0]_0 ),
        .O(\ex_alu_funct3[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ex_alu_funct3[2]_i_3 
       (.I0(id_instr_in[13]),
        .I1(id_instr_in[14]),
        .O(\ex_alu_funct3[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFDF00000000)) 
    \ex_alu_funct3[2]_i_4 
       (.I0(id_instr_in[5]),
        .I1(\id_pc_reg[0]_0 ),
        .I2(\leds_OBUF[7]_inst_i_9_n_0 ),
        .I3(id_instr_in[2]),
        .I4(id_instr_in[3]),
        .I5(ex_mem_en_i_2_n_0),
        .O(\ex_alu_funct3[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF4141414141)) 
    \ex_alu_funct3[2]_i_5 
       (.I0(\ex_alu_funct3[2]_i_7_n_0 ),
        .I1(id_instr_in[27]),
        .I2(id_instr_in[25]),
        .I3(\ex_alu_funct7[5]_i_3_n_0 ),
        .I4(\ex_alu_funct3[2]_i_6_n_0 ),
        .I5(id_instr_in[14]),
        .O(\ex_alu_funct3[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000D300000000)) 
    \ex_alu_funct3[2]_i_6 
       (.I0(Q[0]),
        .I1(id_instr_in[6]),
        .I2(id_instr_in[5]),
        .I3(id_instr_in[3]),
        .I4(id_instr_in[2]),
        .I5(\leds_OBUF[7]_inst_i_9_n_0 ),
        .O(\ex_alu_funct3[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \ex_alu_funct3[2]_i_7 
       (.I0(id_instr_in[26]),
        .I1(id_instr_in[31]),
        .I2(id_instr_in[30]),
        .I3(id_instr_in[29]),
        .I4(id_instr_in[28]),
        .I5(\ex_alu_funct3[2]_i_3_n_0 ),
        .O(\ex_alu_funct3[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF7500)) 
    \ex_alu_funct7[0]_i_1 
       (.I0(\ex_alu_funct7[5]_i_2_n_0 ),
        .I1(\ex_alu_funct7[6]_i_3_n_0 ),
        .I2(\ex_alu_funct7[5]_i_3_n_0 ),
        .I3(id_instr_in[25]),
        .I4(\ex_alu_funct7[2]_i_2_n_0 ),
        .I5(stall),
        .O(\id_instr_reg[31]_0 [0]));
  LUT5 #(
    .INIT(32'h00007500)) 
    \ex_alu_funct7[1]_i_1 
       (.I0(\ex_alu_funct7[5]_i_2_n_0 ),
        .I1(\ex_alu_funct7[6]_i_3_n_0 ),
        .I2(\ex_alu_funct7[5]_i_3_n_0 ),
        .I3(id_instr_in[26]),
        .I4(stall),
        .O(\id_instr_reg[31]_0 [1]));
  LUT6 #(
    .INIT(64'h00000000FF75FF00)) 
    \ex_alu_funct7[2]_i_1 
       (.I0(\ex_alu_funct7[5]_i_2_n_0 ),
        .I1(\ex_alu_funct7[6]_i_3_n_0 ),
        .I2(\ex_alu_funct7[5]_i_3_n_0 ),
        .I3(\ex_alu_funct7[2]_i_2_n_0 ),
        .I4(id_instr_in[27]),
        .I5(stall),
        .O(\id_instr_reg[31]_0 [2]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \ex_alu_funct7[2]_i_2 
       (.I0(\ex_alu_funct7[6]_i_3_n_0 ),
        .I1(\ex_alu_funct7[6]_i_6_n_0 ),
        .I2(id_instr_in[14]),
        .I3(id_instr_in[13]),
        .I4(id_instr_in[27]),
        .I5(id_instr_in[25]),
        .O(\ex_alu_funct7[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_alu_funct7[3]_i_1 
       (.I0(\ex_alu_funct7[5]_i_2_n_0 ),
        .I1(id_instr_in[28]),
        .I2(stall),
        .O(\id_instr_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_alu_funct7[4]_i_1 
       (.I0(\ex_alu_funct7[5]_i_2_n_0 ),
        .I1(id_instr_in[29]),
        .I2(stall),
        .O(\id_instr_reg[31]_0 [4]));
  LUT6 #(
    .INIT(64'h0000000075770000)) 
    \ex_alu_funct7[5]_i_1 
       (.I0(\ex_alu_funct7[5]_i_2_n_0 ),
        .I1(\ex_alu_funct7[6]_i_3_n_0 ),
        .I2(\ex_alu_funct7[5]_i_3_n_0 ),
        .I3(\ex_alu_funct7[5]_i_4_n_0 ),
        .I4(id_instr_in[30]),
        .I5(stall),
        .O(\id_instr_reg[31]_0 [5]));
  LUT6 #(
    .INIT(64'hF1FDFCFAFFFFFFFF)) 
    \ex_alu_funct7[5]_i_2 
       (.I0(id_instr_in[14]),
        .I1(id_instr_in[5]),
        .I2(\id_pc_reg[0]_0 ),
        .I3(id_instr_in[12]),
        .I4(id_instr_in[13]),
        .I5(\ex_alu_funct7[6]_i_5_n_0 ),
        .O(\ex_alu_funct7[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ex_alu_funct7[5]_i_3 
       (.I0(id_instr_in[31]),
        .I1(id_instr_in[26]),
        .I2(id_instr_in[25]),
        .I3(\ex_alu_funct7[5]_i_5_n_0 ),
        .O(\ex_alu_funct7[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'h6FFFFFFF)) 
    \ex_alu_funct7[5]_i_4 
       (.I0(id_instr_in[25]),
        .I1(id_instr_in[27]),
        .I2(id_instr_in[13]),
        .I3(id_instr_in[14]),
        .I4(\ex_alu_funct7[6]_i_6_n_0 ),
        .O(\ex_alu_funct7[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \ex_alu_funct7[5]_i_5 
       (.I0(id_instr_in[12]),
        .I1(id_instr_in[13]),
        .I2(id_instr_in[30]),
        .I3(id_instr_in[27]),
        .I4(id_instr_in[29]),
        .I5(id_instr_in[28]),
        .O(\ex_alu_funct7[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00007500)) 
    \ex_alu_funct7[6]_i_1 
       (.I0(\ex_alu_funct7[6]_i_2_n_0 ),
        .I1(\ex_alu_funct7[6]_i_3_n_0 ),
        .I2(\ex_alu_funct7[6]_i_4_n_0 ),
        .I3(id_instr_in[31]),
        .I4(stall),
        .O(\id_instr_reg[31]_0 [6]));
  LUT6 #(
    .INIT(64'hFDFDFFFDFDFFFFF5)) 
    \ex_alu_funct7[6]_i_2 
       (.I0(\ex_alu_funct7[6]_i_5_n_0 ),
        .I1(id_instr_in[5]),
        .I2(\id_pc_reg[0]_0 ),
        .I3(id_instr_in[13]),
        .I4(id_instr_in[14]),
        .I5(id_instr_in[12]),
        .O(\ex_alu_funct7[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBF)) 
    \ex_alu_funct7[6]_i_3 
       (.I0(\leds_OBUF[7]_inst_i_10_n_0 ),
        .I1(\leds_OBUF[7]_inst_i_9_n_0 ),
        .I2(Q[0]),
        .I3(id_instr_in[3]),
        .I4(id_instr_in[2]),
        .I5(id_instr_in[6]),
        .O(\ex_alu_funct7[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80000080)) 
    \ex_alu_funct7[6]_i_4 
       (.I0(id_instr_in[13]),
        .I1(\ex_alu_funct7[6]_i_6_n_0 ),
        .I2(id_instr_in[14]),
        .I3(id_instr_in[27]),
        .I4(id_instr_in[25]),
        .I5(id_instr_in[12]),
        .O(\ex_alu_funct7[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \ex_alu_funct7[6]_i_5 
       (.I0(id_instr_in[6]),
        .I1(id_instr_in[2]),
        .I2(id_instr_in[3]),
        .I3(Q[0]),
        .I4(id_instr_in[1]),
        .I5(id_instr_in[0]),
        .O(\ex_alu_funct7[6]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \ex_alu_funct7[6]_i_6 
       (.I0(id_instr_in[28]),
        .I1(id_instr_in[29]),
        .I2(id_instr_in[30]),
        .I3(id_instr_in[31]),
        .I4(id_instr_in[26]),
        .O(\ex_alu_funct7[6]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ex_alu_funct_csr[0]_i_1 
       (.I0(id_instr_in[20]),
        .I1(\ex_alu_funct_csr[11]_i_2_n_0 ),
        .I2(stall),
        .O(\id_instr_reg[31]_5 [0]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ex_alu_funct_csr[10]_i_1 
       (.I0(id_instr_in[30]),
        .I1(\ex_alu_funct_csr[11]_i_2_n_0 ),
        .I2(stall),
        .O(\id_instr_reg[31]_5 [10]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ex_alu_funct_csr[11]_i_1 
       (.I0(id_instr_in[31]),
        .I1(\ex_alu_funct_csr[11]_i_2_n_0 ),
        .I2(stall),
        .O(\id_instr_reg[31]_5 [11]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \ex_alu_funct_csr[11]_i_2 
       (.I0(\leds_OBUF[7]_inst_i_10_n_0 ),
        .I1(id_instr_in[6]),
        .I2(id_instr_in[2]),
        .I3(id_instr_in[3]),
        .I4(Q[0]),
        .I5(\leds_OBUF[7]_inst_i_9_n_0 ),
        .O(\ex_alu_funct_csr[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ex_alu_funct_csr[1]_i_1 
       (.I0(Q[6]),
        .I1(\ex_alu_funct_csr[11]_i_2_n_0 ),
        .I2(stall),
        .O(\id_instr_reg[31]_5 [1]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ex_alu_funct_csr[2]_i_1 
       (.I0(Q[7]),
        .I1(\ex_alu_funct_csr[11]_i_2_n_0 ),
        .I2(stall),
        .O(\id_instr_reg[31]_5 [2]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ex_alu_funct_csr[3]_i_1 
       (.I0(Q[8]),
        .I1(\ex_alu_funct_csr[11]_i_2_n_0 ),
        .I2(stall),
        .O(\id_instr_reg[31]_5 [3]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ex_alu_funct_csr[4]_i_1 
       (.I0(Q[9]),
        .I1(\ex_alu_funct_csr[11]_i_2_n_0 ),
        .I2(stall),
        .O(\id_instr_reg[31]_5 [4]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ex_alu_funct_csr[5]_i_1 
       (.I0(id_instr_in[25]),
        .I1(\ex_alu_funct_csr[11]_i_2_n_0 ),
        .I2(stall),
        .O(\id_instr_reg[31]_5 [5]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ex_alu_funct_csr[6]_i_1 
       (.I0(id_instr_in[26]),
        .I1(\ex_alu_funct_csr[11]_i_2_n_0 ),
        .I2(stall),
        .O(\id_instr_reg[31]_5 [6]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ex_alu_funct_csr[7]_i_1 
       (.I0(id_instr_in[27]),
        .I1(\ex_alu_funct_csr[11]_i_2_n_0 ),
        .I2(stall),
        .O(\id_instr_reg[31]_5 [7]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ex_alu_funct_csr[8]_i_1 
       (.I0(id_instr_in[28]),
        .I1(\ex_alu_funct_csr[11]_i_2_n_0 ),
        .I2(stall),
        .O(\id_instr_reg[31]_5 [8]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ex_alu_funct_csr[9]_i_1 
       (.I0(id_instr_in[29]),
        .I1(\ex_alu_funct_csr[11]_i_2_n_0 ),
        .I2(stall),
        .O(\id_instr_reg[31]_5 [9]));
  LUT6 #(
    .INIT(64'h00000000EFEFEFEE)) 
    \ex_alu_opcode[0]_i_1 
       (.I0(id_alu_opcode_out[2]),
        .I1(\ex_alu_opcode[0]_i_2_n_0 ),
        .I2(\ex_alu_opcode[0]_i_3_n_0 ),
        .I3(\ex_alu_opcode[0]_i_4_n_0 ),
        .I4(id_instr_in[6]),
        .I5(stall),
        .O(\id_instr_reg[4]_1 [0]));
  LUT6 #(
    .INIT(64'h0000444F00FF44FF)) 
    \ex_alu_opcode[0]_i_2 
       (.I0(\ex_alu_opcode_reg[5]_0 ),
        .I1(\leds_OBUF[7]_inst_i_5_n_0 ),
        .I2(\id_pc_reg[0]_0 ),
        .I3(\ex_alu_opcode[0]_i_5_n_0 ),
        .I4(Q[0]),
        .I5(\ex_alu_opcode[0]_i_6_n_0 ),
        .O(\ex_alu_opcode[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
    \ex_alu_opcode[0]_i_3 
       (.I0(id_instr_in[3]),
        .I1(id_instr_in[2]),
        .I2(id_instr_in[0]),
        .I3(id_instr_in[1]),
        .I4(\id_pc_reg[0]_0 ),
        .I5(id_instr_in[5]),
        .O(\ex_alu_opcode[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT5 #(
    .INIT(32'hFFFFAAAB)) 
    \ex_alu_opcode[0]_i_4 
       (.I0(\ex_alu_funct7[6]_i_4_n_0 ),
        .I1(id_instr_in[14]),
        .I2(id_instr_in[12]),
        .I3(id_instr_in[13]),
        .I4(\ex_alu_funct7[5]_i_3_n_0 ),
        .O(\ex_alu_opcode[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \ex_alu_opcode[0]_i_5 
       (.I0(id_instr_in[2]),
        .I1(id_instr_in[3]),
        .I2(id_instr_in[6]),
        .I3(id_instr_in[1]),
        .I4(id_instr_in[0]),
        .O(\ex_alu_opcode[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'hEEFEEFFE)) 
    \ex_alu_opcode[0]_i_6 
       (.I0(id_instr_in[5]),
        .I1(\id_pc_reg[0]_0 ),
        .I2(id_instr_in[13]),
        .I3(id_instr_in[14]),
        .I4(id_instr_in[12]),
        .O(\ex_alu_opcode[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_alu_opcode[2]_i_1 
       (.I0(id_alu_opcode_out[2]),
        .I1(stall),
        .O(\id_instr_reg[4]_1 [1]));
  LUT6 #(
    .INIT(64'h00000010FFFFFFFF)) 
    \ex_alu_opcode[2]_i_2 
       (.I0(\id_pc_reg[0]_0 ),
        .I1(\ex_alu_opcode[2]_i_3_n_0 ),
        .I2(Q[0]),
        .I3(id_instr_in[6]),
        .I4(id_instr_in[3]),
        .I5(\leds_OBUF[7]_inst_i_4_n_0 ),
        .O(id_alu_opcode_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \ex_alu_opcode[2]_i_3 
       (.I0(id_instr_in[2]),
        .I1(id_instr_in[1]),
        .I2(id_instr_in[0]),
        .O(\ex_alu_opcode[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_alu_opcode[3]_i_1 
       (.I0(id_alu_opcode_out[3]),
        .I1(stall),
        .O(\id_instr_reg[4]_1 [2]));
  LUT6 #(
    .INIT(64'h0000000055FD0000)) 
    \ex_alu_opcode[4]_i_1 
       (.I0(\ex_alu_opcode[4]_i_2_n_0 ),
        .I1(id_instr_in[2]),
        .I2(id_instr_in[6]),
        .I3(\id_pc_reg[0]_0 ),
        .I4(\ex_alu_opcode[4]_i_3_n_0 ),
        .I5(stall),
        .O(\id_instr_reg[4]_1 [3]));
  LUT6 #(
    .INIT(64'hFF00FF34FFFFFF34)) 
    \ex_alu_opcode[4]_i_2 
       (.I0(id_instr_in[12]),
        .I1(id_instr_in[14]),
        .I2(id_instr_in[13]),
        .I3(\id_pc_reg[0]_0 ),
        .I4(id_instr_in[5]),
        .I5(\ex_alu_opcode[0]_i_4_n_0 ),
        .O(\ex_alu_opcode[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000080)) 
    \ex_alu_opcode[4]_i_3 
       (.I0(id_instr_in[0]),
        .I1(id_instr_in[1]),
        .I2(Q[0]),
        .I3(id_instr_in[6]),
        .I4(id_instr_in[3]),
        .I5(\ex_alu_funct_csr[11]_i_2_n_0 ),
        .O(\ex_alu_opcode[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEAA02AA)) 
    \ex_alu_opcode[5]_i_1 
       (.I0(\ex_alu_opcode[5]_i_2_n_0 ),
        .I1(id_instr_in[2]),
        .I2(\ex_alu_opcode[5]_i_3_n_0 ),
        .I3(Q[0]),
        .I4(\ex_alu_opcode[5]_i_4_n_0 ),
        .I5(stall),
        .O(\id_instr_reg[4]_1 [4]));
  LUT6 #(
    .INIT(64'h0400000004000F00)) 
    \ex_alu_opcode[5]_i_2 
       (.I0(\ex_alu_opcode_reg[5]_0 ),
        .I1(id_instr_in[6]),
        .I2(\leds_OBUF[7]_inst_i_10_n_0 ),
        .I3(\leds_OBUF[7]_inst_i_9_n_0 ),
        .I4(id_instr_in[2]),
        .I5(id_instr_in[3]),
        .O(\ex_alu_opcode[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ex_alu_opcode[5]_i_3 
       (.I0(id_instr_in[6]),
        .I1(\ex_alu_opcode[0]_i_4_n_0 ),
        .O(\ex_alu_opcode[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \ex_alu_opcode[5]_i_4 
       (.I0(id_instr_in[6]),
        .I1(id_instr_in[3]),
        .I2(id_instr_in[2]),
        .I3(\leds_OBUF[7]_inst_i_9_n_0 ),
        .I4(\id_pc_reg[0]_0 ),
        .I5(id_instr_in[5]),
        .O(\ex_alu_opcode[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \ex_alu_opcode[6]_i_1 
       (.I0(\leds_OBUF[7]_inst_i_4_n_0 ),
        .I1(\leds_OBUF[6]_inst_i_3_n_0 ),
        .I2(stall),
        .O(\id_instr_reg[4]_1 [5]));
  LUT5 #(
    .INIT(32'h0000FF08)) 
    ex_mcause_we_i_1
       (.I0(ex_mcause_we_i_2_n_0),
        .I1(Q[6]),
        .I2(ex_mcause_we_i_3_n_0),
        .I3(ex_mepc_we_i_2_n_0),
        .I4(stall),
        .O(\id_instr_reg[21]_2 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    ex_mcause_we_i_2
       (.I0(id_instr_in[20]),
        .I1(id_instr_in[26]),
        .I2(id_instr_in[31]),
        .I3(id_instr_in[30]),
        .I4(ex_mip_we_i_2_n_0),
        .I5(Q[7]),
        .O(ex_mcause_we_i_2_n_0));
  LUT6 #(
    .INIT(64'hFF7FFF7FFF7FFFFF)) 
    ex_mcause_we_i_3
       (.I0(\ex_alu_funct_csr[11]_i_2_n_0 ),
        .I1(id_instr_in[29]),
        .I2(id_instr_in[28]),
        .I3(id_instr_in[14]),
        .I4(id_instr_in[12]),
        .I5(id_instr_in[13]),
        .O(ex_mcause_we_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000003020002)) 
    \ex_mem_addr[0]_i_1 
       (.I0(\id_instr_reg[20]_rep_0 ),
        .I1(\id_pc_reg[0]_0 ),
        .I2(\ex_mem_addr[4]_i_2_n_0 ),
        .I3(id_instr_in[5]),
        .I4(id_instr_in[7]),
        .I5(stall),
        .O(\id_instr_reg[31]_6 [0]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_mem_addr[10]_i_1 
       (.I0(ex_mem_en_i_2_n_0),
        .I1(id_instr_in[30]),
        .I2(stall),
        .O(\id_instr_reg[31]_6 [10]));
  LUT6 #(
    .INIT(64'h0000000003020002)) 
    \ex_mem_addr[1]_i_1 
       (.I0(Q[6]),
        .I1(\id_pc_reg[0]_0 ),
        .I2(\ex_mem_addr[4]_i_2_n_0 ),
        .I3(id_instr_in[5]),
        .I4(id_instr_in[8]),
        .I5(stall),
        .O(\id_instr_reg[31]_6 [1]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_mem_addr[28]_i_1 
       (.I0(ex_mem_en_i_2_n_0),
        .I1(id_instr_in[31]),
        .I2(stall),
        .O(\id_instr_reg[31]_6 [11]));
  LUT6 #(
    .INIT(64'h0000000003020002)) 
    \ex_mem_addr[2]_i_1 
       (.I0(Q[7]),
        .I1(\id_pc_reg[0]_0 ),
        .I2(\ex_mem_addr[4]_i_2_n_0 ),
        .I3(id_instr_in[5]),
        .I4(id_instr_in[9]),
        .I5(stall),
        .O(\id_instr_reg[31]_6 [2]));
  LUT6 #(
    .INIT(64'h0000000003020002)) 
    \ex_mem_addr[3]_i_1 
       (.I0(Q[8]),
        .I1(\id_pc_reg[0]_0 ),
        .I2(\ex_mem_addr[4]_i_2_n_0 ),
        .I3(id_instr_in[5]),
        .I4(id_instr_in[10]),
        .I5(stall),
        .O(\id_instr_reg[31]_6 [3]));
  LUT6 #(
    .INIT(64'h0000000003020002)) 
    \ex_mem_addr[4]_i_1 
       (.I0(Q[9]),
        .I1(\id_pc_reg[0]_0 ),
        .I2(\ex_mem_addr[4]_i_2_n_0 ),
        .I3(id_instr_in[5]),
        .I4(id_instr_in[11]),
        .I5(stall),
        .O(\id_instr_reg[31]_6 [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBF)) 
    \ex_mem_addr[4]_i_2 
       (.I0(Q[0]),
        .I1(id_instr_in[0]),
        .I2(id_instr_in[1]),
        .I3(id_instr_in[6]),
        .I4(id_instr_in[3]),
        .I5(id_instr_in[2]),
        .O(\ex_mem_addr[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_mem_addr[5]_i_1 
       (.I0(ex_mem_en_i_2_n_0),
        .I1(id_instr_in[25]),
        .I2(stall),
        .O(\id_instr_reg[31]_6 [5]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_mem_addr[6]_i_1 
       (.I0(ex_mem_en_i_2_n_0),
        .I1(id_instr_in[26]),
        .I2(stall),
        .O(\id_instr_reg[31]_6 [6]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_mem_addr[7]_i_1 
       (.I0(ex_mem_en_i_2_n_0),
        .I1(id_instr_in[27]),
        .I2(stall),
        .O(\id_instr_reg[31]_6 [7]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_mem_addr[8]_i_1 
       (.I0(ex_mem_en_i_2_n_0),
        .I1(id_instr_in[28]),
        .I2(stall),
        .O(\id_instr_reg[31]_6 [8]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_mem_addr[9]_i_1 
       (.I0(ex_mem_en_i_2_n_0),
        .I1(id_instr_in[29]),
        .I2(stall),
        .O(\id_instr_reg[31]_6 [9]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ex_mem_en_i_1
       (.I0(stall),
        .I1(ex_mem_en_i_2_n_0),
        .O(reset_global_reg_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    ex_mem_en_i_2
       (.I0(\id_pc_reg[0]_0 ),
        .I1(id_instr_in[2]),
        .I2(id_instr_in[3]),
        .I3(id_instr_in[6]),
        .I4(\leds_OBUF[7]_inst_i_9_n_0 ),
        .I5(Q[0]),
        .O(ex_mem_en_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFF0080)) 
    ex_mepc_we_i_1
       (.I0(id_instr_in[20]),
        .I1(ex_mtvec_we_i_3_n_0),
        .I2(id_instr_in[26]),
        .I3(ex_mscratch_we_i_2_n_0),
        .I4(ex_mepc_we_i_2_n_0),
        .I5(stall),
        .O(\id_instr_reg[20]_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    ex_mepc_we_i_2
       (.I0(\leds_OBUF[7]_inst_i_7_n_0 ),
        .I1(\ex_alu_funct_csr[11]_i_2_n_0 ),
        .I2(id_instr_in[14]),
        .I3(id_instr_in[12]),
        .I4(id_instr_in[13]),
        .O(ex_mepc_we_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ex_mie_we_i_1
       (.I0(ex_mtvec_we_i_3_n_0),
        .I1(id_instr_in[30]),
        .I2(id_instr_in[31]),
        .I3(id_instr_in[20]),
        .I4(ex_mtvec_we_i_2_n_0),
        .I5(stall),
        .O(\id_instr_reg[30]_2 ));
  LUT5 #(
    .INIT(32'h00002000)) 
    ex_mip_we_i_1
       (.I0(Q[7]),
        .I1(ex_mip_we_i_2_n_0),
        .I2(id_instr_in[26]),
        .I3(ex_mip_we_i_3_n_0),
        .I4(stall),
        .O(\id_instr_reg[22]_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ex_mip_we_i_2
       (.I0(id_instr_in[25]),
        .I1(id_instr_in[27]),
        .I2(Q[9]),
        .I3(Q[8]),
        .O(ex_mip_we_i_2_n_0));
  LUT4 #(
    .INIT(16'h0002)) 
    ex_mip_we_i_3
       (.I0(ex_mtvec_we_i_3_n_0),
        .I1(id_instr_in[30]),
        .I2(id_instr_in[31]),
        .I3(id_instr_in[20]),
        .O(ex_mip_we_i_3_n_0));
  LUT5 #(
    .INIT(32'h00000400)) 
    ex_mscratch_we_i_1
       (.I0(id_instr_in[20]),
        .I1(id_instr_in[26]),
        .I2(ex_mscratch_we_i_2_n_0),
        .I3(ex_mtvec_we_i_3_n_0),
        .I4(stall),
        .O(\id_instr_reg[20]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ex_mscratch_we_i_2
       (.I0(ex_mscratch_we_i_3_n_0),
        .I1(id_instr_in[25]),
        .I2(id_instr_in[27]),
        .I3(Q[9]),
        .I4(Q[8]),
        .I5(Q[7]),
        .O(ex_mscratch_we_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ex_mscratch_we_i_3
       (.I0(id_instr_in[30]),
        .I1(id_instr_in[31]),
        .O(ex_mscratch_we_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT4 #(
    .INIT(16'h00F8)) 
    ex_mstatus_we_i_1
       (.I0(ex_mstatus_we_i_2_n_0),
        .I1(ex_mtvec_we_i_3_n_0),
        .I2(id_priv_we),
        .I3(stall),
        .O(\id_instr_reg[26]_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ex_mstatus_we_i_2
       (.I0(id_instr_in[26]),
        .I1(id_instr_in[31]),
        .I2(id_instr_in[30]),
        .I3(id_instr_in[20]),
        .I4(ex_mip_we_i_2_n_0),
        .I5(Q[7]),
        .O(ex_mstatus_we_i_2_n_0));
  LUT5 #(
    .INIT(32'h00000008)) 
    ex_mstatus_we_i_3
       (.I0(\leds_OBUF[7]_inst_i_3_n_0 ),
        .I1(\ex_alu_funct_csr[11]_i_2_n_0 ),
        .I2(id_instr_in[14]),
        .I3(id_instr_in[12]),
        .I4(id_instr_in[13]),
        .O(id_priv_we));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    ex_mtvec_we_i_1
       (.I0(id_instr_in[31]),
        .I1(id_instr_in[30]),
        .I2(ex_mtvec_we_i_2_n_0),
        .I3(ex_mtvec_we_i_3_n_0),
        .I4(id_instr_in[20]),
        .I5(stall),
        .O(\id_instr_reg[31]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    ex_mtvec_we_i_2
       (.I0(id_instr_in[26]),
        .I1(Q[7]),
        .I2(id_instr_in[25]),
        .I3(id_instr_in[27]),
        .I4(Q[9]),
        .I5(Q[8]),
        .O(ex_mtvec_we_i_2_n_0));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    ex_mtvec_we_i_3
       (.I0(Q[6]),
        .I1(ex_mtvec_we_i_4_n_0),
        .I2(id_instr_in[14]),
        .I3(id_instr_in[28]),
        .I4(id_instr_in[29]),
        .I5(\ex_alu_funct_csr[11]_i_2_n_0 ),
        .O(ex_mtvec_we_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ex_mtvec_we_i_4
       (.I0(id_instr_in[13]),
        .I1(id_instr_in[12]),
        .O(ex_mtvec_we_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_pc[0]_i_1 
       (.I0(\id_pc_reg[0]_0 ),
        .I1(\id/branch_addr_out0 [0]),
        .I2(stall),
        .O(reset_global_reg_6[0]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_pc[10]_i_1 
       (.I0(\id_pc_reg[0]_0 ),
        .I1(id_pc_in[10]),
        .I2(stall),
        .O(reset_global_reg_6[10]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_pc[11]_i_1 
       (.I0(\id_pc_reg[0]_0 ),
        .I1(id_pc_in[11]),
        .I2(stall),
        .O(reset_global_reg_6[11]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_pc[12]_i_1 
       (.I0(\id_pc_reg[0]_0 ),
        .I1(id_pc_in[12]),
        .I2(stall),
        .O(reset_global_reg_6[12]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_pc[13]_i_1 
       (.I0(\id_pc_reg[0]_0 ),
        .I1(id_pc_in[13]),
        .I2(stall),
        .O(reset_global_reg_6[13]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_pc[14]_i_1 
       (.I0(\id_pc_reg[0]_0 ),
        .I1(id_pc_in[14]),
        .I2(stall),
        .O(reset_global_reg_6[14]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_pc[15]_i_1 
       (.I0(\id_pc_reg[0]_0 ),
        .I1(id_pc_in[15]),
        .I2(stall),
        .O(reset_global_reg_6[15]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_pc[16]_i_1 
       (.I0(\id_pc_reg[0]_0 ),
        .I1(id_pc_in[16]),
        .I2(stall),
        .O(reset_global_reg_6[16]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_pc[17]_i_1 
       (.I0(\id_pc_reg[0]_0 ),
        .I1(id_pc_in[17]),
        .I2(stall),
        .O(reset_global_reg_6[17]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_pc[18]_i_1 
       (.I0(\id_pc_reg[0]_0 ),
        .I1(id_pc_in[18]),
        .I2(stall),
        .O(reset_global_reg_6[18]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_pc[19]_i_1 
       (.I0(\id_pc_reg[0]_0 ),
        .I1(id_pc_in[19]),
        .I2(stall),
        .O(reset_global_reg_6[19]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_pc[1]_i_1 
       (.I0(\id_pc_reg[0]_0 ),
        .I1(id_pc_in[1]),
        .I2(stall),
        .O(reset_global_reg_6[1]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_pc[20]_i_1 
       (.I0(\id_pc_reg[0]_0 ),
        .I1(id_pc_in[20]),
        .I2(stall),
        .O(reset_global_reg_6[20]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_pc[21]_i_1 
       (.I0(\id_pc_reg[0]_0 ),
        .I1(id_pc_in[21]),
        .I2(stall),
        .O(reset_global_reg_6[21]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_pc[22]_i_1 
       (.I0(\id_pc_reg[0]_0 ),
        .I1(id_pc_in[22]),
        .I2(stall),
        .O(reset_global_reg_6[22]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_pc[23]_i_1 
       (.I0(\id_pc_reg[0]_0 ),
        .I1(id_pc_in[23]),
        .I2(stall),
        .O(reset_global_reg_6[23]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_pc[24]_i_1 
       (.I0(\id_pc_reg[0]_0 ),
        .I1(id_pc_in[24]),
        .I2(stall),
        .O(reset_global_reg_6[24]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_pc[25]_i_1 
       (.I0(\id_pc_reg[0]_0 ),
        .I1(id_pc_in[25]),
        .I2(stall),
        .O(reset_global_reg_6[25]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_pc[26]_i_1 
       (.I0(\id_pc_reg[0]_0 ),
        .I1(id_pc_in[26]),
        .I2(stall),
        .O(reset_global_reg_6[26]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_pc[27]_i_1 
       (.I0(\id_pc_reg[0]_0 ),
        .I1(id_pc_in[27]),
        .I2(stall),
        .O(reset_global_reg_6[27]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_pc[28]_i_1 
       (.I0(\id_pc_reg[0]_0 ),
        .I1(id_pc_in[28]),
        .I2(stall),
        .O(reset_global_reg_6[28]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_pc[29]_i_1 
       (.I0(\id_pc_reg[0]_0 ),
        .I1(id_pc_in[29]),
        .I2(stall),
        .O(reset_global_reg_6[29]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_pc[2]_i_1 
       (.I0(\id_pc_reg[0]_0 ),
        .I1(id_pc_in[2]),
        .I2(stall),
        .O(reset_global_reg_6[2]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_pc[30]_i_1 
       (.I0(\id_pc_reg[0]_0 ),
        .I1(id_pc_in[30]),
        .I2(stall),
        .O(reset_global_reg_6[30]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_pc[31]_i_1 
       (.I0(\id_pc_reg[0]_0 ),
        .I1(id_pc_in[31]),
        .I2(stall),
        .O(reset_global_reg_6[31]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_pc[3]_i_1 
       (.I0(\id_pc_reg[0]_0 ),
        .I1(id_pc_in[3]),
        .I2(stall),
        .O(reset_global_reg_6[3]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_pc[4]_i_1 
       (.I0(\id_pc_reg[0]_0 ),
        .I1(id_pc_in[4]),
        .I2(stall),
        .O(reset_global_reg_6[4]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_pc[5]_i_1 
       (.I0(\id_pc_reg[0]_0 ),
        .I1(id_pc_in[5]),
        .I2(stall),
        .O(reset_global_reg_6[5]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_pc[6]_i_1 
       (.I0(\id_pc_reg[0]_0 ),
        .I1(id_pc_in[6]),
        .I2(stall),
        .O(reset_global_reg_6[6]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_pc[7]_i_1 
       (.I0(\id_pc_reg[0]_0 ),
        .I1(id_pc_in[7]),
        .I2(stall),
        .O(reset_global_reg_6[7]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_pc[8]_i_1 
       (.I0(\id_pc_reg[0]_0 ),
        .I1(id_pc_in[8]),
        .I2(stall),
        .O(reset_global_reg_6[8]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_pc[9]_i_1 
       (.I0(\id_pc_reg[0]_0 ),
        .I1(id_pc_in[9]),
        .I2(stall),
        .O(reset_global_reg_6[9]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ex_priv_we_i_1
       (.I0(id_priv_we),
        .I1(stall),
        .O(\id_instr_reg[14]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regd_addr[0]_i_1 
       (.I0(id_instr_in[7]),
        .I1(stall),
        .O(\id_instr_reg[11]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regd_addr[1]_i_1 
       (.I0(id_instr_in[8]),
        .I1(stall),
        .O(\id_instr_reg[11]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regd_addr[2]_i_1 
       (.I0(id_instr_in[9]),
        .I1(stall),
        .O(\id_instr_reg[11]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regd_addr[3]_i_1 
       (.I0(id_instr_in[10]),
        .I1(stall),
        .O(\id_instr_reg[11]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regd_addr[4]_i_1 
       (.I0(id_instr_in[11]),
        .I1(stall),
        .O(\id_instr_reg[11]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'h0000EEFE)) 
    ex_regd_en_i_1
       (.I0(id_alu_opcode_out[2]),
        .I1(ex_regd_en_i_2_n_0),
        .I2(ex_regd_en_i_3_n_0),
        .I3(\ex_alu_opcode[4]_i_2_n_0 ),
        .I4(stall),
        .O(reset_global_reg_4));
  LUT6 #(
    .INIT(64'h00008880FFFFFFFF)) 
    ex_regd_en_i_2
       (.I0(Q[0]),
        .I1(\leds_OBUF[6]_inst_i_3_n_0 ),
        .I2(id_instr_in[13]),
        .I3(id_instr_in[12]),
        .I4(id_instr_in[14]),
        .I5(ex_regd_en_i_4_n_0),
        .O(ex_regd_en_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    ex_regd_en_i_3
       (.I0(id_instr_in[3]),
        .I1(id_instr_in[6]),
        .I2(Q[0]),
        .I3(id_instr_in[1]),
        .I4(id_instr_in[0]),
        .O(ex_regd_en_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ex_regd_en_i_4
       (.I0(id_instr_in[5]),
        .I1(ex_mem_en_i_2_n_0),
        .O(ex_regd_en_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ex_regs1[0]_i_1 
       (.I0(\ex_regs1[0]_i_2_n_0 ),
        .I1(stall),
        .O(\mem_data_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT5 #(
    .INIT(32'h00000510)) 
    \ex_regs1[0]_i_10 
       (.I0(\id_instr_reg[4]_0 ),
        .I1(id_instr_in[12]),
        .I2(id_instr_in[14]),
        .I3(id_instr_in[13]),
        .I4(\ex_regs1[31]_i_20_n_0 ),
        .O(\ex_regs1[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFAFFEFFFEEFF)) 
    \ex_regs1[0]_i_11 
       (.I0(id_instr_in[3]),
        .I1(id_instr_in[6]),
        .I2(Q[0]),
        .I3(\leds_OBUF[7]_inst_i_9_n_0 ),
        .I4(id_instr_in[2]),
        .I5(id_instr_in[5]),
        .O(\ex_regs1[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h000000000D000D0D)) 
    \ex_regs1[0]_i_2 
       (.I0(\ex_regs1[12]_i_4_n_0 ),
        .I1(\ex_regs1[0]_i_3_n_0 ),
        .I2(\ex_regs1_reg[0] ),
        .I3(reset_global_reg),
        .I4(D[0]),
        .I5(\ex_regs1[0]_i_5_n_0 ),
        .O(\ex_regs1[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFF1)) 
    \ex_regs1[0]_i_3 
       (.I0(\ex_regs1[0]_i_6_n_0 ),
        .I1(\id_instr_reg[20]_rep__1_0 ),
        .I2(\ex_regs1[0]_i_7_n_0 ),
        .I3(\ex_regs1[0]_i_8_n_0 ),
        .O(\ex_regs1[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \ex_regs1[0]_i_5 
       (.I0(\ex_regs1[31]_i_8_n_0 ),
        .I1(\ex_regs1_reg[31] [0]),
        .I2(\regfile/rdata11 ),
        .I3(registers[0]),
        .I4(ex_regd_en_reg_0),
        .O(\ex_regs1[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000C800200000000)) 
    \ex_regs1[0]_i_6 
       (.I0(id_instr_in[5]),
        .I1(id_instr_in[2]),
        .I2(id_instr_in[3]),
        .I3(id_instr_in[6]),
        .I4(Q[0]),
        .I5(\leds_OBUF[7]_inst_i_9_n_0 ),
        .O(\ex_regs1[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF1FFF1FFF1)) 
    \ex_regs1[0]_i_7 
       (.I0(Q[6]),
        .I1(\ex_regs2[10]_i_8_n_0 ),
        .I2(\ex_regs1[31]_i_19_n_0 ),
        .I3(\ex_regs1[0]_i_10_n_0 ),
        .I4(\ex_regs1[11]_i_13_0 ),
        .I5(\ex_regs1[0]_i_11_n_0 ),
        .O(\ex_regs1[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h444F4444)) 
    \ex_regs1[0]_i_8 
       (.I0(\id/branch_addr_out0 [0]),
        .I1(\ex_regs2[10]_i_7_n_0 ),
        .I2(id_instr_in[7]),
        .I3(\ex_regs1[30]_i_29_n_0 ),
        .I4(\ex_regs1[31]_i_20_n_0 ),
        .O(\ex_regs1[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AEFFAEAE)) 
    \ex_regs1[10]_i_1 
       (.I0(\id_pc_reg[10]_0 ),
        .I1(\ex_regs2[31]_i_2_0 [10]),
        .I2(\ex_regs1_reg[1] ),
        .I3(reset_global_reg),
        .I4(D[10]),
        .I5(stall),
        .O(\mem_data_reg[31] [9]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ex_regs1[10]_i_2 
       (.I0(\ex_regs2[10]_i_4_n_0 ),
        .I1(\ex_regs1[12]_i_4_n_0 ),
        .I2(ex_regd_en_reg_0),
        .I3(id_regs1_in[10]),
        .O(\id_pc_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \ex_regs1[10]_i_4 
       (.I0(\ex_regs1[10]_i_2_0 ),
        .I1(Q[5]),
        .I2(\ex_regs1[10]_i_2_1 ),
        .I3(\regfile/rdata11 ),
        .I4(\ex_regs1_reg[31] [10]),
        .I5(\ex_regs1[31]_i_8_n_0 ),
        .O(id_regs1_in[10]));
  LUT6 #(
    .INIT(64'h00000000FFFF2F22)) 
    \ex_regs1[11]_i_1 
       (.I0(id_regs1_in[11]),
        .I1(ex_regd_en_reg_0),
        .I2(reset_global_reg),
        .I3(D[11]),
        .I4(\ex_regs1[11]_i_4_n_0 ),
        .I5(stall),
        .O(\mem_data_reg[31] [10]));
  LUT6 #(
    .INIT(64'h00008A8000000000)) 
    \ex_regs1[11]_i_12 
       (.I0(\ex_regs1[31]_i_20_n_0 ),
        .I1(id_instr_in[31]),
        .I2(\ex_regs1[16]_i_12_n_0 ),
        .I3(id_instr_in[7]),
        .I4(\id_instr_reg[4]_0 ),
        .I5(\ex_regs1[11]_i_23_n_0 ),
        .O(\ex_regs1[11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0020FFFF00200020)) 
    \ex_regs1[11]_i_13 
       (.I0(\id_instr_reg[4]_0 ),
        .I1(\ex_alu_opcode_reg[5]_0 ),
        .I2(id_instr_in[31]),
        .I3(\ex_regs1[16]_i_12_n_0 ),
        .I4(\ex_regs1[16]_i_13_n_0 ),
        .I5(id_instr_in[12]),
        .O(\ex_regs1[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FFA1)) 
    \ex_regs1[11]_i_14 
       (.I0(id_instr_in[13]),
        .I1(id_instr_in[12]),
        .I2(id_instr_in[14]),
        .I3(\ex_regs1[31]_i_20_n_0 ),
        .I4(\ex_regs1[30]_i_29_n_0 ),
        .I5(\ex_regs1[11]_i_24_n_0 ),
        .O(\ex_regs1[11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \ex_regs1[11]_i_2 
       (.I0(\ex_regs1_reg[11] ),
        .I1(Q[5]),
        .I2(\ex_regs1_reg[11]_0 ),
        .I3(\regfile/rdata11 ),
        .I4(\ex_regs1_reg[31] [11]),
        .I5(\ex_regs1[31]_i_8_n_0 ),
        .O(id_regs1_in[11]));
  LUT6 #(
    .INIT(64'hFFF2FFFDFFFFFFFF)) 
    \ex_regs1[11]_i_23 
       (.I0(id_instr_in[5]),
        .I1(id_instr_in[2]),
        .I2(id_instr_in[3]),
        .I3(id_instr_in[6]),
        .I4(Q[0]),
        .I5(\leds_OBUF[7]_inst_i_9_n_0 ),
        .O(\ex_regs1[11]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00008000FFFFFFFF)) 
    \ex_regs1[11]_i_24 
       (.I0(\leds_OBUF[7]_inst_i_9_n_0 ),
        .I1(id_instr_in[5]),
        .I2(id_instr_in[6]),
        .I3(id_instr_in[2]),
        .I4(Q[0]),
        .I5(id_instr_in[31]),
        .O(\ex_regs1[11]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \ex_regs1[11]_i_3 
       (.I0(\ex_regs1_reg[1]_0 ),
        .I1(\ex_regs1[31]_i_6_n_0 ),
        .I2(\id_instr_reg[13]_0 ),
        .O(ex_regd_en_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ex_regs1[11]_i_4 
       (.I0(\ex_regs1[11]_i_7_n_0 ),
        .I1(\ex_regs1[12]_i_4_n_0 ),
        .I2(\ex_regs1_reg[1] ),
        .I3(\ex_regs2[31]_i_2_0 [11]),
        .O(\ex_regs1[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \ex_regs1[11]_i_7 
       (.I0(\ex_regs1[30]_i_7_n_0 ),
        .I1(\id/data4 [11]),
        .I2(\ex_regs1[11]_i_12_n_0 ),
        .I3(\ex_regs1[11]_i_13_n_0 ),
        .I4(\ex_regs1[11]_i_14_n_0 ),
        .O(\ex_regs1[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4FFF4F4)) 
    \ex_regs1[12]_i_1 
       (.I0(reset_global_reg),
        .I1(D[12]),
        .I2(\ex_regs1_reg[12] ),
        .I3(\ex_regs1[12]_i_3_n_0 ),
        .I4(\ex_regs1[12]_i_4_n_0 ),
        .I5(stall),
        .O(\mem_data_reg[31] [11]));
  LUT2 #(
    .INIT(4'h6)) 
    \ex_regs1[12]_i_14 
       (.I0(id_pc_in[14]),
        .I1(id_instr_in[14]),
        .O(\ex_regs1[12]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ex_regs1[12]_i_15 
       (.I0(id_pc_in[13]),
        .I1(id_instr_in[13]),
        .O(\ex_regs1[12]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ex_regs1[12]_i_16 
       (.I0(id_pc_in[12]),
        .I1(id_instr_in[12]),
        .O(\ex_regs1[12]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs1[12]_i_3 
       (.I0(\ex_regs1[16]_i_6_n_0 ),
        .I1(\ex_regs1[12]_i_6_n_0 ),
        .O(\ex_regs1[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ex_regs1[12]_i_4 
       (.I0(\id_pc_reg[0]_0 ),
        .I1(\id_instr_reg[13]_0 ),
        .O(\ex_regs1[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \ex_regs1[12]_i_5 
       (.I0(\ex_regs1[12]_i_2 ),
        .I1(Q[5]),
        .I2(\ex_regs1[12]_i_2_0 ),
        .I3(\regfile/rdata11 ),
        .I4(\ex_regs1_reg[31] [12]),
        .I5(\ex_regs1[31]_i_8_n_0 ),
        .O(\id_instr_reg[19]_0 [1]));
  LUT6 #(
    .INIT(64'h88F8FFFF88F888F8)) 
    \ex_regs1[12]_i_6 
       (.I0(\ex_regs1[30]_i_6_n_0 ),
        .I1(id_instr_in[12]),
        .I2(id_instr_in[13]),
        .I3(\ex_regs1[16]_i_13_n_0 ),
        .I4(\ex_regs1[30]_i_7_n_0 ),
        .I5(\id/data4 [12]),
        .O(\ex_regs1[12]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \ex_regs1[13]_i_3 
       (.I0(\ex_regs2[13]_i_4_n_0 ),
        .I1(\ex_regs1[16]_i_6_n_0 ),
        .I2(\ex_regs1[12]_i_4_n_0 ),
        .O(\id_instr_reg[14]_2 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \ex_regs1[13]_i_7 
       (.I0(\ex_regs1[13]_i_4 ),
        .I1(Q[5]),
        .I2(\ex_regs1[13]_i_4_0 ),
        .I3(\regfile/rdata11 ),
        .I4(\ex_regs1_reg[31] [13]),
        .I5(\ex_regs1[31]_i_8_n_0 ),
        .O(\id_instr_reg[19]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs1[14]_i_1 
       (.I0(\wb_data_reg[16] [2]),
        .I1(stall),
        .O(\mem_data_reg[31] [12]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEFEFEE)) 
    \ex_regs1[14]_i_2 
       (.I0(\ex_regs1[14]_i_3_n_0 ),
        .I1(\ex_regs1[14]_i_4_n_0 ),
        .I2(reset_global_reg),
        .I3(\ex_regs1_reg[14] ),
        .I4(\ex_regs1_reg[14]_0 ),
        .I5(\ex_regs1_reg[14]_1 ),
        .O(\wb_data_reg[16] [2]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \ex_regs1[14]_i_3 
       (.I0(\ex_regs1[16]_i_6_n_0 ),
        .I1(\ex_regs2[14]_i_6_n_0 ),
        .I2(\ex_regs1[12]_i_4_n_0 ),
        .O(\ex_regs1[14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \ex_regs1[14]_i_4 
       (.I0(\ex_regs1[31]_i_8_n_0 ),
        .I1(\ex_regs1_reg[31] [14]),
        .I2(\regfile/rdata11 ),
        .I3(registers[6]),
        .I4(ex_regd_en_reg_0),
        .O(\ex_regs1[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFAEFFFF)) 
    \ex_regs1[15]_i_1 
       (.I0(\ex_regs1_reg[15] ),
        .I1(D[15]),
        .I2(reset_global_reg),
        .I3(\ex_regs1[15]_i_3_n_0 ),
        .I4(\ex_regs1[15]_i_4_n_0 ),
        .I5(stall),
        .O(\mem_data_reg[31] [13]));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \ex_regs1[15]_i_11 
       (.I0(\ex_regs1[30]_i_7_n_0 ),
        .I1(\id/data4 [15]),
        .I2(\id_instr_reg[16]_rep_0 ),
        .I3(\ex_regs1[16]_i_13_n_0 ),
        .I4(\id_instr_reg[15]_rep_0 ),
        .I5(\ex_regs1[30]_i_6_n_0 ),
        .O(\ex_regs1[15]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \ex_regs1[15]_i_3 
       (.I0(\ex_regs1[31]_i_8_n_0 ),
        .I1(\ex_regs1_reg[31] [15]),
        .I2(\regfile/rdata11 ),
        .I3(registers[7]),
        .I4(ex_regd_en_reg_0),
        .O(\ex_regs1[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ex_regs1[15]_i_4 
       (.I0(\ex_regs1[15]_i_6_n_0 ),
        .I1(\ex_regs1[12]_i_4_n_0 ),
        .O(\ex_regs1[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs1[15]_i_6 
       (.I0(\ex_regs1[16]_i_6_n_0 ),
        .I1(\ex_regs1[15]_i_11_n_0 ),
        .O(\ex_regs1[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFAE)) 
    \ex_regs1[16]_i_1 
       (.I0(\ex_regs1_reg[16] ),
        .I1(D[16]),
        .I2(reset_global_reg),
        .I3(\ex_regs1[16]_i_3_n_0 ),
        .I4(\ex_regs1[16]_i_4_n_0 ),
        .I5(stall),
        .O(\mem_data_reg[31] [14]));
  LUT6 #(
    .INIT(64'h200000000000008A)) 
    \ex_regs1[16]_i_12 
       (.I0(\leds_OBUF[7]_inst_i_9_n_0 ),
        .I1(Q[0]),
        .I2(id_instr_in[2]),
        .I3(id_instr_in[6]),
        .I4(id_instr_in[5]),
        .I5(id_instr_in[3]),
        .O(\ex_regs1[16]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF54545554)) 
    \ex_regs1[16]_i_13 
       (.I0(id_instr_in[3]),
        .I1(id_instr_in[5]),
        .I2(id_instr_in[6]),
        .I3(id_instr_in[2]),
        .I4(Q[0]),
        .I5(\ex_regs1[11]_i_13_0 ),
        .O(\ex_regs1[16]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \ex_regs1[16]_i_3 
       (.I0(\ex_regs1[31]_i_8_n_0 ),
        .I1(\ex_regs1_reg[31] [16]),
        .I2(\regfile/rdata11 ),
        .I3(registers[8]),
        .I4(ex_regd_en_reg_0),
        .O(\ex_regs1[16]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \ex_regs1[16]_i_4 
       (.I0(\ex_regs1[16]_i_6_n_0 ),
        .I1(\ex_regs1[16]_i_7_n_0 ),
        .I2(\ex_regs1[12]_i_4_n_0 ),
        .O(\ex_regs1[16]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT5 #(
    .INIT(32'h0000FFDF)) 
    \ex_regs1[16]_i_6 
       (.I0(\id_instr_reg[4]_0 ),
        .I1(\ex_alu_opcode_reg[5]_0 ),
        .I2(id_instr_in[31]),
        .I3(\ex_regs1[16]_i_12_n_0 ),
        .I4(\ex_regs1[30]_i_19_n_0 ),
        .O(\ex_regs1[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \ex_regs1[16]_i_7 
       (.I0(\ex_regs1[30]_i_7_n_0 ),
        .I1(\id/data4 [16]),
        .I2(\id_instr_reg[16]_rep_0 ),
        .I3(\ex_regs1[30]_i_6_n_0 ),
        .I4(Q[3]),
        .I5(\ex_regs1[16]_i_13_n_0 ),
        .O(\ex_regs1[16]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    \ex_regs1[17]_i_3 
       (.I0(\ex_regs1[16]_i_6_n_0 ),
        .I1(\ex_regs1[17]_i_7_n_0 ),
        .I2(\ex_regs1[12]_i_4_n_0 ),
        .O(\id_instr_reg[31]_3 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \ex_regs1[17]_i_7 
       (.I0(\ex_regs1[30]_i_7_n_0 ),
        .I1(\id/data4 [17]),
        .I2(Q[4]),
        .I3(\ex_regs1[16]_i_13_n_0 ),
        .I4(Q[3]),
        .I5(\ex_regs1[30]_i_6_n_0 ),
        .O(\ex_regs1[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \ex_regs1[17]_i_8 
       (.I0(\ex_regs1[17]_i_4 ),
        .I1(Q[5]),
        .I2(\ex_regs1[17]_i_4_0 ),
        .I3(\regfile/rdata11 ),
        .I4(\ex_regs1_reg[31] [17]),
        .I5(\ex_regs1[31]_i_8_n_0 ),
        .O(\id_instr_reg[19]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    \ex_regs1[18]_i_3 
       (.I0(\ex_regs1[16]_i_6_n_0 ),
        .I1(\ex_regs1[18]_i_7_n_0 ),
        .I2(\ex_regs1[12]_i_4_n_0 ),
        .O(\id_instr_reg[31]_4 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \ex_regs1[18]_i_7 
       (.I0(\ex_regs1[30]_i_7_n_0 ),
        .I1(\id/data4 [18]),
        .I2(Q[4]),
        .I3(\ex_regs1[30]_i_6_n_0 ),
        .I4(Q[5]),
        .I5(\ex_regs1[16]_i_13_n_0 ),
        .O(\ex_regs1[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \ex_regs1[18]_i_8 
       (.I0(\ex_regs1[18]_i_4 ),
        .I1(Q[5]),
        .I2(\ex_regs1[18]_i_4_0 ),
        .I3(\regfile/rdata11 ),
        .I4(\ex_regs1_reg[31] [18]),
        .I5(\ex_regs1[31]_i_8_n_0 ),
        .O(\id_instr_reg[19]_0 [4]));
  LUT6 #(
    .INIT(64'h00000000FFFFFFAE)) 
    \ex_regs1[19]_i_1 
       (.I0(\ex_regs1_reg[19] ),
        .I1(D[17]),
        .I2(reset_global_reg),
        .I3(\ex_regs1[19]_i_3_n_0 ),
        .I4(\ex_regs1[19]_i_4_n_0 ),
        .I5(stall),
        .O(\mem_data_reg[31] [15]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \ex_regs1[19]_i_3 
       (.I0(\ex_regs1[31]_i_8_n_0 ),
        .I1(\ex_regs1_reg[31] [19]),
        .I2(\regfile/rdata11 ),
        .I3(registers[9]),
        .I4(ex_regd_en_reg_0),
        .O(\ex_regs1[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h80AA8080AAAAAAAA)) 
    \ex_regs1[19]_i_4 
       (.I0(\ex_regs1[12]_i_4_n_0 ),
        .I1(\ex_regs1[30]_i_6_n_0 ),
        .I2(Q[5]),
        .I3(\ex_regs1[30]_i_7_n_0 ),
        .I4(\id/data4 [19]),
        .I5(\ex_regs1[30]_i_9_n_0 ),
        .O(\ex_regs1[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AEFFAEAE)) 
    \ex_regs1[1]_i_1 
       (.I0(\id_instr_reg[21]_0 ),
        .I1(\ex_regs2[31]_i_2_0 [1]),
        .I2(\ex_regs1_reg[1] ),
        .I3(reset_global_reg),
        .I4(D[1]),
        .I5(stall),
        .O(\mem_data_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ex_regs1[1]_i_2 
       (.I0(\ex_regs1[1]_i_3_n_0 ),
        .I1(\ex_regs1[12]_i_4_n_0 ),
        .I2(ex_regd_en_reg_0),
        .I3(id_regs1_in[1]),
        .O(\id_instr_reg[21]_0 ));
  LUT4 #(
    .INIT(16'h000E)) 
    \ex_regs1[1]_i_3 
       (.I0(\ex_regs1[4]_i_6_n_0 ),
        .I1(Q[6]),
        .I2(\ex_regs1[1]_i_5_n_0 ),
        .I3(\ex_regs1[4]_i_8_n_0 ),
        .O(\ex_regs1[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \ex_regs1[1]_i_4 
       (.I0(\ex_regs1[1]_i_2_0 ),
        .I1(Q[5]),
        .I2(\ex_regs1[1]_i_2_1 ),
        .I3(\regfile/rdata11 ),
        .I4(\ex_regs1_reg[31] [1]),
        .I5(\ex_regs1[31]_i_8_n_0 ),
        .O(id_regs1_in[1]));
  LUT6 #(
    .INIT(64'h444F444F444FFFFF)) 
    \ex_regs1[1]_i_5 
       (.I0(id_pc_in[1]),
        .I1(\ex_regs2[10]_i_7_n_0 ),
        .I2(id_instr_in[8]),
        .I3(\ex_regs1[4]_i_10_n_0 ),
        .I4(Q[7]),
        .I5(\ex_regs2[10]_i_8_n_0 ),
        .O(\ex_regs1[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ex_regs1[20]_i_1 
       (.I0(\ex_regs1[20]_i_2_n_0 ),
        .I1(stall),
        .O(\mem_data_reg[31] [16]));
  LUT6 #(
    .INIT(64'h2222222200000002)) 
    \ex_regs1[20]_i_2 
       (.I0(\ex_regs1[20]_i_3_n_0 ),
        .I1(\ex_regs1[20]_i_4_n_0 ),
        .I2(\ex_regs2_reg[31] ),
        .I3(\ex_regs1_reg[20] ),
        .I4(\ex_regs1_reg[20]_0 ),
        .I5(reset_global_reg),
        .O(\ex_regs1[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h70770000FFFFFFFF)) 
    \ex_regs1[20]_i_3 
       (.I0(id_instr_in[20]),
        .I1(\ex_regs1[30]_i_6_n_0 ),
        .I2(\ex_regs1[30]_i_7_n_0 ),
        .I3(\id/data4 [20]),
        .I4(\ex_regs1[30]_i_9_n_0 ),
        .I5(\ex_regs1[12]_i_4_n_0 ),
        .O(\ex_regs1[20]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ex_regs1[20]_i_4 
       (.I0(ex_regd_en_reg_0),
        .I1(id_regs1_in[20]),
        .I2(\ex_regs1_reg[1] ),
        .I3(\ex_regs2[31]_i_2_0 [20]),
        .O(\ex_regs1[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \ex_regs1[20]_i_7 
       (.I0(\ex_regs1[20]_i_4_0 ),
        .I1(Q[5]),
        .I2(\ex_regs1[20]_i_4_1 ),
        .I3(\regfile/rdata11 ),
        .I4(\ex_regs1_reg[31] [20]),
        .I5(\ex_regs1[31]_i_8_n_0 ),
        .O(id_regs1_in[20]));
  LUT6 #(
    .INIT(64'h80AA8080AAAAAAAA)) 
    \ex_regs1[21]_i_3 
       (.I0(\ex_regs1[12]_i_4_n_0 ),
        .I1(Q[6]),
        .I2(\ex_regs1[30]_i_6_n_0 ),
        .I3(\ex_regs1[30]_i_7_n_0 ),
        .I4(\id/data4 [21]),
        .I5(\ex_regs1[30]_i_9_n_0 ),
        .O(\id_instr_reg[21]_1 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \ex_regs1[21]_i_7 
       (.I0(\ex_regs1[21]_i_4 ),
        .I1(Q[5]),
        .I2(\ex_regs1[21]_i_4_0 ),
        .I3(\regfile/rdata11 ),
        .I4(\ex_regs1_reg[31] [21]),
        .I5(\ex_regs1[31]_i_8_n_0 ),
        .O(\id_instr_reg[19]_0 [5]));
  LUT6 #(
    .INIT(64'h00000000FFAEFFFF)) 
    \ex_regs1[22]_i_1 
       (.I0(\ex_regs1_reg[22] ),
        .I1(D[18]),
        .I2(reset_global_reg),
        .I3(\ex_regs1[22]_i_3_n_0 ),
        .I4(\ex_regs1[22]_i_4_n_0 ),
        .I5(stall),
        .O(\mem_data_reg[31] [17]));
  LUT2 #(
    .INIT(4'h6)) 
    \ex_regs1[22]_i_12 
       (.I0(id_pc_in[22]),
        .I1(Q[7]),
        .O(\ex_regs1[22]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ex_regs1[22]_i_13 
       (.I0(id_pc_in[21]),
        .I1(Q[6]),
        .O(\ex_regs1[22]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ex_regs1[22]_i_14 
       (.I0(id_pc_in[20]),
        .I1(\id_instr_reg[20]_rep__1_0 ),
        .O(\ex_regs1[22]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ex_regs1[22]_i_15 
       (.I0(id_pc_in[19]),
        .I1(Q[5]),
        .O(\ex_regs1[22]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ex_regs1[22]_i_24 
       (.I0(id_pc_in[18]),
        .I1(Q[4]),
        .O(\ex_regs1[22]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ex_regs1[22]_i_25 
       (.I0(id_pc_in[17]),
        .I1(Q[3]),
        .O(\ex_regs1[22]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ex_regs1[22]_i_26 
       (.I0(id_pc_in[16]),
        .I1(\id_instr_reg[16]_rep_0 ),
        .O(\ex_regs1[22]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ex_regs1[22]_i_27 
       (.I0(id_pc_in[15]),
        .I1(\id_instr_reg[15]_rep_0 ),
        .O(\ex_regs1[22]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \ex_regs1[22]_i_3 
       (.I0(\ex_regs1[31]_i_8_n_0 ),
        .I1(\ex_regs1_reg[31] [22]),
        .I2(\regfile/rdata11 ),
        .I3(registers[10]),
        .I4(ex_regd_en_reg_0),
        .O(\ex_regs1[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h70770000FFFFFFFF)) 
    \ex_regs1[22]_i_4 
       (.I0(Q[7]),
        .I1(\ex_regs1[30]_i_6_n_0 ),
        .I2(\ex_regs1[30]_i_7_n_0 ),
        .I3(\id/data4 [22]),
        .I4(\ex_regs1[30]_i_9_n_0 ),
        .I5(\ex_regs1[12]_i_4_n_0 ),
        .O(\ex_regs1[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFAEFFFF)) 
    \ex_regs1[23]_i_1 
       (.I0(\ex_regs1_reg[23] ),
        .I1(D[19]),
        .I2(reset_global_reg),
        .I3(\ex_regs1[23]_i_3_n_0 ),
        .I4(\ex_regs1[23]_i_4_n_0 ),
        .I5(stall),
        .O(\mem_data_reg[31] [18]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \ex_regs1[23]_i_3 
       (.I0(\ex_regs1[31]_i_8_n_0 ),
        .I1(\ex_regs1_reg[31] [23]),
        .I2(\regfile/rdata11 ),
        .I3(registers[11]),
        .I4(ex_regd_en_reg_0),
        .O(\ex_regs1[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h70770000FFFFFFFF)) 
    \ex_regs1[23]_i_4 
       (.I0(Q[8]),
        .I1(\ex_regs1[30]_i_6_n_0 ),
        .I2(\ex_regs1[30]_i_7_n_0 ),
        .I3(\id/data4 [23]),
        .I4(\ex_regs1[30]_i_9_n_0 ),
        .I5(\ex_regs1[12]_i_4_n_0 ),
        .O(\ex_regs1[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFAEFFFF)) 
    \ex_regs1[24]_i_1 
       (.I0(\ex_regs1_reg[24] ),
        .I1(D[20]),
        .I2(reset_global_reg),
        .I3(\ex_regs1[24]_i_3_n_0 ),
        .I4(\ex_regs1[24]_i_4_n_0 ),
        .I5(stall),
        .O(\mem_data_reg[31] [19]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \ex_regs1[24]_i_3 
       (.I0(\ex_regs1[31]_i_8_n_0 ),
        .I1(\ex_regs1_reg[31] [24]),
        .I2(\regfile/rdata11 ),
        .I3(registers[12]),
        .I4(ex_regd_en_reg_0),
        .O(\ex_regs1[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h70770000FFFFFFFF)) 
    \ex_regs1[24]_i_4 
       (.I0(Q[9]),
        .I1(\ex_regs1[30]_i_6_n_0 ),
        .I2(\ex_regs1[30]_i_7_n_0 ),
        .I3(\id/data4 [24]),
        .I4(\ex_regs1[30]_i_9_n_0 ),
        .I5(\ex_regs1[12]_i_4_n_0 ),
        .O(\ex_regs1[24]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs1[25]_i_1 
       (.I0(id_regs1_out[25]),
        .I1(stall),
        .O(\mem_data_reg[31] [20]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFFFFFE)) 
    \ex_regs1[25]_i_2 
       (.I0(\ex_regs1[25]_i_3_n_0 ),
        .I1(\ex_regs1[25]_i_4_n_0 ),
        .I2(\ex_regs2_reg[31] ),
        .I3(\ex_regs1_reg[25] ),
        .I4(\ex_regs1_reg[25]_0 ),
        .I5(reset_global_reg),
        .O(id_regs1_out[25]));
  LUT6 #(
    .INIT(64'h80AA8080AAAAAAAA)) 
    \ex_regs1[25]_i_3 
       (.I0(\ex_regs1[12]_i_4_n_0 ),
        .I1(id_instr_in[25]),
        .I2(\ex_regs1[30]_i_6_n_0 ),
        .I3(\ex_regs1[30]_i_7_n_0 ),
        .I4(\id/data4 [25]),
        .I5(\ex_regs1[30]_i_9_n_0 ),
        .O(\ex_regs1[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ex_regs1[25]_i_4 
       (.I0(ex_regd_en_reg_0),
        .I1(id_regs1_in[25]),
        .I2(\ex_regs1_reg[1] ),
        .I3(\ex_regs2[31]_i_2_0 [25]),
        .O(\ex_regs1[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \ex_regs1[25]_i_7 
       (.I0(\ex_regs1[25]_i_4_0 ),
        .I1(Q[5]),
        .I2(\ex_regs1[25]_i_4_1 ),
        .I3(\regfile/rdata11 ),
        .I4(\ex_regs1_reg[31] [25]),
        .I5(\ex_regs1[31]_i_8_n_0 ),
        .O(id_regs1_in[25]));
  LUT6 #(
    .INIT(64'h00000000FFAEFFFF)) 
    \ex_regs1[26]_i_1 
       (.I0(\ex_regs1_reg[26] ),
        .I1(D[21]),
        .I2(reset_global_reg),
        .I3(\ex_regs1[26]_i_3_n_0 ),
        .I4(\ex_regs1[26]_i_4_n_0 ),
        .I5(stall),
        .O(\mem_data_reg[31] [21]));
  LUT2 #(
    .INIT(4'h6)) 
    \ex_regs1[26]_i_11 
       (.I0(id_pc_in[26]),
        .I1(id_instr_in[26]),
        .O(\ex_regs1[26]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ex_regs1[26]_i_12 
       (.I0(id_pc_in[25]),
        .I1(id_instr_in[25]),
        .O(\ex_regs1[26]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ex_regs1[26]_i_13 
       (.I0(id_pc_in[24]),
        .I1(Q[9]),
        .O(\ex_regs1[26]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ex_regs1[26]_i_14 
       (.I0(id_pc_in[23]),
        .I1(Q[8]),
        .O(\ex_regs1[26]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \ex_regs1[26]_i_3 
       (.I0(\ex_regs1[31]_i_8_n_0 ),
        .I1(\ex_regs1_reg[31] [26]),
        .I2(\regfile/rdata11 ),
        .I3(registers[13]),
        .I4(ex_regd_en_reg_0),
        .O(\ex_regs1[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h70770000FFFFFFFF)) 
    \ex_regs1[26]_i_4 
       (.I0(id_instr_in[26]),
        .I1(\ex_regs1[30]_i_6_n_0 ),
        .I2(\ex_regs1[30]_i_7_n_0 ),
        .I3(\id/data4 [26]),
        .I4(\ex_regs1[30]_i_9_n_0 ),
        .I5(\ex_regs1[12]_i_4_n_0 ),
        .O(\ex_regs1[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFAEFFFF)) 
    \ex_regs1[27]_i_1 
       (.I0(\ex_regs1_reg[27] ),
        .I1(D[22]),
        .I2(reset_global_reg),
        .I3(\ex_regs1[27]_i_3_n_0 ),
        .I4(\ex_regs1[27]_i_4_n_0 ),
        .I5(stall),
        .O(\mem_data_reg[31] [22]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \ex_regs1[27]_i_3 
       (.I0(\ex_regs1[31]_i_8_n_0 ),
        .I1(\ex_regs1_reg[31] [27]),
        .I2(\regfile/rdata11 ),
        .I3(registers[14]),
        .I4(ex_regd_en_reg_0),
        .O(\ex_regs1[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h70770000FFFFFFFF)) 
    \ex_regs1[27]_i_4 
       (.I0(id_instr_in[27]),
        .I1(\ex_regs1[30]_i_6_n_0 ),
        .I2(\ex_regs1[30]_i_7_n_0 ),
        .I3(\id/data4 [27]),
        .I4(\ex_regs1[30]_i_9_n_0 ),
        .I5(\ex_regs1[12]_i_4_n_0 ),
        .O(\ex_regs1[27]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs1[28]_i_1 
       (.I0(id_regs1_out[28]),
        .I1(stall),
        .O(\mem_data_reg[31] [23]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFFFFFE)) 
    \ex_regs1[28]_i_2 
       (.I0(\ex_regs1[28]_i_3_n_0 ),
        .I1(\ex_regs1[28]_i_4_n_0 ),
        .I2(\ex_regs2_reg[31] ),
        .I3(\ex_regs1_reg[28] ),
        .I4(\ex_regs1_reg[28]_0 ),
        .I5(reset_global_reg),
        .O(id_regs1_out[28]));
  LUT6 #(
    .INIT(64'h80AA8080AAAAAAAA)) 
    \ex_regs1[28]_i_3 
       (.I0(\ex_regs1[12]_i_4_n_0 ),
        .I1(id_instr_in[28]),
        .I2(\ex_regs1[30]_i_6_n_0 ),
        .I3(\ex_regs1[30]_i_7_n_0 ),
        .I4(\id/data4 [28]),
        .I5(\ex_regs1[30]_i_9_n_0 ),
        .O(\ex_regs1[28]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ex_regs1[28]_i_4 
       (.I0(ex_regd_en_reg_0),
        .I1(id_regs1_in[28]),
        .I2(\ex_regs1_reg[1] ),
        .I3(\ex_regs2[31]_i_2_0 [28]),
        .O(\ex_regs1[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \ex_regs1[28]_i_7 
       (.I0(\ex_regs1[28]_i_4_0 ),
        .I1(Q[5]),
        .I2(\ex_regs1[28]_i_4_1 ),
        .I3(\regfile/rdata11 ),
        .I4(\ex_regs1_reg[31] [28]),
        .I5(\ex_regs1[31]_i_8_n_0 ),
        .O(id_regs1_in[28]));
  LUT6 #(
    .INIT(64'h70770000FFFFFFFF)) 
    \ex_regs1[29]_i_3 
       (.I0(id_instr_in[29]),
        .I1(\ex_regs1[30]_i_6_n_0 ),
        .I2(\ex_regs1[30]_i_7_n_0 ),
        .I3(\id/data4 [29]),
        .I4(\ex_regs1[30]_i_9_n_0 ),
        .I5(\ex_regs1[12]_i_4_n_0 ),
        .O(\id_instr_reg[29]_1 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \ex_regs1[29]_i_7 
       (.I0(\ex_regs1[29]_i_4 ),
        .I1(Q[5]),
        .I2(\ex_regs1[29]_i_4_0 ),
        .I3(\regfile/rdata11 ),
        .I4(\ex_regs1_reg[31] [29]),
        .I5(\ex_regs1[31]_i_8_n_0 ),
        .O(\id_instr_reg[19]_0 [6]));
  LUT6 #(
    .INIT(64'h00000000BAFFBABA)) 
    \ex_regs1[2]_i_1 
       (.I0(\id_instr_reg[22]_0 ),
        .I1(\ex_regs1_reg[1] ),
        .I2(\ex_regs2[31]_i_2_0 [2]),
        .I3(reset_global_reg),
        .I4(D[2]),
        .I5(stall),
        .O(\mem_data_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \ex_regs1[2]_i_2 
       (.I0(\ex_regs1[2]_i_3_n_0 ),
        .I1(\ex_regs1[12]_i_4_n_0 ),
        .I2(ex_regd_en_reg_0),
        .I3(id_regs1_in[2]),
        .O(\id_instr_reg[22]_0 ));
  LUT4 #(
    .INIT(16'hFFF1)) 
    \ex_regs1[2]_i_3 
       (.I0(\ex_regs1[4]_i_6_n_0 ),
        .I1(Q[7]),
        .I2(\ex_regs1[2]_i_5_n_0 ),
        .I3(\ex_regs1[4]_i_8_n_0 ),
        .O(\ex_regs1[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \ex_regs1[2]_i_4 
       (.I0(\ex_regs1[2]_i_2_0 ),
        .I1(Q[5]),
        .I2(\ex_regs1[2]_i_2_1 ),
        .I3(\regfile/rdata11 ),
        .I4(\ex_regs1_reg[31] [2]),
        .I5(\ex_regs1[31]_i_8_n_0 ),
        .O(id_regs1_in[2]));
  LUT6 #(
    .INIT(64'h444F444F444FFFFF)) 
    \ex_regs1[2]_i_5 
       (.I0(id_pc_in[2]),
        .I1(\ex_regs2[10]_i_7_n_0 ),
        .I2(id_instr_in[9]),
        .I3(\ex_regs1[4]_i_10_n_0 ),
        .I4(Q[8]),
        .I5(\ex_regs2[10]_i_8_n_0 ),
        .O(\ex_regs1[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFAEFFFF)) 
    \ex_regs1[30]_i_1 
       (.I0(\ex_regs1_reg[30] ),
        .I1(D[23]),
        .I2(reset_global_reg),
        .I3(\wb_data_reg[30] ),
        .I4(\id_instr_reg[30]_0 ),
        .I5(stall),
        .O(\mem_data_reg[31] [24]));
  LUT2 #(
    .INIT(4'h6)) 
    \ex_regs1[30]_i_14 
       (.I0(id_pc_in[30]),
        .I1(id_instr_in[30]),
        .O(\ex_regs1[30]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ex_regs1[30]_i_15 
       (.I0(id_pc_in[29]),
        .I1(id_instr_in[29]),
        .O(\ex_regs1[30]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ex_regs1[30]_i_16 
       (.I0(id_pc_in[28]),
        .I1(id_instr_in[28]),
        .O(\ex_regs1[30]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ex_regs1[30]_i_17 
       (.I0(id_pc_in[27]),
        .I1(id_instr_in[27]),
        .O(\ex_regs1[30]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \ex_regs1[30]_i_18 
       (.I0(Q[0]),
        .I1(id_instr_in[2]),
        .I2(id_instr_in[6]),
        .I3(id_instr_in[5]),
        .I4(id_instr_in[1]),
        .I5(id_instr_in[0]),
        .O(\id_instr_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h001000F000100010)) 
    \ex_regs1[30]_i_19 
       (.I0(Q[0]),
        .I1(\ex_regs1[30]_i_28_n_0 ),
        .I2(id_instr_in[31]),
        .I3(\id_instr_reg[4]_0 ),
        .I4(\ex_regs1[30]_i_29_n_0 ),
        .I5(\ex_regs1[30]_i_30_n_0 ),
        .O(\ex_regs1[30]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFF7)) 
    \ex_regs1[30]_i_28 
       (.I0(id_instr_in[0]),
        .I1(id_instr_in[1]),
        .I2(id_instr_in[2]),
        .I3(id_instr_in[3]),
        .I4(id_instr_in[5]),
        .I5(id_instr_in[6]),
        .O(\ex_regs1[30]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFEFFF)) 
    \ex_regs1[30]_i_29 
       (.I0(id_instr_in[3]),
        .I1(id_instr_in[6]),
        .I2(Q[0]),
        .I3(\leds_OBUF[7]_inst_i_9_n_0 ),
        .I4(id_instr_in[2]),
        .I5(id_instr_in[5]),
        .O(\ex_regs1[30]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \ex_regs1[30]_i_3 
       (.I0(\ex_regs1[31]_i_8_n_0 ),
        .I1(\ex_regs1_reg[31] [30]),
        .I2(\regfile/rdata11 ),
        .I3(registers[15]),
        .I4(ex_regd_en_reg_0),
        .O(\wb_data_reg[30] ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'hEEAB)) 
    \ex_regs1[30]_i_30 
       (.I0(\ex_regs1[31]_i_20_n_0 ),
        .I1(id_instr_in[14]),
        .I2(id_instr_in[12]),
        .I3(id_instr_in[13]),
        .O(\ex_regs1[30]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h70770000FFFFFFFF)) 
    \ex_regs1[30]_i_4 
       (.I0(id_instr_in[30]),
        .I1(\ex_regs1[30]_i_6_n_0 ),
        .I2(\ex_regs1[30]_i_7_n_0 ),
        .I3(\id/data4 [30]),
        .I4(\ex_regs1[30]_i_9_n_0 ),
        .I5(\ex_regs1[12]_i_4_n_0 ),
        .O(\id_instr_reg[30]_0 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \ex_regs1[30]_i_6 
       (.I0(id_instr_in[3]),
        .I1(id_instr_in[5]),
        .I2(id_instr_in[6]),
        .I3(id_instr_in[2]),
        .I4(Q[0]),
        .I5(\leds_OBUF[7]_inst_i_9_n_0 ),
        .O(\ex_regs1[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    \ex_regs1[30]_i_7 
       (.I0(id_instr_in[5]),
        .I1(id_instr_in[2]),
        .I2(\leds_OBUF[7]_inst_i_9_n_0 ),
        .I3(Q[0]),
        .I4(id_instr_in[6]),
        .I5(id_instr_in[3]),
        .O(\ex_regs1[30]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'h00DF)) 
    \ex_regs1[30]_i_9 
       (.I0(id_instr_in[31]),
        .I1(\ex_alu_opcode_reg[5]_0 ),
        .I2(\id_instr_reg[4]_0 ),
        .I3(\ex_regs1[30]_i_19_n_0 ),
        .O(\ex_regs1[30]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFAE)) 
    \ex_regs1[31]_i_1 
       (.I0(\ex_regs1_reg[31]_0 ),
        .I1(D[24]),
        .I2(reset_global_reg),
        .I3(\wb_data_reg[31] ),
        .I4(reset_global_reg_0),
        .I5(stall),
        .O(\mem_data_reg[31] [25]));
  LUT6 #(
    .INIT(64'h8080FF80FFFFFFFF)) 
    \ex_regs1[31]_i_11 
       (.I0(\ex_regs1[31]_i_19_n_0 ),
        .I1(\ex_regs1[31]_i_20_n_0 ),
        .I2(id_instr_in[31]),
        .I3(\id/data4 [31]),
        .I4(\ex_regs1[30]_i_7_n_0 ),
        .I5(\ex_regs1[30]_i_9_n_0 ),
        .O(\ex_regs1[31]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFAFA6FF6)) 
    \ex_regs1[31]_i_12 
       (.I0(Q[3]),
        .I1(\ex_regs1[31]_i_6_0 [2]),
        .I2(\id_instr_reg[16]_rep__0_0 ),
        .I3(\ex_regs1[31]_i_6_0 [1]),
        .I4(\id_pc_reg[0]_0 ),
        .O(\ex_regs1[31]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFAFA6FF6)) 
    \ex_regs1[31]_i_13 
       (.I0(Q[5]),
        .I1(\ex_regs1[31]_i_6_0 [4]),
        .I2(Q[4]),
        .I3(\ex_regs1[31]_i_6_0 [3]),
        .I4(\id_pc_reg[0]_0 ),
        .O(\ex_regs1[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ex_regs1[31]_i_14 
       (.I0(\id_instr_reg[15]_rep_0 ),
        .I1(\ex_regs2[0]_i_3_0 [0]),
        .I2(\ex_regs2[0]_i_3_0 [2]),
        .I3(Q[3]),
        .I4(\ex_regs2[0]_i_3_0 [1]),
        .I5(\id_instr_reg[16]_rep_0 ),
        .O(\ex_regs1[31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFEFE3FFAFFFFFFFF)) 
    \ex_regs1[31]_i_19 
       (.I0(id_instr_in[3]),
        .I1(id_instr_in[5]),
        .I2(id_instr_in[6]),
        .I3(id_instr_in[2]),
        .I4(Q[0]),
        .I5(\leds_OBUF[7]_inst_i_9_n_0 ),
        .O(\ex_regs1[31]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h000C020300000000)) 
    \ex_regs1[31]_i_20 
       (.I0(id_instr_in[5]),
        .I1(id_instr_in[2]),
        .I2(id_instr_in[3]),
        .I3(id_instr_in[6]),
        .I4(Q[0]),
        .I5(\leds_OBUF[7]_inst_i_9_n_0 ),
        .O(\ex_regs1[31]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \ex_regs1[31]_i_3 
       (.I0(\ex_regs1[31]_i_6_n_0 ),
        .I1(\ex_regs1_reg[1]_0 ),
        .I2(\id_instr_reg[13]_0 ),
        .O(reset_global_reg));
  LUT2 #(
    .INIT(4'h6)) 
    \ex_regs1[31]_i_30 
       (.I0(id_pc_in[31]),
        .I1(id_instr_in[31]),
        .O(\ex_regs1[31]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \ex_regs1[31]_i_4 
       (.I0(\ex_regs1[31]_i_8_n_0 ),
        .I1(\ex_regs1_reg[31] [31]),
        .I2(\regfile/rdata11 ),
        .I3(registers[16]),
        .I4(ex_regd_en_reg_0),
        .O(\wb_data_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ex_regs1[31]_i_5 
       (.I0(\ex_regs1[12]_i_4_n_0 ),
        .I1(\ex_regs1[31]_i_11_n_0 ),
        .O(reset_global_reg_0));
  LUT6 #(
    .INIT(64'h0000000000004100)) 
    \ex_regs1[31]_i_6 
       (.I0(\id_pc_reg[0]_0 ),
        .I1(\ex_regs1[31]_i_6_0 [0]),
        .I2(\id_instr_reg[15]_rep__0_0 ),
        .I3(mem_regd_en_in),
        .I4(\ex_regs1[31]_i_12_n_0 ),
        .I5(\ex_regs1[31]_i_13_n_0 ),
        .O(\ex_regs1[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ex_regs1[31]_i_8 
       (.I0(Q[4]),
        .I1(\id_instr_reg[16]_rep__0_0 ),
        .I2(\id_instr_reg[15]_rep__0_0 ),
        .I3(Q[5]),
        .I4(Q[3]),
        .O(\ex_regs1[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9000009000000000)) 
    \ex_regs1[31]_i_9 
       (.I0(Q[5]),
        .I1(\ex_regs2[0]_i_3_0 [4]),
        .I2(\ex_regs1[31]_i_14_n_0 ),
        .I3(\ex_regs2[0]_i_3_0 [3]),
        .I4(Q[4]),
        .I5(wb_regd_en_in),
        .O(\regfile/rdata11 ));
  LUT6 #(
    .INIT(64'h00000000AEFFAEAE)) 
    \ex_regs1[3]_i_1 
       (.I0(\id_instr_reg[23]_0 ),
        .I1(\ex_regs2[31]_i_2_0 [3]),
        .I2(\ex_regs1_reg[1] ),
        .I3(reset_global_reg),
        .I4(D[3]),
        .I5(stall),
        .O(\mem_data_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ex_regs1[3]_i_2 
       (.I0(\ex_regs1[3]_i_3_n_0 ),
        .I1(\ex_regs1[12]_i_4_n_0 ),
        .I2(ex_regd_en_reg_0),
        .I3(id_regs1_in[3]),
        .O(\id_instr_reg[23]_0 ));
  LUT4 #(
    .INIT(16'h000E)) 
    \ex_regs1[3]_i_3 
       (.I0(\ex_regs1[4]_i_6_n_0 ),
        .I1(Q[8]),
        .I2(\ex_regs1[3]_i_5_n_0 ),
        .I3(\ex_regs1[4]_i_8_n_0 ),
        .O(\ex_regs1[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \ex_regs1[3]_i_4 
       (.I0(\ex_regs1[3]_i_2_0 ),
        .I1(Q[5]),
        .I2(\ex_regs1[3]_i_2_1 ),
        .I3(\regfile/rdata11 ),
        .I4(\ex_regs1_reg[31] [3]),
        .I5(\ex_regs1[31]_i_8_n_0 ),
        .O(id_regs1_in[3]));
  LUT6 #(
    .INIT(64'h11F111F111F1FFFF)) 
    \ex_regs1[3]_i_5 
       (.I0(\ex_regs1[4]_i_10_n_0 ),
        .I1(id_instr_in[10]),
        .I2(\ex_regs2[10]_i_7_n_0 ),
        .I3(id_pc_in[3]),
        .I4(Q[9]),
        .I5(\ex_regs2[10]_i_8_n_0 ),
        .O(\ex_regs1[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs1[4]_i_1 
       (.I0(id_regs1_out[4]),
        .I1(stall),
        .O(\mem_data_reg[31] [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFDF7FDF)) 
    \ex_regs1[4]_i_10 
       (.I0(id_instr_in[5]),
        .I1(id_instr_in[2]),
        .I2(\leds_OBUF[7]_inst_i_9_n_0 ),
        .I3(Q[0]),
        .I4(id_instr_in[6]),
        .I5(id_instr_in[3]),
        .O(\ex_regs1[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8FFF8F8)) 
    \ex_regs1[4]_i_2 
       (.I0(\ex_regs1[4]_i_3_n_0 ),
        .I1(\ex_regs1[12]_i_4_n_0 ),
        .I2(\ex_regs1[4]_i_4_n_0 ),
        .I3(reset_global_reg),
        .I4(D[4]),
        .I5(\ex_regs1_reg[4] ),
        .O(id_regs1_out[4]));
  LUT4 #(
    .INIT(16'h000E)) 
    \ex_regs1[4]_i_3 
       (.I0(\ex_regs1[4]_i_6_n_0 ),
        .I1(Q[9]),
        .I2(\ex_regs1[4]_i_7_n_0 ),
        .I3(\ex_regs1[4]_i_8_n_0 ),
        .O(\ex_regs1[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \ex_regs1[4]_i_4 
       (.I0(\ex_regs1[31]_i_8_n_0 ),
        .I1(\ex_regs1_reg[31] [4]),
        .I2(\regfile/rdata11 ),
        .I3(registers[1]),
        .I4(ex_regd_en_reg_0),
        .O(\ex_regs1[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h1800050010000000)) 
    \ex_regs1[4]_i_6 
       (.I0(id_instr_in[3]),
        .I1(id_instr_in[6]),
        .I2(Q[0]),
        .I3(\leds_OBUF[7]_inst_i_9_n_0 ),
        .I4(id_instr_in[2]),
        .I5(id_instr_in[5]),
        .O(\ex_regs1[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h444F444F444FFFFF)) 
    \ex_regs1[4]_i_7 
       (.I0(id_pc_in[4]),
        .I1(\ex_regs2[10]_i_7_n_0 ),
        .I2(id_instr_in[11]),
        .I3(\ex_regs1[4]_i_10_n_0 ),
        .I4(id_instr_in[25]),
        .I5(\ex_regs2[10]_i_8_n_0 ),
        .O(\ex_regs1[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAABAABBA)) 
    \ex_regs1[4]_i_8 
       (.I0(\ex_regs2[10]_i_11_n_0 ),
        .I1(\ex_regs1[31]_i_20_n_0 ),
        .I2(id_instr_in[13]),
        .I3(id_instr_in[14]),
        .I4(id_instr_in[12]),
        .I5(\id_instr_reg[4]_0 ),
        .O(\ex_regs1[4]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ex_regs1[5]_i_3 
       (.I0(\ex_regs1[5]_i_7_n_0 ),
        .I1(\ex_regs1[12]_i_4_n_0 ),
        .O(\id_instr_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hABFFABABABFFEFEF)) 
    \ex_regs1[5]_i_7 
       (.I0(\ex_regs2[10]_i_6_n_0 ),
        .I1(\ex_regs2[10]_i_8_n_0 ),
        .I2(id_instr_in[26]),
        .I3(id_pc_in[5]),
        .I4(\ex_regs2[10]_i_7_n_0 ),
        .I5(id_instr_in[25]),
        .O(\ex_regs1[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \ex_regs1[5]_i_8 
       (.I0(\ex_regs1[5]_i_4 ),
        .I1(Q[5]),
        .I2(\ex_regs1[5]_i_4_0 ),
        .I3(\regfile/rdata11 ),
        .I4(\ex_regs1_reg[31] [5]),
        .I5(\ex_regs1[31]_i_8_n_0 ),
        .O(\id_instr_reg[19]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ex_regs1[6]_i_1 
       (.I0(\ex_regs1[6]_i_2_n_0 ),
        .I1(stall),
        .O(\mem_data_reg[31] [5]));
  LUT6 #(
    .INIT(64'h000000000D000D0D)) 
    \ex_regs1[6]_i_2 
       (.I0(\ex_regs1[12]_i_4_n_0 ),
        .I1(\ex_regs1[6]_i_3_n_0 ),
        .I2(\ex_regs1[6]_i_4_n_0 ),
        .I3(reset_global_reg),
        .I4(D[6]),
        .I5(\ex_regs1_reg[6] ),
        .O(\ex_regs1[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABAFFBAAFBFFFBF)) 
    \ex_regs1[6]_i_3 
       (.I0(\ex_regs2[10]_i_6_n_0 ),
        .I1(id_instr_in[26]),
        .I2(\ex_regs2[10]_i_8_n_0 ),
        .I3(\ex_regs2[10]_i_7_n_0 ),
        .I4(id_pc_in[6]),
        .I5(id_instr_in[27]),
        .O(\ex_regs1[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \ex_regs1[6]_i_4 
       (.I0(\ex_regs1[31]_i_8_n_0 ),
        .I1(\ex_regs1_reg[31] [6]),
        .I2(\regfile/rdata11 ),
        .I3(registers[2]),
        .I4(ex_regd_en_reg_0),
        .O(\ex_regs1[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ex_regs1[7]_i_1 
       (.I0(\ex_regs1[7]_i_2_n_0 ),
        .I1(stall),
        .O(\mem_data_reg[31] [6]));
  LUT6 #(
    .INIT(64'h000D0000000D000D)) 
    \ex_regs1[7]_i_2 
       (.I0(\ex_regs1[12]_i_4_n_0 ),
        .I1(\ex_regs1[7]_i_3_n_0 ),
        .I2(\ex_regs1_reg[7] ),
        .I3(\ex_regs1[7]_i_5_n_0 ),
        .I4(reset_global_reg),
        .I5(D[7]),
        .O(\ex_regs1[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABAFFBAAFBFFFBF)) 
    \ex_regs1[7]_i_3 
       (.I0(\ex_regs2[10]_i_6_n_0 ),
        .I1(id_instr_in[27]),
        .I2(\ex_regs2[10]_i_8_n_0 ),
        .I3(\ex_regs2[10]_i_7_n_0 ),
        .I4(id_pc_in[7]),
        .I5(id_instr_in[28]),
        .O(\ex_regs1[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \ex_regs1[7]_i_5 
       (.I0(\ex_regs1[31]_i_8_n_0 ),
        .I1(\ex_regs1_reg[31] [7]),
        .I2(\regfile/rdata11 ),
        .I3(registers[3]),
        .I4(ex_regd_en_reg_0),
        .O(\ex_regs1[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BAFFBABA)) 
    \ex_regs1[8]_i_1 
       (.I0(\id_pc_reg[8]_0 ),
        .I1(\ex_regs1_reg[1] ),
        .I2(\ex_regs2[31]_i_2_0 [8]),
        .I3(reset_global_reg),
        .I4(D[8]),
        .I5(stall),
        .O(\mem_data_reg[31] [7]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ex_regs1[8]_i_2 
       (.I0(\ex_regs2[8]_i_2_n_0 ),
        .I1(\ex_regs1[12]_i_4_n_0 ),
        .I2(ex_regd_en_reg_0),
        .I3(id_regs1_in[8]),
        .O(\id_pc_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \ex_regs1[8]_i_3 
       (.I0(\ex_regs1[8]_i_2_0 ),
        .I1(Q[5]),
        .I2(\ex_regs1[8]_i_2_1 ),
        .I3(\regfile/rdata11 ),
        .I4(\ex_regs1_reg[31] [8]),
        .I5(\ex_regs1[31]_i_8_n_0 ),
        .O(id_regs1_in[8]));
  LUT6 #(
    .INIT(64'h00000000FFFFFFAE)) 
    \ex_regs1[9]_i_1 
       (.I0(\ex_regs1[9]_i_2_n_0 ),
        .I1(D[9]),
        .I2(reset_global_reg),
        .I3(\ex_regs1_reg[9] ),
        .I4(\ex_regs1[9]_i_4_n_0 ),
        .I5(stall),
        .O(\mem_data_reg[31] [8]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \ex_regs1[9]_i_2 
       (.I0(\ex_regs1[31]_i_8_n_0 ),
        .I1(\ex_regs1_reg[31] [9]),
        .I2(\regfile/rdata11 ),
        .I3(registers[4]),
        .I4(ex_regd_en_reg_0),
        .O(\ex_regs1[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs1[9]_i_4 
       (.I0(\ex_regs1[12]_i_4_n_0 ),
        .I1(\ex_regs1[9]_i_6_n_0 ),
        .O(\ex_regs1[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBABABAFFBFBABFFF)) 
    \ex_regs1[9]_i_6 
       (.I0(\ex_regs2[10]_i_6_n_0 ),
        .I1(id_pc_in[9]),
        .I2(\ex_regs2[10]_i_7_n_0 ),
        .I3(\ex_regs2[10]_i_8_n_0 ),
        .I4(id_instr_in[30]),
        .I5(id_instr_in[29]),
        .O(\ex_regs1[9]_i_6_n_0 ));
  CARRY4 \ex_regs1_reg[12]_i_9 
       (.CI(1'b0),
        .CO({\ex_regs1_reg[12]_i_9_n_0 ,\ex_regs1_reg[12]_i_9_n_1 ,\ex_regs1_reg[12]_i_9_n_2 ,\ex_regs1_reg[12]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({id_pc_in[14:12],1'b0}),
        .O(\id/data4 [14:11]),
        .S({\ex_regs1[12]_i_14_n_0 ,\ex_regs1[12]_i_15_n_0 ,\ex_regs1[12]_i_16_n_0 ,id_pc_in[11]}));
  CARRY4 \ex_regs1_reg[22]_i_11 
       (.CI(\ex_regs1_reg[12]_i_9_n_0 ),
        .CO({\ex_regs1_reg[22]_i_11_n_0 ,\ex_regs1_reg[22]_i_11_n_1 ,\ex_regs1_reg[22]_i_11_n_2 ,\ex_regs1_reg[22]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI(id_pc_in[18:15]),
        .O(\id/data4 [18:15]),
        .S({\ex_regs1[22]_i_24_n_0 ,\ex_regs1[22]_i_25_n_0 ,\ex_regs1[22]_i_26_n_0 ,\ex_regs1[22]_i_27_n_0 }));
  CARRY4 \ex_regs1_reg[22]_i_6 
       (.CI(\ex_regs1_reg[22]_i_11_n_0 ),
        .CO({\ex_regs1_reg[22]_i_6_n_0 ,\ex_regs1_reg[22]_i_6_n_1 ,\ex_regs1_reg[22]_i_6_n_2 ,\ex_regs1_reg[22]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(id_pc_in[22:19]),
        .O(\id/data4 [22:19]),
        .S({\ex_regs1[22]_i_12_n_0 ,\ex_regs1[22]_i_13_n_0 ,\ex_regs1[22]_i_14_n_0 ,\ex_regs1[22]_i_15_n_0 }));
  CARRY4 \ex_regs1_reg[26]_i_6 
       (.CI(\ex_regs1_reg[22]_i_6_n_0 ),
        .CO({\ex_regs1_reg[26]_i_6_n_0 ,\ex_regs1_reg[26]_i_6_n_1 ,\ex_regs1_reg[26]_i_6_n_2 ,\ex_regs1_reg[26]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(id_pc_in[26:23]),
        .O(\id/data4 [26:23]),
        .S({\ex_regs1[26]_i_11_n_0 ,\ex_regs1[26]_i_12_n_0 ,\ex_regs1[26]_i_13_n_0 ,\ex_regs1[26]_i_14_n_0 }));
  CARRY4 \ex_regs1_reg[30]_i_8 
       (.CI(\ex_regs1_reg[26]_i_6_n_0 ),
        .CO({\ex_regs1_reg[30]_i_8_n_0 ,\ex_regs1_reg[30]_i_8_n_1 ,\ex_regs1_reg[30]_i_8_n_2 ,\ex_regs1_reg[30]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI(id_pc_in[30:27]),
        .O(\id/data4 [30:27]),
        .S({\ex_regs1[30]_i_14_n_0 ,\ex_regs1[30]_i_15_n_0 ,\ex_regs1[30]_i_16_n_0 ,\ex_regs1[30]_i_17_n_0 }));
  CARRY4 \ex_regs1_reg[31]_i_21 
       (.CI(\ex_regs1_reg[30]_i_8_n_0 ),
        .CO(\NLW_ex_regs1_reg[31]_i_21_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_ex_regs1_reg[31]_i_21_O_UNCONNECTED [3:1],\id/data4 [31]}),
        .S({1'b0,1'b0,1'b0,\ex_regs1[31]_i_30_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs2[0]_i_1 
       (.I0(id_regs2_out[0]),
        .I1(stall),
        .O(reset_global_reg_3[0]));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \ex_regs2[0]_i_2 
       (.I0(D[0]),
        .I1(ex_regd_en_reg),
        .I2(id_regs2_in[0]),
        .I3(\ex_regs2[14]_i_4_n_0 ),
        .I4(\ex_regs2[0]_i_4_n_0 ),
        .O(id_regs2_out[0]));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \ex_regs2[0]_i_3 
       (.I0(\ex_regs2[0]_i_2_0 ),
        .I1(Q[9]),
        .I2(\ex_regs2[0]_i_2_1 ),
        .I3(\regfile/rdata21 ),
        .I4(\ex_regs1_reg[31] [0]),
        .I5(\ex_regs2[14]_i_16_n_0 ),
        .O(id_regs2_in[0]));
  LUT4 #(
    .INIT(16'hE0EE)) 
    \ex_regs2[0]_i_4 
       (.I0(\ex_regs2[10]_i_3_n_0 ),
        .I1(\ex_regs1[0]_i_3_n_0 ),
        .I2(\ex_alu_opcode_reg[5] ),
        .I3(\ex_regs2[31]_i_2_0 [0]),
        .O(\ex_regs2[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000075FF7575)) 
    \ex_regs2[10]_i_1 
       (.I0(\id_instr_reg[24]_0 ),
        .I1(\ex_regs2[10]_i_3_n_0 ),
        .I2(\ex_regs2[10]_i_4_n_0 ),
        .I3(ex_regd_en_reg),
        .I4(D[10]),
        .I5(stall),
        .O(reset_global_reg_3[10]));
  LUT4 #(
    .INIT(16'hEAEE)) 
    \ex_regs2[10]_i_11 
       (.I0(\ex_regs1[30]_i_6_n_0 ),
        .I1(\ex_regs1[0]_i_11_n_0 ),
        .I2(\ex_alu_opcode_reg[5]_0 ),
        .I3(\id_instr_reg[4]_0 ),
        .O(\ex_regs2[10]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \ex_regs2[10]_i_2 
       (.I0(id_regs2_in[10]),
        .I1(\ex_regs2[14]_i_4_n_0 ),
        .I2(\ex_alu_opcode_reg[5] ),
        .I3(\ex_regs2[31]_i_2_0 [10]),
        .O(\id_instr_reg[24]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ex_regs2[10]_i_3 
       (.I0(\ex_regs2[14]_i_7_n_0 ),
        .I1(\ex_regs2[14]_i_9_n_0 ),
        .O(\ex_regs2[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4545450040454000)) 
    \ex_regs2[10]_i_4 
       (.I0(\ex_regs2[10]_i_6_n_0 ),
        .I1(id_pc_in[10]),
        .I2(\ex_regs2[10]_i_7_n_0 ),
        .I3(\ex_regs2[10]_i_8_n_0 ),
        .I4(\id_instr_reg[20]_rep__1_0 ),
        .I5(id_instr_in[30]),
        .O(\ex_regs2[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \ex_regs2[10]_i_5 
       (.I0(\ex_regs2[10]_i_2_0 ),
        .I1(Q[9]),
        .I2(\ex_regs2[10]_i_2_1 ),
        .I3(\regfile/rdata21 ),
        .I4(\ex_regs1_reg[31] [10]),
        .I5(\ex_regs2[14]_i_16_n_0 ),
        .O(id_regs2_in[10]));
  LUT6 #(
    .INIT(64'hAAAAAAAAABABBBBA)) 
    \ex_regs2[10]_i_6 
       (.I0(\ex_regs2[10]_i_11_n_0 ),
        .I1(\ex_regs1[31]_i_20_n_0 ),
        .I2(id_instr_in[14]),
        .I3(id_instr_in[12]),
        .I4(id_instr_in[13]),
        .I5(\id_instr_reg[4]_0 ),
        .O(\ex_regs2[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \ex_regs2[10]_i_7 
       (.I0(id_instr_in[3]),
        .I1(id_instr_in[6]),
        .I2(Q[0]),
        .I3(id_instr_in[0]),
        .I4(id_instr_in[1]),
        .I5(id_instr_in[2]),
        .O(\ex_regs2[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \ex_regs2[10]_i_8 
       (.I0(\leds_OBUF[7]_inst_i_9_n_0 ),
        .I1(id_instr_in[3]),
        .I2(Q[0]),
        .I3(id_instr_in[2]),
        .I4(id_instr_in[6]),
        .I5(id_instr_in[5]),
        .O(\ex_regs2[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000075FF7575)) 
    \ex_regs2[11]_i_1 
       (.I0(\id_instr_reg[24]_1 ),
        .I1(ex_regd_en_reg),
        .I2(D[11]),
        .I3(\ex_alu_opcode_reg[5] ),
        .I4(\ex_regs2[31]_i_2_0 [11]),
        .I5(stall),
        .O(reset_global_reg_3[11]));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \ex_regs2[11]_i_2 
       (.I0(id_regs2_in[11]),
        .I1(\ex_regs2[14]_i_4_n_0 ),
        .I2(\ex_regs2[10]_i_3_n_0 ),
        .I3(\ex_regs1[11]_i_7_n_0 ),
        .O(\id_instr_reg[24]_1 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \ex_regs2[11]_i_3 
       (.I0(\ex_regs2[11]_i_2_0 ),
        .I1(Q[9]),
        .I2(\ex_regs2[11]_i_2_1 ),
        .I3(\regfile/rdata21 ),
        .I4(\ex_regs1_reg[31] [11]),
        .I5(\ex_regs2[14]_i_16_n_0 ),
        .O(id_regs2_in[11]));
  LUT6 #(
    .INIT(64'h0000000075FF7575)) 
    \ex_regs2[12]_i_1 
       (.I0(\ex_regs2[12]_i_2_n_0 ),
        .I1(ex_regd_en_reg),
        .I2(D[12]),
        .I3(\ex_regs2[14]_i_4_n_0 ),
        .I4(id_regs2_in[12]),
        .I5(stall),
        .O(reset_global_reg_3[12]));
  LUT4 #(
    .INIT(16'hE0EE)) 
    \ex_regs2[12]_i_2 
       (.I0(\ex_regs2[10]_i_3_n_0 ),
        .I1(\ex_regs1[12]_i_3_n_0 ),
        .I2(\ex_alu_opcode_reg[5] ),
        .I3(\ex_regs2[31]_i_2_0 [12]),
        .O(\ex_regs2[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \ex_regs2[12]_i_3 
       (.I0(\ex_regs2_reg[12] ),
        .I1(Q[9]),
        .I2(\ex_regs2_reg[12]_0 ),
        .I3(\regfile/rdata21 ),
        .I4(\ex_regs1_reg[31] [12]),
        .I5(\ex_regs2[14]_i_16_n_0 ),
        .O(id_regs2_in[12]));
  LUT6 #(
    .INIT(64'h0000000075FF7575)) 
    \ex_regs2[13]_i_1 
       (.I0(\id_instr_reg[14]_0 ),
        .I1(ex_regd_en_reg),
        .I2(D[13]),
        .I3(\ex_alu_opcode_reg[5] ),
        .I4(\ex_regs2[31]_i_2_0 [13]),
        .I5(stall),
        .O(reset_global_reg_3[13]));
  LUT5 #(
    .INIT(32'hF400F4F4)) 
    \ex_regs2[13]_i_2 
       (.I0(\ex_regs2[13]_i_4_n_0 ),
        .I1(\ex_regs1[16]_i_6_n_0 ),
        .I2(\ex_regs2[10]_i_3_n_0 ),
        .I3(\ex_regs2[14]_i_4_n_0 ),
        .I4(id_regs2_in[13]),
        .O(\id_instr_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F22FFFF)) 
    \ex_regs2[13]_i_3 
       (.I0(pre_stall_i_2_n_0),
        .I1(\ex_regs2[14]_i_9_n_0 ),
        .I2(\ex_regs2_reg[11] ),
        .I3(\ex_alu_opcode_reg[5]_0 ),
        .I4(ex_regd_en_in),
        .I5(\ex_regd_addr_reg[4] ),
        .O(\ex_alu_opcode_reg[5] ));
  LUT6 #(
    .INIT(64'hF222FFFFF222F222)) 
    \ex_regs2[13]_i_4 
       (.I0(id_instr_in[14]),
        .I1(\ex_regs1[16]_i_13_n_0 ),
        .I2(\ex_regs1[30]_i_6_n_0 ),
        .I3(id_instr_in[13]),
        .I4(\ex_regs1[30]_i_7_n_0 ),
        .I5(\id/data4 [13]),
        .O(\ex_regs2[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \ex_regs2[13]_i_5 
       (.I0(\ex_regs2[13]_i_2_0 ),
        .I1(Q[9]),
        .I2(\ex_regs2[13]_i_2_1 ),
        .I3(\regfile/rdata21 ),
        .I4(\ex_regs1_reg[31] [13]),
        .I5(\ex_regs2[14]_i_16_n_0 ),
        .O(id_regs2_in[13]));
  LUT6 #(
    .INIT(64'h0000000075FF7575)) 
    \ex_regs2[14]_i_1 
       (.I0(\ex_regs2[14]_i_2_n_0 ),
        .I1(ex_regd_en_reg),
        .I2(D[14]),
        .I3(\ex_regs2[14]_i_4_n_0 ),
        .I4(id_regs2_in[14]),
        .I5(stall),
        .O(reset_global_reg_3[14]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ex_regs2[14]_i_11 
       (.I0(\id_instr_reg[20]_rep__1_0 ),
        .I1(Q[9]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(\ex_regs2[14]_i_9_n_0 ),
        .O(\ex_regs2[14]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ex_regs2[14]_i_12 
       (.I0(\ex_regs2[14]_i_9_n_0 ),
        .I1(\ex_regs2_reg[8] ),
        .O(\ex_regs2[14]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9000009000000000)) 
    \ex_regs2[14]_i_15 
       (.I0(Q[9]),
        .I1(\ex_regs2[0]_i_3_0 [4]),
        .I2(\ex_regs2[14]_i_24_n_0 ),
        .I3(\ex_regs2[0]_i_3_0 [3]),
        .I4(Q[8]),
        .I5(wb_regd_en_in),
        .O(\regfile/rdata21 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ex_regs2[14]_i_16 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\id_instr_reg[20]_rep__1_0 ),
        .I3(Q[9]),
        .I4(Q[7]),
        .O(\ex_regs2[14]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \ex_regs2[14]_i_19 
       (.I0(id_instr_in[5]),
        .I1(\id_pc_reg[0]_0 ),
        .I2(id_instr_in[1]),
        .I3(id_instr_in[0]),
        .O(\ex_regs2[14]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hF200F2F2)) 
    \ex_regs2[14]_i_2 
       (.I0(\ex_regs1[16]_i_6_n_0 ),
        .I1(\ex_regs2[14]_i_6_n_0 ),
        .I2(\ex_regs2[10]_i_3_n_0 ),
        .I3(\ex_alu_opcode_reg[5] ),
        .I4(\ex_regs2[31]_i_2_0 [14]),
        .O(\ex_regs2[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ex_regs2[14]_i_24 
       (.I0(\id_instr_reg[20]_rep_0 ),
        .I1(\ex_regs2[0]_i_3_0 [0]),
        .I2(\ex_regs2[0]_i_3_0 [2]),
        .I3(Q[7]),
        .I4(\ex_regs2[0]_i_3_0 [1]),
        .I5(Q[6]),
        .O(\ex_regs2[14]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \ex_regs2[14]_i_3 
       (.I0(\ex_regs2[14]_i_7_n_0 ),
        .I1(\ex_regs2_reg[8] ),
        .I2(\ex_regs2[14]_i_9_n_0 ),
        .O(ex_regd_en_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAFAE)) 
    \ex_regs2[14]_i_4 
       (.I0(\id_pc_reg[0]_0 ),
        .I1(ex_regd_en_in),
        .I2(\ex_regd_addr_reg[4] ),
        .I3(\ex_regs2_reg[14]_1 ),
        .I4(\ex_regs2[14]_i_11_n_0 ),
        .I5(\ex_regs2[14]_i_12_n_0 ),
        .O(\ex_regs2[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \ex_regs2[14]_i_5 
       (.I0(\ex_regs2_reg[14] ),
        .I1(Q[9]),
        .I2(\ex_regs2_reg[14]_0 ),
        .I3(\regfile/rdata21 ),
        .I4(\ex_regs1_reg[31] [14]),
        .I5(\ex_regs2[14]_i_16_n_0 ),
        .O(id_regs2_in[14]));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \ex_regs2[14]_i_6 
       (.I0(\ex_regs1[30]_i_7_n_0 ),
        .I1(\id/data4 [14]),
        .I2(\ex_regs1[30]_i_6_n_0 ),
        .I3(id_instr_in[14]),
        .I4(\id_instr_reg[15]_rep__0_0 ),
        .I5(\ex_regs1[16]_i_13_n_0 ),
        .O(\ex_regs2[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF22FF22F2)) 
    \ex_regs2[14]_i_7 
       (.I0(pre_stall_i_2_n_0),
        .I1(\ex_regs2[14]_i_9_n_0 ),
        .I2(\ex_regs2_reg[14]_1 ),
        .I3(\ex_regd_addr_reg[4] ),
        .I4(ex_regd_en_in),
        .I5(\id_pc_reg[0]_0 ),
        .O(\ex_regs2[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFEEFFFEFFFE)) 
    \ex_regs2[14]_i_9 
       (.I0(\ex_regs2[14]_i_19_n_0 ),
        .I1(id_instr_in[2]),
        .I2(Q[0]),
        .I3(id_instr_in[3]),
        .I4(id_instr_in[6]),
        .I5(\ex_alu_opcode[0]_i_4_n_0 ),
        .O(\ex_regs2[14]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ex_regs2[15]_i_5 
       (.I0(\ex_regs1[15]_i_6_n_0 ),
        .I1(\ex_regs2[10]_i_3_n_0 ),
        .O(\ex_regs2[10]_i_3_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \ex_regs2[15]_i_6 
       (.I0(id_regs2_in[15]),
        .I1(\ex_regs2[14]_i_4_n_0 ),
        .I2(\ex_alu_opcode_reg[5] ),
        .I3(\ex_regs2[31]_i_2_0 [15]),
        .O(\id_instr_reg[24]_2 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \ex_regs2[15]_i_7 
       (.I0(\ex_regs2[15]_i_6_0 ),
        .I1(Q[9]),
        .I2(\ex_regs2[15]_i_6_1 ),
        .I3(\regfile/rdata21 ),
        .I4(\ex_regs1_reg[31] [15]),
        .I5(\ex_regs2[14]_i_16_n_0 ),
        .O(id_regs2_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \ex_regs2[16]_i_5 
       (.I0(\ex_regs1[16]_i_6_n_0 ),
        .I1(\ex_regs1[16]_i_7_n_0 ),
        .I2(\ex_regs2[10]_i_3_n_0 ),
        .O(\id_instr_reg[31]_2 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \ex_regs2[16]_i_6 
       (.I0(id_regs2_in[16]),
        .I1(\ex_regs2[14]_i_4_n_0 ),
        .I2(\ex_alu_opcode_reg[5] ),
        .I3(\ex_regs2[31]_i_2_0 [16]),
        .O(\id_instr_reg[24]_3 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \ex_regs2[16]_i_8 
       (.I0(\ex_regs2[16]_i_6_0 ),
        .I1(Q[9]),
        .I2(\ex_regs2[16]_i_6_1 ),
        .I3(\regfile/rdata21 ),
        .I4(\ex_regs1_reg[31] [16]),
        .I5(\ex_regs2[14]_i_16_n_0 ),
        .O(id_regs2_in[16]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs2[17]_i_1 
       (.I0(\mem_be_n_reg[3] ),
        .I1(stall),
        .O(reset_global_reg_3[15]));
  LUT6 #(
    .INIT(64'hAAAAFFFEFFFFFFFF)) 
    \ex_regs2[17]_i_2 
       (.I0(\ex_regs2[17]_i_3_n_0 ),
        .I1(\ex_regs2_reg[31] ),
        .I2(\ex_regs2_reg[17] ),
        .I3(\ex_regs2_reg[17]_0 ),
        .I4(ex_regd_en_reg),
        .I5(\ex_regs2[17]_i_4_n_0 ),
        .O(\mem_be_n_reg[3] ));
  LUT5 #(
    .INIT(32'h0DFF0D0D)) 
    \ex_regs2[17]_i_3 
       (.I0(\ex_regs1[16]_i_6_n_0 ),
        .I1(\ex_regs1[17]_i_7_n_0 ),
        .I2(\ex_regs2[10]_i_3_n_0 ),
        .I3(\ex_alu_opcode_reg[5] ),
        .I4(\ex_regs2[31]_i_2_0 [17]),
        .O(\ex_regs2[17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFBBBFFF)) 
    \ex_regs2[17]_i_4 
       (.I0(\ex_regs2[14]_i_4_n_0 ),
        .I1(\ex_regs2[14]_i_16_n_0 ),
        .I2(\ex_regs1_reg[31] [17]),
        .I3(\regfile/rdata21 ),
        .I4(\ex_regs2[17]_i_2_0 ),
        .O(\ex_regs2[17]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs2[18]_i_1 
       (.I0(id_regs2_out[18]),
        .I1(stall),
        .O(reset_global_reg_3[16]));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFEE)) 
    \ex_regs2[18]_i_2 
       (.I0(\ex_regs2[18]_i_3_n_0 ),
        .I1(\ex_regs2[18]_i_4_n_0 ),
        .I2(ex_regd_en_reg),
        .I3(\ex_regs2_reg[31] ),
        .I4(\ex_regs2_reg[18] ),
        .I5(\ex_regs2_reg[18]_0 ),
        .O(id_regs2_out[18]));
  LUT5 #(
    .INIT(32'h0DFF0D0D)) 
    \ex_regs2[18]_i_3 
       (.I0(\ex_regs1[16]_i_6_n_0 ),
        .I1(\ex_regs1[18]_i_7_n_0 ),
        .I2(\ex_regs2[10]_i_3_n_0 ),
        .I3(\ex_alu_opcode_reg[5] ),
        .I4(\ex_regs2[31]_i_2_0 [18]),
        .O(\ex_regs2[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \ex_regs2[18]_i_4 
       (.I0(\ex_regs2[14]_i_16_n_0 ),
        .I1(\ex_regs1_reg[31] [18]),
        .I2(\regfile/rdata21 ),
        .I3(\ex_regs2[18]_i_2_0 ),
        .I4(\ex_regs2[14]_i_4_n_0 ),
        .O(\ex_regs2[18]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs2[19]_i_1 
       (.I0(id_regs2_out[19]),
        .I1(stall),
        .O(reset_global_reg_3[17]));
  LUT6 #(
    .INIT(64'hAAAAFFFEFFFFFFFF)) 
    \ex_regs2[19]_i_2 
       (.I0(\ex_regs2[19]_i_3_n_0 ),
        .I1(\ex_regs2_reg[31] ),
        .I2(\ex_regs2_reg[19]_0 ),
        .I3(\ex_regs2_reg[19] ),
        .I4(ex_regd_en_reg),
        .I5(\ex_regs2[19]_i_6_n_0 ),
        .O(id_regs2_out[19]));
  LUT4 #(
    .INIT(16'h1F11)) 
    \ex_regs2[19]_i_3 
       (.I0(\ex_regs2[10]_i_3_n_0 ),
        .I1(\ex_regs2[19]_i_7_n_0 ),
        .I2(\ex_alu_opcode_reg[5] ),
        .I3(\ex_regs2[31]_i_2_0 [19]),
        .O(\ex_regs2[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFBBBFFF)) 
    \ex_regs2[19]_i_6 
       (.I0(\ex_regs2[14]_i_4_n_0 ),
        .I1(\ex_regs2[14]_i_16_n_0 ),
        .I2(\ex_regs1_reg[31] [19]),
        .I3(\regfile/rdata21 ),
        .I4(\ex_regs2[19]_i_2_0 ),
        .O(\ex_regs2[19]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00A2A2A2)) 
    \ex_regs2[19]_i_7 
       (.I0(\ex_regs1[30]_i_9_n_0 ),
        .I1(\id/data4 [19]),
        .I2(\ex_regs1[30]_i_7_n_0 ),
        .I3(Q[5]),
        .I4(\ex_regs1[30]_i_6_n_0 ),
        .O(\ex_regs2[19]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs2[1]_i_1 
       (.I0(id_regs2_out[1]),
        .I1(stall),
        .O(reset_global_reg_3[1]));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \ex_regs2[1]_i_2 
       (.I0(\ex_regs2[1]_i_3_n_0 ),
        .I1(D[1]),
        .I2(ex_regd_en_reg),
        .I3(\ex_regs2[14]_i_4_n_0 ),
        .I4(id_regs2_in[1]),
        .O(id_regs2_out[1]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ex_regs2[1]_i_3 
       (.I0(\ex_regs2[10]_i_3_n_0 ),
        .I1(\ex_regs1[1]_i_3_n_0 ),
        .I2(\ex_alu_opcode_reg[5] ),
        .I3(\ex_regs2[31]_i_2_0 [1]),
        .O(\ex_regs2[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \ex_regs2[1]_i_4 
       (.I0(\ex_regs2[1]_i_2_0 ),
        .I1(Q[9]),
        .I2(\ex_regs2[1]_i_2_1 ),
        .I3(\regfile/rdata21 ),
        .I4(\ex_regs1_reg[31] [1]),
        .I5(\ex_regs2[14]_i_16_n_0 ),
        .O(id_regs2_in[1]));
  LUT4 #(
    .INIT(16'hE0EE)) 
    \ex_regs2[20]_i_4 
       (.I0(\ex_regs2[10]_i_3_n_0 ),
        .I1(\ex_regs2[20]_i_5_n_0 ),
        .I2(\ex_regs2[14]_i_4_n_0 ),
        .I3(id_regs2_in[20]),
        .O(\id_instr_reg[20]_rep__1_1 ));
  LUT5 #(
    .INIT(32'h00A2A2A2)) 
    \ex_regs2[20]_i_5 
       (.I0(\ex_regs1[30]_i_9_n_0 ),
        .I1(\id/data4 [20]),
        .I2(\ex_regs1[30]_i_7_n_0 ),
        .I3(\ex_regs1[30]_i_6_n_0 ),
        .I4(\id_instr_reg[20]_rep__1_0 ),
        .O(\ex_regs2[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \ex_regs2[20]_i_6 
       (.I0(\ex_regs2[20]_i_4_0 ),
        .I1(Q[9]),
        .I2(\ex_regs2[20]_i_4_1 ),
        .I3(\regfile/rdata21 ),
        .I4(\ex_regs1_reg[31] [20]),
        .I5(\ex_regs2[14]_i_16_n_0 ),
        .O(id_regs2_in[20]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs2[21]_i_1 
       (.I0(id_regs2_out[21]),
        .I1(stall),
        .O(reset_global_reg_3[18]));
  LUT6 #(
    .INIT(64'hAAAAFFFEFFFFFFFF)) 
    \ex_regs2[21]_i_2 
       (.I0(\ex_regs2[21]_i_3_n_0 ),
        .I1(\ex_regs2_reg[31] ),
        .I2(\ex_regs2_reg[21] ),
        .I3(\ex_regs2_reg[21]_0 ),
        .I4(ex_regd_en_reg),
        .I5(\ex_regs2[21]_i_4_n_0 ),
        .O(id_regs2_out[21]));
  LUT4 #(
    .INIT(16'h1F11)) 
    \ex_regs2[21]_i_3 
       (.I0(\ex_regs2[10]_i_3_n_0 ),
        .I1(\ex_regs2[21]_i_5_n_0 ),
        .I2(\ex_alu_opcode_reg[5] ),
        .I3(\ex_regs2[31]_i_2_0 [21]),
        .O(\ex_regs2[21]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFBBBFFF)) 
    \ex_regs2[21]_i_4 
       (.I0(\ex_regs2[14]_i_4_n_0 ),
        .I1(\ex_regs2[14]_i_16_n_0 ),
        .I2(\ex_regs1_reg[31] [21]),
        .I3(\regfile/rdata21 ),
        .I4(\ex_regs2[21]_i_2_0 ),
        .O(\ex_regs2[21]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00A2A2A2)) 
    \ex_regs2[21]_i_5 
       (.I0(\ex_regs1[30]_i_9_n_0 ),
        .I1(\id/data4 [21]),
        .I2(\ex_regs1[30]_i_7_n_0 ),
        .I3(\ex_regs1[30]_i_6_n_0 ),
        .I4(Q[6]),
        .O(\ex_regs2[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000008F88FFFF)) 
    \ex_regs2[22]_i_5 
       (.I0(Q[7]),
        .I1(\ex_regs1[30]_i_6_n_0 ),
        .I2(\ex_regs1[30]_i_7_n_0 ),
        .I3(\id/data4 [22]),
        .I4(\ex_regs1[30]_i_9_n_0 ),
        .I5(\ex_regs2[10]_i_3_n_0 ),
        .O(\id_instr_reg[22]_1 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \ex_regs2[22]_i_6 
       (.I0(id_regs2_in[22]),
        .I1(\ex_regs2[14]_i_4_n_0 ),
        .I2(\ex_alu_opcode_reg[5] ),
        .I3(\ex_regs2[31]_i_2_0 [22]),
        .O(\id_instr_reg[24]_4 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \ex_regs2[22]_i_8 
       (.I0(\ex_regs2[22]_i_6_0 ),
        .I1(Q[9]),
        .I2(\ex_regs2[22]_i_6_1 ),
        .I3(\regfile/rdata21 ),
        .I4(\ex_regs1_reg[31] [22]),
        .I5(\ex_regs2[14]_i_16_n_0 ),
        .O(id_regs2_in[22]));
  LUT4 #(
    .INIT(16'hE0EE)) 
    \ex_regs2[23]_i_6 
       (.I0(\ex_regs2[10]_i_3_n_0 ),
        .I1(\ex_regs2[23]_i_7_n_0 ),
        .I2(\ex_regs2[14]_i_4_n_0 ),
        .I3(id_regs2_in[23]),
        .O(\id_instr_reg[23]_1 ));
  LUT5 #(
    .INIT(32'h00A2A2A2)) 
    \ex_regs2[23]_i_7 
       (.I0(\ex_regs1[30]_i_9_n_0 ),
        .I1(\id/data4 [23]),
        .I2(\ex_regs1[30]_i_7_n_0 ),
        .I3(\ex_regs1[30]_i_6_n_0 ),
        .I4(Q[8]),
        .O(\ex_regs2[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \ex_regs2[23]_i_8 
       (.I0(\ex_regs2[23]_i_6_0 ),
        .I1(Q[9]),
        .I2(\ex_regs2[23]_i_6_1 ),
        .I3(\regfile/rdata21 ),
        .I4(\ex_regs1_reg[31] [23]),
        .I5(\ex_regs2[14]_i_16_n_0 ),
        .O(id_regs2_in[23]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs2[24]_i_1 
       (.I0(id_regs2_out[24]),
        .I1(stall),
        .O(reset_global_reg_3[19]));
  LUT6 #(
    .INIT(64'hAAAAFFFEFFFFFFFF)) 
    \ex_regs2[24]_i_2 
       (.I0(\ex_regs2[24]_i_3_n_0 ),
        .I1(\ex_regs2_reg[31] ),
        .I2(\ex_regs2_reg[24]_0 ),
        .I3(\ex_regs2_reg[24] ),
        .I4(ex_regd_en_reg),
        .I5(\ex_regs2[24]_i_6_n_0 ),
        .O(id_regs2_out[24]));
  LUT6 #(
    .INIT(64'h000000008F88FFFF)) 
    \ex_regs2[24]_i_3 
       (.I0(Q[9]),
        .I1(\ex_regs1[30]_i_6_n_0 ),
        .I2(\ex_regs1[30]_i_7_n_0 ),
        .I3(\id/data4 [24]),
        .I4(\ex_regs1[30]_i_9_n_0 ),
        .I5(\ex_regs2[10]_i_3_n_0 ),
        .O(\ex_regs2[24]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \ex_regs2[24]_i_6 
       (.I0(id_regs2_in[24]),
        .I1(\ex_regs2[14]_i_4_n_0 ),
        .I2(\ex_alu_opcode_reg[5] ),
        .I3(\ex_regs2[31]_i_2_0 [24]),
        .O(\ex_regs2[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \ex_regs2[24]_i_7 
       (.I0(\ex_regs2[24]_i_6_0 ),
        .I1(Q[9]),
        .I2(\ex_regs2[24]_i_6_1 ),
        .I3(\regfile/rdata21 ),
        .I4(\ex_regs1_reg[31] [24]),
        .I5(\ex_regs2[14]_i_16_n_0 ),
        .O(id_regs2_in[24]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs2[25]_i_1 
       (.I0(id_regs2_out[25]),
        .I1(stall),
        .O(reset_global_reg_3[20]));
  LUT6 #(
    .INIT(64'hAAAAFFFEFFFFFFFF)) 
    \ex_regs2[25]_i_2 
       (.I0(\ex_regs2[25]_i_3_n_0 ),
        .I1(\ex_regs2_reg[31] ),
        .I2(\ex_regs1_reg[25] ),
        .I3(\ex_regs1_reg[25]_0 ),
        .I4(ex_regd_en_reg),
        .I5(\ex_regs2[25]_i_4_n_0 ),
        .O(id_regs2_out[25]));
  LUT4 #(
    .INIT(16'h1F11)) 
    \ex_regs2[25]_i_3 
       (.I0(\ex_regs2[10]_i_3_n_0 ),
        .I1(\ex_regs2[25]_i_5_n_0 ),
        .I2(\ex_alu_opcode_reg[5] ),
        .I3(\ex_regs2[31]_i_2_0 [25]),
        .O(\ex_regs2[25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFBBBFFF)) 
    \ex_regs2[25]_i_4 
       (.I0(\ex_regs2[14]_i_4_n_0 ),
        .I1(\ex_regs2[14]_i_16_n_0 ),
        .I2(\ex_regs1_reg[31] [25]),
        .I3(\regfile/rdata21 ),
        .I4(\ex_regs2[25]_i_2_0 ),
        .O(\ex_regs2[25]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00A2A2A2)) 
    \ex_regs2[25]_i_5 
       (.I0(\ex_regs1[30]_i_9_n_0 ),
        .I1(\id/data4 [25]),
        .I2(\ex_regs1[30]_i_7_n_0 ),
        .I3(\ex_regs1[30]_i_6_n_0 ),
        .I4(id_instr_in[25]),
        .O(\ex_regs2[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000008F88FFFF)) 
    \ex_regs2[26]_i_5 
       (.I0(id_instr_in[26]),
        .I1(\ex_regs1[30]_i_6_n_0 ),
        .I2(\ex_regs1[30]_i_7_n_0 ),
        .I3(\id/data4 [26]),
        .I4(\ex_regs1[30]_i_9_n_0 ),
        .I5(\ex_regs2[10]_i_3_n_0 ),
        .O(\id_instr_reg[26]_1 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \ex_regs2[26]_i_6 
       (.I0(id_regs2_in[26]),
        .I1(\ex_regs2[14]_i_4_n_0 ),
        .I2(\ex_alu_opcode_reg[5] ),
        .I3(\ex_regs2[31]_i_2_0 [26]),
        .O(\id_instr_reg[24]_5 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \ex_regs2[26]_i_7 
       (.I0(\ex_regs2[26]_i_6_0 ),
        .I1(Q[9]),
        .I2(\ex_regs2[26]_i_6_1 ),
        .I3(\regfile/rdata21 ),
        .I4(\ex_regs1_reg[31] [26]),
        .I5(\ex_regs2[14]_i_16_n_0 ),
        .O(id_regs2_in[26]));
  LUT6 #(
    .INIT(64'h000000008F88FFFF)) 
    \ex_regs2[27]_i_5 
       (.I0(id_instr_in[27]),
        .I1(\ex_regs1[30]_i_6_n_0 ),
        .I2(\ex_regs1[30]_i_7_n_0 ),
        .I3(\id/data4 [27]),
        .I4(\ex_regs1[30]_i_9_n_0 ),
        .I5(\ex_regs2[10]_i_3_n_0 ),
        .O(\id_instr_reg[27]_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \ex_regs2[27]_i_6 
       (.I0(id_regs2_in[27]),
        .I1(\ex_regs2[14]_i_4_n_0 ),
        .I2(\ex_alu_opcode_reg[5] ),
        .I3(\ex_regs2[31]_i_2_0 [27]),
        .O(\id_instr_reg[24]_6 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \ex_regs2[27]_i_7 
       (.I0(\ex_regs2[27]_i_6_0 ),
        .I1(Q[9]),
        .I2(\ex_regs2[27]_i_6_1 ),
        .I3(\regfile/rdata21 ),
        .I4(\ex_regs1_reg[31] [27]),
        .I5(\ex_regs2[14]_i_16_n_0 ),
        .O(id_regs2_in[27]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs2[28]_i_1 
       (.I0(id_regs2_out[28]),
        .I1(stall),
        .O(reset_global_reg_3[21]));
  LUT6 #(
    .INIT(64'hAAAAFFFEFFFFFFFF)) 
    \ex_regs2[28]_i_2 
       (.I0(\ex_regs2[28]_i_3_n_0 ),
        .I1(\ex_regs2_reg[31] ),
        .I2(\ex_regs1_reg[28] ),
        .I3(\ex_regs1_reg[28]_0 ),
        .I4(ex_regd_en_reg),
        .I5(\ex_regs2[28]_i_4_n_0 ),
        .O(id_regs2_out[28]));
  LUT4 #(
    .INIT(16'h1F11)) 
    \ex_regs2[28]_i_3 
       (.I0(\ex_regs2[10]_i_3_n_0 ),
        .I1(\ex_regs2[28]_i_5_n_0 ),
        .I2(\ex_alu_opcode_reg[5] ),
        .I3(\ex_regs2[31]_i_2_0 [28]),
        .O(\ex_regs2[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFBBBFFF)) 
    \ex_regs2[28]_i_4 
       (.I0(\ex_regs2[14]_i_4_n_0 ),
        .I1(\ex_regs2[14]_i_16_n_0 ),
        .I2(\ex_regs1_reg[31] [28]),
        .I3(\regfile/rdata21 ),
        .I4(\ex_regs2[28]_i_2_0 ),
        .O(\ex_regs2[28]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00A2A2A2)) 
    \ex_regs2[28]_i_5 
       (.I0(\ex_regs1[30]_i_9_n_0 ),
        .I1(\id/data4 [28]),
        .I2(\ex_regs1[30]_i_7_n_0 ),
        .I3(\ex_regs1[30]_i_6_n_0 ),
        .I4(id_instr_in[28]),
        .O(\ex_regs2[28]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT4 #(
    .INIT(16'hE0EE)) 
    \ex_regs2[29]_i_4 
       (.I0(\ex_regs2[10]_i_3_n_0 ),
        .I1(\ex_regs2[29]_i_5_n_0 ),
        .I2(\ex_regs2[14]_i_4_n_0 ),
        .I3(id_regs2_in[29]),
        .O(\id_instr_reg[29]_0 ));
  LUT5 #(
    .INIT(32'h00A2A2A2)) 
    \ex_regs2[29]_i_5 
       (.I0(\ex_regs1[30]_i_9_n_0 ),
        .I1(\id/data4 [29]),
        .I2(\ex_regs1[30]_i_7_n_0 ),
        .I3(\ex_regs1[30]_i_6_n_0 ),
        .I4(id_instr_in[29]),
        .O(\ex_regs2[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \ex_regs2[29]_i_6 
       (.I0(\ex_regs2[29]_i_4_0 ),
        .I1(Q[9]),
        .I2(\ex_regs2[29]_i_4_1 ),
        .I3(\regfile/rdata21 ),
        .I4(\ex_regs1_reg[31] [29]),
        .I5(\ex_regs2[14]_i_16_n_0 ),
        .O(id_regs2_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs2[2]_i_1 
       (.I0(id_regs2_out[2]),
        .I1(stall),
        .O(reset_global_reg_3[2]));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \ex_regs2[2]_i_2 
       (.I0(\ex_regs2[31]_i_2_0 [2]),
        .I1(\ex_alu_opcode_reg[5] ),
        .I2(D[2]),
        .I3(ex_regd_en_reg),
        .I4(\ex_regs2[2]_i_3_n_0 ),
        .O(id_regs2_out[2]));
  LUT4 #(
    .INIT(16'hE0EE)) 
    \ex_regs2[2]_i_3 
       (.I0(\ex_regs2[10]_i_3_n_0 ),
        .I1(\ex_regs1[2]_i_3_n_0 ),
        .I2(\ex_regs2[14]_i_4_n_0 ),
        .I3(id_regs2_in[2]),
        .O(\ex_regs2[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \ex_regs2[2]_i_4 
       (.I0(\ex_regs2[2]_i_3_0 ),
        .I1(Q[9]),
        .I2(\ex_regs2[2]_i_3_1 ),
        .I3(\regfile/rdata21 ),
        .I4(\ex_regs1_reg[31] [2]),
        .I5(\ex_regs2[14]_i_16_n_0 ),
        .O(id_regs2_in[2]));
  LUT4 #(
    .INIT(16'hE0EE)) 
    \ex_regs2[30]_i_6 
       (.I0(\ex_regs2[10]_i_3_n_0 ),
        .I1(\ex_regs2[30]_i_7_n_0 ),
        .I2(\ex_regs2[14]_i_4_n_0 ),
        .I3(id_regs2_in[30]),
        .O(\id_instr_reg[30]_1 ));
  LUT5 #(
    .INIT(32'h00A2A2A2)) 
    \ex_regs2[30]_i_7 
       (.I0(\ex_regs1[30]_i_9_n_0 ),
        .I1(\id/data4 [30]),
        .I2(\ex_regs1[30]_i_7_n_0 ),
        .I3(\ex_regs1[30]_i_6_n_0 ),
        .I4(id_instr_in[30]),
        .O(\ex_regs2[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \ex_regs2[30]_i_8 
       (.I0(\ex_regs2[30]_i_6_0 ),
        .I1(Q[9]),
        .I2(\ex_regs2[30]_i_6_1 ),
        .I3(\regfile/rdata21 ),
        .I4(\ex_regs1_reg[31] [30]),
        .I5(\ex_regs2[14]_i_16_n_0 ),
        .O(id_regs2_in[30]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs2[31]_i_1 
       (.I0(id_regs2_out[31]),
        .I1(stall),
        .O(reset_global_reg_3[22]));
  LUT6 #(
    .INIT(64'hAAAAFFFEFFFFFFFF)) 
    \ex_regs2[31]_i_2 
       (.I0(\ex_regs2[31]_i_3_n_0 ),
        .I1(\ex_regs2_reg[31] ),
        .I2(\ex_regs2_reg[31]_0 ),
        .I3(\ex_regs2_reg[31]_1 ),
        .I4(ex_regd_en_reg),
        .I5(\ex_regs2[31]_i_6_n_0 ),
        .O(id_regs2_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \ex_regs2[31]_i_3 
       (.I0(\ex_regs2[10]_i_3_n_0 ),
        .I1(\ex_regs1[31]_i_11_n_0 ),
        .I2(\ex_alu_opcode_reg[5] ),
        .I3(\ex_regs2[31]_i_2_0 [29]),
        .O(\ex_regs2[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFBBBFFF)) 
    \ex_regs2[31]_i_6 
       (.I0(\ex_regs2[14]_i_4_n_0 ),
        .I1(\ex_regs2[14]_i_16_n_0 ),
        .I2(\ex_regs1_reg[31] [31]),
        .I3(\regfile/rdata21 ),
        .I4(\ex_regs2[31]_i_2_1 ),
        .O(\ex_regs2[31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs2[3]_i_1 
       (.I0(id_regs2_out[3]),
        .I1(stall),
        .O(reset_global_reg_3[3]));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \ex_regs2[3]_i_2 
       (.I0(D[3]),
        .I1(ex_regd_en_reg),
        .I2(\ex_regs1[3]_i_3_n_0 ),
        .I3(\ex_regs2[10]_i_3_n_0 ),
        .I4(\ex_regs2[3]_i_3_n_0 ),
        .O(id_regs2_out[3]));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \ex_regs2[3]_i_3 
       (.I0(id_regs2_in[3]),
        .I1(\ex_regs2[14]_i_4_n_0 ),
        .I2(\ex_alu_opcode_reg[5] ),
        .I3(\ex_regs2[31]_i_2_0 [3]),
        .O(\ex_regs2[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \ex_regs2[3]_i_4 
       (.I0(\ex_regs2[3]_i_3_0 ),
        .I1(Q[9]),
        .I2(\ex_regs2[3]_i_3_1 ),
        .I3(\regfile/rdata21 ),
        .I4(\ex_regs1_reg[31] [3]),
        .I5(\ex_regs2[14]_i_16_n_0 ),
        .O(id_regs2_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs2[4]_i_1 
       (.I0(id_regs2_out[4]),
        .I1(stall),
        .O(reset_global_reg_3[4]));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \ex_regs2[4]_i_2 
       (.I0(\ex_regs2[4]_i_3_n_0 ),
        .I1(D[4]),
        .I2(ex_regd_en_reg),
        .I3(\ex_regs2[14]_i_4_n_0 ),
        .I4(id_regs2_in[4]),
        .O(id_regs2_out[4]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ex_regs2[4]_i_3 
       (.I0(\ex_regs2[10]_i_3_n_0 ),
        .I1(\ex_regs1[4]_i_3_n_0 ),
        .I2(\ex_alu_opcode_reg[5] ),
        .I3(\ex_regs2[31]_i_2_0 [4]),
        .O(\ex_regs2[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \ex_regs2[4]_i_4 
       (.I0(\ex_regs2[4]_i_2_0 ),
        .I1(Q[9]),
        .I2(\ex_regs2[4]_i_2_1 ),
        .I3(\regfile/rdata21 ),
        .I4(\ex_regs1_reg[31] [4]),
        .I5(\ex_regs2[14]_i_16_n_0 ),
        .O(id_regs2_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs2[5]_i_1 
       (.I0(id_regs2_out[5]),
        .I1(stall),
        .O(reset_global_reg_3[5]));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \ex_regs2[5]_i_2 
       (.I0(D[5]),
        .I1(ex_regd_en_reg),
        .I2(id_regs2_in[5]),
        .I3(\ex_regs2[14]_i_4_n_0 ),
        .I4(\ex_regs2[5]_i_4_n_0 ),
        .O(id_regs2_out[5]));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \ex_regs2[5]_i_3 
       (.I0(\ex_regs2[5]_i_2_0 ),
        .I1(Q[9]),
        .I2(\ex_regs2[5]_i_2_1 ),
        .I3(\regfile/rdata21 ),
        .I4(\ex_regs1_reg[31] [5]),
        .I5(\ex_regs2[14]_i_16_n_0 ),
        .O(id_regs2_in[5]));
  LUT4 #(
    .INIT(16'hE0EE)) 
    \ex_regs2[5]_i_4 
       (.I0(\ex_regs2[10]_i_3_n_0 ),
        .I1(\ex_regs1[5]_i_7_n_0 ),
        .I2(\ex_alu_opcode_reg[5] ),
        .I3(\ex_regs2[31]_i_2_0 [5]),
        .O(\ex_regs2[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs2[6]_i_1 
       (.I0(id_regs2_out[6]),
        .I1(stall),
        .O(reset_global_reg_3[6]));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \ex_regs2[6]_i_2 
       (.I0(D[6]),
        .I1(ex_regd_en_reg),
        .I2(id_regs2_in[6]),
        .I3(\ex_regs2[14]_i_4_n_0 ),
        .I4(\ex_regs2[6]_i_4_n_0 ),
        .O(id_regs2_out[6]));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \ex_regs2[6]_i_3 
       (.I0(\ex_regs2[6]_i_2_0 ),
        .I1(Q[9]),
        .I2(\ex_regs2[6]_i_2_1 ),
        .I3(\regfile/rdata21 ),
        .I4(\ex_regs1_reg[31] [6]),
        .I5(\ex_regs2[14]_i_16_n_0 ),
        .O(id_regs2_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT4 #(
    .INIT(16'hE0EE)) 
    \ex_regs2[6]_i_4 
       (.I0(\ex_regs2[10]_i_3_n_0 ),
        .I1(\ex_regs1[6]_i_3_n_0 ),
        .I2(\ex_alu_opcode_reg[5] ),
        .I3(\ex_regs2[31]_i_2_0 [6]),
        .O(\ex_regs2[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ex_regs2[7]_i_1 
       (.I0(id_regs2_out[7]),
        .I1(stall),
        .O(reset_global_reg_3[7]));
  LUT5 #(
    .INIT(32'h11F1FFFF)) 
    \ex_regs2[7]_i_2 
       (.I0(\ex_regs1[7]_i_3_n_0 ),
        .I1(\ex_regs2[10]_i_3_n_0 ),
        .I2(D[7]),
        .I3(ex_regd_en_reg),
        .I4(\ex_regs2[7]_i_3_n_0 ),
        .O(id_regs2_out[7]));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \ex_regs2[7]_i_3 
       (.I0(id_regs2_in[7]),
        .I1(\ex_regs2[14]_i_4_n_0 ),
        .I2(\ex_alu_opcode_reg[5] ),
        .I3(\ex_regs2[31]_i_2_0 [7]),
        .O(\ex_regs2[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \ex_regs2[7]_i_4 
       (.I0(\ex_regs2[7]_i_3_0 ),
        .I1(Q[9]),
        .I2(\ex_regs2[7]_i_3_1 ),
        .I3(\regfile/rdata21 ),
        .I4(\ex_regs1_reg[31] [7]),
        .I5(\ex_regs2[14]_i_16_n_0 ),
        .O(id_regs2_in[7]));
  LUT6 #(
    .INIT(64'h00000000FFFF1F11)) 
    \ex_regs2[8]_i_1 
       (.I0(\ex_regs2[10]_i_3_n_0 ),
        .I1(\ex_regs2[8]_i_2_n_0 ),
        .I2(ex_regd_en_reg),
        .I3(D[8]),
        .I4(\ex_regs2[8]_i_3_n_0 ),
        .I5(stall),
        .O(reset_global_reg_3[8]));
  LUT6 #(
    .INIT(64'hBABABAFFBFBABFFF)) 
    \ex_regs2[8]_i_2 
       (.I0(\ex_regs2[10]_i_6_n_0 ),
        .I1(id_pc_in[8]),
        .I2(\ex_regs2[10]_i_7_n_0 ),
        .I3(\ex_regs2[10]_i_8_n_0 ),
        .I4(id_instr_in[29]),
        .I5(id_instr_in[28]),
        .O(\ex_regs2[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ex_regs2[8]_i_3 
       (.I0(\ex_regs2[14]_i_4_n_0 ),
        .I1(id_regs2_in[8]),
        .I2(\ex_alu_opcode_reg[5] ),
        .I3(\ex_regs2[31]_i_2_0 [8]),
        .O(\ex_regs2[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \ex_regs2[8]_i_4 
       (.I0(\ex_regs2[8]_i_3_0 ),
        .I1(Q[9]),
        .I2(\ex_regs2[8]_i_3_1 ),
        .I3(\regfile/rdata21 ),
        .I4(\ex_regs1_reg[31] [8]),
        .I5(\ex_regs2[14]_i_16_n_0 ),
        .O(id_regs2_in[8]));
  LUT6 #(
    .INIT(64'h0000000075FF7575)) 
    \ex_regs2[9]_i_1 
       (.I0(\id_pc_reg[9]_0 ),
        .I1(\ex_regs2[14]_i_4_n_0 ),
        .I2(id_regs2_in[9]),
        .I3(ex_regd_en_reg),
        .I4(D[9]),
        .I5(stall),
        .O(reset_global_reg_3[9]));
  LUT4 #(
    .INIT(16'hE0EE)) 
    \ex_regs2[9]_i_2 
       (.I0(\ex_regs2[10]_i_3_n_0 ),
        .I1(\ex_regs1[9]_i_6_n_0 ),
        .I2(\ex_alu_opcode_reg[5] ),
        .I3(\ex_regs2[31]_i_2_0 [9]),
        .O(\id_pc_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \ex_regs2[9]_i_3 
       (.I0(\ex_regs2_reg[9] ),
        .I1(Q[9]),
        .I2(\ex_regs2_reg[9]_0 ),
        .I3(\regfile/rdata21 ),
        .I4(\ex_regs1_reg[31] [9]),
        .I5(\ex_regs2[14]_i_16_n_0 ),
        .O(id_regs2_in[9]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_ret_addr[0]_i_1 
       (.I0(\leds_OBUF[7]_inst_i_4_n_0 ),
        .I1(\id/branch_addr_out0 [0]),
        .I2(stall),
        .O(\id_instr_reg[4]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_ret_addr[10]_i_1 
       (.I0(\leds_OBUF[7]_inst_i_4_n_0 ),
        .I1(\ex_ret_addr_reg[12]_i_2_n_6 ),
        .I2(stall),
        .O(\id_instr_reg[4]_2 [10]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_ret_addr[11]_i_1 
       (.I0(\leds_OBUF[7]_inst_i_4_n_0 ),
        .I1(\ex_ret_addr_reg[12]_i_2_n_5 ),
        .I2(stall),
        .O(\id_instr_reg[4]_2 [11]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_ret_addr[12]_i_1 
       (.I0(\leds_OBUF[7]_inst_i_4_n_0 ),
        .I1(\ex_ret_addr_reg[12]_i_2_n_4 ),
        .I2(stall),
        .O(\id_instr_reg[4]_2 [12]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_ret_addr[13]_i_1 
       (.I0(\leds_OBUF[7]_inst_i_4_n_0 ),
        .I1(\ex_ret_addr_reg[16]_i_2_n_7 ),
        .I2(stall),
        .O(\id_instr_reg[4]_2 [13]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_ret_addr[14]_i_1 
       (.I0(\leds_OBUF[7]_inst_i_4_n_0 ),
        .I1(\ex_ret_addr_reg[16]_i_2_n_6 ),
        .I2(stall),
        .O(\id_instr_reg[4]_2 [14]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_ret_addr[15]_i_1 
       (.I0(\leds_OBUF[7]_inst_i_4_n_0 ),
        .I1(\ex_ret_addr_reg[16]_i_2_n_5 ),
        .I2(stall),
        .O(\id_instr_reg[4]_2 [15]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_ret_addr[16]_i_1 
       (.I0(\leds_OBUF[7]_inst_i_4_n_0 ),
        .I1(\ex_ret_addr_reg[16]_i_2_n_4 ),
        .I2(stall),
        .O(\id_instr_reg[4]_2 [16]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_ret_addr[17]_i_1 
       (.I0(\leds_OBUF[7]_inst_i_4_n_0 ),
        .I1(\ex_ret_addr_reg[20]_i_2_n_7 ),
        .I2(stall),
        .O(\id_instr_reg[4]_2 [17]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_ret_addr[18]_i_1 
       (.I0(\leds_OBUF[7]_inst_i_4_n_0 ),
        .I1(\ex_ret_addr_reg[20]_i_2_n_6 ),
        .I2(stall),
        .O(\id_instr_reg[4]_2 [18]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_ret_addr[19]_i_1 
       (.I0(\leds_OBUF[7]_inst_i_4_n_0 ),
        .I1(\ex_ret_addr_reg[20]_i_2_n_5 ),
        .I2(stall),
        .O(\id_instr_reg[4]_2 [19]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_ret_addr[1]_i_1 
       (.I0(\leds_OBUF[7]_inst_i_4_n_0 ),
        .I1(\ex_ret_addr_reg[4]_i_2_n_7 ),
        .I2(stall),
        .O(\id_instr_reg[4]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_ret_addr[20]_i_1 
       (.I0(\leds_OBUF[7]_inst_i_4_n_0 ),
        .I1(\ex_ret_addr_reg[20]_i_2_n_4 ),
        .I2(stall),
        .O(\id_instr_reg[4]_2 [20]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_ret_addr[21]_i_1 
       (.I0(\leds_OBUF[7]_inst_i_4_n_0 ),
        .I1(\ex_ret_addr_reg[24]_i_2_n_7 ),
        .I2(stall),
        .O(\id_instr_reg[4]_2 [21]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_ret_addr[22]_i_1 
       (.I0(\leds_OBUF[7]_inst_i_4_n_0 ),
        .I1(\ex_ret_addr_reg[24]_i_2_n_6 ),
        .I2(stall),
        .O(\id_instr_reg[4]_2 [22]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_ret_addr[23]_i_1 
       (.I0(\leds_OBUF[7]_inst_i_4_n_0 ),
        .I1(\ex_ret_addr_reg[24]_i_2_n_5 ),
        .I2(stall),
        .O(\id_instr_reg[4]_2 [23]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_ret_addr[24]_i_1 
       (.I0(\leds_OBUF[7]_inst_i_4_n_0 ),
        .I1(\ex_ret_addr_reg[24]_i_2_n_4 ),
        .I2(stall),
        .O(\id_instr_reg[4]_2 [24]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_ret_addr[25]_i_1 
       (.I0(\leds_OBUF[7]_inst_i_4_n_0 ),
        .I1(\ex_ret_addr_reg[28]_i_2_n_7 ),
        .I2(stall),
        .O(\id_instr_reg[4]_2 [25]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_ret_addr[26]_i_1 
       (.I0(\leds_OBUF[7]_inst_i_4_n_0 ),
        .I1(\ex_ret_addr_reg[28]_i_2_n_6 ),
        .I2(stall),
        .O(\id_instr_reg[4]_2 [26]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_ret_addr[27]_i_1 
       (.I0(\leds_OBUF[7]_inst_i_4_n_0 ),
        .I1(\ex_ret_addr_reg[28]_i_2_n_5 ),
        .I2(stall),
        .O(\id_instr_reg[4]_2 [27]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_ret_addr[28]_i_1 
       (.I0(\leds_OBUF[7]_inst_i_4_n_0 ),
        .I1(\ex_ret_addr_reg[28]_i_2_n_4 ),
        .I2(stall),
        .O(\id_instr_reg[4]_2 [28]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_ret_addr[29]_i_1 
       (.I0(\leds_OBUF[7]_inst_i_4_n_0 ),
        .I1(\ex_ret_addr_reg[31]_i_2_n_7 ),
        .I2(stall),
        .O(\id_instr_reg[4]_2 [29]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_ret_addr[2]_i_1 
       (.I0(\leds_OBUF[7]_inst_i_4_n_0 ),
        .I1(\ex_ret_addr_reg[4]_i_2_n_6 ),
        .I2(stall),
        .O(\id_instr_reg[4]_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_ret_addr[30]_i_1 
       (.I0(\leds_OBUF[7]_inst_i_4_n_0 ),
        .I1(\ex_ret_addr_reg[31]_i_2_n_6 ),
        .I2(stall),
        .O(\id_instr_reg[4]_2 [30]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_ret_addr[31]_i_1 
       (.I0(\leds_OBUF[7]_inst_i_4_n_0 ),
        .I1(\ex_ret_addr_reg[31]_i_2_n_5 ),
        .I2(stall),
        .O(\id_instr_reg[4]_2 [31]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_ret_addr[3]_i_1 
       (.I0(\leds_OBUF[7]_inst_i_4_n_0 ),
        .I1(\ex_ret_addr_reg[4]_i_2_n_5 ),
        .I2(stall),
        .O(\id_instr_reg[4]_2 [3]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_ret_addr[4]_i_1 
       (.I0(\leds_OBUF[7]_inst_i_4_n_0 ),
        .I1(\ex_ret_addr_reg[4]_i_2_n_4 ),
        .I2(stall),
        .O(\id_instr_reg[4]_2 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    \ex_ret_addr[4]_i_3 
       (.I0(id_pc_in[2]),
        .O(\ex_ret_addr[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_ret_addr[5]_i_1 
       (.I0(\leds_OBUF[7]_inst_i_4_n_0 ),
        .I1(\ex_ret_addr_reg[8]_i_2_n_7 ),
        .I2(stall),
        .O(\id_instr_reg[4]_2 [5]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_ret_addr[6]_i_1 
       (.I0(\leds_OBUF[7]_inst_i_4_n_0 ),
        .I1(\ex_ret_addr_reg[8]_i_2_n_6 ),
        .I2(stall),
        .O(\id_instr_reg[4]_2 [6]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_ret_addr[7]_i_1 
       (.I0(\leds_OBUF[7]_inst_i_4_n_0 ),
        .I1(\ex_ret_addr_reg[8]_i_2_n_5 ),
        .I2(stall),
        .O(\id_instr_reg[4]_2 [7]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_ret_addr[8]_i_1 
       (.I0(\leds_OBUF[7]_inst_i_4_n_0 ),
        .I1(\ex_ret_addr_reg[8]_i_2_n_4 ),
        .I2(stall),
        .O(\id_instr_reg[4]_2 [8]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ex_ret_addr[9]_i_1 
       (.I0(\leds_OBUF[7]_inst_i_4_n_0 ),
        .I1(\ex_ret_addr_reg[12]_i_2_n_7 ),
        .I2(stall),
        .O(\id_instr_reg[4]_2 [9]));
  CARRY4 \ex_ret_addr_reg[12]_i_2 
       (.CI(\ex_ret_addr_reg[8]_i_2_n_0 ),
        .CO({\ex_ret_addr_reg[12]_i_2_n_0 ,\ex_ret_addr_reg[12]_i_2_n_1 ,\ex_ret_addr_reg[12]_i_2_n_2 ,\ex_ret_addr_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ex_ret_addr_reg[12]_i_2_n_4 ,\ex_ret_addr_reg[12]_i_2_n_5 ,\ex_ret_addr_reg[12]_i_2_n_6 ,\ex_ret_addr_reg[12]_i_2_n_7 }),
        .S(id_pc_in[12:9]));
  CARRY4 \ex_ret_addr_reg[16]_i_2 
       (.CI(\ex_ret_addr_reg[12]_i_2_n_0 ),
        .CO({\ex_ret_addr_reg[16]_i_2_n_0 ,\ex_ret_addr_reg[16]_i_2_n_1 ,\ex_ret_addr_reg[16]_i_2_n_2 ,\ex_ret_addr_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ex_ret_addr_reg[16]_i_2_n_4 ,\ex_ret_addr_reg[16]_i_2_n_5 ,\ex_ret_addr_reg[16]_i_2_n_6 ,\ex_ret_addr_reg[16]_i_2_n_7 }),
        .S(id_pc_in[16:13]));
  CARRY4 \ex_ret_addr_reg[20]_i_2 
       (.CI(\ex_ret_addr_reg[16]_i_2_n_0 ),
        .CO({\ex_ret_addr_reg[20]_i_2_n_0 ,\ex_ret_addr_reg[20]_i_2_n_1 ,\ex_ret_addr_reg[20]_i_2_n_2 ,\ex_ret_addr_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ex_ret_addr_reg[20]_i_2_n_4 ,\ex_ret_addr_reg[20]_i_2_n_5 ,\ex_ret_addr_reg[20]_i_2_n_6 ,\ex_ret_addr_reg[20]_i_2_n_7 }),
        .S(id_pc_in[20:17]));
  CARRY4 \ex_ret_addr_reg[24]_i_2 
       (.CI(\ex_ret_addr_reg[20]_i_2_n_0 ),
        .CO({\ex_ret_addr_reg[24]_i_2_n_0 ,\ex_ret_addr_reg[24]_i_2_n_1 ,\ex_ret_addr_reg[24]_i_2_n_2 ,\ex_ret_addr_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ex_ret_addr_reg[24]_i_2_n_4 ,\ex_ret_addr_reg[24]_i_2_n_5 ,\ex_ret_addr_reg[24]_i_2_n_6 ,\ex_ret_addr_reg[24]_i_2_n_7 }),
        .S(id_pc_in[24:21]));
  CARRY4 \ex_ret_addr_reg[28]_i_2 
       (.CI(\ex_ret_addr_reg[24]_i_2_n_0 ),
        .CO({\ex_ret_addr_reg[28]_i_2_n_0 ,\ex_ret_addr_reg[28]_i_2_n_1 ,\ex_ret_addr_reg[28]_i_2_n_2 ,\ex_ret_addr_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ex_ret_addr_reg[28]_i_2_n_4 ,\ex_ret_addr_reg[28]_i_2_n_5 ,\ex_ret_addr_reg[28]_i_2_n_6 ,\ex_ret_addr_reg[28]_i_2_n_7 }),
        .S(id_pc_in[28:25]));
  CARRY4 \ex_ret_addr_reg[31]_i_2 
       (.CI(\ex_ret_addr_reg[28]_i_2_n_0 ),
        .CO({\NLW_ex_ret_addr_reg[31]_i_2_CO_UNCONNECTED [3:2],\ex_ret_addr_reg[31]_i_2_n_2 ,\ex_ret_addr_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_ex_ret_addr_reg[31]_i_2_O_UNCONNECTED [3],\ex_ret_addr_reg[31]_i_2_n_5 ,\ex_ret_addr_reg[31]_i_2_n_6 ,\ex_ret_addr_reg[31]_i_2_n_7 }),
        .S({1'b0,id_pc_in[31:29]}));
  CARRY4 \ex_ret_addr_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\ex_ret_addr_reg[4]_i_2_n_0 ,\ex_ret_addr_reg[4]_i_2_n_1 ,\ex_ret_addr_reg[4]_i_2_n_2 ,\ex_ret_addr_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,id_pc_in[2],1'b0}),
        .O({\ex_ret_addr_reg[4]_i_2_n_4 ,\ex_ret_addr_reg[4]_i_2_n_5 ,\ex_ret_addr_reg[4]_i_2_n_6 ,\ex_ret_addr_reg[4]_i_2_n_7 }),
        .S({id_pc_in[4:3],\ex_ret_addr[4]_i_3_n_0 ,id_pc_in[1]}));
  CARRY4 \ex_ret_addr_reg[8]_i_2 
       (.CI(\ex_ret_addr_reg[4]_i_2_n_0 ),
        .CO({\ex_ret_addr_reg[8]_i_2_n_0 ,\ex_ret_addr_reg[8]_i_2_n_1 ,\ex_ret_addr_reg[8]_i_2_n_2 ,\ex_ret_addr_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ex_ret_addr_reg[8]_i_2_n_4 ,\ex_ret_addr_reg[8]_i_2_n_5 ,\ex_ret_addr_reg[8]_i_2_n_6 ,\ex_ret_addr_reg[8]_i_2_n_7 }),
        .S(id_pc_in[8:5]));
  FDCE #(
    .INIT(1'b0)) 
    \id_instr_reg[0] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_instr_reg[31]_7 [0]),
        .Q(id_instr_in[0]));
  FDCE #(
    .INIT(1'b0)) 
    \id_instr_reg[10] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_instr_reg[31]_7 [10]),
        .Q(id_instr_in[10]));
  FDCE #(
    .INIT(1'b0)) 
    \id_instr_reg[11] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_instr_reg[31]_7 [11]),
        .Q(id_instr_in[11]));
  FDCE #(
    .INIT(1'b0)) 
    \id_instr_reg[12] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_instr_reg[31]_7 [12]),
        .Q(id_instr_in[12]));
  FDCE #(
    .INIT(1'b0)) 
    \id_instr_reg[13] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_instr_reg[31]_7 [13]),
        .Q(id_instr_in[13]));
  FDCE #(
    .INIT(1'b0)) 
    \id_instr_reg[14] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_instr_reg[31]_7 [14]),
        .Q(id_instr_in[14]));
  (* ORIG_CELL_NAME = "id_instr_reg[15]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \id_instr_reg[15] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_instr_reg[31]_7 [15]),
        .Q(Q[1]));
  (* ORIG_CELL_NAME = "id_instr_reg[15]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \id_instr_reg[15]_rep 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_instr_reg[15]_rep_1 ),
        .Q(\id_instr_reg[15]_rep_0 ));
  (* ORIG_CELL_NAME = "id_instr_reg[15]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \id_instr_reg[15]_rep__0 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_instr_reg[15]_rep__0_1 ),
        .Q(\id_instr_reg[15]_rep__0_0 ));
  (* ORIG_CELL_NAME = "id_instr_reg[16]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \id_instr_reg[16] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_instr_reg[31]_7 [16]),
        .Q(Q[2]));
  (* ORIG_CELL_NAME = "id_instr_reg[16]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \id_instr_reg[16]_rep 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_instr_reg[16]_rep_1 ),
        .Q(\id_instr_reg[16]_rep_0 ));
  (* ORIG_CELL_NAME = "id_instr_reg[16]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \id_instr_reg[16]_rep__0 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_instr_reg[16]_rep__0_1 ),
        .Q(\id_instr_reg[16]_rep__0_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \id_instr_reg[17] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_instr_reg[31]_7 [17]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \id_instr_reg[18] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_instr_reg[31]_7 [18]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \id_instr_reg[19] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_instr_reg[31]_7 [19]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \id_instr_reg[1] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_instr_reg[31]_7 [1]),
        .Q(id_instr_in[1]));
  (* ORIG_CELL_NAME = "id_instr_reg[20]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \id_instr_reg[20] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_instr_reg[31]_7 [20]),
        .Q(id_instr_in[20]));
  (* ORIG_CELL_NAME = "id_instr_reg[20]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \id_instr_reg[20]_rep 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_instr_reg[20]_rep_1 ),
        .Q(\id_instr_reg[20]_rep_0 ));
  (* ORIG_CELL_NAME = "id_instr_reg[20]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \id_instr_reg[20]_rep__0 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_instr_reg[20]_rep__0_1 ),
        .Q(\id_instr_reg[20]_rep__0_0 ));
  (* ORIG_CELL_NAME = "id_instr_reg[20]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \id_instr_reg[20]_rep__1 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_instr_reg[20]_rep__1_2 ),
        .Q(\id_instr_reg[20]_rep__1_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \id_instr_reg[21] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_instr_reg[31]_7 [21]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \id_instr_reg[22] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_instr_reg[31]_7 [22]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \id_instr_reg[23] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_instr_reg[31]_7 [23]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \id_instr_reg[24] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_instr_reg[31]_7 [24]),
        .Q(Q[9]));
  FDCE #(
    .INIT(1'b0)) 
    \id_instr_reg[25] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_instr_reg[31]_7 [25]),
        .Q(id_instr_in[25]));
  FDCE #(
    .INIT(1'b0)) 
    \id_instr_reg[26] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_instr_reg[31]_7 [26]),
        .Q(id_instr_in[26]));
  FDCE #(
    .INIT(1'b0)) 
    \id_instr_reg[27] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_instr_reg[31]_7 [27]),
        .Q(id_instr_in[27]));
  FDCE #(
    .INIT(1'b0)) 
    \id_instr_reg[28] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_instr_reg[31]_7 [28]),
        .Q(id_instr_in[28]));
  FDCE #(
    .INIT(1'b0)) 
    \id_instr_reg[29] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_instr_reg[31]_7 [29]),
        .Q(id_instr_in[29]));
  FDCE #(
    .INIT(1'b0)) 
    \id_instr_reg[2] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_instr_reg[31]_7 [2]),
        .Q(id_instr_in[2]));
  FDCE #(
    .INIT(1'b0)) 
    \id_instr_reg[30] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_instr_reg[31]_7 [30]),
        .Q(id_instr_in[30]));
  FDCE #(
    .INIT(1'b0)) 
    \id_instr_reg[31] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_instr_reg[31]_7 [31]),
        .Q(id_instr_in[31]));
  FDCE #(
    .INIT(1'b0)) 
    \id_instr_reg[3] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_instr_reg[31]_7 [3]),
        .Q(id_instr_in[3]));
  FDCE #(
    .INIT(1'b0)) 
    \id_instr_reg[4] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_instr_reg[31]_7 [4]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \id_instr_reg[5] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_instr_reg[31]_7 [5]),
        .Q(id_instr_in[5]));
  FDCE #(
    .INIT(1'b0)) 
    \id_instr_reg[6] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_instr_reg[31]_7 [6]),
        .Q(id_instr_in[6]));
  FDCE #(
    .INIT(1'b0)) 
    \id_instr_reg[7] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_instr_reg[31]_7 [7]),
        .Q(id_instr_in[7]));
  FDCE #(
    .INIT(1'b0)) 
    \id_instr_reg[8] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_instr_reg[31]_7 [8]),
        .Q(id_instr_in[8]));
  FDCE #(
    .INIT(1'b0)) 
    \id_instr_reg[9] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_instr_reg[31]_7 [9]),
        .Q(id_instr_in[9]));
  FDCE #(
    .INIT(1'b0)) 
    \id_pc_reg[0] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_pc_reg[31]_0 [0]),
        .Q(\id/branch_addr_out0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \id_pc_reg[10] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_pc_reg[31]_0 [10]),
        .Q(id_pc_in[10]));
  FDCE #(
    .INIT(1'b0)) 
    \id_pc_reg[11] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_pc_reg[31]_0 [11]),
        .Q(id_pc_in[11]));
  FDCE #(
    .INIT(1'b0)) 
    \id_pc_reg[12] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_pc_reg[31]_0 [12]),
        .Q(id_pc_in[12]));
  FDCE #(
    .INIT(1'b0)) 
    \id_pc_reg[13] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_pc_reg[31]_0 [13]),
        .Q(id_pc_in[13]));
  FDCE #(
    .INIT(1'b0)) 
    \id_pc_reg[14] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_pc_reg[31]_0 [14]),
        .Q(id_pc_in[14]));
  FDCE #(
    .INIT(1'b0)) 
    \id_pc_reg[15] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_pc_reg[31]_0 [15]),
        .Q(id_pc_in[15]));
  FDCE #(
    .INIT(1'b0)) 
    \id_pc_reg[16] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_pc_reg[31]_0 [16]),
        .Q(id_pc_in[16]));
  FDCE #(
    .INIT(1'b0)) 
    \id_pc_reg[17] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_pc_reg[31]_0 [17]),
        .Q(id_pc_in[17]));
  FDCE #(
    .INIT(1'b0)) 
    \id_pc_reg[18] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_pc_reg[31]_0 [18]),
        .Q(id_pc_in[18]));
  FDCE #(
    .INIT(1'b0)) 
    \id_pc_reg[19] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_pc_reg[31]_0 [19]),
        .Q(id_pc_in[19]));
  FDCE #(
    .INIT(1'b0)) 
    \id_pc_reg[1] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_pc_reg[31]_0 [1]),
        .Q(id_pc_in[1]));
  FDCE #(
    .INIT(1'b0)) 
    \id_pc_reg[20] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_pc_reg[31]_0 [20]),
        .Q(id_pc_in[20]));
  FDCE #(
    .INIT(1'b0)) 
    \id_pc_reg[21] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_pc_reg[31]_0 [21]),
        .Q(id_pc_in[21]));
  FDCE #(
    .INIT(1'b0)) 
    \id_pc_reg[22] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_pc_reg[31]_0 [22]),
        .Q(id_pc_in[22]));
  FDCE #(
    .INIT(1'b0)) 
    \id_pc_reg[23] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_pc_reg[31]_0 [23]),
        .Q(id_pc_in[23]));
  FDCE #(
    .INIT(1'b0)) 
    \id_pc_reg[24] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_pc_reg[31]_0 [24]),
        .Q(id_pc_in[24]));
  FDCE #(
    .INIT(1'b0)) 
    \id_pc_reg[25] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_pc_reg[31]_0 [25]),
        .Q(id_pc_in[25]));
  FDCE #(
    .INIT(1'b0)) 
    \id_pc_reg[26] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_pc_reg[31]_0 [26]),
        .Q(id_pc_in[26]));
  FDCE #(
    .INIT(1'b0)) 
    \id_pc_reg[27] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_pc_reg[31]_0 [27]),
        .Q(id_pc_in[27]));
  FDCE #(
    .INIT(1'b0)) 
    \id_pc_reg[28] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_pc_reg[31]_0 [28]),
        .Q(id_pc_in[28]));
  FDCE #(
    .INIT(1'b0)) 
    \id_pc_reg[29] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_pc_reg[31]_0 [29]),
        .Q(id_pc_in[29]));
  FDCE #(
    .INIT(1'b0)) 
    \id_pc_reg[2] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_pc_reg[31]_0 [2]),
        .Q(id_pc_in[2]));
  FDCE #(
    .INIT(1'b0)) 
    \id_pc_reg[30] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_pc_reg[31]_0 [30]),
        .Q(id_pc_in[30]));
  FDCE #(
    .INIT(1'b0)) 
    \id_pc_reg[31] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_pc_reg[31]_0 [31]),
        .Q(id_pc_in[31]));
  FDCE #(
    .INIT(1'b0)) 
    \id_pc_reg[3] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_pc_reg[31]_0 [3]),
        .Q(id_pc_in[3]));
  FDCE #(
    .INIT(1'b0)) 
    \id_pc_reg[4] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_pc_reg[31]_0 [4]),
        .Q(id_pc_in[4]));
  FDCE #(
    .INIT(1'b0)) 
    \id_pc_reg[5] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_pc_reg[31]_0 [5]),
        .Q(id_pc_in[5]));
  FDCE #(
    .INIT(1'b0)) 
    \id_pc_reg[6] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_pc_reg[31]_0 [6]),
        .Q(id_pc_in[6]));
  FDCE #(
    .INIT(1'b0)) 
    \id_pc_reg[7] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_pc_reg[31]_0 [7]),
        .Q(id_pc_in[7]));
  FDCE #(
    .INIT(1'b0)) 
    \id_pc_reg[8] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_pc_reg[31]_0 [8]),
        .Q(id_pc_in[8]));
  FDCE #(
    .INIT(1'b0)) 
    \id_pc_reg[9] 
       (.C(clk_out2),
        .CE(p_0_in),
        .CLR(\id_pc_reg[0]_0 ),
        .D(\id_pc_reg[31]_0 [9]),
        .Q(id_pc_in[9]));
  LUT6 #(
    .INIT(64'hFFFF88F888888888)) 
    \leds_OBUF[4]_inst_i_1 
       (.I0(id_alu_opcode_out[3]),
        .I1(\id/branch_addr_out0 [0]),
        .I2(\pc[31]_i_4_0 [0]),
        .I3(\leds_OBUF[4]_inst_i_2_n_0 ),
        .I4(\leds_OBUF[4]_inst_i_3_n_0 ),
        .I5(\leds_OBUF[6]_inst_i_3_n_0 ),
        .O(leds_OBUF[0]));
  LUT3 #(
    .INIT(8'hF7)) 
    \leds_OBUF[4]_inst_i_2 
       (.I0(id_instr_in[28]),
        .I1(id_instr_in[29]),
        .I2(\leds_OBUF[4]_inst_i_4_n_0 ),
        .O(\leds_OBUF[4]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4450FFFF44504450)) 
    \leds_OBUF[4]_inst_i_3 
       (.I0(\leds_OBUF[6]_inst_i_9_n_0 ),
        .I1(\leds_OBUF[4]_inst_i_1_0 ),
        .I2(\leds_OBUF[4]_inst_i_1_1 ),
        .I3(mtvec_we),
        .I4(\leds_OBUF[7]_inst_i_6_n_0 ),
        .I5(\id/branch_addr_out02_out [0]),
        .O(\leds_OBUF[4]_inst_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \leds_OBUF[4]_inst_i_4 
       (.I0(ex_mscratch_we_i_2_n_0),
        .I1(\leds_OBUF[4]_inst_i_5_n_0 ),
        .I2(id_instr_in[12]),
        .I3(id_instr_in[13]),
        .I4(Q[0]),
        .O(\leds_OBUF[4]_inst_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFFFC)) 
    \leds_OBUF[4]_inst_i_5 
       (.I0(id_instr_in[20]),
        .I1(id_instr_in[14]),
        .I2(id_instr_in[26]),
        .I3(id_instr_in[28]),
        .I4(Q[6]),
        .O(\leds_OBUF[4]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \leds_OBUF[5]_inst_i_1 
       (.I0(\leds_OBUF[5]_inst_i_2_n_0 ),
        .I1(\leds_OBUF[6]_inst_i_3_n_0 ),
        .I2(\id/branch_addr_out0 [1]),
        .I3(id_alu_opcode_out[3]),
        .I4(\id/branch_addr_out1 [1]),
        .I5(\leds_OBUF[6]_inst_i_7_n_0 ),
        .O(leds_OBUF[1]));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \leds_OBUF[5]_inst_i_2 
       (.I0(\pc[31]_i_4_0 [1]),
        .I1(\leds_OBUF[4]_inst_i_2_n_0 ),
        .I2(\id/branch_addr_out02_out [1]),
        .I3(\leds_OBUF[7]_inst_i_6_n_0 ),
        .I4(mtvec_o[0]),
        .I5(\leds_OBUF[6]_inst_i_9_n_0 ),
        .O(\leds_OBUF[5]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \leds_OBUF[6]_inst_i_1 
       (.I0(\leds_OBUF[6]_inst_i_2_n_0 ),
        .I1(\leds_OBUF[6]_inst_i_3_n_0 ),
        .I2(\id/branch_addr_out0 [2]),
        .I3(id_alu_opcode_out[3]),
        .I4(\id/branch_addr_out1 [2]),
        .I5(\leds_OBUF[6]_inst_i_7_n_0 ),
        .O(leds_OBUF[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \leds_OBUF[6]_inst_i_10 
       (.I0(id_pc_in[3]),
        .I1(Q[8]),
        .O(\leds_OBUF[6]_inst_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \leds_OBUF[6]_inst_i_11 
       (.I0(id_pc_in[2]),
        .I1(Q[7]),
        .O(\leds_OBUF[6]_inst_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \leds_OBUF[6]_inst_i_12 
       (.I0(id_pc_in[1]),
        .I1(Q[6]),
        .O(\leds_OBUF[6]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \leds_OBUF[6]_inst_i_13 
       (.I0(\id_instr_reg[23]_0 ),
        .I1(\ex_regs2[31]_i_2_0 [3]),
        .I2(\ex_regs1_reg[1] ),
        .I3(reset_global_reg),
        .I4(D[3]),
        .O(id_regs1_out[3]));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \leds_OBUF[6]_inst_i_15 
       (.I0(\id_instr_reg[21]_0 ),
        .I1(\ex_regs2[31]_i_2_0 [1]),
        .I2(\ex_regs1_reg[1] ),
        .I3(reset_global_reg),
        .I4(D[1]),
        .O(id_regs1_out[1]));
  LUT6 #(
    .INIT(64'h51005151AEFFAEAE)) 
    \leds_OBUF[6]_inst_i_16 
       (.I0(\id_instr_reg[23]_0 ),
        .I1(\ex_regs2[31]_i_2_0 [3]),
        .I2(\ex_regs1_reg[1] ),
        .I3(reset_global_reg),
        .I4(D[3]),
        .I5(Q[7]),
        .O(\leds_OBUF[6]_inst_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h45004545BAFFBABA)) 
    \leds_OBUF[6]_inst_i_17 
       (.I0(\id_instr_reg[22]_0 ),
        .I1(\ex_regs1_reg[1] ),
        .I2(\ex_regs2[31]_i_2_0 [2]),
        .I3(reset_global_reg),
        .I4(D[2]),
        .I5(Q[6]),
        .O(\leds_OBUF[6]_inst_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h51005151AEFFAEAE)) 
    \leds_OBUF[6]_inst_i_18 
       (.I0(\id_instr_reg[21]_0 ),
        .I1(\ex_regs2[31]_i_2_0 [1]),
        .I2(\ex_regs1_reg[1] ),
        .I3(reset_global_reg),
        .I4(D[1]),
        .I5(id_instr_in[20]),
        .O(\leds_OBUF[6]_inst_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \leds_OBUF[6]_inst_i_19 
       (.I0(\ex_regs1[0]_i_2_n_0 ),
        .O(id_regs1_out[0]));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \leds_OBUF[6]_inst_i_2 
       (.I0(\pc[31]_i_4_0 [2]),
        .I1(\leds_OBUF[4]_inst_i_2_n_0 ),
        .I2(\id/branch_addr_out02_out [2]),
        .I3(\leds_OBUF[7]_inst_i_6_n_0 ),
        .I4(mtvec_o[1]),
        .I5(\leds_OBUF[6]_inst_i_9_n_0 ),
        .O(\leds_OBUF[6]_inst_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \leds_OBUF[6]_inst_i_20 
       (.I0(id_pc_in[3]),
        .I1(id_instr_in[10]),
        .O(\leds_OBUF[6]_inst_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \leds_OBUF[6]_inst_i_21 
       (.I0(id_pc_in[2]),
        .I1(id_instr_in[9]),
        .O(\leds_OBUF[6]_inst_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \leds_OBUF[6]_inst_i_22 
       (.I0(id_pc_in[1]),
        .I1(id_instr_in[8]),
        .O(\leds_OBUF[6]_inst_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \leds_OBUF[6]_inst_i_3 
       (.I0(id_instr_in[6]),
        .I1(id_instr_in[5]),
        .I2(\id_pc_reg[0]_0 ),
        .I3(\leds_OBUF[7]_inst_i_9_n_0 ),
        .I4(id_instr_in[2]),
        .I5(id_instr_in[3]),
        .O(\leds_OBUF[6]_inst_i_3_n_0 ));
  CARRY4 \leds_OBUF[6]_inst_i_4 
       (.CI(1'b0),
        .CO({\leds_OBUF[6]_inst_i_4_n_0 ,\leds_OBUF[6]_inst_i_4_n_1 ,\leds_OBUF[6]_inst_i_4_n_2 ,\leds_OBUF[6]_inst_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({id_pc_in[3:1],1'b0}),
        .O({\id/branch_addr_out0 [3:1],\NLW_leds_OBUF[6]_inst_i_4_O_UNCONNECTED [0]}),
        .S({\leds_OBUF[6]_inst_i_10_n_0 ,\leds_OBUF[6]_inst_i_11_n_0 ,\leds_OBUF[6]_inst_i_12_n_0 ,\id/branch_addr_out0 [0]}));
  LUT2 #(
    .INIT(4'h2)) 
    \leds_OBUF[6]_inst_i_5 
       (.I0(id_instr_in[3]),
        .I1(\leds_OBUF[7]_inst_i_4_n_0 ),
        .O(id_alu_opcode_out[3]));
  CARRY4 \leds_OBUF[6]_inst_i_6 
       (.CI(1'b0),
        .CO({\leds_OBUF[6]_inst_i_6_n_0 ,\leds_OBUF[6]_inst_i_6_n_1 ,\leds_OBUF[6]_inst_i_6_n_2 ,\leds_OBUF[6]_inst_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({id_regs1_out[3],\pc[28]_i_3_0 [0],id_regs1_out[1],1'b0}),
        .O({\id/branch_addr_out1 [3:1],\NLW_leds_OBUF[6]_inst_i_6_O_UNCONNECTED [0]}),
        .S({\leds_OBUF[6]_inst_i_16_n_0 ,\leds_OBUF[6]_inst_i_17_n_0 ,\leds_OBUF[6]_inst_i_18_n_0 ,id_regs1_out[0]}));
  LUT4 #(
    .INIT(16'hFDFF)) 
    \leds_OBUF[6]_inst_i_7 
       (.I0(id_instr_in[2]),
        .I1(Q[0]),
        .I2(\ex_alu_opcode_reg[5]_0 ),
        .I3(\leds_OBUF[7]_inst_i_5_n_0 ),
        .O(\leds_OBUF[6]_inst_i_7_n_0 ));
  CARRY4 \leds_OBUF[6]_inst_i_8 
       (.CI(1'b0),
        .CO({\leds_OBUF[6]_inst_i_8_n_0 ,\leds_OBUF[6]_inst_i_8_n_1 ,\leds_OBUF[6]_inst_i_8_n_2 ,\leds_OBUF[6]_inst_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({id_pc_in[3:1],1'b0}),
        .O(\id/branch_addr_out02_out [3:0]),
        .S({\leds_OBUF[6]_inst_i_20_n_0 ,\leds_OBUF[6]_inst_i_21_n_0 ,\leds_OBUF[6]_inst_i_22_n_0 ,\id/branch_addr_out0 [0]}));
  LUT3 #(
    .INIT(8'hFE)) 
    \leds_OBUF[6]_inst_i_9 
       (.I0(id_instr_in[28]),
        .I1(id_instr_in[29]),
        .I2(\leds_OBUF[4]_inst_i_4_n_0 ),
        .O(\leds_OBUF[6]_inst_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h4F4FFF4F)) 
    \leds_OBUF[7]_inst_i_1 
       (.I0(\leds_OBUF[7]_inst_i_2_n_0 ),
        .I1(\leds_OBUF[7]_inst_i_3_n_0 ),
        .I2(\leds_OBUF[7]_inst_i_4_n_0 ),
        .I3(\leds_OBUF[7]_inst_i_5_n_0 ),
        .I4(\leds_OBUF[7]_inst_i_6_n_0 ),
        .O(leds_OBUF[3]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \leds_OBUF[7]_inst_i_10 
       (.I0(\id_pc_reg[0]_0 ),
        .I1(id_instr_in[5]),
        .O(\leds_OBUF[7]_inst_i_10_n_0 ));
  CARRY4 \leds_OBUF[7]_inst_i_12 
       (.CI(\leds_OBUF[7]_inst_i_14_n_0 ),
        .CO({\NLW_leds_OBUF[7]_inst_i_12_CO_UNCONNECTED [3],\id/branch_flag_out2 ,\leds_OBUF[7]_inst_i_12_n_2 ,\leds_OBUF[7]_inst_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(\NLW_leds_OBUF[7]_inst_i_12_O_UNCONNECTED [3:0]),
        .S({1'b0,\leds_OBUF[7]_inst_i_15_n_0 ,\leds_OBUF[7]_inst_i_16_n_0 ,\leds_OBUF[7]_inst_i_17_n_0 }));
  CARRY4 \leds_OBUF[7]_inst_i_13 
       (.CI(\leds_OBUF[7]_inst_i_18_n_0 ),
        .CO({\NLW_leds_OBUF[7]_inst_i_13_CO_UNCONNECTED [3],\id/branch_flag_out222_in ,\leds_OBUF[7]_inst_i_13_n_2 ,\leds_OBUF[7]_inst_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_leds_OBUF[7]_inst_i_13_O_UNCONNECTED [3:0]),
        .S({1'b0,\leds_OBUF[7]_inst_i_19_n_0 ,\leds_OBUF[7]_inst_i_20_n_0 ,\leds_OBUF[7]_inst_i_21_n_0 }));
  CARRY4 \leds_OBUF[7]_inst_i_14 
       (.CI(\leds_OBUF[7]_inst_i_22_n_0 ),
        .CO({\leds_OBUF[7]_inst_i_14_n_0 ,\leds_OBUF[7]_inst_i_14_n_1 ,\leds_OBUF[7]_inst_i_14_n_2 ,\leds_OBUF[7]_inst_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_leds_OBUF[7]_inst_i_14_O_UNCONNECTED [3:0]),
        .S({\leds_OBUF[7]_inst_i_23_n_0 ,\leds_OBUF[7]_inst_i_24_n_0 ,\leds_OBUF[7]_inst_i_12_3 ,\leds_OBUF[7]_inst_i_26_n_0 }));
  LUT6 #(
    .INIT(64'h6060606060606006)) 
    \leds_OBUF[7]_inst_i_15 
       (.I0(\leds_OBUF[7]_inst_i_12_0 [7]),
        .I1(\leds_OBUF[7]_inst_i_27_n_0 ),
        .I2(id_regs2_out[31]),
        .I3(reset_global_reg_0),
        .I4(\leds_OBUF[7]_inst_i_12_1 ),
        .I5(\ex_regs1_reg[31]_0 ),
        .O(\leds_OBUF[7]_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000099009900000)) 
    \leds_OBUF[7]_inst_i_16 
       (.I0(id_regs2_out[28]),
        .I1(id_regs1_out[28]),
        .I2(\leds_OBUF[7]_inst_i_12_2 ),
        .I3(\leds_OBUF[7]_inst_i_12_0 [6]),
        .I4(\leds_OBUF[7]_inst_i_29_n_0 ),
        .I5(\leds_OBUF[7]_inst_i_12_0 [5]),
        .O(\leds_OBUF[7]_inst_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000099009900000)) 
    \leds_OBUF[7]_inst_i_17 
       (.I0(id_regs2_out[25]),
        .I1(id_regs1_out[25]),
        .I2(\leds_OBUF[7]_inst_i_30_n_0 ),
        .I3(id_regs2_out[24]),
        .I4(\leds_OBUF[7]_inst_i_31_n_0 ),
        .I5(\leds_OBUF[7]_inst_i_12_0 [4]),
        .O(\leds_OBUF[7]_inst_i_17_n_0 ));
  CARRY4 \leds_OBUF[7]_inst_i_18 
       (.CI(\leds_OBUF[7]_inst_i_32_n_0 ),
        .CO({\leds_OBUF[7]_inst_i_18_n_0 ,\leds_OBUF[7]_inst_i_18_n_1 ,\leds_OBUF[7]_inst_i_18_n_2 ,\leds_OBUF[7]_inst_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_leds_OBUF[7]_inst_i_18_O_UNCONNECTED [3:0]),
        .S({\leds_OBUF[7]_inst_i_33_n_0 ,\leds_OBUF[7]_inst_i_34_n_0 ,\leds_OBUF[7]_inst_i_13_0 ,\leds_OBUF[7]_inst_i_36_n_0 }));
  LUT6 #(
    .INIT(64'h6060606060606006)) 
    \leds_OBUF[7]_inst_i_19 
       (.I0(\leds_OBUF[7]_inst_i_12_0 [7]),
        .I1(\leds_OBUF[7]_inst_i_27_n_0 ),
        .I2(id_regs2_out[31]),
        .I3(reset_global_reg_0),
        .I4(\leds_OBUF[7]_inst_i_12_1 ),
        .I5(\ex_regs1_reg[31]_0 ),
        .O(\leds_OBUF[7]_inst_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFDF)) 
    \leds_OBUF[7]_inst_i_2 
       (.I0(\leds_OBUF[6]_inst_i_3_n_0 ),
        .I1(id_instr_in[14]),
        .I2(Q[0]),
        .I3(id_instr_in[13]),
        .I4(id_instr_in[12]),
        .O(\leds_OBUF[7]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000099009900000)) 
    \leds_OBUF[7]_inst_i_20 
       (.I0(id_regs2_out[28]),
        .I1(id_regs1_out[28]),
        .I2(\leds_OBUF[7]_inst_i_12_2 ),
        .I3(\leds_OBUF[7]_inst_i_12_0 [6]),
        .I4(\leds_OBUF[7]_inst_i_29_n_0 ),
        .I5(\leds_OBUF[7]_inst_i_12_0 [5]),
        .O(\leds_OBUF[7]_inst_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000099009900000)) 
    \leds_OBUF[7]_inst_i_21 
       (.I0(id_regs2_out[25]),
        .I1(id_regs1_out[25]),
        .I2(\leds_OBUF[7]_inst_i_30_n_0 ),
        .I3(id_regs2_out[24]),
        .I4(\leds_OBUF[7]_inst_i_31_n_0 ),
        .I5(\leds_OBUF[7]_inst_i_12_0 [4]),
        .O(\leds_OBUF[7]_inst_i_21_n_0 ));
  CARRY4 \leds_OBUF[7]_inst_i_22 
       (.CI(1'b0),
        .CO({\leds_OBUF[7]_inst_i_22_n_0 ,\leds_OBUF[7]_inst_i_22_n_1 ,\leds_OBUF[7]_inst_i_22_n_2 ,\leds_OBUF[7]_inst_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_leds_OBUF[7]_inst_i_22_O_UNCONNECTED [3:0]),
        .S({\leds_OBUF[7]_inst_i_14_3 ,\leds_OBUF[7]_inst_i_38_n_0 ,\leds_OBUF[7]_inst_i_39_n_0 ,\leds_OBUF[7]_inst_i_40_n_0 }));
  LUT6 #(
    .INIT(64'h0000099009900000)) 
    \leds_OBUF[7]_inst_i_23 
       (.I0(id_regs2_out[21]),
        .I1(\pc[28]_i_3_0 [5]),
        .I2(\pc[23]_i_24_n_0 ),
        .I3(\leds_OBUF[7]_inst_i_12_0 [2]),
        .I4(\leds_OBUF[7]_inst_i_41_n_0 ),
        .I5(\leds_OBUF[7]_inst_i_12_0 [3]),
        .O(\leds_OBUF[7]_inst_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h0000099009900000)) 
    \leds_OBUF[7]_inst_i_24 
       (.I0(id_regs2_out[19]),
        .I1(id_regs1_out[19]),
        .I2(\ex_regs1[20]_i_2_n_0 ),
        .I3(\leds_OBUF[7]_inst_i_12_0 [1]),
        .I4(\leds_OBUF[7]_inst_i_14_2 ),
        .I5(id_regs2_out[18]),
        .O(\leds_OBUF[7]_inst_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0000099009900000)) 
    \leds_OBUF[7]_inst_i_26 
       (.I0(id_regs2_out[14]),
        .I1(\wb_data_reg[16] [2]),
        .I2(\leds_OBUF[7]_inst_i_14_0 ),
        .I3(id_regs2_out[12]),
        .I4(\leds_OBUF[7]_inst_i_14_1 ),
        .I5(\leds_OBUF[7]_inst_i_12_0 [0]),
        .O(\leds_OBUF[7]_inst_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020202022)) 
    \leds_OBUF[7]_inst_i_27 
       (.I0(\id_instr_reg[30]_0 ),
        .I1(\wb_data_reg[30] ),
        .I2(reset_global_reg),
        .I3(\leds_OBUF[7]_inst_i_19_0 ),
        .I4(\leds_OBUF[7]_inst_i_19_1 ),
        .I5(\ex_regs1_reg[30] ),
        .O(\leds_OBUF[7]_inst_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020202022)) 
    \leds_OBUF[7]_inst_i_29 
       (.I0(\ex_regs1[27]_i_4_n_0 ),
        .I1(\ex_regs1[27]_i_3_n_0 ),
        .I2(reset_global_reg),
        .I3(\leds_OBUF[7]_inst_i_20_0 ),
        .I4(\leds_OBUF[7]_inst_i_20_1 ),
        .I5(\ex_regs1_reg[27] ),
        .O(\leds_OBUF[7]_inst_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \leds_OBUF[7]_inst_i_3 
       (.I0(\leds_OBUF[7]_inst_i_7_n_0 ),
        .I1(id_instr_in[28]),
        .I2(id_instr_in[29]),
        .I3(Q[6]),
        .I4(ex_mstatus_we_i_2_n_0),
        .O(\leds_OBUF[7]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020202022)) 
    \leds_OBUF[7]_inst_i_30 
       (.I0(\ex_regs1[24]_i_4_n_0 ),
        .I1(\ex_regs1[24]_i_3_n_0 ),
        .I2(reset_global_reg),
        .I3(\ex_regs2_reg[24] ),
        .I4(\leds_OBUF[7]_inst_i_21_0 ),
        .I5(\ex_regs1_reg[24] ),
        .O(\leds_OBUF[7]_inst_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020202022)) 
    \leds_OBUF[7]_inst_i_31 
       (.I0(\ex_regs1[26]_i_4_n_0 ),
        .I1(\ex_regs1[26]_i_3_n_0 ),
        .I2(reset_global_reg),
        .I3(\pc[27]_i_10_0 ),
        .I4(\pc[27]_i_10_1 ),
        .I5(\ex_regs1_reg[26] ),
        .O(\leds_OBUF[7]_inst_i_31_n_0 ));
  CARRY4 \leds_OBUF[7]_inst_i_32 
       (.CI(1'b0),
        .CO({\leds_OBUF[7]_inst_i_32_n_0 ,\leds_OBUF[7]_inst_i_32_n_1 ,\leds_OBUF[7]_inst_i_32_n_2 ,\leds_OBUF[7]_inst_i_32_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_leds_OBUF[7]_inst_i_32_O_UNCONNECTED [3:0]),
        .S({S,\leds_OBUF[7]_inst_i_52_n_0 ,\leds_OBUF[7]_inst_i_53_n_0 ,\leds_OBUF[7]_inst_i_54_n_0 }));
  LUT6 #(
    .INIT(64'h0000099009900000)) 
    \leds_OBUF[7]_inst_i_33 
       (.I0(id_regs2_out[21]),
        .I1(\pc[28]_i_3_0 [5]),
        .I2(\pc[23]_i_24_n_0 ),
        .I3(\leds_OBUF[7]_inst_i_12_0 [2]),
        .I4(\leds_OBUF[7]_inst_i_41_n_0 ),
        .I5(\leds_OBUF[7]_inst_i_12_0 [3]),
        .O(\leds_OBUF[7]_inst_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h0000099009900000)) 
    \leds_OBUF[7]_inst_i_34 
       (.I0(id_regs2_out[19]),
        .I1(id_regs1_out[19]),
        .I2(\ex_regs1[20]_i_2_n_0 ),
        .I3(\leds_OBUF[7]_inst_i_12_0 [1]),
        .I4(\leds_OBUF[7]_inst_i_14_2 ),
        .I5(id_regs2_out[18]),
        .O(\leds_OBUF[7]_inst_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h0000099009900000)) 
    \leds_OBUF[7]_inst_i_36 
       (.I0(id_regs2_out[14]),
        .I1(\wb_data_reg[16] [2]),
        .I2(\leds_OBUF[7]_inst_i_14_0 ),
        .I3(id_regs2_out[12]),
        .I4(\leds_OBUF[7]_inst_i_14_1 ),
        .I5(\leds_OBUF[7]_inst_i_12_0 [0]),
        .O(\leds_OBUF[7]_inst_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h0660000000000660)) 
    \leds_OBUF[7]_inst_i_38 
       (.I0(\ex_regs1[7]_i_2_n_0 ),
        .I1(id_regs2_out[7]),
        .I2(\ex_regs1[6]_i_2_n_0 ),
        .I3(id_regs2_out[6]),
        .I4(id_regs2_out[8]),
        .I5(\pc[28]_i_3_0 [1]),
        .O(\leds_OBUF[7]_inst_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h0660000000000660)) 
    \leds_OBUF[7]_inst_i_39 
       (.I0(\leds_OBUF[7]_inst_i_22_1 ),
        .I1(id_regs2_out[3]),
        .I2(\leds_OBUF[7]_inst_i_22_2 ),
        .I3(id_regs2_out[5]),
        .I4(id_regs2_out[4]),
        .I5(id_regs1_out[4]),
        .O(\leds_OBUF[7]_inst_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFFF)) 
    \leds_OBUF[7]_inst_i_4 
       (.I0(Q[0]),
        .I1(\ex_alu_opcode_reg[5]_0 ),
        .I2(id_instr_in[6]),
        .I3(id_instr_in[2]),
        .I4(\leds_OBUF[7]_inst_i_9_n_0 ),
        .I5(\leds_OBUF[7]_inst_i_10_n_0 ),
        .O(\leds_OBUF[7]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0660000000000660)) 
    \leds_OBUF[7]_inst_i_40 
       (.I0(\ex_regs1[0]_i_2_n_0 ),
        .I1(id_regs2_out[0]),
        .I2(\leds_OBUF[7]_inst_i_22_0 ),
        .I3(id_regs2_out[1]),
        .I4(id_regs2_out[2]),
        .I5(\pc[28]_i_3_0 [0]),
        .O(\leds_OBUF[7]_inst_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020202022)) 
    \leds_OBUF[7]_inst_i_41 
       (.I0(\ex_regs1[23]_i_4_n_0 ),
        .I1(\ex_regs1[23]_i_3_n_0 ),
        .I2(reset_global_reg),
        .I3(\leds_OBUF[7]_inst_i_33_0 ),
        .I4(\leds_OBUF[7]_inst_i_33_1 ),
        .I5(\ex_regs1_reg[23] ),
        .O(\leds_OBUF[7]_inst_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020202022)) 
    \leds_OBUF[7]_inst_i_42 
       (.I0(\ex_regs1[15]_i_4_n_0 ),
        .I1(\ex_regs1[15]_i_3_n_0 ),
        .I2(reset_global_reg),
        .I3(\leds_OBUF[7]_inst_i_25_1 ),
        .I4(\leds_OBUF[7]_inst_i_25_2 ),
        .I5(\ex_regs1_reg[15] ),
        .O(\wb_data_reg[15] ));
  LUT6 #(
    .INIT(64'hAAAAFFFEFFFFFFFF)) 
    \leds_OBUF[7]_inst_i_43 
       (.I0(\leds_OBUF[7]_inst_i_64_n_0 ),
        .I1(\leds_OBUF[7]_inst_i_36_3 ),
        .I2(\leds_OBUF[7]_inst_i_36_4 ),
        .I3(\ex_regs1_reg[14] ),
        .I4(ex_regd_en_reg),
        .I5(\ex_regs2[14]_i_2_n_0 ),
        .O(id_regs2_out[14]));
  LUT6 #(
    .INIT(64'hAAAAFFFEFFFFFFFF)) 
    \leds_OBUF[7]_inst_i_45 
       (.I0(\leds_OBUF[7]_inst_i_69_n_0 ),
        .I1(\leds_OBUF[7]_inst_i_36_0 ),
        .I2(\leds_OBUF[7]_inst_i_36_1 ),
        .I3(\leds_OBUF[7]_inst_i_36_2 ),
        .I4(ex_regd_en_reg),
        .I5(\ex_regs2[12]_i_2_n_0 ),
        .O(id_regs2_out[12]));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \leds_OBUF[7]_inst_i_5 
       (.I0(id_instr_in[0]),
        .I1(id_instr_in[1]),
        .I2(\id_pc_reg[0]_0 ),
        .I3(id_instr_in[5]),
        .I4(id_instr_in[6]),
        .I5(id_instr_in[3]),
        .O(\leds_OBUF[7]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0660000000000660)) 
    \leds_OBUF[7]_inst_i_52 
       (.I0(\ex_regs1[7]_i_2_n_0 ),
        .I1(id_regs2_out[7]),
        .I2(\ex_regs1[6]_i_2_n_0 ),
        .I3(id_regs2_out[6]),
        .I4(id_regs2_out[8]),
        .I5(\pc[28]_i_3_0 [1]),
        .O(\leds_OBUF[7]_inst_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h0660000000000660)) 
    \leds_OBUF[7]_inst_i_53 
       (.I0(\leds_OBUF[7]_inst_i_22_1 ),
        .I1(id_regs2_out[3]),
        .I2(\leds_OBUF[7]_inst_i_22_2 ),
        .I3(id_regs2_out[5]),
        .I4(id_regs2_out[4]),
        .I5(id_regs1_out[4]),
        .O(\leds_OBUF[7]_inst_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h0660000000000660)) 
    \leds_OBUF[7]_inst_i_54 
       (.I0(\ex_regs1[0]_i_2_n_0 ),
        .I1(id_regs2_out[0]),
        .I2(\leds_OBUF[7]_inst_i_22_0 ),
        .I3(id_regs2_out[1]),
        .I4(id_regs2_out[2]),
        .I5(\pc[28]_i_3_0 [0]),
        .O(\leds_OBUF[7]_inst_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFEFFFFFFFF)) 
    \leds_OBUF[7]_inst_i_59 
       (.I0(\ex_regs2[8]_i_3_n_0 ),
        .I1(\leds_OBUF[7]_inst_i_52_0 ),
        .I2(\leds_OBUF[7]_inst_i_52_1 ),
        .I3(\leds_OBUF[7]_inst_i_52_2 ),
        .I4(ex_regd_en_reg),
        .I5(\leds_OBUF[7]_inst_i_78_n_0 ),
        .O(id_regs2_out[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBABF)) 
    \leds_OBUF[7]_inst_i_6 
       (.I0(\leds_OBUF[4]_inst_i_3_0 ),
        .I1(\id/branch_flag_out2 ),
        .I2(id_instr_in[12]),
        .I3(\id/branch_flag_out222_in ),
        .I4(id_instr_in[13]),
        .I5(id_instr_in[14]),
        .O(\leds_OBUF[7]_inst_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \leds_OBUF[7]_inst_i_64 
       (.I0(\ex_regs2[14]_i_16_n_0 ),
        .I1(\ex_regs1_reg[31] [14]),
        .I2(\regfile/rdata21 ),
        .I3(\leds_OBUF[7]_inst_i_43_0 ),
        .I4(\ex_regs2[14]_i_4_n_0 ),
        .O(\leds_OBUF[7]_inst_i_64_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \leds_OBUF[7]_inst_i_66 
       (.I0(\ex_regs1[12]_i_3_n_0 ),
        .I1(\ex_regs1[12]_i_4_n_0 ),
        .O(reset_global_reg_1));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \leds_OBUF[7]_inst_i_69 
       (.I0(\ex_regs2[14]_i_16_n_0 ),
        .I1(\ex_regs1_reg[31] [12]),
        .I2(\regfile/rdata21 ),
        .I3(\leds_OBUF[7]_inst_i_45_0 ),
        .I4(\ex_regs2[14]_i_4_n_0 ),
        .O(\leds_OBUF[7]_inst_i_69_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \leds_OBUF[7]_inst_i_7 
       (.I0(\ex_alu_funct7[6]_i_6_n_0 ),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(ex_mip_we_i_2_n_0),
        .O(\leds_OBUF[7]_inst_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \leds_OBUF[7]_inst_i_75 
       (.I0(\ex_regs2[10]_i_4_n_0 ),
        .I1(\ex_regs2[10]_i_3_n_0 ),
        .O(\id_pc_reg[10]_1 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \leds_OBUF[7]_inst_i_77 
       (.I0(\ex_regs2[14]_i_16_n_0 ),
        .I1(\ex_regs1_reg[31] [9]),
        .I2(\regfile/rdata21 ),
        .I3(\leds_OBUF[7]_inst_i_58 ),
        .I4(\ex_regs2[14]_i_4_n_0 ),
        .O(\wb_data_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \leds_OBUF[7]_inst_i_78 
       (.I0(\ex_regs2[8]_i_2_n_0 ),
        .I1(\ex_regs2[10]_i_3_n_0 ),
        .O(\leds_OBUF[7]_inst_i_78_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \leds_OBUF[7]_inst_i_9 
       (.I0(id_instr_in[0]),
        .I1(id_instr_in[1]),
        .O(\leds_OBUF[7]_inst_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pc[0]_i_1 
       (.I0(\pc_reg[0] ),
        .I1(leds_OBUF[3]),
        .I2(stall),
        .I3(leds_OBUF[0]),
        .O(\pc_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pc[10]_i_1 
       (.I0(\pc_reg[12] [1]),
        .I1(leds_OBUF[3]),
        .I2(stall),
        .I3(id_branch_addr_out[10]),
        .O(\pc_reg[31] [10]));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \pc[10]_i_2 
       (.I0(\pc[10]_i_3_n_0 ),
        .I1(\leds_OBUF[6]_inst_i_3_n_0 ),
        .I2(\id/branch_addr_out0 [10]),
        .I3(id_alu_opcode_out[3]),
        .I4(\id/branch_addr_out1 [10]),
        .I5(\leds_OBUF[6]_inst_i_7_n_0 ),
        .O(id_branch_addr_out[10]));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \pc[10]_i_3 
       (.I0(mtvec_o[9]),
        .I1(\leds_OBUF[6]_inst_i_9_n_0 ),
        .I2(\pc[31]_i_4_0 [10]),
        .I3(\leds_OBUF[4]_inst_i_2_n_0 ),
        .I4(\id/branch_addr_out02_out [10]),
        .I5(\leds_OBUF[7]_inst_i_6_n_0 ),
        .O(\pc[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pc[11]_i_1 
       (.I0(\pc_reg[12] [2]),
        .I1(leds_OBUF[3]),
        .I2(stall),
        .I3(id_branch_addr_out[11]),
        .O(\pc_reg[31] [11]));
  LUT2 #(
    .INIT(4'h6)) 
    \pc[11]_i_10 
       (.I0(id_pc_in[8]),
        .I1(id_instr_in[28]),
        .O(\pc[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFEFFFFFFFF)) 
    \pc[11]_i_11 
       (.I0(\ex_regs1[11]_i_4_n_0 ),
        .I1(\leds_OBUF[7]_inst_i_37_1 ),
        .I2(\leds_OBUF[7]_inst_i_37_2 ),
        .I3(\leds_OBUF[7]_inst_i_37_3 ),
        .I4(reset_global_reg),
        .I5(\pc[11]_i_25_n_0 ),
        .O(\wb_data_reg[16] [1]));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \pc[11]_i_12 
       (.I0(\id_pc_reg[10]_0 ),
        .I1(\ex_regs2[31]_i_2_0 [10]),
        .I2(\ex_regs1_reg[1] ),
        .I3(reset_global_reg),
        .I4(D[10]),
        .O(id_regs1_out[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEFEFEE)) 
    \pc[11]_i_13 
       (.I0(\ex_regs1[9]_i_4_n_0 ),
        .I1(\ex_regs1_reg[9] ),
        .I2(reset_global_reg),
        .I3(\leds_OBUF[7]_inst_i_37 ),
        .I4(\leds_OBUF[7]_inst_i_37_0 ),
        .I5(\ex_regs1[9]_i_2_n_0 ),
        .O(\wb_data_reg[16] [0]));
  LUT6 #(
    .INIT(64'h0000D0DDFFFF2F22)) 
    \pc[11]_i_15 
       (.I0(id_regs1_in[11]),
        .I1(ex_regd_en_reg_0),
        .I2(reset_global_reg),
        .I3(D[11]),
        .I4(\ex_regs1[11]_i_4_n_0 ),
        .I5(id_instr_in[30]),
        .O(\pc[11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h51005151AEFFAEAE)) 
    \pc[11]_i_16 
       (.I0(\id_pc_reg[10]_0 ),
        .I1(\ex_regs2[31]_i_2_0 [10]),
        .I2(\ex_regs1_reg[1] ),
        .I3(reset_global_reg),
        .I4(D[10]),
        .I5(id_instr_in[29]),
        .O(\pc[11]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000051FFFFFFAE)) 
    \pc[11]_i_17 
       (.I0(\ex_regs1[9]_i_2_n_0 ),
        .I1(D[9]),
        .I2(reset_global_reg),
        .I3(\ex_regs1_reg[9] ),
        .I4(\ex_regs1[9]_i_4_n_0 ),
        .I5(id_instr_in[28]),
        .O(\pc[11]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h45004545BAFFBABA)) 
    \pc[11]_i_18 
       (.I0(\id_pc_reg[8]_0 ),
        .I1(\ex_regs1_reg[1] ),
        .I2(\ex_regs2[31]_i_2_0 [8]),
        .I3(reset_global_reg),
        .I4(D[8]),
        .I5(id_instr_in[27]),
        .O(\pc[11]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pc[11]_i_19 
       (.I0(id_pc_in[11]),
        .I1(id_instr_in[7]),
        .O(\pc[11]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \pc[11]_i_2 
       (.I0(\pc[11]_i_3_n_0 ),
        .I1(\leds_OBUF[6]_inst_i_3_n_0 ),
        .I2(\id/branch_addr_out0 [11]),
        .I3(id_alu_opcode_out[3]),
        .I4(\id/branch_addr_out1 [11]),
        .I5(\leds_OBUF[6]_inst_i_7_n_0 ),
        .O(id_branch_addr_out[11]));
  LUT2 #(
    .INIT(4'h6)) 
    \pc[11]_i_20 
       (.I0(id_pc_in[10]),
        .I1(id_instr_in[30]),
        .O(\pc[11]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pc[11]_i_21 
       (.I0(id_pc_in[9]),
        .I1(id_instr_in[29]),
        .O(\pc[11]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pc[11]_i_22 
       (.I0(id_pc_in[8]),
        .I1(id_instr_in[28]),
        .O(\pc[11]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hBFBBBFFF)) 
    \pc[11]_i_25 
       (.I0(ex_regd_en_reg_0),
        .I1(\ex_regs1[31]_i_8_n_0 ),
        .I2(\ex_regs1_reg[31] [11]),
        .I3(\regfile/rdata11 ),
        .I4(registers[5]),
        .O(\pc[11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \pc[11]_i_3 
       (.I0(mtvec_o[10]),
        .I1(\leds_OBUF[6]_inst_i_9_n_0 ),
        .I2(\pc[31]_i_4_0 [11]),
        .I3(\leds_OBUF[4]_inst_i_2_n_0 ),
        .I4(\id/branch_addr_out02_out [11]),
        .I5(\leds_OBUF[7]_inst_i_6_n_0 ),
        .O(\pc[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pc[11]_i_7 
       (.I0(id_pc_in[11]),
        .I1(id_instr_in[20]),
        .O(\pc[11]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pc[11]_i_8 
       (.I0(id_pc_in[10]),
        .I1(id_instr_in[30]),
        .O(\pc[11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pc[11]_i_9 
       (.I0(id_pc_in[9]),
        .I1(id_instr_in[29]),
        .O(\pc[11]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pc[12]_i_1 
       (.I0(\pc_reg[12] [3]),
        .I1(leds_OBUF[3]),
        .I2(stall),
        .I3(id_branch_addr_out[12]),
        .O(\pc_reg[31] [12]));
  LUT5 #(
    .INIT(32'hFFFFF200)) 
    \pc[12]_i_3 
       (.I0(mtvec_o[11]),
        .I1(\leds_OBUF[6]_inst_i_9_n_0 ),
        .I2(\pc[12]_i_4_n_0 ),
        .I3(\leds_OBUF[6]_inst_i_3_n_0 ),
        .I4(\pc[12]_i_5_n_0 ),
        .O(id_branch_addr_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \pc[12]_i_4 
       (.I0(\leds_OBUF[7]_inst_i_6_n_0 ),
        .I1(\id/branch_addr_out02_out [12]),
        .I2(\leds_OBUF[4]_inst_i_2_n_0 ),
        .I3(\pc[31]_i_4_0 [12]),
        .O(\pc[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \pc[12]_i_5 
       (.I0(id_alu_opcode_out[3]),
        .I1(\id/branch_addr_out0 [12]),
        .I2(\leds_OBUF[6]_inst_i_7_n_0 ),
        .I3(\id/branch_addr_out1 [12]),
        .O(\pc[12]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pc[13]_i_1 
       (.I0(\pc_reg[16] [0]),
        .I1(leds_OBUF[3]),
        .I2(stall),
        .I3(id_branch_addr_out[13]),
        .O(\pc_reg[31] [13]));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \pc[13]_i_2 
       (.I0(\pc[13]_i_3_n_0 ),
        .I1(\leds_OBUF[6]_inst_i_3_n_0 ),
        .I2(\id/branch_addr_out0 [13]),
        .I3(id_alu_opcode_out[3]),
        .I4(\id/branch_addr_out1 [13]),
        .I5(\leds_OBUF[6]_inst_i_7_n_0 ),
        .O(id_branch_addr_out[13]));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \pc[13]_i_3 
       (.I0(mtvec_o[12]),
        .I1(\leds_OBUF[6]_inst_i_9_n_0 ),
        .I2(\pc[31]_i_4_0 [13]),
        .I3(\leds_OBUF[4]_inst_i_2_n_0 ),
        .I4(\id/branch_addr_out02_out [13]),
        .I5(\leds_OBUF[7]_inst_i_6_n_0 ),
        .O(\pc[13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pc[14]_i_1 
       (.I0(\pc_reg[16] [1]),
        .I1(leds_OBUF[3]),
        .I2(stall),
        .I3(id_branch_addr_out[14]),
        .O(\pc_reg[31] [14]));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \pc[14]_i_2 
       (.I0(\pc[14]_i_3_n_0 ),
        .I1(\leds_OBUF[6]_inst_i_3_n_0 ),
        .I2(\id/branch_addr_out0 [14]),
        .I3(id_alu_opcode_out[3]),
        .I4(\id/branch_addr_out1 [14]),
        .I5(\leds_OBUF[6]_inst_i_7_n_0 ),
        .O(id_branch_addr_out[14]));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \pc[14]_i_3 
       (.I0(mtvec_o[13]),
        .I1(\leds_OBUF[6]_inst_i_9_n_0 ),
        .I2(\pc[31]_i_4_0 [14]),
        .I3(\leds_OBUF[4]_inst_i_2_n_0 ),
        .I4(\id/branch_addr_out02_out [14]),
        .I5(\leds_OBUF[7]_inst_i_6_n_0 ),
        .O(\pc[14]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pc[15]_i_1 
       (.I0(\pc_reg[16] [2]),
        .I1(leds_OBUF[3]),
        .I2(stall),
        .I3(id_branch_addr_out[15]),
        .O(\pc_reg[31] [15]));
  LUT2 #(
    .INIT(4'h6)) 
    \pc[15]_i_10 
       (.I0(id_pc_in[12]),
        .I1(id_instr_in[12]),
        .O(\pc[15]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pc[15]_i_12 
       (.I0(id_instr_in[31]),
        .O(\pc[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA99A9AAAAAAAA)) 
    \pc[15]_i_13 
       (.I0(\wb_data_reg[16] [2]),
        .I1(\ex_regs1_reg[15] ),
        .I2(D[15]),
        .I3(reset_global_reg),
        .I4(\ex_regs1[15]_i_3_n_0 ),
        .I5(\ex_regs1[15]_i_4_n_0 ),
        .O(\pc[15]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \pc[15]_i_15 
       (.I0(id_instr_in[31]),
        .I1(\leds_OBUF[7]_inst_i_14_1 ),
        .O(\pc[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h559A5555559A559A)) 
    \pc[15]_i_16 
       (.I0(id_instr_in[31]),
        .I1(reset_global_reg),
        .I2(D[12]),
        .I3(\ex_regs1_reg[12] ),
        .I4(\ex_regs1[12]_i_3_n_0 ),
        .I5(\ex_regs1[12]_i_4_n_0 ),
        .O(\pc[15]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pc[15]_i_17 
       (.I0(id_instr_in[31]),
        .O(\pc[15]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \pc[15]_i_18 
       (.I0(id_pc_in[14]),
        .I1(id_pc_in[15]),
        .O(\pc[15]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \pc[15]_i_19 
       (.I0(id_pc_in[13]),
        .I1(id_pc_in[14]),
        .O(\pc[15]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \pc[15]_i_2 
       (.I0(\pc[15]_i_3_n_0 ),
        .I1(\leds_OBUF[6]_inst_i_3_n_0 ),
        .I2(\id/branch_addr_out0 [15]),
        .I3(id_alu_opcode_out[3]),
        .I4(\id/branch_addr_out1 [15]),
        .I5(\leds_OBUF[6]_inst_i_7_n_0 ),
        .O(id_branch_addr_out[15]));
  LUT2 #(
    .INIT(4'h6)) 
    \pc[15]_i_20 
       (.I0(id_instr_in[31]),
        .I1(id_pc_in[13]),
        .O(\pc[15]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pc[15]_i_21 
       (.I0(id_instr_in[31]),
        .I1(id_pc_in[12]),
        .O(\pc[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \pc[15]_i_3 
       (.I0(mtvec_o[14]),
        .I1(\leds_OBUF[6]_inst_i_9_n_0 ),
        .I2(\pc[31]_i_4_0 [15]),
        .I3(\leds_OBUF[4]_inst_i_2_n_0 ),
        .I4(\id/branch_addr_out02_out [15]),
        .I5(\leds_OBUF[7]_inst_i_6_n_0 ),
        .O(\pc[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pc[15]_i_7 
       (.I0(id_pc_in[15]),
        .I1(Q[1]),
        .O(\pc[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pc[15]_i_8 
       (.I0(id_pc_in[14]),
        .I1(id_instr_in[14]),
        .O(\pc[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pc[15]_i_9 
       (.I0(id_pc_in[13]),
        .I1(id_instr_in[13]),
        .O(\pc[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pc[16]_i_1 
       (.I0(\pc_reg[16] [3]),
        .I1(leds_OBUF[3]),
        .I2(stall),
        .I3(id_branch_addr_out[16]),
        .O(\pc_reg[31] [16]));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \pc[16]_i_3 
       (.I0(\pc[16]_i_4_n_0 ),
        .I1(\leds_OBUF[6]_inst_i_3_n_0 ),
        .I2(\id/branch_addr_out0 [16]),
        .I3(id_alu_opcode_out[3]),
        .I4(\id/branch_addr_out1 [16]),
        .I5(\leds_OBUF[6]_inst_i_7_n_0 ),
        .O(id_branch_addr_out[16]));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \pc[16]_i_4 
       (.I0(mtvec_o[15]),
        .I1(\leds_OBUF[6]_inst_i_9_n_0 ),
        .I2(\pc[31]_i_4_0 [16]),
        .I3(\leds_OBUF[4]_inst_i_2_n_0 ),
        .I4(\id/branch_addr_out02_out [16]),
        .I5(\leds_OBUF[7]_inst_i_6_n_0 ),
        .O(\pc[16]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pc[17]_i_1 
       (.I0(\pc_reg[20] [0]),
        .I1(leds_OBUF[3]),
        .I2(stall),
        .I3(id_branch_addr_out[17]),
        .O(\pc_reg[31] [17]));
  LUT5 #(
    .INIT(32'hFFFFF200)) 
    \pc[17]_i_2 
       (.I0(mtvec_o[16]),
        .I1(\leds_OBUF[6]_inst_i_9_n_0 ),
        .I2(\pc[17]_i_3_n_0 ),
        .I3(\leds_OBUF[6]_inst_i_3_n_0 ),
        .I4(\pc[17]_i_4_n_0 ),
        .O(id_branch_addr_out[17]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \pc[17]_i_3 
       (.I0(\leds_OBUF[7]_inst_i_6_n_0 ),
        .I1(\id/branch_addr_out02_out [17]),
        .I2(\leds_OBUF[4]_inst_i_2_n_0 ),
        .I3(\pc[31]_i_4_0 [17]),
        .O(\pc[17]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \pc[17]_i_4 
       (.I0(\leds_OBUF[6]_inst_i_7_n_0 ),
        .I1(\id/branch_addr_out1 [17]),
        .I2(id_alu_opcode_out[3]),
        .I3(\id/branch_addr_out0 [17]),
        .O(\pc[17]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pc[18]_i_1 
       (.I0(\pc_reg[20] [1]),
        .I1(leds_OBUF[3]),
        .I2(stall),
        .I3(id_branch_addr_out[18]),
        .O(\pc_reg[31] [18]));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \pc[18]_i_2 
       (.I0(\pc[18]_i_3_n_0 ),
        .I1(\leds_OBUF[6]_inst_i_3_n_0 ),
        .I2(\id/branch_addr_out0 [18]),
        .I3(id_alu_opcode_out[3]),
        .I4(\id/branch_addr_out1 [18]),
        .I5(\leds_OBUF[6]_inst_i_7_n_0 ),
        .O(id_branch_addr_out[18]));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \pc[18]_i_3 
       (.I0(\pc[31]_i_4_0 [18]),
        .I1(\leds_OBUF[4]_inst_i_2_n_0 ),
        .I2(\id/branch_addr_out02_out [18]),
        .I3(\leds_OBUF[7]_inst_i_6_n_0 ),
        .I4(mtvec_o[17]),
        .I5(\leds_OBUF[6]_inst_i_9_n_0 ),
        .O(\pc[18]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pc[19]_i_1 
       (.I0(\pc_reg[20] [2]),
        .I1(leds_OBUF[3]),
        .I2(stall),
        .I3(id_branch_addr_out[19]),
        .O(\pc_reg[31] [19]));
  LUT2 #(
    .INIT(4'h6)) 
    \pc[19]_i_10 
       (.I0(id_pc_in[16]),
        .I1(Q[2]),
        .O(\pc[19]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEFEFEE)) 
    \pc[19]_i_13 
       (.I0(\ex_regs1[16]_i_4_n_0 ),
        .I1(\ex_regs1[16]_i_3_n_0 ),
        .I2(reset_global_reg),
        .I3(\leds_OBUF[7]_inst_i_25 ),
        .I4(\leds_OBUF[7]_inst_i_25_0 ),
        .I5(\ex_regs1_reg[16] ),
        .O(\wb_data_reg[16] [3]));
  LUT6 #(
    .INIT(64'hFFAEFFFFFFAEFFAE)) 
    \pc[19]_i_14 
       (.I0(\ex_regs1_reg[15] ),
        .I1(D[15]),
        .I2(reset_global_reg),
        .I3(\ex_regs1[15]_i_3_n_0 ),
        .I4(\ex_regs1[15]_i_6_n_0 ),
        .I5(\ex_regs1[12]_i_4_n_0 ),
        .O(id_regs1_out[15]));
  LUT6 #(
    .INIT(64'h5555555555556656)) 
    \pc[19]_i_15 
       (.I0(\leds_OBUF[7]_inst_i_14_2 ),
        .I1(\ex_regs1_reg[19] ),
        .I2(D[17]),
        .I3(reset_global_reg),
        .I4(\ex_regs1[19]_i_3_n_0 ),
        .I5(\ex_regs1[19]_i_4_n_0 ),
        .O(\pc[19]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000051FFFFFFAE)) 
    \pc[19]_i_17 
       (.I0(\ex_regs1_reg[16] ),
        .I1(D[16]),
        .I2(reset_global_reg),
        .I3(\ex_regs1[16]_i_3_n_0 ),
        .I4(\ex_regs1[16]_i_4_n_0 ),
        .I5(\pc_reg[19]_i_5_0 ),
        .O(\pc[19]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEFFFF00510000)) 
    \pc[19]_i_18 
       (.I0(\ex_regs1_reg[15] ),
        .I1(D[15]),
        .I2(reset_global_reg),
        .I3(\ex_regs1[15]_i_3_n_0 ),
        .I4(\ex_regs1[15]_i_4_n_0 ),
        .I5(\wb_data_reg[16] [3]),
        .O(\pc[19]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \pc[19]_i_19 
       (.I0(id_pc_in[18]),
        .I1(id_pc_in[19]),
        .O(\pc[19]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \pc[19]_i_2 
       (.I0(\pc[19]_i_3_n_0 ),
        .I1(\leds_OBUF[6]_inst_i_3_n_0 ),
        .I2(\id/branch_addr_out0 [19]),
        .I3(id_alu_opcode_out[3]),
        .I4(\id/branch_addr_out1 [19]),
        .I5(\leds_OBUF[6]_inst_i_7_n_0 ),
        .O(id_branch_addr_out[19]));
  LUT2 #(
    .INIT(4'h9)) 
    \pc[19]_i_20 
       (.I0(id_pc_in[17]),
        .I1(id_pc_in[18]),
        .O(\pc[19]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \pc[19]_i_21 
       (.I0(id_pc_in[16]),
        .I1(id_pc_in[17]),
        .O(\pc[19]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \pc[19]_i_22 
       (.I0(id_pc_in[15]),
        .I1(id_pc_in[16]),
        .O(\pc[19]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \pc[19]_i_3 
       (.I0(\pc[31]_i_4_0 [19]),
        .I1(\leds_OBUF[4]_inst_i_2_n_0 ),
        .I2(\id/branch_addr_out02_out [19]),
        .I3(\leds_OBUF[7]_inst_i_6_n_0 ),
        .I4(mtvec_o[18]),
        .I5(\leds_OBUF[6]_inst_i_9_n_0 ),
        .O(\pc[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pc[19]_i_7 
       (.I0(id_pc_in[19]),
        .I1(Q[5]),
        .O(\pc[19]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pc[19]_i_8 
       (.I0(id_pc_in[18]),
        .I1(Q[4]),
        .O(\pc[19]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pc[19]_i_9 
       (.I0(id_pc_in[17]),
        .I1(Q[3]),
        .O(\pc[19]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pc[1]_i_1 
       (.I0(O[0]),
        .I1(leds_OBUF[3]),
        .I2(stall),
        .I3(leds_OBUF[1]),
        .O(\pc_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pc[20]_i_1 
       (.I0(\pc_reg[20] [3]),
        .I1(leds_OBUF[3]),
        .I2(stall),
        .I3(id_branch_addr_out[20]),
        .O(\pc_reg[31] [20]));
  LUT5 #(
    .INIT(32'hFFFFF200)) 
    \pc[20]_i_3 
       (.I0(mtvec_o[19]),
        .I1(\leds_OBUF[6]_inst_i_9_n_0 ),
        .I2(\pc[20]_i_4_n_0 ),
        .I3(\leds_OBUF[6]_inst_i_3_n_0 ),
        .I4(\pc[20]_i_5_n_0 ),
        .O(id_branch_addr_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \pc[20]_i_4 
       (.I0(\leds_OBUF[7]_inst_i_6_n_0 ),
        .I1(\id/branch_addr_out02_out [20]),
        .I2(\leds_OBUF[4]_inst_i_2_n_0 ),
        .I3(\pc[31]_i_4_0 [20]),
        .O(\pc[20]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \pc[20]_i_5 
       (.I0(\leds_OBUF[6]_inst_i_7_n_0 ),
        .I1(\id/branch_addr_out1 [20]),
        .I2(id_alu_opcode_out[3]),
        .I3(\id/branch_addr_out0 [20]),
        .O(\pc[20]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pc[21]_i_1 
       (.I0(\pc_reg[24] [0]),
        .I1(leds_OBUF[3]),
        .I2(stall),
        .I3(id_branch_addr_out[21]),
        .O(\pc_reg[31] [21]));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDFD0000)) 
    \pc[21]_i_2 
       (.I0(\pc[21]_i_3_n_0 ),
        .I1(\pc[21]_i_4_n_0 ),
        .I2(mtvec_o[20]),
        .I3(\leds_OBUF[6]_inst_i_9_n_0 ),
        .I4(\leds_OBUF[6]_inst_i_3_n_0 ),
        .I5(\pc[21]_i_5_n_0 ),
        .O(id_branch_addr_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \pc[21]_i_3 
       (.I0(\leds_OBUF[4]_inst_i_2_n_0 ),
        .I1(\pc[31]_i_4_0 [21]),
        .O(\pc[21]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \pc[21]_i_4 
       (.I0(\id/branch_addr_out02_out [21]),
        .I1(\leds_OBUF[7]_inst_i_6_n_0 ),
        .O(\pc[21]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \pc[21]_i_5 
       (.I0(\leds_OBUF[6]_inst_i_7_n_0 ),
        .I1(\id/branch_addr_out1 [21]),
        .I2(id_alu_opcode_out[3]),
        .I3(\id/branch_addr_out0 [21]),
        .O(\pc[21]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pc[22]_i_1 
       (.I0(\pc_reg[24] [1]),
        .I1(leds_OBUF[3]),
        .I2(stall),
        .I3(id_branch_addr_out[22]),
        .O(\pc_reg[31] [22]));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \pc[22]_i_2 
       (.I0(\pc[22]_i_3_n_0 ),
        .I1(\leds_OBUF[6]_inst_i_3_n_0 ),
        .I2(\id/branch_addr_out1 [22]),
        .I3(\leds_OBUF[6]_inst_i_7_n_0 ),
        .I4(\id/branch_addr_out0 [22]),
        .I5(id_alu_opcode_out[3]),
        .O(id_branch_addr_out[22]));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \pc[22]_i_3 
       (.I0(mtvec_o[21]),
        .I1(\leds_OBUF[6]_inst_i_9_n_0 ),
        .I2(\pc[31]_i_4_0 [22]),
        .I3(\leds_OBUF[4]_inst_i_2_n_0 ),
        .I4(\id/branch_addr_out02_out [22]),
        .I5(\leds_OBUF[7]_inst_i_6_n_0 ),
        .O(\pc[22]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pc[23]_i_1 
       (.I0(\pc_reg[24] [2]),
        .I1(leds_OBUF[3]),
        .I2(stall),
        .I3(id_branch_addr_out[23]),
        .O(\pc_reg[31] [23]));
  LUT2 #(
    .INIT(4'h6)) 
    \pc[23]_i_10 
       (.I0(id_instr_in[31]),
        .I1(id_pc_in[21]),
        .O(\pc[23]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pc[23]_i_11 
       (.I0(id_instr_in[31]),
        .I1(id_pc_in[20]),
        .O(\pc[23]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F4FFFFFFFF)) 
    \pc[23]_i_12 
       (.I0(\ex_regs1_reg[1] ),
        .I1(\ex_regs2[31]_i_2_0 [22]),
        .I2(D[18]),
        .I3(reset_global_reg),
        .I4(\ex_regs1[22]_i_3_n_0 ),
        .I5(\ex_regs1[22]_i_4_n_0 ),
        .O(id_regs1_out[22]));
  LUT1 #(
    .INIT(2'h1)) 
    \pc[23]_i_13 
       (.I0(\ex_regs1[20]_i_2_n_0 ),
        .O(id_regs1_out[20]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEFEFEE)) 
    \pc[23]_i_14 
       (.I0(\ex_regs1[19]_i_4_n_0 ),
        .I1(\ex_regs1[19]_i_3_n_0 ),
        .I2(reset_global_reg),
        .I3(\ex_regs2_reg[19] ),
        .I4(\pc_reg[23]_i_5_0 ),
        .I5(\ex_regs1_reg[19] ),
        .O(id_regs1_out[19]));
  LUT6 #(
    .INIT(64'h5555665655555555)) 
    \pc[23]_i_15 
       (.I0(\pc[23]_i_24_n_0 ),
        .I1(\ex_regs1_reg[23] ),
        .I2(D[19]),
        .I3(reset_global_reg),
        .I4(\ex_regs1[23]_i_3_n_0 ),
        .I5(\ex_regs1[23]_i_4_n_0 ),
        .O(\pc[23]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA99A9AAAAAAAA)) 
    \pc[23]_i_16 
       (.I0(\pc[28]_i_3_0 [5]),
        .I1(\ex_regs1_reg[22] ),
        .I2(D[18]),
        .I3(reset_global_reg),
        .I4(\ex_regs1[22]_i_3_n_0 ),
        .I5(\ex_regs1[22]_i_4_n_0 ),
        .O(\pc[23]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pc[23]_i_17 
       (.I0(\ex_regs1[20]_i_2_n_0 ),
        .I1(\pc[28]_i_3_0 [5]),
        .O(\pc[23]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000051FFFFFFAE)) 
    \pc[23]_i_18 
       (.I0(\ex_regs1_reg[19] ),
        .I1(D[17]),
        .I2(reset_global_reg),
        .I3(\ex_regs1[19]_i_3_n_0 ),
        .I4(\ex_regs1[19]_i_4_n_0 ),
        .I5(\ex_regs1[20]_i_2_n_0 ),
        .O(\pc[23]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \pc[23]_i_19 
       (.I0(id_pc_in[22]),
        .I1(id_pc_in[23]),
        .O(\pc[23]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \pc[23]_i_2 
       (.I0(\pc[23]_i_3_n_0 ),
        .I1(\leds_OBUF[6]_inst_i_3_n_0 ),
        .I2(\id/branch_addr_out0 [23]),
        .I3(id_alu_opcode_out[3]),
        .I4(\id/branch_addr_out1 [23]),
        .I5(\leds_OBUF[6]_inst_i_7_n_0 ),
        .O(id_branch_addr_out[23]));
  LUT2 #(
    .INIT(4'h9)) 
    \pc[23]_i_20 
       (.I0(id_pc_in[21]),
        .I1(id_pc_in[22]),
        .O(\pc[23]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \pc[23]_i_21 
       (.I0(id_pc_in[20]),
        .I1(id_pc_in[21]),
        .O(\pc[23]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \pc[23]_i_22 
       (.I0(id_pc_in[19]),
        .I1(id_pc_in[20]),
        .O(\pc[23]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020202022)) 
    \pc[23]_i_24 
       (.I0(\ex_regs1[22]_i_4_n_0 ),
        .I1(\ex_regs1[22]_i_3_n_0 ),
        .I2(reset_global_reg),
        .I3(\pc[23]_i_15_0 ),
        .I4(\pc[23]_i_15_1 ),
        .I5(\ex_regs1_reg[22] ),
        .O(\pc[23]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \pc[23]_i_3 
       (.I0(\pc[31]_i_4_0 [23]),
        .I1(\leds_OBUF[4]_inst_i_2_n_0 ),
        .I2(\id/branch_addr_out02_out [23]),
        .I3(\leds_OBUF[7]_inst_i_6_n_0 ),
        .I4(mtvec_o[22]),
        .I5(\leds_OBUF[6]_inst_i_9_n_0 ),
        .O(\pc[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pc[23]_i_7 
       (.I0(id_instr_in[31]),
        .O(\pc[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \pc[23]_i_8 
       (.I0(id_pc_in[22]),
        .I1(id_pc_in[23]),
        .O(\pc[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \pc[23]_i_9 
       (.I0(id_pc_in[21]),
        .I1(id_pc_in[22]),
        .O(\pc[23]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pc[24]_i_1 
       (.I0(\pc_reg[24] [3]),
        .I1(leds_OBUF[3]),
        .I2(stall),
        .I3(id_branch_addr_out[24]),
        .O(\pc_reg[31] [24]));
  LUT5 #(
    .INIT(32'hFFFFF200)) 
    \pc[24]_i_3 
       (.I0(mtvec_o[23]),
        .I1(\leds_OBUF[6]_inst_i_9_n_0 ),
        .I2(\pc[24]_i_4_n_0 ),
        .I3(\leds_OBUF[6]_inst_i_3_n_0 ),
        .I4(\pc[24]_i_5_n_0 ),
        .O(id_branch_addr_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \pc[24]_i_4 
       (.I0(\leds_OBUF[7]_inst_i_6_n_0 ),
        .I1(\id/branch_addr_out02_out [24]),
        .I2(\leds_OBUF[4]_inst_i_2_n_0 ),
        .I3(\pc[31]_i_4_0 [24]),
        .O(\pc[24]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \pc[24]_i_5 
       (.I0(\leds_OBUF[6]_inst_i_7_n_0 ),
        .I1(\id/branch_addr_out1 [24]),
        .I2(id_alu_opcode_out[3]),
        .I3(\id/branch_addr_out0 [24]),
        .O(\pc[24]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pc[25]_i_1 
       (.I0(\pc_reg[28] [0]),
        .I1(leds_OBUF[3]),
        .I2(stall),
        .I3(id_branch_addr_out[25]),
        .O(\pc_reg[31] [25]));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDFD0000)) 
    \pc[25]_i_2 
       (.I0(\pc[25]_i_3_n_0 ),
        .I1(\pc[25]_i_4_n_0 ),
        .I2(mtvec_o[24]),
        .I3(\leds_OBUF[6]_inst_i_9_n_0 ),
        .I4(\leds_OBUF[6]_inst_i_3_n_0 ),
        .I5(\pc[25]_i_5_n_0 ),
        .O(id_branch_addr_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \pc[25]_i_3 
       (.I0(\leds_OBUF[4]_inst_i_2_n_0 ),
        .I1(\pc[31]_i_4_0 [25]),
        .O(\pc[25]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \pc[25]_i_4 
       (.I0(\id/branch_addr_out02_out [25]),
        .I1(\leds_OBUF[7]_inst_i_6_n_0 ),
        .O(\pc[25]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \pc[25]_i_5 
       (.I0(\leds_OBUF[6]_inst_i_7_n_0 ),
        .I1(\id/branch_addr_out1 [25]),
        .I2(id_alu_opcode_out[3]),
        .I3(\id/branch_addr_out0 [25]),
        .O(\pc[25]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pc[26]_i_1 
       (.I0(\pc_reg[28] [1]),
        .I1(leds_OBUF[3]),
        .I2(stall),
        .I3(id_branch_addr_out[26]),
        .O(\pc_reg[31] [26]));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \pc[26]_i_2 
       (.I0(\pc[26]_i_3_n_0 ),
        .I1(\leds_OBUF[6]_inst_i_3_n_0 ),
        .I2(\id/branch_addr_out0 [26]),
        .I3(id_alu_opcode_out[3]),
        .I4(\id/branch_addr_out1 [26]),
        .I5(\leds_OBUF[6]_inst_i_7_n_0 ),
        .O(id_branch_addr_out[26]));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \pc[26]_i_3 
       (.I0(mtvec_o[25]),
        .I1(\leds_OBUF[6]_inst_i_9_n_0 ),
        .I2(\pc[31]_i_4_0 [26]),
        .I3(\leds_OBUF[4]_inst_i_2_n_0 ),
        .I4(\id/branch_addr_out02_out [26]),
        .I5(\leds_OBUF[7]_inst_i_6_n_0 ),
        .O(\pc[26]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pc[27]_i_1 
       (.I0(\pc_reg[28] [2]),
        .I1(leds_OBUF[3]),
        .I2(stall),
        .I3(id_branch_addr_out[27]),
        .O(\pc_reg[31] [27]));
  LUT6 #(
    .INIT(64'h5555665655555555)) 
    \pc[27]_i_10 
       (.I0(\leds_OBUF[7]_inst_i_31_n_0 ),
        .I1(\ex_regs1_reg[27] ),
        .I2(D[22]),
        .I3(reset_global_reg),
        .I4(\ex_regs1[27]_i_3_n_0 ),
        .I5(\ex_regs1[27]_i_4_n_0 ),
        .O(\pc[27]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA99A9AAAAAAAA)) 
    \pc[27]_i_11 
       (.I0(id_regs1_out[25]),
        .I1(\ex_regs1_reg[26] ),
        .I2(D[21]),
        .I3(reset_global_reg),
        .I4(\ex_regs1[26]_i_3_n_0 ),
        .I5(\ex_regs1[26]_i_4_n_0 ),
        .O(\pc[27]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEFFFF00510000)) 
    \pc[27]_i_12 
       (.I0(\ex_regs1_reg[24] ),
        .I1(D[20]),
        .I2(reset_global_reg),
        .I3(\ex_regs1[24]_i_3_n_0 ),
        .I4(\ex_regs1[24]_i_4_n_0 ),
        .I5(id_regs1_out[25]),
        .O(\pc[27]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00510000FFAEFFFF)) 
    \pc[27]_i_13 
       (.I0(\ex_regs1_reg[23] ),
        .I1(D[19]),
        .I2(reset_global_reg),
        .I3(\ex_regs1[23]_i_3_n_0 ),
        .I4(\ex_regs1[23]_i_4_n_0 ),
        .I5(\leds_OBUF[7]_inst_i_30_n_0 ),
        .O(\pc[27]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \pc[27]_i_14 
       (.I0(id_pc_in[26]),
        .I1(id_pc_in[27]),
        .O(\pc[27]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \pc[27]_i_15 
       (.I0(id_pc_in[25]),
        .I1(id_pc_in[26]),
        .O(\pc[27]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \pc[27]_i_16 
       (.I0(id_pc_in[24]),
        .I1(id_pc_in[25]),
        .O(\pc[27]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \pc[27]_i_17 
       (.I0(id_pc_in[23]),
        .I1(id_pc_in[24]),
        .O(\pc[27]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \pc[27]_i_18 
       (.I0(id_pc_in[26]),
        .I1(id_pc_in[27]),
        .O(\pc[27]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \pc[27]_i_19 
       (.I0(id_pc_in[25]),
        .I1(id_pc_in[26]),
        .O(\pc[27]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \pc[27]_i_2 
       (.I0(\pc[27]_i_3_n_0 ),
        .I1(\leds_OBUF[6]_inst_i_3_n_0 ),
        .I2(\id/branch_addr_out1 [27]),
        .I3(\leds_OBUF[6]_inst_i_7_n_0 ),
        .I4(\id/branch_addr_out0 [27]),
        .I5(id_alu_opcode_out[3]),
        .O(id_branch_addr_out[27]));
  LUT2 #(
    .INIT(4'h9)) 
    \pc[27]_i_20 
       (.I0(id_pc_in[24]),
        .I1(id_pc_in[25]),
        .O(\pc[27]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \pc[27]_i_21 
       (.I0(id_pc_in[23]),
        .I1(id_pc_in[24]),
        .O(\pc[27]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \pc[27]_i_3 
       (.I0(\pc[31]_i_4_0 [27]),
        .I1(\leds_OBUF[4]_inst_i_2_n_0 ),
        .I2(\id/branch_addr_out02_out [27]),
        .I3(\leds_OBUF[7]_inst_i_6_n_0 ),
        .I4(mtvec_o[26]),
        .I5(\leds_OBUF[6]_inst_i_9_n_0 ),
        .O(\pc[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F4FFFFFFFF)) 
    \pc[27]_i_7 
       (.I0(\ex_regs1_reg[1] ),
        .I1(\ex_regs2[31]_i_2_0 [26]),
        .I2(D[21]),
        .I3(reset_global_reg),
        .I4(\ex_regs1[26]_i_3_n_0 ),
        .I5(\ex_regs1[26]_i_4_n_0 ),
        .O(id_regs1_out[26]));
  LUT6 #(
    .INIT(64'hFFFF44F4FFFFFFFF)) 
    \pc[27]_i_8 
       (.I0(\ex_regs1_reg[1] ),
        .I1(\ex_regs2[31]_i_2_0 [24]),
        .I2(D[20]),
        .I3(reset_global_reg),
        .I4(\ex_regs1[24]_i_3_n_0 ),
        .I5(\ex_regs1[24]_i_4_n_0 ),
        .O(id_regs1_out[24]));
  LUT6 #(
    .INIT(64'hFFFF44F4FFFFFFFF)) 
    \pc[27]_i_9 
       (.I0(\ex_regs1_reg[1] ),
        .I1(\ex_regs2[31]_i_2_0 [23]),
        .I2(D[19]),
        .I3(reset_global_reg),
        .I4(\ex_regs1[23]_i_3_n_0 ),
        .I5(\ex_regs1[23]_i_4_n_0 ),
        .O(id_regs1_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pc[28]_i_1 
       (.I0(\pc_reg[28] [3]),
        .I1(leds_OBUF[3]),
        .I2(stall),
        .I3(id_branch_addr_out[28]),
        .O(\pc_reg[31] [28]));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \pc[28]_i_3 
       (.I0(\pc[28]_i_4_n_0 ),
        .I1(\leds_OBUF[6]_inst_i_3_n_0 ),
        .I2(\id/branch_addr_out0 [28]),
        .I3(id_alu_opcode_out[3]),
        .I4(\id/branch_addr_out1 [28]),
        .I5(\leds_OBUF[6]_inst_i_7_n_0 ),
        .O(id_branch_addr_out[28]));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \pc[28]_i_4 
       (.I0(mtvec_o[27]),
        .I1(\leds_OBUF[6]_inst_i_9_n_0 ),
        .I2(\pc[31]_i_4_0 [28]),
        .I3(\leds_OBUF[4]_inst_i_2_n_0 ),
        .I4(\id/branch_addr_out02_out [28]),
        .I5(\leds_OBUF[7]_inst_i_6_n_0 ),
        .O(\pc[28]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pc[29]_i_1 
       (.I0(\pc_reg[31]_1 [0]),
        .I1(leds_OBUF[3]),
        .I2(stall),
        .I3(id_branch_addr_out[29]),
        .O(\pc_reg[31] [29]));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \pc[29]_i_2 
       (.I0(\pc[29]_i_3_n_0 ),
        .I1(\leds_OBUF[6]_inst_i_3_n_0 ),
        .I2(\id/branch_addr_out1 [29]),
        .I3(\leds_OBUF[6]_inst_i_7_n_0 ),
        .I4(\id/branch_addr_out0 [29]),
        .I5(id_alu_opcode_out[3]),
        .O(id_branch_addr_out[29]));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \pc[29]_i_3 
       (.I0(\pc[31]_i_4_0 [29]),
        .I1(\leds_OBUF[4]_inst_i_2_n_0 ),
        .I2(\id/branch_addr_out02_out [29]),
        .I3(\leds_OBUF[7]_inst_i_6_n_0 ),
        .I4(mtvec_o[28]),
        .I5(\leds_OBUF[6]_inst_i_9_n_0 ),
        .O(\pc[29]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pc[2]_i_1 
       (.I0(O[1]),
        .I1(leds_OBUF[3]),
        .I2(stall),
        .I3(leds_OBUF[2]),
        .O(\pc_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pc[30]_i_1 
       (.I0(\pc_reg[31]_1 [1]),
        .I1(leds_OBUF[3]),
        .I2(stall),
        .I3(id_branch_addr_out[30]),
        .O(\pc_reg[31] [30]));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \pc[30]_i_2 
       (.I0(\pc[30]_i_3_n_0 ),
        .I1(\leds_OBUF[6]_inst_i_3_n_0 ),
        .I2(\id/branch_addr_out0 [30]),
        .I3(id_alu_opcode_out[3]),
        .I4(\id/branch_addr_out1 [30]),
        .I5(\leds_OBUF[6]_inst_i_7_n_0 ),
        .O(id_branch_addr_out[30]));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \pc[30]_i_3 
       (.I0(\pc[31]_i_4_0 [30]),
        .I1(\leds_OBUF[4]_inst_i_2_n_0 ),
        .I2(\id/branch_addr_out02_out [30]),
        .I3(\leds_OBUF[7]_inst_i_6_n_0 ),
        .I4(mtvec_o[29]),
        .I5(\leds_OBUF[6]_inst_i_9_n_0 ),
        .O(\pc[30]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \pc[31]_i_1 
       (.I0(leds_OBUF[3]),
        .I1(stall),
        .O(E));
  LUT2 #(
    .INIT(4'h9)) 
    \pc[31]_i_10 
       (.I0(id_pc_in[29]),
        .I1(id_pc_in[30]),
        .O(\pc[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \pc[31]_i_11 
       (.I0(id_pc_in[28]),
        .I1(id_pc_in[29]),
        .O(\pc[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \pc[31]_i_12 
       (.I0(id_pc_in[27]),
        .I1(id_pc_in[28]),
        .O(\pc[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F4FFFFFFFF)) 
    \pc[31]_i_14 
       (.I0(\ex_regs1_reg[1] ),
        .I1(\ex_regs2[31]_i_2_0 [27]),
        .I2(D[22]),
        .I3(reset_global_reg),
        .I4(\ex_regs1[27]_i_3_n_0 ),
        .I5(\ex_regs1[27]_i_4_n_0 ),
        .O(id_regs1_out[27]));
  LUT6 #(
    .INIT(64'h5555665655555555)) 
    \pc[31]_i_16 
       (.I0(\leds_OBUF[7]_inst_i_12_2 ),
        .I1(\ex_regs1_reg[30] ),
        .I2(D[23]),
        .I3(reset_global_reg),
        .I4(\wb_data_reg[30] ),
        .I5(\id_instr_reg[30]_0 ),
        .O(\pc[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pc[31]_i_17 
       (.I0(id_regs1_out[28]),
        .I1(\leds_OBUF[7]_inst_i_12_2 ),
        .O(\pc[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEFFFF00510000)) 
    \pc[31]_i_18 
       (.I0(\ex_regs1_reg[27] ),
        .I1(D[22]),
        .I2(reset_global_reg),
        .I3(\ex_regs1[27]_i_3_n_0 ),
        .I4(\ex_regs1[27]_i_4_n_0 ),
        .I5(id_regs1_out[28]),
        .O(\pc[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \pc[31]_i_19 
       (.I0(id_pc_in[30]),
        .I1(id_pc_in[31]),
        .O(\pc[31]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pc[31]_i_2 
       (.I0(\pc_reg[31]_1 [2]),
        .I1(leds_OBUF[3]),
        .I2(stall),
        .I3(id_branch_addr_out[31]),
        .O(\pc_reg[31] [31]));
  LUT2 #(
    .INIT(4'h9)) 
    \pc[31]_i_20 
       (.I0(id_pc_in[29]),
        .I1(id_pc_in[30]),
        .O(\pc[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \pc[31]_i_21 
       (.I0(id_pc_in[28]),
        .I1(id_pc_in[29]),
        .O(\pc[31]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \pc[31]_i_22 
       (.I0(id_pc_in[27]),
        .I1(id_pc_in[28]),
        .O(\pc[31]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \pc[31]_i_4 
       (.I0(\pc[31]_i_5_n_0 ),
        .I1(\leds_OBUF[6]_inst_i_3_n_0 ),
        .I2(\id/branch_addr_out0 [31]),
        .I3(id_alu_opcode_out[3]),
        .I4(\id/branch_addr_out1 [31]),
        .I5(\leds_OBUF[6]_inst_i_7_n_0 ),
        .O(id_branch_addr_out[31]));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \pc[31]_i_5 
       (.I0(\pc[31]_i_4_0 [31]),
        .I1(\leds_OBUF[4]_inst_i_2_n_0 ),
        .I2(mtvec_o[30]),
        .I3(\leds_OBUF[6]_inst_i_9_n_0 ),
        .I4(\id/branch_addr_out02_out [31]),
        .I5(\leds_OBUF[7]_inst_i_6_n_0 ),
        .O(\pc[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \pc[31]_i_9 
       (.I0(id_pc_in[30]),
        .I1(id_pc_in[31]),
        .O(\pc[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pc[3]_i_1 
       (.I0(O[2]),
        .I1(leds_OBUF[3]),
        .I2(stall),
        .I3(id_branch_addr_out[3]),
        .O(\pc_reg[31] [3]));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \pc[3]_i_2 
       (.I0(\pc[3]_i_3_n_0 ),
        .I1(\leds_OBUF[6]_inst_i_3_n_0 ),
        .I2(\id/branch_addr_out1 [3]),
        .I3(\leds_OBUF[6]_inst_i_7_n_0 ),
        .I4(\id/branch_addr_out0 [3]),
        .I5(id_alu_opcode_out[3]),
        .O(id_branch_addr_out[3]));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \pc[3]_i_3 
       (.I0(\pc[31]_i_4_0 [3]),
        .I1(\leds_OBUF[4]_inst_i_2_n_0 ),
        .I2(\id/branch_addr_out02_out [3]),
        .I3(\leds_OBUF[7]_inst_i_6_n_0 ),
        .I4(mtvec_o[2]),
        .I5(\leds_OBUF[6]_inst_i_9_n_0 ),
        .O(\pc[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pc[4]_i_1 
       (.I0(O[3]),
        .I1(leds_OBUF[3]),
        .I2(stall),
        .I3(id_branch_addr_out[4]),
        .O(\pc_reg[31] [4]));
  LUT5 #(
    .INIT(32'hFFFFF200)) 
    \pc[4]_i_3 
       (.I0(mtvec_o[3]),
        .I1(\leds_OBUF[6]_inst_i_9_n_0 ),
        .I2(\pc[4]_i_5_n_0 ),
        .I3(\leds_OBUF[6]_inst_i_3_n_0 ),
        .I4(\pc[4]_i_6_n_0 ),
        .O(id_branch_addr_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \pc[4]_i_5 
       (.I0(\leds_OBUF[7]_inst_i_6_n_0 ),
        .I1(\id/branch_addr_out02_out [4]),
        .I2(\leds_OBUF[4]_inst_i_2_n_0 ),
        .I3(\pc[31]_i_4_0 [4]),
        .O(\pc[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \pc[4]_i_6 
       (.I0(\leds_OBUF[6]_inst_i_7_n_0 ),
        .I1(\id/branch_addr_out1 [4]),
        .I2(id_alu_opcode_out[3]),
        .I3(\id/branch_addr_out0 [4]),
        .O(\pc[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pc[5]_i_1 
       (.I0(\pc_reg[8] [0]),
        .I1(leds_OBUF[3]),
        .I2(stall),
        .I3(id_branch_addr_out[5]),
        .O(\pc_reg[31] [5]));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \pc[5]_i_2 
       (.I0(\pc[5]_i_3_n_0 ),
        .I1(\leds_OBUF[6]_inst_i_3_n_0 ),
        .I2(\id/branch_addr_out1 [5]),
        .I3(\leds_OBUF[6]_inst_i_7_n_0 ),
        .I4(\id/branch_addr_out0 [5]),
        .I5(id_alu_opcode_out[3]),
        .O(id_branch_addr_out[5]));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \pc[5]_i_3 
       (.I0(mtvec_o[4]),
        .I1(\leds_OBUF[6]_inst_i_9_n_0 ),
        .I2(\pc[31]_i_4_0 [5]),
        .I3(\leds_OBUF[4]_inst_i_2_n_0 ),
        .I4(\id/branch_addr_out02_out [5]),
        .I5(\leds_OBUF[7]_inst_i_6_n_0 ),
        .O(\pc[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pc[6]_i_1 
       (.I0(\pc_reg[8] [1]),
        .I1(leds_OBUF[3]),
        .I2(stall),
        .I3(id_branch_addr_out[6]),
        .O(\pc_reg[31] [6]));
  LUT5 #(
    .INIT(32'hFFFFF200)) 
    \pc[6]_i_2 
       (.I0(mtvec_o[5]),
        .I1(\leds_OBUF[6]_inst_i_9_n_0 ),
        .I2(\pc[6]_i_3_n_0 ),
        .I3(\leds_OBUF[6]_inst_i_3_n_0 ),
        .I4(\pc[6]_i_4_n_0 ),
        .O(id_branch_addr_out[6]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \pc[6]_i_3 
       (.I0(\leds_OBUF[7]_inst_i_6_n_0 ),
        .I1(\id/branch_addr_out02_out [6]),
        .I2(\leds_OBUF[4]_inst_i_2_n_0 ),
        .I3(\pc[31]_i_4_0 [6]),
        .O(\pc[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \pc[6]_i_4 
       (.I0(\leds_OBUF[6]_inst_i_7_n_0 ),
        .I1(\id/branch_addr_out1 [6]),
        .I2(id_alu_opcode_out[3]),
        .I3(\id/branch_addr_out0 [6]),
        .O(\pc[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pc[7]_i_1 
       (.I0(\pc_reg[8] [2]),
        .I1(leds_OBUF[3]),
        .I2(stall),
        .I3(id_branch_addr_out[7]),
        .O(\pc_reg[31] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \pc[7]_i_10 
       (.I0(id_pc_in[4]),
        .I1(Q[9]),
        .O(\pc[7]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pc[7]_i_11 
       (.I0(\ex_regs1[7]_i_2_n_0 ),
        .O(id_regs1_out[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \pc[7]_i_12 
       (.I0(\ex_regs1[6]_i_2_n_0 ),
        .O(id_regs1_out[6]));
  LUT6 #(
    .INIT(64'hFFFF44F4FFFFFFFF)) 
    \pc[7]_i_13 
       (.I0(reset_global_reg),
        .I1(D[5]),
        .I2(\ex_regs2[31]_i_2_0 [5]),
        .I3(\ex_regs1_reg[1] ),
        .I4(\pc[7]_i_22_n_0 ),
        .I5(\id_instr_reg[26]_0 ),
        .O(id_regs1_out[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \pc[7]_i_14 
       (.I0(\ex_regs1[7]_i_2_n_0 ),
        .I1(id_instr_in[26]),
        .O(\pc[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \pc[7]_i_15 
       (.I0(\ex_regs1[6]_i_2_n_0 ),
        .I1(id_instr_in[25]),
        .O(\pc[7]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pc[7]_i_17 
       (.I0(id_regs1_out[4]),
        .I1(Q[8]),
        .O(\pc[7]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pc[7]_i_18 
       (.I0(id_pc_in[7]),
        .I1(id_instr_in[27]),
        .O(\pc[7]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pc[7]_i_19 
       (.I0(id_pc_in[6]),
        .I1(id_instr_in[26]),
        .O(\pc[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \pc[7]_i_2 
       (.I0(\pc[7]_i_3_n_0 ),
        .I1(\leds_OBUF[6]_inst_i_3_n_0 ),
        .I2(\id/branch_addr_out0 [7]),
        .I3(id_alu_opcode_out[3]),
        .I4(\id/branch_addr_out1 [7]),
        .I5(\leds_OBUF[6]_inst_i_7_n_0 ),
        .O(id_branch_addr_out[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \pc[7]_i_20 
       (.I0(id_pc_in[5]),
        .I1(id_instr_in[25]),
        .O(\pc[7]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pc[7]_i_21 
       (.I0(id_pc_in[4]),
        .I1(id_instr_in[11]),
        .O(\pc[7]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \pc[7]_i_22 
       (.I0(\id_instr_reg[19]_0 [0]),
        .I1(\id_instr_reg[13]_0 ),
        .I2(\ex_regs1[31]_i_6_n_0 ),
        .I3(\ex_regs1_reg[1]_0 ),
        .O(\pc[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \pc[7]_i_3 
       (.I0(\pc[31]_i_4_0 [7]),
        .I1(\leds_OBUF[4]_inst_i_2_n_0 ),
        .I2(\id/branch_addr_out02_out [7]),
        .I3(\leds_OBUF[7]_inst_i_6_n_0 ),
        .I4(mtvec_o[6]),
        .I5(\leds_OBUF[6]_inst_i_9_n_0 ),
        .O(\pc[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pc[7]_i_7 
       (.I0(id_pc_in[7]),
        .I1(id_instr_in[27]),
        .O(\pc[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pc[7]_i_8 
       (.I0(id_pc_in[6]),
        .I1(id_instr_in[26]),
        .O(\pc[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pc[7]_i_9 
       (.I0(id_pc_in[5]),
        .I1(id_instr_in[25]),
        .O(\pc[7]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pc[8]_i_1 
       (.I0(\pc_reg[8] [3]),
        .I1(leds_OBUF[3]),
        .I2(stall),
        .I3(id_branch_addr_out[8]),
        .O(\pc_reg[31] [8]));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \pc[8]_i_3 
       (.I0(\pc[8]_i_4_n_0 ),
        .I1(\leds_OBUF[6]_inst_i_3_n_0 ),
        .I2(\id/branch_addr_out0 [8]),
        .I3(id_alu_opcode_out[3]),
        .I4(\id/branch_addr_out1 [8]),
        .I5(\leds_OBUF[6]_inst_i_7_n_0 ),
        .O(id_branch_addr_out[8]));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \pc[8]_i_4 
       (.I0(\pc[31]_i_4_0 [8]),
        .I1(\leds_OBUF[4]_inst_i_2_n_0 ),
        .I2(\id/branch_addr_out02_out [8]),
        .I3(\leds_OBUF[7]_inst_i_6_n_0 ),
        .I4(mtvec_o[7]),
        .I5(\leds_OBUF[6]_inst_i_9_n_0 ),
        .O(\pc[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pc[9]_i_1 
       (.I0(\pc_reg[12] [0]),
        .I1(leds_OBUF[3]),
        .I2(stall),
        .I3(id_branch_addr_out[9]),
        .O(\pc_reg[31] [9]));
  LUT5 #(
    .INIT(32'hFFFFF200)) 
    \pc[9]_i_2 
       (.I0(mtvec_o[8]),
        .I1(\leds_OBUF[6]_inst_i_9_n_0 ),
        .I2(\pc[9]_i_3_n_0 ),
        .I3(\leds_OBUF[6]_inst_i_3_n_0 ),
        .I4(\pc[9]_i_4_n_0 ),
        .O(id_branch_addr_out[9]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \pc[9]_i_3 
       (.I0(\leds_OBUF[7]_inst_i_6_n_0 ),
        .I1(\id/branch_addr_out02_out [9]),
        .I2(\leds_OBUF[4]_inst_i_2_n_0 ),
        .I3(\pc[31]_i_4_0 [9]),
        .O(\pc[9]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \pc[9]_i_4 
       (.I0(\leds_OBUF[6]_inst_i_7_n_0 ),
        .I1(\id/branch_addr_out1 [9]),
        .I2(id_alu_opcode_out[3]),
        .I3(\id/branch_addr_out0 [9]),
        .O(\pc[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'h00E4)) 
    \pc_ram_addr[0]_i_1 
       (.I0(leds_OBUF[3]),
        .I1(\pc_reg[0] ),
        .I2(leds_OBUF[0]),
        .I3(stall),
        .O(\pc_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'h00E4)) 
    \pc_ram_addr[10]_i_1 
       (.I0(leds_OBUF[3]),
        .I1(\pc_reg[12] [1]),
        .I2(id_branch_addr_out[10]),
        .I3(stall),
        .O(\pc_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'h00E4)) 
    \pc_ram_addr[11]_i_1 
       (.I0(leds_OBUF[3]),
        .I1(\pc_reg[12] [2]),
        .I2(id_branch_addr_out[11]),
        .I3(stall),
        .O(\pc_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'h00E4)) 
    \pc_ram_addr[12]_i_1 
       (.I0(leds_OBUF[3]),
        .I1(\pc_reg[12] [3]),
        .I2(id_branch_addr_out[12]),
        .I3(stall),
        .O(\pc_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'h00E4)) 
    \pc_ram_addr[13]_i_1 
       (.I0(leds_OBUF[3]),
        .I1(\pc_reg[16] [0]),
        .I2(id_branch_addr_out[13]),
        .I3(stall),
        .O(\pc_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'h00E4)) 
    \pc_ram_addr[14]_i_1 
       (.I0(leds_OBUF[3]),
        .I1(\pc_reg[16] [1]),
        .I2(id_branch_addr_out[14]),
        .I3(stall),
        .O(\pc_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT4 #(
    .INIT(16'h00E4)) 
    \pc_ram_addr[15]_i_1 
       (.I0(leds_OBUF[3]),
        .I1(\pc_reg[16] [2]),
        .I2(id_branch_addr_out[15]),
        .I3(stall),
        .O(\pc_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'h00E4)) 
    \pc_ram_addr[16]_i_1 
       (.I0(leds_OBUF[3]),
        .I1(\pc_reg[16] [3]),
        .I2(id_branch_addr_out[16]),
        .I3(stall),
        .O(\pc_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'h00E4)) 
    \pc_ram_addr[17]_i_1 
       (.I0(leds_OBUF[3]),
        .I1(\pc_reg[20] [0]),
        .I2(id_branch_addr_out[17]),
        .I3(stall),
        .O(\pc_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'h00E4)) 
    \pc_ram_addr[18]_i_1 
       (.I0(leds_OBUF[3]),
        .I1(\pc_reg[20] [1]),
        .I2(id_branch_addr_out[18]),
        .I3(stall),
        .O(\pc_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'h00E4)) 
    \pc_ram_addr[19]_i_1 
       (.I0(leds_OBUF[3]),
        .I1(\pc_reg[20] [2]),
        .I2(id_branch_addr_out[19]),
        .I3(stall),
        .O(\pc_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'h00E4)) 
    \pc_ram_addr[1]_i_1 
       (.I0(leds_OBUF[3]),
        .I1(O[0]),
        .I2(leds_OBUF[1]),
        .I3(stall),
        .O(\pc_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'h00E4)) 
    \pc_ram_addr[20]_i_1 
       (.I0(leds_OBUF[3]),
        .I1(\pc_reg[20] [3]),
        .I2(id_branch_addr_out[20]),
        .I3(stall),
        .O(\pc_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'h00E4)) 
    \pc_ram_addr[21]_i_1 
       (.I0(leds_OBUF[3]),
        .I1(\pc_reg[24] [0]),
        .I2(id_branch_addr_out[21]),
        .I3(stall),
        .O(\pc_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'h00E4)) 
    \pc_ram_addr[22]_i_1 
       (.I0(leds_OBUF[3]),
        .I1(\pc_reg[24] [1]),
        .I2(id_branch_addr_out[22]),
        .I3(stall),
        .O(\pc_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h00E4)) 
    \pc_ram_addr[23]_i_1 
       (.I0(leds_OBUF[3]),
        .I1(\pc_reg[24] [2]),
        .I2(id_branch_addr_out[23]),
        .I3(stall),
        .O(\pc_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'h00E4)) 
    \pc_ram_addr[24]_i_1 
       (.I0(leds_OBUF[3]),
        .I1(\pc_reg[24] [3]),
        .I2(id_branch_addr_out[24]),
        .I3(stall),
        .O(\pc_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h00E4)) 
    \pc_ram_addr[25]_i_1 
       (.I0(leds_OBUF[3]),
        .I1(\pc_reg[28] [0]),
        .I2(id_branch_addr_out[25]),
        .I3(stall),
        .O(\pc_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'h00E4)) 
    \pc_ram_addr[26]_i_1 
       (.I0(leds_OBUF[3]),
        .I1(\pc_reg[28] [1]),
        .I2(id_branch_addr_out[26]),
        .I3(stall),
        .O(\pc_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'h00E4)) 
    \pc_ram_addr[27]_i_1 
       (.I0(leds_OBUF[3]),
        .I1(\pc_reg[28] [2]),
        .I2(id_branch_addr_out[27]),
        .I3(stall),
        .O(\pc_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h00E4)) 
    \pc_ram_addr[28]_i_1 
       (.I0(leds_OBUF[3]),
        .I1(\pc_reg[28] [3]),
        .I2(id_branch_addr_out[28]),
        .I3(stall),
        .O(\pc_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'h00E4)) 
    \pc_ram_addr[29]_i_1 
       (.I0(leds_OBUF[3]),
        .I1(\pc_reg[31]_1 [0]),
        .I2(id_branch_addr_out[29]),
        .I3(stall),
        .O(\pc_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'h00E4)) 
    \pc_ram_addr[2]_i_1 
       (.I0(leds_OBUF[3]),
        .I1(O[1]),
        .I2(leds_OBUF[2]),
        .I3(stall),
        .O(\pc_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'h00E4)) 
    \pc_ram_addr[30]_i_1 
       (.I0(leds_OBUF[3]),
        .I1(\pc_reg[31]_1 [1]),
        .I2(id_branch_addr_out[30]),
        .I3(stall),
        .O(\pc_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'h00E4)) 
    \pc_ram_addr[31]_i_1 
       (.I0(leds_OBUF[3]),
        .I1(\pc_reg[31]_1 [2]),
        .I2(id_branch_addr_out[31]),
        .I3(stall),
        .O(\pc_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT4 #(
    .INIT(16'h00E4)) 
    \pc_ram_addr[3]_i_1 
       (.I0(leds_OBUF[3]),
        .I1(O[2]),
        .I2(id_branch_addr_out[3]),
        .I3(stall),
        .O(\pc_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT4 #(
    .INIT(16'h00E4)) 
    \pc_ram_addr[4]_i_1 
       (.I0(leds_OBUF[3]),
        .I1(O[3]),
        .I2(id_branch_addr_out[4]),
        .I3(stall),
        .O(\pc_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT4 #(
    .INIT(16'h00E4)) 
    \pc_ram_addr[5]_i_1 
       (.I0(leds_OBUF[3]),
        .I1(\pc_reg[8] [0]),
        .I2(id_branch_addr_out[5]),
        .I3(stall),
        .O(\pc_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT4 #(
    .INIT(16'h00E4)) 
    \pc_ram_addr[6]_i_1 
       (.I0(leds_OBUF[3]),
        .I1(\pc_reg[8] [1]),
        .I2(id_branch_addr_out[6]),
        .I3(stall),
        .O(\pc_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT4 #(
    .INIT(16'h00E4)) 
    \pc_ram_addr[7]_i_1 
       (.I0(leds_OBUF[3]),
        .I1(\pc_reg[8] [2]),
        .I2(id_branch_addr_out[7]),
        .I3(stall),
        .O(\pc_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'h00E4)) 
    \pc_ram_addr[8]_i_1 
       (.I0(leds_OBUF[3]),
        .I1(\pc_reg[8] [3]),
        .I2(id_branch_addr_out[8]),
        .I3(stall),
        .O(\pc_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'h00E4)) 
    \pc_ram_addr[9]_i_1 
       (.I0(leds_OBUF[3]),
        .I1(\pc_reg[12] [0]),
        .I2(id_branch_addr_out[9]),
        .I3(stall),
        .O(\pc_reg[31]_0 [9]));
  LUT1 #(
    .INIT(2'h1)) 
    pc_ram_en_i_1
       (.I0(stall),
        .O(p_0_in));
  CARRY4 \pc_reg[11]_i_4 
       (.CI(\pc_reg[7]_i_4_n_0 ),
        .CO({\pc_reg[11]_i_4_n_0 ,\pc_reg[11]_i_4_n_1 ,\pc_reg[11]_i_4_n_2 ,\pc_reg[11]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI(id_pc_in[11:8]),
        .O(\id/branch_addr_out0 [11:8]),
        .S({\pc[11]_i_7_n_0 ,\pc[11]_i_8_n_0 ,\pc[11]_i_9_n_0 ,\pc[11]_i_10_n_0 }));
  CARRY4 \pc_reg[11]_i_5 
       (.CI(\pc_reg[7]_i_5_n_0 ),
        .CO({\pc_reg[11]_i_5_n_0 ,\pc_reg[11]_i_5_n_1 ,\pc_reg[11]_i_5_n_2 ,\pc_reg[11]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\wb_data_reg[16] [1],id_regs1_out[10],\wb_data_reg[16] [0],\pc[28]_i_3_0 [1]}),
        .O(\id/branch_addr_out1 [11:8]),
        .S({\pc[11]_i_15_n_0 ,\pc[11]_i_16_n_0 ,\pc[11]_i_17_n_0 ,\pc[11]_i_18_n_0 }));
  CARRY4 \pc_reg[11]_i_6 
       (.CI(\pc_reg[7]_i_6_n_0 ),
        .CO({\pc_reg[11]_i_6_n_0 ,\pc_reg[11]_i_6_n_1 ,\pc_reg[11]_i_6_n_2 ,\pc_reg[11]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(id_pc_in[11:8]),
        .O(\id/branch_addr_out02_out [11:8]),
        .S({\pc[11]_i_19_n_0 ,\pc[11]_i_20_n_0 ,\pc[11]_i_21_n_0 ,\pc[11]_i_22_n_0 }));
  CARRY4 \pc_reg[15]_i_4 
       (.CI(\pc_reg[11]_i_4_n_0 ),
        .CO({\pc_reg[15]_i_4_n_0 ,\pc_reg[15]_i_4_n_1 ,\pc_reg[15]_i_4_n_2 ,\pc_reg[15]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI(id_pc_in[15:12]),
        .O(\id/branch_addr_out0 [15:12]),
        .S({\pc[15]_i_7_n_0 ,\pc[15]_i_8_n_0 ,\pc[15]_i_9_n_0 ,\pc[15]_i_10_n_0 }));
  CARRY4 \pc_reg[15]_i_5 
       (.CI(\pc_reg[11]_i_5_n_0 ),
        .CO({\pc_reg[15]_i_5_n_0 ,\pc_reg[15]_i_5_n_1 ,\pc_reg[15]_i_5_n_2 ,\pc_reg[15]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\wb_data_reg[16] [2],\pc[28]_i_3_0 [2],\pc[15]_i_12_n_0 ,id_instr_in[31]}),
        .O(\id/branch_addr_out1 [15:12]),
        .S({\pc[15]_i_13_n_0 ,\pc[12]_i_5_0 ,\pc[15]_i_15_n_0 ,\pc[15]_i_16_n_0 }));
  CARRY4 \pc_reg[15]_i_6 
       (.CI(\pc_reg[11]_i_6_n_0 ),
        .CO({\pc_reg[15]_i_6_n_0 ,\pc_reg[15]_i_6_n_1 ,\pc_reg[15]_i_6_n_2 ,\pc_reg[15]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({id_pc_in[14:13],\pc[15]_i_17_n_0 ,id_instr_in[31]}),
        .O(\id/branch_addr_out02_out [15:12]),
        .S({\pc[15]_i_18_n_0 ,\pc[15]_i_19_n_0 ,\pc[15]_i_20_n_0 ,\pc[15]_i_21_n_0 }));
  CARRY4 \pc_reg[19]_i_4 
       (.CI(\pc_reg[15]_i_4_n_0 ),
        .CO({\pc_reg[19]_i_4_n_0 ,\pc_reg[19]_i_4_n_1 ,\pc_reg[19]_i_4_n_2 ,\pc_reg[19]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI(id_pc_in[19:16]),
        .O(\id/branch_addr_out0 [19:16]),
        .S({\pc[19]_i_7_n_0 ,\pc[19]_i_8_n_0 ,\pc[19]_i_9_n_0 ,\pc[19]_i_10_n_0 }));
  CARRY4 \pc_reg[19]_i_5 
       (.CI(\pc_reg[15]_i_5_n_0 ),
        .CO({\pc_reg[19]_i_5_n_0 ,\pc_reg[19]_i_5_n_1 ,\pc_reg[19]_i_5_n_2 ,\pc_reg[19]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\pc[28]_i_3_0 [4:3],\wb_data_reg[16] [3],id_regs1_out[15]}),
        .O(\id/branch_addr_out1 [19:16]),
        .S({\pc[19]_i_15_n_0 ,\pc[16]_i_3_0 ,\pc[19]_i_17_n_0 ,\pc[19]_i_18_n_0 }));
  CARRY4 \pc_reg[19]_i_6 
       (.CI(\pc_reg[15]_i_6_n_0 ),
        .CO({\pc_reg[19]_i_6_n_0 ,\pc_reg[19]_i_6_n_1 ,\pc_reg[19]_i_6_n_2 ,\pc_reg[19]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(id_pc_in[18:15]),
        .O(\id/branch_addr_out02_out [19:16]),
        .S({\pc[19]_i_19_n_0 ,\pc[19]_i_20_n_0 ,\pc[19]_i_21_n_0 ,\pc[19]_i_22_n_0 }));
  CARRY4 \pc_reg[23]_i_4 
       (.CI(\pc_reg[19]_i_4_n_0 ),
        .CO({\pc_reg[23]_i_4_n_0 ,\pc_reg[23]_i_4_n_1 ,\pc_reg[23]_i_4_n_2 ,\pc_reg[23]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({id_pc_in[22:21],\pc[23]_i_7_n_0 ,id_instr_in[31]}),
        .O(\id/branch_addr_out0 [23:20]),
        .S({\pc[23]_i_8_n_0 ,\pc[23]_i_9_n_0 ,\pc[23]_i_10_n_0 ,\pc[23]_i_11_n_0 }));
  CARRY4 \pc_reg[23]_i_5 
       (.CI(\pc_reg[19]_i_5_n_0 ),
        .CO({\pc_reg[23]_i_5_n_0 ,\pc_reg[23]_i_5_n_1 ,\pc_reg[23]_i_5_n_2 ,\pc_reg[23]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({id_regs1_out[22],\pc[28]_i_3_0 [5],id_regs1_out[20:19]}),
        .O(\id/branch_addr_out1 [23:20]),
        .S({\pc[23]_i_15_n_0 ,\pc[23]_i_16_n_0 ,\pc[23]_i_17_n_0 ,\pc[23]_i_18_n_0 }));
  CARRY4 \pc_reg[23]_i_6 
       (.CI(\pc_reg[19]_i_6_n_0 ),
        .CO({\pc_reg[23]_i_6_n_0 ,\pc_reg[23]_i_6_n_1 ,\pc_reg[23]_i_6_n_2 ,\pc_reg[23]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(id_pc_in[22:19]),
        .O(\id/branch_addr_out02_out [23:20]),
        .S({\pc[23]_i_19_n_0 ,\pc[23]_i_20_n_0 ,\pc[23]_i_21_n_0 ,\pc[23]_i_22_n_0 }));
  CARRY4 \pc_reg[27]_i_4 
       (.CI(\pc_reg[23]_i_5_n_0 ),
        .CO({\pc_reg[27]_i_4_n_0 ,\pc_reg[27]_i_4_n_1 ,\pc_reg[27]_i_4_n_2 ,\pc_reg[27]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI(id_regs1_out[26:23]),
        .O(\id/branch_addr_out1 [27:24]),
        .S({\pc[27]_i_10_n_0 ,\pc[27]_i_11_n_0 ,\pc[27]_i_12_n_0 ,\pc[27]_i_13_n_0 }));
  CARRY4 \pc_reg[27]_i_5 
       (.CI(\pc_reg[23]_i_4_n_0 ),
        .CO({\pc_reg[27]_i_5_n_0 ,\pc_reg[27]_i_5_n_1 ,\pc_reg[27]_i_5_n_2 ,\pc_reg[27]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI(id_pc_in[26:23]),
        .O(\id/branch_addr_out0 [27:24]),
        .S({\pc[27]_i_14_n_0 ,\pc[27]_i_15_n_0 ,\pc[27]_i_16_n_0 ,\pc[27]_i_17_n_0 }));
  CARRY4 \pc_reg[27]_i_6 
       (.CI(\pc_reg[23]_i_6_n_0 ),
        .CO({\pc_reg[27]_i_6_n_0 ,\pc_reg[27]_i_6_n_1 ,\pc_reg[27]_i_6_n_2 ,\pc_reg[27]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(id_pc_in[26:23]),
        .O(\id/branch_addr_out02_out [27:24]),
        .S({\pc[27]_i_18_n_0 ,\pc[27]_i_19_n_0 ,\pc[27]_i_20_n_0 ,\pc[27]_i_21_n_0 }));
  CARRY4 \pc_reg[31]_i_6 
       (.CI(\pc_reg[27]_i_5_n_0 ),
        .CO({\NLW_pc_reg[31]_i_6_CO_UNCONNECTED [3],\pc_reg[31]_i_6_n_1 ,\pc_reg[31]_i_6_n_2 ,\pc_reg[31]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,id_pc_in[29:27]}),
        .O(\id/branch_addr_out0 [31:28]),
        .S({\pc[31]_i_9_n_0 ,\pc[31]_i_10_n_0 ,\pc[31]_i_11_n_0 ,\pc[31]_i_12_n_0 }));
  CARRY4 \pc_reg[31]_i_7 
       (.CI(\pc_reg[27]_i_4_n_0 ),
        .CO({\NLW_pc_reg[31]_i_7_CO_UNCONNECTED [3],\pc_reg[31]_i_7_n_1 ,\pc_reg[31]_i_7_n_2 ,\pc_reg[31]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\pc[28]_i_3_0 [6],id_regs1_out[28:27]}),
        .O(\id/branch_addr_out1 [31:28]),
        .S({\pc[28]_i_3_1 ,\pc[31]_i_16_n_0 ,\pc[31]_i_17_n_0 ,\pc[31]_i_18_n_0 }));
  CARRY4 \pc_reg[31]_i_8 
       (.CI(\pc_reg[27]_i_6_n_0 ),
        .CO({\NLW_pc_reg[31]_i_8_CO_UNCONNECTED [3],\pc_reg[31]_i_8_n_1 ,\pc_reg[31]_i_8_n_2 ,\pc_reg[31]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,id_pc_in[29:27]}),
        .O(\id/branch_addr_out02_out [31:28]),
        .S({\pc[31]_i_19_n_0 ,\pc[31]_i_20_n_0 ,\pc[31]_i_21_n_0 ,\pc[31]_i_22_n_0 }));
  CARRY4 \pc_reg[7]_i_4 
       (.CI(\leds_OBUF[6]_inst_i_4_n_0 ),
        .CO({\pc_reg[7]_i_4_n_0 ,\pc_reg[7]_i_4_n_1 ,\pc_reg[7]_i_4_n_2 ,\pc_reg[7]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI(id_pc_in[7:4]),
        .O(\id/branch_addr_out0 [7:4]),
        .S({\pc[7]_i_7_n_0 ,\pc[7]_i_8_n_0 ,\pc[7]_i_9_n_0 ,\pc[7]_i_10_n_0 }));
  CARRY4 \pc_reg[7]_i_5 
       (.CI(\leds_OBUF[6]_inst_i_6_n_0 ),
        .CO({\pc_reg[7]_i_5_n_0 ,\pc_reg[7]_i_5_n_1 ,\pc_reg[7]_i_5_n_2 ,\pc_reg[7]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI(id_regs1_out[7:4]),
        .O(\id/branch_addr_out1 [7:4]),
        .S({\pc[7]_i_14_n_0 ,\pc[7]_i_15_n_0 ,\pc[4]_i_6_0 ,\pc[7]_i_17_n_0 }));
  CARRY4 \pc_reg[7]_i_6 
       (.CI(\leds_OBUF[6]_inst_i_8_n_0 ),
        .CO({\pc_reg[7]_i_6_n_0 ,\pc_reg[7]_i_6_n_1 ,\pc_reg[7]_i_6_n_2 ,\pc_reg[7]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(id_pc_in[7:4]),
        .O(\id/branch_addr_out02_out [7:4]),
        .S({\pc[7]_i_18_n_0 ,\pc[7]_i_19_n_0 ,\pc[7]_i_20_n_0 ,\pc[7]_i_21_n_0 }));
  LUT5 #(
    .INIT(32'h0000FFF4)) 
    pre_stall_i_1
       (.I0(pre_stall_i_2_n_0),
        .I1(pre_stall_reg_0),
        .I2(pre_stall_i_4_n_0),
        .I3(stallreq_ex),
        .I4(\id_pc_reg[0]_0 ),
        .O(stall));
  LUT6 #(
    .INIT(64'hAAAAEEEAFFFFFFFF)) 
    pre_stall_i_10
       (.I0(\ex_alu_opcode[0]_i_2_n_0 ),
        .I1(\leds_OBUF[6]_inst_i_3_n_0 ),
        .I2(id_instr_in[13]),
        .I3(id_instr_in[12]),
        .I4(id_instr_in[14]),
        .I5(\ex_regs2[14]_i_9_n_0 ),
        .O(\id_instr_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT2 #(
    .INIT(4'h1)) 
    pre_stall_i_12
       (.I0(id_instr_in[13]),
        .I1(id_instr_in[14]),
        .O(pre_stall_i_12_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    pre_stall_i_2
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(\id_instr_reg[20]_rep__1_0 ),
        .O(pre_stall_i_2_n_0));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    pre_stall_i_4
       (.I0(Q[0]),
        .I1(\ex_alu_opcode_reg[5]_0 ),
        .I2(pre_stall_i_7_n_0),
        .I3(reset_global_reg_2),
        .I4(pre_stall_reg),
        .I5(\id_instr_reg[13]_0 ),
        .O(pre_stall_i_4_n_0));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    pre_stall_i_6
       (.I0(\ex_regs2[14]_i_9_n_0 ),
        .I1(pre_stall_i_3),
        .I2(pre_stall_i_3_0[1]),
        .I3(Q[9]),
        .I4(pre_stall_i_3_0[0]),
        .I5(\id_instr_reg[20]_rep__1_0 ),
        .O(\ex_regd_addr_reg[4] ));
  LUT6 #(
    .INIT(64'h08000C0008000800)) 
    pre_stall_i_7
       (.I0(id_instr_in[2]),
        .I1(\leds_OBUF[7]_inst_i_9_n_0 ),
        .I2(\leds_OBUF[7]_inst_i_10_n_0 ),
        .I3(id_instr_in[6]),
        .I4(id_instr_in[3]),
        .I5(pre_stall_i_12_n_0),
        .O(pre_stall_i_7_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    pre_stall_i_8
       (.I0(\id_pc_reg[0]_0 ),
        .I1(\id_instr_reg[15]_rep__0_0 ),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(\id_instr_reg[16]_rep_0 ),
        .O(reset_global_reg_2));
endmodule

module ppl_mem_wb
   (wb_regd_en_in,
    E,
    \wb_regd_addr_reg[4]_0 ,
    wb_regd_en_reg_0,
    wb_regd_en_reg_1,
    wb_regd_en_reg_2,
    wb_regd_en_reg_3,
    wb_regd_en_reg_4,
    wb_regd_en_reg_5,
    wb_regd_en_reg_6,
    wb_regd_en_reg_7,
    wb_regd_en_reg_8,
    wb_regd_en_reg_9,
    wb_regd_en_reg_10,
    wb_regd_en_reg_11,
    wb_regd_en_reg_12,
    wb_regd_en_reg_13,
    wb_regd_en_reg_14,
    wb_regd_en_reg_15,
    wb_regd_en_reg_16,
    wb_regd_en_reg_17,
    wb_regd_en_reg_18,
    wb_regd_en_reg_19,
    wb_regd_en_reg_20,
    wb_regd_en_reg_21,
    wb_regd_en_reg_22,
    wb_regd_en_reg_23,
    wb_regd_en_reg_24,
    wb_regd_en_reg_25,
    wb_regd_en_reg_26,
    wb_regd_en_reg_27,
    wb_regd_en_reg_28,
    wb_regd_en_reg_29,
    \wb_data_reg[31]_0 ,
    mem_regd_en_out,
    clk_out2,
    Q,
    D,
    \wb_data_reg[31]_1 );
  output wb_regd_en_in;
  output [0:0]E;
  output [4:0]\wb_regd_addr_reg[4]_0 ;
  output [0:0]wb_regd_en_reg_0;
  output [0:0]wb_regd_en_reg_1;
  output [0:0]wb_regd_en_reg_2;
  output [0:0]wb_regd_en_reg_3;
  output [0:0]wb_regd_en_reg_4;
  output [0:0]wb_regd_en_reg_5;
  output [0:0]wb_regd_en_reg_6;
  output [0:0]wb_regd_en_reg_7;
  output [0:0]wb_regd_en_reg_8;
  output [0:0]wb_regd_en_reg_9;
  output [0:0]wb_regd_en_reg_10;
  output [0:0]wb_regd_en_reg_11;
  output [0:0]wb_regd_en_reg_12;
  output [0:0]wb_regd_en_reg_13;
  output [0:0]wb_regd_en_reg_14;
  output [0:0]wb_regd_en_reg_15;
  output [0:0]wb_regd_en_reg_16;
  output [0:0]wb_regd_en_reg_17;
  output [0:0]wb_regd_en_reg_18;
  output [0:0]wb_regd_en_reg_19;
  output [0:0]wb_regd_en_reg_20;
  output [0:0]wb_regd_en_reg_21;
  output [0:0]wb_regd_en_reg_22;
  output [0:0]wb_regd_en_reg_23;
  output [0:0]wb_regd_en_reg_24;
  output [0:0]wb_regd_en_reg_25;
  output [0:0]wb_regd_en_reg_26;
  output [0:0]wb_regd_en_reg_27;
  output [0:0]wb_regd_en_reg_28;
  output [0:0]wb_regd_en_reg_29;
  output [31:0]\wb_data_reg[31]_0 ;
  input mem_regd_en_out;
  input clk_out2;
  input Q;
  input [4:0]D;
  input [31:0]\wb_data_reg[31]_1 ;

  wire [4:0]D;
  wire [0:0]E;
  wire Q;
  wire clk_out2;
  wire mem_regd_en_out;
  wire [31:0]\wb_data_reg[31]_0 ;
  wire [31:0]\wb_data_reg[31]_1 ;
  wire [4:0]\wb_regd_addr_reg[4]_0 ;
  wire wb_regd_en_in;
  wire [0:0]wb_regd_en_reg_0;
  wire [0:0]wb_regd_en_reg_1;
  wire [0:0]wb_regd_en_reg_10;
  wire [0:0]wb_regd_en_reg_11;
  wire [0:0]wb_regd_en_reg_12;
  wire [0:0]wb_regd_en_reg_13;
  wire [0:0]wb_regd_en_reg_14;
  wire [0:0]wb_regd_en_reg_15;
  wire [0:0]wb_regd_en_reg_16;
  wire [0:0]wb_regd_en_reg_17;
  wire [0:0]wb_regd_en_reg_18;
  wire [0:0]wb_regd_en_reg_19;
  wire [0:0]wb_regd_en_reg_2;
  wire [0:0]wb_regd_en_reg_20;
  wire [0:0]wb_regd_en_reg_21;
  wire [0:0]wb_regd_en_reg_22;
  wire [0:0]wb_regd_en_reg_23;
  wire [0:0]wb_regd_en_reg_24;
  wire [0:0]wb_regd_en_reg_25;
  wire [0:0]wb_regd_en_reg_26;
  wire [0:0]wb_regd_en_reg_27;
  wire [0:0]wb_regd_en_reg_28;
  wire [0:0]wb_regd_en_reg_29;
  wire [0:0]wb_regd_en_reg_3;
  wire [0:0]wb_regd_en_reg_4;
  wire [0:0]wb_regd_en_reg_5;
  wire [0:0]wb_regd_en_reg_6;
  wire [0:0]wb_regd_en_reg_7;
  wire [0:0]wb_regd_en_reg_8;
  wire [0:0]wb_regd_en_reg_9;

  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \registers[10][31]_i_1 
       (.I0(wb_regd_en_in),
        .I1(\wb_regd_addr_reg[4]_0 [3]),
        .I2(\wb_regd_addr_reg[4]_0 [1]),
        .I3(\wb_regd_addr_reg[4]_0 [0]),
        .I4(\wb_regd_addr_reg[4]_0 [2]),
        .I5(\wb_regd_addr_reg[4]_0 [4]),
        .O(wb_regd_en_reg_8));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \registers[11][31]_i_1 
       (.I0(wb_regd_en_in),
        .I1(\wb_regd_addr_reg[4]_0 [1]),
        .I2(\wb_regd_addr_reg[4]_0 [0]),
        .I3(\wb_regd_addr_reg[4]_0 [3]),
        .I4(\wb_regd_addr_reg[4]_0 [2]),
        .I5(\wb_regd_addr_reg[4]_0 [4]),
        .O(wb_regd_en_reg_9));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \registers[12][31]_i_1 
       (.I0(wb_regd_en_in),
        .I1(\wb_regd_addr_reg[4]_0 [3]),
        .I2(\wb_regd_addr_reg[4]_0 [2]),
        .I3(\wb_regd_addr_reg[4]_0 [0]),
        .I4(\wb_regd_addr_reg[4]_0 [1]),
        .I5(\wb_regd_addr_reg[4]_0 [4]),
        .O(wb_regd_en_reg_10));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \registers[13][31]_i_1 
       (.I0(wb_regd_en_in),
        .I1(\wb_regd_addr_reg[4]_0 [2]),
        .I2(\wb_regd_addr_reg[4]_0 [0]),
        .I3(\wb_regd_addr_reg[4]_0 [3]),
        .I4(\wb_regd_addr_reg[4]_0 [1]),
        .I5(\wb_regd_addr_reg[4]_0 [4]),
        .O(wb_regd_en_reg_11));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \registers[14][31]_i_1 
       (.I0(wb_regd_en_in),
        .I1(\wb_regd_addr_reg[4]_0 [2]),
        .I2(\wb_regd_addr_reg[4]_0 [1]),
        .I3(\wb_regd_addr_reg[4]_0 [3]),
        .I4(\wb_regd_addr_reg[4]_0 [4]),
        .I5(\wb_regd_addr_reg[4]_0 [0]),
        .O(wb_regd_en_reg_12));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \registers[15][31]_i_1 
       (.I0(wb_regd_en_in),
        .I1(\wb_regd_addr_reg[4]_0 [1]),
        .I2(\wb_regd_addr_reg[4]_0 [0]),
        .I3(\wb_regd_addr_reg[4]_0 [2]),
        .I4(\wb_regd_addr_reg[4]_0 [3]),
        .I5(\wb_regd_addr_reg[4]_0 [4]),
        .O(wb_regd_en_reg_13));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \registers[16][31]_i_1 
       (.I0(wb_regd_en_in),
        .I1(\wb_regd_addr_reg[4]_0 [1]),
        .I2(\wb_regd_addr_reg[4]_0 [0]),
        .I3(\wb_regd_addr_reg[4]_0 [4]),
        .I4(\wb_regd_addr_reg[4]_0 [2]),
        .I5(\wb_regd_addr_reg[4]_0 [3]),
        .O(wb_regd_en_reg_14));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \registers[17][31]_i_1 
       (.I0(wb_regd_en_in),
        .I1(\wb_regd_addr_reg[4]_0 [4]),
        .I2(\wb_regd_addr_reg[4]_0 [0]),
        .I3(\wb_regd_addr_reg[4]_0 [1]),
        .I4(\wb_regd_addr_reg[4]_0 [2]),
        .I5(\wb_regd_addr_reg[4]_0 [3]),
        .O(wb_regd_en_reg_15));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \registers[18][31]_i_1 
       (.I0(wb_regd_en_in),
        .I1(\wb_regd_addr_reg[4]_0 [4]),
        .I2(\wb_regd_addr_reg[4]_0 [1]),
        .I3(\wb_regd_addr_reg[4]_0 [0]),
        .I4(\wb_regd_addr_reg[4]_0 [2]),
        .I5(\wb_regd_addr_reg[4]_0 [3]),
        .O(wb_regd_en_reg_16));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \registers[19][31]_i_1 
       (.I0(wb_regd_en_in),
        .I1(\wb_regd_addr_reg[4]_0 [1]),
        .I2(\wb_regd_addr_reg[4]_0 [0]),
        .I3(\wb_regd_addr_reg[4]_0 [4]),
        .I4(\wb_regd_addr_reg[4]_0 [2]),
        .I5(\wb_regd_addr_reg[4]_0 [3]),
        .O(wb_regd_en_reg_17));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \registers[1][31]_i_1 
       (.I0(wb_regd_en_in),
        .I1(\wb_regd_addr_reg[4]_0 [2]),
        .I2(\wb_regd_addr_reg[4]_0 [1]),
        .I3(\wb_regd_addr_reg[4]_0 [0]),
        .I4(\wb_regd_addr_reg[4]_0 [4]),
        .I5(\wb_regd_addr_reg[4]_0 [3]),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \registers[20][31]_i_1 
       (.I0(wb_regd_en_in),
        .I1(\wb_regd_addr_reg[4]_0 [4]),
        .I2(\wb_regd_addr_reg[4]_0 [2]),
        .I3(\wb_regd_addr_reg[4]_0 [0]),
        .I4(\wb_regd_addr_reg[4]_0 [1]),
        .I5(\wb_regd_addr_reg[4]_0 [3]),
        .O(wb_regd_en_reg_18));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \registers[21][31]_i_1 
       (.I0(wb_regd_en_in),
        .I1(\wb_regd_addr_reg[4]_0 [2]),
        .I2(\wb_regd_addr_reg[4]_0 [0]),
        .I3(\wb_regd_addr_reg[4]_0 [4]),
        .I4(\wb_regd_addr_reg[4]_0 [1]),
        .I5(\wb_regd_addr_reg[4]_0 [3]),
        .O(wb_regd_en_reg_19));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \registers[22][31]_i_1 
       (.I0(wb_regd_en_in),
        .I1(\wb_regd_addr_reg[4]_0 [2]),
        .I2(\wb_regd_addr_reg[4]_0 [1]),
        .I3(\wb_regd_addr_reg[4]_0 [4]),
        .I4(\wb_regd_addr_reg[4]_0 [0]),
        .I5(\wb_regd_addr_reg[4]_0 [3]),
        .O(wb_regd_en_reg_20));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \registers[23][31]_i_1 
       (.I0(wb_regd_en_in),
        .I1(\wb_regd_addr_reg[4]_0 [1]),
        .I2(\wb_regd_addr_reg[4]_0 [0]),
        .I3(\wb_regd_addr_reg[4]_0 [2]),
        .I4(\wb_regd_addr_reg[4]_0 [4]),
        .I5(\wb_regd_addr_reg[4]_0 [3]),
        .O(wb_regd_en_reg_21));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \registers[24][31]_i_1 
       (.I0(wb_regd_en_in),
        .I1(\wb_regd_addr_reg[4]_0 [3]),
        .I2(\wb_regd_addr_reg[4]_0 [4]),
        .I3(\wb_regd_addr_reg[4]_0 [0]),
        .I4(\wb_regd_addr_reg[4]_0 [1]),
        .I5(\wb_regd_addr_reg[4]_0 [2]),
        .O(wb_regd_en_reg_22));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \registers[25][31]_i_1 
       (.I0(wb_regd_en_in),
        .I1(\wb_regd_addr_reg[4]_0 [4]),
        .I2(\wb_regd_addr_reg[4]_0 [0]),
        .I3(\wb_regd_addr_reg[4]_0 [3]),
        .I4(\wb_regd_addr_reg[4]_0 [1]),
        .I5(\wb_regd_addr_reg[4]_0 [2]),
        .O(wb_regd_en_reg_23));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \registers[26][31]_i_1 
       (.I0(wb_regd_en_in),
        .I1(\wb_regd_addr_reg[4]_0 [4]),
        .I2(\wb_regd_addr_reg[4]_0 [1]),
        .I3(\wb_regd_addr_reg[4]_0 [3]),
        .I4(\wb_regd_addr_reg[4]_0 [0]),
        .I5(\wb_regd_addr_reg[4]_0 [2]),
        .O(wb_regd_en_reg_24));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \registers[27][31]_i_1 
       (.I0(wb_regd_en_in),
        .I1(\wb_regd_addr_reg[4]_0 [1]),
        .I2(\wb_regd_addr_reg[4]_0 [0]),
        .I3(\wb_regd_addr_reg[4]_0 [4]),
        .I4(\wb_regd_addr_reg[4]_0 [3]),
        .I5(\wb_regd_addr_reg[4]_0 [2]),
        .O(wb_regd_en_reg_25));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \registers[28][31]_i_1 
       (.I0(wb_regd_en_in),
        .I1(\wb_regd_addr_reg[4]_0 [4]),
        .I2(\wb_regd_addr_reg[4]_0 [2]),
        .I3(\wb_regd_addr_reg[4]_0 [3]),
        .I4(\wb_regd_addr_reg[4]_0 [0]),
        .I5(\wb_regd_addr_reg[4]_0 [1]),
        .O(wb_regd_en_reg_26));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \registers[29][31]_i_1 
       (.I0(wb_regd_en_in),
        .I1(\wb_regd_addr_reg[4]_0 [2]),
        .I2(\wb_regd_addr_reg[4]_0 [0]),
        .I3(\wb_regd_addr_reg[4]_0 [4]),
        .I4(\wb_regd_addr_reg[4]_0 [3]),
        .I5(\wb_regd_addr_reg[4]_0 [1]),
        .O(wb_regd_en_reg_27));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \registers[2][31]_i_1 
       (.I0(wb_regd_en_in),
        .I1(\wb_regd_addr_reg[4]_0 [2]),
        .I2(\wb_regd_addr_reg[4]_0 [0]),
        .I3(\wb_regd_addr_reg[4]_0 [1]),
        .I4(\wb_regd_addr_reg[4]_0 [4]),
        .I5(\wb_regd_addr_reg[4]_0 [3]),
        .O(wb_regd_en_reg_0));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \registers[30][31]_i_1 
       (.I0(wb_regd_en_in),
        .I1(\wb_regd_addr_reg[4]_0 [2]),
        .I2(\wb_regd_addr_reg[4]_0 [1]),
        .I3(\wb_regd_addr_reg[4]_0 [4]),
        .I4(\wb_regd_addr_reg[4]_0 [3]),
        .I5(\wb_regd_addr_reg[4]_0 [0]),
        .O(wb_regd_en_reg_28));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \registers[31][31]_i_1 
       (.I0(wb_regd_en_in),
        .I1(\wb_regd_addr_reg[4]_0 [4]),
        .I2(\wb_regd_addr_reg[4]_0 [3]),
        .I3(\wb_regd_addr_reg[4]_0 [1]),
        .I4(\wb_regd_addr_reg[4]_0 [0]),
        .I5(\wb_regd_addr_reg[4]_0 [2]),
        .O(wb_regd_en_reg_29));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \registers[3][31]_i_1 
       (.I0(wb_regd_en_in),
        .I1(\wb_regd_addr_reg[4]_0 [1]),
        .I2(\wb_regd_addr_reg[4]_0 [0]),
        .I3(\wb_regd_addr_reg[4]_0 [2]),
        .I4(\wb_regd_addr_reg[4]_0 [4]),
        .I5(\wb_regd_addr_reg[4]_0 [3]),
        .O(wb_regd_en_reg_1));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \registers[4][31]_i_1 
       (.I0(wb_regd_en_in),
        .I1(\wb_regd_addr_reg[4]_0 [1]),
        .I2(\wb_regd_addr_reg[4]_0 [0]),
        .I3(\wb_regd_addr_reg[4]_0 [2]),
        .I4(\wb_regd_addr_reg[4]_0 [4]),
        .I5(\wb_regd_addr_reg[4]_0 [3]),
        .O(wb_regd_en_reg_2));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \registers[5][31]_i_1 
       (.I0(wb_regd_en_in),
        .I1(\wb_regd_addr_reg[4]_0 [2]),
        .I2(\wb_regd_addr_reg[4]_0 [0]),
        .I3(\wb_regd_addr_reg[4]_0 [1]),
        .I4(\wb_regd_addr_reg[4]_0 [4]),
        .I5(\wb_regd_addr_reg[4]_0 [3]),
        .O(wb_regd_en_reg_3));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \registers[6][31]_i_1 
       (.I0(wb_regd_en_in),
        .I1(\wb_regd_addr_reg[4]_0 [2]),
        .I2(\wb_regd_addr_reg[4]_0 [1]),
        .I3(\wb_regd_addr_reg[4]_0 [0]),
        .I4(\wb_regd_addr_reg[4]_0 [4]),
        .I5(\wb_regd_addr_reg[4]_0 [3]),
        .O(wb_regd_en_reg_4));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \registers[7][31]_i_1 
       (.I0(wb_regd_en_in),
        .I1(\wb_regd_addr_reg[4]_0 [1]),
        .I2(\wb_regd_addr_reg[4]_0 [0]),
        .I3(\wb_regd_addr_reg[4]_0 [2]),
        .I4(\wb_regd_addr_reg[4]_0 [4]),
        .I5(\wb_regd_addr_reg[4]_0 [3]),
        .O(wb_regd_en_reg_5));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \registers[8][31]_i_1 
       (.I0(wb_regd_en_in),
        .I1(\wb_regd_addr_reg[4]_0 [1]),
        .I2(\wb_regd_addr_reg[4]_0 [0]),
        .I3(\wb_regd_addr_reg[4]_0 [3]),
        .I4(\wb_regd_addr_reg[4]_0 [2]),
        .I5(\wb_regd_addr_reg[4]_0 [4]),
        .O(wb_regd_en_reg_6));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \registers[9][31]_i_1 
       (.I0(wb_regd_en_in),
        .I1(\wb_regd_addr_reg[4]_0 [3]),
        .I2(\wb_regd_addr_reg[4]_0 [0]),
        .I3(\wb_regd_addr_reg[4]_0 [1]),
        .I4(\wb_regd_addr_reg[4]_0 [2]),
        .I5(\wb_regd_addr_reg[4]_0 [4]),
        .O(wb_regd_en_reg_7));
  FDCE #(
    .INIT(1'b0)) 
    \wb_data_reg[0] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\wb_data_reg[31]_1 [0]),
        .Q(\wb_data_reg[31]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \wb_data_reg[10] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\wb_data_reg[31]_1 [10]),
        .Q(\wb_data_reg[31]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \wb_data_reg[11] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\wb_data_reg[31]_1 [11]),
        .Q(\wb_data_reg[31]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \wb_data_reg[12] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\wb_data_reg[31]_1 [12]),
        .Q(\wb_data_reg[31]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \wb_data_reg[13] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\wb_data_reg[31]_1 [13]),
        .Q(\wb_data_reg[31]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \wb_data_reg[14] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\wb_data_reg[31]_1 [14]),
        .Q(\wb_data_reg[31]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \wb_data_reg[15] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\wb_data_reg[31]_1 [15]),
        .Q(\wb_data_reg[31]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \wb_data_reg[16] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\wb_data_reg[31]_1 [16]),
        .Q(\wb_data_reg[31]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \wb_data_reg[17] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\wb_data_reg[31]_1 [17]),
        .Q(\wb_data_reg[31]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \wb_data_reg[18] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\wb_data_reg[31]_1 [18]),
        .Q(\wb_data_reg[31]_0 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \wb_data_reg[19] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\wb_data_reg[31]_1 [19]),
        .Q(\wb_data_reg[31]_0 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \wb_data_reg[1] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\wb_data_reg[31]_1 [1]),
        .Q(\wb_data_reg[31]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \wb_data_reg[20] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\wb_data_reg[31]_1 [20]),
        .Q(\wb_data_reg[31]_0 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \wb_data_reg[21] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\wb_data_reg[31]_1 [21]),
        .Q(\wb_data_reg[31]_0 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \wb_data_reg[22] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\wb_data_reg[31]_1 [22]),
        .Q(\wb_data_reg[31]_0 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \wb_data_reg[23] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\wb_data_reg[31]_1 [23]),
        .Q(\wb_data_reg[31]_0 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \wb_data_reg[24] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\wb_data_reg[31]_1 [24]),
        .Q(\wb_data_reg[31]_0 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \wb_data_reg[25] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\wb_data_reg[31]_1 [25]),
        .Q(\wb_data_reg[31]_0 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \wb_data_reg[26] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\wb_data_reg[31]_1 [26]),
        .Q(\wb_data_reg[31]_0 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \wb_data_reg[27] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\wb_data_reg[31]_1 [27]),
        .Q(\wb_data_reg[31]_0 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \wb_data_reg[28] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\wb_data_reg[31]_1 [28]),
        .Q(\wb_data_reg[31]_0 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \wb_data_reg[29] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\wb_data_reg[31]_1 [29]),
        .Q(\wb_data_reg[31]_0 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \wb_data_reg[2] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\wb_data_reg[31]_1 [2]),
        .Q(\wb_data_reg[31]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \wb_data_reg[30] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\wb_data_reg[31]_1 [30]),
        .Q(\wb_data_reg[31]_0 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \wb_data_reg[31] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\wb_data_reg[31]_1 [31]),
        .Q(\wb_data_reg[31]_0 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \wb_data_reg[3] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\wb_data_reg[31]_1 [3]),
        .Q(\wb_data_reg[31]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \wb_data_reg[4] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\wb_data_reg[31]_1 [4]),
        .Q(\wb_data_reg[31]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \wb_data_reg[5] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\wb_data_reg[31]_1 [5]),
        .Q(\wb_data_reg[31]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \wb_data_reg[6] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\wb_data_reg[31]_1 [6]),
        .Q(\wb_data_reg[31]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \wb_data_reg[7] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\wb_data_reg[31]_1 [7]),
        .Q(\wb_data_reg[31]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \wb_data_reg[8] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\wb_data_reg[31]_1 [8]),
        .Q(\wb_data_reg[31]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \wb_data_reg[9] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(\wb_data_reg[31]_1 [9]),
        .Q(\wb_data_reg[31]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \wb_regd_addr_reg[0] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(D[0]),
        .Q(\wb_regd_addr_reg[4]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \wb_regd_addr_reg[1] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(D[1]),
        .Q(\wb_regd_addr_reg[4]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \wb_regd_addr_reg[2] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(D[2]),
        .Q(\wb_regd_addr_reg[4]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \wb_regd_addr_reg[3] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(D[3]),
        .Q(\wb_regd_addr_reg[4]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \wb_regd_addr_reg[4] 
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(D[4]),
        .Q(\wb_regd_addr_reg[4]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    wb_regd_en_reg
       (.C(clk_out2),
        .CE(1'b1),
        .CLR(Q),
        .D(mem_regd_en_out),
        .Q(wb_regd_en_in));
endmodule

(* NotValidForBitStream *)
module thinpad_top
   (clk_50M,
    clk_11M0592,
    clock_btn,
    reset_btn,
    touch_btn,
    dip_sw,
    leds,
    dpy0,
    dpy1,
    uart_rdn,
    uart_wrn,
    uart_dataready,
    uart_tbre,
    uart_tsre,
    base_ram_data,
    base_ram_addr,
    base_ram_be_n,
    base_ram_ce_n,
    base_ram_oe_n,
    base_ram_we_n,
    ext_ram_data,
    ext_ram_addr,
    ext_ram_be_n,
    ext_ram_ce_n,
    ext_ram_oe_n,
    ext_ram_we_n,
    txd,
    rxd,
    flash_a,
    flash_d,
    flash_rp_n,
    flash_vpen,
    flash_ce_n,
    flash_oe_n,
    flash_we_n,
    flash_byte_n,
    sl811_a0,
    sl811_wr_n,
    sl811_rd_n,
    sl811_cs_n,
    sl811_rst_n,
    sl811_dack_n,
    sl811_intrq,
    sl811_drq_n,
    dm9k_cmd,
    dm9k_sd,
    dm9k_iow_n,
    dm9k_ior_n,
    dm9k_cs_n,
    dm9k_pwrst_n,
    dm9k_int,
    video_red,
    video_green,
    video_blue,
    video_hsync,
    video_vsync,
    video_clk,
    video_de);
  input clk_50M;
  input clk_11M0592;
  input clock_btn;
  input reset_btn;
  input [3:0]touch_btn;
  input [31:0]dip_sw;
  output [15:0]leds;
  output [7:0]dpy0;
  output [7:0]dpy1;
  output uart_rdn;
  output uart_wrn;
  input uart_dataready;
  input uart_tbre;
  input uart_tsre;
  inout [31:0]base_ram_data;
  output [19:0]base_ram_addr;
  output [3:0]base_ram_be_n;
  output base_ram_ce_n;
  output base_ram_oe_n;
  output base_ram_we_n;
  inout [31:0]ext_ram_data;
  output [19:0]ext_ram_addr;
  output [3:0]ext_ram_be_n;
  output ext_ram_ce_n;
  output ext_ram_oe_n;
  output ext_ram_we_n;
  output txd;
  input rxd;
  output [22:0]flash_a;
  inout [15:0]flash_d;
  output flash_rp_n;
  output flash_vpen;
  output flash_ce_n;
  output flash_oe_n;
  output flash_we_n;
  output flash_byte_n;
  output sl811_a0;
  output sl811_wr_n;
  output sl811_rd_n;
  output sl811_cs_n;
  output sl811_rst_n;
  output sl811_dack_n;
  input sl811_intrq;
  input sl811_drq_n;
  output dm9k_cmd;
  inout [15:0]dm9k_sd;
  output dm9k_iow_n;
  output dm9k_ior_n;
  output dm9k_cs_n;
  output dm9k_pwrst_n;
  input dm9k_int;
  output [2:0]video_red;
  output [2:0]video_green;
  output [1:0]video_blue;
  output video_hsync;
  output video_vsync;
  output video_clk;
  output video_de;

  wire [19:0]base_ram_addr;
  wire [19:0]base_ram_addr_OBUF;
  wire [3:0]base_ram_be_n;
  wire [3:0]base_ram_be_n_OBUF;
  wire base_ram_ce_n;
  wire base_ram_ce_n_OBUF;
  wire [31:0]base_ram_data;
  wire [31:0]base_ram_data_IBUF;
  wire [31:0]base_ram_data_OBUF;
  wire \base_ram_data_TRI[0] ;
  wire base_ram_oe_n;
  wire base_ram_oe_n_OBUF;
  wire base_ram_we_n;
  wire base_ram_we_n_OBUF;
  wire clk_20M;
  (* IBUF_LOW_PWR *) wire clk_50M;
  wire dm9k_cmd;
  wire dm9k_cs_n;
  wire dm9k_ior_n;
  wire dm9k_iow_n;
  wire dm9k_pwrst_n;
  wire [7:0]dpy0;
  wire [7:0]dpy1;
  wire [6:0]ex_alu_opcode_in;
  wire [0:0]ex_data_out;
  wire ex_mcause_we;
  wire [31:0]ex_mem_addr_out;
  wire [3:0]ex_mem_be_n_out;
  wire ex_mem_en_out;
  wire ex_mem_n_100;
  wire ex_mem_n_101;
  wire ex_mem_n_102;
  wire ex_mem_n_103;
  wire ex_mem_n_104;
  wire ex_mem_n_105;
  wire ex_mem_n_114;
  wire ex_mem_n_115;
  wire ex_mem_n_116;
  wire ex_mem_n_117;
  wire ex_mem_n_118;
  wire ex_mem_n_119;
  wire ex_mem_n_120;
  wire ex_mem_n_121;
  wire ex_mem_n_122;
  wire ex_mem_n_123;
  wire ex_mem_n_124;
  wire ex_mem_n_125;
  wire ex_mem_n_126;
  wire ex_mem_n_127;
  wire ex_mem_n_128;
  wire ex_mem_n_129;
  wire ex_mem_n_130;
  wire ex_mem_n_131;
  wire ex_mem_n_132;
  wire ex_mem_n_133;
  wire ex_mem_n_134;
  wire ex_mem_n_135;
  wire ex_mem_n_136;
  wire ex_mem_n_137;
  wire ex_mem_n_138;
  wire ex_mem_n_139;
  wire ex_mem_n_140;
  wire ex_mem_n_141;
  wire ex_mem_n_142;
  wire ex_mem_n_143;
  wire ex_mem_n_144;
  wire ex_mem_n_145;
  wire ex_mem_n_146;
  wire ex_mem_n_152;
  wire ex_mem_n_153;
  wire ex_mem_n_154;
  wire ex_mem_n_155;
  wire ex_mem_n_156;
  wire ex_mem_n_157;
  wire ex_mem_n_158;
  wire ex_mem_n_159;
  wire ex_mem_n_160;
  wire ex_mem_n_161;
  wire ex_mem_n_162;
  wire ex_mem_n_163;
  wire ex_mem_n_164;
  wire ex_mem_n_165;
  wire ex_mem_n_166;
  wire ex_mem_n_167;
  wire ex_mem_n_168;
  wire ex_mem_n_169;
  wire ex_mem_n_170;
  wire ex_mem_n_171;
  wire ex_mem_n_178;
  wire ex_mem_n_179;
  wire ex_mem_n_2;
  wire ex_mem_n_276;
  wire ex_mem_n_277;
  wire ex_mem_n_280;
  wire ex_mem_n_281;
  wire ex_mem_n_282;
  wire ex_mem_n_283;
  wire ex_mem_n_284;
  wire ex_mem_n_285;
  wire ex_mem_n_286;
  wire ex_mem_n_287;
  wire ex_mem_n_288;
  wire ex_mem_n_289;
  wire ex_mem_n_290;
  wire ex_mem_n_291;
  wire ex_mem_n_292;
  wire ex_mem_n_293;
  wire ex_mem_n_294;
  wire ex_mem_n_295;
  wire ex_mem_n_296;
  wire ex_mem_n_297;
  wire ex_mem_n_298;
  wire ex_mem_n_299;
  wire ex_mem_n_300;
  wire ex_mem_n_301;
  wire ex_mem_n_302;
  wire ex_mem_n_303;
  wire ex_mem_n_304;
  wire ex_mem_n_305;
  wire ex_mem_n_306;
  wire ex_mem_n_307;
  wire ex_mem_n_308;
  wire ex_mem_n_309;
  wire ex_mem_n_310;
  wire ex_mem_n_311;
  wire ex_mem_n_347;
  wire ex_mem_n_348;
  wire ex_mem_n_349;
  wire ex_mem_n_35;
  wire ex_mem_n_350;
  wire ex_mem_n_351;
  wire ex_mem_n_352;
  wire ex_mem_n_353;
  wire ex_mem_n_36;
  wire ex_mem_n_386;
  wire ex_mem_n_387;
  wire ex_mem_n_388;
  wire ex_mem_n_389;
  wire ex_mem_n_390;
  wire ex_mem_n_391;
  wire ex_mem_n_392;
  wire ex_mem_n_393;
  wire ex_mem_n_394;
  wire ex_mem_n_395;
  wire ex_mem_n_396;
  wire ex_mem_n_397;
  wire ex_mem_n_398;
  wire ex_mem_n_399;
  wire ex_mem_n_400;
  wire ex_mem_n_401;
  wire ex_mem_n_402;
  wire ex_mem_n_403;
  wire ex_mem_n_404;
  wire ex_mem_n_405;
  wire ex_mem_n_406;
  wire ex_mem_n_407;
  wire ex_mem_n_408;
  wire ex_mem_n_92;
  wire [31:0]ex_mepc_data;
  wire ex_mepc_we;
  wire ex_mie_we;
  wire ex_mscratch_we;
  wire ex_mstatus_we;
  wire ex_mtvec_we;
  wire [31:0]ex_pc_in;
  wire [4:0]ex_regd_addr_in;
  wire ex_regd_en_in;
  wire [19:0]ext_ram_addr;
  wire [19:0]ext_ram_addr_OBUF;
  wire [3:0]ext_ram_be_n;
  wire [3:0]ext_ram_be_n_OBUF;
  wire ext_ram_ce_n;
  wire ext_ram_ce_n_OBUF;
  wire [31:0]ext_ram_data;
  wire [31:0]ext_ram_data_IBUF;
  wire [31:0]ext_ram_data_OBUF;
  wire \ext_ram_data_TRI[0] ;
  wire ext_ram_oe_n;
  wire ext_ram_oe_n_OBUF;
  wire ext_ram_we_n;
  wire ext_ram_we_n_OBUF;
  wire [22:0]flash_a;
  wire flash_byte_n;
  wire flash_ce_n;
  wire flash_oe_n;
  wire flash_rp_n;
  wire flash_vpen;
  wire flash_we_n;
  wire id_ex_n_10;
  wire id_ex_n_100;
  wire id_ex_n_101;
  wire id_ex_n_102;
  wire id_ex_n_103;
  wire id_ex_n_104;
  wire id_ex_n_105;
  wire id_ex_n_106;
  wire id_ex_n_107;
  wire id_ex_n_108;
  wire id_ex_n_109;
  wire id_ex_n_11;
  wire id_ex_n_110;
  wire id_ex_n_111;
  wire id_ex_n_112;
  wire id_ex_n_113;
  wire id_ex_n_114;
  wire id_ex_n_115;
  wire id_ex_n_116;
  wire id_ex_n_117;
  wire id_ex_n_118;
  wire id_ex_n_119;
  wire id_ex_n_12;
  wire id_ex_n_120;
  wire id_ex_n_121;
  wire id_ex_n_122;
  wire id_ex_n_123;
  wire id_ex_n_124;
  wire id_ex_n_125;
  wire id_ex_n_126;
  wire id_ex_n_127;
  wire id_ex_n_128;
  wire id_ex_n_129;
  wire id_ex_n_13;
  wire id_ex_n_130;
  wire id_ex_n_131;
  wire id_ex_n_132;
  wire id_ex_n_133;
  wire id_ex_n_134;
  wire id_ex_n_135;
  wire id_ex_n_136;
  wire id_ex_n_137;
  wire id_ex_n_138;
  wire id_ex_n_139;
  wire id_ex_n_14;
  wire id_ex_n_140;
  wire id_ex_n_141;
  wire id_ex_n_142;
  wire id_ex_n_143;
  wire id_ex_n_144;
  wire id_ex_n_145;
  wire id_ex_n_146;
  wire id_ex_n_147;
  wire id_ex_n_148;
  wire id_ex_n_149;
  wire id_ex_n_15;
  wire id_ex_n_150;
  wire id_ex_n_151;
  wire id_ex_n_152;
  wire id_ex_n_153;
  wire id_ex_n_154;
  wire id_ex_n_155;
  wire id_ex_n_156;
  wire id_ex_n_157;
  wire id_ex_n_158;
  wire id_ex_n_159;
  wire id_ex_n_16;
  wire id_ex_n_160;
  wire id_ex_n_161;
  wire id_ex_n_162;
  wire id_ex_n_163;
  wire id_ex_n_164;
  wire id_ex_n_165;
  wire id_ex_n_166;
  wire id_ex_n_167;
  wire id_ex_n_168;
  wire id_ex_n_169;
  wire id_ex_n_17;
  wire id_ex_n_170;
  wire id_ex_n_171;
  wire id_ex_n_172;
  wire id_ex_n_173;
  wire id_ex_n_174;
  wire id_ex_n_175;
  wire id_ex_n_176;
  wire id_ex_n_177;
  wire id_ex_n_178;
  wire id_ex_n_179;
  wire id_ex_n_18;
  wire id_ex_n_180;
  wire id_ex_n_181;
  wire id_ex_n_182;
  wire id_ex_n_183;
  wire id_ex_n_184;
  wire id_ex_n_185;
  wire id_ex_n_186;
  wire id_ex_n_187;
  wire id_ex_n_188;
  wire id_ex_n_189;
  wire id_ex_n_19;
  wire id_ex_n_190;
  wire id_ex_n_191;
  wire id_ex_n_192;
  wire id_ex_n_193;
  wire id_ex_n_194;
  wire id_ex_n_195;
  wire id_ex_n_196;
  wire id_ex_n_197;
  wire id_ex_n_198;
  wire id_ex_n_199;
  wire id_ex_n_20;
  wire id_ex_n_200;
  wire id_ex_n_201;
  wire id_ex_n_202;
  wire id_ex_n_203;
  wire id_ex_n_204;
  wire id_ex_n_205;
  wire id_ex_n_206;
  wire id_ex_n_207;
  wire id_ex_n_208;
  wire id_ex_n_209;
  wire id_ex_n_21;
  wire id_ex_n_210;
  wire id_ex_n_211;
  wire id_ex_n_212;
  wire id_ex_n_213;
  wire id_ex_n_214;
  wire id_ex_n_215;
  wire id_ex_n_216;
  wire id_ex_n_217;
  wire id_ex_n_218;
  wire id_ex_n_219;
  wire id_ex_n_22;
  wire id_ex_n_220;
  wire id_ex_n_221;
  wire id_ex_n_222;
  wire id_ex_n_223;
  wire id_ex_n_224;
  wire id_ex_n_225;
  wire id_ex_n_226;
  wire id_ex_n_227;
  wire id_ex_n_228;
  wire id_ex_n_229;
  wire id_ex_n_23;
  wire id_ex_n_230;
  wire id_ex_n_231;
  wire id_ex_n_232;
  wire id_ex_n_233;
  wire id_ex_n_234;
  wire id_ex_n_235;
  wire id_ex_n_236;
  wire id_ex_n_237;
  wire id_ex_n_238;
  wire id_ex_n_239;
  wire id_ex_n_24;
  wire id_ex_n_240;
  wire id_ex_n_241;
  wire id_ex_n_242;
  wire id_ex_n_243;
  wire id_ex_n_244;
  wire id_ex_n_245;
  wire id_ex_n_246;
  wire id_ex_n_247;
  wire id_ex_n_248;
  wire id_ex_n_249;
  wire id_ex_n_25;
  wire id_ex_n_250;
  wire id_ex_n_251;
  wire id_ex_n_252;
  wire id_ex_n_253;
  wire id_ex_n_26;
  wire id_ex_n_27;
  wire id_ex_n_28;
  wire id_ex_n_29;
  wire id_ex_n_30;
  wire id_ex_n_31;
  wire id_ex_n_32;
  wire id_ex_n_33;
  wire id_ex_n_34;
  wire id_ex_n_35;
  wire id_ex_n_36;
  wire id_ex_n_37;
  wire id_ex_n_38;
  wire id_ex_n_39;
  wire id_ex_n_392;
  wire id_ex_n_40;
  wire id_ex_n_41;
  wire id_ex_n_43;
  wire id_ex_n_44;
  wire id_ex_n_45;
  wire id_ex_n_46;
  wire id_ex_n_47;
  wire id_ex_n_48;
  wire id_ex_n_49;
  wire id_ex_n_50;
  wire id_ex_n_51;
  wire id_ex_n_52;
  wire id_ex_n_53;
  wire id_ex_n_54;
  wire id_ex_n_55;
  wire id_ex_n_56;
  wire id_ex_n_57;
  wire id_ex_n_58;
  wire id_ex_n_59;
  wire id_ex_n_60;
  wire id_ex_n_61;
  wire id_ex_n_62;
  wire id_ex_n_63;
  wire id_ex_n_64;
  wire id_ex_n_65;
  wire id_ex_n_66;
  wire id_ex_n_67;
  wire id_ex_n_68;
  wire id_ex_n_69;
  wire id_ex_n_7;
  wire id_ex_n_70;
  wire id_ex_n_71;
  wire id_ex_n_72;
  wire id_ex_n_73;
  wire id_ex_n_74;
  wire id_ex_n_75;
  wire id_ex_n_8;
  wire id_ex_n_82;
  wire id_ex_n_83;
  wire id_ex_n_84;
  wire id_ex_n_85;
  wire id_ex_n_86;
  wire id_ex_n_87;
  wire id_ex_n_9;
  wire id_ex_n_93;
  wire id_ex_n_94;
  wire id_ex_n_95;
  wire id_ex_n_96;
  wire id_ex_n_97;
  wire id_ex_n_98;
  wire id_ex_n_99;
  wire [24:4]id_instr_in;
  wire [29:5]id_regs1_in;
  wire [29:2]id_regs1_out;
  wire [30:13]id_regs2_out;
  wire [21:3]if_addr_out;
  wire if_en_out;
  wire if_id_n_100;
  wire if_id_n_101;
  wire if_id_n_102;
  wire if_id_n_103;
  wire if_id_n_104;
  wire if_id_n_105;
  wire if_id_n_106;
  wire if_id_n_107;
  wire if_id_n_108;
  wire if_id_n_109;
  wire if_id_n_110;
  wire if_id_n_111;
  wire if_id_n_112;
  wire if_id_n_113;
  wire if_id_n_114;
  wire if_id_n_115;
  wire if_id_n_116;
  wire if_id_n_117;
  wire if_id_n_118;
  wire if_id_n_119;
  wire if_id_n_120;
  wire if_id_n_121;
  wire if_id_n_122;
  wire if_id_n_123;
  wire if_id_n_124;
  wire if_id_n_125;
  wire if_id_n_126;
  wire if_id_n_127;
  wire if_id_n_128;
  wire if_id_n_129;
  wire if_id_n_130;
  wire if_id_n_131;
  wire if_id_n_132;
  wire if_id_n_133;
  wire if_id_n_134;
  wire if_id_n_135;
  wire if_id_n_136;
  wire if_id_n_137;
  wire if_id_n_138;
  wire if_id_n_139;
  wire if_id_n_140;
  wire if_id_n_141;
  wire if_id_n_142;
  wire if_id_n_143;
  wire if_id_n_144;
  wire if_id_n_145;
  wire if_id_n_146;
  wire if_id_n_147;
  wire if_id_n_148;
  wire if_id_n_149;
  wire if_id_n_150;
  wire if_id_n_151;
  wire if_id_n_152;
  wire if_id_n_153;
  wire if_id_n_154;
  wire if_id_n_155;
  wire if_id_n_156;
  wire if_id_n_157;
  wire if_id_n_158;
  wire if_id_n_159;
  wire if_id_n_160;
  wire if_id_n_161;
  wire if_id_n_162;
  wire if_id_n_163;
  wire if_id_n_164;
  wire if_id_n_165;
  wire if_id_n_166;
  wire if_id_n_167;
  wire if_id_n_168;
  wire if_id_n_169;
  wire if_id_n_170;
  wire if_id_n_171;
  wire if_id_n_172;
  wire if_id_n_173;
  wire if_id_n_174;
  wire if_id_n_175;
  wire if_id_n_176;
  wire if_id_n_177;
  wire if_id_n_178;
  wire if_id_n_179;
  wire if_id_n_180;
  wire if_id_n_181;
  wire if_id_n_182;
  wire if_id_n_183;
  wire if_id_n_184;
  wire if_id_n_185;
  wire if_id_n_186;
  wire if_id_n_187;
  wire if_id_n_188;
  wire if_id_n_189;
  wire if_id_n_190;
  wire if_id_n_191;
  wire if_id_n_192;
  wire if_id_n_193;
  wire if_id_n_194;
  wire if_id_n_195;
  wire if_id_n_196;
  wire if_id_n_197;
  wire if_id_n_198;
  wire if_id_n_199;
  wire if_id_n_2;
  wire if_id_n_200;
  wire if_id_n_201;
  wire if_id_n_202;
  wire if_id_n_203;
  wire if_id_n_204;
  wire if_id_n_205;
  wire if_id_n_206;
  wire if_id_n_207;
  wire if_id_n_208;
  wire if_id_n_209;
  wire if_id_n_210;
  wire if_id_n_211;
  wire if_id_n_212;
  wire if_id_n_213;
  wire if_id_n_214;
  wire if_id_n_215;
  wire if_id_n_216;
  wire if_id_n_217;
  wire if_id_n_218;
  wire if_id_n_219;
  wire if_id_n_220;
  wire if_id_n_221;
  wire if_id_n_222;
  wire if_id_n_223;
  wire if_id_n_224;
  wire if_id_n_225;
  wire if_id_n_226;
  wire if_id_n_227;
  wire if_id_n_228;
  wire if_id_n_229;
  wire if_id_n_230;
  wire if_id_n_231;
  wire if_id_n_232;
  wire if_id_n_233;
  wire if_id_n_234;
  wire if_id_n_235;
  wire if_id_n_236;
  wire if_id_n_237;
  wire if_id_n_238;
  wire if_id_n_239;
  wire if_id_n_24;
  wire if_id_n_240;
  wire if_id_n_241;
  wire if_id_n_242;
  wire if_id_n_243;
  wire if_id_n_244;
  wire if_id_n_245;
  wire if_id_n_246;
  wire if_id_n_247;
  wire if_id_n_248;
  wire if_id_n_249;
  wire if_id_n_25;
  wire if_id_n_250;
  wire if_id_n_251;
  wire if_id_n_252;
  wire if_id_n_253;
  wire if_id_n_254;
  wire if_id_n_255;
  wire if_id_n_256;
  wire if_id_n_257;
  wire if_id_n_258;
  wire if_id_n_259;
  wire if_id_n_26;
  wire if_id_n_260;
  wire if_id_n_261;
  wire if_id_n_262;
  wire if_id_n_263;
  wire if_id_n_264;
  wire if_id_n_265;
  wire if_id_n_266;
  wire if_id_n_267;
  wire if_id_n_268;
  wire if_id_n_269;
  wire if_id_n_27;
  wire if_id_n_270;
  wire if_id_n_271;
  wire if_id_n_272;
  wire if_id_n_273;
  wire if_id_n_274;
  wire if_id_n_275;
  wire if_id_n_276;
  wire if_id_n_277;
  wire if_id_n_278;
  wire if_id_n_279;
  wire if_id_n_28;
  wire if_id_n_280;
  wire if_id_n_281;
  wire if_id_n_282;
  wire if_id_n_283;
  wire if_id_n_284;
  wire if_id_n_285;
  wire if_id_n_286;
  wire if_id_n_287;
  wire if_id_n_288;
  wire if_id_n_289;
  wire if_id_n_29;
  wire if_id_n_290;
  wire if_id_n_291;
  wire if_id_n_292;
  wire if_id_n_293;
  wire if_id_n_294;
  wire if_id_n_295;
  wire if_id_n_296;
  wire if_id_n_297;
  wire if_id_n_298;
  wire if_id_n_299;
  wire if_id_n_300;
  wire if_id_n_301;
  wire if_id_n_302;
  wire if_id_n_303;
  wire if_id_n_304;
  wire if_id_n_305;
  wire if_id_n_306;
  wire if_id_n_307;
  wire if_id_n_308;
  wire if_id_n_309;
  wire if_id_n_310;
  wire if_id_n_311;
  wire if_id_n_312;
  wire if_id_n_313;
  wire if_id_n_314;
  wire if_id_n_35;
  wire if_id_n_36;
  wire if_id_n_37;
  wire if_id_n_38;
  wire if_id_n_39;
  wire if_id_n_40;
  wire if_id_n_41;
  wire if_id_n_42;
  wire if_id_n_43;
  wire if_id_n_44;
  wire if_id_n_45;
  wire if_id_n_46;
  wire if_id_n_47;
  wire if_id_n_48;
  wire if_id_n_49;
  wire if_id_n_50;
  wire if_id_n_51;
  wire if_id_n_52;
  wire if_id_n_53;
  wire if_id_n_54;
  wire if_id_n_55;
  wire if_id_n_56;
  wire if_id_n_57;
  wire if_id_n_58;
  wire if_id_n_59;
  wire if_id_n_60;
  wire if_id_n_61;
  wire if_id_n_62;
  wire if_id_n_63;
  wire if_id_n_64;
  wire if_id_n_65;
  wire if_id_n_66;
  wire if_id_n_67;
  wire if_id_n_68;
  wire if_id_n_69;
  wire if_id_n_70;
  wire if_id_n_71;
  wire if_id_n_72;
  wire if_id_n_73;
  wire if_id_n_74;
  wire if_id_n_75;
  wire if_id_n_76;
  wire if_id_n_77;
  wire if_id_n_78;
  wire if_id_n_79;
  wire if_id_n_80;
  wire if_id_n_81;
  wire if_id_n_82;
  wire if_id_n_83;
  wire if_id_n_84;
  wire if_id_n_85;
  wire if_id_n_86;
  wire if_id_n_87;
  wire if_id_n_88;
  wire if_id_n_89;
  wire if_id_n_90;
  wire if_id_n_91;
  wire if_id_n_92;
  wire if_id_n_93;
  wire if_id_n_94;
  wire if_id_n_95;
  wire if_id_n_96;
  wire if_id_n_97;
  wire if_id_n_98;
  wire if_id_n_99;
  wire [0:0]if_pc_out;
  wire interrupt;
  wire [15:0]leds;
  wire [15:0]leds_OBUF;
  wire locked;
  wire [30:4]mcause;
  wire [31:0]mcause_o;
  wire [3:3]mcause_wdata;
  wire mcause_we;
  wire [31:0]mem_data_out;
  wire mem_en_in;
  wire [4:0]mem_regd_addr_in;
  wire [4:0]mem_regd_addr_out;
  wire mem_regd_en_in;
  wire mem_regd_en_out;
  wire mem_wb_n_1;
  wire mem_wb_n_10;
  wire mem_wb_n_11;
  wire mem_wb_n_12;
  wire mem_wb_n_13;
  wire mem_wb_n_14;
  wire mem_wb_n_15;
  wire mem_wb_n_16;
  wire mem_wb_n_17;
  wire mem_wb_n_18;
  wire mem_wb_n_19;
  wire mem_wb_n_20;
  wire mem_wb_n_21;
  wire mem_wb_n_22;
  wire mem_wb_n_23;
  wire mem_wb_n_24;
  wire mem_wb_n_25;
  wire mem_wb_n_26;
  wire mem_wb_n_27;
  wire mem_wb_n_28;
  wire mem_wb_n_29;
  wire mem_wb_n_30;
  wire mem_wb_n_31;
  wire mem_wb_n_32;
  wire mem_wb_n_33;
  wire mem_wb_n_34;
  wire mem_wb_n_35;
  wire mem_wb_n_36;
  wire mem_wb_n_7;
  wire mem_wb_n_8;
  wire mem_wb_n_9;
  wire [31:0]mepc_o;
  wire [31:0]mepc_wdata;
  wire mepc_we;
  wire [31:0]mie_o;
  wire mie_we;
  wire [31:0]mip;
  wire [31:0]mscratch_o;
  wire mscratch_we;
  wire [31:0]mstatus_o;
  wire mstatus_we;
  wire [63:0]mtime;
  wire [63:1]mtime0;
  wire [63:0]mtimecmp;
  wire [30:0]mtvec;
  wire [31:0]mtvec_o;
  wire mtvec_we;
  wire [31:0]p_0_in;
  wire p_0_in_0;
  wire [63:0]p_1_in;
  wire [31:0]p_1_in_1;
  wire pc_reg_n_10;
  wire pc_reg_n_30;
  wire pc_reg_n_31;
  wire pc_reg_n_32;
  wire pc_reg_n_33;
  wire pc_reg_n_35;
  wire pc_reg_n_36;
  wire pc_reg_n_37;
  wire pc_reg_n_38;
  wire pc_reg_n_39;
  wire pc_reg_n_40;
  wire pc_reg_n_41;
  wire pc_reg_n_42;
  wire pc_reg_n_43;
  wire pc_reg_n_44;
  wire pc_reg_n_45;
  wire pc_reg_n_46;
  wire pc_reg_n_47;
  wire pc_reg_n_48;
  wire pc_reg_n_49;
  wire pc_reg_n_5;
  wire pc_reg_n_50;
  wire pc_reg_n_51;
  wire pc_reg_n_52;
  wire pc_reg_n_53;
  wire pc_reg_n_54;
  wire pc_reg_n_55;
  wire pc_reg_n_56;
  wire pc_reg_n_57;
  wire pc_reg_n_58;
  wire pc_reg_n_59;
  wire pc_reg_n_6;
  wire pc_reg_n_60;
  wire pc_reg_n_61;
  wire pc_reg_n_7;
  wire pc_reg_n_8;
  wire pc_reg_n_9;
  wire [1:0]privilege;
  wire [1:0]privilege_o;
  wire regfile_n_100;
  wire regfile_n_101;
  wire regfile_n_102;
  wire regfile_n_103;
  wire regfile_n_104;
  wire regfile_n_105;
  wire regfile_n_106;
  wire regfile_n_107;
  wire regfile_n_108;
  wire regfile_n_17;
  wire regfile_n_18;
  wire regfile_n_19;
  wire regfile_n_20;
  wire regfile_n_21;
  wire regfile_n_22;
  wire regfile_n_23;
  wire regfile_n_24;
  wire regfile_n_25;
  wire regfile_n_26;
  wire regfile_n_27;
  wire regfile_n_28;
  wire regfile_n_29;
  wire regfile_n_30;
  wire regfile_n_31;
  wire regfile_n_32;
  wire regfile_n_33;
  wire regfile_n_34;
  wire regfile_n_35;
  wire regfile_n_36;
  wire regfile_n_37;
  wire regfile_n_38;
  wire regfile_n_39;
  wire regfile_n_40;
  wire regfile_n_41;
  wire regfile_n_42;
  wire regfile_n_43;
  wire regfile_n_44;
  wire regfile_n_45;
  wire regfile_n_46;
  wire regfile_n_47;
  wire regfile_n_48;
  wire regfile_n_49;
  wire regfile_n_50;
  wire regfile_n_51;
  wire regfile_n_52;
  wire regfile_n_53;
  wire regfile_n_54;
  wire regfile_n_55;
  wire regfile_n_56;
  wire regfile_n_57;
  wire regfile_n_58;
  wire regfile_n_59;
  wire regfile_n_60;
  wire regfile_n_61;
  wire regfile_n_62;
  wire regfile_n_63;
  wire regfile_n_64;
  wire regfile_n_65;
  wire regfile_n_66;
  wire regfile_n_67;
  wire regfile_n_68;
  wire regfile_n_69;
  wire regfile_n_70;
  wire regfile_n_71;
  wire regfile_n_72;
  wire regfile_n_73;
  wire regfile_n_74;
  wire regfile_n_75;
  wire regfile_n_76;
  wire regfile_n_77;
  wire regfile_n_78;
  wire regfile_n_79;
  wire regfile_n_80;
  wire regfile_n_81;
  wire regfile_n_82;
  wire regfile_n_83;
  wire regfile_n_84;
  wire regfile_n_85;
  wire regfile_n_86;
  wire regfile_n_87;
  wire regfile_n_88;
  wire regfile_n_89;
  wire regfile_n_90;
  wire regfile_n_91;
  wire regfile_n_92;
  wire regfile_n_93;
  wire regfile_n_94;
  wire regfile_n_95;
  wire regfile_n_96;
  wire regfile_n_97;
  wire regfile_n_98;
  wire regfile_n_99;
  wire [31:0]registers;
  wire reset_btn;
  wire reset_btn_IBUF;
  wire reset_global;
  wire reset_global_i_1_n_0;
  wire sl811_a0;
  wire sl811_cs_n;
  wire sl811_dack_n;
  wire sl811_rd_n;
  wire sl811_rst_n;
  wire sl811_wr_n;
  wire stall;
  wire stallreq_ex;
  wire timer_inst_n_169;
  wire timer_inst_n_170;
  wire timer_inst_n_171;
  wire timer_inst_n_172;
  wire timer_inst_n_173;
  wire timer_inst_n_174;
  wire timer_inst_n_175;
  wire timer_inst_n_176;
  wire timer_inst_n_177;
  wire timer_inst_n_178;
  wire timer_inst_n_179;
  wire timer_inst_n_180;
  wire [31:0]timer_wdata;
  wire txd;
  wire uart_dataready;
  wire uart_dataready_IBUF;
  wire uart_rdn;
  wire uart_rdn_OBUF;
  wire uart_tbre;
  wire uart_tbre_IBUF;
  wire uart_tsre;
  wire uart_tsre_IBUF;
  wire uart_wrn;
  wire uart_wrn_OBUF;
  wire [1:0]video_blue;
  wire video_clk;
  wire video_de;
  wire [2:0]video_green;
  wire video_hsync;
  wire [2:0]video_red;
  wire video_vsync;
  wire [31:0]wb_data_in;
  wire [4:0]wb_regd_addr_in;
  wire wb_regd_en_in;
  wire NLW_clock_gen_clk_out1_UNCONNECTED;

initial begin
 $sdf_annotate("tb_time_synth.sdf",,,,"tool_control");
end
  OBUF \base_ram_addr_OBUF[0]_inst 
       (.I(base_ram_addr_OBUF[0]),
        .O(base_ram_addr[0]));
  OBUF \base_ram_addr_OBUF[10]_inst 
       (.I(base_ram_addr_OBUF[10]),
        .O(base_ram_addr[10]));
  OBUF \base_ram_addr_OBUF[11]_inst 
       (.I(base_ram_addr_OBUF[11]),
        .O(base_ram_addr[11]));
  OBUF \base_ram_addr_OBUF[12]_inst 
       (.I(base_ram_addr_OBUF[12]),
        .O(base_ram_addr[12]));
  OBUF \base_ram_addr_OBUF[13]_inst 
       (.I(base_ram_addr_OBUF[13]),
        .O(base_ram_addr[13]));
  OBUF \base_ram_addr_OBUF[14]_inst 
       (.I(base_ram_addr_OBUF[14]),
        .O(base_ram_addr[14]));
  OBUF \base_ram_addr_OBUF[15]_inst 
       (.I(base_ram_addr_OBUF[15]),
        .O(base_ram_addr[15]));
  OBUF \base_ram_addr_OBUF[16]_inst 
       (.I(base_ram_addr_OBUF[16]),
        .O(base_ram_addr[16]));
  OBUF \base_ram_addr_OBUF[17]_inst 
       (.I(base_ram_addr_OBUF[17]),
        .O(base_ram_addr[17]));
  OBUF \base_ram_addr_OBUF[18]_inst 
       (.I(base_ram_addr_OBUF[18]),
        .O(base_ram_addr[18]));
  OBUF \base_ram_addr_OBUF[19]_inst 
       (.I(base_ram_addr_OBUF[19]),
        .O(base_ram_addr[19]));
  OBUF \base_ram_addr_OBUF[1]_inst 
       (.I(base_ram_addr_OBUF[1]),
        .O(base_ram_addr[1]));
  OBUF \base_ram_addr_OBUF[2]_inst 
       (.I(base_ram_addr_OBUF[2]),
        .O(base_ram_addr[2]));
  OBUF \base_ram_addr_OBUF[3]_inst 
       (.I(base_ram_addr_OBUF[3]),
        .O(base_ram_addr[3]));
  OBUF \base_ram_addr_OBUF[4]_inst 
       (.I(base_ram_addr_OBUF[4]),
        .O(base_ram_addr[4]));
  OBUF \base_ram_addr_OBUF[5]_inst 
       (.I(base_ram_addr_OBUF[5]),
        .O(base_ram_addr[5]));
  OBUF \base_ram_addr_OBUF[6]_inst 
       (.I(base_ram_addr_OBUF[6]),
        .O(base_ram_addr[6]));
  OBUF \base_ram_addr_OBUF[7]_inst 
       (.I(base_ram_addr_OBUF[7]),
        .O(base_ram_addr[7]));
  OBUF \base_ram_addr_OBUF[8]_inst 
       (.I(base_ram_addr_OBUF[8]),
        .O(base_ram_addr[8]));
  OBUF \base_ram_addr_OBUF[9]_inst 
       (.I(base_ram_addr_OBUF[9]),
        .O(base_ram_addr[9]));
  OBUF \base_ram_be_n_OBUF[0]_inst 
       (.I(base_ram_be_n_OBUF[0]),
        .O(base_ram_be_n[0]));
  OBUF \base_ram_be_n_OBUF[1]_inst 
       (.I(base_ram_be_n_OBUF[1]),
        .O(base_ram_be_n[1]));
  OBUF \base_ram_be_n_OBUF[2]_inst 
       (.I(base_ram_be_n_OBUF[2]),
        .O(base_ram_be_n[2]));
  OBUF \base_ram_be_n_OBUF[3]_inst 
       (.I(base_ram_be_n_OBUF[3]),
        .O(base_ram_be_n[3]));
  OBUF base_ram_ce_n_OBUF_inst
       (.I(base_ram_ce_n_OBUF),
        .O(base_ram_ce_n));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_UNIQ_BASE_ \base_ram_data_IOBUF[0]_inst 
       (.I(base_ram_data_OBUF[0]),
        .IO(base_ram_data[0]),
        .O(base_ram_data_IBUF[0]),
        .T(\base_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD1 \base_ram_data_IOBUF[10]_inst 
       (.I(base_ram_data_OBUF[10]),
        .IO(base_ram_data[10]),
        .O(base_ram_data_IBUF[10]),
        .T(\base_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD2 \base_ram_data_IOBUF[11]_inst 
       (.I(base_ram_data_OBUF[11]),
        .IO(base_ram_data[11]),
        .O(base_ram_data_IBUF[11]),
        .T(\base_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD3 \base_ram_data_IOBUF[12]_inst 
       (.I(base_ram_data_OBUF[12]),
        .IO(base_ram_data[12]),
        .O(base_ram_data_IBUF[12]),
        .T(\base_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD4 \base_ram_data_IOBUF[13]_inst 
       (.I(base_ram_data_OBUF[13]),
        .IO(base_ram_data[13]),
        .O(base_ram_data_IBUF[13]),
        .T(\base_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD5 \base_ram_data_IOBUF[14]_inst 
       (.I(base_ram_data_OBUF[14]),
        .IO(base_ram_data[14]),
        .O(base_ram_data_IBUF[14]),
        .T(\base_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD6 \base_ram_data_IOBUF[15]_inst 
       (.I(base_ram_data_OBUF[15]),
        .IO(base_ram_data[15]),
        .O(base_ram_data_IBUF[15]),
        .T(\base_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD7 \base_ram_data_IOBUF[16]_inst 
       (.I(base_ram_data_OBUF[16]),
        .IO(base_ram_data[16]),
        .O(base_ram_data_IBUF[16]),
        .T(\base_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD8 \base_ram_data_IOBUF[17]_inst 
       (.I(base_ram_data_OBUF[17]),
        .IO(base_ram_data[17]),
        .O(base_ram_data_IBUF[17]),
        .T(\base_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD9 \base_ram_data_IOBUF[18]_inst 
       (.I(base_ram_data_OBUF[18]),
        .IO(base_ram_data[18]),
        .O(base_ram_data_IBUF[18]),
        .T(\base_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD10 \base_ram_data_IOBUF[19]_inst 
       (.I(base_ram_data_OBUF[19]),
        .IO(base_ram_data[19]),
        .O(base_ram_data_IBUF[19]),
        .T(\base_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD11 \base_ram_data_IOBUF[1]_inst 
       (.I(base_ram_data_OBUF[1]),
        .IO(base_ram_data[1]),
        .O(base_ram_data_IBUF[1]),
        .T(\base_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD12 \base_ram_data_IOBUF[20]_inst 
       (.I(base_ram_data_OBUF[20]),
        .IO(base_ram_data[20]),
        .O(base_ram_data_IBUF[20]),
        .T(\base_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD13 \base_ram_data_IOBUF[21]_inst 
       (.I(base_ram_data_OBUF[21]),
        .IO(base_ram_data[21]),
        .O(base_ram_data_IBUF[21]),
        .T(\base_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD14 \base_ram_data_IOBUF[22]_inst 
       (.I(base_ram_data_OBUF[22]),
        .IO(base_ram_data[22]),
        .O(base_ram_data_IBUF[22]),
        .T(\base_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD15 \base_ram_data_IOBUF[23]_inst 
       (.I(base_ram_data_OBUF[23]),
        .IO(base_ram_data[23]),
        .O(base_ram_data_IBUF[23]),
        .T(\base_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD16 \base_ram_data_IOBUF[24]_inst 
       (.I(base_ram_data_OBUF[24]),
        .IO(base_ram_data[24]),
        .O(base_ram_data_IBUF[24]),
        .T(\base_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD17 \base_ram_data_IOBUF[25]_inst 
       (.I(base_ram_data_OBUF[25]),
        .IO(base_ram_data[25]),
        .O(base_ram_data_IBUF[25]),
        .T(\base_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD18 \base_ram_data_IOBUF[26]_inst 
       (.I(base_ram_data_OBUF[26]),
        .IO(base_ram_data[26]),
        .O(base_ram_data_IBUF[26]),
        .T(\base_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD19 \base_ram_data_IOBUF[27]_inst 
       (.I(base_ram_data_OBUF[27]),
        .IO(base_ram_data[27]),
        .O(base_ram_data_IBUF[27]),
        .T(\base_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD20 \base_ram_data_IOBUF[28]_inst 
       (.I(base_ram_data_OBUF[28]),
        .IO(base_ram_data[28]),
        .O(base_ram_data_IBUF[28]),
        .T(\base_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD21 \base_ram_data_IOBUF[29]_inst 
       (.I(base_ram_data_OBUF[29]),
        .IO(base_ram_data[29]),
        .O(base_ram_data_IBUF[29]),
        .T(\base_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD22 \base_ram_data_IOBUF[2]_inst 
       (.I(base_ram_data_OBUF[2]),
        .IO(base_ram_data[2]),
        .O(base_ram_data_IBUF[2]),
        .T(\base_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD23 \base_ram_data_IOBUF[30]_inst 
       (.I(base_ram_data_OBUF[30]),
        .IO(base_ram_data[30]),
        .O(base_ram_data_IBUF[30]),
        .T(\base_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD24 \base_ram_data_IOBUF[31]_inst 
       (.I(base_ram_data_OBUF[31]),
        .IO(base_ram_data[31]),
        .O(base_ram_data_IBUF[31]),
        .T(\base_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD25 \base_ram_data_IOBUF[3]_inst 
       (.I(base_ram_data_OBUF[3]),
        .IO(base_ram_data[3]),
        .O(base_ram_data_IBUF[3]),
        .T(\base_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD26 \base_ram_data_IOBUF[4]_inst 
       (.I(base_ram_data_OBUF[4]),
        .IO(base_ram_data[4]),
        .O(base_ram_data_IBUF[4]),
        .T(\base_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD27 \base_ram_data_IOBUF[5]_inst 
       (.I(base_ram_data_OBUF[5]),
        .IO(base_ram_data[5]),
        .O(base_ram_data_IBUF[5]),
        .T(\base_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD28 \base_ram_data_IOBUF[6]_inst 
       (.I(base_ram_data_OBUF[6]),
        .IO(base_ram_data[6]),
        .O(base_ram_data_IBUF[6]),
        .T(\base_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD29 \base_ram_data_IOBUF[7]_inst 
       (.I(base_ram_data_OBUF[7]),
        .IO(base_ram_data[7]),
        .O(base_ram_data_IBUF[7]),
        .T(\base_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD30 \base_ram_data_IOBUF[8]_inst 
       (.I(base_ram_data_OBUF[8]),
        .IO(base_ram_data[8]),
        .O(base_ram_data_IBUF[8]),
        .T(\base_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD31 \base_ram_data_IOBUF[9]_inst 
       (.I(base_ram_data_OBUF[9]),
        .IO(base_ram_data[9]),
        .O(base_ram_data_IBUF[9]),
        .T(\base_ram_data_TRI[0] ));
  OBUF base_ram_oe_n_OBUF_inst
       (.I(base_ram_oe_n_OBUF),
        .O(base_ram_oe_n));
  OBUF base_ram_we_n_OBUF_inst
       (.I(base_ram_we_n_OBUF),
        .O(base_ram_we_n));
  (* IMPORTED_FROM = "d:/rv/cod21-grp58/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  pll_example clock_gen
       (.clk_in1(clk_50M),
        .clk_out1(NLW_clock_gen_clk_out1_UNCONNECTED),
        .clk_out2(clk_20M),
        .locked(locked),
        .reset(reset_btn_IBUF));
  csr csr_inst
       (.D({mtvec_o[31],mtvec_o[29:0]}),
        .Q(ex_mepc_data),
        .clk_out2(clk_20M),
        .ex_mcause_we(ex_mcause_we),
        .\ex_mepc_data_reg[0] (id_ex_n_392),
        .\ex_mepc_data_reg[31] (mepc_o),
        .\ex_mepc_data_reg[31]_0 (ex_pc_in),
        .ex_mepc_we(ex_mepc_we),
        .ex_mie_we(ex_mie_we),
        .ex_mscratch_we(ex_mscratch_we),
        .ex_mstatus_we(ex_mstatus_we),
        .ex_mtvec_we(ex_mtvec_we),
        .\mcause_reg[0]_0 (id_ex_n_97),
        .\mcause_reg[10]_0 (id_ex_n_129),
        .\mcause_reg[11]_0 (id_ex_n_130),
        .\mcause_reg[12]_0 (id_ex_n_154),
        .\mcause_reg[13]_0 (id_ex_n_155),
        .\mcause_reg[14]_0 (id_ex_n_131),
        .\mcause_reg[15]_0 (id_ex_n_132),
        .\mcause_reg[16]_0 (id_ex_n_156),
        .\mcause_reg[17]_0 (id_ex_n_133),
        .\mcause_reg[18]_0 (id_ex_n_134),
        .\mcause_reg[19]_0 (id_ex_n_135),
        .\mcause_reg[1]_0 (id_ex_n_100),
        .\mcause_reg[20]_0 (id_ex_n_157),
        .\mcause_reg[21]_0 (id_ex_n_136),
        .\mcause_reg[22]_0 (id_ex_n_137),
        .\mcause_reg[23]_0 (id_ex_n_158),
        .\mcause_reg[24]_0 (id_ex_n_138),
        .\mcause_reg[25]_0 (id_ex_n_139),
        .\mcause_reg[26]_0 (id_ex_n_159),
        .\mcause_reg[27]_0 (id_ex_n_160),
        .\mcause_reg[28]_0 (id_ex_n_140),
        .\mcause_reg[29]_0 (id_ex_n_126),
        .\mcause_reg[2]_0 (id_ex_n_149),
        .\mcause_reg[30]_0 ({mcause[30:28],mcause[25:24],mcause[22:21],mcause[19:17],mcause[14],mcause[11:10],mcause[6],mcause[4]}),
        .\mcause_reg[30]_1 (id_ex_n_253),
        .\mcause_reg[31]_0 ({mcause_o[31],mcause_o[27:26],mcause_o[23],mcause_o[20],mcause_o[16:15],mcause_o[13:12],mcause_o[9:7],mcause_o[5],mcause_o[3:0]}),
        .\mcause_reg[31]_1 (id_ex_n_161),
        .\mcause_reg[4]_0 (id_ex_n_127),
        .\mcause_reg[5]_0 (id_ex_n_150),
        .\mcause_reg[6]_0 (id_ex_n_128),
        .\mcause_reg[7]_0 (id_ex_n_151),
        .\mcause_reg[8]_0 (id_ex_n_152),
        .\mcause_reg[9]_0 (id_ex_n_153),
        .mcause_wdata(mcause_wdata),
        .mcause_we(mcause_we),
        .mepc_wdata(mepc_wdata),
        .mepc_we(mepc_we),
        .\mie_reg[0]_0 (id_ex_n_222),
        .\mie_reg[10]_0 (id_ex_n_228),
        .\mie_reg[11]_0 (id_ex_n_213),
        .\mie_reg[12]_0 (id_ex_n_231),
        .\mie_reg[13]_0 (id_ex_n_212),
        .\mie_reg[14]_0 (id_ex_n_211),
        .\mie_reg[15]_0 (id_ex_n_210),
        .\mie_reg[16]_0 (id_ex_n_209),
        .\mie_reg[17]_0 (id_ex_n_234),
        .\mie_reg[18]_0 (id_ex_n_208),
        .\mie_reg[19]_0 (id_ex_n_207),
        .\mie_reg[1]_0 (id_ex_n_221),
        .\mie_reg[20]_0 (id_ex_n_237),
        .\mie_reg[21]_0 (id_ex_n_240),
        .\mie_reg[22]_0 (id_ex_n_108),
        .\mie_reg[23]_0 (id_ex_n_206),
        .\mie_reg[24]_0 (id_ex_n_243),
        .\mie_reg[25]_0 (id_ex_n_246),
        .\mie_reg[26]_0 (id_ex_n_249),
        .\mie_reg[27]_0 (id_ex_n_205),
        .\mie_reg[28]_0 (id_ex_n_204),
        .\mie_reg[29]_0 (id_ex_n_203),
        .\mie_reg[2]_0 (id_ex_n_217),
        .\mie_reg[30]_0 (id_ex_n_202),
        .\mie_reg[31]_0 (mie_o),
        .\mie_reg[31]_1 (id_ex_n_201),
        .\mie_reg[3]_0 (id_ex_n_216),
        .\mie_reg[4]_0 (id_ex_n_220),
        .\mie_reg[5]_0 (id_ex_n_215),
        .\mie_reg[6]_0 (id_ex_n_219),
        .\mie_reg[7]_0 (id_ex_n_218),
        .\mie_reg[8]_0 (id_ex_n_214),
        .\mie_reg[9]_0 (id_ex_n_225),
        .mie_we(mie_we),
        .\mip_reg[31]_0 (mip),
        .\mip_reg[31]_1 (p_0_in),
        .\mscratch_reg[0]_0 (id_ex_n_96),
        .\mscratch_reg[10]_0 (id_ex_n_229),
        .\mscratch_reg[11]_0 (id_ex_n_166),
        .\mscratch_reg[12]_0 (id_ex_n_232),
        .\mscratch_reg[13]_0 (id_ex_n_167),
        .\mscratch_reg[14]_0 (id_ex_n_168),
        .\mscratch_reg[15]_0 (id_ex_n_169),
        .\mscratch_reg[16]_0 (id_ex_n_170),
        .\mscratch_reg[17]_0 (id_ex_n_235),
        .\mscratch_reg[18]_0 (id_ex_n_171),
        .\mscratch_reg[19]_0 (id_ex_n_172),
        .\mscratch_reg[1]_0 (id_ex_n_99),
        .\mscratch_reg[20]_0 (id_ex_n_238),
        .\mscratch_reg[21]_0 (id_ex_n_241),
        .\mscratch_reg[22]_0 (id_ex_n_107),
        .\mscratch_reg[23]_0 (id_ex_n_173),
        .\mscratch_reg[24]_0 (id_ex_n_244),
        .\mscratch_reg[25]_0 (id_ex_n_247),
        .\mscratch_reg[26]_0 (id_ex_n_250),
        .\mscratch_reg[27]_0 (id_ex_n_174),
        .\mscratch_reg[28]_0 (id_ex_n_175),
        .\mscratch_reg[29]_0 (id_ex_n_176),
        .\mscratch_reg[2]_0 (id_ex_n_162),
        .\mscratch_reg[30]_0 (id_ex_n_223),
        .\mscratch_reg[31]_0 (mscratch_o),
        .\mscratch_reg[31]_1 (id_ex_n_224),
        .\mscratch_reg[3]_0 (id_ex_n_163),
        .\mscratch_reg[4]_0 (id_ex_n_102),
        .\mscratch_reg[5]_0 (id_ex_n_164),
        .\mscratch_reg[6]_0 (id_ex_n_104),
        .\mscratch_reg[7]_0 (id_ex_n_106),
        .\mscratch_reg[8]_0 (id_ex_n_165),
        .\mscratch_reg[9]_0 (id_ex_n_226),
        .mscratch_we(mscratch_we),
        .\mstatus_reg[0]_0 (id_ex_n_145),
        .\mstatus_reg[10]_0 (id_ex_n_194),
        .\mstatus_reg[11]_0 (id_ex_n_146),
        .\mstatus_reg[12]_0 (id_ex_n_143),
        .\mstatus_reg[13]_0 (id_ex_n_193),
        .\mstatus_reg[14]_0 (id_ex_n_192),
        .\mstatus_reg[15]_0 (id_ex_n_191),
        .\mstatus_reg[16]_0 (id_ex_n_190),
        .\mstatus_reg[17]_0 (id_ex_n_189),
        .\mstatus_reg[18]_0 (id_ex_n_188),
        .\mstatus_reg[19]_0 (id_ex_n_187),
        .\mstatus_reg[1]_0 (id_ex_n_144),
        .\mstatus_reg[20]_0 (id_ex_n_186),
        .\mstatus_reg[21]_0 (id_ex_n_185),
        .\mstatus_reg[22]_0 (id_ex_n_184),
        .\mstatus_reg[23]_0 (id_ex_n_183),
        .\mstatus_reg[24]_0 (id_ex_n_182),
        .\mstatus_reg[25]_0 (id_ex_n_181),
        .\mstatus_reg[26]_0 (id_ex_n_180),
        .\mstatus_reg[27]_0 (id_ex_n_179),
        .\mstatus_reg[28]_0 (id_ex_n_178),
        .\mstatus_reg[29]_0 (id_ex_n_177),
        .\mstatus_reg[2]_0 (id_ex_n_200),
        .\mstatus_reg[30]_0 (id_ex_n_142),
        .\mstatus_reg[31]_0 (mstatus_o),
        .\mstatus_reg[31]_1 (id_ex_n_141),
        .\mstatus_reg[3]_0 (id_ex_n_147),
        .\mstatus_reg[4]_0 (id_ex_n_199),
        .\mstatus_reg[5]_0 (id_ex_n_198),
        .\mstatus_reg[6]_0 (id_ex_n_197),
        .\mstatus_reg[7]_0 (id_ex_n_148),
        .\mstatus_reg[8]_0 (id_ex_n_196),
        .\mstatus_reg[9]_0 (id_ex_n_195),
        .mstatus_we(mstatus_we),
        .\mtvec_reg[0]_0 (id_ex_n_95),
        .\mtvec_reg[10]_0 (id_ex_n_230),
        .\mtvec_reg[11]_0 (id_ex_n_121),
        .\mtvec_reg[12]_0 (id_ex_n_233),
        .\mtvec_reg[13]_0 (id_ex_n_120),
        .\mtvec_reg[14]_0 (id_ex_n_119),
        .\mtvec_reg[15]_0 (id_ex_n_118),
        .\mtvec_reg[16]_0 (id_ex_n_117),
        .\mtvec_reg[17]_0 (id_ex_n_236),
        .\mtvec_reg[18]_0 (id_ex_n_116),
        .\mtvec_reg[19]_0 (id_ex_n_115),
        .\mtvec_reg[1]_0 (id_ex_n_98),
        .\mtvec_reg[20]_0 (id_ex_n_239),
        .\mtvec_reg[21]_0 (id_ex_n_242),
        .\mtvec_reg[22]_0 (id_ex_n_114),
        .\mtvec_reg[23]_0 (id_ex_n_113),
        .\mtvec_reg[24]_0 (id_ex_n_245),
        .\mtvec_reg[25]_0 (id_ex_n_248),
        .\mtvec_reg[26]_0 (id_ex_n_251),
        .\mtvec_reg[27]_0 (id_ex_n_112),
        .\mtvec_reg[28]_0 (id_ex_n_111),
        .\mtvec_reg[29]_0 (id_ex_n_110),
        .\mtvec_reg[2]_0 (id_ex_n_125),
        .\mtvec_reg[30]_0 ({mtvec[30],mtvec[0]}),
        .\mtvec_reg[30]_1 (id_ex_n_252),
        .\mtvec_reg[31]_0 (id_ex_n_109),
        .\mtvec_reg[3]_0 (id_ex_n_124),
        .\mtvec_reg[4]_0 (id_ex_n_101),
        .\mtvec_reg[5]_0 (id_ex_n_123),
        .\mtvec_reg[6]_0 (id_ex_n_103),
        .\mtvec_reg[7]_0 (id_ex_n_105),
        .\mtvec_reg[8]_0 (id_ex_n_122),
        .\mtvec_reg[9]_0 (id_ex_n_227),
        .mtvec_we(mtvec_we),
        .\privilege_reg[1]_0 (privilege),
        .\privilege_reg[1]_1 (privilege_o),
        .rst(reset_global));
  OBUFT dm9k_cmd_OBUF_inst
       (.I(1'b0),
        .O(dm9k_cmd),
        .T(1'b1));
  OBUFT dm9k_cs_n_OBUF_inst
       (.I(1'b0),
        .O(dm9k_cs_n),
        .T(1'b1));
  OBUFT dm9k_ior_n_OBUF_inst
       (.I(1'b0),
        .O(dm9k_ior_n),
        .T(1'b1));
  OBUFT dm9k_iow_n_OBUF_inst
       (.I(1'b0),
        .O(dm9k_iow_n),
        .T(1'b1));
  OBUFT dm9k_pwrst_n_OBUF_inst
       (.I(1'b0),
        .O(dm9k_pwrst_n),
        .T(1'b1));
  OBUF \dpy0_OBUF[0]_inst 
       (.I(1'b0),
        .O(dpy0[0]));
  OBUF \dpy0_OBUF[1]_inst 
       (.I(1'b1),
        .O(dpy0[1]));
  OBUF \dpy0_OBUF[2]_inst 
       (.I(1'b1),
        .O(dpy0[2]));
  OBUF \dpy0_OBUF[3]_inst 
       (.I(1'b1),
        .O(dpy0[3]));
  OBUF \dpy0_OBUF[4]_inst 
       (.I(1'b1),
        .O(dpy0[4]));
  OBUF \dpy0_OBUF[5]_inst 
       (.I(1'b1),
        .O(dpy0[5]));
  OBUF \dpy0_OBUF[6]_inst 
       (.I(1'b1),
        .O(dpy0[6]));
  OBUF \dpy0_OBUF[7]_inst 
       (.I(1'b0),
        .O(dpy0[7]));
  OBUF \dpy1_OBUF[0]_inst 
       (.I(1'b0),
        .O(dpy1[0]));
  OBUF \dpy1_OBUF[1]_inst 
       (.I(1'b1),
        .O(dpy1[1]));
  OBUF \dpy1_OBUF[2]_inst 
       (.I(1'b1),
        .O(dpy1[2]));
  OBUF \dpy1_OBUF[3]_inst 
       (.I(1'b1),
        .O(dpy1[3]));
  OBUF \dpy1_OBUF[4]_inst 
       (.I(1'b1),
        .O(dpy1[4]));
  OBUF \dpy1_OBUF[5]_inst 
       (.I(1'b1),
        .O(dpy1[5]));
  OBUF \dpy1_OBUF[6]_inst 
       (.I(1'b1),
        .O(dpy1[6]));
  OBUF \dpy1_OBUF[7]_inst 
       (.I(1'b0),
        .O(dpy1[7]));
  ppl_ex_mem ex_mem
       (.D(timer_wdata),
        .E({ex_mem_n_178,ex_mem_n_179}),
        .Q(reset_global),
        .S(ex_mem_n_105),
        .base_ram_addr_OBUF(base_ram_addr_OBUF),
        .base_ram_be_n_OBUF(base_ram_be_n_OBUF),
        .base_ram_ce_n_OBUF(base_ram_ce_n_OBUF),
        .base_ram_data_IBUF(base_ram_data_IBUF),
        .base_ram_data_OBUF(base_ram_data_OBUF),
        .\base_ram_data_TRI[0] (\base_ram_data_TRI[0] ),
        .base_ram_oe_n_OBUF(base_ram_oe_n_OBUF),
        .base_ram_we_n_OBUF(base_ram_we_n_OBUF),
        .clk(clk_20M),
        .ex_mem_en_out(ex_mem_en_out),
        .ex_regd_en_in(ex_regd_en_in),
        .\ex_regs1[14]_i_2 (ex_mem_n_170),
        .\ex_regs1[18]_i_2_0 (ex_mem_n_171),
        .\ex_regs1_reg[13] (if_id_n_192),
        .\ex_regs1_reg[13]_0 (id_ex_n_43),
        .\ex_regs1_reg[17] (if_id_n_190),
        .\ex_regs1_reg[17]_0 (id_ex_n_44),
        .\ex_regs1_reg[18] (if_id_n_191),
        .\ex_regs1_reg[18]_0 (id_ex_n_45),
        .\ex_regs1_reg[21] (if_id_n_66),
        .\ex_regs1_reg[21]_0 (id_ex_n_46),
        .\ex_regs1_reg[29] (if_id_n_70),
        .\ex_regs1_reg[29]_0 (id_ex_n_47),
        .\ex_regs1_reg[5] (if_id_n_35),
        .\ex_regs1_reg[5]_0 (if_id_n_40),
        .\ex_regs1_reg[5]_1 (id_ex_n_8),
        .\ex_regs2[14]_i_3 (if_id_n_29),
        .\ex_regs2[14]_i_8_0 (id_instr_in[24:21]),
        .\ex_regs2[15]_i_2_0 (ex_mem_n_140),
        .\ex_regs2[15]_i_2_1 (ex_mem_n_153),
        .\ex_regs2_reg[15] (if_id_n_72),
        .\ex_regs2_reg[15]_0 (if_id_n_54),
        .\ex_regs2_reg[16] (if_id_n_189),
        .\ex_regs2_reg[16]_0 (if_id_n_55),
        .\ex_regs2_reg[20] (id_ex_n_71),
        .\ex_regs2_reg[20]_0 (if_id_n_56),
        .\ex_regs2_reg[22] (if_id_n_67),
        .\ex_regs2_reg[22]_0 (if_id_n_57),
        .\ex_regs2_reg[23] (id_ex_n_72),
        .\ex_regs2_reg[23]_0 (if_id_n_58),
        .\ex_regs2_reg[26] (if_id_n_68),
        .\ex_regs2_reg[26]_0 (if_id_n_59),
        .\ex_regs2_reg[27] (if_id_n_69),
        .\ex_regs2_reg[27]_0 (if_id_n_60),
        .\ex_regs2_reg[29] (id_ex_n_73),
        .\ex_regs2_reg[29]_0 (if_id_n_61),
        .\ex_regs2_reg[30] (if_id_n_36),
        .\ex_regs2_reg[30]_0 (id_ex_n_74),
        .\ex_regs2_reg[30]_1 (if_id_n_62),
        .ext_ram_addr_OBUF(ext_ram_addr_OBUF),
        .\ext_ram_addr_OBUF[19]_inst_i_1_0 ({if_addr_out,leds_OBUF[2]}),
        .ext_ram_be_n_OBUF(ext_ram_be_n_OBUF),
        .ext_ram_ce_n_OBUF(ext_ram_ce_n_OBUF),
        .ext_ram_data_IBUF(ext_ram_data_IBUF),
        .ext_ram_data_OBUF(ext_ram_data_OBUF),
        .\ext_ram_data_TRI[0] (\ext_ram_data_TRI[0] ),
        .ext_ram_oe_n_OBUF(ext_ram_oe_n_OBUF),
        .ext_ram_we_n_OBUF(ext_ram_we_n_OBUF),
        .\id_instr_reg[0] (pc_reg_n_6),
        .\id_instr_reg[13] (id_ex_n_7),
        .\id_instr_reg[24] (ex_mem_n_169),
        .\id_instr_reg[29] (ex_mem_n_128),
        .\id_instr_reg[8] (leds_OBUF[7]),
        .id_regs1_out({id_regs1_out[29],id_regs1_out[21],id_regs1_out[18:17],id_regs1_out[13],id_regs1_out[8],id_regs1_out[2]}),
        .leds_OBUF(leds_OBUF[15:8]),
        .\leds_OBUF[7]_inst_i_14 ({id_regs1_out[16],id_regs1_out[14],id_regs1_out[11],id_regs1_out[9]}),
        .\leds_OBUF[7]_inst_i_14_0 (id_regs2_out[17]),
        .\leds_OBUF[7]_inst_i_14_1 (if_id_n_45),
        .\leds_OBUF[7]_inst_i_26 (if_id_n_71),
        .\leds_OBUF[7]_inst_i_26_0 (id_ex_n_10),
        .\leds_OBUF[7]_inst_i_26_1 (id_ex_n_70),
        .\leds_OBUF[7]_inst_i_26_2 (if_id_n_124),
        .\leds_OBUF[7]_inst_i_38 (id_ex_n_61),
        .\leds_OBUF[7]_inst_i_38_0 (if_id_n_49),
        .\leds_OBUF[7]_inst_i_39 (id_ex_n_65),
        .\leds_OBUF[7]_inst_i_39_0 (if_id_n_39),
        .\leds_OBUF[7]_inst_i_40 (id_ex_n_67),
        .\leds_OBUF[7]_inst_i_40_0 (if_id_n_37),
        .\leds_OBUF[7]_inst_i_40_1 (id_ex_n_66),
        .\leds_OBUF[7]_inst_i_40_2 (if_id_n_47),
        .\leds_OBUF[7]_inst_i_51_0 (if_id_n_51),
        .\leds_OBUF[7]_inst_i_51_1 (if_id_n_64),
        .\leds_OBUF[7]_inst_i_51_2 (id_ex_n_59),
        .\leds_OBUF[7]_inst_i_51_3 (if_id_n_41),
        .\leds_OBUF[7]_inst_i_51_4 (if_id_n_65),
        .\leds_OBUF[7]_inst_i_51_5 (if_id_n_52),
        .\leds_OBUF[7]_inst_i_51_6 (id_ex_n_69),
        .\leds_OBUF[7]_inst_i_51_7 (if_id_n_53),
        .\mem_addr_reg[14]_0 (ex_mem_n_2),
        .\mem_addr_reg[31]_0 (ex_mem_addr_out),
        .\mem_alu_opcode_reg[5]_0 (ex_mem_n_103),
        .\mem_alu_opcode_reg[5]_1 (ex_mem_n_116),
        .\mem_alu_opcode_reg[5]_2 (ex_mem_n_119),
        .\mem_alu_opcode_reg[6]_0 ({ex_alu_opcode_in[6:2],ex_alu_opcode_in[0]}),
        .\mem_be_n_reg[0]_0 (ex_mem_n_388),
        .\mem_be_n_reg[2]_0 (ex_mem_n_118),
        .\mem_be_n_reg[2]_1 (ex_mem_n_121),
        .\mem_be_n_reg[2]_2 (ex_mem_n_387),
        .\mem_be_n_reg[3]_0 ({id_regs2_out[30:29],id_regs2_out[27:26],id_regs2_out[23:22],id_regs2_out[20],id_regs2_out[13]}),
        .\mem_be_n_reg[3]_1 (ex_mem_n_114),
        .\mem_be_n_reg[3]_10 (ex_mem_n_394),
        .\mem_be_n_reg[3]_11 (ex_mem_n_396),
        .\mem_be_n_reg[3]_12 (ex_mem_n_397),
        .\mem_be_n_reg[3]_13 (ex_mem_n_398),
        .\mem_be_n_reg[3]_14 (ex_mem_n_400),
        .\mem_be_n_reg[3]_15 (ex_mem_n_401),
        .\mem_be_n_reg[3]_16 (ex_mem_n_403),
        .\mem_be_n_reg[3]_17 (ex_mem_be_n_out),
        .\mem_be_n_reg[3]_2 (ex_mem_n_122),
        .\mem_be_n_reg[3]_3 (ex_mem_n_125),
        .\mem_be_n_reg[3]_4 (ex_mem_n_135),
        .\mem_be_n_reg[3]_5 (ex_mem_n_137),
        .\mem_be_n_reg[3]_6 (ex_mem_n_141),
        .\mem_be_n_reg[3]_7 (ex_mem_n_391),
        .\mem_be_n_reg[3]_8 (ex_mem_n_392),
        .\mem_be_n_reg[3]_9 (ex_mem_n_393),
        .\mem_data_reg[11]_0 (ex_mem_n_117),
        .\mem_data_reg[14]_0 (ex_mem_n_390),
        .\mem_data_reg[15]_0 (ex_mem_n_145),
        .\mem_data_reg[15]_1 (p_1_in),
        .\mem_data_reg[16]_0 (ex_mem_n_144),
        .\mem_data_reg[17]_0 (ex_mem_n_143),
        .\mem_data_reg[18]_0 (ex_mem_n_139),
        .\mem_data_reg[19]_0 (ex_mem_n_405),
        .\mem_data_reg[20]_0 (ex_mem_n_136),
        .\mem_data_reg[21]_0 (ex_mem_n_134),
        .\mem_data_reg[22]_0 (ex_mem_n_132),
        .\mem_data_reg[23]_0 (ex_mem_n_131),
        .\mem_data_reg[24]_0 (ex_mem_n_406),
        .\mem_data_reg[25]_0 (ex_mem_n_407),
        .\mem_data_reg[26]_0 (ex_mem_n_130),
        .\mem_data_reg[27]_0 (ex_mem_n_129),
        .\mem_data_reg[28]_0 (ex_mem_n_408),
        .\mem_data_reg[30]_0 (ex_mem_n_127),
        .\mem_data_reg[31]_0 (ex_mem_n_124),
        .\mem_data_reg[31]_1 (mem_data_out),
        .\mem_data_reg[31]_2 ({id_ex_n_11,id_ex_n_12,id_ex_n_13,id_ex_n_14,id_ex_n_15,id_ex_n_16,id_ex_n_17,id_ex_n_18,id_ex_n_19,id_ex_n_20,id_ex_n_21,id_ex_n_22,id_ex_n_23,id_ex_n_24,id_ex_n_25,id_ex_n_26,id_ex_n_27,id_ex_n_28,id_ex_n_29,id_ex_n_30,id_ex_n_31,id_ex_n_32,id_ex_n_33,id_ex_n_34,id_ex_n_35,id_ex_n_36,id_ex_n_37,id_ex_n_38,id_ex_n_39,id_ex_n_40,id_ex_n_41,ex_data_out}),
        .\mem_data_reg[8]_0 (ex_mem_n_104),
        .\mem_data_reg[9]_0 (ex_mem_n_386),
        .mem_en_in(mem_en_in),
        .mem_en_reg_0(ex_mem_n_35),
        .mem_en_reg_1(ex_mem_n_92),
        .mem_en_reg_2(ex_mem_n_100),
        .mem_en_reg_3(ex_mem_n_133),
        .mem_en_reg_4(ex_mem_n_138),
        .mem_en_reg_5(ex_mem_n_142),
        .mem_en_reg_6(ex_mem_n_402),
        .\mem_regd_addr_reg[4]_0 (mem_regd_addr_in),
        .\mem_regd_addr_reg[4]_1 (mem_regd_addr_out),
        .\mem_regd_addr_reg[4]_2 (ex_regd_addr_in),
        .mem_regd_en_in(mem_regd_en_in),
        .mem_regd_en_out(mem_regd_en_out),
        .mem_regd_en_reg_0(ex_mem_n_146),
        .mtime0(mtime0),
        .\mtime[63]_i_3_0 ({ex_mem_n_276,ex_mem_n_277}),
        .\mtime_reg[31] (ex_mem_n_404),
        .\mtime_reg[7] (pc_reg_n_8),
        .\mtime_reg[7]_0 (pc_reg_n_7),
        .\mtimecmp_reg[16] (ex_mem_n_102),
        .\mtimecmp_reg[19] (ex_mem_n_399),
        .\mtimecmp_reg[24] (ex_mem_n_395),
        .\mtimecmp_reg[27] (ex_mem_n_115),
        .\mtimecmp_reg[28] (ex_mem_n_120),
        .\mtimecmp_reg[30] (ex_mem_n_389),
        .\mtimecmp_reg[31] (pc_reg_n_10),
        .\mtimecmp_reg[40] (pc_reg_n_5),
        .\pc[11]_i_13 (ex_mem_n_152),
        .\pc[23]_i_27_0 ({mtimecmp[63:37],mtimecmp[35:5],mtimecmp[3:0]}),
        .\pc[23]_i_27_1 ({mtime[63],mtime[61],mtime[59:57],mtime[55],mtime[53],mtime[51:49],mtime[47],mtime[45],mtime[43:41],mtime[39],mtime[37:33],mtime[31],mtime[29],mtime[27:25],mtime[23],mtime[21],mtime[19:17],mtime[15],mtime[13],mtime[11:9],mtime[7],mtime[5:0]}),
        .\pc[31]_i_15 (if_id_n_50),
        .\pc[31]_i_15_0 (if_id_n_44),
        .pc_ram_en(if_en_out),
        .pc_ram_en_reg(ex_mem_n_36),
        .pc_ram_en_reg_0({ex_mem_n_280,ex_mem_n_281,ex_mem_n_282,ex_mem_n_283,ex_mem_n_284,ex_mem_n_285,ex_mem_n_286,ex_mem_n_287,ex_mem_n_288,ex_mem_n_289,ex_mem_n_290,ex_mem_n_291,ex_mem_n_292,ex_mem_n_293,ex_mem_n_294,ex_mem_n_295,ex_mem_n_296,ex_mem_n_297,ex_mem_n_298,ex_mem_n_299,ex_mem_n_300,ex_mem_n_301,ex_mem_n_302,ex_mem_n_303,ex_mem_n_304,ex_mem_n_305,ex_mem_n_306,ex_mem_n_307,ex_mem_n_308,ex_mem_n_309,ex_mem_n_310,ex_mem_n_311}),
        .pc_ram_en_reg_1(ex_mem_n_347),
        .pc_ram_en_reg_2(ex_mem_n_348),
        .pc_ram_en_reg_3(ex_mem_n_349),
        .pc_ram_en_reg_4(ex_mem_n_350),
        .pc_ram_en_reg_5(ex_mem_n_351),
        .pc_ram_en_reg_6(ex_mem_n_352),
        .pc_ram_en_reg_7(ex_mem_n_353),
        .reset_global_reg(ex_mem_n_101),
        .reset_global_reg_0({ex_mem_n_154,ex_mem_n_155,ex_mem_n_156,ex_mem_n_157,ex_mem_n_158,ex_mem_n_159}),
        .reset_global_reg_1({ex_mem_n_160,ex_mem_n_161,ex_mem_n_162,ex_mem_n_163,ex_mem_n_164,ex_mem_n_165,ex_mem_n_166,ex_mem_n_167,ex_mem_n_168}),
        .stall(stall),
        .uart_dataready_IBUF(uart_dataready_IBUF),
        .uart_rdn_OBUF(uart_rdn_OBUF),
        .uart_wrn_OBUF(uart_wrn_OBUF),
        .\wb_data_reg[0] (pc_reg_n_9),
        .\wb_data_reg[0]_0 (timer_inst_n_172),
        .\wb_data_reg[0]_1 (timer_inst_n_178),
        .\wb_data_reg[0]_2 (timer_inst_n_169),
        .\wb_data_reg[16] (timer_inst_n_175),
        .\wb_data_reg[20] (timer_inst_n_176),
        .\wb_data_reg[22] (timer_inst_n_177),
        .\wb_data_reg[30] (ex_mem_n_126),
        .\wb_data_reg[31] (ex_mem_n_123),
        .\wb_data_reg[4] (timer_inst_n_173),
        .\wb_data_reg[4]_0 (timer_inst_n_179),
        .\wb_data_reg[4]_1 (timer_inst_n_170),
        .\wb_data_reg[6] (timer_inst_n_174),
        .\wb_data_reg[6]_0 (timer_inst_n_180),
        .\wb_data_reg[6]_1 (timer_inst_n_171));
  OBUF \ext_ram_addr_OBUF[0]_inst 
       (.I(ext_ram_addr_OBUF[0]),
        .O(ext_ram_addr[0]));
  OBUF \ext_ram_addr_OBUF[10]_inst 
       (.I(ext_ram_addr_OBUF[10]),
        .O(ext_ram_addr[10]));
  OBUF \ext_ram_addr_OBUF[11]_inst 
       (.I(ext_ram_addr_OBUF[11]),
        .O(ext_ram_addr[11]));
  OBUF \ext_ram_addr_OBUF[12]_inst 
       (.I(ext_ram_addr_OBUF[12]),
        .O(ext_ram_addr[12]));
  OBUF \ext_ram_addr_OBUF[13]_inst 
       (.I(ext_ram_addr_OBUF[13]),
        .O(ext_ram_addr[13]));
  OBUF \ext_ram_addr_OBUF[14]_inst 
       (.I(ext_ram_addr_OBUF[14]),
        .O(ext_ram_addr[14]));
  OBUF \ext_ram_addr_OBUF[15]_inst 
       (.I(ext_ram_addr_OBUF[15]),
        .O(ext_ram_addr[15]));
  OBUF \ext_ram_addr_OBUF[16]_inst 
       (.I(ext_ram_addr_OBUF[16]),
        .O(ext_ram_addr[16]));
  OBUF \ext_ram_addr_OBUF[17]_inst 
       (.I(ext_ram_addr_OBUF[17]),
        .O(ext_ram_addr[17]));
  OBUF \ext_ram_addr_OBUF[18]_inst 
       (.I(ext_ram_addr_OBUF[18]),
        .O(ext_ram_addr[18]));
  OBUF \ext_ram_addr_OBUF[19]_inst 
       (.I(ext_ram_addr_OBUF[19]),
        .O(ext_ram_addr[19]));
  OBUF \ext_ram_addr_OBUF[1]_inst 
       (.I(ext_ram_addr_OBUF[1]),
        .O(ext_ram_addr[1]));
  OBUF \ext_ram_addr_OBUF[2]_inst 
       (.I(ext_ram_addr_OBUF[2]),
        .O(ext_ram_addr[2]));
  OBUF \ext_ram_addr_OBUF[3]_inst 
       (.I(ext_ram_addr_OBUF[3]),
        .O(ext_ram_addr[3]));
  OBUF \ext_ram_addr_OBUF[4]_inst 
       (.I(ext_ram_addr_OBUF[4]),
        .O(ext_ram_addr[4]));
  OBUF \ext_ram_addr_OBUF[5]_inst 
       (.I(ext_ram_addr_OBUF[5]),
        .O(ext_ram_addr[5]));
  OBUF \ext_ram_addr_OBUF[6]_inst 
       (.I(ext_ram_addr_OBUF[6]),
        .O(ext_ram_addr[6]));
  OBUF \ext_ram_addr_OBUF[7]_inst 
       (.I(ext_ram_addr_OBUF[7]),
        .O(ext_ram_addr[7]));
  OBUF \ext_ram_addr_OBUF[8]_inst 
       (.I(ext_ram_addr_OBUF[8]),
        .O(ext_ram_addr[8]));
  OBUF \ext_ram_addr_OBUF[9]_inst 
       (.I(ext_ram_addr_OBUF[9]),
        .O(ext_ram_addr[9]));
  OBUF \ext_ram_be_n_OBUF[0]_inst 
       (.I(ext_ram_be_n_OBUF[0]),
        .O(ext_ram_be_n[0]));
  OBUF \ext_ram_be_n_OBUF[1]_inst 
       (.I(ext_ram_be_n_OBUF[1]),
        .O(ext_ram_be_n[1]));
  OBUF \ext_ram_be_n_OBUF[2]_inst 
       (.I(ext_ram_be_n_OBUF[2]),
        .O(ext_ram_be_n[2]));
  OBUF \ext_ram_be_n_OBUF[3]_inst 
       (.I(ext_ram_be_n_OBUF[3]),
        .O(ext_ram_be_n[3]));
  OBUF ext_ram_ce_n_OBUF_inst
       (.I(ext_ram_ce_n_OBUF),
        .O(ext_ram_ce_n));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD32 \ext_ram_data_IOBUF[0]_inst 
       (.I(ext_ram_data_OBUF[0]),
        .IO(ext_ram_data[0]),
        .O(ext_ram_data_IBUF[0]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD33 \ext_ram_data_IOBUF[10]_inst 
       (.I(ext_ram_data_OBUF[10]),
        .IO(ext_ram_data[10]),
        .O(ext_ram_data_IBUF[10]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD34 \ext_ram_data_IOBUF[11]_inst 
       (.I(ext_ram_data_OBUF[11]),
        .IO(ext_ram_data[11]),
        .O(ext_ram_data_IBUF[11]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD35 \ext_ram_data_IOBUF[12]_inst 
       (.I(ext_ram_data_OBUF[12]),
        .IO(ext_ram_data[12]),
        .O(ext_ram_data_IBUF[12]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD36 \ext_ram_data_IOBUF[13]_inst 
       (.I(ext_ram_data_OBUF[13]),
        .IO(ext_ram_data[13]),
        .O(ext_ram_data_IBUF[13]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD37 \ext_ram_data_IOBUF[14]_inst 
       (.I(ext_ram_data_OBUF[14]),
        .IO(ext_ram_data[14]),
        .O(ext_ram_data_IBUF[14]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD38 \ext_ram_data_IOBUF[15]_inst 
       (.I(ext_ram_data_OBUF[15]),
        .IO(ext_ram_data[15]),
        .O(ext_ram_data_IBUF[15]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD39 \ext_ram_data_IOBUF[16]_inst 
       (.I(ext_ram_data_OBUF[16]),
        .IO(ext_ram_data[16]),
        .O(ext_ram_data_IBUF[16]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD40 \ext_ram_data_IOBUF[17]_inst 
       (.I(ext_ram_data_OBUF[17]),
        .IO(ext_ram_data[17]),
        .O(ext_ram_data_IBUF[17]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD41 \ext_ram_data_IOBUF[18]_inst 
       (.I(ext_ram_data_OBUF[18]),
        .IO(ext_ram_data[18]),
        .O(ext_ram_data_IBUF[18]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD42 \ext_ram_data_IOBUF[19]_inst 
       (.I(ext_ram_data_OBUF[19]),
        .IO(ext_ram_data[19]),
        .O(ext_ram_data_IBUF[19]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD43 \ext_ram_data_IOBUF[1]_inst 
       (.I(ext_ram_data_OBUF[1]),
        .IO(ext_ram_data[1]),
        .O(ext_ram_data_IBUF[1]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD44 \ext_ram_data_IOBUF[20]_inst 
       (.I(ext_ram_data_OBUF[20]),
        .IO(ext_ram_data[20]),
        .O(ext_ram_data_IBUF[20]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD45 \ext_ram_data_IOBUF[21]_inst 
       (.I(ext_ram_data_OBUF[21]),
        .IO(ext_ram_data[21]),
        .O(ext_ram_data_IBUF[21]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD46 \ext_ram_data_IOBUF[22]_inst 
       (.I(ext_ram_data_OBUF[22]),
        .IO(ext_ram_data[22]),
        .O(ext_ram_data_IBUF[22]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD47 \ext_ram_data_IOBUF[23]_inst 
       (.I(ext_ram_data_OBUF[23]),
        .IO(ext_ram_data[23]),
        .O(ext_ram_data_IBUF[23]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD48 \ext_ram_data_IOBUF[24]_inst 
       (.I(ext_ram_data_OBUF[24]),
        .IO(ext_ram_data[24]),
        .O(ext_ram_data_IBUF[24]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD49 \ext_ram_data_IOBUF[25]_inst 
       (.I(ext_ram_data_OBUF[25]),
        .IO(ext_ram_data[25]),
        .O(ext_ram_data_IBUF[25]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD50 \ext_ram_data_IOBUF[26]_inst 
       (.I(ext_ram_data_OBUF[26]),
        .IO(ext_ram_data[26]),
        .O(ext_ram_data_IBUF[26]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD51 \ext_ram_data_IOBUF[27]_inst 
       (.I(ext_ram_data_OBUF[27]),
        .IO(ext_ram_data[27]),
        .O(ext_ram_data_IBUF[27]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD52 \ext_ram_data_IOBUF[28]_inst 
       (.I(ext_ram_data_OBUF[28]),
        .IO(ext_ram_data[28]),
        .O(ext_ram_data_IBUF[28]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD53 \ext_ram_data_IOBUF[29]_inst 
       (.I(ext_ram_data_OBUF[29]),
        .IO(ext_ram_data[29]),
        .O(ext_ram_data_IBUF[29]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD54 \ext_ram_data_IOBUF[2]_inst 
       (.I(ext_ram_data_OBUF[2]),
        .IO(ext_ram_data[2]),
        .O(ext_ram_data_IBUF[2]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD55 \ext_ram_data_IOBUF[30]_inst 
       (.I(ext_ram_data_OBUF[30]),
        .IO(ext_ram_data[30]),
        .O(ext_ram_data_IBUF[30]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD56 \ext_ram_data_IOBUF[31]_inst 
       (.I(ext_ram_data_OBUF[31]),
        .IO(ext_ram_data[31]),
        .O(ext_ram_data_IBUF[31]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD57 \ext_ram_data_IOBUF[3]_inst 
       (.I(ext_ram_data_OBUF[3]),
        .IO(ext_ram_data[3]),
        .O(ext_ram_data_IBUF[3]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD58 \ext_ram_data_IOBUF[4]_inst 
       (.I(ext_ram_data_OBUF[4]),
        .IO(ext_ram_data[4]),
        .O(ext_ram_data_IBUF[4]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD59 \ext_ram_data_IOBUF[5]_inst 
       (.I(ext_ram_data_OBUF[5]),
        .IO(ext_ram_data[5]),
        .O(ext_ram_data_IBUF[5]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD60 \ext_ram_data_IOBUF[6]_inst 
       (.I(ext_ram_data_OBUF[6]),
        .IO(ext_ram_data[6]),
        .O(ext_ram_data_IBUF[6]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD61 \ext_ram_data_IOBUF[7]_inst 
       (.I(ext_ram_data_OBUF[7]),
        .IO(ext_ram_data[7]),
        .O(ext_ram_data_IBUF[7]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD62 \ext_ram_data_IOBUF[8]_inst 
       (.I(ext_ram_data_OBUF[8]),
        .IO(ext_ram_data[8]),
        .O(ext_ram_data_IBUF[8]),
        .T(\ext_ram_data_TRI[0] ));
  (* IS_CCIO = "FALSE" *) 
  IOBUF_HD63 \ext_ram_data_IOBUF[9]_inst 
       (.I(ext_ram_data_OBUF[9]),
        .IO(ext_ram_data[9]),
        .O(ext_ram_data_IBUF[9]),
        .T(\ext_ram_data_TRI[0] ));
  OBUF ext_ram_oe_n_OBUF_inst
       (.I(ext_ram_oe_n_OBUF),
        .O(ext_ram_oe_n));
  OBUF ext_ram_we_n_OBUF_inst
       (.I(ext_ram_we_n_OBUF),
        .O(ext_ram_we_n));
  OBUFT \flash_a_OBUF[0]_inst 
       (.I(1'b0),
        .O(flash_a[0]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[10]_inst 
       (.I(1'b0),
        .O(flash_a[10]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[11]_inst 
       (.I(1'b0),
        .O(flash_a[11]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[12]_inst 
       (.I(1'b0),
        .O(flash_a[12]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[13]_inst 
       (.I(1'b0),
        .O(flash_a[13]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[14]_inst 
       (.I(1'b0),
        .O(flash_a[14]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[15]_inst 
       (.I(1'b0),
        .O(flash_a[15]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[16]_inst 
       (.I(1'b0),
        .O(flash_a[16]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[17]_inst 
       (.I(1'b0),
        .O(flash_a[17]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[18]_inst 
       (.I(1'b0),
        .O(flash_a[18]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[19]_inst 
       (.I(1'b0),
        .O(flash_a[19]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[1]_inst 
       (.I(1'b0),
        .O(flash_a[1]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[20]_inst 
       (.I(1'b0),
        .O(flash_a[20]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[21]_inst 
       (.I(1'b0),
        .O(flash_a[21]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[22]_inst 
       (.I(1'b0),
        .O(flash_a[22]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[2]_inst 
       (.I(1'b0),
        .O(flash_a[2]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[3]_inst 
       (.I(1'b0),
        .O(flash_a[3]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[4]_inst 
       (.I(1'b0),
        .O(flash_a[4]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[5]_inst 
       (.I(1'b0),
        .O(flash_a[5]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[6]_inst 
       (.I(1'b0),
        .O(flash_a[6]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[7]_inst 
       (.I(1'b0),
        .O(flash_a[7]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[8]_inst 
       (.I(1'b0),
        .O(flash_a[8]),
        .T(1'b1));
  OBUFT \flash_a_OBUF[9]_inst 
       (.I(1'b0),
        .O(flash_a[9]),
        .T(1'b1));
  OBUFT flash_byte_n_OBUF_inst
       (.I(1'b0),
        .O(flash_byte_n),
        .T(1'b1));
  OBUFT flash_ce_n_OBUF_inst
       (.I(1'b0),
        .O(flash_ce_n),
        .T(1'b1));
  OBUFT flash_oe_n_OBUF_inst
       (.I(1'b0),
        .O(flash_oe_n),
        .T(1'b1));
  OBUFT flash_rp_n_OBUF_inst
       (.I(1'b0),
        .O(flash_rp_n),
        .T(1'b1));
  OBUFT flash_vpen_OBUF_inst
       (.I(1'b0),
        .O(flash_vpen),
        .T(1'b1));
  OBUFT flash_we_n_OBUF_inst
       (.I(1'b0),
        .O(flash_we_n),
        .T(1'b1));
  ppl_id_ex id_ex
       (.CO(interrupt),
        .D(mtvec_o[30]),
        .Q(reset_global),
        .S(id_ex_n_94),
        .clk_out2(clk_20M),
        .\ex_alu_funct3_reg[1]_rep_0 (id_ex_n_392),
        .\ex_alu_funct3_reg[1]_rep_1 (if_id_n_193),
        .\ex_alu_funct3_reg[2]_0 ({if_id_n_157,if_id_n_158,if_id_n_159}),
        .\ex_alu_funct7_reg[6]_0 ({if_id_n_160,if_id_n_161,if_id_n_162,if_id_n_163,if_id_n_164,if_id_n_165,if_id_n_166}),
        .\ex_alu_funct_csr_reg[11]_0 ({if_id_n_259,if_id_n_260,if_id_n_261,if_id_n_262,if_id_n_263,if_id_n_264,if_id_n_265,if_id_n_266,if_id_n_267,if_id_n_268,if_id_n_269,if_id_n_270}),
        .\ex_alu_opcode_reg[2]_0 (id_ex_n_83),
        .\ex_alu_opcode_reg[2]_1 (id_ex_n_86),
        .\ex_alu_opcode_reg[4]_0 (id_ex_n_82),
        .\ex_alu_opcode_reg[5]_0 (id_ex_n_75),
        .\ex_alu_opcode_reg[5]_1 (id_ex_n_85),
        .\ex_alu_opcode_reg[6]_0 ({ex_alu_opcode_in[6:2],ex_alu_opcode_in[0]}),
        .\ex_alu_opcode_reg[6]_1 ({if_id_n_167,if_id_n_168,if_id_n_169,if_id_n_170,if_id_n_171,if_id_n_172}),
        .\ex_mcause_data_reg[30]_0 (id_ex_n_253),
        .\ex_mcause_data_reg[30]_1 ({mcause[30:28],mcause[25:24],mcause[22:21],mcause[19:17],mcause[14],mcause[11:10],mcause[6],mcause[4]}),
        .\ex_mcause_data_reg[31]_0 ({mcause_o[31],mcause_o[27:26],mcause_o[23],mcause_o[20],mcause_o[16:15],mcause_o[13:12],mcause_o[9:7],mcause_o[5],mcause_o[3:0]}),
        .ex_mcause_we(ex_mcause_we),
        .ex_mcause_we_reg_0(if_id_n_175),
        .\ex_mem_addr_reg[28]_0 ({if_id_n_303,if_id_n_304,if_id_n_305,if_id_n_306,if_id_n_307,if_id_n_308,if_id_n_309,if_id_n_310,if_id_n_311,if_id_n_312,if_id_n_313,if_id_n_314}),
        .ex_mem_en_out(ex_mem_en_out),
        .ex_mem_en_reg_0(if_id_n_183),
        .\ex_mepc_data_reg[31]_0 (ex_mepc_data),
        .\ex_mepc_data_reg[31]_1 (mepc_o),
        .ex_mepc_we(ex_mepc_we),
        .ex_mepc_we_reg_0(if_id_n_176),
        .\ex_mie_data_reg[31]_0 (mie_o),
        .ex_mie_we(ex_mie_we),
        .ex_mie_we_reg_0(if_id_n_180),
        .\ex_mip_data_reg[31]_0 (mip),
        .ex_mip_we_reg_0(if_id_n_179),
        .\ex_mscratch_data_reg[31]_0 (mscratch_o),
        .ex_mscratch_we(ex_mscratch_we),
        .ex_mscratch_we_reg_0(if_id_n_178),
        .\ex_mstatus_data_reg[31]_0 (mstatus_o),
        .ex_mstatus_we(ex_mstatus_we),
        .ex_mstatus_we_reg_0(if_id_n_174),
        .\ex_mtvec_data_reg[30]_0 (mtvec[30]),
        .\ex_mtvec_data_reg[31]_0 ({mtvec_o[31],mtvec_o[29:0]}),
        .ex_mtvec_we(ex_mtvec_we),
        .ex_mtvec_we_reg_0(if_id_n_177),
        .\ex_pc_reg[31]_0 (ex_pc_in),
        .\ex_pc_reg[31]_1 ({if_id_n_227,if_id_n_228,if_id_n_229,if_id_n_230,if_id_n_231,if_id_n_232,if_id_n_233,if_id_n_234,if_id_n_235,if_id_n_236,if_id_n_237,if_id_n_238,if_id_n_239,if_id_n_240,if_id_n_241,if_id_n_242,if_id_n_243,if_id_n_244,if_id_n_245,if_id_n_246,if_id_n_247,if_id_n_248,if_id_n_249,if_id_n_250,if_id_n_251,if_id_n_252,if_id_n_253,if_id_n_254,if_id_n_255,if_id_n_256,if_id_n_257,if_id_n_258}),
        .\ex_priv_data_reg[1]_0 (privilege_o),
        .\ex_priv_data_reg[1]_1 (privilege),
        .ex_priv_we_reg_0(if_id_n_173),
        .\ex_regd_addr_reg[1]_0 (id_ex_n_93),
        .\ex_regd_addr_reg[4]_0 (ex_regd_addr_in),
        .\ex_regd_addr_reg[4]_1 ({if_id_n_184,if_id_n_185,if_id_n_186,if_id_n_187,if_id_n_188}),
        .ex_regd_en_in(ex_regd_en_in),
        .ex_regd_en_reg_0(id_ex_n_9),
        .ex_regd_en_reg_1(id_ex_n_10),
        .ex_regd_en_reg_2(id_ex_n_43),
        .ex_regd_en_reg_3(id_ex_n_44),
        .ex_regd_en_reg_4(id_ex_n_45),
        .ex_regd_en_reg_5(id_ex_n_46),
        .ex_regd_en_reg_6(id_ex_n_47),
        .ex_regd_en_reg_7(id_ex_n_59),
        .ex_regd_en_reg_8(id_ex_n_84),
        .ex_regd_en_reg_9(if_id_n_182),
        .\ex_regs1[10]_i_3_0 (if_id_n_27),
        .\ex_regs1[10]_i_5_0 (if_id_n_25),
        .\ex_regs1[16]_i_13 (if_id_n_63),
        .\ex_regs1_reg[0]_0 (id_ex_n_68),
        .\ex_regs1_reg[0]_1 (ex_mem_be_n_out),
        .\ex_regs1_reg[12]_0 (if_id_n_46),
        .\ex_regs1_reg[1]_0 (if_id_n_73),
        .\ex_regs1_reg[1]_1 (if_id_n_48),
        .\ex_regs1_reg[30]_0 (id_ex_n_252),
        .\ex_regs1_reg[30]_1 (ex_mem_addr_out),
        .\ex_regs1_reg[31]_0 ({if_id_n_75,if_id_n_76,ex_mem_n_154,if_id_n_77,if_id_n_78,if_id_n_79,if_id_n_80,if_id_n_81,if_id_n_82,if_id_n_83,ex_mem_n_155,if_id_n_84,if_id_n_85,ex_mem_n_156,ex_mem_n_157,if_id_n_86,if_id_n_87,if_id_n_88,ex_mem_n_158,if_id_n_89,if_id_n_90,if_id_n_91,if_id_n_92,if_id_n_93,if_id_n_94,if_id_n_95,ex_mem_n_159,if_id_n_96,if_id_n_97,if_id_n_98,if_id_n_99,if_id_n_100}),
        .\ex_regs2[30]_i_2 (if_id_n_38),
        .\ex_regs2_reg[31]_0 ({if_id_n_101,ex_mem_n_160,ex_mem_n_161,if_id_n_102,ex_mem_n_162,ex_mem_n_163,if_id_n_103,if_id_n_104,ex_mem_n_164,ex_mem_n_165,if_id_n_105,ex_mem_n_166,if_id_n_106,if_id_n_107,if_id_n_108,ex_mem_n_167,ex_mem_n_168,if_id_n_109,if_id_n_110,if_id_n_111,if_id_n_112,if_id_n_113,if_id_n_114,if_id_n_115,if_id_n_116,if_id_n_117,if_id_n_118,if_id_n_119,if_id_n_120,if_id_n_121,if_id_n_122,if_id_n_123}),
        .\ex_ret_addr_reg[31]_0 ({if_id_n_271,if_id_n_272,if_id_n_273,if_id_n_274,if_id_n_275,if_id_n_276,if_id_n_277,if_id_n_278,if_id_n_279,if_id_n_280,if_id_n_281,if_id_n_282,if_id_n_283,if_id_n_284,if_id_n_285,if_id_n_286,if_id_n_287,if_id_n_288,if_id_n_289,if_id_n_290,if_id_n_291,if_id_n_292,if_id_n_293,if_id_n_294,if_id_n_295,if_id_n_296,if_id_n_297,if_id_n_298,if_id_n_299,if_id_n_300,if_id_n_301,if_id_n_302}),
        .\id_instr_reg[4] (id_ex_n_87),
        .id_regs1_in({id_regs1_in[29],id_regs1_in[21],id_regs1_in[18:17],id_regs1_in[13:12],id_regs1_in[5]}),
        .mcause_wdata(mcause_wdata),
        .mcause_we(mcause_we),
        .mepc_wdata(mepc_wdata),
        .mepc_we(mepc_we),
        .mie_we(mie_we),
        .mscratch_we(mscratch_we),
        .mstatus_we(mstatus_we),
        .mtvec_we(mtvec_we),
        .p_0_in(p_0_in_0),
        .\pc_reg[31]_i_7 (ex_mem_n_126),
        .\pc_reg[31]_i_7_0 (if_id_n_43),
        .\pc_reg[31]_i_7_1 (ex_mem_n_123),
        .\pc_reg[31]_i_7_2 (if_id_n_42),
        .pre_stall_i_6({id_instr_in[23:21],id_instr_in[19:17],id_instr_in[4]}),
        .pre_stall_reg(if_id_n_74),
        .reset_global_reg(id_ex_n_8),
        .reset_global_reg_0({id_ex_n_11,id_ex_n_12,id_ex_n_13,id_ex_n_14,id_ex_n_15,id_ex_n_16,id_ex_n_17,id_ex_n_18,id_ex_n_19,id_ex_n_20,id_ex_n_21,id_ex_n_22,id_ex_n_23,id_ex_n_24,id_ex_n_25,id_ex_n_26,id_ex_n_27,id_ex_n_28,id_ex_n_29,id_ex_n_30,id_ex_n_31,id_ex_n_32,id_ex_n_33,id_ex_n_34,id_ex_n_35,id_ex_n_36,id_ex_n_37,id_ex_n_38,id_ex_n_39,id_ex_n_40,id_ex_n_41,ex_data_out}),
        .reset_global_reg_1(id_ex_n_48),
        .reset_global_reg_10(id_ex_n_57),
        .reset_global_reg_100(id_ex_n_169),
        .reset_global_reg_101(id_ex_n_170),
        .reset_global_reg_102(id_ex_n_171),
        .reset_global_reg_103(id_ex_n_172),
        .reset_global_reg_104(id_ex_n_173),
        .reset_global_reg_105(id_ex_n_174),
        .reset_global_reg_106(id_ex_n_175),
        .reset_global_reg_107(id_ex_n_176),
        .reset_global_reg_108(id_ex_n_177),
        .reset_global_reg_109(id_ex_n_178),
        .reset_global_reg_11(id_ex_n_58),
        .reset_global_reg_110(id_ex_n_179),
        .reset_global_reg_111(id_ex_n_180),
        .reset_global_reg_112(id_ex_n_181),
        .reset_global_reg_113(id_ex_n_182),
        .reset_global_reg_114(id_ex_n_183),
        .reset_global_reg_115(id_ex_n_184),
        .reset_global_reg_116(id_ex_n_185),
        .reset_global_reg_117(id_ex_n_186),
        .reset_global_reg_118(id_ex_n_187),
        .reset_global_reg_119(id_ex_n_188),
        .reset_global_reg_12(id_ex_n_60),
        .reset_global_reg_120(id_ex_n_189),
        .reset_global_reg_121(id_ex_n_190),
        .reset_global_reg_122(id_ex_n_191),
        .reset_global_reg_123(id_ex_n_192),
        .reset_global_reg_124(id_ex_n_193),
        .reset_global_reg_125(id_ex_n_194),
        .reset_global_reg_126(id_ex_n_195),
        .reset_global_reg_127(id_ex_n_196),
        .reset_global_reg_128(id_ex_n_197),
        .reset_global_reg_129(id_ex_n_198),
        .reset_global_reg_13(id_ex_n_61),
        .reset_global_reg_130(id_ex_n_199),
        .reset_global_reg_131(id_ex_n_200),
        .reset_global_reg_132(id_ex_n_201),
        .reset_global_reg_133(id_ex_n_202),
        .reset_global_reg_134(id_ex_n_203),
        .reset_global_reg_135(id_ex_n_204),
        .reset_global_reg_136(id_ex_n_205),
        .reset_global_reg_137(id_ex_n_206),
        .reset_global_reg_138(id_ex_n_207),
        .reset_global_reg_139(id_ex_n_208),
        .reset_global_reg_14(id_ex_n_62),
        .reset_global_reg_140(id_ex_n_209),
        .reset_global_reg_141(id_ex_n_210),
        .reset_global_reg_142(id_ex_n_211),
        .reset_global_reg_143(id_ex_n_212),
        .reset_global_reg_144(id_ex_n_213),
        .reset_global_reg_145(id_ex_n_214),
        .reset_global_reg_146(id_ex_n_215),
        .reset_global_reg_147(id_ex_n_216),
        .reset_global_reg_148(id_ex_n_217),
        .reset_global_reg_149(id_ex_n_218),
        .reset_global_reg_15(id_ex_n_63),
        .reset_global_reg_150(id_ex_n_219),
        .reset_global_reg_151(id_ex_n_220),
        .reset_global_reg_152(id_ex_n_221),
        .reset_global_reg_153(id_ex_n_222),
        .reset_global_reg_154(id_ex_n_223),
        .reset_global_reg_155(id_ex_n_224),
        .reset_global_reg_156(id_ex_n_225),
        .reset_global_reg_157(id_ex_n_226),
        .reset_global_reg_158(id_ex_n_227),
        .reset_global_reg_159(id_ex_n_228),
        .reset_global_reg_16(id_ex_n_64),
        .reset_global_reg_160(id_ex_n_229),
        .reset_global_reg_161(id_ex_n_230),
        .reset_global_reg_162(id_ex_n_231),
        .reset_global_reg_163(id_ex_n_232),
        .reset_global_reg_164(id_ex_n_233),
        .reset_global_reg_165(id_ex_n_234),
        .reset_global_reg_166(id_ex_n_235),
        .reset_global_reg_167(id_ex_n_236),
        .reset_global_reg_168(id_ex_n_237),
        .reset_global_reg_169(id_ex_n_238),
        .reset_global_reg_17(id_ex_n_65),
        .reset_global_reg_170(id_ex_n_239),
        .reset_global_reg_171(id_ex_n_240),
        .reset_global_reg_172(id_ex_n_241),
        .reset_global_reg_173(id_ex_n_242),
        .reset_global_reg_174(id_ex_n_243),
        .reset_global_reg_175(id_ex_n_244),
        .reset_global_reg_176(id_ex_n_245),
        .reset_global_reg_177(id_ex_n_246),
        .reset_global_reg_178(id_ex_n_247),
        .reset_global_reg_179(id_ex_n_248),
        .reset_global_reg_18(id_ex_n_66),
        .reset_global_reg_180(id_ex_n_249),
        .reset_global_reg_181(id_ex_n_250),
        .reset_global_reg_182(id_ex_n_251),
        .reset_global_reg_183(p_0_in),
        .reset_global_reg_19(id_ex_n_67),
        .reset_global_reg_2(id_ex_n_49),
        .reset_global_reg_20(id_ex_n_69),
        .reset_global_reg_21(id_ex_n_70),
        .reset_global_reg_22(id_ex_n_71),
        .reset_global_reg_23(id_ex_n_72),
        .reset_global_reg_24(id_ex_n_73),
        .reset_global_reg_25(id_ex_n_74),
        .reset_global_reg_26(id_ex_n_95),
        .reset_global_reg_27(id_ex_n_96),
        .reset_global_reg_28(id_ex_n_97),
        .reset_global_reg_29(id_ex_n_98),
        .reset_global_reg_3(id_ex_n_50),
        .reset_global_reg_30(id_ex_n_99),
        .reset_global_reg_31(id_ex_n_100),
        .reset_global_reg_32(id_ex_n_101),
        .reset_global_reg_33(id_ex_n_102),
        .reset_global_reg_34(id_ex_n_103),
        .reset_global_reg_35(id_ex_n_104),
        .reset_global_reg_36(id_ex_n_105),
        .reset_global_reg_37(id_ex_n_106),
        .reset_global_reg_38(id_ex_n_107),
        .reset_global_reg_39(id_ex_n_108),
        .reset_global_reg_4(id_ex_n_51),
        .reset_global_reg_40(id_ex_n_109),
        .reset_global_reg_41(id_ex_n_110),
        .reset_global_reg_42(id_ex_n_111),
        .reset_global_reg_43(id_ex_n_112),
        .reset_global_reg_44(id_ex_n_113),
        .reset_global_reg_45(id_ex_n_114),
        .reset_global_reg_46(id_ex_n_115),
        .reset_global_reg_47(id_ex_n_116),
        .reset_global_reg_48(id_ex_n_117),
        .reset_global_reg_49(id_ex_n_118),
        .reset_global_reg_5(id_ex_n_52),
        .reset_global_reg_50(id_ex_n_119),
        .reset_global_reg_51(id_ex_n_120),
        .reset_global_reg_52(id_ex_n_121),
        .reset_global_reg_53(id_ex_n_122),
        .reset_global_reg_54(id_ex_n_123),
        .reset_global_reg_55(id_ex_n_124),
        .reset_global_reg_56(id_ex_n_125),
        .reset_global_reg_57(id_ex_n_126),
        .reset_global_reg_58(id_ex_n_127),
        .reset_global_reg_59(id_ex_n_128),
        .reset_global_reg_6(id_ex_n_53),
        .reset_global_reg_60(id_ex_n_129),
        .reset_global_reg_61(id_ex_n_130),
        .reset_global_reg_62(id_ex_n_131),
        .reset_global_reg_63(id_ex_n_132),
        .reset_global_reg_64(id_ex_n_133),
        .reset_global_reg_65(id_ex_n_134),
        .reset_global_reg_66(id_ex_n_135),
        .reset_global_reg_67(id_ex_n_136),
        .reset_global_reg_68(id_ex_n_137),
        .reset_global_reg_69(id_ex_n_138),
        .reset_global_reg_7(id_ex_n_54),
        .reset_global_reg_70(id_ex_n_139),
        .reset_global_reg_71(id_ex_n_140),
        .reset_global_reg_72(id_ex_n_141),
        .reset_global_reg_73(id_ex_n_142),
        .reset_global_reg_74(id_ex_n_143),
        .reset_global_reg_75(id_ex_n_144),
        .reset_global_reg_76(id_ex_n_145),
        .reset_global_reg_77(id_ex_n_146),
        .reset_global_reg_78(id_ex_n_147),
        .reset_global_reg_79(id_ex_n_148),
        .reset_global_reg_8(id_ex_n_55),
        .reset_global_reg_80(id_ex_n_149),
        .reset_global_reg_81(id_ex_n_150),
        .reset_global_reg_82(id_ex_n_151),
        .reset_global_reg_83(id_ex_n_152),
        .reset_global_reg_84(id_ex_n_153),
        .reset_global_reg_85(id_ex_n_154),
        .reset_global_reg_86(id_ex_n_155),
        .reset_global_reg_87(id_ex_n_156),
        .reset_global_reg_88(id_ex_n_157),
        .reset_global_reg_89(id_ex_n_158),
        .reset_global_reg_9(id_ex_n_56),
        .reset_global_reg_90(id_ex_n_159),
        .reset_global_reg_91(id_ex_n_160),
        .reset_global_reg_92(id_ex_n_161),
        .reset_global_reg_93(id_ex_n_162),
        .reset_global_reg_94(id_ex_n_163),
        .reset_global_reg_95(id_ex_n_164),
        .reset_global_reg_96(id_ex_n_165),
        .reset_global_reg_97(id_ex_n_166),
        .reset_global_reg_98(id_ex_n_167),
        .reset_global_reg_99(id_ex_n_168),
        .stallreq_ex(stallreq_ex),
        .uart_tbre(id_ex_n_7),
        .uart_tbre_IBUF(uart_tbre_IBUF),
        .uart_tsre_IBUF(uart_tsre_IBUF));
  ppl_if_id if_id
       (.D({mem_data_out[31:30],mem_data_out[27:26],mem_data_out[24:22],mem_data_out[19],mem_data_out[16:0]}),
        .E(if_id_n_181),
        .O({pc_reg_n_30,pc_reg_n_31,pc_reg_n_32,pc_reg_n_33}),
        .Q({id_instr_in[24:21],id_instr_in[19:15],id_instr_in[4]}),
        .S(ex_mem_n_105),
        .clk_out2(clk_20M),
        .count_reg(if_id_n_2),
        .count_reg_0(leds_OBUF[3]),
        .\ex_alu_opcode_reg[5] (if_id_n_38),
        .\ex_alu_opcode_reg[5]_0 (id_ex_n_82),
        .\ex_regd_addr_reg[4] (if_id_n_74),
        .ex_regd_en_in(ex_regd_en_in),
        .ex_regd_en_reg(if_id_n_36),
        .ex_regd_en_reg_0(if_id_n_46),
        .\ex_regs1[10]_i_2_0 (regfile_n_27),
        .\ex_regs1[10]_i_2_1 (regfile_n_28),
        .\ex_regs1[11]_i_13_0 (id_ex_n_83),
        .\ex_regs1[12]_i_2 (regfile_n_31),
        .\ex_regs1[12]_i_2_0 (regfile_n_32),
        .\ex_regs1[13]_i_4 (regfile_n_33),
        .\ex_regs1[13]_i_4_0 (regfile_n_34),
        .\ex_regs1[17]_i_4 (regfile_n_35),
        .\ex_regs1[17]_i_4_0 (regfile_n_36),
        .\ex_regs1[18]_i_4 (regfile_n_37),
        .\ex_regs1[18]_i_4_0 (regfile_n_38),
        .\ex_regs1[1]_i_2_0 (regfile_n_17),
        .\ex_regs1[1]_i_2_1 (regfile_n_18),
        .\ex_regs1[20]_i_4_0 (regfile_n_39),
        .\ex_regs1[20]_i_4_1 (regfile_n_40),
        .\ex_regs1[21]_i_4 (regfile_n_41),
        .\ex_regs1[21]_i_4_0 (regfile_n_42),
        .\ex_regs1[25]_i_4_0 (regfile_n_43),
        .\ex_regs1[25]_i_4_1 (regfile_n_44),
        .\ex_regs1[28]_i_4_0 (regfile_n_45),
        .\ex_regs1[28]_i_4_1 (regfile_n_46),
        .\ex_regs1[29]_i_4 (regfile_n_47),
        .\ex_regs1[29]_i_4_0 (regfile_n_48),
        .\ex_regs1[2]_i_2_0 (regfile_n_19),
        .\ex_regs1[2]_i_2_1 (regfile_n_20),
        .\ex_regs1[31]_i_6_0 (mem_regd_addr_in),
        .\ex_regs1[3]_i_2_0 (regfile_n_21),
        .\ex_regs1[3]_i_2_1 (regfile_n_22),
        .\ex_regs1[5]_i_4 (regfile_n_23),
        .\ex_regs1[5]_i_4_0 (regfile_n_24),
        .\ex_regs1[8]_i_2_0 (regfile_n_25),
        .\ex_regs1[8]_i_2_1 (regfile_n_26),
        .\ex_regs1_reg[0] (id_ex_n_68),
        .\ex_regs1_reg[11] (regfile_n_29),
        .\ex_regs1_reg[11]_0 (regfile_n_30),
        .\ex_regs1_reg[12] (id_ex_n_10),
        .\ex_regs1_reg[14] (ex_mem_n_387),
        .\ex_regs1_reg[14]_0 (ex_mem_n_388),
        .\ex_regs1_reg[14]_1 (id_ex_n_58),
        .\ex_regs1_reg[15] (id_ex_n_57),
        .\ex_regs1_reg[16] (id_ex_n_56),
        .\ex_regs1_reg[19] (id_ex_n_55),
        .\ex_regs1_reg[1] (id_ex_n_9),
        .\ex_regs1_reg[1]_0 (id_ex_n_84),
        .\ex_regs1_reg[20] (ex_mem_n_135),
        .\ex_regs1_reg[20]_0 (ex_mem_n_136),
        .\ex_regs1_reg[22] (id_ex_n_54),
        .\ex_regs1_reg[23] (id_ex_n_53),
        .\ex_regs1_reg[24] (id_ex_n_52),
        .\ex_regs1_reg[25] (ex_mem_n_402),
        .\ex_regs1_reg[25]_0 (ex_mem_n_407),
        .\ex_regs1_reg[26] (id_ex_n_51),
        .\ex_regs1_reg[27] (id_ex_n_50),
        .\ex_regs1_reg[28] (ex_mem_n_403),
        .\ex_regs1_reg[28]_0 (ex_mem_n_408),
        .\ex_regs1_reg[30] (id_ex_n_49),
        .\ex_regs1_reg[31] (wb_data_in),
        .\ex_regs1_reg[31]_0 (id_ex_n_48),
        .\ex_regs1_reg[4] (id_ex_n_64),
        .\ex_regs1_reg[6] (id_ex_n_63),
        .\ex_regs1_reg[7] (id_ex_n_62),
        .\ex_regs1_reg[9] (id_ex_n_60),
        .\ex_regs2[0]_i_2_0 (regfile_n_49),
        .\ex_regs2[0]_i_2_1 (regfile_n_50),
        .\ex_regs2[0]_i_3_0 (wb_regd_addr_in),
        .\ex_regs2[10]_i_2_0 (regfile_n_70),
        .\ex_regs2[10]_i_2_1 (regfile_n_71),
        .\ex_regs2[10]_i_3_0 (if_id_n_72),
        .\ex_regs2[11]_i_2_0 (regfile_n_72),
        .\ex_regs2[11]_i_2_1 (regfile_n_73),
        .\ex_regs2[13]_i_2_0 (regfile_n_77),
        .\ex_regs2[13]_i_2_1 (regfile_n_78),
        .\ex_regs2[15]_i_6_0 (regfile_n_82),
        .\ex_regs2[15]_i_6_1 (regfile_n_83),
        .\ex_regs2[16]_i_6_0 (regfile_n_84),
        .\ex_regs2[16]_i_6_1 (regfile_n_85),
        .\ex_regs2[17]_i_2_0 (regfile_n_86),
        .\ex_regs2[18]_i_2_0 (regfile_n_87),
        .\ex_regs2[19]_i_2_0 (regfile_n_88),
        .\ex_regs2[1]_i_2_0 (regfile_n_51),
        .\ex_regs2[1]_i_2_1 (regfile_n_52),
        .\ex_regs2[20]_i_4_0 (regfile_n_89),
        .\ex_regs2[20]_i_4_1 (regfile_n_90),
        .\ex_regs2[21]_i_2_0 (regfile_n_91),
        .\ex_regs2[22]_i_6_0 (regfile_n_92),
        .\ex_regs2[22]_i_6_1 (regfile_n_93),
        .\ex_regs2[23]_i_6_0 (regfile_n_94),
        .\ex_regs2[23]_i_6_1 (regfile_n_95),
        .\ex_regs2[24]_i_6_0 (regfile_n_96),
        .\ex_regs2[24]_i_6_1 (regfile_n_97),
        .\ex_regs2[25]_i_2_0 (regfile_n_98),
        .\ex_regs2[26]_i_6_0 (regfile_n_99),
        .\ex_regs2[26]_i_6_1 (regfile_n_100),
        .\ex_regs2[27]_i_6_0 (regfile_n_101),
        .\ex_regs2[27]_i_6_1 (regfile_n_102),
        .\ex_regs2[28]_i_2_0 (regfile_n_103),
        .\ex_regs2[29]_i_4_0 (regfile_n_104),
        .\ex_regs2[29]_i_4_1 (regfile_n_105),
        .\ex_regs2[2]_i_3_0 (regfile_n_53),
        .\ex_regs2[2]_i_3_1 (regfile_n_54),
        .\ex_regs2[30]_i_6_0 (regfile_n_106),
        .\ex_regs2[30]_i_6_1 (regfile_n_107),
        .\ex_regs2[31]_i_2_0 ({id_ex_n_11,id_ex_n_14,id_ex_n_15,id_ex_n_16,id_ex_n_17,id_ex_n_18,id_ex_n_19,id_ex_n_20,id_ex_n_21,id_ex_n_22,id_ex_n_23,id_ex_n_24,id_ex_n_25,id_ex_n_26,id_ex_n_27,id_ex_n_28,id_ex_n_29,id_ex_n_30,id_ex_n_31,id_ex_n_32,id_ex_n_33,id_ex_n_34,id_ex_n_35,id_ex_n_36,id_ex_n_37,id_ex_n_38,id_ex_n_39,id_ex_n_40,id_ex_n_41,ex_data_out}),
        .\ex_regs2[31]_i_2_1 (regfile_n_108),
        .\ex_regs2[3]_i_3_0 (regfile_n_55),
        .\ex_regs2[3]_i_3_1 (regfile_n_56),
        .\ex_regs2[4]_i_2_0 (regfile_n_57),
        .\ex_regs2[4]_i_2_1 (regfile_n_58),
        .\ex_regs2[5]_i_2_0 (regfile_n_59),
        .\ex_regs2[5]_i_2_1 (regfile_n_60),
        .\ex_regs2[6]_i_2_0 (regfile_n_61),
        .\ex_regs2[6]_i_2_1 (regfile_n_62),
        .\ex_regs2[7]_i_3_0 (regfile_n_63),
        .\ex_regs2[7]_i_3_1 (regfile_n_64),
        .\ex_regs2[8]_i_3_0 (regfile_n_65),
        .\ex_regs2[8]_i_3_1 (regfile_n_66),
        .\ex_regs2_reg[11] (ex_alu_opcode_in[5]),
        .\ex_regs2_reg[12] (regfile_n_75),
        .\ex_regs2_reg[12]_0 (regfile_n_76),
        .\ex_regs2_reg[14] (regfile_n_80),
        .\ex_regs2_reg[14]_0 (regfile_n_81),
        .\ex_regs2_reg[14]_1 (id_ex_n_86),
        .\ex_regs2_reg[17] (ex_mem_n_142),
        .\ex_regs2_reg[17]_0 (ex_mem_n_143),
        .\ex_regs2_reg[18] (ex_mem_n_138),
        .\ex_regs2_reg[18]_0 (ex_mem_n_139),
        .\ex_regs2_reg[19] (ex_mem_n_405),
        .\ex_regs2_reg[19]_0 (ex_mem_n_399),
        .\ex_regs2_reg[21] (ex_mem_n_133),
        .\ex_regs2_reg[21]_0 (ex_mem_n_134),
        .\ex_regs2_reg[24] (ex_mem_n_406),
        .\ex_regs2_reg[24]_0 (ex_mem_n_395),
        .\ex_regs2_reg[31] (ex_mem_n_125),
        .\ex_regs2_reg[31]_0 (ex_mem_n_404),
        .\ex_regs2_reg[31]_1 (ex_mem_n_124),
        .\ex_regs2_reg[8] (ex_mem_n_146),
        .\ex_regs2_reg[9] (regfile_n_68),
        .\ex_regs2_reg[9]_0 (regfile_n_69),
        .\id_instr_reg[11]_0 ({if_id_n_184,if_id_n_185,if_id_n_186,if_id_n_187,if_id_n_188}),
        .\id_instr_reg[12]_0 ({if_id_n_157,if_id_n_158,if_id_n_159}),
        .\id_instr_reg[13]_0 (if_id_n_48),
        .\id_instr_reg[13]_1 (if_id_n_193),
        .\id_instr_reg[14]_0 (if_id_n_124),
        .\id_instr_reg[14]_1 (if_id_n_173),
        .\id_instr_reg[14]_2 (if_id_n_192),
        .\id_instr_reg[15]_rep_0 (if_id_n_24),
        .\id_instr_reg[15]_rep_1 (ex_mem_n_352),
        .\id_instr_reg[15]_rep__0_0 (if_id_n_27),
        .\id_instr_reg[15]_rep__0_1 (ex_mem_n_353),
        .\id_instr_reg[16]_rep_0 (if_id_n_25),
        .\id_instr_reg[16]_rep_1 (ex_mem_n_350),
        .\id_instr_reg[16]_rep__0_0 (if_id_n_26),
        .\id_instr_reg[16]_rep__0_1 (ex_mem_n_351),
        .\id_instr_reg[19]_0 ({id_regs1_in[29],id_regs1_in[21],id_regs1_in[18:17],id_regs1_in[13:12],id_regs1_in[5]}),
        .\id_instr_reg[20]_0 (if_id_n_176),
        .\id_instr_reg[20]_1 (if_id_n_178),
        .\id_instr_reg[20]_rep_0 (if_id_n_28),
        .\id_instr_reg[20]_rep_1 (ex_mem_n_347),
        .\id_instr_reg[20]_rep__0_0 (if_id_n_194),
        .\id_instr_reg[20]_rep__0_1 (ex_mem_n_348),
        .\id_instr_reg[20]_rep__1_0 (if_id_n_29),
        .\id_instr_reg[20]_rep__1_1 (if_id_n_56),
        .\id_instr_reg[20]_rep__1_2 (ex_mem_n_349),
        .\id_instr_reg[21]_0 (if_id_n_37),
        .\id_instr_reg[21]_1 (if_id_n_66),
        .\id_instr_reg[21]_2 (if_id_n_175),
        .\id_instr_reg[22]_0 (if_id_n_47),
        .\id_instr_reg[22]_1 (if_id_n_67),
        .\id_instr_reg[22]_2 (if_id_n_179),
        .\id_instr_reg[23]_0 (if_id_n_39),
        .\id_instr_reg[23]_1 (if_id_n_58),
        .\id_instr_reg[24]_0 (if_id_n_52),
        .\id_instr_reg[24]_1 (if_id_n_53),
        .\id_instr_reg[24]_2 (if_id_n_54),
        .\id_instr_reg[24]_3 (if_id_n_55),
        .\id_instr_reg[24]_4 (if_id_n_57),
        .\id_instr_reg[24]_5 (if_id_n_59),
        .\id_instr_reg[24]_6 (if_id_n_60),
        .\id_instr_reg[26]_0 (if_id_n_40),
        .\id_instr_reg[26]_1 (if_id_n_68),
        .\id_instr_reg[26]_2 (if_id_n_174),
        .\id_instr_reg[27]_0 (if_id_n_69),
        .\id_instr_reg[29]_0 (if_id_n_61),
        .\id_instr_reg[29]_1 (if_id_n_70),
        .\id_instr_reg[30]_0 (if_id_n_43),
        .\id_instr_reg[30]_1 (if_id_n_62),
        .\id_instr_reg[30]_2 (if_id_n_180),
        .\id_instr_reg[31]_0 ({if_id_n_160,if_id_n_161,if_id_n_162,if_id_n_163,if_id_n_164,if_id_n_165,if_id_n_166}),
        .\id_instr_reg[31]_1 (if_id_n_177),
        .\id_instr_reg[31]_2 (if_id_n_189),
        .\id_instr_reg[31]_3 (if_id_n_190),
        .\id_instr_reg[31]_4 (if_id_n_191),
        .\id_instr_reg[31]_5 ({if_id_n_259,if_id_n_260,if_id_n_261,if_id_n_262,if_id_n_263,if_id_n_264,if_id_n_265,if_id_n_266,if_id_n_267,if_id_n_268,if_id_n_269,if_id_n_270}),
        .\id_instr_reg[31]_6 ({if_id_n_303,if_id_n_304,if_id_n_305,if_id_n_306,if_id_n_307,if_id_n_308,if_id_n_309,if_id_n_310,if_id_n_311,if_id_n_312,if_id_n_313,if_id_n_314}),
        .\id_instr_reg[31]_7 ({ex_mem_n_280,ex_mem_n_281,ex_mem_n_282,ex_mem_n_283,ex_mem_n_284,ex_mem_n_285,ex_mem_n_286,ex_mem_n_287,ex_mem_n_288,ex_mem_n_289,ex_mem_n_290,ex_mem_n_291,ex_mem_n_292,ex_mem_n_293,ex_mem_n_294,ex_mem_n_295,ex_mem_n_296,ex_mem_n_297,ex_mem_n_298,ex_mem_n_299,ex_mem_n_300,ex_mem_n_301,ex_mem_n_302,ex_mem_n_303,ex_mem_n_304,ex_mem_n_305,ex_mem_n_306,ex_mem_n_307,ex_mem_n_308,ex_mem_n_309,ex_mem_n_310,ex_mem_n_311}),
        .\id_instr_reg[4]_0 (if_id_n_63),
        .\id_instr_reg[4]_1 ({if_id_n_167,if_id_n_168,if_id_n_169,if_id_n_170,if_id_n_171,if_id_n_172}),
        .\id_instr_reg[4]_2 ({if_id_n_271,if_id_n_272,if_id_n_273,if_id_n_274,if_id_n_275,if_id_n_276,if_id_n_277,if_id_n_278,if_id_n_279,if_id_n_280,if_id_n_281,if_id_n_282,if_id_n_283,if_id_n_284,if_id_n_285,if_id_n_286,if_id_n_287,if_id_n_288,if_id_n_289,if_id_n_290,if_id_n_291,if_id_n_292,if_id_n_293,if_id_n_294,if_id_n_295,if_id_n_296,if_id_n_297,if_id_n_298,if_id_n_299,if_id_n_300,if_id_n_301,if_id_n_302}),
        .\id_pc_reg[0]_0 (reset_global),
        .\id_pc_reg[10]_0 (if_id_n_41),
        .\id_pc_reg[10]_1 (if_id_n_65),
        .\id_pc_reg[31]_0 (p_1_in_1),
        .\id_pc_reg[8]_0 (if_id_n_49),
        .\id_pc_reg[9]_0 (if_id_n_64),
        .leds_OBUF(leds_OBUF[7:4]),
        .\leds_OBUF[4]_inst_i_1_0 (id_ex_n_95),
        .\leds_OBUF[4]_inst_i_1_1 (mtvec[0]),
        .\leds_OBUF[4]_inst_i_3_0 (id_ex_n_87),
        .\leds_OBUF[7]_inst_i_12_0 ({id_regs2_out[30:29],id_regs2_out[27:26],id_regs2_out[23:22],id_regs2_out[20],id_regs2_out[13]}),
        .\leds_OBUF[7]_inst_i_12_1 (ex_mem_n_123),
        .\leds_OBUF[7]_inst_i_12_2 (ex_mem_n_128),
        .\leds_OBUF[7]_inst_i_12_3 (ex_mem_n_153),
        .\leds_OBUF[7]_inst_i_13_0 (ex_mem_n_140),
        .\leds_OBUF[7]_inst_i_14_0 (ex_mem_n_118),
        .\leds_OBUF[7]_inst_i_14_1 (ex_mem_n_122),
        .\leds_OBUF[7]_inst_i_14_2 (ex_mem_n_137),
        .\leds_OBUF[7]_inst_i_14_3 (ex_mem_n_152),
        .\leds_OBUF[7]_inst_i_19_0 (ex_mem_n_127),
        .\leds_OBUF[7]_inst_i_19_1 (ex_mem_n_391),
        .\leds_OBUF[7]_inst_i_20_0 (ex_mem_n_129),
        .\leds_OBUF[7]_inst_i_20_1 (ex_mem_n_392),
        .\leds_OBUF[7]_inst_i_21_0 (ex_mem_n_394),
        .\leds_OBUF[7]_inst_i_22_0 (ex_mem_n_92),
        .\leds_OBUF[7]_inst_i_22_1 (ex_mem_n_100),
        .\leds_OBUF[7]_inst_i_22_2 (ex_mem_n_101),
        .\leds_OBUF[7]_inst_i_25 (ex_mem_n_144),
        .\leds_OBUF[7]_inst_i_25_0 (ex_mem_n_400),
        .\leds_OBUF[7]_inst_i_25_1 (ex_mem_n_145),
        .\leds_OBUF[7]_inst_i_25_2 (ex_mem_n_401),
        .\leds_OBUF[7]_inst_i_33_0 (ex_mem_n_131),
        .\leds_OBUF[7]_inst_i_33_1 (ex_mem_n_396),
        .\leds_OBUF[7]_inst_i_36_0 (ex_mem_n_119),
        .\leds_OBUF[7]_inst_i_36_1 (ex_mem_n_120),
        .\leds_OBUF[7]_inst_i_36_2 (ex_mem_n_121),
        .\leds_OBUF[7]_inst_i_36_3 (ex_mem_n_390),
        .\leds_OBUF[7]_inst_i_36_4 (ex_mem_n_389),
        .\leds_OBUF[7]_inst_i_37 (ex_mem_n_114),
        .\leds_OBUF[7]_inst_i_37_0 (ex_mem_n_386),
        .\leds_OBUF[7]_inst_i_37_1 (ex_mem_n_115),
        .\leds_OBUF[7]_inst_i_37_2 (ex_mem_n_116),
        .\leds_OBUF[7]_inst_i_37_3 (ex_mem_n_117),
        .\leds_OBUF[7]_inst_i_43_0 (regfile_n_79),
        .\leds_OBUF[7]_inst_i_45_0 (regfile_n_74),
        .\leds_OBUF[7]_inst_i_52_0 (ex_mem_n_102),
        .\leds_OBUF[7]_inst_i_52_1 (ex_mem_n_103),
        .\leds_OBUF[7]_inst_i_52_2 (ex_mem_n_104),
        .\leds_OBUF[7]_inst_i_58 (regfile_n_67),
        .\mem_be_n_reg[3] (id_regs2_out[17]),
        .\mem_data_reg[31] ({if_id_n_75,if_id_n_76,if_id_n_77,if_id_n_78,if_id_n_79,if_id_n_80,if_id_n_81,if_id_n_82,if_id_n_83,if_id_n_84,if_id_n_85,if_id_n_86,if_id_n_87,if_id_n_88,if_id_n_89,if_id_n_90,if_id_n_91,if_id_n_92,if_id_n_93,if_id_n_94,if_id_n_95,if_id_n_96,if_id_n_97,if_id_n_98,if_id_n_99,if_id_n_100}),
        .mem_regd_en_in(mem_regd_en_in),
        .mtvec_o(mtvec_o[31:1]),
        .mtvec_we(mtvec_we),
        .p_0_in(p_0_in_0),
        .\pc[12]_i_5_0 (ex_mem_n_170),
        .\pc[16]_i_3_0 (ex_mem_n_171),
        .\pc[23]_i_15_0 (ex_mem_n_132),
        .\pc[23]_i_15_1 (ex_mem_n_397),
        .\pc[27]_i_10_0 (ex_mem_n_130),
        .\pc[27]_i_10_1 (ex_mem_n_393),
        .\pc[28]_i_3_0 ({id_regs1_out[29],id_regs1_out[21],id_regs1_out[18:17],id_regs1_out[13],id_regs1_out[8],id_regs1_out[2]}),
        .\pc[28]_i_3_1 (id_ex_n_94),
        .\pc[31]_i_4_0 (mepc_o),
        .\pc[4]_i_6_0 (ex_mem_n_169),
        .\pc_reg[0] (if_pc_out),
        .\pc_reg[12] ({pc_reg_n_39,pc_reg_n_40,pc_reg_n_41,pc_reg_n_42}),
        .\pc_reg[16] ({pc_reg_n_43,pc_reg_n_44,pc_reg_n_45,pc_reg_n_46}),
        .\pc_reg[19]_i_5_0 (ex_mem_n_141),
        .\pc_reg[20] ({pc_reg_n_47,pc_reg_n_48,pc_reg_n_49,pc_reg_n_50}),
        .\pc_reg[23]_i_5_0 (ex_mem_n_398),
        .\pc_reg[24] ({pc_reg_n_51,pc_reg_n_52,pc_reg_n_53,pc_reg_n_54}),
        .\pc_reg[28] ({pc_reg_n_55,pc_reg_n_56,pc_reg_n_57,pc_reg_n_58}),
        .\pc_reg[31] ({if_id_n_125,if_id_n_126,if_id_n_127,if_id_n_128,if_id_n_129,if_id_n_130,if_id_n_131,if_id_n_132,if_id_n_133,if_id_n_134,if_id_n_135,if_id_n_136,if_id_n_137,if_id_n_138,if_id_n_139,if_id_n_140,if_id_n_141,if_id_n_142,if_id_n_143,if_id_n_144,if_id_n_145,if_id_n_146,if_id_n_147,if_id_n_148,if_id_n_149,if_id_n_150,if_id_n_151,if_id_n_152,if_id_n_153,if_id_n_154,if_id_n_155,if_id_n_156}),
        .\pc_reg[31]_0 ({if_id_n_195,if_id_n_196,if_id_n_197,if_id_n_198,if_id_n_199,if_id_n_200,if_id_n_201,if_id_n_202,if_id_n_203,if_id_n_204,if_id_n_205,if_id_n_206,if_id_n_207,if_id_n_208,if_id_n_209,if_id_n_210,if_id_n_211,if_id_n_212,if_id_n_213,if_id_n_214,if_id_n_215,if_id_n_216,if_id_n_217,if_id_n_218,if_id_n_219,if_id_n_220,if_id_n_221,if_id_n_222,if_id_n_223,if_id_n_224,if_id_n_225,if_id_n_226}),
        .\pc_reg[31]_1 ({pc_reg_n_59,pc_reg_n_60,pc_reg_n_61}),
        .\pc_reg[8] ({pc_reg_n_35,pc_reg_n_36,pc_reg_n_37,pc_reg_n_38}),
        .pre_stall_i_3(id_ex_n_93),
        .pre_stall_i_3_0({ex_regd_addr_in[4],ex_regd_addr_in[0]}),
        .pre_stall_reg(id_ex_n_85),
        .pre_stall_reg_0(id_ex_n_75),
        .registers({registers[31:30],registers[27:26],registers[24:22],registers[19],registers[16:14],registers[11],registers[9],registers[7:6],registers[4],registers[0]}),
        .reset_global_reg(if_id_n_35),
        .reset_global_reg_0(if_id_n_42),
        .reset_global_reg_1(if_id_n_71),
        .reset_global_reg_2(if_id_n_73),
        .reset_global_reg_3({if_id_n_101,if_id_n_102,if_id_n_103,if_id_n_104,if_id_n_105,if_id_n_106,if_id_n_107,if_id_n_108,if_id_n_109,if_id_n_110,if_id_n_111,if_id_n_112,if_id_n_113,if_id_n_114,if_id_n_115,if_id_n_116,if_id_n_117,if_id_n_118,if_id_n_119,if_id_n_120,if_id_n_121,if_id_n_122,if_id_n_123}),
        .reset_global_reg_4(if_id_n_182),
        .reset_global_reg_5(if_id_n_183),
        .reset_global_reg_6({if_id_n_227,if_id_n_228,if_id_n_229,if_id_n_230,if_id_n_231,if_id_n_232,if_id_n_233,if_id_n_234,if_id_n_235,if_id_n_236,if_id_n_237,if_id_n_238,if_id_n_239,if_id_n_240,if_id_n_241,if_id_n_242,if_id_n_243,if_id_n_244,if_id_n_245,if_id_n_246,if_id_n_247,if_id_n_248,if_id_n_249,if_id_n_250,if_id_n_251,if_id_n_252,if_id_n_253,if_id_n_254,if_id_n_255,if_id_n_256,if_id_n_257,if_id_n_258}),
        .stall(stall),
        .stallreq_ex(stallreq_ex),
        .\wb_data_reg[15] (if_id_n_45),
        .\wb_data_reg[16] ({id_regs1_out[16],id_regs1_out[14],id_regs1_out[11],id_regs1_out[9]}),
        .\wb_data_reg[30] (if_id_n_44),
        .\wb_data_reg[31] (if_id_n_50),
        .\wb_data_reg[9] (if_id_n_51),
        .wb_regd_en_in(wb_regd_en_in));
  OBUF \leds_OBUF[0]_inst 
       (.I(leds_OBUF[0]),
        .O(leds[0]));
  OBUF \leds_OBUF[10]_inst 
       (.I(leds_OBUF[10]),
        .O(leds[10]));
  OBUF \leds_OBUF[11]_inst 
       (.I(leds_OBUF[11]),
        .O(leds[11]));
  OBUF \leds_OBUF[12]_inst 
       (.I(leds_OBUF[12]),
        .O(leds[12]));
  OBUF \leds_OBUF[13]_inst 
       (.I(leds_OBUF[13]),
        .O(leds[13]));
  OBUF \leds_OBUF[14]_inst 
       (.I(leds_OBUF[14]),
        .O(leds[14]));
  OBUF \leds_OBUF[15]_inst 
       (.I(leds_OBUF[15]),
        .O(leds[15]));
  OBUF \leds_OBUF[1]_inst 
       (.I(leds_OBUF[1]),
        .O(leds[1]));
  OBUF \leds_OBUF[2]_inst 
       (.I(leds_OBUF[2]),
        .O(leds[2]));
  OBUF \leds_OBUF[3]_inst 
       (.I(leds_OBUF[3]),
        .O(leds[3]));
  OBUF \leds_OBUF[4]_inst 
       (.I(leds_OBUF[4]),
        .O(leds[4]));
  OBUF \leds_OBUF[5]_inst 
       (.I(leds_OBUF[5]),
        .O(leds[5]));
  OBUF \leds_OBUF[6]_inst 
       (.I(leds_OBUF[6]),
        .O(leds[6]));
  OBUF \leds_OBUF[7]_inst 
       (.I(leds_OBUF[7]),
        .O(leds[7]));
  OBUF \leds_OBUF[8]_inst 
       (.I(leds_OBUF[8]),
        .O(leds[8]));
  OBUF \leds_OBUF[9]_inst 
       (.I(leds_OBUF[9]),
        .O(leds[9]));
  ppl_mem_wb mem_wb
       (.D(mem_regd_addr_out),
        .E(mem_wb_n_1),
        .Q(reset_global),
        .clk_out2(clk_20M),
        .mem_regd_en_out(mem_regd_en_out),
        .\wb_data_reg[31]_0 (wb_data_in),
        .\wb_data_reg[31]_1 (mem_data_out),
        .\wb_regd_addr_reg[4]_0 (wb_regd_addr_in),
        .wb_regd_en_in(wb_regd_en_in),
        .wb_regd_en_reg_0(mem_wb_n_7),
        .wb_regd_en_reg_1(mem_wb_n_8),
        .wb_regd_en_reg_10(mem_wb_n_17),
        .wb_regd_en_reg_11(mem_wb_n_18),
        .wb_regd_en_reg_12(mem_wb_n_19),
        .wb_regd_en_reg_13(mem_wb_n_20),
        .wb_regd_en_reg_14(mem_wb_n_21),
        .wb_regd_en_reg_15(mem_wb_n_22),
        .wb_regd_en_reg_16(mem_wb_n_23),
        .wb_regd_en_reg_17(mem_wb_n_24),
        .wb_regd_en_reg_18(mem_wb_n_25),
        .wb_regd_en_reg_19(mem_wb_n_26),
        .wb_regd_en_reg_2(mem_wb_n_9),
        .wb_regd_en_reg_20(mem_wb_n_27),
        .wb_regd_en_reg_21(mem_wb_n_28),
        .wb_regd_en_reg_22(mem_wb_n_29),
        .wb_regd_en_reg_23(mem_wb_n_30),
        .wb_regd_en_reg_24(mem_wb_n_31),
        .wb_regd_en_reg_25(mem_wb_n_32),
        .wb_regd_en_reg_26(mem_wb_n_33),
        .wb_regd_en_reg_27(mem_wb_n_34),
        .wb_regd_en_reg_28(mem_wb_n_35),
        .wb_regd_en_reg_29(mem_wb_n_36),
        .wb_regd_en_reg_3(mem_wb_n_10),
        .wb_regd_en_reg_4(mem_wb_n_11),
        .wb_regd_en_reg_5(mem_wb_n_12),
        .wb_regd_en_reg_6(mem_wb_n_13),
        .wb_regd_en_reg_7(mem_wb_n_14),
        .wb_regd_en_reg_8(mem_wb_n_15),
        .wb_regd_en_reg_9(mem_wb_n_16));
  PC_reg pc_reg
       (.D({if_id_n_125,if_id_n_126,if_id_n_127,if_id_n_128,if_id_n_129,if_id_n_130,if_id_n_131,if_id_n_132,if_id_n_133,if_id_n_134,if_id_n_135,if_id_n_136,if_id_n_137,if_id_n_138,if_id_n_139,if_id_n_140,if_id_n_141,if_id_n_142,if_id_n_143,if_id_n_144,if_id_n_145,if_id_n_146,if_id_n_147,if_id_n_148,if_id_n_149,if_id_n_150,if_id_n_151,if_id_n_152,if_id_n_153,if_id_n_154,if_id_n_155,if_id_n_156}),
        .E(if_id_n_181),
        .O({pc_reg_n_30,pc_reg_n_31,pc_reg_n_32,pc_reg_n_33}),
        .Q(reset_global),
        .clk_out2(clk_20M),
        .count_reg_0(if_id_n_2),
        .\id_instr[13]_i_2 (ex_mem_n_36),
        .\id_pc_reg[0] (leds_OBUF[7]),
        .leds_OBUF(leds_OBUF[3:0]),
        .mem_en_in(mem_en_in),
        .mem_en_reg(pc_reg_n_5),
        .\mtimecmp_reg[40] (ex_mem_n_35),
        .p_0_in(p_0_in_0),
        .\pc_ram_addr_reg[21]_0 (if_addr_out),
        .\pc_ram_addr_reg[22]_0 (pc_reg_n_10),
        .\pc_ram_addr_reg[2]_0 (pc_reg_n_6),
        .\pc_ram_addr_reg[2]_1 (pc_reg_n_7),
        .\pc_ram_addr_reg[31]_0 (pc_reg_n_8),
        .\pc_ram_addr_reg[31]_1 ({if_id_n_195,if_id_n_196,if_id_n_197,if_id_n_198,if_id_n_199,if_id_n_200,if_id_n_201,if_id_n_202,if_id_n_203,if_id_n_204,if_id_n_205,if_id_n_206,if_id_n_207,if_id_n_208,if_id_n_209,if_id_n_210,if_id_n_211,if_id_n_212,if_id_n_213,if_id_n_214,if_id_n_215,if_id_n_216,if_id_n_217,if_id_n_218,if_id_n_219,if_id_n_220,if_id_n_221,if_id_n_222,if_id_n_223,if_id_n_224,if_id_n_225,if_id_n_226}),
        .pc_ram_en(if_en_out),
        .pc_ram_en_reg_0(pc_reg_n_9),
        .\pc_reg[0]_0 (if_pc_out),
        .\pc_reg[12]_0 ({pc_reg_n_39,pc_reg_n_40,pc_reg_n_41,pc_reg_n_42}),
        .\pc_reg[16]_0 ({pc_reg_n_43,pc_reg_n_44,pc_reg_n_45,pc_reg_n_46}),
        .\pc_reg[20]_0 ({pc_reg_n_47,pc_reg_n_48,pc_reg_n_49,pc_reg_n_50}),
        .\pc_reg[24]_0 ({pc_reg_n_51,pc_reg_n_52,pc_reg_n_53,pc_reg_n_54}),
        .\pc_reg[28]_0 ({pc_reg_n_55,pc_reg_n_56,pc_reg_n_57,pc_reg_n_58}),
        .\pc_reg[31]_0 ({pc_reg_n_59,pc_reg_n_60,pc_reg_n_61}),
        .\pc_reg[31]_1 (p_1_in_1),
        .\pc_reg[8]_0 ({pc_reg_n_35,pc_reg_n_36,pc_reg_n_37,pc_reg_n_38}),
        .stall(stall));
  Regfile regfile
       (.D(wb_data_in),
        .E(mem_wb_n_1),
        .Q({id_instr_in[24:21],id_instr_in[19:15]}),
        .clk_out2(clk_20M),
        .\ex_regs1_reg[29]_i_13_0 (if_id_n_26),
        .\ex_regs1_reg[29]_i_13_1 (if_id_n_27),
        .\ex_regs1_reg[8]_i_7_0 (if_id_n_25),
        .\ex_regs1_reg[8]_i_8_0 (if_id_n_24),
        .\ex_regs2_reg[0]_i_10_0 (if_id_n_28),
        .\ex_regs2_reg[13]_i_11_0 (if_id_n_194),
        .\ex_regs2_reg[30]_i_14_0 (if_id_n_29),
        .\id_instr_reg[18] (regfile_n_17),
        .\id_instr_reg[18]_0 (regfile_n_18),
        .\id_instr_reg[18]_1 (regfile_n_19),
        .\id_instr_reg[18]_10 (regfile_n_28),
        .\id_instr_reg[18]_11 (regfile_n_29),
        .\id_instr_reg[18]_12 (regfile_n_30),
        .\id_instr_reg[18]_13 (regfile_n_31),
        .\id_instr_reg[18]_14 (regfile_n_32),
        .\id_instr_reg[18]_15 (regfile_n_33),
        .\id_instr_reg[18]_16 (regfile_n_34),
        .\id_instr_reg[18]_17 (regfile_n_35),
        .\id_instr_reg[18]_18 (regfile_n_36),
        .\id_instr_reg[18]_19 (regfile_n_37),
        .\id_instr_reg[18]_2 (regfile_n_20),
        .\id_instr_reg[18]_20 (regfile_n_38),
        .\id_instr_reg[18]_21 (regfile_n_39),
        .\id_instr_reg[18]_22 (regfile_n_40),
        .\id_instr_reg[18]_23 (regfile_n_41),
        .\id_instr_reg[18]_24 (regfile_n_42),
        .\id_instr_reg[18]_25 (regfile_n_43),
        .\id_instr_reg[18]_26 (regfile_n_44),
        .\id_instr_reg[18]_27 (regfile_n_45),
        .\id_instr_reg[18]_28 (regfile_n_46),
        .\id_instr_reg[18]_29 (regfile_n_47),
        .\id_instr_reg[18]_3 (regfile_n_21),
        .\id_instr_reg[18]_30 (regfile_n_48),
        .\id_instr_reg[18]_4 (regfile_n_22),
        .\id_instr_reg[18]_5 (regfile_n_23),
        .\id_instr_reg[18]_6 (regfile_n_24),
        .\id_instr_reg[18]_7 (regfile_n_25),
        .\id_instr_reg[18]_8 (regfile_n_26),
        .\id_instr_reg[18]_9 (regfile_n_27),
        .\id_instr_reg[23] (regfile_n_49),
        .\id_instr_reg[23]_0 (regfile_n_50),
        .\id_instr_reg[23]_1 (regfile_n_51),
        .\id_instr_reg[23]_10 (regfile_n_60),
        .\id_instr_reg[23]_11 (regfile_n_61),
        .\id_instr_reg[23]_12 (regfile_n_62),
        .\id_instr_reg[23]_13 (regfile_n_63),
        .\id_instr_reg[23]_14 (regfile_n_64),
        .\id_instr_reg[23]_15 (regfile_n_65),
        .\id_instr_reg[23]_16 (regfile_n_66),
        .\id_instr_reg[23]_17 (regfile_n_68),
        .\id_instr_reg[23]_18 (regfile_n_69),
        .\id_instr_reg[23]_19 (regfile_n_70),
        .\id_instr_reg[23]_2 (regfile_n_52),
        .\id_instr_reg[23]_20 (regfile_n_71),
        .\id_instr_reg[23]_21 (regfile_n_72),
        .\id_instr_reg[23]_22 (regfile_n_73),
        .\id_instr_reg[23]_23 (regfile_n_75),
        .\id_instr_reg[23]_24 (regfile_n_76),
        .\id_instr_reg[23]_25 (regfile_n_77),
        .\id_instr_reg[23]_26 (regfile_n_78),
        .\id_instr_reg[23]_27 (regfile_n_80),
        .\id_instr_reg[23]_28 (regfile_n_81),
        .\id_instr_reg[23]_29 (regfile_n_82),
        .\id_instr_reg[23]_3 (regfile_n_53),
        .\id_instr_reg[23]_30 (regfile_n_83),
        .\id_instr_reg[23]_31 (regfile_n_84),
        .\id_instr_reg[23]_32 (regfile_n_85),
        .\id_instr_reg[23]_33 (regfile_n_89),
        .\id_instr_reg[23]_34 (regfile_n_90),
        .\id_instr_reg[23]_35 (regfile_n_92),
        .\id_instr_reg[23]_36 (regfile_n_93),
        .\id_instr_reg[23]_37 (regfile_n_94),
        .\id_instr_reg[23]_38 (regfile_n_95),
        .\id_instr_reg[23]_39 (regfile_n_96),
        .\id_instr_reg[23]_4 (regfile_n_54),
        .\id_instr_reg[23]_40 (regfile_n_97),
        .\id_instr_reg[23]_41 (regfile_n_99),
        .\id_instr_reg[23]_42 (regfile_n_100),
        .\id_instr_reg[23]_43 (regfile_n_101),
        .\id_instr_reg[23]_44 (regfile_n_102),
        .\id_instr_reg[23]_45 (regfile_n_104),
        .\id_instr_reg[23]_46 (regfile_n_105),
        .\id_instr_reg[23]_47 (regfile_n_106),
        .\id_instr_reg[23]_48 (regfile_n_107),
        .\id_instr_reg[23]_5 (regfile_n_55),
        .\id_instr_reg[23]_6 (regfile_n_56),
        .\id_instr_reg[23]_7 (regfile_n_57),
        .\id_instr_reg[23]_8 (regfile_n_58),
        .\id_instr_reg[23]_9 (regfile_n_59),
        .\id_instr_reg[24] (regfile_n_67),
        .\id_instr_reg[24]_0 (regfile_n_74),
        .\id_instr_reg[24]_1 (regfile_n_79),
        .\id_instr_reg[24]_2 (regfile_n_86),
        .\id_instr_reg[24]_3 (regfile_n_87),
        .\id_instr_reg[24]_4 (regfile_n_88),
        .\id_instr_reg[24]_5 (regfile_n_91),
        .\id_instr_reg[24]_6 (regfile_n_98),
        .\id_instr_reg[24]_7 (regfile_n_103),
        .\id_instr_reg[24]_8 (regfile_n_108),
        .registers({registers[31:30],registers[27:26],registers[24:22],registers[19],registers[16:14],registers[11],registers[9],registers[7:6],registers[4],registers[0]}),
        .\registers_reg[10][31]_0 (mem_wb_n_15),
        .\registers_reg[11][31]_0 (mem_wb_n_16),
        .\registers_reg[12][31]_0 (mem_wb_n_17),
        .\registers_reg[13][31]_0 (mem_wb_n_18),
        .\registers_reg[14][31]_0 (mem_wb_n_19),
        .\registers_reg[15][31]_0 (mem_wb_n_20),
        .\registers_reg[16][31]_0 (mem_wb_n_21),
        .\registers_reg[17][31]_0 (mem_wb_n_22),
        .\registers_reg[18][31]_0 (mem_wb_n_23),
        .\registers_reg[19][31]_0 (mem_wb_n_24),
        .\registers_reg[20][31]_0 (mem_wb_n_25),
        .\registers_reg[21][31]_0 (mem_wb_n_26),
        .\registers_reg[22][31]_0 (mem_wb_n_27),
        .\registers_reg[23][31]_0 (mem_wb_n_28),
        .\registers_reg[24][31]_0 (mem_wb_n_29),
        .\registers_reg[25][31]_0 (mem_wb_n_30),
        .\registers_reg[26][31]_0 (mem_wb_n_31),
        .\registers_reg[27][31]_0 (mem_wb_n_32),
        .\registers_reg[28][31]_0 (mem_wb_n_33),
        .\registers_reg[29][31]_0 (mem_wb_n_34),
        .\registers_reg[2][31]_0 (mem_wb_n_7),
        .\registers_reg[30][0]_0 (reset_global),
        .\registers_reg[30][31]_0 (mem_wb_n_35),
        .\registers_reg[31][31]_0 (mem_wb_n_36),
        .\registers_reg[3][31]_0 (mem_wb_n_8),
        .\registers_reg[4][31]_0 (mem_wb_n_9),
        .\registers_reg[5][31]_0 (mem_wb_n_10),
        .\registers_reg[6][31]_0 (mem_wb_n_11),
        .\registers_reg[7][31]_0 (mem_wb_n_12),
        .\registers_reg[8][31]_0 (mem_wb_n_13),
        .\registers_reg[9][31]_0 (mem_wb_n_14));
  IBUF reset_btn_IBUF_inst
       (.I(reset_btn),
        .O(reset_btn_IBUF));
  LUT1 #(
    .INIT(2'h1)) 
    reset_global_i_1
       (.I0(locked),
        .O(reset_global_i_1_n_0));
  FDPE #(
    .INIT(1'b1)) 
    reset_global_reg
       (.C(clk_20M),
        .CE(1'b1),
        .D(1'b0),
        .PRE(reset_global_i_1_n_0),
        .Q(reset_global));
  OBUFT sl811_a0_OBUF_inst
       (.I(1'b0),
        .O(sl811_a0),
        .T(1'b1));
  OBUFT sl811_cs_n_OBUF_inst
       (.I(1'b0),
        .O(sl811_cs_n),
        .T(1'b1));
  OBUFT sl811_dack_n_OBUF_inst
       (.I(1'b0),
        .O(sl811_dack_n),
        .T(1'b1));
  OBUFT sl811_rd_n_OBUF_inst
       (.I(1'b0),
        .O(sl811_rd_n),
        .T(1'b1));
  OBUFT sl811_rst_n_OBUF_inst
       (.I(1'b0),
        .O(sl811_rst_n),
        .T(1'b1));
  OBUFT sl811_wr_n_OBUF_inst
       (.I(1'b0),
        .O(sl811_wr_n),
        .T(1'b1));
  mtimer timer_inst
       (.CO(interrupt),
        .D(p_1_in),
        .E({ex_mem_n_178,ex_mem_n_179}),
        .Q({mtime[63],mtime[61],mtime[59:57],mtime[55],mtime[53],mtime[51:49],mtime[47],mtime[45],mtime[43:41],mtime[39],mtime[37:33],mtime[31],mtime[29],mtime[27:25],mtime[23],mtime[21],mtime[19:17],mtime[15],mtime[13],mtime[11:9],mtime[7],mtime[5:0]}),
        .clk_out2(clk_20M),
        .mtime0(mtime0),
        .\mtime_reg[0]_0 (timer_inst_n_169),
        .\mtime_reg[0]_1 (reset_global),
        .\mtime_reg[12]_0 (timer_inst_n_173),
        .\mtime_reg[14]_0 (timer_inst_n_174),
        .\mtime_reg[16]_0 (timer_inst_n_175),
        .\mtime_reg[20]_0 (timer_inst_n_176),
        .\mtime_reg[22]_0 (timer_inst_n_177),
        .\mtime_reg[24]_0 (timer_inst_n_178),
        .\mtime_reg[28]_0 (timer_inst_n_179),
        .\mtime_reg[30]_0 (timer_inst_n_180),
        .\mtime_reg[6]_0 (timer_inst_n_171),
        .\mtime_reg[8]_0 (timer_inst_n_172),
        .\mtimecmp_reg[32]_0 ({ex_mem_n_276,ex_mem_n_277}),
        .\mtimecmp_reg[4]_0 (timer_inst_n_170),
        .\mtimecmp_reg[63]_0 ({mtimecmp[63:37],mtimecmp[35:5],mtimecmp[3:0]}),
        .\mtimecmp_reg[63]_1 (timer_wdata),
        .\wb_data[30]_i_2 (ex_mem_n_2));
  OBUFT txd_OBUF_inst
       (.I(1'b0),
        .O(txd),
        .T(1'b1));
  IBUF uart_dataready_IBUF_inst
       (.I(uart_dataready),
        .O(uart_dataready_IBUF));
  OBUF uart_rdn_OBUF_inst
       (.I(uart_rdn_OBUF),
        .O(uart_rdn));
  IBUF uart_tbre_IBUF_inst
       (.I(uart_tbre),
        .O(uart_tbre_IBUF));
  IBUF uart_tsre_IBUF_inst
       (.I(uart_tsre),
        .O(uart_tsre_IBUF));
  OBUF uart_wrn_OBUF_inst
       (.I(uart_wrn_OBUF),
        .O(uart_wrn));
  OBUFT \video_blue_OBUF[0]_inst 
       (.I(1'b0),
        .O(video_blue[0]),
        .T(1'b1));
  OBUFT \video_blue_OBUF[1]_inst 
       (.I(1'b0),
        .O(video_blue[1]),
        .T(1'b1));
  OBUFT video_clk_OBUF_inst
       (.I(1'b0),
        .O(video_clk),
        .T(1'b1));
  OBUFT video_de_OBUF_inst
       (.I(1'b0),
        .O(video_de),
        .T(1'b1));
  OBUFT \video_green_OBUF[0]_inst 
       (.I(1'b0),
        .O(video_green[0]),
        .T(1'b1));
  OBUFT \video_green_OBUF[1]_inst 
       (.I(1'b0),
        .O(video_green[1]),
        .T(1'b1));
  OBUFT \video_green_OBUF[2]_inst 
       (.I(1'b0),
        .O(video_green[2]),
        .T(1'b1));
  OBUFT video_hsync_OBUF_inst
       (.I(1'b0),
        .O(video_hsync),
        .T(1'b1));
  OBUFT \video_red_OBUF[0]_inst 
       (.I(1'b0),
        .O(video_red[0]),
        .T(1'b1));
  OBUFT \video_red_OBUF[1]_inst 
       (.I(1'b0),
        .O(video_red[1]),
        .T(1'b1));
  OBUFT \video_red_OBUF[2]_inst 
       (.I(1'b0),
        .O(video_red[2]),
        .T(1'b1));
  OBUFT video_vsync_OBUF_inst
       (.I(1'b0),
        .O(video_vsync),
        .T(1'b1));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
