ncverilog: 14.10-p001: (c) Copyright 1995-2014 Cadence Design Systems, Inc.
file: tbits.sv
  t.randomize;
            |
ncvlog: *W,FUNTSK (tbits.sv,171|12): function called as a task without void'().
	module worklib.test:sv
		errors: 0, warnings: 1
file: bits.v
	module worklib.bits:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.bits:v <0x1e466cde>
			streams:  48, words: 18020
		worklib.test:sv <0x51b3bae2>
			streams:  23, words: 25087
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                      Instances  Unique
		Modules:                      2       2
		Registers:                   33      41
		Scalar wires:                 5       -
		Vectored wires:               4       -
		Always blocks:                5       5
		Initial blocks:               6       6
		Clocking blocks:              1       1
		Cont. assignments:            1       3
		Pseudo assignments:           5       5
		SV Class declarations:        1       1
		SV Class specializations:     1       1
		Simulation timescale:      10ps
	Writing initial simulation snapshot: worklib.test:sv
Loading snapshot worklib.test:sv .................... Done
SVSEED default: 1
ncsim> source /apps/cadence/INCISIV141/tools/inca/files/ncsimrc
ncsim> run
 
 
all done with a smile
 
 
Simulation complete via $finish(1) at time 500276 NS + 0
./tbits.sv:184 $finish();
ncsim> exit
