<profile>

<section name = "Vivado HLS Report for 'conv'" level="0">
<item name = "Date">Sun Apr  7 13:15:19 2024
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">current_conv</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">50.00, 43.750, 6.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">77906, 77906, 77906, 77906, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_multiply_fu_292">multiply, 92, 92, 92, 92, none</column>
<column name="grp_load_feature_fu_301">load_feature, 100, 100, 100, 100, none</column>
<column name="grp_load_weight_fu_316">load_weight, 100, 100, 100, 100, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_chout">77870, 77870, 7787, -, -, 10, no</column>
<column name=" + loop_hout">7785, 7785, 1557, -, -, 5, no</column>
<column name="  ++ loop_wout">1555, 1555, 311, -, -, 5, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, 12, 0, 806</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">2, 49, 3933, 6682</column>
<column name="Memory">128, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 672</column>
<column name="Register">-, -, 1293, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">46, 27, 4, 15</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="conv_AXILiteS_s_axi_U">conv_AXILiteS_s_axi, 0, 0, 492, 808</column>
<column name="conv_fadd_32ns_32bkb_U27">conv_fadd_32ns_32bkb, 0, 2, 177, 385</column>
<column name="conv_gmem_m_axi_U">conv_gmem_m_axi, 2, 0, 512, 580</column>
<column name="conv_sdiv_32ns_32dEe_U28">conv_sdiv_32ns_32dEe, 0, 0, 394, 238</column>
<column name="conv_sdiv_32ns_32dEe_U29">conv_sdiv_32ns_32dEe, 0, 0, 394, 238</column>
<column name="grp_load_feature_fu_301">load_feature, 0, 18, 843, 1943</column>
<column name="grp_load_weight_fu_316">load_weight, 0, 6, 205, 257</column>
<column name="grp_multiply_fu_292">multiply, 0, 23, 916, 2233</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="feature_buffer_U">conv_feature_buffer, 64, 0, 0, 25600, 32, 1, 819200</column>
<column name="weight_buffer_U">conv_feature_buffer, 64, 0, 0, 25600, 32, 1, 819200</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp1_fu_432_p2">*, 3, 0, 20, 32, 32</column>
<column name="tmp_34_fu_456_p2">*, 3, 0, 20, 32, 32</column>
<column name="tmp_36_fu_476_p2">*, 3, 0, 20, 31, 32</column>
<column name="tmp_42_fu_511_p2">*, 3, 0, 20, 32, 32</column>
<column name="bias8_sum_fu_461_p2">+, 0, 0, 39, 32, 32</column>
<column name="cout_1_fu_450_p2">+, 0, 0, 38, 31, 1</column>
<column name="feature_out6_sum_fu_551_p2">+, 0, 0, 40, 33, 33</column>
<column name="grp_fu_390_p0">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_408_p0">+, 0, 0, 32, 32, 32</column>
<column name="h_1_fu_495_p2">+, 0, 0, 38, 31, 1</column>
<column name="hout_fu_426_p2">+, 0, 0, 39, 1, 32</column>
<column name="next_mul1_fu_436_p2">+, 0, 0, 39, 32, 32</column>
<column name="next_mul2_fu_481_p2">+, 0, 0, 39, 32, 32</column>
<column name="next_mul_fu_531_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_41_fu_506_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_47_fu_542_p2">+, 0, 0, 39, 32, 32</column>
<column name="w_1_fu_525_p2">+, 0, 0, 38, 31, 1</column>
<column name="wout_fu_420_p2">+, 0, 0, 39, 1, 32</column>
<column name="tmp_29_fu_396_p2">-, 0, 0, 32, 32, 32</column>
<column name="tmp_40_fu_501_p2">-, 0, 0, 39, 32, 32</column>
<column name="tmp_45_fu_536_p2">-, 0, 0, 39, 32, 32</column>
<column name="tmp_s_fu_378_p2">-, 0, 0, 32, 32, 32</column>
<column name="tmp_32_fu_445_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_37_fu_490_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_43_fu_520_p2">icmp, 0, 0, 18, 32, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">249, 58, 1, 58</column>
<column name="ap_sig_ioackin_gmem_ARREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem_WREADY">9, 2, 1, 2</column>
<column name="cout_reg_226">9, 2, 31, 62</column>
<column name="feature_buffer_address0">15, 3, 15, 45</column>
<column name="feature_buffer_ce0">15, 3, 1, 3</column>
<column name="feature_buffer_we0">9, 2, 1, 2</column>
<column name="gmem_ARADDR">21, 4, 32, 128</column>
<column name="gmem_ARBURST">15, 3, 2, 6</column>
<column name="gmem_ARCACHE">15, 3, 4, 12</column>
<column name="gmem_ARID">15, 3, 1, 3</column>
<column name="gmem_ARLEN">21, 4, 32, 128</column>
<column name="gmem_ARLOCK">15, 3, 2, 6</column>
<column name="gmem_ARPROT">15, 3, 3, 9</column>
<column name="gmem_ARQOS">15, 3, 4, 12</column>
<column name="gmem_ARREGION">15, 3, 4, 12</column>
<column name="gmem_ARSIZE">15, 3, 3, 9</column>
<column name="gmem_ARUSER">15, 3, 1, 3</column>
<column name="gmem_ARVALID">21, 4, 1, 4</column>
<column name="gmem_RREADY">21, 4, 1, 4</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="h_reg_248">9, 2, 31, 62</column>
<column name="phi_mul1_reg_237">9, 2, 32, 64</column>
<column name="phi_mul9_reg_259">9, 2, 32, 64</column>
<column name="phi_mul_reg_281">9, 2, 32, 64</column>
<column name="w_reg_270">9, 2, 31, 62</column>
<column name="weight_buffer_address0">15, 3, 15, 45</column>
<column name="weight_buffer_ce0">15, 3, 1, 3</column>
<column name="weight_buffer_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">57, 0, 57, 0</column>
<column name="ap_reg_ioackin_gmem_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem_WREADY">1, 0, 1, 0</column>
<column name="chin_read_reg_611">32, 0, 32, 0</column>
<column name="chout_read_reg_606">32, 0, 32, 0</column>
<column name="conv_sum_reg_752">32, 0, 32, 0</column>
<column name="cout_1_reg_684">31, 0, 31, 0</column>
<column name="cout_reg_226">31, 0, 31, 0</column>
<column name="feature_in1_reg_634">30, 0, 30, 0</column>
<column name="gmem_addr_1_reg_746">32, 0, 32, 0</column>
<column name="gmem_addr_read_reg_757">32, 0, 32, 0</column>
<column name="gmem_addr_reg_694">32, 0, 32, 0</column>
<column name="grp_load_feature_fu_301_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_load_weight_fu_316_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_multiply_fu_292_ap_start_reg">1, 0, 1, 0</column>
<column name="h_1_reg_713">31, 0, 31, 0</column>
<column name="h_reg_248">31, 0, 31, 0</column>
<column name="hin_read_reg_580">32, 0, 32, 0</column>
<column name="hout_reg_665">32, 0, 32, 0</column>
<column name="kx_read_reg_598">32, 0, 32, 0</column>
<column name="ky_read_reg_590">32, 0, 32, 0</column>
<column name="next_mul1_reg_676">32, 0, 32, 0</column>
<column name="next_mul2_reg_705">32, 0, 32, 0</column>
<column name="next_mul_reg_736">32, 0, 32, 0</column>
<column name="padding_read_reg_566">32, 0, 32, 0</column>
<column name="phi_mul1_reg_237">32, 0, 32, 0</column>
<column name="phi_mul9_reg_259">32, 0, 32, 0</column>
<column name="phi_mul_reg_281">32, 0, 32, 0</column>
<column name="stride_read_reg_572">32, 0, 32, 0</column>
<column name="tmp1_reg_671">32, 0, 32, 0</column>
<column name="tmp_1_cast_reg_649">30, 0, 32, 2</column>
<column name="tmp_2_cast_reg_654">30, 0, 33, 3</column>
<column name="tmp_34_reg_689">32, 0, 32, 0</column>
<column name="tmp_35_reg_624">30, 0, 30, 0</column>
<column name="tmp_36_reg_700">32, 0, 32, 0</column>
<column name="tmp_40_reg_718">32, 0, 32, 0</column>
<column name="tmp_42_reg_723">32, 0, 32, 0</column>
<column name="tmp_45_reg_741">32, 0, 32, 0</column>
<column name="tmp_46_reg_762">32, 0, 32, 0</column>
<column name="tmp_reg_619">30, 0, 30, 0</column>
<column name="w_1_reg_731">31, 0, 31, 0</column>
<column name="w_reg_270">31, 0, 31, 0</column>
<column name="weight3_reg_629">30, 0, 30, 0</column>
<column name="win_read_reg_585">32, 0, 32, 0</column>
<column name="wout_reg_659">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWADDR">in, 7, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARADDR">in, 7, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, conv, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, conv, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
