

================================================================
== Vitis HLS Report for 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s'
================================================================
* Date:           Sat Oct  4 21:50:14 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.151 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln247 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_6" [firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 2 'specpipeline' 'specpipeline_ln247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%in_elem_0_0_0_0_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %in_elem_0_0_0_0_0_val" [firmware/nnet_utils/nnet_conv_stream.h:246]   --->   Operation 3 'read' 'in_elem_0_0_0_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.71ns)   --->   "%p_s = memshiftread i16 @_ssdm_op_MemShiftRead.[256 x i16]P0A, i16 255, i16 %in_elem_0_0_0_0_0_val_read, i1 1" [firmware/nnet_utils/nnet_conv_stream.h:246]   --->   Operation 4 'memshiftread' 'p_s' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 256> <ShiftMem>
ST_1 : Operation 5 [1/1] (0.71ns)   --->   "%p_0 = memshiftread i16 @_ssdm_op_MemShiftRead.[256 x i16]P0A, i16 255, i16 %p_s, i1 1" [firmware/nnet_utils/nnet_conv_stream.h:246]   --->   Operation 5 'memshiftread' 'p_0' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 256> <ShiftMem>
ST_1 : Operation 6 [1/1] (0.71ns)   --->   "%p_1 = memshiftread i16 @_ssdm_op_MemShiftRead.[256 x i16]P0A, i16 255, i16 %p_0, i1 1" [firmware/nnet_utils/nnet_conv_stream.h:246]   --->   Operation 6 'memshiftread' 'p_1' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 16> <Depth = 256> <ShiftMem>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ret_ln253 = ret" [firmware/nnet_utils/nnet_conv_stream.h:253]   --->   Operation 7 'ret' 'ret_ln253' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 2.151ns
The critical path consists of the following:
	wire read operation ('in_elem_0_0_0_0_0_val_read', firmware/nnet_utils/nnet_conv_stream.h:246) on port 'in_elem_0_0_0_0_0_val' (firmware/nnet_utils/nnet_conv_stream.h:246) [3]  (0.000 ns)
	'memshiftread' operation 16 bit ('p_s', firmware/nnet_utils/nnet_conv_stream.h:246) [4]  (0.717 ns)
	'memshiftread' operation 16 bit ('p_0', firmware/nnet_utils/nnet_conv_stream.h:246) [5]  (0.717 ns)
	'memshiftread' operation 16 bit ('p_1', firmware/nnet_utils/nnet_conv_stream.h:246) [6]  (0.717 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
