Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date             : Wed Sep 12 01:50:03 2018
| Host             : debian-mgm running 64-bit Debian GNU/Linux testing (buster)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.808        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.650        |
| Device Static (W)        | 0.158        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 64.1         |
| Junction Temperature (C) | 45.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.004 |        6 |       --- |             --- |
| Slice Logic             |     0.002 |     2120 |       --- |             --- |
|   LUT as Logic          |     0.001 |      788 |     53200 |            1.48 |
|   Register              |    <0.001 |      511 |    106400 |            0.48 |
|   CARRY4                |    <0.001 |       11 |     13300 |            0.08 |
|   BUFG                  |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Shift Register |    <0.001 |       40 |     17400 |            0.23 |
|   F7/F8 Muxes           |    <0.001 |      129 |     53200 |            0.24 |
|   Others                |     0.000 |      552 |       --- |             --- |
| Signals                 |     0.007 |     1815 |       --- |             --- |
| Block RAM               |     0.001 |    103.5 |       140 |           73.93 |
| MMCM                    |     0.106 |        1 |         4 |           25.00 |
| I/O                     |     0.001 |       13 |       200 |            6.50 |
| PS7                     |     1.529 |        1 |       --- |             --- |
| Static Power            |     0.158 |          |           |                 |
| Total                   |     1.808 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.033 |       0.014 |      0.019 |
| Vccaux    |       1.800 |     0.075 |       0.059 |      0.016 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.008 |       0.000 |      0.008 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.750 |       0.718 |      0.031 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------+-------------------------------------------------------------+-----------------+
| Clock                           | Domain                                                      | Constraint (ns) |
+---------------------------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0                      | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clkfbout_design_1_clk_wiz_0_0   | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0     |            20.0 |
| sensor_ref_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/sensor_ref_design_1_clk_wiz_0_0   |           100.0 |
| sys_clock                       | sys_clock                                                   |            10.0 |
+---------------------------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| design_1_wrapper                                 |     1.650 |
|   design_1_i                                     |     1.649 |
|     CSI_RX_0                                     |     0.001 |
|       U0                                         |     0.001 |
|     Counter_0                                    |    <0.001 |
|       U0                                         |    <0.001 |
|     axi_interface_0                              |     0.004 |
|       U0                                         |     0.004 |
|         axi_interface_v2_37a_S00_AXI_inst        |     0.004 |
|     blk_mem_gen_0                                |     0.002 |
|       U0                                         |     0.002 |
|         inst_blk_mem_gen                         |     0.002 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.002 |
|             valid.cstr                           |     0.002 |
|               has_mux_b.B                        |    <0.001 |
|               ramloop[0].ram.r                   |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[10].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[11].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[12].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[13].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[14].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[15].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[16].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[17].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[18].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[19].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[1].ram.r                   |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[20].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[21].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[22].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[23].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[24].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[25].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[26].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[27].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[28].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[29].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[2].ram.r                   |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[30].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[31].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[32].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[33].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[34].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[35].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[36].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[37].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[38].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[39].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[3].ram.r                   |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[40].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[41].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[42].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[43].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[44].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[45].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[46].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[47].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[48].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[49].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[4].ram.r                   |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[50].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[51].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[52].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[53].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[54].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[55].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[56].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[57].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[58].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[59].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[5].ram.r                   |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[60].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[61].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[62].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[63].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[64].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[65].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[66].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[67].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[68].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[69].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[6].ram.r                   |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[70].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[71].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[72].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[73].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[74].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[75].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[76].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[77].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[78].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[79].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[7].ram.r                   |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[80].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[81].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[82].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[83].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[84].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[85].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[86].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[87].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[88].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[89].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[8].ram.r                   |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[90].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[91].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[9].ram.r                   |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|     clk_wiz_0                                    |     0.107 |
|       inst                                       |     0.107 |
|     processing_system7_0                         |     1.530 |
|       inst                                       |     1.530 |
|     ps7_0_axi_periph                             |     0.005 |
|       s00_couplers                               |     0.005 |
|         auto_pc                                  |     0.005 |
|           inst                                   |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s |     0.005 |
|               RD.ar_channel_0                    |     0.001 |
|                 ar_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               RD.r_channel_0                     |    <0.001 |
|                 rd_data_fifo_0                   |    <0.001 |
|                 transaction_fifo_0               |    <0.001 |
|               SI_REG                             |     0.002 |
|                 ar.ar_pipe                       |    <0.001 |
|                 aw.aw_pipe                       |    <0.001 |
|                 b.b_pipe                         |    <0.001 |
|                 r.r_pipe                         |    <0.001 |
|               WR.aw_channel_0                    |     0.001 |
|                 aw_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               WR.b_channel_0                     |    <0.001 |
|                 bid_fifo_0                       |    <0.001 |
|                 bresp_fifo_0                     |    <0.001 |
|     rst_ps7_0_100M                               |    <0.001 |
|       U0                                         |    <0.001 |
|         EXT_LPF                                  |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX              |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT              |    <0.001 |
|         SEQ                                      |    <0.001 |
|           SEQ_COUNTER                            |    <0.001 |
|     xlconcat_0                                   |     0.000 |
|     xlslice_0                                    |     0.000 |
|     xlslice_1                                    |     0.000 |
+--------------------------------------------------+-----------+


