D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_top_level_tb.sv {0 {vlog -work work -sv -stats=none D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_top_level_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling package experiment_top_level_tb_sv_unit
-- Importing package ising_config
-- Compiling module experiment_top_level_tb
** Error: D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_top_level_tb.sv(177): (vlog-2730) Undefined variable: 'instr_b_sel_reg'.
** Error: D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_top_level_tb.sv(181): (vlog-2110) Illegal reference to net "m2_axis_tdata".
** Error: D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_top_level_tb.sv(182): (vlog-2110) Illegal reference to net "m2_axis_tvalid".
** Error: D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_top_level_tb.sv(186): (vlog-2110) Illegal reference to net "m2_axis_tvalid".
** Error: D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_top_level_tb.sv(192): (vlog-2110) Illegal reference to net "m2_axis_tdata".
** Error: D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_top_level_tb.sv(193): (vlog-2110) Illegal reference to net "m2_axis_tvalid".
** Error: D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_top_level_tb.sv(197): (vlog-2110) Illegal reference to net "m2_axis_tdata".
** Error: D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_top_level_tb.sv(199): (vlog-2110) Illegal reference to net "m2_axis_tvalid".
** Error: D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_top_level_tb.sv(214): (vlog-2730) Undefined variable: 'run_reg'.
** Error: D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_top_level_tb.sv(235): (vlog-2730) Undefined variable: 'halt'.

} {6.0 16.0} {}} D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/config_reg.sv {1 {vlog -work work -sv -stats=none D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/config_reg.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling package config_reg_sv_unit
-- Importing package ising_config
-- Compiling module config_reg

Top level modules:
	config_reg

} {} {}} D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/adc_driver.sv {1 {vlog -work work -sv -stats=none D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/adc_driver.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling package adc_driver_sv_unit
-- Importing package ising_config
-- Compiling module adc_driver
-- Compiling module peak_detector

Top level modules:
	adc_driver

} {} {}} D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/axis_fifos.sv {1 {vlog -work work -sv -stats=none D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/axis_fifos.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module axis_fifo
-- Compiling module axis_async_fifo_def

Top level modules:
	axis_fifo
	axis_async_fifo_def

} {} {}} D:/repos/RFSoC_Ising_Machine/verilog_source/tb/adc_driver_tb.sv {1 {vlog -work work -sv -stats=none D:/repos/RFSoC_Ising_Machine/verilog_source/tb/adc_driver_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module adc_driver_tb

Top level modules:
	adc_driver_tb

} {} {}} D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/delay_cal.sv {1 {vlog -work work -sv -stats=none D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/delay_cal.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module delay_cal

Top level modules:
	delay_cal

} {} {}} D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_fsm_tb.sv {1 {vlog -work work -sv -stats=none D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_fsm_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling package experiment_fsm_tb_sv_unit
-- Importing package ising_config
-- Compiling module experiment_fsm_tb

Top level modules:
	experiment_fsm_tb

} {} {}} D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/fifo_wrappers.sv {1 {vlog -work work -sv -stats=none D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/fifo_wrappers.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module axis_sync_fifo
-- Compiling module axis_async_fifo

Top level modules:
	axis_sync_fifo
	axis_async_fifo

} {} {}} D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/dac_driver.sv {1 {vlog -work work -sv -stats=none D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/dac_driver.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling package dac_driver_sv_unit
-- Importing package ising_config
-- Compiling module dac_driver

Top level modules:
	dac_driver

} {} {}} D:/repos/RFSoC_Ising_Machine/verilog_source/tb/dac_driver_tb.sv {1 {vlog -work work -sv -stats=none D:/repos/RFSoC_Ising_Machine/verilog_source/tb/dac_driver_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling package dac_driver_tb_sv_unit
-- Importing package ising_config
-- Compiling module dac_driver_tb

Top level modules:
	dac_driver_tb

} {} {}} D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/shifter.sv {1 {vlog -work work -sv -stats=none D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/shifter.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module shifter

Top level modules:
	shifter

} {} {}} D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/experiment_fsm.sv {1 {vlog -work work -sv -stats=none D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/experiment_fsm.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling package experiment_fsm_sv_unit
-- Importing package ising_config
-- Compiling module experiment_fsm

Top level modules:
	experiment_fsm

} {} {}} D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/lookup_table.sv {1 {vlog -work work -sv -stats=none D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/lookup_table.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling package lookup_table_sv_unit
-- Importing package ising_config
-- Compiling module lookup_table

Top level modules:
	lookup_table

} {} {}} D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/output_scaler.sv {1 {vlog -work work -sv -stats=none D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/output_scaler.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling package output_scaler_sv_unit
-- Importing package ising_config
-- Compiling module output_scaler

Top level modules:
	output_scaler

} {} {}}
