
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /mnt/sda2/Program_Files/ISE/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/mnt/sda2/Program_Files/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/mnt/sda2/Program_Files/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
source /mnt/sda2/Documents/FPGA/xilinx/DisplayAdafruit/pa.fromHdl.tcl
# create_project -name DisplayAdafruit -dir "/mnt/sda2/Documents/FPGA/xilinx/DisplayAdafruit/planAhead_run_1" -part xc3s100ecp132-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "top.ucf" [current_fileset -constrset]
Adding file '/mnt/sda2/Documents/FPGA/xilinx/DisplayAdafruit/top.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {memory.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {spi.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {top.vhdl}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {pll2.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {fsm.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top top $srcset
# add_files [list {top.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s100ecp132-4
Using Verific elaboration
Parsing VHDL file "/mnt/sda2/Program_Files/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "/mnt/sda2/Program_Files/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "/mnt/sda2/Documents/FPGA/xilinx/DisplayAdafruit/spi.vhd" into library work
Parsing VHDL file "/mnt/sda2/Documents/FPGA/xilinx/DisplayAdafruit/pll2.vhd" into library work
Parsing VHDL file "/mnt/sda2/Documents/FPGA/xilinx/DisplayAdafruit/memory.vhd" into library work
Parsing VHDL file "/mnt/sda2/Documents/FPGA/xilinx/DisplayAdafruit/fsm.vhd" into library work
Parsing VHDL file "/mnt/sda2/Documents/FPGA/xilinx/DisplayAdafruit/top.vhdl" into library work
INFO: [Designutils 20-910] Reading macro library /mnt/sda2/Program_Files/ISE/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [/mnt/sda2/Program_Files/ISE/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [/mnt/sda2/Program_Files/ISE/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from /mnt/sda2/Program_Files/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockRegion.xml
Loading clock buffers from /mnt/sda2/Program_Files/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockBuffers.xml
Loading package from /mnt/sda2/Program_Files/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/Package.xml
Loading io standards from /mnt/sda2/Program_Files/ISE/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /mnt/sda2/Program_Files/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/SSORules.xml
Loading list of drcs for the architecture : /mnt/sda2/Program_Files/ISE/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library /mnt/sda2/Program_Files/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library /mnt/sda2/Program_Files/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [/mnt/sda2/Documents/FPGA/xilinx/DisplayAdafruit/top.ucf]
Finished Parsing UCF File [/mnt/sda2/Documents/FPGA/xilinx/DisplayAdafruit/top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 6389fe7a
update_compile_order -fileset sim_1
startgroup
set_property package_pin G12 [get_ports rsti]
endgroup
startgroup
set_property package_pin N3 [get_ports {sw[7]}]
endgroup
startgroup
set_property package_pin E2 [get_ports {sw[6]}]
endgroup
startgroup
set_property package_pin F3 [get_ports {sw[5]}]
endgroup
startgroup
set_property package_pin G3 [get_ports {sw[4]}]
endgroup
startgroup
set_property package_pin B4 [get_ports {sw[3]}]
endgroup
startgroup
set_property package_pin K3 [get_ports {sw[2]}]
endgroup
startgroup
set_property package_pin L3 [get_ports {sw[1]}]
endgroup
startgroup
set_property package_pin P11 [get_ports {sw[0]}]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun Jul 25 19:37:51 2021...
INFO: [Common 17-83] Releasing license: PlanAhead
