<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="inverter_example.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="inverter.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="inverter.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="inverter.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="inverter.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="inverter.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="inverter.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="inverter.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="inverter.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="inverter.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="inverter.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="inverter.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="inverter.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="inverter.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="inverter.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="inverter.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="inverter.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="inverter.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="inverter.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="inverter.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="inverter_beh.prj"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="inverter_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="inverter_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="inverter_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="inverter_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="inverter_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="inverter_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="inverter_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="inverter_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="inverter_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="inverter_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="inverter_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="inverter_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="inverter_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="inverter_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="inverter_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="inverter_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_inverter_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_inverter_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1542902725" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1542902725">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542903458" xil_pn:in_ck="7018415801601416787" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1542903458">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="inverter.vhd"/>
      <outfile xil_pn:name="tb_inverter.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1543253809" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2291702212624436430" xil_pn:start_ts="1543253809">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543253809" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-492038761172100684" xil_pn:start_ts="1543253809">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542902725" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7073682318626799290" xil_pn:start_ts="1542902725">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542903485" xil_pn:in_ck="7018415801601416787" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1542903485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="inverter.vhd"/>
      <outfile xil_pn:name="tb_inverter.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1543253810" xil_pn:in_ck="7018415801601416787" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4839384823610835065" xil_pn:start_ts="1543253809">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="inverter_beh.prj"/>
      <outfile xil_pn:name="inverter_isim_beh.exe"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1543253811" xil_pn:in_ck="2941482697726137681" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5635232048946119750" xil_pn:start_ts="1543253810">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="inverter_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1542902995" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1542902995">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542902995" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4810704195130398196" xil_pn:start_ts="1542902995">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542902995" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7073682318626799290" xil_pn:start_ts="1542902995">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542902995" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1542902995">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542902995" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2291702212624436430" xil_pn:start_ts="1542902995">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542902995" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1542902995">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542902995" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2876428469566085820" xil_pn:start_ts="1542902995">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542903000" xil_pn:in_ck="5481018487152716575" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="2538297903667397579" xil_pn:start_ts="1542902995">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="inverter.lso"/>
      <outfile xil_pn:name="inverter.ngc"/>
      <outfile xil_pn:name="inverter.ngr"/>
      <outfile xil_pn:name="inverter.prj"/>
      <outfile xil_pn:name="inverter.stx"/>
      <outfile xil_pn:name="inverter.syr"/>
      <outfile xil_pn:name="inverter.xst"/>
      <outfile xil_pn:name="inverter_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1542903000" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="7865387726301122343" xil_pn:start_ts="1542903000">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542903003" xil_pn:in_ck="5481018487152707829" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1172381459521835481" xil_pn:start_ts="1542903000">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="inverter.bld"/>
      <outfile xil_pn:name="inverter.ngd"/>
      <outfile xil_pn:name="inverter_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1542903007" xil_pn:in_ck="5481018487152707830" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1542903003">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="inverter.pcf"/>
      <outfile xil_pn:name="inverter_map.map"/>
      <outfile xil_pn:name="inverter_map.mrp"/>
      <outfile xil_pn:name="inverter_map.ncd"/>
      <outfile xil_pn:name="inverter_map.ngm"/>
      <outfile xil_pn:name="inverter_map.xrpt"/>
      <outfile xil_pn:name="inverter_summary.xml"/>
      <outfile xil_pn:name="inverter_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1542903015" xil_pn:in_ck="-5837204247777484017" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1542903007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="inverter.ncd"/>
      <outfile xil_pn:name="inverter.pad"/>
      <outfile xil_pn:name="inverter.par"/>
      <outfile xil_pn:name="inverter.ptwx"/>
      <outfile xil_pn:name="inverter.unroutes"/>
      <outfile xil_pn:name="inverter.xpi"/>
      <outfile xil_pn:name="inverter_pad.csv"/>
      <outfile xil_pn:name="inverter_pad.txt"/>
      <outfile xil_pn:name="inverter_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1542903015" xil_pn:in_ck="5481018487152707698" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1542903013">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="inverter.twr"/>
      <outfile xil_pn:name="inverter.twx"/>
    </transform>
  </transforms>

</generated_project>
