.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Right_Encoder_Cnt16_CounterUDB */
.set Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB04_A0
.set Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB04_A1
.set Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB04_D0
.set Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB04_D1
.set Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB04_F0
.set Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB04_F1
.set Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB05_A0
.set Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB05_A1
.set Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB05_D0
.set Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB05_D1
.set Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB05_F0
.set Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB05_F1
.set Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK, 0x80
.set Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS, 7
.set Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB04_CTL
.set Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK, 0x80
.set Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB04_MSK
.set Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__0__MASK, 0x01
.set Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__0__POS, 0
.set Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__1__MASK, 0x02
.set Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__1__POS, 1
.set Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__2__MASK, 0x04
.set Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__2__POS, 2
.set Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__3__MASK, 0x08
.set Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__3__POS, 3
.set Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__5__MASK, 0x20
.set Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__5__POS, 5
.set Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__6__MASK, 0x40
.set Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__6__POS, 6
.set Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__MASK, 0x6F
.set Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__MASK_REG, CYREG_B0_UDB05_MSK
.set Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__STATUS_REG, CYREG_B0_UDB05_ST

/* Left_Encoder_Cnt16_CounterUDB */
.set Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B1_UDB08_A0
.set Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B1_UDB08_A1
.set Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B1_UDB08_D0
.set Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B1_UDB08_D1
.set Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B1_UDB08_F0
.set Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B1_UDB08_F1
.set Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B1_UDB09_A0
.set Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B1_UDB09_A1
.set Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B1_UDB09_D0
.set Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B1_UDB09_D1
.set Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B1_UDB09_F0
.set Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B1_UDB09_F1
.set Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK, 0x80
.set Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS, 7
.set Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB09_CTL
.set Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK, 0x80
.set Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB09_MSK
.set Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__0__MASK, 0x01
.set Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__0__POS, 0
.set Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__1__MASK, 0x02
.set Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__1__POS, 1
.set Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__2__MASK, 0x04
.set Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__2__POS, 2
.set Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__3__MASK, 0x08
.set Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__3__POS, 3
.set Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__5__MASK, 0x20
.set Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__5__POS, 5
.set Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__6__MASK, 0x40
.set Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__6__POS, 6
.set Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__MASK, 0x6F
.set Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__MASK_REG, CYREG_B1_UDB09_MSK
.set Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__STATUS_REG, CYREG_B1_UDB09_ST

/* IMU_RXInternalInterrupt */
.set IMU_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set IMU_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set IMU_RXInternalInterrupt__INTC_MASK, 0x40000000
.set IMU_RXInternalInterrupt__INTC_NUMBER, 30
.set IMU_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set IMU_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_30
.set IMU_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set IMU_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* IMU_TXInternalInterrupt */
.set IMU_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set IMU_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set IMU_TXInternalInterrupt__INTC_MASK, 0x2000
.set IMU_TXInternalInterrupt__INTC_NUMBER, 13
.set IMU_TXInternalInterrupt__INTC_PRIOR_NUM, 7
.set IMU_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_13
.set IMU_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set IMU_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Right_Encoder_Interrupt */
.set Right_Encoder_Interrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Right_Encoder_Interrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Right_Encoder_Interrupt__INTC_MASK, 0x8000
.set Right_Encoder_Interrupt__INTC_NUMBER, 15
.set Right_Encoder_Interrupt__INTC_PRIOR_NUM, 7
.set Right_Encoder_Interrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set Right_Encoder_Interrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Right_Encoder_Interrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Left_Encoder_Interrupt */
.set Left_Encoder_Interrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Left_Encoder_Interrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Left_Encoder_Interrupt__INTC_MASK, 0x01
.set Left_Encoder_Interrupt__INTC_NUMBER, 0
.set Left_Encoder_Interrupt__INTC_PRIOR_NUM, 7
.set Left_Encoder_Interrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set Left_Encoder_Interrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Left_Encoder_Interrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Right_Encoder_bQuadDec */
.set Right_Encoder_bQuadDec_Stsreg__0__MASK, 0x01
.set Right_Encoder_bQuadDec_Stsreg__0__POS, 0
.set Right_Encoder_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Right_Encoder_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set Right_Encoder_bQuadDec_Stsreg__1__MASK, 0x02
.set Right_Encoder_bQuadDec_Stsreg__1__POS, 1
.set Right_Encoder_bQuadDec_Stsreg__2__MASK, 0x04
.set Right_Encoder_bQuadDec_Stsreg__2__POS, 2
.set Right_Encoder_bQuadDec_Stsreg__3__MASK, 0x08
.set Right_Encoder_bQuadDec_Stsreg__3__POS, 3
.set Right_Encoder_bQuadDec_Stsreg__MASK, 0x0F
.set Right_Encoder_bQuadDec_Stsreg__MASK_REG, CYREG_B0_UDB04_MSK
.set Right_Encoder_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Right_Encoder_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Right_Encoder_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Right_Encoder_bQuadDec_Stsreg__STATUS_CNT_REG, CYREG_B0_UDB04_ST_CTL
.set Right_Encoder_bQuadDec_Stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB04_ST_CTL
.set Right_Encoder_bQuadDec_Stsreg__STATUS_REG, CYREG_B0_UDB04_ST

/* Left_Encoder_bQuadDec */
.set Left_Encoder_bQuadDec_Stsreg__0__MASK, 0x01
.set Left_Encoder_bQuadDec_Stsreg__0__POS, 0
.set Left_Encoder_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set Left_Encoder_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set Left_Encoder_bQuadDec_Stsreg__1__MASK, 0x02
.set Left_Encoder_bQuadDec_Stsreg__1__POS, 1
.set Left_Encoder_bQuadDec_Stsreg__2__MASK, 0x04
.set Left_Encoder_bQuadDec_Stsreg__2__POS, 2
.set Left_Encoder_bQuadDec_Stsreg__3__MASK, 0x08
.set Left_Encoder_bQuadDec_Stsreg__3__POS, 3
.set Left_Encoder_bQuadDec_Stsreg__MASK, 0x0F
.set Left_Encoder_bQuadDec_Stsreg__MASK_REG, CYREG_B1_UDB08_MSK
.set Left_Encoder_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set Left_Encoder_bQuadDec_Stsreg__STATUS_REG, CYREG_B1_UDB08_ST

/* Right_Encoder_Pins */
.set Right_Encoder_Pins__0__MASK, 0x40
.set Right_Encoder_Pins__0__PC, CYREG_PRT5_PC6
.set Right_Encoder_Pins__0__PORT, 5
.set Right_Encoder_Pins__0__SHIFT, 6
.set Right_Encoder_Pins__1__MASK, 0x80
.set Right_Encoder_Pins__1__PC, CYREG_PRT5_PC7
.set Right_Encoder_Pins__1__PORT, 5
.set Right_Encoder_Pins__1__SHIFT, 7
.set Right_Encoder_Pins__AG, CYREG_PRT5_AG
.set Right_Encoder_Pins__AMUX, CYREG_PRT5_AMUX
.set Right_Encoder_Pins__BIE, CYREG_PRT5_BIE
.set Right_Encoder_Pins__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Right_Encoder_Pins__BYP, CYREG_PRT5_BYP
.set Right_Encoder_Pins__CTL, CYREG_PRT5_CTL
.set Right_Encoder_Pins__DM0, CYREG_PRT5_DM0
.set Right_Encoder_Pins__DM1, CYREG_PRT5_DM1
.set Right_Encoder_Pins__DM2, CYREG_PRT5_DM2
.set Right_Encoder_Pins__DR, CYREG_PRT5_DR
.set Right_Encoder_Pins__INP_DIS, CYREG_PRT5_INP_DIS
.set Right_Encoder_Pins__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Right_Encoder_Pins__LCD_EN, CYREG_PRT5_LCD_EN
.set Right_Encoder_Pins__MASK, 0xC0
.set Right_Encoder_Pins__PORT, 5
.set Right_Encoder_Pins__PRT, CYREG_PRT5_PRT
.set Right_Encoder_Pins__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Right_Encoder_Pins__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Right_Encoder_Pins__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Right_Encoder_Pins__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Right_Encoder_Pins__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Right_Encoder_Pins__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Right_Encoder_Pins__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Right_Encoder_Pins__PS, CYREG_PRT5_PS
.set Right_Encoder_Pins__SHIFT, 6
.set Right_Encoder_Pins__SLW, CYREG_PRT5_SLW

/* Left_Encoder_Pins */
.set Left_Encoder_Pins__0__MASK, 0x10
.set Left_Encoder_Pins__0__PC, CYREG_PRT5_PC4
.set Left_Encoder_Pins__0__PORT, 5
.set Left_Encoder_Pins__0__SHIFT, 4
.set Left_Encoder_Pins__1__MASK, 0x20
.set Left_Encoder_Pins__1__PC, CYREG_PRT5_PC5
.set Left_Encoder_Pins__1__PORT, 5
.set Left_Encoder_Pins__1__SHIFT, 5
.set Left_Encoder_Pins__AG, CYREG_PRT5_AG
.set Left_Encoder_Pins__AMUX, CYREG_PRT5_AMUX
.set Left_Encoder_Pins__BIE, CYREG_PRT5_BIE
.set Left_Encoder_Pins__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Left_Encoder_Pins__BYP, CYREG_PRT5_BYP
.set Left_Encoder_Pins__CTL, CYREG_PRT5_CTL
.set Left_Encoder_Pins__DM0, CYREG_PRT5_DM0
.set Left_Encoder_Pins__DM1, CYREG_PRT5_DM1
.set Left_Encoder_Pins__DM2, CYREG_PRT5_DM2
.set Left_Encoder_Pins__DR, CYREG_PRT5_DR
.set Left_Encoder_Pins__INP_DIS, CYREG_PRT5_INP_DIS
.set Left_Encoder_Pins__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Left_Encoder_Pins__LCD_EN, CYREG_PRT5_LCD_EN
.set Left_Encoder_Pins__MASK, 0x30
.set Left_Encoder_Pins__PORT, 5
.set Left_Encoder_Pins__PRT, CYREG_PRT5_PRT
.set Left_Encoder_Pins__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Left_Encoder_Pins__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Left_Encoder_Pins__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Left_Encoder_Pins__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Left_Encoder_Pins__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Left_Encoder_Pins__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Left_Encoder_Pins__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Left_Encoder_Pins__PS, CYREG_PRT5_PS
.set Left_Encoder_Pins__SHIFT, 4
.set Left_Encoder_Pins__SLW, CYREG_PRT5_SLW

/* MainTimer_TimerHW */
.set MainTimer_TimerHW__CAP0, CYREG_TMR0_CAP0
.set MainTimer_TimerHW__CAP1, CYREG_TMR0_CAP1
.set MainTimer_TimerHW__CFG0, CYREG_TMR0_CFG0
.set MainTimer_TimerHW__CFG1, CYREG_TMR0_CFG1
.set MainTimer_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set MainTimer_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set MainTimer_TimerHW__PER0, CYREG_TMR0_PER0
.set MainTimer_TimerHW__PER1, CYREG_TMR0_PER1
.set MainTimer_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set MainTimer_TimerHW__PM_ACT_MSK, 0x01
.set MainTimer_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set MainTimer_TimerHW__PM_STBY_MSK, 0x01
.set MainTimer_TimerHW__RT0, CYREG_TMR0_RT0
.set MainTimer_TimerHW__RT1, CYREG_TMR0_RT1
.set MainTimer_TimerHW__SR0, CYREG_TMR0_SR0

/* Right_Encoder_isr */
.set Right_Encoder_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Right_Encoder_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Right_Encoder_isr__INTC_MASK, 0x4000
.set Right_Encoder_isr__INTC_NUMBER, 14
.set Right_Encoder_isr__INTC_PRIOR_NUM, 7
.set Right_Encoder_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_14
.set Right_Encoder_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Right_Encoder_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_bus_reset */
.set USBUART_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_bus_reset__INTC_MASK, 0x4000000
.set USBUART_bus_reset__INTC_NUMBER, 26
.set USBUART_bus_reset__INTC_PRIOR_NUM, 7
.set USBUART_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_26
.set USBUART_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Left_Encoder_isr */
.set Left_Encoder_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Left_Encoder_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Left_Encoder_isr__INTC_MASK, 0x200000
.set Left_Encoder_isr__INTC_NUMBER, 21
.set Left_Encoder_isr__INTC_PRIOR_NUM, 7
.set Left_Encoder_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set Left_Encoder_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Left_Encoder_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_arb_int */
.set USBUART_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_arb_int__INTC_MASK, 0x400000
.set USBUART_arb_int__INTC_NUMBER, 22
.set USBUART_arb_int__INTC_PRIOR_NUM, 7
.set USBUART_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBUART_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_sof_int */
.set USBUART_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_sof_int__INTC_MASK, 0x80000
.set USBUART_sof_int__INTC_NUMBER, 19
.set USBUART_sof_int__INTC_PRIOR_NUM, 7
.set USBUART_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_19
.set USBUART_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Servo_0_PWMUDB */
.set Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK, 0x80
.set Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS, 7
.set Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB06_CTL
.set Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK, 0x80
.set Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB06_MSK
.set Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Servo_0_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set Servo_0_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set Servo_0_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set Servo_0_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set Servo_0_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Servo_0_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set Servo_0_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set Servo_0_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set Servo_0_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB07_A0
.set Servo_0_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB07_A1
.set Servo_0_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set Servo_0_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB07_D0
.set Servo_0_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB07_D1
.set Servo_0_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Servo_0_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set Servo_0_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB07_F0
.set Servo_0_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB07_F1
.set Servo_0_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set Servo_0_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set Servo_0_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set Servo_0_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set Servo_0_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set Servo_0_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set Servo_0_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set Servo_0_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set Servo_0_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB08_A0
.set Servo_0_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB08_A1
.set Servo_0_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set Servo_0_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB08_D0
.set Servo_0_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB08_D1
.set Servo_0_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set Servo_0_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set Servo_0_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB08_F0
.set Servo_0_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB08_F1
.set Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK, 0x01
.set Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS, 0
.set Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__1__MASK, 0x02
.set Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__1__POS, 1
.set Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK, 0x04
.set Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS, 2
.set Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK, 0x08
.set Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS, 3
.set Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK, 0x20
.set Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS, 5
.set Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__MASK, 0x2F
.set Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG, CYREG_B0_UDB08_MSK
.set Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG, CYREG_B0_UDB08_ST

/* Servo_1_PWMUDB */
.set Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK, 0x80
.set Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS, 7
.set Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB07_CTL
.set Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK, 0x80
.set Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB07_MSK
.set Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Servo_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set Servo_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set Servo_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set Servo_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set Servo_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Servo_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set Servo_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set Servo_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set Servo_1_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set Servo_1_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set Servo_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set Servo_1_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set Servo_1_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set Servo_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Servo_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set Servo_1_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set Servo_1_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB02_F1
.set Servo_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set Servo_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set Servo_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set Servo_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set Servo_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Servo_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set Servo_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set Servo_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set Servo_1_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB03_A0
.set Servo_1_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB03_A1
.set Servo_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set Servo_1_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB03_D0
.set Servo_1_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB03_D1
.set Servo_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Servo_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set Servo_1_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB03_F0
.set Servo_1_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB03_F1
.set Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK, 0x01
.set Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS, 0
.set Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__1__MASK, 0x02
.set Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__1__POS, 1
.set Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK, 0x04
.set Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS, 2
.set Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK, 0x08
.set Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS, 3
.set Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK, 0x20
.set Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS, 5
.set Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__MASK, 0x2F
.set Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG, CYREG_B0_UDB03_MSK
.set Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG, CYREG_B0_UDB03_ST

/* USBUART_dp_int */
.set USBUART_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_dp_int__INTC_MASK, 0x1000
.set USBUART_dp_int__INTC_NUMBER, 12
.set USBUART_dp_int__INTC_PRIOR_NUM, 7
.set USBUART_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBUART_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_1_ADC_SAR */
.set ADC_1_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_1_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_1_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_1_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_1_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_1_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_1_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_1_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_1_ADC_SAR__CSR7, CYREG_SAR1_CSR7
.set ADC_1_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_1_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_1_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_1_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_1_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_1_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_1_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_1_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_1_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_1_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_1_ADC_SAR__TRIM__TR0, CYREG_FLSHID_MFG_CFG_SAR1_TR0
.set ADC_1_ADC_SAR__TRIM__TR1, CYREG_FLSHID_MFG_CFG_SAR1_TR1
.set ADC_1_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_1_ADC_SAR__WRK1, CYREG_SAR1_WRK1

/* ADC_1_theACLK */
.set ADC_1_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_1_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_1_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_1_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_1_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_1_theACLK__PM_ACT_MSK, 0x01
.set ADC_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_1_theACLK__PM_STBY_MSK, 0x01

/* IMU_Interrupt */
.set IMU_Interrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set IMU_Interrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set IMU_Interrupt__INTC_MASK, 0x10000000
.set IMU_Interrupt__INTC_NUMBER, 28
.set IMU_Interrupt__INTC_PRIOR_NUM, 7
.set IMU_Interrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_28
.set IMU_Interrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set IMU_Interrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_1_Bypass */
.set ADC_1_Bypass__0__MASK, 0x04
.set ADC_1_Bypass__0__PC, CYREG_PRT0_PC2
.set ADC_1_Bypass__0__PORT, 0
.set ADC_1_Bypass__0__SHIFT, 2
.set ADC_1_Bypass__AG, CYREG_PRT0_AG
.set ADC_1_Bypass__AMUX, CYREG_PRT0_AMUX
.set ADC_1_Bypass__BIE, CYREG_PRT0_BIE
.set ADC_1_Bypass__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_1_Bypass__BYP, CYREG_PRT0_BYP
.set ADC_1_Bypass__CTL, CYREG_PRT0_CTL
.set ADC_1_Bypass__DM0, CYREG_PRT0_DM0
.set ADC_1_Bypass__DM1, CYREG_PRT0_DM1
.set ADC_1_Bypass__DM2, CYREG_PRT0_DM2
.set ADC_1_Bypass__DR, CYREG_PRT0_DR
.set ADC_1_Bypass__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_1_Bypass__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_1_Bypass__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_1_Bypass__MASK, 0x04
.set ADC_1_Bypass__PORT, 0
.set ADC_1_Bypass__PRT, CYREG_PRT0_PRT
.set ADC_1_Bypass__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_1_Bypass__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_1_Bypass__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_1_Bypass__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_1_Bypass__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_1_Bypass__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_1_Bypass__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_1_Bypass__PS, CYREG_PRT0_PS
.set ADC_1_Bypass__SHIFT, 2
.set ADC_1_Bypass__SLW, CYREG_PRT0_SLW

/* I2C_bI2C_UDB */
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__1__MASK, 0x02
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__1__POS, 1
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__2__MASK, 0x04
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__2__POS, 2
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__4__MASK, 0x10
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__4__POS, 4
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__5__MASK, 0x20
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__5__POS, 5
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__6__MASK, 0x40
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__6__POS, 6
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__7__MASK, 0x80
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__7__POS, 7
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB14_CTL
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB14_CTL
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__MASK, 0xF6
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB14_MSK
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set I2C_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set I2C_bI2C_UDB_Master_ClkGen_u0__A0_REG, CYREG_B0_UDB15_A0
.set I2C_bI2C_UDB_Master_ClkGen_u0__A1_REG, CYREG_B0_UDB15_A1
.set I2C_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set I2C_bI2C_UDB_Master_ClkGen_u0__D0_REG, CYREG_B0_UDB15_D0
.set I2C_bI2C_UDB_Master_ClkGen_u0__D1_REG, CYREG_B0_UDB15_D1
.set I2C_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set I2C_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set I2C_bI2C_UDB_Master_ClkGen_u0__F0_REG, CYREG_B0_UDB15_F0
.set I2C_bI2C_UDB_Master_ClkGen_u0__F1_REG, CYREG_B0_UDB15_F1
.set I2C_bI2C_UDB_Shifter_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set I2C_bI2C_UDB_Shifter_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set I2C_bI2C_UDB_Shifter_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set I2C_bI2C_UDB_Shifter_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set I2C_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set I2C_bI2C_UDB_Shifter_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set I2C_bI2C_UDB_Shifter_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set I2C_bI2C_UDB_Shifter_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set I2C_bI2C_UDB_Shifter_u0__A0_REG, CYREG_B0_UDB00_A0
.set I2C_bI2C_UDB_Shifter_u0__A1_REG, CYREG_B0_UDB00_A1
.set I2C_bI2C_UDB_Shifter_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set I2C_bI2C_UDB_Shifter_u0__D0_REG, CYREG_B0_UDB00_D0
.set I2C_bI2C_UDB_Shifter_u0__D1_REG, CYREG_B0_UDB00_D1
.set I2C_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set I2C_bI2C_UDB_Shifter_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set I2C_bI2C_UDB_Shifter_u0__F0_REG, CYREG_B0_UDB00_F0
.set I2C_bI2C_UDB_Shifter_u0__F1_REG, CYREG_B0_UDB00_F1
.set I2C_bI2C_UDB_StsReg__0__MASK, 0x01
.set I2C_bI2C_UDB_StsReg__0__POS, 0
.set I2C_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set I2C_bI2C_UDB_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set I2C_bI2C_UDB_StsReg__1__MASK, 0x02
.set I2C_bI2C_UDB_StsReg__1__POS, 1
.set I2C_bI2C_UDB_StsReg__2__MASK, 0x04
.set I2C_bI2C_UDB_StsReg__2__POS, 2
.set I2C_bI2C_UDB_StsReg__3__MASK, 0x08
.set I2C_bI2C_UDB_StsReg__3__POS, 3
.set I2C_bI2C_UDB_StsReg__4__MASK, 0x10
.set I2C_bI2C_UDB_StsReg__4__POS, 4
.set I2C_bI2C_UDB_StsReg__5__MASK, 0x20
.set I2C_bI2C_UDB_StsReg__5__POS, 5
.set I2C_bI2C_UDB_StsReg__MASK, 0x3F
.set I2C_bI2C_UDB_StsReg__MASK_REG, CYREG_B0_UDB01_MSK
.set I2C_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set I2C_bI2C_UDB_StsReg__STATUS_REG, CYREG_B0_UDB01_ST

/* I2C_IntClock */
.set I2C_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set I2C_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set I2C_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set I2C_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set I2C_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set I2C_IntClock__PM_ACT_MSK, 0x08
.set I2C_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set I2C_IntClock__PM_STBY_MSK, 0x08

/* IMU_IntClock */
.set IMU_IntClock__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set IMU_IntClock__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set IMU_IntClock__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set IMU_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set IMU_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set IMU_IntClock__PM_ACT_MSK, 0x10
.set IMU_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set IMU_IntClock__PM_STBY_MSK, 0x10

/* USBUART_ep_0 */
.set USBUART_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_0__INTC_MASK, 0x8000000
.set USBUART_ep_0__INTC_NUMBER, 27
.set USBUART_ep_0__INTC_PRIOR_NUM, 7
.set USBUART_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_27
.set USBUART_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_1 */
.set USBUART_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_1__INTC_MASK, 0x20000000
.set USBUART_ep_1__INTC_NUMBER, 29
.set USBUART_ep_1__INTC_PRIOR_NUM, 7
.set USBUART_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set USBUART_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_2 */
.set USBUART_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_2__INTC_MASK, 0x2000000
.set USBUART_ep_2__INTC_NUMBER, 25
.set USBUART_ep_2__INTC_PRIOR_NUM, 7
.set USBUART_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_25
.set USBUART_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_3 */
.set USBUART_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_3__INTC_MASK, 0x80000000
.set USBUART_ep_3__INTC_NUMBER, 31
.set USBUART_ep_3__INTC_PRIOR_NUM, 7
.set USBUART_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_31
.set USBUART_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* I2C_I2C_IRQ */
.set I2C_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_I2C_IRQ__INTC_MASK, 0x10
.set I2C_I2C_IRQ__INTC_NUMBER, 4
.set I2C_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set I2C_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* MainTimeISR */
.set MainTimeISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set MainTimeISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set MainTimeISR__INTC_MASK, 0x10000
.set MainTimeISR__INTC_NUMBER, 16
.set MainTimeISR__INTC_PRIOR_NUM, 7
.set MainTimeISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_16
.set MainTimeISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set MainTimeISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Right_Motor */
.set Right_Motor__0__MASK, 0x02
.set Right_Motor__0__PC, CYREG_PRT5_PC1
.set Right_Motor__0__PORT, 5
.set Right_Motor__0__SHIFT, 1
.set Right_Motor__AG, CYREG_PRT5_AG
.set Right_Motor__AMUX, CYREG_PRT5_AMUX
.set Right_Motor__BIE, CYREG_PRT5_BIE
.set Right_Motor__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Right_Motor__BYP, CYREG_PRT5_BYP
.set Right_Motor__CTL, CYREG_PRT5_CTL
.set Right_Motor__DM0, CYREG_PRT5_DM0
.set Right_Motor__DM1, CYREG_PRT5_DM1
.set Right_Motor__DM2, CYREG_PRT5_DM2
.set Right_Motor__DR, CYREG_PRT5_DR
.set Right_Motor__INP_DIS, CYREG_PRT5_INP_DIS
.set Right_Motor__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Right_Motor__LCD_EN, CYREG_PRT5_LCD_EN
.set Right_Motor__MASK, 0x02
.set Right_Motor__PORT, 5
.set Right_Motor__PRT, CYREG_PRT5_PRT
.set Right_Motor__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Right_Motor__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Right_Motor__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Right_Motor__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Right_Motor__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Right_Motor__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Right_Motor__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Right_Motor__PS, CYREG_PRT5_PS
.set Right_Motor__SHIFT, 1
.set Right_Motor__SLW, CYREG_PRT5_SLW

/* USBUART_USB */
.set USBUART_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBUART_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBUART_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBUART_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBUART_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBUART_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBUART_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBUART_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBUART_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBUART_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBUART_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBUART_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBUART_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBUART_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBUART_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBUART_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBUART_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBUART_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBUART_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBUART_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBUART_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBUART_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBUART_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBUART_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBUART_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBUART_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBUART_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBUART_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBUART_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBUART_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBUART_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBUART_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBUART_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBUART_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBUART_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBUART_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBUART_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBUART_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBUART_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBUART_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBUART_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBUART_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBUART_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBUART_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBUART_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBUART_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBUART_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBUART_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBUART_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBUART_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBUART_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBUART_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBUART_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBUART_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBUART_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBUART_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBUART_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBUART_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBUART_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBUART_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBUART_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBUART_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBUART_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBUART_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBUART_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBUART_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBUART_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBUART_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBUART_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBUART_USB__CR0, CYREG_USB_CR0
.set USBUART_USB__CR1, CYREG_USB_CR1
.set USBUART_USB__CWA, CYREG_USB_CWA
.set USBUART_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBUART_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBUART_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBUART_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBUART_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBUART_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBUART_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBUART_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBUART_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBUART_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBUART_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBUART_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBUART_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBUART_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBUART_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBUART_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBUART_USB__OSCLK_DR0, CYREG_USB_OSCLK_DR0
.set USBUART_USB__OSCLK_DR1, CYREG_USB_OSCLK_DR1
.set USBUART_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBUART_USB__PM_ACT_MSK, 0x01
.set USBUART_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBUART_USB__PM_STBY_MSK, 0x01
.set USBUART_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBUART_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBUART_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBUART_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBUART_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBUART_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBUART_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBUART_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBUART_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBUART_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBUART_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBUART_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBUART_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBUART_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBUART_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBUART_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBUART_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBUART_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBUART_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBUART_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBUART_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBUART_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBUART_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBUART_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBUART_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBUART_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBUART_USB__SOF0, CYREG_USB_SOF0
.set USBUART_USB__SOF1, CYREG_USB_SOF1
.set USBUART_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBUART_USB__USBIO_CR1, CYREG_USB_USBIO_CR1
.set USBUART_USB__USBIO_CR2, CYREG_USB_USBIO_CR2
.set USBUART_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN

/* Left_Motor */
.set Left_Motor__0__MASK, 0x01
.set Left_Motor__0__PC, CYREG_PRT5_PC0
.set Left_Motor__0__PORT, 5
.set Left_Motor__0__SHIFT, 0
.set Left_Motor__AG, CYREG_PRT5_AG
.set Left_Motor__AMUX, CYREG_PRT5_AMUX
.set Left_Motor__BIE, CYREG_PRT5_BIE
.set Left_Motor__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Left_Motor__BYP, CYREG_PRT5_BYP
.set Left_Motor__CTL, CYREG_PRT5_CTL
.set Left_Motor__DM0, CYREG_PRT5_DM0
.set Left_Motor__DM1, CYREG_PRT5_DM1
.set Left_Motor__DM2, CYREG_PRT5_DM2
.set Left_Motor__DR, CYREG_PRT5_DR
.set Left_Motor__INP_DIS, CYREG_PRT5_INP_DIS
.set Left_Motor__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Left_Motor__LCD_EN, CYREG_PRT5_LCD_EN
.set Left_Motor__MASK, 0x01
.set Left_Motor__PORT, 5
.set Left_Motor__PRT, CYREG_PRT5_PRT
.set Left_Motor__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Left_Motor__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Left_Motor__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Left_Motor__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Left_Motor__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Left_Motor__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Left_Motor__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Left_Motor__PS, CYREG_PRT5_PS
.set Left_Motor__SHIFT, 0
.set Left_Motor__SLW, CYREG_PRT5_SLW

/* USBUART_Dm */
.set USBUART_Dm__0__MASK, 0x80
.set USBUART_Dm__0__PC, CYREG_PRT15_PC7
.set USBUART_Dm__0__PORT, 15
.set USBUART_Dm__0__SHIFT, 7
.set USBUART_Dm__AG, CYREG_PRT15_AG
.set USBUART_Dm__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dm__BIE, CYREG_PRT15_BIE
.set USBUART_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dm__BYP, CYREG_PRT15_BYP
.set USBUART_Dm__CTL, CYREG_PRT15_CTL
.set USBUART_Dm__DM0, CYREG_PRT15_DM0
.set USBUART_Dm__DM1, CYREG_PRT15_DM1
.set USBUART_Dm__DM2, CYREG_PRT15_DM2
.set USBUART_Dm__DR, CYREG_PRT15_DR
.set USBUART_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dm__PORT, 15
.set USBUART_Dm__PRT, CYREG_PRT15_PRT
.set USBUART_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dm__PS, CYREG_PRT15_PS
.set USBUART_Dm__SLW, CYREG_PRT15_SLW

/* USBUART_Dp */
.set USBUART_Dp__0__MASK, 0x40
.set USBUART_Dp__0__PC, CYREG_PRT15_PC6
.set USBUART_Dp__0__PORT, 15
.set USBUART_Dp__0__SHIFT, 6
.set USBUART_Dp__AG, CYREG_PRT15_AG
.set USBUART_Dp__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dp__BIE, CYREG_PRT15_BIE
.set USBUART_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dp__BYP, CYREG_PRT15_BYP
.set USBUART_Dp__CTL, CYREG_PRT15_CTL
.set USBUART_Dp__DM0, CYREG_PRT15_DM0
.set USBUART_Dp__DM1, CYREG_PRT15_DM1
.set USBUART_Dp__DM2, CYREG_PRT15_DM2
.set USBUART_Dp__DR, CYREG_PRT15_DR
.set USBUART_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBUART_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dp__MASK, 0x40
.set USBUART_Dp__PORT, 15
.set USBUART_Dp__PRT, CYREG_PRT15_PRT
.set USBUART_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dp__PS, CYREG_PRT15_PS
.set USBUART_Dp__SHIFT, 6
.set USBUART_Dp__SLW, CYREG_PRT15_SLW
.set USBUART_Dp__SNAP, CYREG_PICU15_SNAP

/* ADC_1_IRQ */
.set ADC_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_1_IRQ__INTC_MASK, 0x800000
.set ADC_1_IRQ__INTC_NUMBER, 23
.set ADC_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set ADC_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Err_LED_1 */
.set Err_LED_1__0__MASK, 0x04
.set Err_LED_1__0__PC, CYREG_PRT6_PC2
.set Err_LED_1__0__PORT, 6
.set Err_LED_1__0__SHIFT, 2
.set Err_LED_1__AG, CYREG_PRT6_AG
.set Err_LED_1__AMUX, CYREG_PRT6_AMUX
.set Err_LED_1__BIE, CYREG_PRT6_BIE
.set Err_LED_1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Err_LED_1__BYP, CYREG_PRT6_BYP
.set Err_LED_1__CTL, CYREG_PRT6_CTL
.set Err_LED_1__DM0, CYREG_PRT6_DM0
.set Err_LED_1__DM1, CYREG_PRT6_DM1
.set Err_LED_1__DM2, CYREG_PRT6_DM2
.set Err_LED_1__DR, CYREG_PRT6_DR
.set Err_LED_1__INP_DIS, CYREG_PRT6_INP_DIS
.set Err_LED_1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Err_LED_1__LCD_EN, CYREG_PRT6_LCD_EN
.set Err_LED_1__MASK, 0x04
.set Err_LED_1__PORT, 6
.set Err_LED_1__PRT, CYREG_PRT6_PRT
.set Err_LED_1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Err_LED_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Err_LED_1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Err_LED_1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Err_LED_1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Err_LED_1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Err_LED_1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Err_LED_1__PS, CYREG_PRT6_PS
.set Err_LED_1__SHIFT, 2
.set Err_LED_1__SLW, CYREG_PRT6_SLW

/* Err_LED_2 */
.set Err_LED_2__0__MASK, 0x08
.set Err_LED_2__0__PC, CYREG_PRT6_PC3
.set Err_LED_2__0__PORT, 6
.set Err_LED_2__0__SHIFT, 3
.set Err_LED_2__AG, CYREG_PRT6_AG
.set Err_LED_2__AMUX, CYREG_PRT6_AMUX
.set Err_LED_2__BIE, CYREG_PRT6_BIE
.set Err_LED_2__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Err_LED_2__BYP, CYREG_PRT6_BYP
.set Err_LED_2__CTL, CYREG_PRT6_CTL
.set Err_LED_2__DM0, CYREG_PRT6_DM0
.set Err_LED_2__DM1, CYREG_PRT6_DM1
.set Err_LED_2__DM2, CYREG_PRT6_DM2
.set Err_LED_2__DR, CYREG_PRT6_DR
.set Err_LED_2__INP_DIS, CYREG_PRT6_INP_DIS
.set Err_LED_2__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Err_LED_2__LCD_EN, CYREG_PRT6_LCD_EN
.set Err_LED_2__MASK, 0x08
.set Err_LED_2__PORT, 6
.set Err_LED_2__PRT, CYREG_PRT6_PRT
.set Err_LED_2__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Err_LED_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Err_LED_2__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Err_LED_2__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Err_LED_2__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Err_LED_2__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Err_LED_2__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Err_LED_2__PS, CYREG_PRT6_PS
.set Err_LED_2__SHIFT, 3
.set Err_LED_2__SLW, CYREG_PRT6_SLW

/* IMU_BUART */
.set IMU_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB11_MSK
.set IMU_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set IMU_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set IMU_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set IMU_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB11_ST_CTL
.set IMU_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB11_ST_CTL
.set IMU_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB11_ST
.set IMU_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set IMU_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB11_CTL
.set IMU_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set IMU_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB11_CTL
.set IMU_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set IMU_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set IMU_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB11_MSK
.set IMU_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set IMU_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set IMU_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set IMU_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set IMU_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set IMU_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set IMU_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set IMU_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set IMU_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set IMU_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB05_A0
.set IMU_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB05_A1
.set IMU_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set IMU_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB05_D0
.set IMU_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB05_D1
.set IMU_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set IMU_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set IMU_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB05_F0
.set IMU_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB05_F1
.set IMU_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set IMU_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set IMU_BUART_sRX_RxSts__3__MASK, 0x08
.set IMU_BUART_sRX_RxSts__3__POS, 3
.set IMU_BUART_sRX_RxSts__4__MASK, 0x10
.set IMU_BUART_sRX_RxSts__4__POS, 4
.set IMU_BUART_sRX_RxSts__5__MASK, 0x20
.set IMU_BUART_sRX_RxSts__5__POS, 5
.set IMU_BUART_sRX_RxSts__MASK, 0x38
.set IMU_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB04_MSK
.set IMU_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set IMU_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB04_ST
.set IMU_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set IMU_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set IMU_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set IMU_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set IMU_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set IMU_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set IMU_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set IMU_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set IMU_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB11_A0
.set IMU_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB11_A1
.set IMU_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set IMU_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB11_D0
.set IMU_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB11_D1
.set IMU_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set IMU_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set IMU_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB11_F0
.set IMU_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB11_F1
.set IMU_BUART_sTX_TxSts__0__MASK, 0x01
.set IMU_BUART_sTX_TxSts__0__POS, 0
.set IMU_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set IMU_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set IMU_BUART_sTX_TxSts__1__MASK, 0x02
.set IMU_BUART_sTX_TxSts__1__POS, 1
.set IMU_BUART_sTX_TxSts__2__MASK, 0x04
.set IMU_BUART_sTX_TxSts__2__POS, 2
.set IMU_BUART_sTX_TxSts__3__MASK, 0x08
.set IMU_BUART_sTX_TxSts__3__POS, 3
.set IMU_BUART_sTX_TxSts__MASK, 0x0F
.set IMU_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB11_MSK
.set IMU_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set IMU_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB11_ST
.set IMU_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set IMU_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set IMU_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set IMU_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set IMU_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set IMU_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set IMU_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set IMU_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set IMU_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB10_A0
.set IMU_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB10_A1
.set IMU_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set IMU_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB10_D0
.set IMU_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB10_D1
.set IMU_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set IMU_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set IMU_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB10_F0
.set IMU_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB10_F1

/* PWM_Clock */
.set PWM_Clock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set PWM_Clock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set PWM_Clock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set PWM_Clock__CFG2_SRC_SEL_MASK, 0x07
.set PWM_Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set PWM_Clock__PM_ACT_MSK, 0x01
.set PWM_Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set PWM_Clock__PM_STBY_MSK, 0x01

/* Servo_Out */
.set Servo_Out__0__MASK, 0x04
.set Servo_Out__0__PC, CYREG_PRT5_PC2
.set Servo_Out__0__PORT, 5
.set Servo_Out__0__SHIFT, 2
.set Servo_Out__1__MASK, 0x08
.set Servo_Out__1__PC, CYREG_PRT5_PC3
.set Servo_Out__1__PORT, 5
.set Servo_Out__1__SHIFT, 3
.set Servo_Out__AG, CYREG_PRT5_AG
.set Servo_Out__AMUX, CYREG_PRT5_AMUX
.set Servo_Out__BIE, CYREG_PRT5_BIE
.set Servo_Out__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Servo_Out__BYP, CYREG_PRT5_BYP
.set Servo_Out__CTL, CYREG_PRT5_CTL
.set Servo_Out__DM0, CYREG_PRT5_DM0
.set Servo_Out__DM1, CYREG_PRT5_DM1
.set Servo_Out__DM2, CYREG_PRT5_DM2
.set Servo_Out__DR, CYREG_PRT5_DR
.set Servo_Out__INP_DIS, CYREG_PRT5_INP_DIS
.set Servo_Out__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Servo_Out__LCD_EN, CYREG_PRT5_LCD_EN
.set Servo_Out__MASK, 0x0C
.set Servo_Out__PORT, 5
.set Servo_Out__PRT, CYREG_PRT5_PRT
.set Servo_Out__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Servo_Out__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Servo_Out__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Servo_Out__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Servo_Out__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Servo_Out__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Servo_Out__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Servo_Out__PS, CYREG_PRT5_PS
.set Servo_Out__SHIFT, 2
.set Servo_Out__SLW, CYREG_PRT5_SLW

/* Soft_Kill */
.set Soft_Kill__0__MASK, 0x80
.set Soft_Kill__0__PC, CYREG_PRT2_PC7
.set Soft_Kill__0__PORT, 2
.set Soft_Kill__0__SHIFT, 7
.set Soft_Kill__AG, CYREG_PRT2_AG
.set Soft_Kill__AMUX, CYREG_PRT2_AMUX
.set Soft_Kill__BIE, CYREG_PRT2_BIE
.set Soft_Kill__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Soft_Kill__BYP, CYREG_PRT2_BYP
.set Soft_Kill__CTL, CYREG_PRT2_CTL
.set Soft_Kill__DM0, CYREG_PRT2_DM0
.set Soft_Kill__DM1, CYREG_PRT2_DM1
.set Soft_Kill__DM2, CYREG_PRT2_DM2
.set Soft_Kill__DR, CYREG_PRT2_DR
.set Soft_Kill__INP_DIS, CYREG_PRT2_INP_DIS
.set Soft_Kill__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Soft_Kill__LCD_EN, CYREG_PRT2_LCD_EN
.set Soft_Kill__MASK, 0x80
.set Soft_Kill__PORT, 2
.set Soft_Kill__PRT, CYREG_PRT2_PRT
.set Soft_Kill__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Soft_Kill__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Soft_Kill__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Soft_Kill__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Soft_Kill__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Soft_Kill__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Soft_Kill__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Soft_Kill__PS, CYREG_PRT2_PS
.set Soft_Kill__SHIFT, 7
.set Soft_Kill__SLW, CYREG_PRT2_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x02
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x02

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x04
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x04

/* ADC_In */
.set ADC_In__0__MASK, 0x01
.set ADC_In__0__PC, CYREG_PRT2_PC0
.set ADC_In__0__PORT, 2
.set ADC_In__0__SHIFT, 0
.set ADC_In__AG, CYREG_PRT2_AG
.set ADC_In__AMUX, CYREG_PRT2_AMUX
.set ADC_In__BIE, CYREG_PRT2_BIE
.set ADC_In__BIT_MASK, CYREG_PRT2_BIT_MASK
.set ADC_In__BYP, CYREG_PRT2_BYP
.set ADC_In__CTL, CYREG_PRT2_CTL
.set ADC_In__DM0, CYREG_PRT2_DM0
.set ADC_In__DM1, CYREG_PRT2_DM1
.set ADC_In__DM2, CYREG_PRT2_DM2
.set ADC_In__DR, CYREG_PRT2_DR
.set ADC_In__INP_DIS, CYREG_PRT2_INP_DIS
.set ADC_In__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set ADC_In__LCD_EN, CYREG_PRT2_LCD_EN
.set ADC_In__PORT, 2
.set ADC_In__PRT, CYREG_PRT2_PRT
.set ADC_In__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set ADC_In__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set ADC_In__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set ADC_In__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set ADC_In__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set ADC_In__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set ADC_In__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set ADC_In__PS, CYREG_PRT2_PS
.set ADC_In__SLW, CYREG_PRT2_SLW

/* SCL_1 */
.set SCL_1__0__MASK, 0x02
.set SCL_1__0__PC, CYREG_PRT4_PC1
.set SCL_1__0__PORT, 4
.set SCL_1__0__SHIFT, 1
.set SCL_1__AG, CYREG_PRT4_AG
.set SCL_1__AMUX, CYREG_PRT4_AMUX
.set SCL_1__BIE, CYREG_PRT4_BIE
.set SCL_1__BIT_MASK, CYREG_PRT4_BIT_MASK
.set SCL_1__BYP, CYREG_PRT4_BYP
.set SCL_1__CTL, CYREG_PRT4_CTL
.set SCL_1__DM0, CYREG_PRT4_DM0
.set SCL_1__DM1, CYREG_PRT4_DM1
.set SCL_1__DM2, CYREG_PRT4_DM2
.set SCL_1__DR, CYREG_PRT4_DR
.set SCL_1__INP_DIS, CYREG_PRT4_INP_DIS
.set SCL_1__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set SCL_1__LCD_EN, CYREG_PRT4_LCD_EN
.set SCL_1__MASK, 0x02
.set SCL_1__PORT, 4
.set SCL_1__PRT, CYREG_PRT4_PRT
.set SCL_1__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set SCL_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set SCL_1__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set SCL_1__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set SCL_1__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set SCL_1__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set SCL_1__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set SCL_1__PS, CYREG_PRT4_PS
.set SCL_1__SHIFT, 1
.set SCL_1__SLW, CYREG_PRT4_SLW

/* SDA_1 */
.set SDA_1__0__MASK, 0x01
.set SDA_1__0__PC, CYREG_PRT4_PC0
.set SDA_1__0__PORT, 4
.set SDA_1__0__SHIFT, 0
.set SDA_1__AG, CYREG_PRT4_AG
.set SDA_1__AMUX, CYREG_PRT4_AMUX
.set SDA_1__BIE, CYREG_PRT4_BIE
.set SDA_1__BIT_MASK, CYREG_PRT4_BIT_MASK
.set SDA_1__BYP, CYREG_PRT4_BYP
.set SDA_1__CTL, CYREG_PRT4_CTL
.set SDA_1__DM0, CYREG_PRT4_DM0
.set SDA_1__DM1, CYREG_PRT4_DM1
.set SDA_1__DM2, CYREG_PRT4_DM2
.set SDA_1__DR, CYREG_PRT4_DR
.set SDA_1__INP_DIS, CYREG_PRT4_INP_DIS
.set SDA_1__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set SDA_1__LCD_EN, CYREG_PRT4_LCD_EN
.set SDA_1__MASK, 0x01
.set SDA_1__PORT, 4
.set SDA_1__PRT, CYREG_PRT4_PRT
.set SDA_1__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set SDA_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set SDA_1__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set SDA_1__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set SDA_1__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set SDA_1__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set SDA_1__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set SDA_1__PS, CYREG_PRT4_PS
.set SDA_1__SHIFT, 0
.set SDA_1__SLW, CYREG_PRT4_SLW

/* Rx_1 */
.set Rx_1__0__MASK, 0x20
.set Rx_1__0__PC, CYREG_PRT2_PC5
.set Rx_1__0__PORT, 2
.set Rx_1__0__SHIFT, 5
.set Rx_1__AG, CYREG_PRT2_AG
.set Rx_1__AMUX, CYREG_PRT2_AMUX
.set Rx_1__BIE, CYREG_PRT2_BIE
.set Rx_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Rx_1__BYP, CYREG_PRT2_BYP
.set Rx_1__CTL, CYREG_PRT2_CTL
.set Rx_1__DM0, CYREG_PRT2_DM0
.set Rx_1__DM1, CYREG_PRT2_DM1
.set Rx_1__DM2, CYREG_PRT2_DM2
.set Rx_1__DR, CYREG_PRT2_DR
.set Rx_1__INP_DIS, CYREG_PRT2_INP_DIS
.set Rx_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Rx_1__LCD_EN, CYREG_PRT2_LCD_EN
.set Rx_1__MASK, 0x20
.set Rx_1__PORT, 2
.set Rx_1__PRT, CYREG_PRT2_PRT
.set Rx_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Rx_1__PS, CYREG_PRT2_PS
.set Rx_1__SHIFT, 5
.set Rx_1__SLW, CYREG_PRT2_SLW

/* Tx_1 */
.set Tx_1__0__MASK, 0x10
.set Tx_1__0__PC, CYREG_PRT2_PC4
.set Tx_1__0__PORT, 2
.set Tx_1__0__SHIFT, 4
.set Tx_1__AG, CYREG_PRT2_AG
.set Tx_1__AMUX, CYREG_PRT2_AMUX
.set Tx_1__BIE, CYREG_PRT2_BIE
.set Tx_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Tx_1__BYP, CYREG_PRT2_BYP
.set Tx_1__CTL, CYREG_PRT2_CTL
.set Tx_1__DM0, CYREG_PRT2_DM0
.set Tx_1__DM1, CYREG_PRT2_DM1
.set Tx_1__DM2, CYREG_PRT2_DM2
.set Tx_1__DR, CYREG_PRT2_DR
.set Tx_1__INP_DIS, CYREG_PRT2_INP_DIS
.set Tx_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Tx_1__LCD_EN, CYREG_PRT2_LCD_EN
.set Tx_1__MASK, 0x10
.set Tx_1__PORT, 2
.set Tx_1__PRT, CYREG_PRT2_PRT
.set Tx_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Tx_1__PS, CYREG_PRT2_PS
.set Tx_1__SHIFT, 4
.set Tx_1__SLW, CYREG_PRT2_SLW

/* Miscellaneous */
/* -- WARNING: define names containting LEOPARD or PANTHER are deprecated and will be removed in a future release */
.set CYDEV_BOOTLOADER_IO_COMP_USBUART, 2
.set CYDEV_BOOTLOADER_IO_COMP_I2C, 1
.set CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 0
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_MEMBER_5A, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_DIE_PANTHER, 2
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_DIE_PANTHER
.set CYDEV_BOOTLOADER_CHECKSUM_BASIC, 0
.set BCLK__BUS_CLK__HZ, 33000000
.set BCLK__BUS_CLK__KHZ, 33000
.set BCLK__BUS_CLK__MHZ, 33
.set CYDEV_APPLICATION_ID, 0x0000
.set CYDEV_APPLICATION_VERSION, 0x0000
.set CYDEV_BOOTLOADER_CHECKSUM, CYDEV_BOOTLOADER_CHECKSUM_BASIC
.set CYDEV_BOOTLOADER_CHECKSUM_CRC, 1
.set CYDEV_BOOTLOADER_FAST_VERIFY, 0
.set CYDEV_BOOTLOADER_VERSION, 0x0000
.set CYDEV_BOOTLOADER_WAIT_COMMAND, 1
.set CYDEV_BOOTLOADER_WAIT_TIME, 200
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x0E13C069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5A
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REV_PANTHER_PRODUCTION
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CONFIGURATION_COMPRESSED, 0
.set CYDEV_CONFIGURATION_DMA, 1
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_DMA
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CUSTOM_ID, 0x00000000
.set CYDEV_DATA_CACHE_ENABLED, 0
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_REQXRES, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DEBUG_ENABLE_MASK, 0x01
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DBG_DBE
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0, 5
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1, 5
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2, 5
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3, 5
.set CYDEV_VIO3_MV, 5000
.set CyBtldr_Custom_Interface, CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO
.set CyBtldr_I2C, CYDEV_BOOTLOADER_IO_COMP_I2C
.set CyBtldr_USBUART, CYDEV_BOOTLOADER_IO_COMP_USBUART
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
