
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.019909                       # Number of seconds simulated
sim_ticks                                2019908748500                       # Number of ticks simulated
final_tick                               2019908748500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 339841                       # Simulator instruction rate (inst/s)
host_op_rate                                   595614                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1372894375                       # Simulator tick rate (ticks/s)
host_mem_usage                                 600204                       # Number of bytes of host memory used
host_seconds                                  1471.28                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313781                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2019908748500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           38144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       319678464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          319716608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        38144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         38144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     39442336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        39442336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          9989952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9991144                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1232573                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1232573                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              18884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          158263815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             158282699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         18884                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            18884                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        19526791                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             19526791                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        19526791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             18884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         158263815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            177809490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     9991144                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1232573                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9991144                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1232573                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              639122304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  310912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                74940480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               319716608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             39442336                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   4858                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 61600                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            640660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            621083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            622529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            633058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            610932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            615803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            619848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            611579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            620116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            615428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           615130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           623728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           632627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           637672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           631494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           634599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             75511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             74409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             74504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             79545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             72182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             69870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             71864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             69416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             70995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             69568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            69386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            72877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            75300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            75392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            74917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75209                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2019890965500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               9991144                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              1232573                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 9986286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  70909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  70909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  70909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  70909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  70909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  70909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  70910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  70909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  70911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  70908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  70916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  70912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  70909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  70908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5558051                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    128.473593                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   110.024208                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   120.014834                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1744618     31.39%     31.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3577858     64.37%     95.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        97762      1.76%     97.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        26621      0.48%     98.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15342      0.28%     98.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        12352      0.22%     98.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10553      0.19%     98.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8171      0.15%     98.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        64774      1.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5558051                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        70908                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     140.833347                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     75.482968                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    191.499096                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        70795     99.84%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047          112      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         70908                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        70908                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.513581                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.491841                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.863283                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            52054     73.41%     73.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1293      1.82%     75.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17559     24.76%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         70908                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 232986884250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            420229746750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                49931430000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     23330.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42080.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       316.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        37.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    158.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     19.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.09                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  5062809                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  536371                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                45.81                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     179966.31                       # Average gap between requests
system.mem_ctrls.pageHitRate                    50.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              19738837020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              10491440685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             35525012880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3065711220                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         151233401280.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         123486421080                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           4872591360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    593931853560                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     81104891520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      62496213735                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           1085973064380                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            537.634712                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1736345195250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   5640842250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   64076174000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 222663936250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 211209488250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  213836346000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 1302481961750                       # Time in different power states
system.mem_ctrls_1.actEnergy              19945647120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              10601362860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             35777069160                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3046621680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         151272123600.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         123930883140                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           5004012000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    592786407780                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     82179244320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      62027988930                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           1086599997210                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            537.945088                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1735026564250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   5621110250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   64091834000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 221056864000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 214008346000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  215160678750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 1299969915500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2019908748500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2019908748500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 2019908748500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2019908748500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    2019908748500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       4039817497                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313781                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966677                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966677                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046952                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076416                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654669                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763598                       # number of memory refs
system.cpu.num_load_insts                   221285042                       # Number of load instructions
system.cpu.num_store_insts                   72478556                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 4039817497                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901001                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939430      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420252     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285042     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478556      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313781                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2019908748500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          17406374                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2047.441067                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           276403427                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          17408422                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.877569                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1628246500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2047.441067                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999727                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999727                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          734                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1093                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          212                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         311220271                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        311220271                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2019908748500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    205050239                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       205050239                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     71353188                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       71353188                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     276403427                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        276403427                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    276403427                       # number of overall hits
system.cpu.dcache.overall_hits::total       276403427                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     16283051                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      16283051                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1125371                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1125371                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     17408422                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       17408422                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     17408422                       # number of overall misses
system.cpu.dcache.overall_misses::total      17408422                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 999949504000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 999949504000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  50566494000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  50566494000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1050515998000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1050515998000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1050515998000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1050515998000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221333290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221333290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478559                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478559                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293811849                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293811849                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293811849                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293811849                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.073568                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.073568                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.015527                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015527                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.059250                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.059250                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.059250                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.059250                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 61410.450904                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61410.450904                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 44933.176704                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44933.176704                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 60345.274144                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60345.274144                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 60345.274144                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60345.274144                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      5159248                       # number of writebacks
system.cpu.dcache.writebacks::total           5159248                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     16283051                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     16283051                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1125371                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1125371                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     17408422                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     17408422                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     17408422                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     17408422                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 983666453000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 983666453000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  49441123000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  49441123000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1033107576000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1033107576000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1033107576000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1033107576000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.073568                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.073568                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.015527                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015527                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.059250                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059250                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.059250                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059250                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 60410.450904                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60410.450904                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 43933.176704                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43933.176704                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 59345.274144                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59345.274144                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 59345.274144                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59345.274144                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2019908748500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2019908748500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2019908748500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1300405                       # number of replacements
system.cpu.icache.tags.tagsinuse           454.849185                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           676017079                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1300865                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            519.667359                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   454.849185                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.888377                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.888377                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          460                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         678618809                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        678618809                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2019908748500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    676017079                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       676017079                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     676017079                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        676017079                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    676017079                       # number of overall hits
system.cpu.icache.overall_hits::total       676017079                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1300865                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1300865                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1300865                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1300865                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1300865                       # number of overall misses
system.cpu.icache.overall_misses::total       1300865                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  17002696000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  17002696000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  17002696000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  17002696000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  17002696000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  17002696000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317944                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317944                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317944                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317944                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001921                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001921                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001921                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001921                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001921                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001921                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13070.300146                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13070.300146                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13070.300146                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13070.300146                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13070.300146                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13070.300146                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1300405                       # number of writebacks
system.cpu.icache.writebacks::total           1300405                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1300865                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1300865                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1300865                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1300865                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1300865                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1300865                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  15701831000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  15701831000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  15701831000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  15701831000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  15701831000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  15701831000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001921                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001921                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001921                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001921                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001921                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001921                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12070.300146                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12070.300146                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12070.300146                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12070.300146                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12070.300146                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12070.300146                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2019908748500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2019908748500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2019908748500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   9958712                       # number of replacements
system.l2.tags.tagsinuse                 32659.074128                       # Cycle average of tags in use
system.l2.tags.total_refs                    27424586                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9991480                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.744797                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               18289189000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.741403                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         11.415448                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      32645.917277                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000348                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.996274                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996676                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          554                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4526                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        18104                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         9584                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 159655744                       # Number of tag accesses
system.l2.tags.data_accesses                159655744                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2019908748500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      5159248                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5159248                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1300405                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1300405                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             684126                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                684126                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         1299673                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1299673                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        6734344                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6734344                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               1299673                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               7418470                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8718143                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              1299673                       # number of overall hits
system.l2.overall_hits::cpu.data              7418470                       # number of overall hits
system.l2.overall_hits::total                 8718143                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           441245                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              441245                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1192                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1192                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      9548707                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         9548707                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1192                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             9989952                       # number of demand (read+write) misses
system.l2.demand_misses::total                9991144                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1192                       # number of overall misses
system.l2.overall_misses::cpu.data            9989952                       # number of overall misses
system.l2.overall_misses::total               9991144                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  40569743500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   40569743500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    103967000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    103967000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 888531203500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 888531203500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     103967000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  929100947000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     929204914000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    103967000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 929100947000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    929204914000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      5159248                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5159248                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1300405                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1300405                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        1125371                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1125371                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1300865                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1300865                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     16283051                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      16283051                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1300865                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          17408422                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             18709287                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1300865                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         17408422                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            18709287                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.392088                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.392088                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.000916                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000916                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.586420                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.586420                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.000916                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.573857                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.534021                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.000916                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.573857                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.534021                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 91943.803329                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91943.803329                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 87220.637584                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87220.637584                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 93052.515225                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93052.515225                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 87220.637584                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 93003.544662                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93002.854728                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 87220.637584                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 93003.544662                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93002.854728                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1232573                       # number of writebacks
system.l2.writebacks::total                   1232573                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data       441245                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         441245                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1192                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1192                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      9548707                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      9548707                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1192                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        9989952                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           9991144                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1192                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       9989952                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9991144                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  36157293500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  36157293500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     92047000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     92047000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 793044133500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 793044133500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     92047000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 829201427000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 829293474000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     92047000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 829201427000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 829293474000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.392088                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.392088                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.000916                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000916                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.586420                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.586420                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.000916                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.573857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.534021                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.000916                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.573857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.534021                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 81943.803329                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81943.803329                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 77220.637584                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77220.637584                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 83052.515225                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83052.515225                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 77220.637584                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 83003.544662                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83002.854728                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 77220.637584                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 83003.544662                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83002.854728                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      19949060                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      9957916                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2019908748500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9549899                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1232573                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8725343                       # Transaction distribution
system.membus.trans_dist::ReadExReq            441245                       # Transaction distribution
system.membus.trans_dist::ReadExResp           441245                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9549899                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     29940204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     29940204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               29940204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    359158944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    359158944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               359158944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9991144                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9991144    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9991144                       # Request fanout histogram
system.membus.reqLayer2.occupancy         22426950000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        34431570250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     37416066                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     18706779                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            796                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          796                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2019908748500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          17583916                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6391821                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1300405                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        20973265                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1125371                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1125371                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1300865                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     16283051                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3902135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     52223218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              56125353                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     83240640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    722165440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              805406080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9958712                       # Total snoops (count)
system.tol2bus.snoopTraffic                  39442336                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         28667999                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000028                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005269                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               28667203    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    796      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           28667999                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        21937859500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1300865000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17408422000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
