Classic Timing Analyzer report for CPU_6bit
Sat Jun 22 23:06:12 2019
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLOCK_27'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                     ;
+------------------------------+-------+---------------+----------------------------------+-----------------------+------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                  ; To                                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------------------+------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.909 ns                         ; KEY[0]                ; timing:timingGenerator|countsec[1] ; --         ; CLOCK_27 ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 14.560 ns                        ; reg_A:Register_A|Q[2] ; HEX7[5]                            ; CLOCK_27   ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 9.898 ns                         ; SW[14]                ; LEDR[14]                           ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 3.048 ns                         ; SW[6]                 ; IR:InstructionRegister|Q[1]        ; --         ; CLOCK_27 ; 0            ;
; Clock Setup: 'CLOCK_27'      ; N/A   ; None          ; 255.30 MHz ( period = 3.917 ns ) ; reg_B:Register_B|Q[0] ; ALU:Operation|Yout[1]              ; CLOCK_27   ; CLOCK_27 ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                       ;                                    ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------------------+------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK_27        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_27'                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 255.30 MHz ( period = 3.917 ns )               ; reg_B:Register_B|Q[0]              ; ALU:Operation|Yout[1]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.548 ns                ;
; N/A   ; 265.67 MHz ( period = 3.764 ns )               ; reg_B:Register_B|Q[0]              ; ALU:Operation|Yout[5]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.395 ns                ;
; N/A   ; 269.83 MHz ( period = 3.706 ns )               ; reg_B:Register_B|Q[2]              ; ALU:Operation|Yout[5]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.336 ns                ;
; N/A   ; 272.48 MHz ( period = 3.670 ns )               ; reg_B:Register_B|Q[0]              ; ALU:Operation|Yout[4]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.301 ns                ;
; N/A   ; 273.90 MHz ( period = 3.651 ns )               ; IR:InstructionRegister|Q[10]       ; ALU:Operation|Yout[1]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.278 ns                ;
; N/A   ; 276.85 MHz ( period = 3.612 ns )               ; reg_B:Register_B|Q[2]              ; ALU:Operation|Yout[4]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.242 ns                ;
; N/A   ; 278.32 MHz ( period = 3.593 ns )               ; reg_A:Register_A|Q[0]              ; ALU:Operation|Yout[5]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.225 ns                ;
; N/A   ; 278.78 MHz ( period = 3.587 ns )               ; reg_B:Register_B|Q[0]              ; ALU:Operation|Yout[2]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.217 ns                ;
; N/A   ; 279.17 MHz ( period = 3.582 ns )               ; reg_B:Register_B|Q[4]              ; ALU:Operation|Yout[1]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.213 ns                ;
; N/A   ; 280.50 MHz ( period = 3.565 ns )               ; reg_B:Register_B|Q[4]              ; ALU:Operation|Yout[2]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.195 ns                ;
; N/A   ; 280.90 MHz ( period = 3.560 ns )               ; IR:InstructionRegister|Q[10]       ; ALU:Operation|Yout[2]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.186 ns                ;
; N/A   ; 281.45 MHz ( period = 3.553 ns )               ; reg_B:Register_B|Q[4]              ; ALU:Operation|Yout[5]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.184 ns                ;
; N/A   ; 281.85 MHz ( period = 3.548 ns )               ; IR:InstructionRegister|Q[10]       ; ALU:Operation|Yout[5]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.175 ns                ;
; N/A   ; 282.97 MHz ( period = 3.534 ns )               ; reg_A:Register_A|Q[4]              ; ALU:Operation|Yout[1]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.166 ns                ;
; N/A   ; 284.58 MHz ( period = 3.514 ns )               ; reg_A:Register_A|Q[4]              ; ALU:Operation|Yout[2]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.145 ns                ;
; N/A   ; 285.06 MHz ( period = 3.508 ns )               ; reg_A:Register_A|Q[1]              ; ALU:Operation|Yout[5]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.140 ns                ;
; N/A   ; 285.55 MHz ( period = 3.502 ns )               ; reg_A:Register_A|Q[4]              ; ALU:Operation|Yout[5]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.134 ns                ;
; N/A   ; 285.80 MHz ( period = 3.499 ns )               ; reg_A:Register_A|Q[0]              ; ALU:Operation|Yout[4]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.131 ns                ;
; N/A   ; 286.29 MHz ( period = 3.493 ns )               ; reg_A:Register_A|Q[0]              ; ALU:Operation|Yout[1]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.125 ns                ;
; N/A   ; 287.85 MHz ( period = 3.474 ns )               ; reg_B:Register_B|Q[0]              ; ALU:Operation|Yout[0]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.105 ns                ;
; N/A   ; 288.77 MHz ( period = 3.463 ns )               ; reg_B:Register_B|Q[1]              ; ALU:Operation|Yout[1]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.094 ns                ;
; N/A   ; 289.10 MHz ( period = 3.459 ns )               ; reg_B:Register_B|Q[4]              ; ALU:Operation|Yout[4]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.090 ns                ;
; N/A   ; 289.52 MHz ( period = 3.454 ns )               ; reg_B:Register_B|Q[1]              ; ALU:Operation|Yout[5]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.085 ns                ;
; N/A   ; 289.52 MHz ( period = 3.454 ns )               ; IR:InstructionRegister|Q[10]       ; ALU:Operation|Yout[4]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.081 ns                ;
; N/A   ; 290.19 MHz ( period = 3.446 ns )               ; reg_B:Register_B|Q[1]              ; ALU:Operation|Yout[2]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.076 ns                ;
; N/A   ; 291.04 MHz ( period = 3.436 ns )               ; reg_B:Register_B|Q[3]              ; ALU:Operation|Yout[5]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.066 ns                ;
; N/A   ; 292.57 MHz ( period = 3.418 ns )               ; reg_A:Register_A|Q[2]              ; ALU:Operation|Yout[5]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.050 ns                ;
; N/A   ; 292.91 MHz ( period = 3.414 ns )               ; reg_A:Register_A|Q[1]              ; ALU:Operation|Yout[4]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.046 ns                ;
; N/A   ; 293.43 MHz ( period = 3.408 ns )               ; reg_A:Register_A|Q[4]              ; ALU:Operation|Yout[4]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.040 ns                ;
; N/A   ; 295.68 MHz ( period = 3.382 ns )               ; reg_B:Register_B|Q[0]              ; ALU:Operation|Yout[3]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.012 ns                ;
; N/A   ; 296.38 MHz ( period = 3.374 ns )               ; reg_A:Register_A|Q[3]              ; ALU:Operation|Yout[5]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.006 ns                ;
; N/A   ; 296.82 MHz ( period = 3.369 ns )               ; reg_A:Register_A|Q[0]              ; ALU:Operation|Yout[2]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.000 ns                ;
; N/A   ; 297.62 MHz ( period = 3.360 ns )               ; reg_B:Register_B|Q[4]              ; ALU:Operation|Yout[3]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 2.990 ns                ;
; N/A   ; 297.62 MHz ( period = 3.360 ns )               ; reg_B:Register_B|Q[1]              ; ALU:Operation|Yout[4]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 2.991 ns                ;
; N/A   ; 298.06 MHz ( period = 3.355 ns )               ; IR:InstructionRegister|Q[10]       ; ALU:Operation|Yout[3]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 2.981 ns                ;
; N/A   ; 299.22 MHz ( period = 3.342 ns )               ; reg_B:Register_B|Q[3]              ; ALU:Operation|Yout[4]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 2.972 ns                ;
; N/A   ; 300.84 MHz ( period = 3.324 ns )               ; reg_A:Register_A|Q[2]              ; ALU:Operation|Yout[4]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 2.956 ns                ;
; N/A   ; 301.57 MHz ( period = 3.316 ns )               ; reg_B:Register_B|Q[2]              ; ALU:Operation|Yout[3]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 2.945 ns                ;
; N/A   ; 301.93 MHz ( period = 3.312 ns )               ; reg_A:Register_A|Q[1]              ; ALU:Operation|Yout[3]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 2.943 ns                ;
; N/A   ; 302.21 MHz ( period = 3.309 ns )               ; reg_A:Register_A|Q[4]              ; ALU:Operation|Yout[3]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 2.940 ns                ;
; N/A   ; 304.88 MHz ( period = 3.280 ns )               ; reg_A:Register_A|Q[3]              ; ALU:Operation|Yout[4]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 2.912 ns                ;
; N/A   ; 305.34 MHz ( period = 3.275 ns )               ; reg_A:Register_A|Q[1]              ; ALU:Operation|Yout[1]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 2.907 ns                ;
; N/A   ; 306.65 MHz ( period = 3.261 ns )               ; reg_B:Register_B|Q[1]              ; ALU:Operation|Yout[3]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 2.891 ns                ;
; N/A   ; 307.22 MHz ( period = 3.255 ns )               ; reg_A:Register_A|Q[1]              ; ALU:Operation|Yout[2]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 2.886 ns                ;
; N/A   ; 311.72 MHz ( period = 3.208 ns )               ; IR:InstructionRegister|Q[10]       ; ALU:Operation|Yout[0]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 2.835 ns                ;
; N/A   ; 312.01 MHz ( period = 3.205 ns )               ; reg_B:Register_B|Q[2]              ; ALU:Operation|Yout[2]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 2.834 ns                ;
; N/A   ; 316.06 MHz ( period = 3.164 ns )               ; reg_A:Register_A|Q[0]              ; ALU:Operation|Yout[3]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 2.795 ns                ;
; N/A   ; 327.76 MHz ( period = 3.051 ns )               ; reg_A:Register_A|Q[0]              ; ALU:Operation|Yout[0]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 2.683 ns                ;
; N/A   ; 333.78 MHz ( period = 2.996 ns )               ; reg_A:Register_A|Q[2]              ; ALU:Operation|Yout[3]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 2.627 ns                ;
; N/A   ; 341.18 MHz ( period = 2.931 ns )               ; reg_B:Register_B|Q[3]              ; ALU:Operation|Yout[3]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 2.560 ns                ;
; N/A   ; 346.02 MHz ( period = 2.890 ns )               ; IR:InstructionRegister|Q[11]       ; ALU:Operation|Yout[2]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 2.516 ns                ;
; N/A   ; 346.38 MHz ( period = 2.887 ns )               ; IR:InstructionRegister|Q[12]       ; ALU:Operation|Yout[2]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 2.513 ns                ;
; N/A   ; 346.50 MHz ( period = 2.886 ns )               ; IR:InstructionRegister|Q[12]       ; ALU:Operation|Yout[1]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 2.513 ns                ;
; N/A   ; 346.50 MHz ( period = 2.886 ns )               ; reg_A:Register_A|Q[2]              ; ALU:Operation|Yout[2]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 2.517 ns                ;
; N/A   ; 348.92 MHz ( period = 2.866 ns )               ; reg_A:Register_A|Q[3]              ; ALU:Operation|Yout[3]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 2.497 ns                ;
; N/A   ; 367.92 MHz ( period = 2.718 ns )               ; IR:InstructionRegister|Q[12]       ; ALU:Operation|Yout[0]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 2.345 ns                ;
; N/A   ; 376.79 MHz ( period = 2.654 ns )               ; IR:InstructionRegister|Q[11]       ; ALU:Operation|Yout[1]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 2.281 ns                ;
; N/A   ; 383.29 MHz ( period = 2.609 ns )               ; IR:InstructionRegister|Q[11]       ; ALU:Operation|Yout[0]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 2.236 ns                ;
; N/A   ; 388.65 MHz ( period = 2.573 ns )               ; IR:InstructionRegister|Q[11]       ; ALU:Operation|Yout[3]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 2.199 ns                ;
; N/A   ; 389.11 MHz ( period = 2.570 ns )               ; IR:InstructionRegister|Q[12]       ; ALU:Operation|Yout[3]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 2.196 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; DR:DataRegister|Q[0]               ; reg_B:Register_B|Q[0]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 1.809 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; IR:InstructionRegister|Q[11]       ; ALU:Operation|Yout[5]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 1.616 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; IR:InstructionRegister|Q[11]       ; ALU:Operation|Yout[4]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 1.615 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; IR:InstructionRegister|Q[9]        ; reg_A:Register_A|Q[4]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 1.552 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; IR:InstructionRegister|Q[1]        ; reg_B:Register_B|Q[1]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 1.538 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; IR:InstructionRegister|Q[6]        ; reg_A:Register_A|Q[1]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 1.440 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; IR:InstructionRegister|Q[0]        ; reg_B:Register_B|Q[0]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 1.319 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; IR:InstructionRegister|Q[4]        ; reg_B:Register_B|Q[4]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 1.315 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; IR:InstructionRegister|Q[8]        ; reg_A:Register_A|Q[3]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 1.257 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; IR:InstructionRegister|Q[7]        ; reg_A:Register_A|Q[2]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 1.256 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timing:timingGenerator|countsec[2] ; timing:timingGenerator|countsec[0] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 1.408 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timing:timingGenerator|countsec[2] ; timing:timingGenerator|countsec[1] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 1.408 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ALU:Operation|Yout[2]              ; DR:DataRegister|Q[2]               ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 1.269 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ALU:Operation|Yout[2]              ; DR:DataRegister|Q[3]               ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 1.269 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; IR:InstructionRegister|Q[5]        ; reg_A:Register_A|Q[0]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 1.214 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PSW:ProgramStatusWord|Q[1]         ; reg_B:Register_B|Q[4]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 1.220 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ALU:Operation|Yout[3]              ; DR:DataRegister|Q[3]               ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 1.207 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timing:timingGenerator|countsec[1] ; timing:timingGenerator|countsec[2] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 1.246 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; DR:DataRegister|Q[1]               ; reg_B:Register_B|Q[1]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 1.093 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ALU:Operation|Yout[0]              ; DR:DataRegister|Q[3]               ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 1.071 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; IR:InstructionRegister|Q[12]       ; ALU:Operation|Yout[4]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 1.039 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; IR:InstructionRegister|Q[12]       ; ALU:Operation|Yout[5]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 1.038 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; DR:DataRegister|Q[1]               ; reg_A:Register_A|Q[1]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 1.008 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; DR:DataRegister|Q[0]               ; reg_A:Register_A|Q[0]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 1.005 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; DR:DataRegister|Q[2]               ; reg_A:Register_A|Q[2]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 0.964 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; DR:DataRegister|Q[3]               ; reg_A:Register_A|Q[3]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PSW:ProgramStatusWord|Q[1]         ; reg_A:Register_A|Q[4]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 0.953 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ALU:Operation|Yout[1]              ; DR:DataRegister|Q[3]               ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; IR:InstructionRegister|Q[2]        ; reg_B:Register_B|Q[2]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 0.836 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ALU:Operation|Yout[0]              ; DR:DataRegister|Q[2]               ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 0.853 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ALU:Operation|Yout[0]              ; DR:DataRegister|Q[1]               ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 0.845 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; IR:InstructionRegister|Q[3]        ; reg_B:Register_B|Q[3]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 0.807 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; DR:DataRegister|Q[2]               ; reg_B:Register_B|Q[2]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 0.788 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; DR:DataRegister|Q[3]               ; reg_B:Register_B|Q[3]              ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 0.777 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ALU:Operation|Yout[5]              ; PSW:ProgramStatusWord|Q[1]         ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 0.716 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ALU:Operation|Yout[0]              ; DR:DataRegister|Q[0]               ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 0.712 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ALU:Operation|Yout[5]              ; DR:DataRegister|Q[2]               ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 0.711 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ALU:Operation|Yout[5]              ; DR:DataRegister|Q[3]               ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 0.709 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ALU:Operation|Yout[5]              ; DR:DataRegister|Q[1]               ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 0.705 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ALU:Operation|Yout[4]              ; PSW:ProgramStatusWord|Q[0]         ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 0.705 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timing:timingGenerator|countsec[0] ; timing:timingGenerator|countsec[1] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 0.736 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timing:timingGenerator|countsec[0] ; timing:timingGenerator|countsec[2] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 0.735 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ALU:Operation|Yout[1]              ; DR:DataRegister|Q[1]               ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 0.563 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ALU:Operation|Yout[1]              ; DR:DataRegister|Q[2]               ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 0.561 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timing:timingGenerator|countsec[2] ; timing:timingGenerator|countsec[2] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timing:timingGenerator|countsec[0] ; timing:timingGenerator|countsec[0] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timing:timingGenerator|countsec[1] ; timing:timingGenerator|countsec[1] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------+
; tsu                                                                                        ;
+-------+--------------+------------+--------+------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                                 ; To Clock ;
+-------+--------------+------------+--------+------------------------------------+----------+
; N/A   ; None         ; 5.909 ns   ; KEY[0] ; timing:timingGenerator|countsec[0] ; CLOCK_27 ;
; N/A   ; None         ; 5.909 ns   ; KEY[0] ; timing:timingGenerator|countsec[1] ; CLOCK_27 ;
; N/A   ; None         ; 5.108 ns   ; KEY[0] ; timing:timingGenerator|countsec[2] ; CLOCK_27 ;
; N/A   ; None         ; 2.432 ns   ; SW[17] ; IR:InstructionRegister|Q[12]       ; CLOCK_27 ;
; N/A   ; None         ; 2.351 ns   ; SW[15] ; IR:InstructionRegister|Q[10]       ; CLOCK_27 ;
; N/A   ; None         ; 2.008 ns   ; SW[16] ; IR:InstructionRegister|Q[11]       ; CLOCK_27 ;
; N/A   ; None         ; 1.930 ns   ; SW[14] ; IR:InstructionRegister|Q[9]        ; CLOCK_27 ;
; N/A   ; None         ; 1.829 ns   ; SW[13] ; IR:InstructionRegister|Q[8]        ; CLOCK_27 ;
; N/A   ; None         ; -1.574 ns  ; SW[8]  ; IR:InstructionRegister|Q[3]        ; CLOCK_27 ;
; N/A   ; None         ; -1.764 ns  ; SW[0]  ; reg_A:Register_A|Q[0]              ; CLOCK_27 ;
; N/A   ; None         ; -1.764 ns  ; SW[0]  ; reg_A:Register_A|Q[2]              ; CLOCK_27 ;
; N/A   ; None         ; -1.764 ns  ; SW[0]  ; reg_A:Register_A|Q[3]              ; CLOCK_27 ;
; N/A   ; None         ; -1.765 ns  ; SW[0]  ; reg_A:Register_A|Q[4]              ; CLOCK_27 ;
; N/A   ; None         ; -1.766 ns  ; SW[0]  ; reg_A:Register_A|Q[1]              ; CLOCK_27 ;
; N/A   ; None         ; -1.769 ns  ; SW[0]  ; reg_B:Register_B|Q[4]              ; CLOCK_27 ;
; N/A   ; None         ; -1.816 ns  ; SW[7]  ; IR:InstructionRegister|Q[2]        ; CLOCK_27 ;
; N/A   ; None         ; -1.823 ns  ; SW[9]  ; IR:InstructionRegister|Q[4]        ; CLOCK_27 ;
; N/A   ; None         ; -1.846 ns  ; SW[0]  ; reg_B:Register_B|Q[3]              ; CLOCK_27 ;
; N/A   ; None         ; -1.847 ns  ; SW[0]  ; reg_B:Register_B|Q[2]              ; CLOCK_27 ;
; N/A   ; None         ; -1.868 ns  ; SW[12] ; IR:InstructionRegister|Q[7]        ; CLOCK_27 ;
; N/A   ; None         ; -1.907 ns  ; SW[11] ; IR:InstructionRegister|Q[6]        ; CLOCK_27 ;
; N/A   ; None         ; -1.977 ns  ; SW[0]  ; reg_B:Register_B|Q[0]              ; CLOCK_27 ;
; N/A   ; None         ; -1.990 ns  ; SW[1]  ; reg_B:Register_B|Q[1]              ; CLOCK_27 ;
; N/A   ; None         ; -2.052 ns  ; SW[10] ; IR:InstructionRegister|Q[5]        ; CLOCK_27 ;
; N/A   ; None         ; -2.068 ns  ; SW[1]  ; reg_A:Register_A|Q[0]              ; CLOCK_27 ;
; N/A   ; None         ; -2.071 ns  ; SW[1]  ; reg_A:Register_A|Q[1]              ; CLOCK_27 ;
; N/A   ; None         ; -2.073 ns  ; SW[1]  ; reg_A:Register_A|Q[4]              ; CLOCK_27 ;
; N/A   ; None         ; -2.073 ns  ; SW[1]  ; reg_A:Register_A|Q[2]              ; CLOCK_27 ;
; N/A   ; None         ; -2.075 ns  ; SW[1]  ; reg_A:Register_A|Q[3]              ; CLOCK_27 ;
; N/A   ; None         ; -2.116 ns  ; SW[0]  ; reg_B:Register_B|Q[1]              ; CLOCK_27 ;
; N/A   ; None         ; -2.245 ns  ; SW[1]  ; reg_B:Register_B|Q[0]              ; CLOCK_27 ;
; N/A   ; None         ; -2.245 ns  ; SW[1]  ; reg_B:Register_B|Q[4]              ; CLOCK_27 ;
; N/A   ; None         ; -2.358 ns  ; SW[1]  ; reg_B:Register_B|Q[3]              ; CLOCK_27 ;
; N/A   ; None         ; -2.358 ns  ; SW[1]  ; reg_B:Register_B|Q[2]              ; CLOCK_27 ;
; N/A   ; None         ; -2.452 ns  ; SW[5]  ; IR:InstructionRegister|Q[0]        ; CLOCK_27 ;
; N/A   ; None         ; -2.652 ns  ; SW[6]  ; IR:InstructionRegister|Q[1]        ; CLOCK_27 ;
+-------+--------------+------------+--------+------------------------------------+----------+


+---------------------------------------------------------------------------------------+
; tco                                                                                   ;
+-------+--------------+------------+----------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                       ; To      ; From Clock ;
+-------+--------------+------------+----------------------------+---------+------------+
; N/A   ; None         ; 14.560 ns  ; reg_A:Register_A|Q[2]      ; HEX7[5] ; CLOCK_27   ;
; N/A   ; None         ; 14.216 ns  ; reg_A:Register_A|Q[1]      ; HEX7[5] ; CLOCK_27   ;
; N/A   ; None         ; 14.182 ns  ; reg_A:Register_A|Q[0]      ; HEX6[2] ; CLOCK_27   ;
; N/A   ; None         ; 14.152 ns  ; reg_A:Register_A|Q[0]      ; HEX6[0] ; CLOCK_27   ;
; N/A   ; None         ; 14.098 ns  ; reg_A:Register_A|Q[3]      ; HEX7[5] ; CLOCK_27   ;
; N/A   ; None         ; 14.084 ns  ; reg_A:Register_A|Q[2]      ; HEX7[0] ; CLOCK_27   ;
; N/A   ; None         ; 14.054 ns  ; reg_A:Register_A|Q[2]      ; HEX7[4] ; CLOCK_27   ;
; N/A   ; None         ; 14.054 ns  ; reg_A:Register_A|Q[2]      ; HEX7[3] ; CLOCK_27   ;
; N/A   ; None         ; 13.831 ns  ; reg_A:Register_A|Q[2]      ; HEX6[2] ; CLOCK_27   ;
; N/A   ; None         ; 13.792 ns  ; reg_A:Register_A|Q[0]      ; HEX6[6] ; CLOCK_27   ;
; N/A   ; None         ; 13.758 ns  ; reg_A:Register_A|Q[2]      ; HEX6[0] ; CLOCK_27   ;
; N/A   ; None         ; 13.751 ns  ; reg_A:Register_A|Q[1]      ; HEX6[2] ; CLOCK_27   ;
; N/A   ; None         ; 13.740 ns  ; reg_A:Register_A|Q[1]      ; HEX7[0] ; CLOCK_27   ;
; N/A   ; None         ; 13.710 ns  ; reg_A:Register_A|Q[1]      ; HEX7[4] ; CLOCK_27   ;
; N/A   ; None         ; 13.710 ns  ; reg_A:Register_A|Q[1]      ; HEX7[3] ; CLOCK_27   ;
; N/A   ; None         ; 13.698 ns  ; reg_A:Register_A|Q[3]      ; HEX6[2] ; CLOCK_27   ;
; N/A   ; None         ; 13.682 ns  ; reg_A:Register_A|Q[0]      ; HEX6[5] ; CLOCK_27   ;
; N/A   ; None         ; 13.651 ns  ; reg_A:Register_A|Q[1]      ; HEX6[0] ; CLOCK_27   ;
; N/A   ; None         ; 13.625 ns  ; reg_A:Register_A|Q[3]      ; HEX6[0] ; CLOCK_27   ;
; N/A   ; None         ; 13.622 ns  ; reg_A:Register_A|Q[3]      ; HEX7[0] ; CLOCK_27   ;
; N/A   ; None         ; 13.592 ns  ; reg_A:Register_A|Q[3]      ; HEX7[4] ; CLOCK_27   ;
; N/A   ; None         ; 13.592 ns  ; reg_A:Register_A|Q[3]      ; HEX7[3] ; CLOCK_27   ;
; N/A   ; None         ; 13.497 ns  ; reg_A:Register_A|Q[0]      ; HEX6[1] ; CLOCK_27   ;
; N/A   ; None         ; 13.431 ns  ; reg_A:Register_A|Q[0]      ; HEX6[4] ; CLOCK_27   ;
; N/A   ; None         ; 13.406 ns  ; reg_A:Register_A|Q[2]      ; HEX6[6] ; CLOCK_27   ;
; N/A   ; None         ; 13.352 ns  ; reg_B:Register_B|Q[0]      ; HEX4[3] ; CLOCK_27   ;
; N/A   ; None         ; 13.334 ns  ; reg_A:Register_A|Q[1]      ; HEX6[6] ; CLOCK_27   ;
; N/A   ; None         ; 13.283 ns  ; reg_A:Register_A|Q[2]      ; HEX6[5] ; CLOCK_27   ;
; N/A   ; None         ; 13.277 ns  ; reg_A:Register_A|Q[3]      ; HEX6[6] ; CLOCK_27   ;
; N/A   ; None         ; 13.233 ns  ; reg_B:Register_B|Q[1]      ; HEX4[3] ; CLOCK_27   ;
; N/A   ; None         ; 13.211 ns  ; reg_A:Register_A|Q[1]      ; HEX6[5] ; CLOCK_27   ;
; N/A   ; None         ; 13.151 ns  ; reg_A:Register_A|Q[3]      ; HEX6[5] ; CLOCK_27   ;
; N/A   ; None         ; 13.110 ns  ; reg_A:Register_A|Q[2]      ; HEX6[1] ; CLOCK_27   ;
; N/A   ; None         ; 13.076 ns  ; reg_B:Register_B|Q[2]      ; HEX4[3] ; CLOCK_27   ;
; N/A   ; None         ; 13.074 ns  ; reg_B:Register_B|Q[3]      ; HEX4[3] ; CLOCK_27   ;
; N/A   ; None         ; 13.050 ns  ; reg_A:Register_A|Q[2]      ; HEX6[4] ; CLOCK_27   ;
; N/A   ; None         ; 13.027 ns  ; reg_A:Register_A|Q[1]      ; HEX6[1] ; CLOCK_27   ;
; N/A   ; None         ; 12.977 ns  ; reg_A:Register_A|Q[3]      ; HEX6[1] ; CLOCK_27   ;
; N/A   ; None         ; 12.973 ns  ; reg_A:Register_A|Q[1]      ; HEX6[4] ; CLOCK_27   ;
; N/A   ; None         ; 12.916 ns  ; reg_A:Register_A|Q[3]      ; HEX6[4] ; CLOCK_27   ;
; N/A   ; None         ; 12.873 ns  ; reg_A:Register_A|Q[0]      ; HEX6[3] ; CLOCK_27   ;
; N/A   ; None         ; 12.663 ns  ; reg_B:Register_B|Q[0]      ; HEX4[1] ; CLOCK_27   ;
; N/A   ; None         ; 12.545 ns  ; reg_B:Register_B|Q[0]      ; HEX4[4] ; CLOCK_27   ;
; N/A   ; None         ; 12.544 ns  ; reg_B:Register_B|Q[1]      ; HEX4[1] ; CLOCK_27   ;
; N/A   ; None         ; 12.475 ns  ; reg_A:Register_A|Q[2]      ; HEX6[3] ; CLOCK_27   ;
; N/A   ; None         ; 12.456 ns  ; reg_B:Register_B|Q[1]      ; HEX4[4] ; CLOCK_27   ;
; N/A   ; None         ; 12.401 ns  ; reg_A:Register_A|Q[1]      ; HEX6[3] ; CLOCK_27   ;
; N/A   ; None         ; 12.386 ns  ; reg_B:Register_B|Q[2]      ; HEX4[1] ; CLOCK_27   ;
; N/A   ; None         ; 12.382 ns  ; reg_B:Register_B|Q[3]      ; HEX4[1] ; CLOCK_27   ;
; N/A   ; None         ; 12.362 ns  ; reg_B:Register_B|Q[0]      ; HEX4[6] ; CLOCK_27   ;
; N/A   ; None         ; 12.341 ns  ; reg_A:Register_A|Q[3]      ; HEX6[3] ; CLOCK_27   ;
; N/A   ; None         ; 12.321 ns  ; reg_B:Register_B|Q[3]      ; HEX4[4] ; CLOCK_27   ;
; N/A   ; None         ; 12.301 ns  ; reg_B:Register_B|Q[2]      ; HEX4[4] ; CLOCK_27   ;
; N/A   ; None         ; 12.243 ns  ; reg_B:Register_B|Q[1]      ; HEX4[6] ; CLOCK_27   ;
; N/A   ; None         ; 12.108 ns  ; reg_B:Register_B|Q[3]      ; HEX4[6] ; CLOCK_27   ;
; N/A   ; None         ; 12.088 ns  ; reg_B:Register_B|Q[2]      ; HEX4[6] ; CLOCK_27   ;
; N/A   ; None         ; 12.035 ns  ; reg_B:Register_B|Q[1]      ; HEX5[0] ; CLOCK_27   ;
; N/A   ; None         ; 11.884 ns  ; reg_B:Register_B|Q[2]      ; HEX5[0] ; CLOCK_27   ;
; N/A   ; None         ; 11.830 ns  ; reg_B:Register_B|Q[1]      ; HEX4[0] ; CLOCK_27   ;
; N/A   ; None         ; 11.798 ns  ; reg_B:Register_B|Q[2]      ; HEX4[0] ; CLOCK_27   ;
; N/A   ; None         ; 11.791 ns  ; reg_B:Register_B|Q[0]      ; HEX4[2] ; CLOCK_27   ;
; N/A   ; None         ; 11.741 ns  ; reg_B:Register_B|Q[1]      ; HEX5[3] ; CLOCK_27   ;
; N/A   ; None         ; 11.723 ns  ; reg_B:Register_B|Q[3]      ; HEX5[0] ; CLOCK_27   ;
; N/A   ; None         ; 11.721 ns  ; reg_B:Register_B|Q[1]      ; HEX5[5] ; CLOCK_27   ;
; N/A   ; None         ; 11.721 ns  ; reg_B:Register_B|Q[1]      ; HEX5[4] ; CLOCK_27   ;
; N/A   ; None         ; 11.672 ns  ; reg_B:Register_B|Q[1]      ; HEX4[2] ; CLOCK_27   ;
; N/A   ; None         ; 11.655 ns  ; DR:DataRegister|Q[1]       ; HEX2[3] ; CLOCK_27   ;
; N/A   ; None         ; 11.650 ns  ; DR:DataRegister|Q[1]       ; HEX2[0] ; CLOCK_27   ;
; N/A   ; None         ; 11.635 ns  ; reg_B:Register_B|Q[3]      ; HEX4[0] ; CLOCK_27   ;
; N/A   ; None         ; 11.627 ns  ; reg_B:Register_B|Q[0]      ; HEX4[5] ; CLOCK_27   ;
; N/A   ; None         ; 11.590 ns  ; reg_B:Register_B|Q[2]      ; HEX5[3] ; CLOCK_27   ;
; N/A   ; None         ; 11.570 ns  ; reg_B:Register_B|Q[2]      ; HEX5[5] ; CLOCK_27   ;
; N/A   ; None         ; 11.570 ns  ; reg_B:Register_B|Q[2]      ; HEX5[4] ; CLOCK_27   ;
; N/A   ; None         ; 11.535 ns  ; reg_B:Register_B|Q[3]      ; HEX4[2] ; CLOCK_27   ;
; N/A   ; None         ; 11.518 ns  ; reg_B:Register_B|Q[2]      ; HEX4[2] ; CLOCK_27   ;
; N/A   ; None         ; 11.509 ns  ; reg_B:Register_B|Q[1]      ; HEX4[5] ; CLOCK_27   ;
; N/A   ; None         ; 11.429 ns  ; reg_B:Register_B|Q[3]      ; HEX5[3] ; CLOCK_27   ;
; N/A   ; None         ; 11.409 ns  ; reg_B:Register_B|Q[3]      ; HEX5[5] ; CLOCK_27   ;
; N/A   ; None         ; 11.409 ns  ; reg_B:Register_B|Q[3]      ; HEX5[4] ; CLOCK_27   ;
; N/A   ; None         ; 11.391 ns  ; DR:DataRegister|Q[1]       ; HEX1[4] ; CLOCK_27   ;
; N/A   ; None         ; 11.385 ns  ; DR:DataRegister|Q[1]       ; HEX1[5] ; CLOCK_27   ;
; N/A   ; None         ; 11.382 ns  ; DR:DataRegister|Q[1]       ; HEX2[5] ; CLOCK_27   ;
; N/A   ; None         ; 11.382 ns  ; DR:DataRegister|Q[1]       ; HEX2[4] ; CLOCK_27   ;
; N/A   ; None         ; 11.374 ns  ; PSW:ProgramStatusWord|Q[0] ; HEX3[5] ; CLOCK_27   ;
; N/A   ; None         ; 11.374 ns  ; reg_B:Register_B|Q[3]      ; HEX4[5] ; CLOCK_27   ;
; N/A   ; None         ; 11.361 ns  ; DR:DataRegister|Q[3]       ; HEX2[3] ; CLOCK_27   ;
; N/A   ; None         ; 11.356 ns  ; DR:DataRegister|Q[3]       ; HEX2[0] ; CLOCK_27   ;
; N/A   ; None         ; 11.354 ns  ; reg_B:Register_B|Q[2]      ; HEX4[5] ; CLOCK_27   ;
; N/A   ; None         ; 11.151 ns  ; DR:DataRegister|Q[3]       ; HEX1[4] ; CLOCK_27   ;
; N/A   ; None         ; 11.143 ns  ; DR:DataRegister|Q[3]       ; HEX1[5] ; CLOCK_27   ;
; N/A   ; None         ; 11.106 ns  ; reg_B:Register_B|Q[0]      ; HEX4[0] ; CLOCK_27   ;
; N/A   ; None         ; 11.104 ns  ; DR:DataRegister|Q[2]       ; HEX1[4] ; CLOCK_27   ;
; N/A   ; None         ; 11.100 ns  ; DR:DataRegister|Q[2]       ; HEX2[3] ; CLOCK_27   ;
; N/A   ; None         ; 11.095 ns  ; DR:DataRegister|Q[2]       ; HEX2[0] ; CLOCK_27   ;
; N/A   ; None         ; 11.088 ns  ; DR:DataRegister|Q[3]       ; HEX1[0] ; CLOCK_27   ;
; N/A   ; None         ; 11.088 ns  ; DR:DataRegister|Q[3]       ; HEX2[5] ; CLOCK_27   ;
; N/A   ; None         ; 11.088 ns  ; DR:DataRegister|Q[3]       ; HEX2[4] ; CLOCK_27   ;
; N/A   ; None         ; 11.085 ns  ; DR:DataRegister|Q[2]       ; HEX1[5] ; CLOCK_27   ;
; N/A   ; None         ; 11.061 ns  ; DR:DataRegister|Q[1]       ; HEX1[0] ; CLOCK_27   ;
; N/A   ; None         ; 11.037 ns  ; DR:DataRegister|Q[2]       ; HEX1[0] ; CLOCK_27   ;
; N/A   ; None         ; 11.033 ns  ; DR:DataRegister|Q[1]       ; HEX1[1] ; CLOCK_27   ;
; N/A   ; None         ; 11.016 ns  ; DR:DataRegister|Q[3]       ; HEX1[1] ; CLOCK_27   ;
; N/A   ; None         ; 10.947 ns  ; DR:DataRegister|Q[3]       ; HEX1[3] ; CLOCK_27   ;
; N/A   ; None         ; 10.927 ns  ; PSW:ProgramStatusWord|Q[1] ; HEX3[5] ; CLOCK_27   ;
; N/A   ; None         ; 10.920 ns  ; DR:DataRegister|Q[1]       ; HEX1[3] ; CLOCK_27   ;
; N/A   ; None         ; 10.902 ns  ; PSW:ProgramStatusWord|Q[0] ; HEX3[4] ; CLOCK_27   ;
; N/A   ; None         ; 10.902 ns  ; PSW:ProgramStatusWord|Q[0] ; HEX3[2] ; CLOCK_27   ;
; N/A   ; None         ; 10.902 ns  ; PSW:ProgramStatusWord|Q[0] ; HEX3[1] ; CLOCK_27   ;
; N/A   ; None         ; 10.895 ns  ; DR:DataRegister|Q[2]       ; HEX1[3] ; CLOCK_27   ;
; N/A   ; None         ; 10.827 ns  ; DR:DataRegister|Q[2]       ; HEX2[5] ; CLOCK_27   ;
; N/A   ; None         ; 10.827 ns  ; DR:DataRegister|Q[2]       ; HEX2[4] ; CLOCK_27   ;
; N/A   ; None         ; 10.795 ns  ; DR:DataRegister|Q[0]       ; HEX1[4] ; CLOCK_27   ;
; N/A   ; None         ; 10.789 ns  ; DR:DataRegister|Q[0]       ; HEX1[5] ; CLOCK_27   ;
; N/A   ; None         ; 10.772 ns  ; DR:DataRegister|Q[2]       ; HEX1[1] ; CLOCK_27   ;
; N/A   ; None         ; 10.770 ns  ; PSW:ProgramStatusWord|Q[0] ; HEX3[6] ; CLOCK_27   ;
; N/A   ; None         ; 10.763 ns  ; DR:DataRegister|Q[0]       ; HEX1[0] ; CLOCK_27   ;
; N/A   ; None         ; 10.661 ns  ; DR:DataRegister|Q[1]       ; HEX1[6] ; CLOCK_27   ;
; N/A   ; None         ; 10.658 ns  ; PSW:ProgramStatusWord|Q[1] ; HEX3[6] ; CLOCK_27   ;
; N/A   ; None         ; 10.653 ns  ; DR:DataRegister|Q[3]       ; HEX1[2] ; CLOCK_27   ;
; N/A   ; None         ; 10.628 ns  ; DR:DataRegister|Q[1]       ; HEX1[2] ; CLOCK_27   ;
; N/A   ; None         ; 10.623 ns  ; DR:DataRegister|Q[0]       ; HEX1[3] ; CLOCK_27   ;
; N/A   ; None         ; 10.602 ns  ; DR:DataRegister|Q[0]       ; HEX1[1] ; CLOCK_27   ;
; N/A   ; None         ; 10.597 ns  ; DR:DataRegister|Q[2]       ; HEX1[2] ; CLOCK_27   ;
; N/A   ; None         ; 10.562 ns  ; PSW:ProgramStatusWord|Q[1] ; HEX3[0] ; CLOCK_27   ;
; N/A   ; None         ; 10.455 ns  ; PSW:ProgramStatusWord|Q[1] ; HEX3[4] ; CLOCK_27   ;
; N/A   ; None         ; 10.455 ns  ; PSW:ProgramStatusWord|Q[1] ; HEX3[2] ; CLOCK_27   ;
; N/A   ; None         ; 10.455 ns  ; PSW:ProgramStatusWord|Q[1] ; HEX3[1] ; CLOCK_27   ;
; N/A   ; None         ; 10.419 ns  ; DR:DataRegister|Q[3]       ; HEX1[6] ; CLOCK_27   ;
; N/A   ; None         ; 10.402 ns  ; PSW:ProgramStatusWord|Q[0] ; HEX3[0] ; CLOCK_27   ;
; N/A   ; None         ; 10.365 ns  ; DR:DataRegister|Q[2]       ; HEX1[6] ; CLOCK_27   ;
; N/A   ; None         ; 10.329 ns  ; DR:DataRegister|Q[0]       ; HEX1[2] ; CLOCK_27   ;
; N/A   ; None         ; 10.296 ns  ; reg_A:Register_A|Q[4]      ; LEDG[7] ; CLOCK_27   ;
; N/A   ; None         ; 10.288 ns  ; DR:DataRegister|Q[0]       ; LEDG[0] ; CLOCK_27   ;
; N/A   ; None         ; 10.254 ns  ; PSW:ProgramStatusWord|Q[0] ; HEX3[3] ; CLOCK_27   ;
; N/A   ; None         ; 10.155 ns  ; reg_B:Register_B|Q[4]      ; LEDG[6] ; CLOCK_27   ;
; N/A   ; None         ; 10.145 ns  ; PSW:ProgramStatusWord|Q[1] ; HEX3[3] ; CLOCK_27   ;
; N/A   ; None         ; 10.104 ns  ; DR:DataRegister|Q[3]       ; LEDG[3] ; CLOCK_27   ;
; N/A   ; None         ; 10.096 ns  ; DR:DataRegister|Q[2]       ; LEDG[2] ; CLOCK_27   ;
; N/A   ; None         ; 10.065 ns  ; DR:DataRegister|Q[0]       ; HEX1[6] ; CLOCK_27   ;
; N/A   ; None         ; 10.064 ns  ; DR:DataRegister|Q[1]       ; LEDG[1] ; CLOCK_27   ;
+-------+--------------+------------+----------------------------+---------+------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+--------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To       ;
+-------+-------------------+-----------------+--------+----------+
; N/A   ; None              ; 9.898 ns        ; SW[14] ; LEDR[14] ;
; N/A   ; None              ; 9.869 ns        ; SW[16] ; LEDR[16] ;
; N/A   ; None              ; 9.855 ns        ; SW[17] ; LEDR[17] ;
; N/A   ; None              ; 9.829 ns        ; SW[15] ; LEDR[15] ;
; N/A   ; None              ; 9.600 ns        ; SW[13] ; LEDR[13] ;
; N/A   ; None              ; 6.675 ns        ; SW[8]  ; LEDR[8]  ;
; N/A   ; None              ; 6.589 ns        ; SW[7]  ; LEDR[7]  ;
; N/A   ; None              ; 6.359 ns        ; SW[9]  ; LEDR[9]  ;
; N/A   ; None              ; 6.354 ns        ; SW[0]  ; LEDR[0]  ;
; N/A   ; None              ; 6.034 ns        ; SW[10] ; LEDR[10] ;
; N/A   ; None              ; 5.959 ns        ; SW[1]  ; LEDR[1]  ;
; N/A   ; None              ; 5.707 ns        ; SW[12] ; LEDR[12] ;
; N/A   ; None              ; 5.653 ns        ; SW[11] ; LEDR[11] ;
; N/A   ; None              ; 5.461 ns        ; SW[6]  ; LEDR[6]  ;
; N/A   ; None              ; 5.437 ns        ; SW[5]  ; LEDR[5]  ;
; N/A   ; None              ; 5.410 ns        ; SW[3]  ; LEDR[3]  ;
; N/A   ; None              ; 5.280 ns        ; SW[4]  ; LEDR[4]  ;
; N/A   ; None              ; 5.135 ns        ; SW[2]  ; LEDR[2]  ;
+-------+-------------------+-----------------+--------+----------+


+--------------------------------------------------------------------------------------------------+
; th                                                                                               ;
+---------------+-------------+-----------+--------+------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                                 ; To Clock ;
+---------------+-------------+-----------+--------+------------------------------------+----------+
; N/A           ; None        ; 3.048 ns  ; SW[6]  ; IR:InstructionRegister|Q[1]        ; CLOCK_27 ;
; N/A           ; None        ; 2.848 ns  ; SW[5]  ; IR:InstructionRegister|Q[0]        ; CLOCK_27 ;
; N/A           ; None        ; 2.746 ns  ; SW[1]  ; reg_B:Register_B|Q[3]              ; CLOCK_27 ;
; N/A           ; None        ; 2.746 ns  ; SW[1]  ; reg_B:Register_B|Q[2]              ; CLOCK_27 ;
; N/A           ; None        ; 2.633 ns  ; SW[1]  ; reg_B:Register_B|Q[0]              ; CLOCK_27 ;
; N/A           ; None        ; 2.633 ns  ; SW[1]  ; reg_B:Register_B|Q[4]              ; CLOCK_27 ;
; N/A           ; None        ; 2.504 ns  ; SW[0]  ; reg_B:Register_B|Q[1]              ; CLOCK_27 ;
; N/A           ; None        ; 2.463 ns  ; SW[1]  ; reg_A:Register_A|Q[3]              ; CLOCK_27 ;
; N/A           ; None        ; 2.461 ns  ; SW[1]  ; reg_A:Register_A|Q[4]              ; CLOCK_27 ;
; N/A           ; None        ; 2.461 ns  ; SW[1]  ; reg_A:Register_A|Q[2]              ; CLOCK_27 ;
; N/A           ; None        ; 2.459 ns  ; SW[1]  ; reg_A:Register_A|Q[1]              ; CLOCK_27 ;
; N/A           ; None        ; 2.456 ns  ; SW[1]  ; reg_A:Register_A|Q[0]              ; CLOCK_27 ;
; N/A           ; None        ; 2.448 ns  ; SW[10] ; IR:InstructionRegister|Q[5]        ; CLOCK_27 ;
; N/A           ; None        ; 2.378 ns  ; SW[1]  ; reg_B:Register_B|Q[1]              ; CLOCK_27 ;
; N/A           ; None        ; 2.365 ns  ; SW[0]  ; reg_B:Register_B|Q[0]              ; CLOCK_27 ;
; N/A           ; None        ; 2.303 ns  ; SW[11] ; IR:InstructionRegister|Q[6]        ; CLOCK_27 ;
; N/A           ; None        ; 2.264 ns  ; SW[12] ; IR:InstructionRegister|Q[7]        ; CLOCK_27 ;
; N/A           ; None        ; 2.235 ns  ; SW[0]  ; reg_B:Register_B|Q[2]              ; CLOCK_27 ;
; N/A           ; None        ; 2.234 ns  ; SW[0]  ; reg_B:Register_B|Q[3]              ; CLOCK_27 ;
; N/A           ; None        ; 2.219 ns  ; SW[9]  ; IR:InstructionRegister|Q[4]        ; CLOCK_27 ;
; N/A           ; None        ; 2.212 ns  ; SW[7]  ; IR:InstructionRegister|Q[2]        ; CLOCK_27 ;
; N/A           ; None        ; 2.157 ns  ; SW[0]  ; reg_B:Register_B|Q[4]              ; CLOCK_27 ;
; N/A           ; None        ; 2.154 ns  ; SW[0]  ; reg_A:Register_A|Q[1]              ; CLOCK_27 ;
; N/A           ; None        ; 2.153 ns  ; SW[0]  ; reg_A:Register_A|Q[4]              ; CLOCK_27 ;
; N/A           ; None        ; 2.152 ns  ; SW[0]  ; reg_A:Register_A|Q[0]              ; CLOCK_27 ;
; N/A           ; None        ; 2.152 ns  ; SW[0]  ; reg_A:Register_A|Q[2]              ; CLOCK_27 ;
; N/A           ; None        ; 2.152 ns  ; SW[0]  ; reg_A:Register_A|Q[3]              ; CLOCK_27 ;
; N/A           ; None        ; 1.970 ns  ; SW[8]  ; IR:InstructionRegister|Q[3]        ; CLOCK_27 ;
; N/A           ; None        ; -1.433 ns ; SW[13] ; IR:InstructionRegister|Q[8]        ; CLOCK_27 ;
; N/A           ; None        ; -1.534 ns ; SW[14] ; IR:InstructionRegister|Q[9]        ; CLOCK_27 ;
; N/A           ; None        ; -1.612 ns ; SW[16] ; IR:InstructionRegister|Q[11]       ; CLOCK_27 ;
; N/A           ; None        ; -1.955 ns ; SW[15] ; IR:InstructionRegister|Q[10]       ; CLOCK_27 ;
; N/A           ; None        ; -2.036 ns ; SW[17] ; IR:InstructionRegister|Q[12]       ; CLOCK_27 ;
; N/A           ; None        ; -4.878 ns ; KEY[0] ; timing:timingGenerator|countsec[2] ; CLOCK_27 ;
; N/A           ; None        ; -5.679 ns ; KEY[0] ; timing:timingGenerator|countsec[0] ; CLOCK_27 ;
; N/A           ; None        ; -5.679 ns ; KEY[0] ; timing:timingGenerator|countsec[1] ; CLOCK_27 ;
+---------------+-------------+-----------+--------+------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Jun 22 23:06:12 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU_6bit -c CPU_6bit --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK_27" is an undefined clock
Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "timing:timingGenerator|Equal2" as buffer
    Info: Detected gated clock "timing:timingGenerator|Equal3" as buffer
    Info: Detected gated clock "timing:timingGenerator|Equal1" as buffer
    Info: Detected ripple clock "timing:timingGenerator|countsec[1]" as buffer
    Info: Detected ripple clock "timing:timingGenerator|countsec[0]" as buffer
    Info: Detected ripple clock "timing:timingGenerator|countsec[2]" as buffer
    Info: Detected gated clock "timing:timingGenerator|Equal0" as buffer
Info: Clock "CLOCK_27" has Internal fmax of 255.3 MHz between source register "reg_B:Register_B|Q[0]" and destination register "ALU:Operation|Yout[1]" (period= 3.917 ns)
    Info: + Longest register to register delay is 3.548 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y6_N19; Fanout = 13; REG Node = 'reg_B:Register_B|Q[0]'
        Info: 2: + IC(0.343 ns) + CELL(0.420 ns) = 0.763 ns; Loc. = LCCOMB_X46_Y6_N8; Fanout = 2; COMB Node = 'ALU:Operation|Add2~1'
        Info: 3: + IC(0.441 ns) + CELL(0.393 ns) = 1.597 ns; Loc. = LCCOMB_X45_Y6_N4; Fanout = 2; COMB Node = 'ALU:Operation|Add2~5'
        Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 2.007 ns; Loc. = LCCOMB_X45_Y6_N6; Fanout = 1; COMB Node = 'ALU:Operation|Add2~8'
        Info: 5: + IC(0.452 ns) + CELL(0.420 ns) = 2.879 ns; Loc. = LCCOMB_X46_Y6_N22; Fanout = 1; COMB Node = 'ALU:Operation|Mux4~1'
        Info: 6: + IC(0.435 ns) + CELL(0.150 ns) = 3.464 ns; Loc. = LCCOMB_X47_Y6_N30; Fanout = 1; COMB Node = 'ALU:Operation|Mux4~2'
        Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 3.548 ns; Loc. = LCFF_X47_Y6_N31; Fanout = 3; REG Node = 'ALU:Operation|Yout[1]'
        Info: Total cell delay = 1.877 ns ( 52.90 % )
        Info: Total interconnect delay = 1.671 ns ( 47.10 % )
    Info: - Smallest clock skew is -0.155 ns
        Info: + Shortest clock path from clock "CLOCK_27" to destination register is 5.240 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'
            Info: 2: + IC(0.625 ns) + CELL(0.787 ns) = 2.391 ns; Loc. = LCFF_X31_Y35_N9; Fanout = 7; REG Node = 'timing:timingGenerator|countsec[0]'
            Info: 3: + IC(0.337 ns) + CELL(0.275 ns) = 3.003 ns; Loc. = LCCOMB_X31_Y35_N22; Fanout = 1; COMB Node = 'timing:timingGenerator|Equal2'
            Info: 4: + IC(0.683 ns) + CELL(0.000 ns) = 3.686 ns; Loc. = CLKCTRL_G11; Fanout = 6; COMB Node = 'timing:timingGenerator|Equal2~clkctrl'
            Info: 5: + IC(1.017 ns) + CELL(0.537 ns) = 5.240 ns; Loc. = LCFF_X47_Y6_N31; Fanout = 3; REG Node = 'ALU:Operation|Yout[1]'
            Info: Total cell delay = 2.578 ns ( 49.20 % )
            Info: Total interconnect delay = 2.662 ns ( 50.80 % )
        Info: - Longest clock path from clock "CLOCK_27" to source register is 5.395 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'
            Info: 2: + IC(0.625 ns) + CELL(0.787 ns) = 2.391 ns; Loc. = LCFF_X31_Y35_N29; Fanout = 8; REG Node = 'timing:timingGenerator|countsec[2]'
            Info: 3: + IC(0.351 ns) + CELL(0.419 ns) = 3.161 ns; Loc. = LCCOMB_X31_Y35_N20; Fanout = 1; COMB Node = 'timing:timingGenerator|Equal1'
            Info: 4: + IC(0.681 ns) + CELL(0.000 ns) = 3.842 ns; Loc. = CLKCTRL_G10; Fanout = 10; COMB Node = 'timing:timingGenerator|Equal1~clkctrl'
            Info: 5: + IC(1.016 ns) + CELL(0.537 ns) = 5.395 ns; Loc. = LCFF_X46_Y6_N19; Fanout = 13; REG Node = 'reg_B:Register_B|Q[0]'
            Info: Total cell delay = 2.722 ns ( 50.45 % )
            Info: Total interconnect delay = 2.673 ns ( 49.55 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "timing:timingGenerator|countsec[0]" (data pin = "KEY[0]", clock pin = "CLOCK_27") is 5.909 ns
    Info: + Longest pin to register delay is 8.086 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; PIN Node = 'KEY[0]'
        Info: 2: + IC(5.920 ns) + CELL(0.393 ns) = 7.175 ns; Loc. = LCCOMB_X31_Y35_N30; Fanout = 2; COMB Node = 'timing:timingGenerator|countsec[0]~7'
        Info: 3: + IC(0.251 ns) + CELL(0.660 ns) = 8.086 ns; Loc. = LCFF_X31_Y35_N9; Fanout = 7; REG Node = 'timing:timingGenerator|countsec[0]'
        Info: Total cell delay = 1.915 ns ( 23.68 % )
        Info: Total interconnect delay = 6.171 ns ( 76.32 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLOCK_27" to destination register is 2.141 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'
        Info: 2: + IC(0.625 ns) + CELL(0.537 ns) = 2.141 ns; Loc. = LCFF_X31_Y35_N9; Fanout = 7; REG Node = 'timing:timingGenerator|countsec[0]'
        Info: Total cell delay = 1.516 ns ( 70.81 % )
        Info: Total interconnect delay = 0.625 ns ( 29.19 % )
Info: tco from clock "CLOCK_27" to destination pin "HEX7[5]" through register "reg_A:Register_A|Q[2]" is 14.560 ns
    Info: + Longest clock path from clock "CLOCK_27" to source register is 5.394 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'
        Info: 2: + IC(0.625 ns) + CELL(0.787 ns) = 2.391 ns; Loc. = LCFF_X31_Y35_N29; Fanout = 8; REG Node = 'timing:timingGenerator|countsec[2]'
        Info: 3: + IC(0.351 ns) + CELL(0.419 ns) = 3.161 ns; Loc. = LCCOMB_X31_Y35_N20; Fanout = 1; COMB Node = 'timing:timingGenerator|Equal1'
        Info: 4: + IC(0.681 ns) + CELL(0.000 ns) = 3.842 ns; Loc. = CLKCTRL_G10; Fanout = 10; COMB Node = 'timing:timingGenerator|Equal1~clkctrl'
        Info: 5: + IC(1.015 ns) + CELL(0.537 ns) = 5.394 ns; Loc. = LCFF_X44_Y6_N7; Fanout = 13; REG Node = 'reg_A:Register_A|Q[2]'
        Info: Total cell delay = 2.722 ns ( 50.46 % )
        Info: Total interconnect delay = 2.672 ns ( 49.54 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 8.916 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y6_N7; Fanout = 13; REG Node = 'reg_A:Register_A|Q[2]'
        Info: 2: + IC(0.723 ns) + CELL(0.393 ns) = 1.116 ns; Loc. = LCCOMB_X43_Y6_N0; Fanout = 4; COMB Node = 'bcd7seg:char7seg_A|HEXH[0]~0'
        Info: 3: + IC(5.148 ns) + CELL(2.652 ns) = 8.916 ns; Loc. = PIN_P9; Fanout = 0; PIN Node = 'HEX7[5]'
        Info: Total cell delay = 3.045 ns ( 34.15 % )
        Info: Total interconnect delay = 5.871 ns ( 65.85 % )
Info: Longest tpd from source pin "SW[14]" to destination pin "LEDR[14]" is 9.898 ns
    Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 2; PIN Node = 'SW[14]'
    Info: 2: + IC(6.258 ns) + CELL(2.798 ns) = 9.898 ns; Loc. = PIN_AF13; Fanout = 0; PIN Node = 'LEDR[14]'
    Info: Total cell delay = 3.640 ns ( 36.78 % )
    Info: Total interconnect delay = 6.258 ns ( 63.22 % )
Info: th for register "IR:InstructionRegister|Q[1]" (data pin = "SW[6]", clock pin = "CLOCK_27") is 3.048 ns
    Info: + Longest clock path from clock "CLOCK_27" to destination register is 5.408 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'
        Info: 2: + IC(0.625 ns) + CELL(0.787 ns) = 2.391 ns; Loc. = LCFF_X31_Y35_N29; Fanout = 8; REG Node = 'timing:timingGenerator|countsec[2]'
        Info: 3: + IC(0.354 ns) + CELL(0.420 ns) = 3.165 ns; Loc. = LCCOMB_X31_Y35_N10; Fanout = 1; COMB Node = 'timing:timingGenerator|Equal0'
        Info: 4: + IC(0.681 ns) + CELL(0.000 ns) = 3.846 ns; Loc. = CLKCTRL_G8; Fanout = 13; COMB Node = 'timing:timingGenerator|Equal0~clkctrl'
        Info: 5: + IC(1.025 ns) + CELL(0.537 ns) = 5.408 ns; Loc. = LCFF_X44_Y4_N1; Fanout = 1; REG Node = 'IR:InstructionRegister|Q[1]'
        Info: Total cell delay = 2.723 ns ( 50.35 % )
        Info: Total interconnect delay = 2.685 ns ( 49.65 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.626 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 2; PIN Node = 'SW[6]'
        Info: 2: + IC(1.404 ns) + CELL(0.149 ns) = 2.542 ns; Loc. = LCCOMB_X44_Y4_N0; Fanout = 1; COMB Node = 'IR:InstructionRegister|Q[1]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.626 ns; Loc. = LCFF_X44_Y4_N1; Fanout = 1; REG Node = 'IR:InstructionRegister|Q[1]'
        Info: Total cell delay = 1.222 ns ( 46.53 % )
        Info: Total interconnect delay = 1.404 ns ( 53.47 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 202 megabytes
    Info: Processing ended: Sat Jun 22 23:06:12 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


