## What Makes Pipelining Hard to Implement?

> ##是什么使管道难以实施？

Now that we understand how to detect and resolve hazards, we can deal with some complications that we have avoided so far. The first part of this section considers the challenges of exceptional situations where the instruction execution order is changed in unexpected ways. In the second part of this section, we discuss some of the challenges raised by different instruction sets.

> 现在，我们了解了如何检测和解决危害，我们可以处理到目前为止避免的一些并发症。本节的第一部分考虑了以意外方式更改指令执行顺序的特殊情况的挑战。在本节的第二部分中，我们讨论了不同指导集提出的一些挑战。

Figure C.25 To minimize the impact of deciding whether a conditional branch is taken, we compute the branch target address in ID while doing the conditional test and final selection of next PC in EX. As mentioned in [Figure C.19](#_bookmark504), the PC can be thought of as a pipeline register (e.g., as part of ID/IF), which is written with the address of the next instruction at the end of each IF cycle.

> 图 C.25 为了最大程度地减少确定是否采用条件分支的影响，我们在进行条件测试和最终选择 EX 中的下一个 PC 时计算 ID 中的分支目标地址。如[图 C.19]（#_ bookmark504）中提到的，可以将 PC 视为管道寄存器（例如，作为 ID/if 的一部分），这是在每个末尾写下下一个指令的地址如果循环。

### Dealing With Exceptions

> ###处理例外

Exceptional situations are harder to handle in a pipelined processor because the over- lapping of instructions makes it more difficult to know whether an instruction can safely change the state of the processor. In a pipelined processor, an instruction is executed piece by piece and is not completed for several clock cycles. Unfortunately, other instructions in the pipeline can raise exceptions that may force the processor to abort the instructions in the pipeline before they complete. Before we discuss these problems and their solutions in detail, we need to understand what types of situations can arise and what architectural requirements exist for supporting them.

> 特殊情况更难在管道处理器中处理，因为指令的过度覆盖使指令更难知道指令是否可以安全地更改处理器的状态。在管道上的处理器中，通过一段执行指令，并且未完成几个时钟周期的完成。不幸的是，管道中的其他说明可能会引起例外，这可能会迫使处理器在完成之前中止管道中的说明。在我们详细讨论这些问题及其解决方案之前，我们需要了解可能出现哪些类型的情况以及为支持它们而存在哪些架构要求。

##### _Types of Exceptions and Requirements_

> #####例外和要求的类型_

The terminology used to describe exceptional situations where the normal execu- tion order of instruction is changed varies among processors. The terms _interrupt, fault_, and _exception_ are used, although not in a consistent fashion. We use the term _exception_ to cover all these mechanisms, including the following:

> 用于描述正常执行指令顺序的特殊情况所用的术语在处理器之间有所不同。使用术语_ interruck，fult_和_exception_，尽管不是以一致的方式。我们使用术语_EXCEPTION_涵盖所有这些机制，包括以下内容：

- I/O device request

> - I/O 设备请求

- Invoking an operating system service from a user program

> - 从用户程序调用操作系统服务

- Tracing instruction execution

> - 跟踪指令执行

- Breakpoint (programmer-requested interrupt)

> - 断点（程序员要求中断）

- Integer arithmetic overflow

> - 整数算术溢出

- FP arithmetic anomaly

> -FP 算术异常

- Page fault (not in main memory)

> - 页面故障（不在主内存中）

- Misaligned memory accesses (if alignment is required)

> - 未对准的内存访问（如果需要对齐）

- Memory protection violation

> - 违反记忆保护

- Using an undefined or unimplemented instruction

> - 使用未定义或未完成的指令

- Hardware malfunctions

> - 硬件故障

- Power failure

> - 电源（检测）失败

When we wish to refer to some particular class of such exceptions, we will use a longer name, such as I/O interrupt, floating-point exception, or page fault.

> 当我们希望参考某些此类例外类别时，我们将使用较长的名称，例如 I/O 中断，浮点异常或页面故障。

Although we use the term _exception_ to cover all of these events, individual events have important characteristics that determine what action is needed in the hardware. The requirements on exceptions can be characterized on five semi- independent axes:

> 尽管我们使用术语_exception_涵盖所有这些事件，但单个事件具有重要的特征，可以确定硬件中需要采取哪些操作。对例外的要求可以在五个半独立轴上进行表征：

1. _Synchronous versus asynchronous_—If the event occurs at the same place every time the program is executed with the same data and memory allocation, the event is _synchronous_. With the exception of hardware malfunctions, _asynchro- nous_ events are caused by devices external to the processor and memory. Asyn- chronous events usually can be handled after the completion of the current instruction, which makes them easier to handle.

> 1. _synchronous versus asynchronous_-如果该事件每次执行程序以相同的数据和内存分配执行时发生在同一位置，则事件为_synchronous_。除硬件故障外，_asynchro-nous_事件是由处理器和内存外部的设备引起的。当前说明完成后，通常可以处理 Asyn-Chronous 事件，这使它们更易于处理。

2. _User requested versus coerced_—If the user task directly asks for it, it is a _user- requested_ event. In some sense, user-requested exceptions are not really excep- tions, because they are predictable. They are treated as exceptions, however, because the same mechanisms that are used to save and restore the state are used for these user-requested events. Because the only function of an instruction that triggers this exception is to cause the exception, user-requested exceptions can always be handled after the instruction has completed. _Coerced_ exceptions are caused by some hardware event that is not under the control of the user program. Coerced exceptions are harder to implement because they are not predictable.

> 2. _请求与强制性_-如果用户任务直接要求它，那是_user-请求_事件。从某种意义上说，用户要求的例外不是真正的例外，因为它们是可以预测的。但是，它们被视为例外，因为用于保存和还原状态的相同机制用于这些用户要求的事件。因为触发此异常的指令的唯一函数是导致异常，因此在指令完成后始终可以处理用户要求的异常。_cererced _例外是由某些硬件事件引起的，这些事件不在用户程序的控制之下。强迫例外很难实施，因为它们是不可预测的。

3. _User maskable versus user nonmaskable_—If an event can be masked or dis- abled by a user task, it is _user maskable_. This mask simply controls whether the hardware responds to the exception or not.

> 3. _用户掩码与用户 nonmaskable_-如果事件可以被用户任务掩盖或解散，则为_user maskable_。此掩码只是控制硬件是否响应异常。

4. _Within versus between instructions_—This classification depends on whether the event prevents instruction completion by occurring in the middle of execu- tion—no matter how short—or whether it is recognized _between_ instructions. Exceptions that occur _within_ instructions are usually synchronous, because the instruction triggers the exception. It’s harder to implement exceptions that occur within instructions than those between instructions, because the instruc- tion must be stopped and restarted. Asynchronous exceptions that occur within instructions arise from catastrophic situations (e.g., hardware malfunction) and always cause program termination.

> 4. _ WITHIN 与指令之间的_-此分类取决于事件是否通过在执行中间发生的情况来阻止指令完成 - 无论多么短，还是被识别为_between_指令。发生_within_指令的例外通常是同步的，因为该说明会触发异常。在说明中发生的例外要比指令之间的例外更难，因为必须停止和重新启动指令。指令内发生的异步例外是由灾难性情况（例如硬件故障）引起的，并始终导致程序终止。

5. _Resume versus terminate_—If the program’s execution always stops after the interrupt, it is a _terminating_ event. If the program’s execution continues after the interrupt, it is a _resuming_ event. It is easier to implement exceptions that terminate execution, because the processor need not be able to restart execution of the same program after handling the exception.

> 5. _ resume vs terminate _-如果程序的执行总是在中断后停止，那是一个_terminating_事件。如果程序的执行在中断后继续进行，则是_Resuming_事件。实现终止执行的异常更容易，因为处理器在处理异常后不需要重新启动同一程序的执行。

[Figure C.26](#_bookmark512) classifies the preceding examples according to these five categories. The difficult task is implementing interrupts occurring within instructions where the instruction must be resumed. Implementing such exceptions requires that another program must be invoked to save the state of the executing program, cor- rect the cause of the exception, and then restore the state of the program before the instruction that caused the exception can be tried again. This process must be effec- tively invisible to the executing program. If a pipeline provides the ability for the processor to handle the exception, save the state, and restart without affecting the execution of the program, the pipeline or processor is said to be _restartable_. While early supercomputers and microprocessors often lacked this property, almost all processors today support it, at least for the integer pipeline, because it is needed to implement virtual memory (see [Chapter 2](#_bookmark46)).

> [图 C.26]（#_ bookmark512）根据这五个类别对上述示例进行分类。困难的任务是在必须恢复指令的指令中实现中断。实施此类例外要求必须调用另一个程序来保存执行程序的状态，调解例外原因，然后在引起例外的指令之前还原程序状态。该过程必须有效地看不见执行程序。如果管道为处理器处理异常，保存状态并重新启动而不影响程序执行，则管道或处理器被认为为_restartable_。尽管早期的超级计算机和微处理器经常缺乏此属性，但今天几乎所有处理器都支持它，至少对于整数管道而言，因为它需要实现虚拟内存（请参阅[第 2 章]（#_ bookmark46））。

Figure C.26 Five categories are used to define what actions are needed for the different exception types. Excep- tions that must allow resumption are marked as resume, although the software may often choose to terminate the program. Synchronous, coerced exceptions occurring within instructions that can be resumed are the most difficult to implement. We might expect that memory protection access violations would always result in termination; how- ever, modern operating systems use memory protection to detect events such as the first attempt to use a page or the first write to a page. Thus, processors should be able to resume after such exceptions.

> 图 C.26 使用五个类别来定义不同异常类型需要哪些操作。必须将必须允许恢复的外观标记为简历，尽管该软件通常可能会选择终止程序。最难实施的指令中发生的同步，强迫的异常是最难实施的。我们可能希望违反内存保护访问始终会导致终止；但是，现代操作系统使用内存保护来检测事件，例如第一次尝试使用页面或第一个写入页面的事件。因此，处理器应在此类例外后恢复。

##### _Stopping and Restarting Execution_

> ##### _ stopping 和重新启动执行_

As in unpipelined implementations, the most difficult exceptions have two prop- erties: (1) they occur within instructions (that is, in the middle of the instruction execution corresponding to EX or MEM pipe stages), and (2) they must be restart- able. In our RISC V pipeline, for example, a virtual memory page fault resulting from a data fetch cannot occur until sometime in the MEM stage of the instruction. By the time that fault is seen, several other instructions will be in execution. A page fault must be restartable and requires the intervention of another process, such as the operating system. Thus, the pipeline must be safely shut down and the state saved so that the instruction can be restarted in the correct state. Restarting is usu- ally implemented by saving the PC of the instruction at which to restart. If the restarted instruction is not a branch, then we will continue to fetch the sequential successors and begin their execution in the normal fashion. If the restarted instruc- tion is a branch, then we will reevaluate the branch condition and begin fetching from either the target or the fall-through. When an exception occurs, the pipeline control can take the following steps to save the pipeline state safely:

> 与非固定实现一样，最困难的例外有两个证明：（1）它们发生在指令中（即，在指令执行的中间，与 EX 或 MEM PIPE 阶段相对应），并且（2）必须重新启动它们- 有能力的。例如，在我们的 RISC V 管道中，直到指令的 MEM 阶段的某个时候，才能发生由数据获取产生的虚拟内存页故障。到看到故障时，将执行其他一些说明。页面故障必须重新启动，并且需要对另一个过程（例如操作系统）进行干预。因此，必须安全地关闭管道并保存状态，以便可以在正确的状态下重新启动指令。通过保存重新启动的指令的 PC 来实现重新启动。如果重新启动的指令不是分支，那么我们将继续获取顺序继任者并以正常方式开始执行。如果重新启动的指导是分支，那么我们将重新评估分支条件并开始从目标或秋季直通降落。当发生异常时，管道控制可以采取以下步骤来安全地保存管道状态：

1. Force a trap instruction into the pipeline on the next IF.

> 1.将陷阱指令强加到下一个 if 的管道中。

2. Until the trap is taken, turn off all writes for the faulting instruction and for all instructions that follow in the pipeline; this can be done by placing zeros into the pipeline latches of all instructions in the pipeline, starting with the instruction that generates the exception, but not those that precede that instruction. This prevents any state changes for instructions that will not be completed before the exception is handled.

> 2.直到陷阱被捕获，请关闭所有写入故障指令和管道中所有指令的写作；这可以通过将零放入管道中所有指令的管道闩锁中，从生成异常的指令开始，而不是在该指令之前的指令开始。这样可以防止在处理异常之前未完成的指令的任何状态更改。

3. After the exception-handling routine in the operating system receives control, it immediately saves the PC of the faulting instruction. This value will be used to return from the exception later.

> 3.在操作系统中的例外处理程序后，它立即保存故障指令的 PC。此值将用于以后从异常返回。

After the exception has been handled, special instructions return the processor from the exception by reloading the PCs and restarting the instruction stream (using the exception return in RISC V). If the pipeline can be stopped so that the instructions just before the faulting instruction are completed and those after it can be restarted from scratch, the pipeline is said to have _precise exceptions_. Ideally, the faulting instruction would not have changed the state, and correctly handling some excep- tions requires that the faulting instruction have no effects. For other exceptions,

> 处理异常后，特殊说明通过重新加载 PC 并重新启动指令流（使用 RISC V 中的异常返回），将处理器从异常中返回。如果可以停止管道，以便在完成故障指令之前的指令，并且可以从头开始重新启动后的指令，则据说管道具有_precise exceptions_。理想情况下，故障指示不会改变状态，并且正确处理某些外观要求故障指示没有效果。其他例外，

such as floating-point exceptions, the faulting instruction on some processors writes its result before the exception can be handled. In such cases, the hardware must be prepared to retrieve the source operands, even if the destination is identical to one of the source operands. Because floating-point operations may run for many cycles, it is highly likely that some other instruction may have written the source operands (as we will see in the next section, floating-point operations often com- plete out of order). To overcome this, many recent high-performance processors have introduced two modes of operation. One mode has precise exceptions and the other (fast or performance mode) does not. Of course, the precise exception mode is slower, since it allows less overlap among floating-point instructions.

> 例如浮点异常，某些处理器上的故障指令在处理异常之前写入结果。在这种情况下，即使目的地与源操作数之一相同，也必须准备好硬件来检索源操作数。由于浮点操作可能会为许多周期运行，因此某些其他指令很可能已经编写了源操作数（正如我们将在下一节中看到的那样，浮点操作经常完全不合时宜）。为了克服这一点，许多最近的高性能处理器引入了两种操作模式。一种模式具有精确的例外，另一种模式（快速或性能模式）没有。当然，精确的异常模式较慢，因为它允许在浮点指令中重叠较少。

Supporting precise exceptions is a requirement in many systems, while in others it is “just” valuable because it simplifies the operating system interface. At a minimum, any processor with demand paging or IEEE arithmetic trap han- dlers must make its exceptions precise, either in the hardware or with some soft- ware support. For integer pipelines, the task of creating precise exceptions is easier, and accommodating virtual memory strongly motivates the support of precise exceptions for memory references. In practice, these reasons have led designers and architects to always provide precise exceptions for the integer pipeline. In this section we describe how to implement precise exceptions for the RISC V integer pipeline. We will describe techniques for handling the more complex challenges arising in the floating-point pipeline in [Section C.5](#extending-the-risc-v-integer-pipeline-to-handle-multicycle-operations).

> 支持精确的例外是许多系统中的要求，而在其他系统中，它“只是”有价值，因为它简化了操作系统的界面。至少，任何具有要求分页或 IEEE 算术陷阱的处理器都必须在硬件或一些软件支持中确切地例外。对于整数管道，创建精确异常的任务更容易，并且可容纳虚拟内存强烈激发了对内存参考的精确例外的支持。实际上，这些原因使设计师和建筑师始终为整数管道提供精确的例外。在本节中，我们介绍如何实现 RISC V Integer 管道的精确例外。我们将描述[C.5]（＃扩展 risc-V-integer-Pipeline to Handle-Multiclecle-oserations）中浮点管道中出现的更复杂挑战的技术。

##### _Exceptions in RISC V_

> ##### _在 RISC v 中的 Exceptions

[Figure C.27](#_bookmark513) shows the RISC V pipeline stages and which problem exceptions might occur in each stage. With pipelining, multiple exceptions may occur in the same clock cycle because there are multiple instructions in execution. For example, consider this instruction sequence:

> [图 C.27]（#_ bookmark513）显示了 RISC V 管道阶段以及每个阶段可能发生哪些问题例外。使用管道衬里，由于执行中有多个说明，因此可能会在同一时钟周期中发生多个异常。例如，考虑此指令序列：

Figure C.27 Exceptions that may occur in the RISC V pipeline. Exceptions raised from instruction or data memory access account for six out of eight cases.

> 图 C.27 RISC V 管道中可能发生的例外。从指令或数据内存访问帐户提出的例外八个案例中有六个。

This pair of instructions can cause a data page fault and an arithmetic exception at the same time, because the ld is in the MEM stage while the add is in the EX stage. This case can be handled by dealing with only the data page fault and then restarting the execution. The second exception will reoccur (but not the first, if the software is correct), and when the second exception occurs it can be handled independently.

> 这对指令可能会同时导致数据页故障和算术异常，因为 LD 在 MEM 阶段处于 MEM 阶段。可以通过仅处理数据页故障然后重新启动执行来处理此情况。第二个例外将重新发生（但如果软件正确，则不是第一个例外），当发生第二个异常时，它可以独立处理。

In reality, the situation is not as straightforward as this simple example. Excep- tions may occur out of order; that is, an instruction may cause an exception before an earlier instruction causes one. Consider again the preceding sequence of instruc- tions, ld followed by add. The ld can get a data page fault, seen when the instruc- tion is in MEM, and the add can get an instruction page fault, seen when the add instruction is in IF. The instruction page fault will actually occur first, even though it is caused by a later instruction!

> 实际上，情况并不像这个简单的例子那么简单。可能会出现秩序；也就是说，一项指令可能会在较早的指令导致一项指令之前引起例外。再次考虑指定的前面序列，然后再考虑添加。LD 可以得到一个数据页故障，可以看到何时在 MEM 中进行仪器，并且添加可以获得指令页故障，何时在添加指令 in IF 中查看。指令页故障实际上将首先发生，即使它是由以后的指令引起的！

Because we are implementing precise exceptions, the pipeline is required to handle the exception caused by the ld instruction first. To explain how this works, let’s call the instruction in the position of the ld instruction _i_, and the instruction in the position of the add instruction _i_ + 1. The pipeline cannot simply handle an exception when it occurs in time, because that will lead to exceptions occurring out of the unpipelined order. Instead, the hardware posts all exceptions caused by a given instruction in a status vector associated with that instruction. The excep- tion status vector is carried along as the instruction goes down the pipeline. Once an exception indication is set in the exception status vector, any control signal that may cause a data value to be written is turned off (this includes both register writes and memory writes). Because a store can cause an exception during MEM, the hardware must be prepared to prevent the store from completing if it raises an exception.

> 由于我们正在实施精确的例外，因此首先需要管道来处理由 LD 指令引起的异常。要解释其工作原理，让我们在 LD 指令_i_的位置调用指令，以及在添加指令的位置中的指令_i_ + 1.管道在及时发生时不能简单地处理异常，因为这将导致异常出现在不符合顺序的顺序中。相反，硬件发布了与该指令相关的状态向量中给定指令引起的所有异常。随着说明的流动，将持续的状态矢量持续。一旦在异常状态矢量中设置了异常指示，可能会关闭任何可能导致数据值的控制信号（其中包括寄存器写入和内存写入）。由于商店在 MEM 期间可能会导致异常，因此必须准备好硬件以防止商店的启动，如果商店提出异常。

When an instruction enters WB (or is about to leave MEM), the exception sta- tus vector is checked. If any exceptions are posted, they are handled in the order in which they would occur in time on an unpipelined processor—the exception cor- responding to the earliest instruction (and usually the earliest pipe stage for that instruction) is handled first. This guarantees that all exceptions will be seen on instruction _i_ before any are seen on _i_ + 1. Of course, any action taken in earlier pipe stages on behalf of instruction _i_ may be invalid, but because writes to the register file and memory were disabled, no state could have been changed. As we will see in [Section C.5](#extending-the-risc-v-integer-pipeline-to-handle-multicycle-operations), maintaining this precise model for FP operations is much harder. In the next subsection we describe problems that arise in implementing excep- tions in the pipelines of processors with more powerful, longer-running instructions.

> 当指令输入 WB（或即将离开 MEM）时，会检查异常 status vector。如果发布任何例外，它们将按照不符合的处理器的及时进行的顺序进行处理 - 对最早的说明（通常是该说明的最早的管道阶段）的例外，请先处理。这可以确保在_i_ + 1 上看到任何情况之前，都会在_i_上看到所有例外。，没有任何状态可以改变。正如我们将在[C.5 节]（＃扩展 RISC-V-V-Integer-Pipeline to Handle-Multiclecle-oserations）中看到的那样，为 FP 操作维护此精确模型要困难得多。在下一个小节中，我们描述了用更强大，更长时间的说明在处理器的管道中实现 Exceptions 时出现的问题。

### Instruction Set Complications

> ###指示集并发症

No RISC V instruction has more than one result, and our RISC V pipeline writes that result only at the end of an instruction’s execution. When an instruction is guaran- teed to complete, it is called _committed_. In the RISC V integer pipeline, all instruc- tions are committed when they reach the end of the MEM stage (or beginning of WB) and no instruction updates the state before that stage. Thus, precise exceptions are straightforward. Some processors have instructions that change the state in the middle of the instruction execution, before the instruction and its predecessors are guaranteed to complete. For example, autoincrement addressing modes in the IA-32 architecture cause the update of registers in the middle of an instruction execution. In such a case, if the instruction is aborted because of an exception, it will leave the processor state altered. Although we know which instruction caused the exception, without additional hardware support the exception will be imprecise because the instruction will be half finished. Restarting the instruction stream after such an imprecise exception is difficult. Alternatively, we could avoid updating the state before the instruction commits, but this may be difficult or costly, because there may be dependences on the updated state: consider a VAX instruction that autoin- crements the same register multiple times. Thus, to maintain a precise exception model, most processors with such instructions have the ability to back out any state changes made before the instruction is committed. If an exception occurs, the pro- cessor uses this ability to reset the state of the processor to its value before the inter- rupted instruction started. In the next section, we will see that a more powerful RISC V floating-point pipeline can introduce similar problems, and [Section C.7](#cross-cutting-issues-5) introduces techniques that substantially complicate exception handling.

> RISC V 指令没有一个以上的结果，而我们的 RISC V 管道仅在执行指令结束时进行写作。当指令是瓜兰完成的时，称为_committed_。在 RISC V Integer 管道中，所有的指标都在到达 MEM 阶段的末端（或 WB 的开始）时都会承诺，并且在该阶段之前没有任何指示更新状态。因此，精确的例外很简单。一些处理器的指示可以在指令执行的中间改变状态，然后保证该指令及其前任完成。例如，在 IA-32 体系结构中寻址模式的自动插入导致在执行指令中间的寄存器更新。在这种情况下，如果由于例外而流产该指令，则处理器状态会更改。尽管我们知道哪种指令导致了例外，但如果没有其他硬件支持，则该例外将不精确，因为该说明将完成一半。在这种不精确的例外之后重新启动指令流是很困难的。另外，我们可以在说明提交之前避免更新状态，但是这可能很困难或昂贵，因为可能会依赖于更新的状态：考虑一种自动启动的 VAX 指令多次自动启动。因此，为了保持精确的异常模型，大多数具有此类指令的处理器都能在提出指令之前退出任何状态更改。如果发生异常，则会人员使用此能力将处理器的状态重置为其值，然后再开始解剖指令开始。在下一节中，我们将看到更强大的 RISC V 浮点管道可能会引入类似的问题，[C.7]（＃Cross-Cutting-issues-5）引入了实质上复杂的异常处理的技术。

A related source of difficulties arises from instructions that update memory state during execution, such as the string copy operations on the Intel architecture or IBM 360 (see Appendix K). To make it possible to interrupt and restart these instructions, the instructions are defined to use the general-purpose registers as working registers. Thus, the state of the partially completed instruction is always in the registers, which are saved on an exception and restored after the exception, allowing the instruction to continue.

> 相关的困难来源来自在执行过程中更新内存状态的说明，例如 Intel Architecture 或 IBM 360 上的字符串复制操作（请参阅附录 K）。为了使中断和重新启动这些说明成为可能，将指示定义为使用通用寄存器作为工作寄存器。因此，部分完成的指令的状态始终在寄存器中，这些寄存器被保存为例外并在例外后恢复，从而允许该指令继续。

A different set of difficulties arises from odd bits of state that may create addi- tional pipeline hazards or may require extra hardware to save and restore. Condition codes are a good example of this. Many processors set the condition codes implic- itly as part of the instruction. This approach has advantages, because condition codes decouple the evaluation of the condition from the actual branch. However, implicitly set condition codes can cause difficulties in scheduling any pipeline delays between setting the condition code and the branch, because most instructions set the condition code and cannot be used in the delay slots between the condition evaluation and the branch.

> 一组不同的困难来自可能造成附加管道危害或可能需要额外的硬件来节省和恢复的状态奇数。条件代码就是一个很好的例子。许多处理器将条件代码视为指令的一部分。这种方法具有优势，因为条件代码将实际分支机构对条件的评估。但是，隐式设置条件代码可能会在设置条件代码和分支之间的任何管道延迟时造成困难，因为大多数指令设置了条件代码，并且不能在条件评估和分支之间的延迟插槽中使用。

Additionally, in processors with condition codes, the processor must decide when the branch condition is fixed. This involves finding out when the condition code has been set for the last time before the branch. In most processors with implicitly set condition codes, this is done by delaying the branch condition eval- uation until all previous instructions have had a chance to set the condition code. Of course, architectures with explicitly set condition codes allow the delay between condition test and the branch to be scheduled; however, pipeline control must still track the last instruction that sets the condition code to know when the branch condition is decided. In effect, the condition code must be treated as an operand that requires hazard detection for RAW hazards with branches, just as

> 此外，在带有条件代码的处理器中，处理器必须决定何时固定分支条件。这涉及找出分支前最后一次设置条件代码的时间。在大多数具有隐式设置条件代码的处理器中，这是通过延迟分支条件评估来完成的，直到所有先前的说明都有机会设置条件代码。当然，具有明确设置条件代码的体系结构允许安排条件测试和分支之间的延迟；但是，管道控制仍然必须跟踪最后的指令，该指令设置条件代码以了解何时确定分支条件。实际上，条件代码必须被视为需要对有分支机构的原始危害危害检测的操作数，就像

Although none of these instructions is particularly long (an x86 instruction can be up to 15 bytes), they do differ radically in the number of clock cycles they will require, from as low as one up to hundreds of clock cycles. These instructions also require different numbers of data memory accesses, from zero to possibly hundreds. The data hazards are very complex and occur both between and within instructions (nothing prevents the movsb from having an overlapping source and destination!). The simple solution of making all instructions execute for the same number of clock cycles is unacceptable because it introduces an enormous number of hazards and bypass conditions and makes an immensely long pipeline. Pipelining the x86 at the instruction level is difficult, but a clever solution was found, similar to one used for the VAX. They pipeline the _microinstruction_ execution; a microinstruction is a simple instruction used in sequences to imple- ment a more complex instruction set. Because the microinstructions are simple (they look a lot like RISC V), the pipeline control is much easier. Since 1995, all Intel IA-32 microprocessors have used this strategy of converting the IA-32 instructions into microoperations, and then pipelining the microoperations. In fact, this approach is even used for some of the more complex instructions in the ARM architecture.

> 尽管这些说明都不是特别长（x86 指令最多可达 15 个字节），但它们在所需的时钟周期数的数量上确实有很大差异，从低至数百个时钟周期的低点。这些说明还需要不同数量的数据存储器访问，从零到数百个。数据危害非常复杂，并且在指令之间和内部都发生（没有任何阻止 MOVSB 具有重叠的源和目的地！）。使所有指令执行相同数量的时钟循环的简单解决方案是不可接受的，因为它引入了大量危害和旁路条件，并制作了很长的管道。很难在指令级别进行管道 X86，但是找到了一个巧妙的解决方案，类似于 VAX 使用的解决方案。他们管道_microinstruction_执行；微观建筑是序列中用于启动更复杂的指令集的简单指令。由于微型结构很简单（它们看起来很像 RISC V），因此管道控制要容易得多。自 1995 年以来，所有 Intel IA-32 微处理器都使用此策略将 IA-32 指令转换为微型手术，然后将微型手术转换为微功能。实际上，这种方法甚至用于 ARM 架构中一些更复杂的说明。

In comparison, load-store processors have simple operations with similar amounts of work and pipeline more easily. If architects realize the relationship between instruction set design and pipelining, they can design architectures for more efficient pipelining. In the next section, we will see how the RISC V pipeline deals with long-running instructions, specifically floating-point operations.

> 相比之下，负载商店的处理器具有简单的操作，具有相似的工作量和管道。如果建筑师意识到指令集设计和管道之间的关系，他们可以设计架构，以提高管道效率。在下一节中，我们将看到 RISC V Pipeline 如何处理长期运行的说明，特别是浮点操作。

For many years, the interaction between instruction sets and implementations was believed to be small, and implementation issues were not a major focus in designing instruction sets. In the 1980s, it became clear that the difficulty and inef- ficiency of pipelining could both be increased by instruction set complications. In the 1990s, all companies moved to simpler instructions sets with the goal of reduc- ing the complexity of aggressive implementations.

> 多年来，指导集和实施之间的互动被认为很小，实施问题并不是设计指导集的主要重点。在 1980 年代，很明显，通过指导集并发症可以增加管道上的困难和无效性。在 1990 年代，所有公司都转向了更简单的说明集，目的是降低积极实施的复杂性。
