// Automatically generated from ../../lib/stm32lib/CMSIS/STM32L4xx/Include/stm32l4r9xx.h by make-stmconst.py

{ MP_ROM_QSTR(MP_QSTR_TIM2), MP_ROM_PTR(&mpz_40000000) },
{ MP_ROM_QSTR(MP_QSTR_TIM3), MP_ROM_PTR(&mpz_40000400) },
{ MP_ROM_QSTR(MP_QSTR_TIM4), MP_ROM_PTR(&mpz_40000800) },
{ MP_ROM_QSTR(MP_QSTR_TIM5), MP_ROM_PTR(&mpz_40000c00) },
{ MP_ROM_QSTR(MP_QSTR_TIM6), MP_ROM_PTR(&mpz_40001000) },
{ MP_ROM_QSTR(MP_QSTR_TIM7), MP_ROM_PTR(&mpz_40001400) },
{ MP_ROM_QSTR(MP_QSTR_RTC), MP_ROM_PTR(&mpz_40002800) },
{ MP_ROM_QSTR(MP_QSTR_WWDG), MP_ROM_PTR(&mpz_40002c00) },
{ MP_ROM_QSTR(MP_QSTR_IWDG), MP_ROM_PTR(&mpz_40003000) },
{ MP_ROM_QSTR(MP_QSTR_SPI2), MP_ROM_PTR(&mpz_40003800) },
{ MP_ROM_QSTR(MP_QSTR_SPI3), MP_ROM_PTR(&mpz_40003c00) },
{ MP_ROM_QSTR(MP_QSTR_USART2), MP_ROM_PTR(&mpz_40004400) },
{ MP_ROM_QSTR(MP_QSTR_USART3), MP_ROM_PTR(&mpz_40004800) },
{ MP_ROM_QSTR(MP_QSTR_UART4), MP_ROM_PTR(&mpz_40004c00) },
{ MP_ROM_QSTR(MP_QSTR_UART5), MP_ROM_PTR(&mpz_40005000) },
{ MP_ROM_QSTR(MP_QSTR_I2C1), MP_ROM_PTR(&mpz_40005400) },
{ MP_ROM_QSTR(MP_QSTR_I2C2), MP_ROM_PTR(&mpz_40005800) },
{ MP_ROM_QSTR(MP_QSTR_I2C3), MP_ROM_PTR(&mpz_40005c00) },
{ MP_ROM_QSTR(MP_QSTR_CRS), MP_ROM_PTR(&mpz_40006000) },
{ MP_ROM_QSTR(MP_QSTR_CAN), MP_ROM_PTR(&mpz_40006400) },
{ MP_ROM_QSTR(MP_QSTR_CAN1), MP_ROM_PTR(&mpz_40006400) },
{ MP_ROM_QSTR(MP_QSTR_I2C4), MP_ROM_PTR(&mpz_40008400) },
{ MP_ROM_QSTR(MP_QSTR_PWR), MP_ROM_PTR(&mpz_40007000) },
{ MP_ROM_QSTR(MP_QSTR_DAC), MP_ROM_PTR(&mpz_40007400) },
{ MP_ROM_QSTR(MP_QSTR_DAC1), MP_ROM_PTR(&mpz_40007400) },
{ MP_ROM_QSTR(MP_QSTR_OPAMP), MP_ROM_PTR(&mpz_40007800) },
{ MP_ROM_QSTR(MP_QSTR_OPAMP1), MP_ROM_PTR(&mpz_40007800) },
{ MP_ROM_QSTR(MP_QSTR_OPAMP2), MP_ROM_PTR(&mpz_40007810) },
{ MP_ROM_QSTR(MP_QSTR_OPAMP12_COMMON), MP_ROM_PTR(&mpz_40007800) },
{ MP_ROM_QSTR(MP_QSTR_LPTIM1), MP_ROM_PTR(&mpz_40007c00) },
{ MP_ROM_QSTR(MP_QSTR_LPUART1), MP_ROM_PTR(&mpz_40008000) },
{ MP_ROM_QSTR(MP_QSTR_LPTIM2), MP_ROM_PTR(&mpz_40009400) },
{ MP_ROM_QSTR(MP_QSTR_SYSCFG), MP_ROM_PTR(&mpz_40010000) },
{ MP_ROM_QSTR(MP_QSTR_VREFBUF), MP_ROM_PTR(&mpz_40010030) },
{ MP_ROM_QSTR(MP_QSTR_COMP1), MP_ROM_PTR(&mpz_40010200) },
{ MP_ROM_QSTR(MP_QSTR_COMP2), MP_ROM_PTR(&mpz_40010204) },
{ MP_ROM_QSTR(MP_QSTR_COMP12_COMMON), MP_ROM_PTR(&mpz_40010204) },
{ MP_ROM_QSTR(MP_QSTR_EXTI), MP_ROM_PTR(&mpz_40010400) },
{ MP_ROM_QSTR(MP_QSTR_FIREWALL), MP_ROM_PTR(&mpz_40011c00) },
{ MP_ROM_QSTR(MP_QSTR_TIM1), MP_ROM_PTR(&mpz_40012c00) },
{ MP_ROM_QSTR(MP_QSTR_SPI1), MP_ROM_PTR(&mpz_40013000) },
{ MP_ROM_QSTR(MP_QSTR_TIM8), MP_ROM_PTR(&mpz_40013400) },
{ MP_ROM_QSTR(MP_QSTR_USART1), MP_ROM_PTR(&mpz_40013800) },
{ MP_ROM_QSTR(MP_QSTR_TIM15), MP_ROM_PTR(&mpz_40014000) },
{ MP_ROM_QSTR(MP_QSTR_TIM16), MP_ROM_PTR(&mpz_40014400) },
{ MP_ROM_QSTR(MP_QSTR_TIM17), MP_ROM_PTR(&mpz_40014800) },
{ MP_ROM_QSTR(MP_QSTR_SAI1), MP_ROM_PTR(&mpz_40015400) },
{ MP_ROM_QSTR(MP_QSTR_SAI2), MP_ROM_PTR(&mpz_40015800) },
{ MP_ROM_QSTR(MP_QSTR_DMA2), MP_ROM_PTR(&mpz_40020400) },
{ MP_ROM_QSTR(MP_QSTR_DMAMUX1), MP_ROM_PTR(&mpz_40020800) },
{ MP_ROM_QSTR(MP_QSTR_RCC), MP_ROM_PTR(&mpz_40021000) },
{ MP_ROM_QSTR(MP_QSTR_FLASH), MP_ROM_PTR(&mpz_40022000) },
{ MP_ROM_QSTR(MP_QSTR_CRC), MP_ROM_PTR(&mpz_40023000) },
{ MP_ROM_QSTR(MP_QSTR_TSC), MP_ROM_PTR(&mpz_40024000) },
{ MP_ROM_QSTR(MP_QSTR_GPIOA), MP_ROM_PTR(&mpz_48000000) },
{ MP_ROM_QSTR(MP_QSTR_GPIOB), MP_ROM_PTR(&mpz_48000400) },
{ MP_ROM_QSTR(MP_QSTR_GPIOC), MP_ROM_PTR(&mpz_48000800) },
{ MP_ROM_QSTR(MP_QSTR_GPIOD), MP_ROM_PTR(&mpz_48000c00) },
{ MP_ROM_QSTR(MP_QSTR_GPIOE), MP_ROM_PTR(&mpz_48001000) },
{ MP_ROM_QSTR(MP_QSTR_GPIOF), MP_ROM_PTR(&mpz_48001400) },
{ MP_ROM_QSTR(MP_QSTR_GPIOG), MP_ROM_PTR(&mpz_48001800) },
{ MP_ROM_QSTR(MP_QSTR_GPIOH), MP_ROM_PTR(&mpz_48001c00) },
{ MP_ROM_QSTR(MP_QSTR_GPIOI), MP_ROM_PTR(&mpz_48002000) },
{ MP_ROM_QSTR(MP_QSTR_ADC1), MP_ROM_PTR(&mpz_50040000) },
{ MP_ROM_QSTR(MP_QSTR_ADC1_COMMON), MP_ROM_PTR(&mpz_50040300) },
{ MP_ROM_QSTR(MP_QSTR_DCMI), MP_ROM_PTR(&mpz_50050000) },
{ MP_ROM_QSTR(MP_QSTR_RNG), MP_ROM_PTR(&mpz_50060800) },
{ MP_ROM_QSTR(MP_QSTR_SDMMC1), MP_ROM_PTR(&mpz_50062400) },
{ MP_ROM_QSTR(MP_QSTR_OCTOSPI1), MP_ROM_PTR(&mpz_a0001000) },
{ MP_ROM_QSTR(MP_QSTR_OCTOSPI2), MP_ROM_PTR(&mpz_a0001400) },
{ MP_ROM_QSTR(MP_QSTR_OCTOSPIM), MP_ROM_PTR(&mpz_50061c00) },
{ MP_ROM_QSTR(MP_QSTR_GFXMMU), MP_ROM_PTR(&mpz_4002c000) },
{ MP_ROM_QSTR(MP_QSTR_DBGMCU), MP_ROM_PTR(&mpz_e0042000) },
{ MP_ROM_QSTR(MP_QSTR_ADC_ISR), MP_ROM_INT(0x0) }, // 32-bits, ADC interrupt and status register
{ MP_ROM_QSTR(MP_QSTR_ADC_IER), MP_ROM_INT(0x4) }, // 32-bits, ADC interrupt enable register
{ MP_ROM_QSTR(MP_QSTR_ADC_CR), MP_ROM_INT(0x8) }, // 32-bits, ADC control register
{ MP_ROM_QSTR(MP_QSTR_ADC_CFGR), MP_ROM_INT(0xc) }, // 32-bits, ADC configuration register 1
{ MP_ROM_QSTR(MP_QSTR_ADC_CFGR2), MP_ROM_INT(0x10) }, // 32-bits, ADC configuration register 2
{ MP_ROM_QSTR(MP_QSTR_ADC_SMPR1), MP_ROM_INT(0x14) }, // 32-bits, ADC sampling time register 1
{ MP_ROM_QSTR(MP_QSTR_ADC_SMPR2), MP_ROM_INT(0x18) }, // 32-bits, ADC sampling time register 2
{ MP_ROM_QSTR(MP_QSTR_ADC_TR1), MP_ROM_INT(0x20) }, // 32-bits, ADC analog watchdog 1 threshold register
{ MP_ROM_QSTR(MP_QSTR_ADC_TR2), MP_ROM_INT(0x24) }, // 32-bits, ADC analog watchdog 2 threshold register
{ MP_ROM_QSTR(MP_QSTR_ADC_TR3), MP_ROM_INT(0x28) }, // 32-bits, ADC analog watchdog 3 threshold register
{ MP_ROM_QSTR(MP_QSTR_ADC_SQR1), MP_ROM_INT(0x30) }, // 32-bits, ADC group regular sequencer register 1
{ MP_ROM_QSTR(MP_QSTR_ADC_SQR2), MP_ROM_INT(0x34) }, // 32-bits, ADC group regular sequencer register 2
{ MP_ROM_QSTR(MP_QSTR_ADC_SQR3), MP_ROM_INT(0x38) }, // 32-bits, ADC group regular sequencer register 3
{ MP_ROM_QSTR(MP_QSTR_ADC_SQR4), MP_ROM_INT(0x3c) }, // 32-bits, ADC group regular sequencer register 4
{ MP_ROM_QSTR(MP_QSTR_ADC_DR), MP_ROM_INT(0x40) }, // 32-bits, ADC group regular data register
{ MP_ROM_QSTR(MP_QSTR_ADC_JSQR), MP_ROM_INT(0x4c) }, // 32-bits, ADC group injected sequencer register
{ MP_ROM_QSTR(MP_QSTR_ADC_OFR1), MP_ROM_INT(0x60) }, // 32-bits, ADC offset register 1
{ MP_ROM_QSTR(MP_QSTR_ADC_OFR2), MP_ROM_INT(0x64) }, // 32-bits, ADC offset register 2
{ MP_ROM_QSTR(MP_QSTR_ADC_OFR3), MP_ROM_INT(0x68) }, // 32-bits, ADC offset register 3
{ MP_ROM_QSTR(MP_QSTR_ADC_OFR4), MP_ROM_INT(0x6c) }, // 32-bits, ADC offset register 4
{ MP_ROM_QSTR(MP_QSTR_ADC_JDR1), MP_ROM_INT(0x80) }, // 32-bits, ADC group injected rank 1 data register
{ MP_ROM_QSTR(MP_QSTR_ADC_JDR2), MP_ROM_INT(0x84) }, // 32-bits, ADC group injected rank 2 data register
{ MP_ROM_QSTR(MP_QSTR_ADC_JDR3), MP_ROM_INT(0x88) }, // 32-bits, ADC group injected rank 3 data register
{ MP_ROM_QSTR(MP_QSTR_ADC_JDR4), MP_ROM_INT(0x8c) }, // 32-bits, ADC group injected rank 4 data register
{ MP_ROM_QSTR(MP_QSTR_ADC_AWD2CR), MP_ROM_INT(0xa0) }, // 32-bits, ADC analog watchdog 1 configuration register
{ MP_ROM_QSTR(MP_QSTR_ADC_AWD3CR), MP_ROM_INT(0xa4) }, // 32-bits, ADC analog watchdog 3 Configuration Register
{ MP_ROM_QSTR(MP_QSTR_ADC_DIFSEL), MP_ROM_INT(0xb0) }, // 32-bits, ADC differential mode selection register
{ MP_ROM_QSTR(MP_QSTR_ADC_CALFACT), MP_ROM_INT(0xb4) }, // 32-bits, ADC calibration factors
{ MP_ROM_QSTR(MP_QSTR_CRC_DR), MP_ROM_INT(0x0) }, // 32-bits, CRC Data register
{ MP_ROM_QSTR(MP_QSTR_CRC_IDR), MP_ROM_INT(0x4) }, // 32-bits, CRC Independent data register
{ MP_ROM_QSTR(MP_QSTR_CRC_CR), MP_ROM_INT(0x8) }, // 32-bits, CRC Control register
{ MP_ROM_QSTR(MP_QSTR_CRC_INIT), MP_ROM_INT(0x10) }, // 32-bits, Initial CRC value register
{ MP_ROM_QSTR(MP_QSTR_CRC_POL), MP_ROM_INT(0x14) }, // 32-bits, CRC polynomial register
{ MP_ROM_QSTR(MP_QSTR_DAC_CR), MP_ROM_INT(0x0) }, // 32-bits, DAC control register
{ MP_ROM_QSTR(MP_QSTR_DAC_SWTRIGR), MP_ROM_INT(0x4) }, // 32-bits, DAC software trigger register
{ MP_ROM_QSTR(MP_QSTR_DAC_DHR12R1), MP_ROM_INT(0x8) }, // 32-bits, DAC channel1 12-bit right-aligned data holding register
{ MP_ROM_QSTR(MP_QSTR_DAC_DHR12L1), MP_ROM_INT(0xc) }, // 32-bits, DAC channel1 12-bit left aligned data holding register
{ MP_ROM_QSTR(MP_QSTR_DAC_DHR8R1), MP_ROM_INT(0x10) }, // 32-bits, DAC channel1 8-bit right aligned data holding register
{ MP_ROM_QSTR(MP_QSTR_DAC_DHR12R2), MP_ROM_INT(0x14) }, // 32-bits, DAC channel2 12-bit right aligned data holding register
{ MP_ROM_QSTR(MP_QSTR_DAC_DHR12L2), MP_ROM_INT(0x18) }, // 32-bits, DAC channel2 12-bit left aligned data holding register
{ MP_ROM_QSTR(MP_QSTR_DAC_DHR8R2), MP_ROM_INT(0x1c) }, // 32-bits, DAC channel2 8-bit right-aligned data holding register
{ MP_ROM_QSTR(MP_QSTR_DAC_DHR12RD), MP_ROM_INT(0x20) }, // 32-bits, Dual DAC 12-bit right-aligned data holding register
{ MP_ROM_QSTR(MP_QSTR_DAC_DHR12LD), MP_ROM_INT(0x24) }, // 32-bits, DUAL DAC 12-bit left aligned data holding register
{ MP_ROM_QSTR(MP_QSTR_DAC_DHR8RD), MP_ROM_INT(0x28) }, // 32-bits, DUAL DAC 8-bit right aligned data holding register
{ MP_ROM_QSTR(MP_QSTR_DAC_DOR1), MP_ROM_INT(0x2c) }, // 32-bits, DAC channel1 data output register
{ MP_ROM_QSTR(MP_QSTR_DAC_DOR2), MP_ROM_INT(0x30) }, // 32-bits, DAC channel2 data output register
{ MP_ROM_QSTR(MP_QSTR_DAC_SR), MP_ROM_INT(0x34) }, // 32-bits, DAC status register
{ MP_ROM_QSTR(MP_QSTR_DAC_CCR), MP_ROM_INT(0x38) }, // 32-bits, DAC calibration control register
{ MP_ROM_QSTR(MP_QSTR_DAC_MCR), MP_ROM_INT(0x3c) }, // 32-bits, DAC mode control register
{ MP_ROM_QSTR(MP_QSTR_DAC_SHSR1), MP_ROM_INT(0x40) }, // 32-bits, DAC Sample and Hold sample time register 1
{ MP_ROM_QSTR(MP_QSTR_DAC_SHSR2), MP_ROM_INT(0x44) }, // 32-bits, DAC Sample and Hold sample time register 2
{ MP_ROM_QSTR(MP_QSTR_DAC_SHHR), MP_ROM_INT(0x48) }, // 32-bits, DAC Sample and Hold hold time register
{ MP_ROM_QSTR(MP_QSTR_DAC_SHRR), MP_ROM_INT(0x4c) }, // 32-bits, DAC Sample and Hold refresh time register
{ MP_ROM_QSTR(MP_QSTR_DBGMCU_IDCODE), MP_ROM_INT(0x0) }, // 32-bits, MCU device ID code
{ MP_ROM_QSTR(MP_QSTR_DBGMCU_CR), MP_ROM_INT(0x4) }, // 32-bits, Debug MCU configuration register
{ MP_ROM_QSTR(MP_QSTR_DBGMCU_APB1FZR1), MP_ROM_INT(0x8) }, // 32-bits, Debug MCU APB1 freeze register 1
{ MP_ROM_QSTR(MP_QSTR_DBGMCU_APB1FZR2), MP_ROM_INT(0xc) }, // 32-bits, Debug MCU APB1 freeze register 2
{ MP_ROM_QSTR(MP_QSTR_DBGMCU_APB2FZ), MP_ROM_INT(0x10) }, // 32-bits, Debug MCU APB2 freeze register
{ MP_ROM_QSTR(MP_QSTR_DMA_ISR), MP_ROM_INT(0x0) }, // 32-bits, DMA interrupt status register
{ MP_ROM_QSTR(MP_QSTR_DMA_IFCR), MP_ROM_INT(0x4) }, // 32-bits, DMA interrupt flag clear register
{ MP_ROM_QSTR(MP_QSTR_EXTI_IMR1), MP_ROM_INT(0x0) }, // 32-bits, EXTI Interrupt mask register 1
{ MP_ROM_QSTR(MP_QSTR_EXTI_EMR1), MP_ROM_INT(0x4) }, // 32-bits, EXTI Event mask register 1
{ MP_ROM_QSTR(MP_QSTR_EXTI_RTSR1), MP_ROM_INT(0x8) }, // 32-bits, EXTI Rising trigger selection register 1
{ MP_ROM_QSTR(MP_QSTR_EXTI_FTSR1), MP_ROM_INT(0xc) }, // 32-bits, EXTI Falling trigger selection register 1
{ MP_ROM_QSTR(MP_QSTR_EXTI_SWIER1), MP_ROM_INT(0x10) }, // 32-bits, EXTI Software interrupt event register 1
{ MP_ROM_QSTR(MP_QSTR_EXTI_PR1), MP_ROM_INT(0x14) }, // 32-bits, EXTI Pending register 1
{ MP_ROM_QSTR(MP_QSTR_EXTI_IMR2), MP_ROM_INT(0x20) }, // 32-bits, EXTI Interrupt mask register 2
{ MP_ROM_QSTR(MP_QSTR_EXTI_EMR2), MP_ROM_INT(0x24) }, // 32-bits, EXTI Event mask register 2
{ MP_ROM_QSTR(MP_QSTR_EXTI_RTSR2), MP_ROM_INT(0x28) }, // 32-bits, EXTI Rising trigger selection register 2
{ MP_ROM_QSTR(MP_QSTR_EXTI_FTSR2), MP_ROM_INT(0x2c) }, // 32-bits, EXTI Falling trigger selection register 2
{ MP_ROM_QSTR(MP_QSTR_EXTI_SWIER2), MP_ROM_INT(0x30) }, // 32-bits, EXTI Software interrupt event register 2
{ MP_ROM_QSTR(MP_QSTR_EXTI_PR2), MP_ROM_INT(0x34) }, // 32-bits, EXTI Pending register 2
{ MP_ROM_QSTR(MP_QSTR_FLASH_ACR), MP_ROM_INT(0x0) }, // 32-bits, FLASH access control register
{ MP_ROM_QSTR(MP_QSTR_FLASH_PDKEYR), MP_ROM_INT(0x4) }, // 32-bits, FLASH power down key register
{ MP_ROM_QSTR(MP_QSTR_FLASH_KEYR), MP_ROM_INT(0x8) }, // 32-bits, FLASH key register
{ MP_ROM_QSTR(MP_QSTR_FLASH_OPTKEYR), MP_ROM_INT(0xc) }, // 32-bits, FLASH option key register
{ MP_ROM_QSTR(MP_QSTR_FLASH_SR), MP_ROM_INT(0x10) }, // 32-bits, FLASH status register
{ MP_ROM_QSTR(MP_QSTR_FLASH_CR), MP_ROM_INT(0x14) }, // 32-bits, FLASH control register
{ MP_ROM_QSTR(MP_QSTR_FLASH_ECCR), MP_ROM_INT(0x18) }, // 32-bits, FLASH ECC register
{ MP_ROM_QSTR(MP_QSTR_FLASH_RESERVED1), MP_ROM_INT(0x1c) }, // 32-bits, Reserved1
{ MP_ROM_QSTR(MP_QSTR_FLASH_OPTR), MP_ROM_INT(0x20) }, // 32-bits, FLASH option register
{ MP_ROM_QSTR(MP_QSTR_FLASH_PCROP1SR), MP_ROM_INT(0x24) }, // 32-bits, FLASH bank1 PCROP start address register
{ MP_ROM_QSTR(MP_QSTR_FLASH_PCROP1ER), MP_ROM_INT(0x28) }, // 32-bits, FLASH bank1 PCROP end address register
{ MP_ROM_QSTR(MP_QSTR_FLASH_WRP1AR), MP_ROM_INT(0x2c) }, // 32-bits, FLASH bank1 WRP area A address register
{ MP_ROM_QSTR(MP_QSTR_FLASH_WRP1BR), MP_ROM_INT(0x30) }, // 32-bits, FLASH bank1 WRP area B address register
{ MP_ROM_QSTR(MP_QSTR_FLASH_PCROP2SR), MP_ROM_INT(0x44) }, // 32-bits, FLASH bank2 PCROP start address register
{ MP_ROM_QSTR(MP_QSTR_FLASH_PCROP2ER), MP_ROM_INT(0x48) }, // 32-bits, FLASH bank2 PCROP end address register
{ MP_ROM_QSTR(MP_QSTR_FLASH_WRP2AR), MP_ROM_INT(0x4c) }, // 32-bits, FLASH bank2 WRP area A address register
{ MP_ROM_QSTR(MP_QSTR_FLASH_WRP2BR), MP_ROM_INT(0x50) }, // 32-bits, FLASH bank2 WRP area B address register
{ MP_ROM_QSTR(MP_QSTR_FLASH_CFGR), MP_ROM_INT(0x130) }, // 32-bits, FLASH configuration register
{ MP_ROM_QSTR(MP_QSTR_GPIO_MODER), MP_ROM_INT(0x0) }, // 32-bits, GPIO port mode register
{ MP_ROM_QSTR(MP_QSTR_GPIO_OTYPER), MP_ROM_INT(0x4) }, // 32-bits, GPIO port output type register
{ MP_ROM_QSTR(MP_QSTR_GPIO_OSPEEDR), MP_ROM_INT(0x8) }, // 32-bits, GPIO port output speed register
{ MP_ROM_QSTR(MP_QSTR_GPIO_PUPDR), MP_ROM_INT(0xc) }, // 32-bits, GPIO port pull-up/pull-down register
{ MP_ROM_QSTR(MP_QSTR_GPIO_IDR), MP_ROM_INT(0x10) }, // 32-bits, GPIO port input data register
{ MP_ROM_QSTR(MP_QSTR_GPIO_ODR), MP_ROM_INT(0x14) }, // 32-bits, GPIO port output data register
{ MP_ROM_QSTR(MP_QSTR_GPIO_BSRR), MP_ROM_INT(0x18) }, // 32-bits, GPIO port bit set/reset  register
{ MP_ROM_QSTR(MP_QSTR_GPIO_LCKR), MP_ROM_INT(0x1c) }, // 32-bits, GPIO port configuration lock register
{ MP_ROM_QSTR(MP_QSTR_GPIO_AFR0), MP_ROM_INT(0x20) }, // 32-bits, GPIO alternate function registers
{ MP_ROM_QSTR(MP_QSTR_GPIO_AFR1), MP_ROM_INT(0x24) }, // 32-bits, GPIO alternate function registers
{ MP_ROM_QSTR(MP_QSTR_GPIO_BRR), MP_ROM_INT(0x28) }, // 32-bits, GPIO Bit Reset register
{ MP_ROM_QSTR(MP_QSTR_SYSCFG_MEMRMP), MP_ROM_INT(0x0) }, // 32-bits, SYSCFG memory remap register
{ MP_ROM_QSTR(MP_QSTR_SYSCFG_CFGR1), MP_ROM_INT(0x4) }, // 32-bits, SYSCFG configuration register 1
{ MP_ROM_QSTR(MP_QSTR_SYSCFG_EXTICR0), MP_ROM_INT(0x8) }, // 32-bits, SYSCFG external interrupt configuration registers
{ MP_ROM_QSTR(MP_QSTR_SYSCFG_EXTICR1), MP_ROM_INT(0xc) }, // 32-bits, SYSCFG external interrupt configuration registers
{ MP_ROM_QSTR(MP_QSTR_SYSCFG_EXTICR2), MP_ROM_INT(0x10) }, // 32-bits, SYSCFG external interrupt configuration registers
{ MP_ROM_QSTR(MP_QSTR_SYSCFG_EXTICR3), MP_ROM_INT(0x14) }, // 32-bits, SYSCFG external interrupt configuration registers
{ MP_ROM_QSTR(MP_QSTR_SYSCFG_SCSR), MP_ROM_INT(0x18) }, // 32-bits, SYSCFG SRAM2 control and status register
{ MP_ROM_QSTR(MP_QSTR_SYSCFG_CFGR2), MP_ROM_INT(0x1c) }, // 32-bits, SYSCFG configuration register 2
{ MP_ROM_QSTR(MP_QSTR_SYSCFG_SWPR), MP_ROM_INT(0x20) }, // 32-bits, SYSCFG SRAM2 write protection register
{ MP_ROM_QSTR(MP_QSTR_SYSCFG_SKR), MP_ROM_INT(0x24) }, // 32-bits, SYSCFG SRAM2 key register
{ MP_ROM_QSTR(MP_QSTR_SYSCFG_SWPR2), MP_ROM_INT(0x28) }, // 32-bits, SYSCFG SRAM2 write protection register 2
{ MP_ROM_QSTR(MP_QSTR_I2C_CR1), MP_ROM_INT(0x0) }, // 32-bits, I2C Control register 1
{ MP_ROM_QSTR(MP_QSTR_I2C_CR2), MP_ROM_INT(0x4) }, // 32-bits, I2C Control register 2
{ MP_ROM_QSTR(MP_QSTR_I2C_OAR1), MP_ROM_INT(0x8) }, // 32-bits, I2C Own address 1 register
{ MP_ROM_QSTR(MP_QSTR_I2C_OAR2), MP_ROM_INT(0xc) }, // 32-bits, I2C Own address 2 register
{ MP_ROM_QSTR(MP_QSTR_I2C_TIMINGR), MP_ROM_INT(0x10) }, // 32-bits, I2C Timing register
{ MP_ROM_QSTR(MP_QSTR_I2C_TIMEOUTR), MP_ROM_INT(0x14) }, // 32-bits, I2C Timeout register
{ MP_ROM_QSTR(MP_QSTR_I2C_ISR), MP_ROM_INT(0x18) }, // 32-bits, I2C Interrupt and status register
{ MP_ROM_QSTR(MP_QSTR_I2C_ICR), MP_ROM_INT(0x1c) }, // 32-bits, I2C Interrupt clear register
{ MP_ROM_QSTR(MP_QSTR_I2C_PECR), MP_ROM_INT(0x20) }, // 32-bits, I2C PEC register
{ MP_ROM_QSTR(MP_QSTR_I2C_RXDR), MP_ROM_INT(0x24) }, // 32-bits, I2C Receive data register
{ MP_ROM_QSTR(MP_QSTR_I2C_TXDR), MP_ROM_INT(0x28) }, // 32-bits, I2C Transmit data register
{ MP_ROM_QSTR(MP_QSTR_IWDG_KR), MP_ROM_INT(0x0) }, // 32-bits, IWDG Key register
{ MP_ROM_QSTR(MP_QSTR_IWDG_PR), MP_ROM_INT(0x4) }, // 32-bits, IWDG Prescaler register
{ MP_ROM_QSTR(MP_QSTR_IWDG_RLR), MP_ROM_INT(0x8) }, // 32-bits, IWDG Reload register
{ MP_ROM_QSTR(MP_QSTR_IWDG_SR), MP_ROM_INT(0xc) }, // 32-bits, IWDG Status register
{ MP_ROM_QSTR(MP_QSTR_IWDG_WINR), MP_ROM_INT(0x10) }, // 32-bits, IWDG Window register
{ MP_ROM_QSTR(MP_QSTR_PWR_CR1), MP_ROM_INT(0x0) }, // 32-bits, PWR power control register 1
{ MP_ROM_QSTR(MP_QSTR_PWR_CR2), MP_ROM_INT(0x4) }, // 32-bits, PWR power control register 2
{ MP_ROM_QSTR(MP_QSTR_PWR_CR3), MP_ROM_INT(0x8) }, // 32-bits, PWR power control register 3
{ MP_ROM_QSTR(MP_QSTR_PWR_CR4), MP_ROM_INT(0xc) }, // 32-bits, PWR power control register 4
{ MP_ROM_QSTR(MP_QSTR_PWR_SR1), MP_ROM_INT(0x10) }, // 32-bits, PWR power status register 1
{ MP_ROM_QSTR(MP_QSTR_PWR_SR2), MP_ROM_INT(0x14) }, // 32-bits, PWR power status register 2
{ MP_ROM_QSTR(MP_QSTR_PWR_SCR), MP_ROM_INT(0x18) }, // 32-bits, PWR power status reset register
{ MP_ROM_QSTR(MP_QSTR_PWR_PUCRA), MP_ROM_INT(0x20) }, // 32-bits, Pull_up control register of portA
{ MP_ROM_QSTR(MP_QSTR_PWR_PDCRA), MP_ROM_INT(0x24) }, // 32-bits, Pull_Down control register of portA
{ MP_ROM_QSTR(MP_QSTR_PWR_PUCRB), MP_ROM_INT(0x28) }, // 32-bits, Pull_up control register of portB
{ MP_ROM_QSTR(MP_QSTR_PWR_PDCRB), MP_ROM_INT(0x2c) }, // 32-bits, Pull_Down control register of portB
{ MP_ROM_QSTR(MP_QSTR_PWR_PUCRC), MP_ROM_INT(0x30) }, // 32-bits, Pull_up control register of portC
{ MP_ROM_QSTR(MP_QSTR_PWR_PDCRC), MP_ROM_INT(0x34) }, // 32-bits, Pull_Down control register of portC
{ MP_ROM_QSTR(MP_QSTR_PWR_PUCRD), MP_ROM_INT(0x38) }, // 32-bits, Pull_up control register of portD
{ MP_ROM_QSTR(MP_QSTR_PWR_PDCRD), MP_ROM_INT(0x3c) }, // 32-bits, Pull_Down control register of portD
{ MP_ROM_QSTR(MP_QSTR_PWR_PUCRE), MP_ROM_INT(0x40) }, // 32-bits, Pull_up control register of portE
{ MP_ROM_QSTR(MP_QSTR_PWR_PDCRE), MP_ROM_INT(0x44) }, // 32-bits, Pull_Down control register of portE
{ MP_ROM_QSTR(MP_QSTR_PWR_PUCRF), MP_ROM_INT(0x48) }, // 32-bits, Pull_up control register of portF
{ MP_ROM_QSTR(MP_QSTR_PWR_PDCRF), MP_ROM_INT(0x4c) }, // 32-bits, Pull_Down control register of portF
{ MP_ROM_QSTR(MP_QSTR_PWR_PUCRG), MP_ROM_INT(0x50) }, // 32-bits, Pull_up control register of portG
{ MP_ROM_QSTR(MP_QSTR_PWR_PDCRG), MP_ROM_INT(0x54) }, // 32-bits, Pull_Down control register of portG
{ MP_ROM_QSTR(MP_QSTR_PWR_PUCRH), MP_ROM_INT(0x58) }, // 32-bits, Pull_up control register of portH
{ MP_ROM_QSTR(MP_QSTR_PWR_PDCRH), MP_ROM_INT(0x5c) }, // 32-bits, Pull_Down control register of portH
{ MP_ROM_QSTR(MP_QSTR_PWR_PUCRI), MP_ROM_INT(0x60) }, // 32-bits, Pull_up control register of portI
{ MP_ROM_QSTR(MP_QSTR_PWR_PDCRI), MP_ROM_INT(0x64) }, // 32-bits, Pull_Down control register of portI
{ MP_ROM_QSTR(MP_QSTR_PWR_CR5), MP_ROM_INT(0x80) }, // 32-bits, PWR power control register 5
{ MP_ROM_QSTR(MP_QSTR_RCC_CR), MP_ROM_INT(0x0) }, // 32-bits, RCC clock control register
{ MP_ROM_QSTR(MP_QSTR_RCC_ICSCR), MP_ROM_INT(0x4) }, // 32-bits, RCC internal clock sources calibration register
{ MP_ROM_QSTR(MP_QSTR_RCC_CFGR), MP_ROM_INT(0x8) }, // 32-bits, RCC clock configuration register
{ MP_ROM_QSTR(MP_QSTR_RCC_PLLCFGR), MP_ROM_INT(0xc) }, // 32-bits, RCC system PLL configuration register
{ MP_ROM_QSTR(MP_QSTR_RCC_PLLSAI1CFGR), MP_ROM_INT(0x10) }, // 32-bits, RCC PLL SAI1 configuration register
{ MP_ROM_QSTR(MP_QSTR_RCC_PLLSAI2CFGR), MP_ROM_INT(0x14) }, // 32-bits, RCC PLL SAI2 configuration register
{ MP_ROM_QSTR(MP_QSTR_RCC_CIER), MP_ROM_INT(0x18) }, // 32-bits, RCC clock interrupt enable register
{ MP_ROM_QSTR(MP_QSTR_RCC_CIFR), MP_ROM_INT(0x1c) }, // 32-bits, RCC clock interrupt flag register
{ MP_ROM_QSTR(MP_QSTR_RCC_CICR), MP_ROM_INT(0x20) }, // 32-bits, RCC clock interrupt clear register
{ MP_ROM_QSTR(MP_QSTR_RCC_AHB1RSTR), MP_ROM_INT(0x28) }, // 32-bits, RCC AHB1 peripheral reset register
{ MP_ROM_QSTR(MP_QSTR_RCC_AHB2RSTR), MP_ROM_INT(0x2c) }, // 32-bits, RCC AHB2 peripheral reset register
{ MP_ROM_QSTR(MP_QSTR_RCC_AHB3RSTR), MP_ROM_INT(0x30) }, // 32-bits, RCC AHB3 peripheral reset register
{ MP_ROM_QSTR(MP_QSTR_RCC_APB1RSTR1), MP_ROM_INT(0x38) }, // 32-bits, RCC APB1 peripheral reset register 1
{ MP_ROM_QSTR(MP_QSTR_RCC_APB1RSTR2), MP_ROM_INT(0x3c) }, // 32-bits, RCC APB1 peripheral reset register 2
{ MP_ROM_QSTR(MP_QSTR_RCC_APB2RSTR), MP_ROM_INT(0x40) }, // 32-bits, RCC APB2 peripheral reset register
{ MP_ROM_QSTR(MP_QSTR_RCC_AHB1ENR), MP_ROM_INT(0x48) }, // 32-bits, RCC AHB1 peripheral clocks enable register
{ MP_ROM_QSTR(MP_QSTR_RCC_AHB2ENR), MP_ROM_INT(0x4c) }, // 32-bits, RCC AHB2 peripheral clocks enable register
{ MP_ROM_QSTR(MP_QSTR_RCC_AHB3ENR), MP_ROM_INT(0x50) }, // 32-bits, RCC AHB3 peripheral clocks enable register
{ MP_ROM_QSTR(MP_QSTR_RCC_APB1ENR1), MP_ROM_INT(0x58) }, // 32-bits, RCC APB1 peripheral clocks enable register 1
{ MP_ROM_QSTR(MP_QSTR_RCC_APB1ENR2), MP_ROM_INT(0x5c) }, // 32-bits, RCC APB1 peripheral clocks enable register 2
{ MP_ROM_QSTR(MP_QSTR_RCC_APB2ENR), MP_ROM_INT(0x60) }, // 32-bits, RCC APB2 peripheral clocks enable register
{ MP_ROM_QSTR(MP_QSTR_RCC_AHB1SMENR), MP_ROM_INT(0x68) }, // 32-bits, RCC AHB1 peripheral clocks enable in sleep and stop modes register
{ MP_ROM_QSTR(MP_QSTR_RCC_AHB2SMENR), MP_ROM_INT(0x6c) }, // 32-bits, RCC AHB2 peripheral clocks enable in sleep and stop modes register
{ MP_ROM_QSTR(MP_QSTR_RCC_AHB3SMENR), MP_ROM_INT(0x70) }, // 32-bits, RCC AHB3 peripheral clocks enable in sleep and stop modes register
{ MP_ROM_QSTR(MP_QSTR_RCC_APB1SMENR1), MP_ROM_INT(0x78) }, // 32-bits, RCC APB1 peripheral clocks enable in sleep mode and stop modes register 1
{ MP_ROM_QSTR(MP_QSTR_RCC_APB1SMENR2), MP_ROM_INT(0x7c) }, // 32-bits, RCC APB1 peripheral clocks enable in sleep mode and stop modes register 2
{ MP_ROM_QSTR(MP_QSTR_RCC_APB2SMENR), MP_ROM_INT(0x80) }, // 32-bits, RCC APB2 peripheral clocks enable in sleep mode and stop modes register
{ MP_ROM_QSTR(MP_QSTR_RCC_CCIPR), MP_ROM_INT(0x88) }, // 32-bits, RCC peripherals independent clock configuration register
{ MP_ROM_QSTR(MP_QSTR_RCC_BDCR), MP_ROM_INT(0x90) }, // 32-bits, RCC backup domain control register
{ MP_ROM_QSTR(MP_QSTR_RCC_CSR), MP_ROM_INT(0x94) }, // 32-bits, RCC clock control & status register
{ MP_ROM_QSTR(MP_QSTR_RCC_CRRCR), MP_ROM_INT(0x98) }, // 32-bits, RCC clock recovery RC register
{ MP_ROM_QSTR(MP_QSTR_RCC_CCIPR2), MP_ROM_INT(0x9c) }, // 32-bits, RCC peripherals independent clock configuration register 2
{ MP_ROM_QSTR(MP_QSTR_RTC_TR), MP_ROM_INT(0x0) }, // 32-bits, RTC time register
{ MP_ROM_QSTR(MP_QSTR_RTC_DR), MP_ROM_INT(0x4) }, // 32-bits, RTC date register
{ MP_ROM_QSTR(MP_QSTR_RTC_CR), MP_ROM_INT(0x8) }, // 32-bits, RTC control register
{ MP_ROM_QSTR(MP_QSTR_RTC_ISR), MP_ROM_INT(0xc) }, // 32-bits, RTC initialization and status register
{ MP_ROM_QSTR(MP_QSTR_RTC_PRER), MP_ROM_INT(0x10) }, // 32-bits, RTC prescaler register
{ MP_ROM_QSTR(MP_QSTR_RTC_WUTR), MP_ROM_INT(0x14) }, // 32-bits, RTC wakeup timer register
{ MP_ROM_QSTR(MP_QSTR_RTC_ALRMAR), MP_ROM_INT(0x1c) }, // 32-bits, RTC alarm A register
{ MP_ROM_QSTR(MP_QSTR_RTC_ALRMBR), MP_ROM_INT(0x20) }, // 32-bits, RTC alarm B register
{ MP_ROM_QSTR(MP_QSTR_RTC_WPR), MP_ROM_INT(0x24) }, // 32-bits, RTC write protection register
{ MP_ROM_QSTR(MP_QSTR_RTC_SSR), MP_ROM_INT(0x28) }, // 32-bits, RTC sub second register
{ MP_ROM_QSTR(MP_QSTR_RTC_SHIFTR), MP_ROM_INT(0x2c) }, // 32-bits, RTC shift control register
{ MP_ROM_QSTR(MP_QSTR_RTC_TSTR), MP_ROM_INT(0x30) }, // 32-bits, RTC time stamp time register
{ MP_ROM_QSTR(MP_QSTR_RTC_TSDR), MP_ROM_INT(0x34) }, // 32-bits, RTC time stamp date register
{ MP_ROM_QSTR(MP_QSTR_RTC_TSSSR), MP_ROM_INT(0x38) }, // 32-bits, RTC time-stamp sub second register
{ MP_ROM_QSTR(MP_QSTR_RTC_CALR), MP_ROM_INT(0x3c) }, // 32-bits, RTC calibration register
{ MP_ROM_QSTR(MP_QSTR_RTC_TAMPCR), MP_ROM_INT(0x40) }, // 32-bits, RTC tamper configuration register
{ MP_ROM_QSTR(MP_QSTR_RTC_ALRMASSR), MP_ROM_INT(0x44) }, // 32-bits, RTC alarm A sub second register
{ MP_ROM_QSTR(MP_QSTR_RTC_ALRMBSSR), MP_ROM_INT(0x48) }, // 32-bits, RTC alarm B sub second register
{ MP_ROM_QSTR(MP_QSTR_RTC_OR), MP_ROM_INT(0x4c) }, // 32-bits, RTC option register
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP0R), MP_ROM_INT(0x50) }, // 32-bits, RTC backup register 0
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP1R), MP_ROM_INT(0x54) }, // 32-bits, RTC backup register 1
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP2R), MP_ROM_INT(0x58) }, // 32-bits, RTC backup register 2
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP3R), MP_ROM_INT(0x5c) }, // 32-bits, RTC backup register 3
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP4R), MP_ROM_INT(0x60) }, // 32-bits, RTC backup register 4
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP5R), MP_ROM_INT(0x64) }, // 32-bits, RTC backup register 5
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP6R), MP_ROM_INT(0x68) }, // 32-bits, RTC backup register 6
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP7R), MP_ROM_INT(0x6c) }, // 32-bits, RTC backup register 7
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP8R), MP_ROM_INT(0x70) }, // 32-bits, RTC backup register 8
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP9R), MP_ROM_INT(0x74) }, // 32-bits, RTC backup register 9
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP10R), MP_ROM_INT(0x78) }, // 32-bits, RTC backup register 10
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP11R), MP_ROM_INT(0x7c) }, // 32-bits, RTC backup register 11
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP12R), MP_ROM_INT(0x80) }, // 32-bits, RTC backup register 12
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP13R), MP_ROM_INT(0x84) }, // 32-bits, RTC backup register 13
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP14R), MP_ROM_INT(0x88) }, // 32-bits, RTC backup register 14
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP15R), MP_ROM_INT(0x8c) }, // 32-bits, RTC backup register 15
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP16R), MP_ROM_INT(0x90) }, // 32-bits, RTC backup register 16
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP17R), MP_ROM_INT(0x94) }, // 32-bits, RTC backup register 17
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP18R), MP_ROM_INT(0x98) }, // 32-bits, RTC backup register 18
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP19R), MP_ROM_INT(0x9c) }, // 32-bits, RTC backup register 19
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP20R), MP_ROM_INT(0xa0) }, // 32-bits, RTC backup register 20
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP21R), MP_ROM_INT(0xa4) }, // 32-bits, RTC backup register 21
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP22R), MP_ROM_INT(0xa8) }, // 32-bits, RTC backup register 22
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP23R), MP_ROM_INT(0xac) }, // 32-bits, RTC backup register 23
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP24R), MP_ROM_INT(0xb0) }, // 32-bits, RTC backup register 24
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP25R), MP_ROM_INT(0xb4) }, // 32-bits, RTC backup register 25
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP26R), MP_ROM_INT(0xb8) }, // 32-bits, RTC backup register 26
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP27R), MP_ROM_INT(0xbc) }, // 32-bits, RTC backup register 27
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP28R), MP_ROM_INT(0xc0) }, // 32-bits, RTC backup register 28
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP29R), MP_ROM_INT(0xc4) }, // 32-bits, RTC backup register 29
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP30R), MP_ROM_INT(0xc8) }, // 32-bits, RTC backup register 30
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP31R), MP_ROM_INT(0xcc) }, // 32-bits, RTC backup register 31
{ MP_ROM_QSTR(MP_QSTR_SPI_CR1), MP_ROM_INT(0x0) }, // 32-bits, SPI Control register 1
{ MP_ROM_QSTR(MP_QSTR_SPI_CR2), MP_ROM_INT(0x4) }, // 32-bits, SPI Control register 2
{ MP_ROM_QSTR(MP_QSTR_SPI_SR), MP_ROM_INT(0x8) }, // 32-bits, SPI Status register
{ MP_ROM_QSTR(MP_QSTR_SPI_DR), MP_ROM_INT(0xc) }, // 32-bits, SPI data register
{ MP_ROM_QSTR(MP_QSTR_SPI_CRCPR), MP_ROM_INT(0x10) }, // 32-bits, SPI CRC polynomial register
{ MP_ROM_QSTR(MP_QSTR_SPI_RXCRCR), MP_ROM_INT(0x14) }, // 32-bits, SPI Rx CRC register
{ MP_ROM_QSTR(MP_QSTR_SPI_TXCRCR), MP_ROM_INT(0x18) }, // 32-bits, SPI Tx CRC register
{ MP_ROM_QSTR(MP_QSTR_TIM_CR1), MP_ROM_INT(0x0) }, // 32-bits, TIM control register 1
{ MP_ROM_QSTR(MP_QSTR_TIM_CR2), MP_ROM_INT(0x4) }, // 32-bits, TIM control register 2
{ MP_ROM_QSTR(MP_QSTR_TIM_SMCR), MP_ROM_INT(0x8) }, // 32-bits, TIM slave mode control register
{ MP_ROM_QSTR(MP_QSTR_TIM_DIER), MP_ROM_INT(0xc) }, // 32-bits, TIM DMA/interrupt enable register
{ MP_ROM_QSTR(MP_QSTR_TIM_SR), MP_ROM_INT(0x10) }, // 32-bits, TIM status register
{ MP_ROM_QSTR(MP_QSTR_TIM_EGR), MP_ROM_INT(0x14) }, // 32-bits, TIM event generation register
{ MP_ROM_QSTR(MP_QSTR_TIM_CCMR1), MP_ROM_INT(0x18) }, // 32-bits, TIM capture/compare mode register 1
{ MP_ROM_QSTR(MP_QSTR_TIM_CCMR2), MP_ROM_INT(0x1c) }, // 32-bits, TIM capture/compare mode register 2
{ MP_ROM_QSTR(MP_QSTR_TIM_CCER), MP_ROM_INT(0x20) }, // 32-bits, TIM capture/compare enable register
{ MP_ROM_QSTR(MP_QSTR_TIM_CNT), MP_ROM_INT(0x24) }, // 32-bits, TIM counter register
{ MP_ROM_QSTR(MP_QSTR_TIM_PSC), MP_ROM_INT(0x28) }, // 32-bits, TIM prescaler
{ MP_ROM_QSTR(MP_QSTR_TIM_ARR), MP_ROM_INT(0x2c) }, // 32-bits, TIM auto-reload register
{ MP_ROM_QSTR(MP_QSTR_TIM_RCR), MP_ROM_INT(0x30) }, // 32-bits, TIM repetition counter register
{ MP_ROM_QSTR(MP_QSTR_TIM_CCR1), MP_ROM_INT(0x34) }, // 32-bits, TIM capture/compare register 1
{ MP_ROM_QSTR(MP_QSTR_TIM_CCR2), MP_ROM_INT(0x38) }, // 32-bits, TIM capture/compare register 2
{ MP_ROM_QSTR(MP_QSTR_TIM_CCR3), MP_ROM_INT(0x3c) }, // 32-bits, TIM capture/compare register 3
{ MP_ROM_QSTR(MP_QSTR_TIM_CCR4), MP_ROM_INT(0x40) }, // 32-bits, TIM capture/compare register 4
{ MP_ROM_QSTR(MP_QSTR_TIM_BDTR), MP_ROM_INT(0x44) }, // 32-bits, TIM break and dead-time register
{ MP_ROM_QSTR(MP_QSTR_TIM_DCR), MP_ROM_INT(0x48) }, // 32-bits, TIM DMA control register
{ MP_ROM_QSTR(MP_QSTR_TIM_DMAR), MP_ROM_INT(0x4c) }, // 32-bits, TIM DMA address for full transfer
{ MP_ROM_QSTR(MP_QSTR_TIM_OR1), MP_ROM_INT(0x50) }, // 32-bits, TIM option register 1
{ MP_ROM_QSTR(MP_QSTR_TIM_CCMR3), MP_ROM_INT(0x54) }, // 32-bits, TIM capture/compare mode register 3
{ MP_ROM_QSTR(MP_QSTR_TIM_CCR5), MP_ROM_INT(0x58) }, // 32-bits, TIM capture/compare register5
{ MP_ROM_QSTR(MP_QSTR_TIM_CCR6), MP_ROM_INT(0x5c) }, // 32-bits, TIM capture/compare register6
{ MP_ROM_QSTR(MP_QSTR_TIM_OR2), MP_ROM_INT(0x60) }, // 32-bits, TIM option register 2
{ MP_ROM_QSTR(MP_QSTR_TIM_OR3), MP_ROM_INT(0x64) }, // 32-bits, TIM option register 3
{ MP_ROM_QSTR(MP_QSTR_USART_CR1), MP_ROM_INT(0x0) }, // 32-bits, USART Control register 1
{ MP_ROM_QSTR(MP_QSTR_USART_CR2), MP_ROM_INT(0x4) }, // 32-bits, USART Control register 2
{ MP_ROM_QSTR(MP_QSTR_USART_CR3), MP_ROM_INT(0x8) }, // 32-bits, USART Control register 3
{ MP_ROM_QSTR(MP_QSTR_USART_BRR), MP_ROM_INT(0xc) }, // 32-bits, USART Baud rate register
{ MP_ROM_QSTR(MP_QSTR_USART_GTPR), MP_ROM_INT(0x10) }, // 16-bits, USART Guard time and prescaler register
{ MP_ROM_QSTR(MP_QSTR_USART_RTOR), MP_ROM_INT(0x14) }, // 32-bits, USART Receiver Time Out register
{ MP_ROM_QSTR(MP_QSTR_USART_RQR), MP_ROM_INT(0x18) }, // 16-bits, USART Request register
{ MP_ROM_QSTR(MP_QSTR_USART_ISR), MP_ROM_INT(0x1c) }, // 32-bits, USART Interrupt and status register
{ MP_ROM_QSTR(MP_QSTR_USART_ICR), MP_ROM_INT(0x20) }, // 32-bits, USART Interrupt flag Clear register
{ MP_ROM_QSTR(MP_QSTR_USART_RDR), MP_ROM_INT(0x24) }, // 16-bits, USART Receive Data register
{ MP_ROM_QSTR(MP_QSTR_USART_TDR), MP_ROM_INT(0x28) }, // 16-bits, USART Transmit Data register
{ MP_ROM_QSTR(MP_QSTR_USART_PRESC), MP_ROM_INT(0x2c) }, // 32-bits, USART Prescaler register
{ MP_ROM_QSTR(MP_QSTR_WWDG_CR), MP_ROM_INT(0x0) }, // 32-bits, WWDG Control register
{ MP_ROM_QSTR(MP_QSTR_WWDG_CFR), MP_ROM_INT(0x4) }, // 32-bits, WWDG Configuration register
{ MP_ROM_QSTR(MP_QSTR_WWDG_SR), MP_ROM_INT(0x8) }, // 32-bits, WWDG Status register
{ MP_ROM_QSTR(MP_QSTR_RNG_CR), MP_ROM_INT(0x0) }, // 32-bits, RNG control register
{ MP_ROM_QSTR(MP_QSTR_RNG_SR), MP_ROM_INT(0x4) }, // 32-bits, RNG status register
{ MP_ROM_QSTR(MP_QSTR_RNG_DR), MP_ROM_INT(0x8) }, // 32-bits, RNG data register

