{"nodes":["clk input","rst input","a input","b input","opcode input","result output","error output","u_adder submodule","u_subtractor submodule","u_and submodule","u_or submodule"],"connectivity":[[2,3,2,3,2,3,2,3,7,9,8,10],[7,7,8,8,9,9,10,10,5,5,5,5]]}
{"nodes":["clk input","reset input","load_value input","load_enable input","count_dir input","count_out output","cl submodule","ol submodule"],"connectivity":[[4,3,0,2,1,6,7],[6,6,6,6,6,7,5]]}
{"nodes":["clk input","rst input","data input","shift_amt input","shift_dir input","out output","u_left_shifter submodule","u_right_shifter submodule"],"connectivity":[[2,3,2,3,7,4,6],[6,6,7,7,5,5,5]]}
{"nodes":["a input","b input","result output","xg0 submodule","xg1 submodule","xg2 submodule","xg3 submodule","xg4 submodule","xg5 submodule","xg6 submodule","xg7 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,8,5,7,9,10,3,4,6],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["clk input","rst input","duty_cycle_ch1 input","duty_cycle_ch2 input","pwm_out_ch1 output","pwm_out_ch2 output","pwm_gen1 submodule","pwm_gen2 submodule"],"connectivity":[[2,0,1,0,1,3,6,7],[6,6,6,7,7,7,4,5]]}
{"nodes":["a input","b input","p output","mult4_inst1 submodule","mult4_inst2 submodule","mult4_inst3 submodule","mult4_inst4 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,3,6,4,5],[3,3,4,4,5,5,6,6,2,2,2,2]]}
{"nodes":["a input","b input","sel input","result output","u_adder submodule","u_subtractor submodule","u_and_module submodule","u_or_module submodule","u_xor_module submodule"],"connectivity":[[0,1,0,1,0,1,0,1,0,1,4,7,6,2,8,5],[4,4,5,5,6,6,7,7,8,8,3,3,3,3,3,3]]}
{"nodes":["clk input","rst input","d input","q output","rising_edge_ff submodule","falling_edge_ff submodule"],"connectivity":[[0,1,2,0,1,2,4,5],[4,4,4,5,5,5,3,3]]}
{"nodes":["a input","b input","product output","adder0 submodule","adder1 submodule","adder2 submodule"],"connectivity":[[0,1,0,3,1,0,4,1,5],[3,3,4,4,4,5,5,5,2]]}
{"nodes":["clk input","rst input","shift_input input","shift_amount input","shift_dir input","shift_output output","u_left_shifter submodule","u_right_shifter submodule"],"connectivity":[[3,2,3,2,7,4,6],[6,6,7,7,5,5,5]]}
{"nodes":["in input","out output"],"connectivity":[[],[]]}
{"nodes":["A input","B input","Opcode input","Result output","Zero output","add_inst submodule","sub_inst submodule","and_inst submodule","or_inst submodule"],"connectivity":[[1,0,1,0,1,0,1,0,2,8,7,6,5,2,8,7,6,5],[5,5,6,6,7,7,8,8,3,3,3,3,3,4,4,4,4,4]]}
{"nodes":["clk input","duty input","freq input","pwm_out output","dc submodule","pg submodule"],"connectivity":[[2,0,1,2,0,4,5],[4,4,4,5,5,5,3]]}
{"nodes":["clk input","rst input","x input","y input","z output","u_divider submodule","u_accumulator submodule"],"connectivity":[[2,3,5,0,1,6],[5,5,6,6,6,4]]}
{"nodes":["a input","b input","sel input","result output","comp_greater submodule","comp_equal submodule"],"connectivity":[[0,1,0,1,5,2,4],[4,4,5,5,3,3,3]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,12,6,5,10,9,8,11,7,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["x input","y input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,1,2,0,5,1,6,1,0,7,1,0,8,1,0,0,1,9,0,1,10,0,1,11,7,6,9,11,8,12,5,10,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","freq input","duty_cycle input","pwm_out output","tmr submodule","pwm submodule"],"connectivity":[[1,0,4,0,2,5],[4,4,5,5,5,3]]}
{"nodes":["CLK_in input","RST input","PWM_25 output","PWM_50 output","PWM_75 output","duty_25 submodule","duty_50 submodule","duty_75 submodule"],"connectivity":[[1,0,1,0,1,0,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["A input","B input","P output","SA0 submodule","SA1 submodule","SA2 submodule","SA3 submodule","SA4 submodule","SA5 submodule","SA6 submodule","SA7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,8,7,6,3,5,10,9,4],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["A input","B input","A_gt_B output","A_eq_B output","A_lt_B output","equal_check submodule","greater_check submodule"],"connectivity":[[1,0,1,0,6,5,5,6],[5,5,6,6,2,3,4,4]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,12,10,8,9,11,6,5,7,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","op input","a input","b input","result output","u_adder submodule","u_subtractor submodule","u_and submodule","u_or submodule"],"connectivity":[[2,3,2,3,2,3,2,3,7,5,6,8],[5,5,6,6,7,7,8,8,4,4,4,4]]}
{"nodes":["a input","b input","Bin input","y output","Bo output","sub16_inst1 submodule","sub16_inst2 submodule"],"connectivity":[[0,6,1,0,2,1,6,5,5],[5,5,5,6,6,6,3,3,4]]}
{"nodes":["X input","Y input","P output","adder0 submodule","adder1 submodule","adder2 submodule"],"connectivity":[[1,0,3,1,0,1,4,0,5],[3,3,4,4,4,5,5,5,2]]}
{"nodes":["A input","B input","P output","AS0 submodule","AS1 submodule","AS2 submodule","AS3 submodule","AS4 submodule","AS5 submodule","AS6 submodule","AS7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,4,10,3,9,7,6,8,5],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,1,4,0,5,1,0,1,6,0,5,6,4,7,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["instr input","clk input","reset input","pc_out output","alu_result output","data_mem_out output","branch_taken output","stall output","fetch submodule","decode submodule","execute submodule","memory submodule","wb submodule"],"connectivity":[[1,2,8,9,10,9,1,10,11,8,12,10,11,0,10,9],[8,8,9,10,11,11,11,12,12,12,3,4,5,6,6,7]]}
{"nodes":["in input","out output","valid output"],"connectivity":[[0,0],[1,2]]}
{"nodes":["clk input","reset input","shift_dir input","shift_enable input","data_out output","u_shift_logic submodule","u_data_register submodule"],"connectivity":[[6,3,2,0,5,1,6],[5,5,5,6,6,6,4]]}
{"nodes":["clk input","rst input","data input","parity_in input","parity_out output","check_result output","u_parity_generator submodule","u_parity_checker submodule"],"connectivity":[[2,3,6,6,7],[6,7,7,4,5]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,4,1,0,5,1,0,6,1,0,6,4,7,5,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,6,11,5,9,7,10,12,8,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["op1 input","op2 input","opcode input","result output","u_alu_arithmetic submodule","u_alu_logic submodule"],"connectivity":[[1,2,0,1,2,0,5,4,2],[4,4,4,5,5,5,3,3,3]]}
{"nodes":["clk input","rst input","x input","y input","quotient output","remainder output","u_divider submodule","u_remainder submodule"],"connectivity":[[2,3,6,0,1,3,2,6,7],[6,6,7,7,7,7,7,4,5]]}
{"nodes":["a0 input","b0 input","a1 input","b1 input","a2 input","b2 input","a3 input","b3 input","sel input","sum output","adder0 submodule","adder1 submodule","adder2 submodule","adder3 submodule"],"connectivity":[[0,1,3,2,5,4,6,7,11,8,13],[10,10,11,11,12,12,13,13,9,9,9]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,6,9,7,5,10,8,12,11,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","op_select input","data_a input","data_b input","result output","u_adder submodule","u_subtractor submodule"],"connectivity":[[2,3,2,3,1,6,5],[5,5,6,6,4,4,4]]}
{"nodes":["clk input","duty_cycle input","pwm_out output","cc submodule","sg submodule"],"connectivity":[[0,3,0,1,4],[3,4,4,4,2]]}
{"nodes":["clk input","rst input","load input","d0 input","d1 input","q0 output","q1 output","reg0 submodule","reg1 submodule"],"connectivity":[[0,3,1,2,4,0,1,2,7,8],[7,7,7,7,8,8,8,8,5,6]]}
{"nodes":["clk input","rst input","in0 input","in1 input","key input","out0 output","out1 output","me0 submodule","me1 submodule"],"connectivity":[[2,4,0,1,3,4,0,1,7,8],[7,7,7,7,8,8,8,8,5,6]]}
{"nodes":["Data_in input","Shift input","Direction input","Data_out output","l_shift submodule","r_shift submodule"],"connectivity":[[1,0,1,0,4,5,2],[4,4,5,5,3,3,3]]}
{"nodes":["clk input","op input","a input","b input","result output","u_adder submodule","u_subtractor submodule","u_and submodule","u_or submodule"],"connectivity":[[2,3,2,3,2,3,2,3,5,6,7,8],[5,5,6,6,7,7,8,8,4,4,4,4]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","zero_flag output","u_adder submodule","u_subtractor submodule","u_and submodule","u_or submodule","u_xor submodule"],"connectivity":[[3,2,3,2,3,2,3,2,3,2,9,10,7,8,6,9,10,7,8,6],[6,6,7,7,8,8,9,9,10,10,4,4,4,4,4,5,5,5,5,5]]}
{"nodes":["clk input","reset input","shift_dir input","load input","data_in input","data_out output","u_shift_logic submodule","u_data_register submodule"],"connectivity":[[4,2,7,3,0,6,1,7],[6,6,6,6,7,7,7,5]]}
{"nodes":["X input","Y input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,1,4,0,1,5,0,1,6,0,7,6,4,5,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["a input","b input","bin input","diff output","bout output","S0 submodule","S1 submodule","S2 submodule","S3 submodule","S4 submodule","S5 submodule","S6 submodule","S7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,10,7,5,11,12,8,6,9,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,1,4,0,5,1,0,1,6,0,6,5,7,4,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["x input","y input","bin input","difference output","bout output","rbs1 submodule","ps_slice1 submodule","ps_slice2 submodule","ps_slice3 submodule"],"connectivity":[[0,1,2,0,1,5,0,1,6,7,0,1,7,6,5,8,8],[5,5,5,6,6,6,7,7,7,8,8,8,3,3,3,3,4]]}
{"nodes":["operand1 input","operand2 input","ctrl input","result output","carry_out output","adder_inst submodule","subtractor_inst submodule","xor_inst submodule"],"connectivity":[[1,0,1,0,1,0,5,7,6,2,5,2,6],[5,5,6,6,7,7,3,3,3,3,4,4,4]]}
{"nodes":["IN0 input","IN1 input","IN2 input","IN3 input","SEL input","OUT output","ms0 submodule","ms1 submodule","ms2 submodule","ms3 submodule"],"connectivity":[[4,0,4,1,4,2,3,4,4,8,7,9,6],[6,6,7,7,8,8,9,9,5,5,5,5,5]]}
{"nodes":["A input","B input","op input","result output","carry_out output","and_unit submodule","add_unit submodule","sub_unit submodule"],"connectivity":[[1,0,1,0,1,0,7,6,5,6,7],[5,5,6,6,7,7,3,3,3,4,4]]}
{"nodes":["clk input","rst input","data_in input","fft_result output","ld submodule","fs1 submodule","fs2 submodule","sr submodule"],"connectivity":[[2,0,4,0,5,0,7,0,6,7,6],[4,4,5,5,6,6,7,7,7,3,3]]}
{"nodes":["a00 input","a01 input","a10 input","a11 input","b00 input","b01 input","b10 input","b11 input","c00 output","c01 output","c10 output","c11 output","MA00 submodule","MA01 submodule","MA10 submodule","MA11 submodule"],"connectivity":[[0,1,4,6,5,0,1,7,2,3,4,6,5,2,3,7,12,13,14,15],[12,12,12,12,13,13,13,13,14,14,14,14,15,15,15,15,8,9,10,11]]}
{"nodes":["A input","B input","P output","mult0 submodule","mult1 submodule","mult2 submodule","mult3 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,3,6,4,5],[3,3,4,4,5,5,6,6,2,2,2,2]]}
{"nodes":["clk input","rst input","load input","shift_dir input","data_in input","data_out output","load_data submodule","shift_left_dir submodule","shift_right_dir submodule"],"connectivity":[[4,2,6,8,7,6,8,7,6,8,7],[6,6,7,7,7,8,8,8,5,5,5]]}
{"nodes":["clk input","rst input","data0 input","data1 input","dir0 input","dir1 input","shift_en0 input","shift_en1 input","out0 output","out1 output","shift_reg0 submodule","shift_reg1 submodule"],"connectivity":[[0,1,6,4,2,0,1,7,3,5,10,11],[10,10,10,10,10,11,11,11,11,11,8,9]]}
{"nodes":["data input","parity output","stage1_1 submodule","stage1_2 submodule","stage1_3 submodule","stage1_4 submodule","stage2_1 submodule","stage2_2 submodule","final_stage submodule"],"connectivity":[[0,0,0,0,3,2,4,5,7,6,8],[2,3,4,5,6,6,7,7,8,8,1]]}
{"nodes":["A input","B input","P output","add1 submodule","add2 submodule","add3 submodule"],"connectivity":[[1,0,3,1,0,1,4,0,5],[3,3,4,4,4,5,5,5,2]]}
{"nodes":["a input","b input","mode input","result output","u_and submodule","u_or submodule","u_xor submodule"],"connectivity":[[0,1,0,1,0,1,2,5,6,4],[4,4,5,5,6,6,3,3,3,3]]}
{"nodes":["clk input","rst_n input","switch_in input","debounced_out output","u_counter submodule","u_stable_signal submodule","u_output_latch submodule"],"connectivity":[[5,0,1,2,0,1,5,2,0,1,6],[4,4,4,5,5,5,6,6,6,6,3]]}
{"nodes":["op_code input","operand1 input","operand2 input","clk input","result output","u_alu_add submodule","u_alu_subtract submodule","u_alu_and submodule","u_alu_or submodule"],"connectivity":[[2,1,2,1,2,1,2,1,7,8,0,6,5],[5,5,6,6,7,7,8,8,4,4,4,4,4]]}
{"nodes":["clk input","rst input","max_count input","out_freq output","u_counter submodule","u_toggle submodule"],"connectivity":[[2,0,1,0,1,4,5],[4,4,4,5,5,5,3]]}
{"nodes":["A input","B input","Sum output","Carry_out output","add_inst submodule"],"connectivity":[[1,0,4,4],[4,4,2,3]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,11,9,6,10,5,7,8,12,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["x input","y input","product output","mul1 submodule","mul2 submodule","mul3 submodule","mul4 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,5,3,6,4],[3,3,4,4,5,5,6,6,2,2,2,2]]}
{"nodes":["X input","Y input","S output","Ov output","ad1 submodule","ad2 submodule","ad3 submodule","ad4 submodule"],"connectivity":[[1,0,1,4,0,5,1,0,6,1,0,5,7,4,6,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","rst input","x0 input","x1 input","y0 input","y1 input","p0 output","p1 output","p2 output","p3 output","mau0 submodule","mau1 submodule","mau2 submodule","mau3 submodule"],"connectivity":[[4,0,1,2,5,0,1,2,4,3,0,1,3,5,0,1,10,11,12,13],[10,10,10,10,11,11,11,11,12,12,12,12,13,13,13,13,6,7,8,9]]}
{"nodes":["a input","b input","bin input","d output","bout output","sub8_inst1 submodule","sub8_inst2 submodule"],"connectivity":[[0,6,1,0,2,1,5,6,5],[5,5,5,6,6,6,3,3,4]]}
{"nodes":["clk input","rst input","op_code input","operand_a input","operand_b input","result output","and_op submodule","or_op submodule","control_unit submodule"],"connectivity":[[4,3,4,3,0,1,2,6,7,8],[6,6,7,7,8,8,8,8,8,5]]}
{"nodes":["clk input","op_code input","a input","b input","result output","carry_out output","adder submodule","subtractor submodule","and_op submodule","or_op submodule","xor_op submodule"],"connectivity":[[2,3,2,3,2,3,2,3,2,3,6,7,8,10,9,6,7],[6,6,7,7,8,8,9,9,10,10,4,4,4,4,4,5,5]]}
{"nodes":["x input","y input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,1,2,0,1,5,0,1,6,7,1,0,8,1,0,0,1,9,0,1,10,11,1,0,6,12,11,7,9,8,10,5,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk_in input","rst input","enable input","div_factor input","mult_factor input","clk_out output","div submodule","mult submodule"],"connectivity":[[2,1,3,0,6,4,1,7],[6,6,6,6,7,7,7,5]]}
{"nodes":["clk input","rst input","x0 input","x1 input","x2 input","y0 input","y1 input","y2 input","z0 output","z1 output","z2 output","oe0 submodule","oe1 submodule","oe2 submodule"],"connectivity":[[5,0,1,2,3,6,0,1,4,7,0,1,11,12,13],[11,11,11,11,12,12,12,12,13,13,13,13,8,9,10]]}
{"nodes":["clk input","rst input","sel input","out_clk output","u0 submodule","u1 submodule","u2 submodule","u3 submodule"],"connectivity":[[0,1,4,1,5,1,6,1,7,2,0],[4,4,5,5,6,6,7,7,3,3,3]]}
{"nodes":["A input","B input","P output","mult0 submodule","mult1 submodule","mult2 submodule","mult3 submodule","mult4 submodule","mult5 submodule","mult6 submodule","mult7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,10,5,4,9,8,3,7,6],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["clk input","sel input","data1 input","data2 input","data3 input","out output","mux1 submodule","mux2 submodule","mux3 submodule"],"connectivity":[[2,1,0,3,1,0,4,1,0,8,1,7,6],[6,6,6,7,7,7,8,8,8,5,5,5,5]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,4,1,0,1,5,0,1,6,0,6,4,7,5,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","rst input","sensor0 input","sensor1 input","enable input","alert0 output","alert1 output","au0 submodule","au1 submodule"],"connectivity":[[2,4,0,1,4,3,0,1,7,8],[7,7,7,7,8,8,8,8,5,6]]}
{"nodes":["clk input","duty_cycle input","pwm_out output","dcc submodule","psg submodule"],"connectivity":[[0,1,0,3,4],[3,3,4,4,2]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,1,4,0,1,5,0,6,1,0,5,6,4,7,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,4,1,0,5,1,0,6,1,0,4,5,7,6,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","sel input","in0 input","in1 input","in2 input","in3 input","out output","s0 submodule","s1 submodule","s2 submodule","s3 submodule"],"connectivity":[[2,1,0,0,1,3,4,1,0,1,0,5,10,7,9,8],[7,7,7,8,8,8,9,9,9,10,10,10,6,6,6,6]]}
{"nodes":["clk input","rst input","a input","b input","ctrl input","result output","u_adder submodule","u_subtractor submodule","u_and submodule","u_or submodule"],"connectivity":[[2,3,2,3,2,3,2,3,9,7,8,6],[6,6,7,7,8,8,9,9,5,5,5,5]]}
{"nodes":["a input","b input","op input","result output","carry output","add_module submodule","sub_module submodule","and_module submodule","or_module submodule","xor_module submodule"],"connectivity":[[0,1,0,1,0,1,0,1,0,1,9,2,7,5,8,6,2,5,6],[5,5,6,6,7,7,8,8,9,9,3,3,3,3,3,3,4,4,4]]}
{"nodes":["x input","y input","Bin input","diff output","Bout output","sub8_inst1 submodule","sub8_inst2 submodule"],"connectivity":[[6,0,1,0,1,2,6,5,5],[5,5,5,6,6,6,3,3,4]]}
{"nodes":["clk input","a input","b input","op input","result output","zero output","u_adder submodule","u_subtractor submodule","u_and_module submodule","u_or_module submodule"],"connectivity":[[1,2,1,2,1,2,1,2,7,8,9,6,7,8,9,6],[6,6,7,7,8,8,9,9,4,4,4,4,5,5,5,5]]}
{"nodes":["A input","B input","S output","Carry_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,4,1,0,5,1,0,6,1,0,7,4,5,6,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["data input","parity output","half_byte_parity_0 submodule","half_byte_parity_1 submodule"],"connectivity":[[0,0,3,2],[2,3,1,1]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,6,10,11,9,5,12,7,8,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["a input","b input","op input","result output","zero output","add_mod submodule","sub_mod submodule","bw_mod submodule"],"connectivity":[[0,1,0,1,0,2,1,5,6,7,2,5,6,7,2],[5,5,6,6,7,7,7,3,3,3,3,4,4,4,4]]}
{"nodes":["clk input","reset input","enable input","a input","b input","sum_out output","u_sum_logic submodule","u_sum_register submodule"],"connectivity":[[3,2,4,6,2,0,1,7],[6,6,6,7,7,7,7,5]]}
{"nodes":["data input","parity_out output","gen0 submodule","gen1 submodule","gen2 submodule","gen3 submodule"],"connectivity":[[0,0,0,0,4,5,3,2],[2,3,4,5,1,1,1,1]]}
{"nodes":["a input","b input","Bin input","y output","Bo output","sub16_inst1 submodule","sub16_inst2 submodule"],"connectivity":[[0,6,1,0,2,1,6,5,5],[5,5,5,6,6,6,3,3,4]]}
{"nodes":["A input","B input","P output","gpp0 submodule","gpp1 submodule","gpp2 submodule","gpp3 submodule","add0 submodule","add1 submodule","add2 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,3,4,7,5,8,6,9],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,2]]}
{"nodes":["op_select input","operand_a input","operand_b input","result output","carry_out output","add submodule","subtract submodule","and_bit submodule","or_bit submodule"],"connectivity":[[2,1,2,1,2,1,2,1,5,8,6,7,5,6],[5,5,6,6,7,7,8,8,3,3,3,3,4,4]]}
{"nodes":["clk input","rst input","x input","y input","result output","u_divider submodule","u_accumulator submodule"],"connectivity":[[2,3,5,0,1,6],[5,5,6,6,6,4]]}
{"nodes":["clk input","rst_n input","duty_cycle input","pwm_out output","u_counter submodule","u_comparator submodule"],"connectivity":[[0,1,4,2,5],[4,4,5,5,3]]}
{"nodes":["clk input","op_code input","operand_A input","operand_B input","result output","carry_out output","adder_module submodule","subtractor_module submodule","bitwise_and_module submodule"],"connectivity":[[2,3,2,3,2,3,7,8,6,7,6],[6,6,7,7,8,8,4,4,4,5,5]]}
{"nodes":["X input","Y input","P output","mult0 submodule","mult1 submodule","mult2 submodule","mult3 submodule","add0 submodule","add1 submodule","add2 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,4,3,6,5,7,8,9],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,2]]}
{"nodes":["clk input","reset input","write_en input","read_reg1_sel input","read_reg2_sel input","write_reg_sel input","write_data input","read_data1 output","read_data2 output","u_register_array submodule","u_control_unit submodule"],"connectivity":[[0,2,6,1,5,4,3,9,10,10],[9,9,9,9,9,10,10,10,7,8]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,4,1,0,5,1,0,6,1,0,4,7,6,5,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["a input","b input","equal output","greater output","less output","eq_check submodule","gt_check submodule","lt_check submodule"],"connectivity":[[0,1,0,1,0,1,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["A input","B input","EQ output","GT output","LT output","BC0 submodule","BC1 submodule","BC2 submodule","BC3 submodule","BC4 submodule","BC5 submodule","BC6 submodule","BC7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,8,11,5,7,6,10,12,9,8,11,5,7,6,10,12,9,8,11,5,7,6,10,12,9],[5,5,6,6,7,7,8,8,9,9,10,10,11,11,12,12,2,2,2,2,2,2,2,2,3,3,3,3,3,3,3,3,4,4,4,4,4,4,4,4]]}
{"nodes":["clk input","a input","b input","op_code input","result output","zero output","u_alu_core submodule","u_result_register submodule","u_zero_flag submodule"],"connectivity":[[1,2,3,6,0,7,7,8],[6,6,6,7,7,8,4,5]]}
{"nodes":["a input","b input","op_sel input","result output","overflow output","adder_inst submodule","subtractor_inst submodule","and_inst submodule","or_inst submodule"],"connectivity":[[0,1,0,1,0,1,0,1,2,7,6,5,8,6,2,5],[5,5,6,6,7,7,8,8,3,3,3,3,3,4,4,4]]}
{"nodes":["clk input","load input","data_in input","data_out output","u_shift_logic submodule","u_load_register submodule"],"connectivity":[[5,0,1,4,2,0,1,5],[4,4,4,5,5,5,5,3]]}
{"nodes":["data input","mode input","parity output","count_ones_01 submodule","count_ones_23 submodule","count_ones_45 submodule","count_ones_67 submodule","xor_01 submodule","xor_23 submodule","xor_final_stage submodule","xor_parity submodule"],"connectivity":[[0,0,0,0,3,4,6,5,7,8,1,9,10],[3,4,5,6,7,7,8,8,9,9,10,10,2]]}
{"nodes":["clk input","start input","dividend input","divisor input","quotient output","remainder output","ready output","u_divider submodule","u_remainder_calc submodule"],"connectivity":[[2,3,2,3,7,8],[7,7,8,8,4,5]]}
{"nodes":["a input","b input","cin input","sum output","cout output","fa0 submodule","fa1 submodule","fa2 submodule","fa3 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,5,8,7,6,8],[5,5,5,6,6,6,7,7,7,8,8,8,3,3,3,3,4]]}
{"nodes":["CLK input","RESET input","duty_cycle input","PWM_out output","freq_div_module submodule","counter_module submodule","comparator_module submodule"],"connectivity":[[0,1,4,1,5,2,6],[4,4,5,5,6,6,3]]}
{"nodes":["clk input","reset input","sel input","q output","u0 submodule","u1 submodule","u2 submodule","u3 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,4,7,6,5],[4,4,5,5,6,6,7,7,3,3,3,3]]}
{"nodes":["clk input","rst input","select input","data1 input","data2 input","out1 output","out2 output","route1 submodule","route2 submodule"],"connectivity":[[3,0,1,2,4,0,1,2,7,8],[7,7,7,7,8,8,8,8,5,6]]}
{"nodes":["clk input","reset input","operation input","a input","b input","result output","u_add_sub_logic submodule","u_result_register submodule"],"connectivity":[[3,2,7,4,0,6,1,7],[6,6,6,6,7,7,7,5]]}
{"nodes":["X input","Y input","P output","mult_lower0 submodule","mult_lower1 submodule","mult_upper0 submodule","mult_upper1 submodule","add_final submodule"],"connectivity":[[1,0,1,0,1,0,1,0,3,4,6,5,7],[3,3,4,4,5,5,6,6,7,7,7,7,2]]}
{"nodes":["x input","y input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,1,2,0,1,5,6,1,0,7,1,0,0,1,8,0,1,9,0,1,10,11,1,0,6,9,12,11,5,10,7,8,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","input_a input","input_b input","sel input","output_data output","u_input_mux submodule","u_data_register submodule"],"connectivity":[[1,3,2,5,0,6],[5,5,5,6,6,4]]}
{"nodes":["a input","b input","gt output","lt output","eq output","upper_comparator submodule","lower_comparator submodule"],"connectivity":[[0,1,0,1,6,5,6,5,6,5],[5,5,6,6,2,2,3,3,4,4]]}
{"nodes":["clk input","rst input","pattern input","data_in input","type_A output","type_B output","type_C output","channel_A submodule","channel_B submodule","channel_C submodule"],"connectivity":[[3,0,1,2,3,0,1,2,3,0,1,2,7,8,9],[7,7,7,7,8,8,8,8,9,9,9,9,4,5,6]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,4,1,0,5,1,0,6,1,0,5,4,6,7,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","rst input","data_in input","buf_select input","buf1_out output","buf2_out output","buffer1 submodule","buffer2 submodule"],"connectivity":[[2,0,1,3,2,0,1,3,6,7],[6,6,6,6,7,7,7,7,4,5]]}
{"nodes":["A input","B input","enable input","clk input","reset input","product output","u_multiplier_logic submodule","u_enable_gate submodule","u_product_register submodule"],"connectivity":[[1,0,2,6,7,3,4,8],[6,6,7,7,8,8,8,5]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,6,7,11,8,10,5,12,9,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["a input","b input","y output","mul8_inst1 submodule","mul8_inst2 submodule","mul8_inst3 submodule","mul8_inst4 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,6,3,5,4],[3,3,4,4,5,5,6,6,2,2,2,2]]}
{"nodes":["clk input","sel input","data_in input","data_out1 output","data_out2 output","data_out3 output","data1 submodule","data2 submodule","data3 submodule"],"connectivity":[[2,1,0,2,1,0,2,1,0,6,7,8],[6,6,6,7,7,7,8,8,8,3,4,5]]}
{"nodes":["a0 input","a1 input","a2 input","a3 input","b0 input","b1 input","b2 input","b3 input","sum0 output","sum1 output","sum2 output","sum3 output","AE0 submodule","AE1 submodule","AE2 submodule","AE3 submodule"],"connectivity":[[0,4,5,1,6,2,3,7,12,13,14,15],[12,12,13,13,14,14,15,15,8,9,10,11]]}
{"nodes":["clk input","op_sel input","a input","b input","result output","u_adder submodule","u_subtractor submodule","u_and_module submodule"],"connectivity":[[2,3,2,3,2,3,7,6,5],[5,5,6,6,7,7,4,4,4]]}
{"nodes":["data input","parity output"],"connectivity":[[],[]]}
{"nodes":["clk input","rst_n input","pwm_out output","u_duty_control submodule","u_pwm_logic submodule"],"connectivity":[[0,1,3,4],[3,3,4,2]]}
{"nodes":["data input","parity output","gate1 submodule","gate2 submodule","gate3 submodule","gate4 submodule","gate5 submodule","gate6 submodule","gate7 submodule","gate8 submodule","gate9 submodule","gate10 submodule","gate11 submodule","gate12 submodule","gate13 submodule","gate14 submodule","final_gate submodule"],"connectivity":[[0,0,0,0,0,0,0,0,2,3,5,4,7,6,8,9,10,11,13,12,15,14,16],[2,3,4,5,6,7,8,9,10,10,11,11,12,12,13,13,14,14,15,15,16,16,1]]}
{"nodes":["clk input","load input","mode input","data_in input","serial_in input","data_out output","u_parallel_loader submodule","u_serial_loader submodule"],"connectivity":[[3,0,1,4,0,1,2,6,7],[6,6,6,7,7,7,5,5,5]]}
{"nodes":["a input","b input","equal output"],"connectivity":[[0,1],[2,2]]}
{"nodes":["x input","y input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,1,2,0,5,1,0,1,6,0,1,7,0,1,8,0,1,9,10,0,1,0,1,11,8,11,5,7,6,12,10,9,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","sel input","in0 input","in1 input","in2 input","in3 input","out output","mux0 submodule","mux1 submodule","mux2 submodule","mux3 submodule"],"connectivity":[[2,1,0,0,1,3,4,1,0,1,0,5,9,7,8,1,10],[7,7,7,8,8,8,9,9,9,10,10,10,6,6,6,6,6]]}
{"nodes":["clk input","reset input","pulse input","sel input","out output","c0 submodule","c1 submodule","c2 submodule"],"connectivity":[[2,0,1,2,0,1,2,0,1,5,7,6],[5,5,5,6,6,6,7,7,7,4,4,4]]}
{"nodes":["clk input","rst_n input","start input","bin_a input","bin_b input","valid_out output","product_out output","u_multiplier_control submodule","u_multiplier_arithmetic submodule","u_output_handler submodule"],"connectivity":[[2,0,1,0,1,3,7,4,8,0,7,1,9,9],[7,7,7,8,8,8,8,8,9,9,9,9,5,6]]}
{"nodes":["clk input","duty_cycle input","pwm_out output","dc submodule","sg submodule"],"connectivity":[[0,1,3,0,4],[3,3,4,4,2]]}
{"nodes":["a input","b input","op_code input","result output","zero output","adder submodule","subtractor submodule","ander submodule","orer submodule"],"connectivity":[[0,1,0,1,0,1,0,1,5,8,6,7,5,7,6,8],[5,5,6,6,7,7,8,8,3,3,3,3,4,4,4,4]]}
{"nodes":["A input","B input","OP input","Result output","Overflow output","adder_inst submodule","subtractor_inst submodule","bitwise_inst submodule"],"connectivity":[[1,0,1,0,1,0,6,2,7,5,6,2,7,5],[5,5,6,6,7,7,3,3,3,3,4,4,4,4]]}
{"nodes":["clk input","reset input","enable input","sel input","count_out output","u0 submodule","u1 submodule","u2 submodule","u3 submodule"],"connectivity":[[2,0,1,2,0,1,2,0,1,2,0,1,7,8,5,6],[5,5,5,6,6,6,7,7,7,8,8,8,4,4,4,4]]}
{"nodes":["A input","B input","ctrl input","result output","carry output","add_module submodule","sub_module submodule","and_module submodule","or_module submodule","xor_module submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,8,6,7,5,2,9,6,2,5],[5,5,6,6,7,7,8,8,9,9,3,3,3,3,3,3,4,4,4]]}
{"nodes":["op_sel input","operand_a input","operand_b input","result output","u_adder submodule","u_subtractor submodule","u_bitwise_and submodule","u_bitwise_or submodule"],"connectivity":[[2,1,2,1,2,1,2,1,0,5,4,6,7],[4,4,5,5,6,6,7,7,3,3,3,3,3]]}
{"nodes":["clk input","rst_n input","clk_out output","u_toggle submodule","u_reset_control submodule"],"connectivity":[[0,4,0,1,3],[3,3,4,4,2]]}
{"nodes":["A input","B input","P output","sa0 submodule","sa1 submodule","sa2 submodule","sa3 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,3,4,6,5],[3,3,4,4,5,5,6,6,2,2,2,2]]}
{"nodes":["op input","a input","b input","result output","u_adder submodule","u_subtractor submodule","u_and submodule","u_or submodule"],"connectivity":[[1,2,1,2,1,2,1,2,6,0,4,7,5],[4,4,5,5,6,6,7,7,3,3,3,3,3]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,4,1,0,5,1,0,1,6,0,4,5,6,7,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["bin_data input","enable input","seg output","u0 submodule","u1 submodule","u2 submodule","u3 submodule","dec submodule"],"connectivity":[[0,0,0,0,1,4,7,3,6,5],[3,4,5,6,7,2,2,2,2,2]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,10,9,7,6,8,5,12,11,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["sel input","data0 input","data1 input","data2 input","data3 input","out output","mc0 submodule","mc1 submodule","mc2 submodule","mc3 submodule"],"connectivity":[[0,1,2,0,3,0,4,0,9,6,7,8,0],[6,6,7,7,8,8,9,9,5,5,5,5,5]]}
{"nodes":["in input","out output"],"connectivity":[[],[]]}
{"nodes":["clk input","rst_n input","duty_cycle_in input","valid_in input","pwm_out output","u_duty_cycle_reg submodule","u_pwm_control submodule","u_edge_detector submodule"],"connectivity":[[2,3,0,1,5,0,7,1,0,1,6],[5,5,5,5,6,6,6,6,7,7,4]]}
{"nodes":["clk input","sel input","in0 input","in1 input","in2 input","in3 input","in4 input","in5 input","out output","s0 submodule","s1 submodule","s2 submodule","s3 submodule","s4 submodule","s5 submodule"],"connectivity":[[2,1,1,3,4,1,1,5,6,1,7,1,11,10,12,13,14,9],[9,9,10,10,11,11,12,12,13,13,14,14,8,8,8,8,8,8]]}
{"nodes":["clk input","rst input","x0 input","x1 input","y0 input","y1 input","p0 output","p1 output","p2 output","p3 output","mu0 submodule","mu1 submodule","mu2 submodule","mu3 submodule"],"connectivity":[[4,0,1,2,4,3,0,1,5,0,1,2,3,5,0,1,10,11,12,13],[10,10,10,10,11,11,11,11,12,12,12,12,13,13,13,13,6,7,8,9]]}
{"nodes":["X input","Y input","D output","B_out output","SUB1 submodule","SUB2 submodule","SUB3 submodule","SUB4 submodule"],"connectivity":[[1,0,4,1,0,1,5,0,6,1,0,6,4,5,7,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["X input","Y input","P output","bm0 submodule","bm1 submodule","bm2 submodule","bm3 submodule","bm4 submodule","bm5 submodule","bm6 submodule","bm7 submodule","add0 submodule","add1 submodule","add2 submodule","add3 submodule","add4 submodule","add5 submodule","add6 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,4,3,6,5,7,8,10,9,12,11,14,13,16,15,17],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,11,11,12,12,13,13,14,14,15,15,16,16,17,17,2]]}
{"nodes":["clk input","op_a input","op_b input","operation input","result output","u_adder submodule","u_subtractor submodule","u_and_operator submodule","u_or_operator submodule"],"connectivity":[[1,2,1,2,1,2,1,2,8,6,7,5,3],[5,5,6,6,7,7,8,8,4,4,4,4,4]]}
{"nodes":["data input","ctrl input","parity output","stage1_1 submodule","stage1_2 submodule","stage1_3 submodule","stage1_4 submodule","stage2_1 submodule","stage2_2 submodule","stage3 submodule","final_parity submodule"],"connectivity":[[0,0,0,0,4,3,6,5,7,8,1,9,10],[3,4,5,6,7,7,8,8,9,9,10,10,2]]}
{"nodes":["A input","B input","eq output","gt output","lt output","equal_compare submodule","greater_compare submodule","lesser_compare submodule"],"connectivity":[[1,0,1,0,1,0,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["clk input","rst input","load input","load_val input","count_out output","reset_block submodule","load_block submodule","counter_block submodule"],"connectivity":[[0,1,0,3,2,0,1,6,5,2,7],[5,5,6,6,6,7,7,7,7,7,4]]}
{"nodes":["X input","Y input","P output","as0 submodule","as1 submodule","as2 submodule","as3 submodule","as4 submodule","as5 submodule","as6 submodule","as7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,7,8,5,3,10,6,4,9],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["X input","Y input","P output","GPP0 submodule","GPP1 submodule","GPP2 submodule","GPP3 submodule","GPP4 submodule","GPP5 submodule","GPP6 submodule","GPP7 submodule","A0 submodule","A1 submodule","A2 submodule","A3 submodule","A4 submodule","A5 submodule","A6 submodule","A7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,3,11,4,5,12,13,6,14,7,8,15,9,16,10,17,18],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,11,12,12,13,13,14,14,15,15,16,16,17,17,18,18,2]]}
{"nodes":["clk input","rst_n input","duty_cycle input","pwm_out output","u_pwm_counter submodule","u_pwm_comparator submodule"],"connectivity":[[0,1,4,2,5],[4,4,5,5,3]]}
{"nodes":["clk input","rst input","op_code input","operand_a input","operand_b input","result output","carry_out output","adder submodule","subtractor submodule","ander submodule","orer submodule"],"connectivity":[[4,3,0,4,3,0,4,3,0,4,3,0,8,7,10,9,8,7],[7,7,7,8,8,8,9,9,9,10,10,10,5,5,5,5,6,6]]}
{"nodes":["A input","B input","Op input","Result output","Overflow output","and_inst submodule","or_inst submodule","xor_inst submodule","add_inst submodule","sub_inst submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,2,5,7,6,8,9,2,9,8],[5,5,6,6,7,7,8,8,9,9,3,3,3,3,3,3,4,4,4]]}
{"nodes":["clk input","rst_n input","duty_cycle input","enable input","pwm_out output","u_counter submodule","u_duty_cycle_comparator submodule","u_pwm_controller submodule"],"connectivity":[[0,1,5,2,3,0,6,1,7],[5,5,6,6,7,7,7,7,4]]}
{"nodes":["A input","B input","op_code input","result output","u_adder submodule","u_subtractor submodule","u_bitwise_and submodule","u_bitwise_or submodule","u_bitwise_xor submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,8,2,5,4,6,7],[4,4,5,5,6,6,7,7,8,8,3,3,3,3,3,3]]}
{"nodes":["clk input","sel input","data_in input","data_out_a output","data_out_b output","direct_data submodule","rotate_data submodule"],"connectivity":[[2,0,2,0,6,1,5,5,1,6],[5,5,6,6,3,3,3,4,4,4]]}
{"nodes":["clk input","duty_cycle input","pwm_out output","dc submodule","sg submodule"],"connectivity":[[0,1,0,3,4],[3,3,4,4,2]]}
{"nodes":["x input","y input","product output","SAA0 submodule","SAA1 submodule","SAA2 submodule","SAA3 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,4,5,6,3],[3,3,4,4,5,5,6,6,2,2,2,2]]}
{"nodes":["num1 input","num2 input","and_result output","or_result output","xor_result output","compare_result output","u_bitwise_and submodule","u_bitwise_or submodule","u_bitwise_xor submodule","u_number_comparator submodule"],"connectivity":[[1,0,1,0,1,0,1,0,6,7,8,9],[6,6,7,7,8,8,9,9,2,3,4,5]]}
{"nodes":["op_sel input","a input","b input","result output","u_adder submodule","u_subtractor submodule","u_and submodule","u_or submodule"],"connectivity":[[1,2,1,2,1,2,1,2,7,6,4,5],[4,4,5,5,6,6,7,7,3,3,3,3]]}
{"nodes":["clk input","op input","a input","b input","result output","u_arithmetic submodule","u_logical submodule"],"connectivity":[[2,1,3,2,1,3,5,6],[5,5,5,6,6,6,4,4]]}
{"nodes":["A input","B input","P output","adder0 submodule","adder1 submodule","adder2 submodule","adder3 submodule","adder4 submodule","adder5 submodule","adder6 submodule"],"connectivity":[[1,0,3,1,0,1,4,0,5,1,0,1,6,0,7,1,0,1,8,0,9],[3,3,4,4,4,5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,2]]}
{"nodes":["clk input","freq input","wave_out output","udc submodule","tg submodule"],"connectivity":[[1,0,0,3,4],[3,3,4,4,2]]}
{"nodes":["A input","B input","op_code input","result output","carry_out output","adder_inst submodule","subtractor_inst submodule","and_inst submodule","or_inst submodule","xor_inst submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,2,8,9,7,5,6,5,6,2],[5,5,6,6,7,7,8,8,9,9,3,3,3,3,3,3,4,4,4]]}
{"nodes":["Data input","Parity output","gen1 submodule","gen2 submodule","gen3 submodule","gen4 submodule"],"connectivity":[[0,0,0,0,2,4,3,5],[2,3,4,5,1,1,1,1]]}
{"nodes":["clk input","reset input","shift_lr input","data_in input","data_out output","u_shift_logic submodule","u_data_register submodule"],"connectivity":[[3,0,2,1,0,5,1,6],[5,5,5,5,6,6,6,4]]}
{"nodes":["clk input","sel input","in_data1 input","in_data2 input","in_data3 input","out_data output","extend1 submodule","extend2 submodule"],"connectivity":[[2,3,4,6,7],[6,7,5,5,5]]}
{"nodes":["clk input","rst_n input","operand1 input","operand2 input","start input","done output","product output","u_multiplier_control submodule","u_partial_product submodule","u_adder submodule","u_output_control submodule"],"connectivity":[[4,0,1,3,2,8,9,0,7,1,10,10],[7,7,7,8,8,9,10,10,10,10,5,6]]}
{"nodes":["a input","b input","product output","u_pp0 submodule","u_pp1 submodule","u_pp2 submodule","u_pp3 submodule","u_final_adder submodule"],"connectivity":[[0,1,0,1,0,1,0,1,6,4,5,3,7],[3,3,4,4,5,5,6,6,7,7,7,7,2]]}
{"nodes":["CLK_in input","RST input","PWM_LED1 output","PWM_LED2 output","PWM_LED3 output","gen_120 submodule","gen_800 submodule","gen_2k submodule"],"connectivity":[[1,0,1,0,1,0,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["x input","y input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,1,2,0,1,5,0,1,6,0,1,7,8,1,0,0,1,9,0,1,10,0,1,11,7,5,9,8,6,10,12,11,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","rst input","a11 input","a12 input","a21 input","a22 input","b11 input","b12 input","b21 input","b22 input","c11 output","c12 output","c21 output","c22 output","m1 submodule","m2 submodule","m3 submodule","m4 submodule","m5 submodule","m6 submodule","m7 submodule","m8 submodule","acc1 submodule","acc2 submodule","acc3 submodule","acc4 submodule"],"connectivity":[[2,6,8,3,7,2,9,3,4,6,8,5,4,7,9,5,14,15,17,16,19,18,20,21,22,23,24,25],[14,14,15,15,16,16,17,17,18,18,19,19,20,20,21,21,22,22,23,23,24,24,25,25,10,11,12,13]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","adder submodule","subtractor submodule","ander submodule","orer submodule"],"connectivity":[[3,2,3,2,3,2,3,2,7,5,8,6],[5,5,6,6,7,7,8,8,4,4,4,4]]}
{"nodes":["clk input","en input","sel input","d0 input","d1 input","d2 input","d3 input","out output"],"connectivity":[[4,3,5,6],[7,7,7,7]]}
{"nodes":["A input","B input","P output","pp_gen0 submodule","pp_gen1 submodule","pp_gen2 submodule","pp_gen3 submodule","adder1 submodule","adder2 submodule","adder3 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,3,4,7,5,6,8,9],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,2]]}
{"nodes":["clk input","rst input","op_code input","operand_a input","operand_b input","result output","carry_out output","adder submodule","subtractor submodule","and_op submodule","or_op submodule","xor_op submodule"],"connectivity":[[4,3,4,3,4,3,4,3,4,3,8,7,11,9,10,8,7],[7,7,8,8,9,9,10,10,11,11,5,5,5,5,5,6,6]]}
{"nodes":["x input","y input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,1,2,5,0,1,0,1,6,7,1,0,8,1,0,0,1,9,0,1,10,0,1,11,7,11,8,9,5,10,12,6,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","rst input","a input","b input","shift_val input","op_select input","result output","u_bitwise_xor submodule","u_shift_right submodule"],"connectivity":[[2,3,2,4,5,7,8],[7,7,8,8,6,6,6]]}
{"nodes":["A input","B input","Op input","Result output","Zero output","add_inst submodule","sub_inst submodule","and_inst submodule","or_inst submodule","xor_inst submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,2,7,8,5,9,6,2,7,8,5,9,6],[5,5,6,6,7,7,8,8,9,9,3,3,3,3,3,3,4,4,4,4,4,4]]}
{"nodes":["a input","b input","muldiv input","r output","zero output","overflow output","remainder output","mul submodule","mulu submodule","div submodule","divu submodule"],"connectivity":[[0,1,0,1,0,1,0,1,8,10,7,9,8,10,7,9,2,7,9,10],[7,7,8,8,9,9,10,10,3,3,3,3,4,4,4,4,5,5,6,6]]}
{"nodes":["clk input","rst_n input","duty_cycle input","pwm_out output","u_counter submodule","u_comparator submodule","u_pwm_output submodule"],"connectivity":[[0,1,4,2,5,0,1,6],[4,4,5,5,6,6,6,3]]}
{"nodes":["clk input","reset input","shift_lr input","data_in input","data_out output","u_shift_logic submodule","u_shift_register submodule"],"connectivity":[[3,2,0,5,1,6],[5,5,6,6,6,4]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,7,12,6,10,8,5,9,11,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["a0 input","a1 input","a2 input","a3 input","b0 input","b1 input","b2 input","b3 input","sum0 output","sum1 output","sum2 output","sum3 output","ac0 submodule","ac1 submodule","ac2 submodule","ac3 submodule"],"connectivity":[[0,4,5,1,6,2,3,7,12,13,14,15],[12,12,13,13,14,14,15,15,8,9,10,11]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","add_unit submodule","sub_unit submodule","and_operation submodule","or_operation submodule"],"connectivity":[[3,2,3,2,3,2,3,2,8,5,7,6],[5,5,6,6,7,7,8,8,4,4,4,4]]}
{"nodes":["a input","b input","eq output","lt output","gt output","comp1 submodule","comp2 submodule"],"connectivity":[[0,1,0,1,6,5,6,5,6,5],[5,5,6,6,2,2,3,3,4,4]]}
{"nodes":["clk input","op_select input","a input","b input","result output","u_adder submodule","u_subtractor submodule","u_and_gate submodule"],"connectivity":[[2,3,2,3,2,3,7,5,6],[5,5,6,6,7,7,4,4,4]]}
{"nodes":["clk input","rst input","a input","b input","mode input","result output","u_adder submodule","u_subtractor submodule"],"connectivity":[[2,3,2,3,4,6,7],[6,6,7,7,5,5,5]]}
{"nodes":["clk input","rst_n input","duty_cycle input","pwm_out output","u_counter submodule","u_comparator submodule","u_pwm_logic submodule"],"connectivity":[[0,1,4,2,4,0,5,1,6],[4,4,5,5,6,6,6,6,3]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","u_alu_add submodule","u_alu_sub submodule","u_alu_and submodule","u_alu_or submodule","u_alu_xor submodule"],"connectivity":[[3,2,3,2,3,2,3,2,3,2,6,1,8,9,7,5],[5,5,6,6,7,7,8,8,9,9,4,4,4,4,4,4]]}
{"nodes":["data_in input","load input","clk input","data_out output","logic_unit submodule"],"connectivity":[[0,4,1,4],[4,4,4,3]]}
{"nodes":["data input","parity_bit output","xg_00 submodule","xg_01 submodule","xg_02 submodule","xg_03 submodule","xg_10 submodule","xg_11 submodule","xg_20 submodule"],"connectivity":[[0,0,0,0,2,3,5,4,7,6,8],[2,3,4,5,6,6,7,7,8,8,1]]}
{"nodes":["a input","b input","c input","sel input","sum output","adder1 submodule","adder2 submodule","mux submodule"],"connectivity":[[0,1,2,5,6,3,5,7],[5,5,6,6,7,7,7,4]]}
{"nodes":["clk input","rst_n input","enable input","load input","init_value input","done output","current_count output","u_control_logic submodule","u_countdown submodule","u_done_signal submodule"],"connectivity":[[4,0,1,2,3,7,0,1,8,0,1,9,8],[7,7,7,7,7,8,8,8,9,9,9,5,6]]}
{"nodes":["a input","b input","mode_sel input","p output","zero output","negative output","umul submodule","smul submodule"],"connectivity":[[0,1,0,1,2,7,6,2,7,6,2,7,6],[6,6,7,7,3,3,3,4,4,4,5,5,5]]}
{"nodes":["op_mode input","a input","b input","result output","u_and submodule","u_or submodule","u_add submodule"],"connectivity":[[1,2,1,2,1,2,6,4,0,5],[4,4,5,5,6,6,3,3,3,3]]}
{"nodes":["clk input","rst_n input","data_in input","valid_in input","valid_out output","data_out1 output","data_out2 output","data_out3 output","data_out4 output","u_valid_signal submodule","u_data_distribution submodule","u_output_control submodule"],"connectivity":[[3,0,1,2,0,9,1,0,9,1,11,10,10,10,10],[9,9,9,10,10,10,10,11,11,11,4,5,6,7,8]]}
{"nodes":["clk input","rst input","mode input","enable input","count output","core submodule"],"connectivity":[[2,3,0,1,5],[5,5,5,5,4]]}
{"nodes":["X input","Y input","P output","pp_gen0 submodule","pp_gen1 submodule","pp_gen2 submodule","pp_gen3 submodule","adder_inst submodule"],"connectivity":[[1,0,1,0,1,0,1,0,5,3,6,4,7],[3,3,4,4,5,5,6,6,7,7,7,7,2]]}
{"nodes":["clk input","rst input","x0 input","y0 input","x1 input","y1 input","sum0 output","sum1 output","adder0 submodule","adder1 submodule"],"connectivity":[[3,2,5,4,8,9],[8,8,9,9,6,7]]}
{"nodes":["op_code input","input_a input","input_b input","result output","u_adder submodule","u_subtractor submodule","u_bitwise_and submodule","u_bitwise_or submodule","u_xor submodule"],"connectivity":[[1,2,1,2,1,2,1,2,1,2,8,0,6,5,7,4],[4,4,5,5,6,6,7,7,8,8,3,3,3,3,3,3]]}
{"nodes":["clk input","rst input","out_clk output","u_counter submodule","u_toggle submodule"],"connectivity":[[0,1,3,0,1,4],[3,3,4,4,4,2]]}
{"nodes":["bin_in input","gray_out output","top_bit submodule","second_bit submodule","lower_bits submodule"],"connectivity":[[0,0,0,2,4,3],[2,3,4,1,1,1]]}
{"nodes":["input_a input","input_b input","op_select input","result output","u_adder submodule","u_subtractor submodule","u_result_selector submodule"],"connectivity":[[0,1,0,1,4,2,5,6],[4,4,5,5,6,6,6,3]]}
{"nodes":["A input","B input","op_code input","result output","carry_out output","and_unit submodule","or_unit submodule","adder_unit submodule","subtractor_unit submodule"],"connectivity":[[1,0,1,0,1,0,1,0,8,2,6,7,5,8,7,2],[5,5,6,6,7,7,8,8,3,3,3,3,3,4,4,4]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,1,4,0,1,5,0,1,6,0,7,6,4,5,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["operand1 input","operand2 input","op_code input","result output","carry_out output","add_inst submodule","sub_inst submodule","and_inst submodule","or_inst submodule"],"connectivity":[[1,0,1,0,1,0,1,0,7,8,6,5,6,5],[5,5,6,6,7,7,8,8,3,3,3,3,4,4]]}
{"nodes":["ctrl input","a input","b input","result output","u_adder submodule","u_subtractor submodule","u_and submodule","u_or submodule"],"connectivity":[[1,2,1,2,1,2,1,2,6,7,4,5],[4,4,5,5,6,6,7,7,3,3,3,3]]}
{"nodes":["A input","B input","Sum output","Overflow output","add_inst submodule"],"connectivity":[[1,0,4,4],[4,4,2,3]]}
{"nodes":["clk input","rst input","data_in0 input","data_in1 input","control input","data_out0 output","data_out1 output","re0 submodule","re1 submodule"],"connectivity":[[0,1,4,2,3,0,1,4,2,3,7,8],[7,7,7,7,7,8,8,8,8,8,5,6]]}
{"nodes":["X input","Y input","Equal output","comp1 submodule","comp2 submodule","comp3 submodule","comp4 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,6,3,4,5],[3,3,4,4,5,5,6,6,2,2,2,2]]}
{"nodes":["a input","b input","prod output","mult8_inst1 submodule","mult8_inst2 submodule","mult8_inst3 submodule","mult8_inst4 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,4,6,3,5],[3,3,4,4,5,5,6,6,2,2,2,2]]}
{"nodes":["x input","y input","product output","add0 submodule","add1 submodule","add2 submodule"],"connectivity":[[0,1,3,1,0,4,1,0,5],[3,3,4,4,4,5,5,5,2]]}
{"nodes":["X input","Y input","equal output","bc0 submodule","bc1 submodule","bc2 submodule","bc3 submodule","bc4 submodule","bc5 submodule","bc6 submodule","bc7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,3,6,8,7,4,9,10,5],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["clk input","rst input","op input","in1 input","in2 input","result output","adder submodule","subtractor submodule","multiplier submodule"],"connectivity":[[4,3,4,3,4,3,8,6,7],[6,6,7,7,8,8,5,5,5]]}
{"nodes":["a input","b input","c input","d input","s0 input","s1 input","y output","nS0_gate submodule","nS1_gate submodule","and1_gate submodule","and2_gate submodule","and3_gate submodule","and4_gate submodule","or1_gate submodule"],"connectivity":[[4,5,0,7,8,8,4,1,5,7,2,5,4,3,12,10,9,11,13],[7,8,9,9,9,10,10,10,11,11,11,12,12,12,13,13,13,13,6]]}
{"nodes":["a input","b input","bin input","diff output","bout output","rbs1 submodule","bls1 submodule","bls2 submodule","bls3 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,6,7,5,8,8],[5,5,5,6,6,6,7,7,7,8,8,8,3,3,3,3,4]]}
{"nodes":["clk input","hours output","minutes output","seconds output","sc submodule","mc submodule","hc submodule"],"connectivity":[[0,4,5,0,4,5,0,4,6,5,4],[4,4,5,5,5,6,6,6,1,2,3]]}
{"nodes":["X input","Y input","D output","Bout output","RCS0 submodule","RCS1 submodule","RCS2 submodule","RCS3 submodule","RCS4 submodule","RCS5 submodule","RCS6 submodule","RCS7 submodule"],"connectivity":[[1,0,4,1,0,5,1,0,6,1,0,1,7,0,1,8,0,1,9,0,1,10,0,6,8,10,5,7,11,4,9,11],[4,4,5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,2,2,2,2,2,2,2,2,3]]}
{"nodes":["clk input","operation input","operandA input","operandB input","result output","add_mod submodule","sub_mod submodule","and_mod submodule","or_mod submodule"],"connectivity":[[3,2,3,2,3,2,3,2,5,6,7,8],[5,5,6,6,7,7,8,8,4,4,4,4]]}
{"nodes":["clk input","sel input","dataA input","dataB input","dataC input","outA output","outB output","muxA submodule","muxB submodule","muxC submodule"],"connectivity":[[2,1,0,1,0,3,1,0,4,9,1,7,8],[7,7,7,8,8,8,9,9,9,5,5,5,6]]}
{"nodes":["op_code input","A input","B input","result output","u_adder submodule","u_subtractor submodule","u_bitwise_and submodule","u_bitwise_or submodule"],"connectivity":[[2,1,2,1,2,1,2,1,0,5,6,4,7],[4,4,5,5,6,6,7,7,3,3,3,3,3]]}
{"nodes":["clk input","rst input","in0 input","in1 input","in2 input","in3 input","sel input","out output","mux submodule","reg_out submodule"],"connectivity":[[4,3,6,5,2,8,0,1,9],[8,8,8,8,8,9,9,9,7]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,6,10,12,8,7,11,5,9,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["data input","shift_amount input","direction input","result output","s16 submodule","s8 submodule","s4 submodule","s2 submodule"],"connectivity":[[0,2,1,1,4,2,5,1,2,1,6,2,7],[4,4,4,5,5,5,6,6,6,7,7,7,3]]}
{"nodes":["clk input","rst_n input","sel input","pattern_out output","u_pattern_a submodule","u_pattern_b submodule","u_pattern_c submodule","u_pattern_d submodule"],"connectivity":[[0,1,0,1,0,1,0,1,7,4,6,5],[4,4,5,5,6,6,7,7,3,3,3,3]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,9,10,11,12,7,8,6,5,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["op_a input","op_b input","mode input","clk input","rst input","result output","u_adder submodule","u_subtractor submodule","u_and submodule","u_or submodule","u_not submodule"],"connectivity":[[0,1,0,1,0,1,0,1,0,9,10,8,7,6],[6,6,7,7,8,8,9,9,10,5,5,5,5,5]]}
{"nodes":["A input","B input","P output","adder0 submodule","adder1 submodule","adder2 submodule"],"connectivity":[[1,0,3,1,0,1,4,0,5],[3,3,4,4,4,5,5,5,2]]}
{"nodes":["clk input","rst input","enable input","data_in input","encoded_out output","u_encoder submodule","u_latch submodule"],"connectivity":[[3,5,2,0,1,6],[5,6,6,6,6,4]]}
{"nodes":["a input","b input","ctrl input","result output","zero output","adder submodule","subtractor submodule","and_op submodule","or_op submodule","mux submodule"],"connectivity":[[0,1,0,1,0,1,0,1,7,6,2,8,5,9,9],[5,5,6,6,7,7,8,8,9,9,9,9,9,3,4]]}
{"nodes":["clk input","rst input","sel input","count_out output","u0 submodule","u1 submodule","u2 submodule"],"connectivity":[[0,1,0,1,0,1,4,5],[4,4,5,5,6,6,3,3]]}
{"nodes":["a input","b input","mode input","product output","u_multiply_logic submodule","u_multiply_control submodule"],"connectivity":[[0,1,2,2,4,5],[4,4,4,5,5,3]]}
{"nodes":["clk input","rst input","x input","y input","z input","avg output","u_summer submodule","u_divider submodule"],"connectivity":[[2,4,3,6,7],[6,6,6,7,5]]}
{"nodes":["X input","Y input","P output","adder0 submodule","adder1 submodule","adder2 submodule","adder3 submodule","adder4 submodule","adder5 submodule","adder6 submodule","adder7 submodule"],"connectivity":[[1,0,3,1,0,1,4,0,5,1,0,6,1,0,1,7,0,8,1,0,1,9,0,10],[3,3,4,4,4,5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,2]]}
{"nodes":["clk input","reset input","direction input","count_out output","control submodule","operation submodule"],"connectivity":[[2,4,0,1,5],[4,5,5,5,3]]}
{"nodes":["clk input","rst input","op1 input","op2 input","sum output","diff output","product output","adder_module submodule","subtractor_module submodule","multiplier_module submodule"],"connectivity":[[3,0,1,2,3,0,1,2,3,0,1,2,7,8,9],[7,7,7,7,8,8,8,8,9,9,9,9,4,5,6]]}
{"nodes":["data input","shift_amt input","direction input","out output","s1 submodule","s2 submodule","s3 submodule","s4 submodule"],"connectivity":[[0,1,2,1,4,2,5,1,2,6,1,2,7],[4,4,4,5,5,5,6,6,6,7,7,7,3]]}
{"nodes":["A input","B input","P output","adder1 submodule","adder2 submodule","adder3 submodule"],"connectivity":[[1,0,1,0,3,4,5],[3,3,4,4,5,5,2]]}
{"nodes":["CLK_in input","RST input","DUTY_A input","DUTY_B input","DUTY_C input","PWM_A output","PWM_B output","PWM_C output","pwm_a submodule","pwm_b submodule","pwm_c submodule"],"connectivity":[[1,0,2,3,1,0,1,0,4,8,9,10],[8,8,8,9,9,9,10,10,10,5,6,7]]}
{"nodes":["clk input","rst input","instr_mem input","reg_file input","out_reg_file output","fetch submodule","decode submodule","execute submodule","writeback submodule"],"connectivity":[[2,0,1,5,0,3,0,6,0,7,8],[5,5,5,6,6,7,7,7,8,8,4]]}
{"nodes":["operand_a input","operand_b input","op_code input","result output","u_adder submodule","u_subtractor submodule","u_and_logic submodule","u_or_logic submodule","u_xor_logic submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,8,2,5,4,6,7],[4,4,5,5,6,6,7,7,8,8,3,3,3,3,3,3]]}
{"nodes":["clk input","reset input","count output","u0 submodule","u1 submodule","u2 submodule","u3 submodule"],"connectivity":[[0,1,3,0,1,4,0,1,0,5,1,6,3,4,5],[3,3,4,4,4,5,5,5,6,6,6,2,2,2,2]]}
{"nodes":["clk input","sel input","data1 input","data2 input","data3 input","data4 input","out_data output","ds1 submodule","ds2 submodule","ds3 submodule","ds4 submodule"],"connectivity":[[2,1,0,3,1,0,4,1,0,5,1,0,8,7,9,1,10],[7,7,7,8,8,8,9,9,9,10,10,10,6,6,6,6,6]]}
{"nodes":["A input","B input","P output","bm0 submodule","bm1 submodule","bm2 submodule","bm3 submodule","add0 submodule","add1 submodule","add2 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,4,3,5,7,6,8,9],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,2]]}
{"nodes":["clk input","rst input","op input","a input","b input","result output","u_and submodule","u_add submodule","u_sub submodule"],"connectivity":[[3,4,3,4,3,4,7,8,6],[6,6,7,7,8,8,5,5,5]]}
{"nodes":["a input","b input","cin input","sum output","cout output","fa0 submodule","fa1 submodule","fa2 submodule","fa3 submodule","fa4 submodule","fa5 submodule","fa6 submodule","fa7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,11,9,6,5,7,12,10,8,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["A input","B input","Op input","Result output","Carry_out output","add_inst submodule","sub_inst submodule","bitwise_inst submodule"],"connectivity":[[1,0,1,0,1,0,5,6,7,5,6],[5,5,6,6,7,7,3,3,3,4,4]]}
{"nodes":["clk input","rst input","op_code input","operand_a input","operand_b input","result output","execute submodule"],"connectivity":[[4,3,0,2,6],[6,6,6,6,5]]}
{"nodes":["operand_a input","operand_b input","opcode input","result output","carry_out output"],"connectivity":[[1,0,1,0],[3,3,4,4]]}
{"nodes":["clk input","reset input","input_data input","reversed_data output","u_reversal_logic submodule","u_data_register submodule"],"connectivity":[[2,4,0,1,5],[4,5,5,5,3]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,6,11,9,5,12,7,8,10,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","rst_n input","bin_in input","bin_out output","u_increment_logic submodule","u_output_register submodule"],"connectivity":[[2,0,4,1,5],[4,5,5,5,3]]}
{"nodes":["sel input","in0 input","in1 input","in2 input","in3 input","out output","mux0 submodule","mux1 submodule","mux2 submodule"],"connectivity":[[1,0,2,3,0,4,6,0,7,8],[6,6,6,7,7,7,8,8,8,5]]}
{"nodes":["A input","B input","Cin input","Sum output","Cout output","add1 submodule","add2 submodule","add3 submodule","add4 submodule","add5 submodule","add6 submodule","add7 submodule","add8 submodule"],"connectivity":[[1,2,0,1,5,0,6,1,0,1,7,0,8,1,0,9,1,0,1,10,0,1,11,0,8,6,9,12,11,5,10,7,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["a00 input","a01 input","a10 input","a11 input","b00 input","b01 input","b10 input","b11 input","c00 output","c01 output","c10 output","c11 output","mu0 submodule","mu1 submodule","mu2 submodule","mu3 submodule","mu4 submodule","mu5 submodule","mu6 submodule","mu7 submodule","su0 submodule","su1 submodule","su2 submodule","su3 submodule"],"connectivity":[[0,4,1,6,5,0,1,7,2,4,3,6,5,2,3,7,12,13,14,15,17,16,19,18,20,21,22,23],[12,12,13,13,14,14,15,15,16,16,17,17,18,18,19,19,20,20,21,21,22,22,23,23,8,9,10,11]]}
{"nodes":["A input","B input","opcode input","result output","carry_out output","and_mod submodule","or_mod submodule","xor_mod submodule","add_mod submodule","sub_mod submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,8,2,9,6,7,5,2,9,8],[5,5,6,6,7,7,8,8,9,9,3,3,3,3,3,3,4,4,4]]}
{"nodes":["x input","y input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,1,2,0,1,5,6,1,0,7,1,0,0,1,8,0,1,9,0,1,10,11,1,0,5,7,11,8,10,12,6,9,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["x input","y input","Bin input","diff output","Bout output","sub16_inst1 submodule","sub16_inst2 submodule"],"connectivity":[[0,1,6,0,1,2,5,6,5],[5,5,5,6,6,6,3,3,4]]}
{"nodes":["ra1 input","ra2 input","wa input","wd input","we input","rst input","rd1 output","rd2 output","regs submodule"],"connectivity":[[0,5,2,4,1,3,8,8],[8,8,8,8,8,8,6,7]]}
{"nodes":["a input","b input","prod output","mult8_inst1 submodule","mult8_inst2 submodule","mult8_inst3 submodule","mult8_inst4 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,6,5,4,3],[3,3,4,4,5,5,6,6,2,2,2,2]]}
{"nodes":["A input","B input","EQ output","eq0 submodule","eq1 submodule","eq2 submodule","eq3 submodule","eq4 submodule","eq5 submodule","eq6 submodule","eq7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,5,4,9,10,3,8,6,7],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["A input","B input","Sum output","Carry_out output","adder0 submodule","adder1 submodule","adder2 submodule","adder3 submodule"],"connectivity":[[1,0,4,1,0,5,1,0,1,6,0,4,5,6,7,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["A input","B input","P output","gen0 submodule","gen1 submodule","gen2 submodule","gen3 submodule","gen4 submodule","gen5 submodule","gen6 submodule","gen7 submodule","add0 submodule","add1 submodule","add2 submodule","add3 submodule","add4 submodule","add5 submodule","add6 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,4,3,11,5,6,12,7,13,14,8,15,9,10,16,17],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,11,11,12,12,13,13,14,14,15,15,16,16,17,17,2]]}
{"nodes":["A input","B input","C output","sub1 submodule","sub2 submodule","sub3 submodule","sub4 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,4,3,5,6],[3,3,4,4,5,5,6,6,2,2,2,2]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,5,11,7,10,6,12,8,9,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,11,7,10,12,9,8,5,6,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","rst input","a input","b input","mode input","result output","u_adder submodule","u_subtractor submodule"],"connectivity":[[2,3,2,3,4,6,7],[6,6,7,7,5,5,5]]}
{"nodes":["clk input","rst input","a input","b input","quotient output","remainder output","u_divider submodule","u_modulus submodule"],"connectivity":[[2,3,2,3,6,7],[6,6,7,7,4,5]]}
{"nodes":["clk input","rst input","mode input","start input","init_time input","current_time output","timer_done output","cdt submodule","swt submodule"],"connectivity":[[4,0,3,1,0,3,1,2,8,7,2,8,7],[7,7,7,7,8,8,8,5,5,5,6,6,6]]}
{"nodes":["A input","B input","Op input","Result output","CarryOut output","add_inst submodule","sub_inst submodule","bitwise_inst submodule"],"connectivity":[[1,0,1,0,1,0,2,7,5,6,2,5,6],[5,5,6,6,7,7,3,3,3,3,4,4,4]]}
{"nodes":["data1 input","data2 input","opcode input","result output","is_equal output","is_greater output","parity output","add submodule","sub submodule","and_mod submodule","or_mod submodule","xor_mod submodule","nor_mod submodule","cmp submodule"],"connectivity":[[0,1,0,1,0,1,0,1,0,1,0,1,0,1,11,8,7,9,12,10,13,13,11,8,7,9,12,10],[7,7,8,8,9,9,10,10,11,11,12,12,13,13,3,3,3,3,3,3,4,5,6,6,6,6,6,6]]}
{"nodes":["clk input","rst input","operand_a input","operand_b input","opcode input","result output","mod_adder submodule","mod_subtractor submodule","mod_multiplier submodule","mod_divider submodule"],"connectivity":[[3,2,3,2,3,2,3,2,9,7,6,8],[6,6,7,7,8,8,9,9,5,5,5,5]]}
{"nodes":["clk input","rst input","count output","u0 submodule","u1 submodule","u2 submodule","u3 submodule"],"connectivity":[[0,1,1,0,3,1,4,0,3,1,0,5,4,3,4,5,3,6],[3,3,4,4,4,5,5,5,5,6,6,6,6,6,2,2,2,2]]}
{"nodes":["data input","shift input","mode input","result output","lls submodule","lrs submodule","ars submodule","rr submodule"],"connectivity":[[0,1,0,1,0,1,0,1,7,4,6,5],[4,4,5,5,6,6,7,7,3,3,3,3]]}
{"nodes":["op_a input","op_b input","mode input","result output","overflow output","adder submodule","and_module submodule"],"connectivity":[[0,1,0,1,2,6,5,2,5],[5,5,6,6,3,3,3,4,4]]}
{"nodes":["X input","Y input","P output","as0 submodule","as1 submodule","as2 submodule","as3 submodule","as4 submodule","as5 submodule","as6 submodule","as7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,5,10,4,7,3,8,6,9],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["a input","b input","product output","mul0 submodule","mul1 submodule","mul2 submodule","mul3 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,3,6,5,4],[3,3,4,4,5,5,6,6,2,2,2,2]]}
{"nodes":["A input","B input","opcode input","result output","carry_out output","adder_inst submodule","subtractor_inst submodule","bitwise_inst submodule"],"connectivity":[[1,0,1,0,1,0,7,5,6,2,6,5,2],[5,5,6,6,7,7,3,3,3,3,4,4,4]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,9,10,12,8,11,7,6,5,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","rst input","sel input","data_in input","data_out1 output","data_out2 output","channel1 submodule","channel2 submodule"],"connectivity":[[3,0,2,1,3,0,2,1,6,7],[6,6,6,6,7,7,7,7,4,5]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,11,9,7,5,10,8,12,6,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["in input","out output"],"connectivity":[[],[]]}
{"nodes":["a input","b input","carry_in input","sum output","carry_out output","u_adder_logic submodule","u_carry_logic submodule"],"connectivity":[[0,2,1,5,5,6],[5,5,5,6,3,4]]}
{"nodes":["sel input","in0 input","in1 input","in2 input","in3 input","out output","select_unit submodule"],"connectivity":[[3,2,0,4,1,6],[6,6,6,6,6,5]]}
{"nodes":["x input","y input","product output","pp0 submodule","pp1 submodule","pp2 submodule","pp3 submodule","add0 submodule","add1 submodule","add2 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,4,3,5,7,8,6,9],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,2]]}
{"nodes":["clk input","reset input","multiplicand input","multiplier input","product output","u_multiply_logic submodule","u_output_register submodule"],"connectivity":[[3,2,0,5,1,6],[5,5,6,6,6,4]]}
{"nodes":["clk input","rst input","mode input","out_clk output","bd submodule","dd submodule"],"connectivity":[[0,1,0,1,2,4,5],[4,4,5,5,3,3,3]]}
{"nodes":["clk input","rst input","op1 input","op2 input","mode input","result output","overflow output","ae_add submodule","ae_sub submodule"],"connectivity":[[3,2,3,2,8,7,8,7],[7,7,8,8,5,5,6,6]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","carry_out output","als submodule","rr submodule"],"connectivity":[[3,2,1,6,0,7,7],[6,6,6,7,7,4,5]]}
{"nodes":["clk input","rst input","a0 input","a1 input","a2 input","a3 input","b0 input","s0 output","s1 output","s2 output","s3 output","ae0 submodule","ae1 submodule","ae2 submodule","ae3 submodule"],"connectivity":[[2,0,1,6,3,0,1,6,0,1,6,4,5,0,1,6,11,12,13,14],[11,11,11,11,12,12,12,12,13,13,13,13,14,14,14,14,7,8,9,10]]}
{"nodes":["clk input","rst input","in11 input","in12 input","in21 input","in22 input","out11 output","out12 output","out21 output","out22 output"],"connectivity":[[2,4,3,5],[6,7,8,9]]}
{"nodes":["A input","B input","OP input","Result output","Overflow output","adder_inst submodule","subtractor_inst submodule","and_inst submodule","or_inst submodule","xor_inst submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,5,7,9,6,8,2,5,2,6],[5,5,6,6,7,7,8,8,9,9,3,3,3,3,3,3,4,4,4]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","addition submodule","bitwise_and submodule","control submodule"],"connectivity":[[3,2,3,2,5,0,6,1,7],[5,5,6,6,7,7,7,7,4]]}
{"nodes":["operandA input","operandB input","ctrl input","result output","carry_out output","add_mod submodule","sub_mod submodule","and_mod submodule","or_mod submodule","xor_mod submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,7,6,2,5,8,9,2,6,5],[5,5,6,6,7,7,8,8,9,9,3,3,3,3,3,3,4,4,4]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,1,4,0,1,5,0,6,1,0,7,5,4,6,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["X input","Y input","P output","prod0 submodule","prod1 submodule","prod2 submodule","prod3 submodule","add1 submodule","add2 submodule","add3 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,3,4,7,5,6,8,9],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,2]]}
{"nodes":["PWM_ctrl input","CLK input","RST input","PWM_25k output","PWM_50k output","PWM_100k output","pwm_25k_inst submodule","pwm_50k_inst submodule","pwm_100k_inst submodule"],"connectivity":[[0,2,1,0,2,1,0,2,1,6,7,8],[6,6,6,7,7,7,8,8,8,3,4,5]]}
{"nodes":["clk input","opcode input","operand_a input","operand_b input","result output","add submodule","subtract submodule","and_op submodule","or_op submodule","control submodule"],"connectivity":[[3,2,3,2,3,2,3,2,0,1,6,5,8,7,9],[5,5,6,6,7,7,8,8,9,9,9,9,9,9,4]]}
{"nodes":["A input","B input","P output","add_shift0 submodule","add_shift1 submodule","add_shift2 submodule","add_shift3 submodule","adder1 submodule","adder2 submodule","final_adder submodule"],"connectivity":[[1,0,1,0,1,0,1,0,4,3,5,6,8,7,9],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,2]]}
{"nodes":["a input","b input","bin input","diff output","bout output","SBS0 submodule","SBS1 submodule","SBS2 submodule","SBS3 submodule","SBS4 submodule","SBS5 submodule","SBS6 submodule","SBS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,9,7,5,12,8,11,10,6,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","a input","b input","ctrl input","result output","u_adder submodule","u_subtractor submodule","u_xor submodule"],"connectivity":[[1,2,1,2,1,2,5,7,6],[5,5,6,6,7,7,4,4,4]]}
{"nodes":["clk input","rst input","x input","y input","quotient_accumulated output","u_divider submodule","u_accumulator submodule"],"connectivity":[[2,3,5,0,1,6],[5,5,6,6,6,4]]}
{"nodes":["clk input","rst input","half_freq output","quarter_freq output","ff_half submodule","ff_quarter submodule"],"connectivity":[[0,1,4,1,4,5],[4,4,5,5,2,3]]}
{"nodes":["clk input","rst input","x input","y input","z output","u_divider submodule","u_accumulator submodule"],"connectivity":[[2,3,5,0,1,6],[5,5,6,6,6,4]]}
{"nodes":["data0 input","data1 input","data2 input","data3 input","data4 input","data5 input","data6 input","data7 input","sel input","out output","mux_stage1_0 submodule","mux_stage1_1 submodule","mux_stage2 submodule"],"connectivity":[[2,8,3,1,0,6,5,8,4,7,11,8,10,12],[10,10,10,10,10,11,11,11,11,11,12,12,12,9]]}
{"nodes":["data input","parity_bit output","stage0 submodule","stage1 submodule","stage2 submodule","stage3 submodule","stage4 submodule","stage5 submodule","stage6 submodule"],"connectivity":[[0,0,2,3,0,0,4,5,0,0,6,7,0,8],[2,3,3,4,4,5,5,6,6,7,7,8,8,1]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,4,1,0,5,1,0,1,6,0,5,4,6,7,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["op1 input","op2 input","add_sub input","result output","carry_borrow output","add_module submodule","sub_module submodule"],"connectivity":[[1,0,1,0,5,6,2,5,6,2],[5,5,6,6,3,3,3,4,4,4]]}
{"nodes":["X input","Y input","P output","adder0 submodule","adder1 submodule","adder2 submodule"],"connectivity":[[1,0,3,1,0,4,1,0,5],[3,3,4,4,4,5,5,5,2]]}
{"nodes":["x input","y input","opcode input","z output","zero output","carry output","error output","mul submodule","div submodule"],"connectivity":[[0,1,0,1,8,7,8,7,7,8],[7,7,8,8,3,3,4,4,5,6]]}
{"nodes":["a input","b input","c input","d input","pA output","pB output","pC output","pD output","modA submodule","modB submodule","modC submodule","modD submodule"],"connectivity":[[0,1,2,3,8,9,10,11],[8,9,10,11,4,5,6,7]]}
{"nodes":["sel input","data_a0 input","data_a1 input","data_b0 input","data_b1 input","out_a output","out_b output","mux_a submodule","mux_b submodule"],"connectivity":[[2,0,1,0,4,3,7,8],[7,7,7,8,8,8,5,6]]}
{"nodes":["a input","b input","product output","adder0 submodule","adder1 submodule","adder2 submodule"],"connectivity":[[0,1,0,3,1,0,4,1,5],[3,3,4,4,4,5,5,5,2]]}
{"nodes":["A input","B input","P output","add1 submodule","add2 submodule","add3 submodule"],"connectivity":[[1,0,3,1,0,1,4,0,5],[3,3,4,4,4,5,5,5,2]]}
{"nodes":["clk input","din0 input","din1 input","din2 input","din3 input","sel input","out output","u0 submodule","u1 submodule","u2 submodule","u3 submodule"],"connectivity":[[0,1,2,0,3,0,0,4,9,8,7,10],[7,7,8,8,9,9,10,10,6,6,6,6]]}
{"nodes":["clk input","rst_n input","op_a input","op_b input","control input","result_valid output","result output","u_adder submodule","u_subtractor submodule","u_multiplier submodule","u_control_logic submodule"],"connectivity":[[2,3,2,3,2,3,0,4,1,10,9,10,7,8],[7,7,8,8,9,9,10,10,10,5,6,6,6,6]]}
{"nodes":["x input","y input","product output","ppg0 submodule","ppg1 submodule","ppg2 submodule","ppg3 submodule","fba1 submodule","fba2 submodule","fba3 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,3,4,5,7,6,8,9],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,2]]}
{"nodes":["in input","out output","valid output","bd7 submodule","bd6 submodule","bd5 submodule","bd4 submodule","bd3 submodule","bd2 submodule","bd1 submodule","bd0 submodule","enc_out submodule"],"connectivity":[[0,0,0,0,0,0,0,0,9,4,8,5,6,10,7,3,11,11],[3,4,5,6,7,8,9,10,11,11,11,11,11,11,11,11,1,2]]}
{"nodes":["clk input","reset input","enable input","sel input","preset_val input","q output","u0 submodule","u1 submodule"],"connectivity":[[2,0,1,3,6,4,7],[6,6,6,7,7,7,5]]}
{"nodes":["ctrl input","data input","shift_amt input","result output","u_left_shifter submodule","u_right_shifter submodule"],"connectivity":[[1,2,1,2,0,4,5],[4,4,5,5,3,3,3]]}
{"nodes":["A input","B input","op input","result output","zero output","and_op submodule","or_op submodule","add_op submodule","sub_op submodule"],"connectivity":[[1,0,1,0,1,0,1,0,5,2,8,6,7,5,2,8,6,7],[5,5,6,6,7,7,8,8,3,3,3,3,3,4,4,4,4,4]]}
{"nodes":["clk input","rst input","write_en0 input","write_en1 input","data_in0 input","data_in1 input","read_en0 input","read_en1 input","data_out0 output","data_out1 output","empty0 output","empty1 output","full0 output","full1 output","fifo0 submodule","fifo1 submodule"],"connectivity":[[0,1,2,4,6,0,1,3,7,5,14,15,14,15,14,15],[14,14,14,14,14,15,15,15,15,15,8,9,10,11,12,13]]}
{"nodes":["CLK_in input","RST input","PWM_50 output","PWM_25 output","PWM_12 output","duty_50 submodule","duty_25 submodule","duty_12 submodule"],"connectivity":[[1,0,1,0,1,0,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["clk input","mode input","a input","b input","result output","u_adder submodule","u_subtractor submodule"],"connectivity":[[2,3,2,3,6,5],[5,5,6,6,4,4]]}
{"nodes":["clk input","rst input","mode input","op1 input","op2 input","result output","add_unit submodule","xor_unit submodule"],"connectivity":[[4,3,4,3,6,7],[6,6,7,7,5,5]]}
{"nodes":["input_a input","input_b input","product output","u_partial_product_generator submodule","u_adder_network submodule"],"connectivity":[[0,1,3,4],[3,3,4,2]]}
{"nodes":["x input","y input","result output","xor_block0 submodule","xor_block1 submodule","xor_block2 submodule","xor_block3 submodule","xor_block4 submodule","xor_block5 submodule","xor_block6 submodule","xor_block7 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,9,8,10,3,4,6,7,5],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["clk input","reset input","enable input","sel input","count_out output","u0 submodule","u1 submodule","u2 submodule","u3 submodule","u4 submodule"],"connectivity":[[2,0,1,2,0,1,2,0,1,2,0,1,2,0,1,8,9,6,5,7],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,4,4,4,4,4]]}
{"nodes":["clk input","reset input","count output","u0 submodule","u1 submodule","u2 submodule"],"connectivity":[[0,1,0,3,1,4,0,3,1,5,4,3],[3,3,4,4,4,5,5,5,5,2,2,2]]}
{"nodes":["signal input","binary_out output","high_priority submodule","low_priority submodule"],"connectivity":[[0,0,2,3],[2,3,1,1]]}
{"nodes":["clk input","reset input","out output","u0 submodule","u1 submodule","u2 submodule"],"connectivity":[[0,1,0,3,1,4,0,1,4,3,5],[3,3,4,4,4,5,5,5,2,2,2]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","add_unit submodule","sub_unit submodule","and_unit submodule","control submodule"],"connectivity":[[3,2,3,2,3,2,0,1,5,7,6,8],[5,5,6,6,7,7,8,8,8,8,8,4]]}
{"nodes":["a input","b input","op_sel input","result output","u0 submodule","u1 submodule","u2 submodule"],"connectivity":[[0,1,0,1,0,1,4,6,5],[4,4,5,5,6,6,3,3,3]]}
{"nodes":["clk input","rst input","a11 input","a12 input","a21 input","a22 input","b11 input","b12 input","b21 input","b22 input","c11 output","c12 output","c21 output","c22 output","m1 submodule","m2 submodule","m3 submodule","m4 submodule"],"connectivity":[[2,0,1,8,6,3,9,0,2,1,7,3,0,1,8,4,6,5,9,0,1,7,4,5,14,15,16,17],[14,14,14,14,14,14,15,15,15,15,15,15,16,16,16,16,16,16,17,17,17,17,17,17,10,11,12,13]]}
{"nodes":["request_type input","address input","data_in input","data_out output","hit output","dirty output","msi_read submodule","mesi_read submodule"],"connectivity":[[1,1,7,6,7,6,7,6],[6,7,3,3,4,4,5,5]]}
{"nodes":["X input","Y input","P output","BM0 submodule","BM1 submodule","BM2 submodule","BM3 submodule","BM4 submodule","BM5 submodule","BM6 submodule","BM7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,5,3,7,4,6,8,10,9],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["clk input","rst input","vehicle_sensor_ns input","vehicle_sensor_ew input","pedestrian_sensor input","light_ns output","light_ew output","light_pedestrian output","warning output","ns_light submodule","ew_light submodule","ped_light submodule"],"connectivity":[[0,1,2,3,0,1,0,4,1,9,10,11,9,10],[9,9,9,10,10,10,11,11,11,5,6,7,8,8]]}
{"nodes":["A input","B input","S output","Overflow output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,4,1,0,5,1,0,6,1,0,5,4,6,7,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,9,7,11,5,8,10,12,6,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["a input","b input","product output","stage0 submodule","stage1 submodule","stage2 submodule","stage3 submodule","add1 submodule","add2 submodule","add3 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,4,3,7,5,8,6,9],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,2]]}
{"nodes":["a input","b input","result output","xor16_upper submodule","xor16_lower submodule"],"connectivity":[[0,1,0,1,3,4],[3,3,4,4,2,2]]}
{"nodes":["clk input","rst input","out_sig output","u_frequency_divider submodule","u_signal_generator submodule"],"connectivity":[[0,1,3,1,4],[3,3,4,4,2]]}
{"nodes":["operandA input","operandB input","control input","result output","u_adder submodule","u_subtractor submodule","u_bitwise_and submodule","u_bitwise_or submodule","u_bitwise_xor submodule","u_alu_control_unit submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,8,6,7,2,4,5,9],[4,4,5,5,6,6,7,7,8,8,9,9,9,9,9,9,3]]}
{"nodes":["clk input","rst input","load input","data1 input","data2 input","out1 output","out2 output","dle1 submodule","dle2 submodule"],"connectivity":[[3,0,1,2,4,0,1,2,7,8],[7,7,7,7,8,8,8,8,5,6]]}
{"nodes":["X input","Y input","D output","B64 output","BLS1 submodule","BLS2 submodule","BLS3 submodule","BLS4 submodule"],"connectivity":[[1,0,4,1,0,1,5,0,1,6,0,4,6,5,7,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["X input","Y input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,1,4,0,1,5,0,6,1,0,6,4,5,7,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","rst input","duty_a input","duty_b input","pwm_out_a output","pwm_out_b output","pwm_gen_a submodule","pwm_gen_b submodule"],"connectivity":[[0,2,1,0,1,3,6,7],[6,6,6,7,7,7,4,5]]}
{"nodes":["clk input","rst input","a input","b input","op_code input","result output","adder submodule","subtractor submodule","ander submodule"],"connectivity":[[2,3,2,3,2,3,7,8,6],[6,6,7,7,8,8,5,5,5]]}
{"nodes":["data_in input","parity_out output","stage_1_1 submodule","stage_1_2 submodule","stage_1_3 submodule","stage_1_4 submodule","stage_2_1 submodule","stage_2_2 submodule","final_stage submodule"],"connectivity":[[0,0,0,0,2,3,4,5,7,6,8],[2,3,4,5,6,6,7,7,8,8,1]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,4,1,0,5,1,0,1,6,0,4,5,6,7,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,9,6,12,10,11,7,8,5,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,6,10,8,7,5,12,9,11,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["CLK_in input","RST input","PWM_25 output","PWM_50 output","PWM_75 output","pwm_duty_25_inst submodule","pwm_duty_50_inst submodule","pwm_duty_75_inst submodule"],"connectivity":[[1,0,1,0,1,0,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["clk input","rst input","op_sel input","a input","b input","result output","u_adder submodule","u_subtractor submodule","u_bitwise_and submodule"],"connectivity":[[3,4,3,4,3,4,8,7,6],[6,6,7,7,8,8,5,5,5]]}
{"nodes":["clk input","reset input","sel input","out output","u1 submodule","u2 submodule","u3 submodule","u4 submodule","final_mux submodule"],"connectivity":[[0,1,0,1,0,1,0,1,7,6,2,8],[4,4,5,5,6,6,7,7,8,8,8,3]]}
{"nodes":["clk input","reset input","mode input","seconds output","minutes output","hours output","sc submodule","mc submodule","hc submodule"],"connectivity":[[0,1,6,0,1,2,7,0,1,6,7,8],[6,6,7,7,7,8,8,8,8,3,4,5]]}
{"nodes":["operand1 input","operand2 input","op_code input","result output","zero output","overflow output","underflow output","invalid_op output","add submodule","sub submodule","mul submodule","div submodule"],"connectivity":[[1,0,1,0,1,0,1,0,8,9,11,10,10,9,11,8,10,11,9,8,8,11,9,10,8,11,9,10],[8,8,9,9,10,10,11,11,3,3,3,3,4,4,4,4,5,5,5,5,6,6,6,6,7,7,7,7]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,8,11,6,10,12,9,7,5,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["x input","y input","op_code input","result output","is_zero output","parity output","add submodule","sub submodule","and1 submodule","or1 submodule","xor1 submodule","not1 submodule","nand1 submodule","nor1 submodule","xnor1 submodule","inc submodule","dec submodule"],"connectivity":[[0,1,0,1,0,1,0,1,0,1,0,0,1,0,1,0,1,0,0,15,12,8,13,9,6,11,7,10,16,14,15,12,8,13,9,6,11,7,10,16,14,15,12,8,13,9,6,11,7,10,16,14],[6,6,7,7,8,8,9,9,10,10,11,12,12,13,13,14,14,15,16,3,3,3,3,3,3,3,3,3,3,3,4,4,4,4,4,4,4,4,4,4,4,5,5,5,5,5,5,5,5,5,5,5]]}
{"nodes":["x input","y input","eq output","gt output","lt output","comp1 submodule","comp2 submodule"],"connectivity":[[0,1,0,1,5,6,5,6,6,5],[5,5,6,6,2,2,3,3,4,4]]}
{"nodes":["clk input","reset input","op input","a input","b input","result output","u_compute_logic submodule","u_result_register submodule"],"connectivity":[[3,2,4,6,0,1,7],[6,6,6,7,7,7,5]]}
{"nodes":["data_in input","load input","shift_dir input","clk input","reset input","data_out output","load_module submodule","shift_l_module submodule","shift_r_module submodule"],"connectivity":[[0,1,8,6,2,7,8,6,2,7,8,6,7],[6,6,7,7,7,7,8,8,8,8,5,5,5]]}
{"nodes":["X input","Y input","S output","Ovfl output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,4,1,0,1,5,0,6,1,0,4,7,6,5,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["X input","Y input","P output","mult0 submodule","mult1 submodule","mult2 submodule","mult3 submodule","mult4 submodule","mult5 submodule","mult6 submodule","mult7 submodule","add0 submodule","add1 submodule","add2 submodule","add3 submodule","add4 submodule","add5 submodule","add6 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,3,4,5,11,12,6,7,13,8,14,9,15,16,10,17],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,11,11,12,12,13,13,14,14,15,15,16,16,17,17,2]]}
{"nodes":["x input","y input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,1,2,0,1,5,0,1,6,7,1,0,0,1,8,0,9,1,0,1,10,0,1,11,5,12,8,7,11,10,9,6,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["x input","y input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,1,2,0,1,5,6,1,0,0,1,7,0,1,8,0,9,1,0,1,10,0,1,11,11,6,8,10,12,5,9,7,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["data_in input","CLK input","pattern_detected output","stage_1 submodule","stage_2 submodule","stage_3 submodule"],"connectivity":[[0,1,1,0,3,4,0,1,5],[3,3,4,4,4,5,5,5,2]]}
{"nodes":["a input","b input","cin input","sum output","cout output","fa0 submodule","fa1 submodule","fa2 submodule","fa3 submodule","fa4 submodule","fa5 submodule","fa6 submodule","fa7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,9,11,6,10,12,7,8,5,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["x input","y input","op input","result output","ready output","mul submodule","div submodule"],"connectivity":[[0,1,0,1,5,6,5,6],[5,5,6,6,3,3,4,4]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,10,11,12,5,6,7,9,8,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["A input","B input","op_sel input","result output","carry_out output","add_module submodule","sub_module submodule","and_or_module submodule"],"connectivity":[[1,0,1,0,2,1,0,5,2,6,7,5,2,6],[5,5,6,6,7,7,7,3,3,3,3,4,4,4]]}
{"nodes":["CLK input","RST input","PWM_25 output","PWM_50 output","PWM_75 output","pwm_gen_25 submodule","pwm_gen_50 submodule","pwm_gen_75 submodule"],"connectivity":[[1,0,1,0,1,0,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["A input","B input","Sum output","Overflow output","lower_adder submodule","upper_adder submodule"],"connectivity":[[1,0,4,1,0,4,5,5],[4,4,5,5,5,2,2,3]]}
{"nodes":["sel0 input","sel1 input","a0 input","a1 input","b0 input","b1 input","y0 output","y1 output","mux0 submodule","mux1 submodule"],"connectivity":[[2,0,3,1,5,4,8,9],[8,8,8,9,9,9,6,7]]}
{"nodes":["clk input","rst input","hours output","minutes output","seconds output","sec_ctr submodule","min_ctr submodule","hr_ctr submodule"],"connectivity":[[0,1,5,0,1,6,0,1,7,6,5],[5,5,6,6,6,7,7,7,2,3,4]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,12,9,10,8,7,11,6,5,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","reset input","shift_lr input","data_out output","u_shift_logic submodule","u_shift_register submodule"],"connectivity":[[2,5,4,0,1,5],[4,4,5,5,5,3]]}
{"nodes":["X input","Y input","Sum output","C_out output","cla1 submodule","cla2 submodule","cla3 submodule","cla4 submodule"],"connectivity":[[1,0,4,1,0,5,1,0,6,1,0,4,7,5,6,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","reset input","enable input","sel input","count_out output","c0 submodule","c1 submodule","c2 submodule","c3 submodule"],"connectivity":[[2,0,1,2,0,1,2,0,1,2,0,1,5,8,6,7],[5,5,5,6,6,6,7,7,7,8,8,8,4,4,4,4]]}
{"nodes":["clk input","sel input","d0 input","d1 input","d2 input","d3 input","d4 input","out output","m0 submodule","m1 submodule","m2 submodule","m3 submodule","m4 submodule"],"connectivity":[[2,1,3,1,1,4,5,1,6,1,11,9,12,8,1,10],[8,8,9,9,10,10,11,11,12,12,7,7,7,7,7,7]]}
{"nodes":["data input","parity output","par0 submodule","par1 submodule","par2 submodule","par3 submodule"],"connectivity":[[0,0,0,0,4,2,5,3],[2,3,4,5,1,1,1,1]]}
{"nodes":["clk input","rst input","d input","q output","pe_ff submodule","ne_ff submodule"],"connectivity":[[0,1,2,0,1,2,5,4],[4,4,4,5,5,5,3,3]]}
{"nodes":["op input","a input","b input","result output","u_adder submodule","u_subtractor submodule","u_and_module submodule"],"connectivity":[[1,2,1,2,1,2,5,6,4],[4,4,5,5,6,6,3,3,3]]}
{"nodes":["src_addr input","dest_addr input","data_in input","data_out output","match_found output","busy output","addr_match submodule"],"connectivity":[[1,2],[6,3]]}
{"nodes":["CLK_in input","RST input","PULSE_1s output","PULSE_100ms output","PULSE_10ms output","pulse_1_sec submodule","pulse_100_msec submodule","pulse_10_msec submodule"],"connectivity":[[1,0,1,0,1,0,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["a input","b input","c input","d input","ab output","cd output","comp1 submodule","comp2 submodule"],"connectivity":[[0,1,2,3,6,7],[6,6,7,7,4,5]]}
{"nodes":["clk input","op input","a input","b input","result output","u_arithmetic_logic submodule","u_output_register submodule"],"connectivity":[[2,1,3,5,0,6],[5,5,5,6,6,4]]}
{"nodes":["clk input","rst input","a input","b input","cin input","sum output","cout output","bit_adder0 submodule","bit_adder1 submodule","bit_adder2 submodule","bit_adder3 submodule"],"connectivity":[[2,4,3,2,7,3,2,8,3,2,9,3,10,8,9,7,10],[7,7,7,8,8,8,9,9,9,10,10,10,5,5,5,5,6]]}
{"nodes":["x0 input","x1 input","y0 input","result0 output","result1 output","ce0 submodule","ce1 submodule"],"connectivity":[[2,0,2,1,5,6],[5,5,6,6,3,4]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,4,1,0,1,5,0,1,6,0,4,6,7,5,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","rst input","op_code input","operand_a input","operand_b input","result output","adder submodule","subtractor submodule","multiplier submodule","divider submodule"],"connectivity":[[4,3,4,3,4,3,4,3,8,6,9,7],[6,6,7,7,8,8,9,9,5,5,5,5]]}
{"nodes":["x input","y input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,1,2,0,5,1,0,1,6,0,1,7,0,1,8,0,1,9,0,1,10,0,1,11,7,8,10,6,9,11,12,5,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","reset input","load input","data_in input","data_out output","u_data_logic submodule","u_data_storage submodule"],"connectivity":[[6,3,2,5,0,1,6],[5,5,5,6,6,6,4]]}
{"nodes":["a input","b input","eq output","gt output","lt output","comp8_inst1 submodule","comp8_inst2 submodule"],"connectivity":[[0,1,0,1,6,5,6,5,5,6],[5,5,6,6,2,2,3,3,4,4]]}
{"nodes":["clk input","rst input","rx_data0 input","rx_data1 input","rx_enable0 input","rx_enable1 input","tx_data0 output","tx_data1 output","tx_busy0 output","tx_busy1 output","uart0 submodule","uart1 submodule"],"connectivity":[[2,0,1,4,3,0,1,5,10,11,10,11],[10,10,10,10,11,11,11,11,6,7,8,9]]}
{"nodes":["clk input","sel input","data_a input","data_b input","data_c input","data_out output","mux_a submodule","mux_b submodule","mux_c submodule"],"connectivity":[[2,1,0,3,1,0,4,1,0,7,1,6,8],[6,6,6,7,7,7,8,8,8,5,5,5,5]]}
{"nodes":["clk input","op_code input","a input","b input","result output","adder submodule","subtractor submodule","ander submodule","orer submodule"],"connectivity":[[2,3,2,3,2,3,2,3,5,8,7,6],[5,5,6,6,7,7,8,8,4,4,4,4]]}
{"nodes":["clk input","duty_cycle input","pwm_out output","dc submodule","pg submodule"],"connectivity":[[1,3,0,4],[3,4,4,2]]}
{"nodes":["clk input","rst input","data1 input","data2 input","result1 output","result2 output","result3 output","cmp1 submodule","cmp2 submodule","cmp3 submodule"],"connectivity":[[2,3,2,3,7,8,9],[7,7,8,9,4,5,6]]}
{"nodes":["clk input","rst input","a11 input","a12 input","a21 input","a22 input","b11 input","b12 input","b21 input","b22 input","c11 output","c12 output","c21 output","c22 output","mac1 submodule","mac2 submodule","mac3 submodule","mac4 submodule"],"connectivity":[[2,0,1,8,6,3,9,0,2,1,7,3,0,1,8,4,6,5,9,0,1,7,4,5,14,15,16,17],[14,14,14,14,14,14,15,15,15,15,15,15,16,16,16,16,16,16,17,17,17,17,17,17,10,11,12,13]]}
{"nodes":["X input","Y input","P output","adder0 submodule","adder1 submodule","adder2 submodule","adder3 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,3,4,5,6],[3,3,4,4,5,5,6,6,2,2,2,2]]}
{"nodes":["A input","B input","P output","gpp0 submodule","gpp1 submodule","gpp2 submodule","gpp3 submodule","gpp4 submodule","gpp5 submodule","gpp6 submodule","gpp7 submodule","add0 submodule","add1 submodule","add2 submodule","add3 submodule","add4 submodule","add5 submodule","add6 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,4,3,11,5,6,12,7,13,8,14,15,9,10,16,17],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,11,11,12,12,13,13,14,14,15,15,16,16,17,17,2]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,7,10,11,5,6,8,9,12,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["A input","B input","P output","U0 submodule","U1 submodule","U2 submodule","U3 submodule","U4 submodule","U5 submodule","U6 submodule","U7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,9,7,3,8,10,5,6,4],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,7,11,8,10,12,9,6,5,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["a input","b input","sum output","carry_out output","fa0 submodule","fa1 submodule","fa2 submodule","fa3 submodule"],"connectivity":[[0,1,0,4,1,0,5,1,0,6,1,4,7,6,5,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","reset input","enable input","sel input","count_out output","c0 submodule","c1 submodule","c2 submodule","c3 submodule"],"connectivity":[[2,0,1,2,0,1,2,0,1,2,0,1,6,8,5,7],[5,5,5,6,6,6,7,7,7,8,8,8,4,4,4,4]]}
{"nodes":["x input","y input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,1,2,0,1,5,6,1,0,0,1,7,0,1,8,0,1,9,0,1,10,11,1,0,11,5,7,8,10,12,9,6,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["A input","B input","P output","as0 submodule","as1 submodule","as2 submodule","as3 submodule","as4 submodule","as5 submodule","as6 submodule","as7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,8,4,5,3,6,7,9,10],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,7,8,12,9,11,5,10,6,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,1,4,0,1,5,0,1,6,0,7,5,4,6,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","rst input","a00 input","a01 input","a10 input","a11 input","b00 input","b01 input","b10 input","b11 input","c00 output","c01 output","c10 output","c11 output","m00 submodule","m01 submodule","m10 submodule","m11 submodule","m20 submodule","m21 submodule","m30 submodule","m31 submodule","acc00 submodule","acc01 submodule","acc10 submodule","acc11 submodule"],"connectivity":[[2,6,3,8,7,2,3,9,4,6,5,8,7,4,5,9,15,0,1,14,16,17,0,1,18,19,0,1,21,0,1,20,22,23,24,25],[14,14,15,15,16,16,17,17,18,18,19,19,20,20,21,21,22,22,22,22,23,23,23,23,24,24,24,24,25,25,25,25,10,11,12,13]]}
{"nodes":["X input","Y input","P output","bm0 submodule","bm1 submodule","bm2 submodule","bm3 submodule","add0 submodule","add1 submodule","add2 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,4,3,5,7,8,6,9],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,2]]}
{"nodes":["a input","b input","product output","mult4_inst1 submodule","mult4_inst2 submodule","mult4_inst3 submodule","mult4_inst4 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,6,5,4,3],[3,3,4,4,5,5,6,6,2,2,2,2]]}
{"nodes":["clk_in input","rst input","clk_out output","stage1 submodule","stage2 submodule","stage3 submodule","stage4 submodule"],"connectivity":[[1,0,3,1,4,1,5,1,6],[3,3,4,4,5,5,6,6,2]]}
{"nodes":["clk input","rst_n input","bit_in input","valid_in input","valid_out output","u_shift_register submodule","u_sequence_detection submodule","u_valid_output submodule"],"connectivity":[[3,2,0,1,5,0,6,1,7],[5,5,5,5,6,7,7,7,4]]}
{"nodes":["X input","Y input","P output","mul0 submodule","mul1 submodule","mul2 submodule","mul3 submodule","add1 submodule","add2 submodule","add3 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,3,4,5,7,8,6,9],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,2]]}
{"nodes":["X input","Y input","P output","adder0 submodule","adder1 submodule","adder2 submodule"],"connectivity":[[1,0,3,1,0,4,1,0,5],[3,3,4,4,4,5,5,5,2]]}
{"nodes":["a input","b input","mode input","result output","adder_unit submodule","and_unit submodule","result_mux submodule"],"connectivity":[[0,1,0,1,2,4,5,6],[4,4,5,5,6,6,6,3]]}
{"nodes":["x input","y input","product output","m0 submodule","m1 submodule","m2 submodule","m3 submodule","add0 submodule","add1 submodule","add2 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,3,4,7,5,8,6,9],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,2]]}
{"nodes":["A input","B input","P output","add_shift0 submodule","add_shift1 submodule","add_shift2 submodule","add_shift3 submodule","add_shift4 submodule","add_shift5 submodule","add_shift6 submodule","add_shift7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,6,7,3,9,5,8,4,10],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,10,12,6,7,8,9,11,5,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["sel input","d0 input","d1 input","d2 input","d3 input","y output","mux0 submodule","mux1 submodule","mux_final submodule"],"connectivity":[[1,2,0,4,0,3,6,0,7,8],[6,6,6,7,7,7,8,8,8,5]]}
{"nodes":["clk input","rst input","sensor_main input","sensor_ped input","green_main output","yellow_main output","red_main output","walk output","dont_walk output","timer submodule"],"connectivity":[[0,1,2,3,2,3,2,3,2,3,2,3],[9,9,4,4,5,5,6,6,7,7,8,8]]}
{"nodes":["clk input","rst input","in0 input","in1 input","in2 input","in3 input","sum0 output","sum1 output","sum2 output","sum3 output","ae0 submodule","ae1 submodule","ae2 submodule","ae3 submodule"],"connectivity":[[2,0,1,3,0,1,4,0,1,0,1,5,10,11,12,13],[10,10,10,11,11,11,12,12,12,13,13,13,6,7,8,9]]}
{"nodes":["op_sel input","in1 input","in2 input","result output","u_adder submodule","u_subtractor submodule","u_and submodule","u_or submodule","u_xor submodule"],"connectivity":[[2,1,2,1,2,1,2,1,2,1,0,8,5,4,7,6],[4,4,5,5,6,6,7,7,8,8,3,3,3,3,3,3]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,7,10,6,12,8,9,5,11,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","enable input","clear input","count output","tff0 submodule","tff1 submodule","tff2 submodule","tff3 submodule"],"connectivity":[[1,2,0,4,1,2,0,0,1,5,4,2,0,1,5,4,6,2,4,5,6,7],[4,4,4,5,5,5,5,6,6,6,6,6,7,7,7,7,7,7,3,3,3,3]]}
{"nodes":["x input","y input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,1,2,0,1,5,6,1,0,7,1,0,8,1,0,0,1,9,0,1,10,11,1,0,11,9,12,7,6,8,10,5,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["TEMP_in input","COLD output","NORMAL output","HOT output","cold_module submodule","normal_module submodule","hot_module submodule"],"connectivity":[[0,0,0,4,5,6],[4,5,6,1,2,3]]}
{"nodes":["clk input","rst input","op_code input","data_a input","data_b input","result output","u_adder submodule","u_subtractor submodule","u_and_gate submodule"],"connectivity":[[3,4,3,4,3,4,6,7,8],[6,6,7,7,8,8,5,5,5]]}
{"nodes":["clk input","sel input","x input","y input","result output","u_bitwise_and submodule","u_bitwise_or submodule","u_bitwise_xor submodule"],"connectivity":[[2,3,2,3,2,3,7,5,6],[5,5,6,6,7,7,4,4,4]]}
{"nodes":["X input","Y input","P output","mult_lower submodule","mult_upper_lower submodule","mult_lower_upper submodule","mult_upper submodule"],"connectivity":[[1,0,1,0,1,0,1,0,3,6,5,4],[3,3,4,4,5,5,6,6,2,2,2,2]]}
{"nodes":["data_a input","data_b input","opcode input","result output","flag_zero output","flag_carry output","flag_negative output","add_unit submodule","sub_unit submodule","and_unit submodule","or_unit submodule","xor_unit submodule","not_unit submodule","inc_unit submodule","dec_unit submodule"],"connectivity":[[0,1,0,1,0,1,0,1,0,1,0,0,0,8,11,12,13,14,10,9,7,8,11,12,13,14,10,9,7,8,7,8,11,12,13,14,10,9,7],[7,7,8,8,9,9,10,10,11,11,12,13,14,3,3,3,3,3,3,3,3,4,4,4,4,4,4,4,4,5,5,6,6,6,6,6,6,6,6]]}
{"nodes":["clk input","rst input","light_signals output","ped_signals output","controller submodule","north_stage submodule","east_stage submodule","south_stage submodule","west_stage submodule"],"connectivity":[[0,1,4,0,4,0,0,4,0,4,5,6,8,7,5,6,8,7],[4,4,5,5,6,6,7,7,8,8,2,2,2,2,3,3,3,3]]}
{"nodes":["clk input","rst input","x0 input","x1 input","y0 input","y1 input","p0 output","p1 output","p2 output","p3 output","ME0 submodule","ME1 submodule","ME2 submodule","ME3 submodule"],"connectivity":[[4,0,1,2,4,3,0,1,5,0,1,2,3,5,0,1,10,11,12,13],[10,10,10,10,11,11,11,11,12,12,12,12,13,13,13,13,6,7,8,9]]}
{"nodes":["a input","b input","bin input","diff output","bout output","BS0 submodule","BS1 submodule","BS2 submodule","BS3 submodule","BS4 submodule","BS5 submodule","BS6 submodule","BS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,9,7,10,8,5,12,6,11,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","duty_cycle input","pwm_out output","dcc submodule","psg submodule"],"connectivity":[[0,1,0,3,4],[3,3,4,4,2]]}
{"nodes":["clk input","rst input","sel input","data1 input","data2 input","data3 input","data4 input","out_data output","dch1 submodule","dch2 submodule","dch3 submodule","dch4 submodule"],"connectivity":[[3,0,2,1,0,4,2,1,5,0,2,1,0,6,2,1,10,11,2,9,8],[8,8,8,8,9,9,9,9,10,10,10,10,11,11,11,11,7,7,7,7,7]]}
{"nodes":["a input","b input","sum output","carry_out output","u_digit_adder submodule","u_carry_handler submodule"],"connectivity":[[0,1,4,5,5],[4,4,5,2,3]]}
{"nodes":["X input","Y input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,1,4,0,5,1,0,1,6,0,5,6,4,7,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","reset input","ctrl input","out output","u0 submodule","u1 submodule"],"connectivity":[[0,1,0,1,4,5],[4,4,5,5,3,3]]}
{"nodes":["A input","B input","Sum output","Carry_out output","low_adder submodule","high_adder submodule"],"connectivity":[[1,0,1,4,0,5,4,5],[4,4,5,5,5,2,2,3]]}
{"nodes":["clk input","clear input","load input","data_in input","data_out output","u_register_logic submodule","u_register_store submodule"],"connectivity":[[3,1,2,5,0,6],[5,5,5,6,6,4]]}
{"nodes":["clk input","rst input","x input","y input","z output","u_divider submodule","u_integrator submodule"],"connectivity":[[2,3,5,0,1,6],[5,5,6,6,6,4]]}
{"nodes":["clk input","rst input","a11 input","a12 input","a21 input","a22 input","b11 input","b12 input","b21 input","b22 input","c11 output","c12 output","c21 output","c22 output","mau0 submodule","mau1 submodule","mau2 submodule","mau3 submodule"],"connectivity":[[2,0,1,8,6,3,9,0,2,1,7,3,0,1,8,4,6,5,9,0,1,7,4,5,14,15,16,17],[14,14,14,14,14,14,15,15,15,15,15,15,16,16,16,16,16,16,17,17,17,17,17,17,10,11,12,13]]}
{"nodes":["op input","a input","b input","result output","u_adder submodule","u_subtractor submodule","u_ander submodule","u_orer submodule"],"connectivity":[[1,2,1,2,1,2,1,2,7,0,5,6,4],[4,4,5,5,6,6,7,7,3,3,3,3,3]]}
{"nodes":["A input","B input","EQ output","eq1 submodule","eq2 submodule","eq3 submodule","eq4_module submodule"],"connectivity":[[1,0,1,0,1,0,1,0,3,6,4,5],[3,3,4,4,5,5,6,6,2,2,2,2]]}
{"nodes":["A input","B input","D output","B_out output","sub1 submodule","sub2 submodule","sub3 submodule","sub4 submodule"],"connectivity":[[1,0,4,1,0,5,1,0,6,1,0,4,5,6,7,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["A input","B input","Op_Code input","Result output","Carry_Out output","add_inst submodule","sub_inst submodule"],"connectivity":[[1,0,1,0,5,1,6,0,5,6],[5,5,6,6,3,3,3,3,4,4]]}
{"nodes":["clk input","rst input","x0 input","x1 input","y0 input","y1 input","p0 output","p1 output","p2 output","p3 output","m0 submodule","m1 submodule","m2 submodule","m3 submodule"],"connectivity":[[4,0,1,2,4,3,0,1,5,0,1,2,3,5,0,1,10,11,12,13],[10,10,10,10,11,11,11,11,12,12,12,12,13,13,13,13,6,7,8,9]]}
{"nodes":["Data input","Parity output","parity1 submodule","parity2 submodule","parity3 submodule","parity4 submodule"],"connectivity":[[0,0,0,0,3,5,2,4],[2,3,4,5,1,1,1,1]]}
{"nodes":["a input","b input","and_result output","or_result output","u_bitwise_and submodule","u_bitwise_or submodule"],"connectivity":[[0,1,0,1,4,5],[4,4,5,5,2,3]]}
{"nodes":["clk input","rst_n input","duty_cycle input","pwm_out output","u_duty_counter submodule","u_pwm_logic submodule"],"connectivity":[[0,1,4,1,0,2,5],[4,4,5,5,5,5,3]]}
{"nodes":["x input","y input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,1,2,0,1,5,6,1,0,7,1,0,8,1,0,0,1,9,0,10,1,0,1,11,6,9,7,5,12,11,10,8,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","a input","b input","op_code input","result output","zero_flag output","u_adder submodule","u_subtractor submodule","u_and_logic submodule","u_or_logic submodule"],"connectivity":[[1,2,1,2,1,2,1,2,6,7,8,9,6,7,8,9],[6,6,7,7,8,8,9,9,4,4,4,4,5,5,5,5]]}
{"nodes":["clk input","rst input","data_in input","mode input","data_out output","ls_unit submodule","rs_unit submodule"],"connectivity":[[2,0,1,2,0,1,3,6,5],[5,5,5,6,6,6,4,4,4]]}
{"nodes":["clk input","rst_n input","sensor1 input","sensor2 input","sensor3 input","alarm_active output","u_sensor_analysis submodule","u_alarm_activation submodule"],"connectivity":[[4,3,2,0,6,1,7],[6,6,6,7,7,7,5]]}
{"nodes":["SEL input","D0 input","D1 input","D2 input","D3 input","D4 input","D5 input","D6 input","D7 input","DATA_OUT output","u0 submodule","u1 submodule","u2 submodule","u3 submodule","u4 submodule","u5 submodule","u6 submodule","u7 submodule"],"connectivity":[[0,1,0,2,0,3,4,0,0,5,0,6,7,0,0,8,16,12,13,10,17,15,14,11],[10,10,11,11,12,12,13,13,14,14,15,15,16,16,17,17,9,9,9,9,9,9,9,9]]}
{"nodes":["op_code input","a input","b input","result output","carry_out output","add_mod submodule","sub_mod submodule","and_mod submodule","or_mod submodule"],"connectivity":[[1,2,1,2,1,2,1,2,5,8,6,7,6,5],[5,5,6,6,7,7,8,8,3,3,3,3,4,4]]}
{"nodes":["A input","B input","P output","stage0 submodule","stage1 submodule","stage2 submodule","stage3 submodule","stage4 submodule","stage5 submodule","stage6 submodule","stage7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,6,9,5,10,8,7,4,3],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["clk input","clear input","count output","increment submodule","reset submodule"],"connectivity":[[1,0,1,4],[3,3,4,2]]}
{"nodes":["in input","out output","valid output"],"connectivity":[[0],[2]]}
{"nodes":["CLK_in input","RST input","PWM_25 output","PWM_50 output","PWM_75 output","pwm_25 submodule","pwm_50 submodule","pwm_75 submodule"],"connectivity":[[1,0,1,0,1,0,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["D0 input","D1 input","D2 input","D3 input","SEL input","D_OUT output","pass0 submodule","pass1 submodule","pass2 submodule","pass3 submodule"],"connectivity":[[0,1,2,3,4,9,8,6,7],[6,7,8,9,5,5,5,5,5]]}
{"nodes":["a input","b input","op_code input","result output","u_adder submodule","u_subtractor submodule","u_and submodule","u_or submodule","u_xor submodule","u_controller submodule"],"connectivity":[[0,1,0,1,0,1,0,1,0,1,4,2,7,5,8,6,9],[4,4,5,5,6,6,7,7,8,8,9,9,9,9,9,9,3]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,9,12,10,11,5,7,6,8,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","op_code input","a input","b input","result output","u_adder submodule","u_subtractor submodule","u_and_module submodule","u_or_module submodule"],"connectivity":[[2,3,2,3,2,3,2,3,8,5,6,7],[5,5,6,6,7,7,8,8,4,4,4,4]]}
{"nodes":["clk input","rst input","enable input","count_out output","u_counter submodule","u_output_control submodule"],"connectivity":[[2,0,1,4,5],[4,4,4,5,3]]}
{"nodes":["data input","parity output","stage1_1 submodule","stage1_2 submodule","stage1_3 submodule","stage1_4 submodule","stage2_1 submodule","stage2_2 submodule","stage3_1 submodule"],"connectivity":[[0,0,0,0,3,2,5,4,7,6,8],[2,3,4,5,6,6,7,7,8,8,1]]}
{"nodes":["clk input","rst input","x0 input","x1 input","y0 input","y1 input","p0 output","p1 output","p2 output","p3 output","multiplier0 submodule","multiplier1 submodule","multiplier2 submodule","multiplier3 submodule"],"connectivity":[[4,0,1,2,4,3,0,1,5,0,1,2,3,5,0,1,10,11,12,13],[10,10,10,10,11,11,11,11,12,12,12,12,13,13,13,13,6,7,8,9]]}
{"nodes":["a input","b input","opcode input","result output","u_adder submodule","u_subtractor submodule","u_and_module submodule","u_or_module submodule"],"connectivity":[[0,1,0,1,0,1,0,1,5,4,6,7],[4,4,5,5,6,6,7,7,3,3,3,3]]}
{"nodes":["a input","b input","cin input","sum output","cout output","fa0 submodule","fa1 submodule","fa2 submodule","fa3 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,5,7,8,6,8],[5,5,5,6,6,6,7,7,7,8,8,8,3,3,3,3,4]]}
{"nodes":["clk input","rst input","north_south_lights output","east_west_lights output","timing_unit submodule","north_south submodule","east_west submodule","control_logic submodule"],"connectivity":[[0,1,0,0,1,4,7,5,7,6],[4,4,5,6,7,7,2,2,3,3]]}
{"nodes":["clk input","op_code input","operand_A input","operand_B input","result output","adder submodule","subtractor submodule","and_unit submodule"],"connectivity":[[2,3,2,3,2,3,7,6,5],[5,5,6,6,7,7,4,4,4]]}
{"nodes":["data1 input","data2 input","parity_out output","calc1 submodule","calc2 submodule"],"connectivity":[[0,1,3,4],[3,4,2,2]]}
{"nodes":["clk input","mode input","x input","y input","z output","u_adder submodule","u_subtractor submodule","u_and submodule","u_or submodule"],"connectivity":[[2,3,2,3,2,3,2,3,7,6,5,8],[5,5,6,6,7,7,8,8,4,4,4,4]]}
{"nodes":["signal1 input","signal2 input","op_code input","processed_signal output","overflow output","add submodule","sub submodule","mul submodule","and1 submodule","or1 submodule","xor1 submodule","not1 submodule","not2 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,0,1,12,8,9,5,10,6,7,11,12,8,9,5,10,6,7,11],[5,5,6,6,7,7,8,8,9,9,10,10,11,12,3,3,3,3,3,3,3,3,4,4,4,4,4,4,4,4]]}
{"nodes":["data_in input","parity_out output","xor_stage1_0 submodule","xor_stage1_1 submodule","xor_stage1_2 submodule","xor_stage1_3 submodule","xor_stage2_0 submodule","xor_stage2_1 submodule","xor_final submodule"],"connectivity":[[0,0,0,0,3,2,5,4,7,6,8],[2,3,4,5,6,6,7,7,8,8,1]]}
{"nodes":["clk input","start input","a input","b input","quotient output","remainder output","ready output","u_divider submodule","u_remainder_calculator submodule"],"connectivity":[[2,1,0,3,2,7,3,7,8,7],[7,7,7,7,8,8,8,4,5,6]]}
{"nodes":["en input","in input","out output"],"connectivity":[[1,0],[2,2]]}
{"nodes":["clk input","sel input","in0 input","in1 input","in2 input","in3 input","out output","ds0 submodule","ds1 submodule","ds2 submodule","ds3 submodule"],"connectivity":[[2,0,0,3,4,0,0,5,9,10,7,8],[7,7,8,8,9,9,10,10,6,6,6,6]]}
{"nodes":["clk input","op input","x input","y input","z output","u_adder submodule","u_subtractor submodule","u_bitwise_and submodule"],"connectivity":[[2,3,2,3,2,3,6,5,7],[5,5,6,6,7,7,4,4,4]]}
{"nodes":["clk input","rst_n input","duty_cycle input","pwm_out output","u_counter submodule","u_comparator submodule","u_output_logic submodule"],"connectivity":[[0,1,4,2,0,5,6],[4,4,5,5,6,6,3]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,4,1,0,5,1,0,1,6,0,4,6,5,7,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","rst input","a input","b input","quotient output","remainder output","u_divider submodule","u_remainder submodule"],"connectivity":[[2,3,2,3,6,7],[6,6,7,7,4,5]]}
{"nodes":["addr input","ctrl input","ram_enable output","rom_enable output","io_enable output","periph_enable output","valid output","ram_inst submodule","rom_inst submodule","io_inst submodule","periph_inst submodule"],"connectivity":[[0,0,0,0,7,1,1,8,9,1,10,1,10,9,7,1,8],[7,8,9,10,2,2,3,3,4,4,5,5,6,6,6,6,6]]}
{"nodes":["clk input","sel input","data0 input","data1 input","data2 input","data3 input","data_out output","mux0 submodule","mux1 submodule","mux2 submodule","mux3 submodule"],"connectivity":[[1,0,2,3,1,0,4,1,0,5,1,0,10,9,7,8],[7,7,7,8,8,8,9,9,9,10,10,10,6,6,6,6]]}
{"nodes":["clk input","rst input","a input","b input","opcode input","result output","u_adder submodule","u_subtractor submodule","u_and submodule","u_or submodule"],"connectivity":[[2,3,2,3,2,3,2,3,7,6,9,8],[6,6,7,7,8,8,9,9,5,5,5,5]]}
{"nodes":["a input","b input","Bin input","y output","Bo output","subtract16_inst1 submodule","subtract16_inst2 submodule"],"connectivity":[[0,6,1,0,2,1,6,5,5],[5,5,5,6,6,6,3,3,4]]}
{"nodes":["clk input","duty_cycle input","pwm_out output","dc submodule","ps submodule"],"connectivity":[[0,1,3,0,4],[3,3,4,4,2]]}
{"nodes":["A input","B input","op_code input","result output","carry_out output","add_mod submodule","sub_mod submodule","and_mod submodule","or_mod submodule","xor_mod submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,9,2,8,7,5,6,5,6,2],[5,5,6,6,7,7,8,8,9,9,3,3,3,3,3,3,4,4,4]]}
{"nodes":["A input","B input","op_code input","result output","carry_out output","and_inst submodule","or_inst submodule","add_inst submodule","sub_inst submodule","xor_inst submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,9,7,2,6,5,8,7,8,2],[5,5,6,6,7,7,8,8,9,9,3,3,3,3,3,3,4,4,4]]}
{"nodes":["A input","B input","Op input","Result output","Carry_out output","adder_inst submodule","subtractor_inst submodule","and_inst submodule","or_inst submodule"],"connectivity":[[1,0,1,0,1,0,1,0,2,6,7,5,8,2,5,6],[5,5,6,6,7,7,8,8,3,3,3,3,3,4,4,4]]}
{"nodes":["clk input","rst input","x0 input","x1 input","y0 input","y1 input","p00 output","p01 output","p10 output","p11 output","mac00 submodule","mac01 submodule","mac10 submodule","mac11 submodule"],"connectivity":[[4,0,1,2,5,0,1,2,4,3,0,1,3,5,0,1,10,11,12,13],[10,10,10,10,11,11,11,11,12,12,12,12,13,13,13,13,6,7,8,9]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,5,12,11,8,6,7,10,9,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","reset input","mode input","hours output","minutes output","seconds output","tc submodule","fc submodule"],"connectivity":[[0,1,2,6,7,6,6],[6,6,7,7,3,4,5]]}
{"nodes":["data input","parity output","ins_1 submodule","ins_2 submodule","ins_3 submodule","ins_4 submodule","ins_5 submodule","ins_6 submodule","ins_7 submodule"],"connectivity":[[0,0,0,0,2,3,4,5,6,7,8],[2,3,4,5,6,6,7,7,8,8,1]]}
{"nodes":["CLK_in input","RST input","PWM_25 output","PWM_50 output","PWM_75 output","pwm_mod_25 submodule","pwm_mod_50 submodule","pwm_mod_75 submodule"],"connectivity":[[1,0,1,0,1,0,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["A input","B input","op_code input","Result output","Carry_out output","adder_inst submodule","subtractor_inst submodule","and_inst submodule","or_inst submodule","xor_inst submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,5,7,2,9,8,6,6,5,2],[5,5,6,6,7,7,8,8,9,9,3,3,3,3,3,3,4,4,4]]}
{"nodes":["X input","Y input","Sum output","Carry_out output","adder0 submodule","adder1 submodule","adder2 submodule","adder3 submodule"],"connectivity":[[1,0,4,1,0,5,1,0,1,6,0,4,5,6,7,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,10,7,5,8,11,6,12,9,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["CLK input","RST input","EN input","COUNT output","count_module submodule"],"connectivity":[[1,0,2,4],[4,4,4,3]]}
{"nodes":["enable input","data_in input","parity_out output","status output","gen submodule","check submodule"],"connectivity":[[1,0,4,1,4,5],[4,5,5,5,2,3]]}
{"nodes":["a input","b input","eq output","gt output","lt output","comp1 submodule","comp2 submodule","comp3 submodule","comp4 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,7,8,6,5,7,8,6,5,7,8,6,5],[5,5,6,6,7,7,8,8,2,2,2,2,3,3,3,3,4,4,4,4]]}
{"nodes":["clk input","duty_cycle input","freq input","pwm_out output","dcc submodule","psg submodule"],"connectivity":[[0,1,2,4,0,5],[4,4,5,5,5,3]]}
{"nodes":["A input","B input","eq output","gt output","lt output","u_compare_logic submodule","u_output_logic submodule"],"connectivity":[[1,0,5,6,6,6],[5,5,6,2,3,4]]}
{"nodes":["mode input","op1 input","op2 input","result output","u_adder submodule","u_subtractor submodule"],"connectivity":[[2,1,2,1,0,4,5],[4,4,5,5,3,3,3]]}
{"nodes":["op_code input","operand_a input","operand_b input","result output","carry_out output","adder submodule","subtractor submodule","bitwise_and submodule","bitwise_or submodule"],"connectivity":[[2,1,2,1,2,1,2,1,6,0,7,8,5,5,6,0],[5,5,6,6,7,7,8,8,3,3,3,3,3,4,4,4]]}
{"nodes":["clk input","reset input","count output","u0 submodule","u1 submodule","u2 submodule","u3 submodule"],"connectivity":[[0,1,0,3,1,4,0,1,0,5,1,4,5,3,6],[3,3,4,4,4,5,5,5,6,6,6,2,2,2,2]]}
{"nodes":["a input","b input","mulc input","p output","umult submodule","smult submodule"],"connectivity":[[0,1,0,1,2,5,4],[4,4,5,5,3,3,3]]}
{"nodes":["clk input","reset input","count output","u0 submodule","u1 submodule","u2 submodule","u3 submodule"],"connectivity":[[0,1,3,0,1,3,4,0,1,0,3,4,1,5,3,4,5,6],[3,3,4,4,4,5,5,5,5,6,6,6,6,6,2,2,2,2]]}
{"nodes":["a input","b input","op_select input","result output","zero output","error output","mult submodule","div submodule"],"connectivity":[[0,1,0,1,6,7,6,7,7],[6,6,7,7,3,3,4,4,5]]}
{"nodes":["a input","b input","op input","result output","carry output","band submodule","bor submodule","bxor submodule","add submodule","sub submodule"],"connectivity":[[0,1,0,1,0,1,0,1,0,1,7,8,2,5,9,6,7,8,2,5,9,6],[5,5,6,6,7,7,8,8,9,9,3,3,3,3,3,3,4,4,4,4,4,4]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,1,4,0,5,1,0,6,1,0,5,6,7,4,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","rst input","op_sel input","data1 input","data2 input","result output","add_module submodule","sub_module submodule","mul_module submodule"],"connectivity":[[3,4,3,4,3,4,7,6,8],[6,6,7,7,8,8,5,5,5]]}
{"nodes":["A input","B input","P output","S0 submodule","S1 submodule","S2 submodule","S3 submodule","S4 submodule","S5 submodule","S6 submodule","S7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,7,5,3,4,6,10,9,8],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["clk input","duty_cycle input","pwm_out output","cc submodule","po submodule"],"connectivity":[[0,0,3,1,4],[3,4,4,4,2]]}
{"nodes":["clk input","duty_cycle input","freq input","pwm_out output","dc submodule","ps submodule"],"connectivity":[[2,1,4,0,2,5],[4,4,5,5,5,3]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,4,1,0,1,5,0,1,6,0,6,4,7,5,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["A input","B input","P output","adder1 submodule","adder2 submodule","adder3 submodule"],"connectivity":[[1,0,1,3,0,1,4,0,5],[3,3,4,4,4,5,5,5,2]]}
{"nodes":["a input","b input","op_sel input","result output","adder submodule","and_gate submodule","or_gate submodule","xor_gate submodule","mux submodule"],"connectivity":[[0,1,0,1,0,1,0,1,2,4,6,5,7,8],[4,4,5,5,6,6,7,7,8,8,8,8,8,3]]}
{"nodes":["clk input","reset input","count output","u0 submodule","u1 submodule","u2 submodule","u3 submodule"],"connectivity":[[0,1,0,3,1,0,3,4,1,0,5,3,4,1,5,3,4,6],[3,3,4,4,4,5,5,5,5,6,6,6,6,6,2,2,2,2]]}
{"nodes":["a input","b input","clk input","eq output","gt output","lt output","comp8_inst1 submodule","comp8_inst2 submodule"],"connectivity":[[0,1,0,1],[6,6,7,7]]}
{"nodes":["a input","b input","eq output","gt output","lt output","comp_inst1 submodule","comp_inst2 submodule"],"connectivity":[[0,1,0,1,5,6,5,6,6,5],[5,5,6,6,2,2,3,3,4,4]]}
{"nodes":["a input","b input","greater output","less output","equal output","ce0 submodule","ce1 submodule"],"connectivity":[[0,1,0,1,5,6,6,5,5,6],[5,5,6,6,2,2,3,3,4,4]]}
{"nodes":["A input","B input","P output","pp0_gen submodule","pp1_gen submodule","pp2_gen submodule","pp3_gen submodule","add0 submodule","add1 submodule","add2 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,3,4,7,5,8,6,9],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,2]]}
{"nodes":["a input","b input","is_greater output","is_less output","is_equal output","comp_slice1 submodule","comp_slice2 submodule","comp_slice3 submodule","comp_slice4 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,5,8,6,7,5,8,6,7,7,6,8,5],[5,5,6,6,7,7,8,8,2,2,2,2,3,3,3,3,4,4,4,4]]}
{"nodes":["clk input","rst input","op_code input","operand_a input","operand_b input","result output","add_mod submodule","sub_mod submodule","mul_mod submodule","div_mod submodule"],"connectivity":[[4,3,4,3,4,3,4,3,9,8,7,6],[6,6,7,7,8,8,9,9,5,5,5,5]]}
{"nodes":["X input","Y input","P output","as0 submodule","as1 submodule","as2 submodule","as3 submodule","as4 submodule","as5 submodule","as6 submodule","as7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,6,5,8,10,7,4,3,9],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["a input","b input","Cin input","y output","Bo output","sub8_inst1 submodule","sub8_inst2 submodule"],"connectivity":[[0,6,1,0,2,1,5,6,5],[5,5,5,6,6,6,3,3,4]]}
{"nodes":["A input","B input","P output","bm0 submodule","bm1 submodule","bm2 submodule","bm3 submodule","bm4 submodule","bm5 submodule","bm6 submodule","bm7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,10,3,6,8,5,7,4,9],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["clk input","rst input","op input","operand1 input","operand2 input","result output","adder_unit submodule","and_unit submodule"],"connectivity":[[4,3,4,3,7,6],[6,6,7,7,5,5]]}
{"nodes":["x input","y input","product output","ppg0 submodule","ppg1 submodule","ppg2 submodule","ppg3 submodule","fa0 submodule","fa1 submodule","fa2 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,4,3,7,5,8,6,9],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,2]]}
{"nodes":["clk input","reset input","op_select input","A input","B input","result output","u_arithmetic_logic submodule","u_result_register submodule"],"connectivity":[[2,4,3,0,6,1,7],[6,6,6,7,7,7,5]]}
{"nodes":["clk input","sel input","data1 input","data2 input","data3 input","output1 output","output2 output","mux1 submodule","mux2 submodule","mux3 submodule"],"connectivity":[[2,1,0,3,1,0,4,1,0,7,9,1,8,3],[7,7,7,8,8,8,9,9,9,5,5,5,5,6]]}
{"nodes":["d0 input","d1 input","d2 input","d3 input","sel input","y output","mux8_inst1 submodule","mux8_inst2 submodule","mux8_inst3 submodule","mux8_inst4 submodule"],"connectivity":[[2,0,4,3,1,2,4,0,1,3,2,4,0,3,1,2,4,0,1,3,7,8,6,9],[6,6,6,6,6,7,7,7,7,7,8,8,8,8,8,9,9,9,9,9,5,5,5,5]]}
{"nodes":["X input","Y input","P output","mult0 submodule","mult1 submodule","mult2 submodule","mult3 submodule","add1 submodule","add2 submodule","add3 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,3,4,6,5,8,7,9],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,2]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,10,12,5,8,9,7,11,6,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["input_a input","input_b input","opcode input","result output","u_adder submodule","u_subtractor submodule","u_bitwise_and submodule","u_bitwise_or submodule"],"connectivity":[[0,1,0,1,0,1,0,1,2,6,5,7,4],[4,4,5,5,6,6,7,7,3,3,3,3,3]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,8,10,12,9,5,7,6,11,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","rst input","in0 input","in1 input","in2 input","load input","out0 output","out1 output","out2 output","r0 submodule","r1 submodule","r2 submodule"],"connectivity":[[2,0,1,5,3,0,1,5,4,0,1,5,9,10,11],[9,9,9,9,10,10,10,10,11,11,11,11,6,7,8]]}
{"nodes":["clk input","sel input","in_group1 input","in_group2 input","out_data output","mux1 submodule","mux2 submodule"],"connectivity":[[1,0,2,3,1,0,5,1,6],[5,5,5,6,6,6,4,4,4]]}
{"nodes":["CLK_in input","RST input","SQUARE_WAVE output","TRI_WAVE output","SAW_WAVE output","square_module submodule","tri_module submodule","saw_module submodule"],"connectivity":[[1,0,1,0,1,0,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["clk input","rst input","data_in input","shift_amt input","mode input","dir input","data_out output","u_shift submodule","u_rotate submodule"],"connectivity":[[2,5,3,2,5,3,4,8,7],[7,7,7,8,8,8,6,6,6]]}
{"nodes":["clk input","rst input","a input","b input","op_code input","result output","carry_out output","add_mod submodule","sub_mod submodule","and_mod submodule","or_mod submodule"],"connectivity":[[2,3,2,3,2,3,2,3,7,9,8,10,7,8],[7,7,8,8,9,9,10,10,5,5,5,5,6,6]]}
{"nodes":["clk input","clear input","enable input","count output","clear_module submodule","increment_module submodule"],"connectivity":[[0,1,5,4,2,1,0,4],[4,4,4,5,5,5,5,3]]}
{"nodes":["a input","b input","bin input","diff output","bout output","sub16_inst1 submodule","sub16_inst2 submodule"],"connectivity":[[0,6,1,0,2,1,5,6,5],[5,5,5,6,6,6,3,3,4]]}
{"nodes":["clk input","rst_n input","duty_cycle input","pwm_out output","u_counter submodule","u_duty_cmp submodule"],"connectivity":[[0,1,4,2,5],[4,4,5,5,3]]}
{"nodes":["clk input","rst input","audio_in input","control input","audio_out output","echo submodule","reverb submodule","mix submodule"],"connectivity":[[2,0,1,3,5,0,1,3,2,6,0,1,3,7],[5,5,5,5,6,6,6,6,7,7,7,7,7,4]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,1,4,0,5,1,0,1,6,0,5,6,4,7,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","add_module submodule","sub_module submodule","and_op submodule","or_op submodule"],"connectivity":[[3,2,3,2,3,2,3,2,8,7,5,6],[5,5,6,6,7,7,8,8,4,4,4,4]]}
{"nodes":["clk input","rst input","inst_mem input","data_mem input","write_data output","fetch submodule","decode submodule","execute submodule","mem_access submodule"],"connectivity":[[0,1,2,5,0,5,0,6,5,0,7,3,8],[5,5,5,6,6,7,7,7,8,8,8,8,4]]}
{"nodes":["Data input","Shift input","Direction input","Result output","left_inst submodule","right_inst submodule"],"connectivity":[[0,1,0,1,5,4,2],[4,4,5,5,3,3,3]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,4,1,0,5,1,0,6,1,0,5,4,7,6,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["data0 input","data1 input","data2 input","data3 input","data4 input","data5 input","data6 input","data7 input","sel input","out output","valid output","comp submodule"],"connectivity":[[6,2,5,3,1,4,7,0,6,2,5,3,1,4,7,0,11],[11,11,11,11,11,11,11,11,9,9,9,9,9,9,9,9,10]]}
{"nodes":["a input","b input","cin input","sum output","cout output","fa0 submodule","fa1 submodule","fa2 submodule","fa3 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,7,6,5,8,8],[5,5,5,6,6,6,7,7,7,8,8,8,3,3,3,3,4]]}
{"nodes":["clk input","sel input","data0 input","data1 input","data2 input","mux_out output","mux1 submodule","mux2 submodule","mux3 submodule"],"connectivity":[[1,0,2,3,1,0,4,1,0,7,8,1,6],[6,6,6,7,7,7,8,8,8,5,5,5,5]]}
{"nodes":["clk input","duty_cycle input","pwm_out output","dcc submodule","pwm submodule"],"connectivity":[[0,1,0,3,4],[3,3,4,4,2]]}
{"nodes":["clk input","rst input","op_a input","op_b input","sum output","diff output","add_unit submodule","sub_unit submodule"],"connectivity":[[2,3,0,1,2,3,0,1,6,7],[6,6,6,6,7,7,7,7,4,5]]}
{"nodes":["clk input","rst input","a input","b input","d output","u_divider submodule","u_decrementer submodule"],"connectivity":[[2,3,0,1,5,6],[5,5,6,6,6,4]]}
{"nodes":["operand1 input","operand2 input","ctrl input","result output","carry_out output","adder submodule","subtractor submodule","and_logic submodule","or_logic submodule"],"connectivity":[[1,0,1,0,1,0,1,0,5,6,7,2,8,6,2,5],[5,5,6,6,7,7,8,8,3,3,3,3,3,4,4,4]]}
{"nodes":["clk input","rst input","data_in input","data_out0 output","data_out1 output","data_out2 output","data_out3 output","dr0 submodule","dr1_module submodule","dr2_module submodule","dr3_module submodule"],"connectivity":[[2,0,1,2,0,1,2,0,1,2,0,1,7,8,9,10],[7,7,7,8,8,8,9,9,9,10,10,10,3,4,5,6]]}
{"nodes":["a input","b input","eq output","gt output","lt output","comp0 submodule","comp1 submodule","comp2 submodule","comp3 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,8,7,5,6,7,6,5,8,7,6,5,8],[5,5,6,6,7,7,8,8,2,2,2,2,3,3,3,3,4,4,4,4]]}
{"nodes":["clk input","start input","num input","denom input","quotient output","ready output","u_division_core submodule","u_pipeline_register submodule"],"connectivity":[[2,3,6,1,0,7,7],[6,6,7,7,7,4,5]]}
{"nodes":["A input","B input","S output","C_out output","cla1 submodule","cla2 submodule","cla3 submodule","cla4 submodule"],"connectivity":[[1,0,4,1,0,5,1,0,6,1,0,5,4,6,7,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["x input","y input","product output","M0 submodule","M1 submodule","M2 submodule","M3 submodule","A1 submodule","A2 submodule","A3 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,4,3,7,5,8,6,9],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,2]]}
{"nodes":["A input","B input","S output","C_out output","cla1 submodule","cla2 submodule","cla3 submodule","cla4 submodule"],"connectivity":[[1,0,4,1,0,5,1,0,1,6,0,4,5,6,7,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["CLK_in input","RST input","PWM_25 output","PWM_50 output","PWM_75 output","pwm_25_generator submodule","pwm_50_generator submodule","pwm_75_generator submodule"],"connectivity":[[1,0,1,0,1,0,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","adder submodule","subtractor submodule","ander submodule"],"connectivity":[[3,2,0,3,2,0,3,2,0,5,7,6],[5,5,5,6,6,6,7,7,7,4,4,4]]}
{"nodes":["A input","B input","P output","ppg0 submodule","ppg1 submodule","ppg2 submodule","ppg3 submodule","final_adder submodule"],"connectivity":[[1,0,1,0,1,0,1,0,5,4,3,6,7],[3,3,4,4,5,5,6,6,7,7,7,7,2]]}
{"nodes":["a0 input","a1 input","a2 input","a3 input","b0 input","b1 input","b2 input","b3 input","result0 output","result1 output","result2 output","result3 output","ce0 submodule","ce1 submodule","ce2 submodule","ce3 submodule"],"connectivity":[[0,4,5,1,6,2,3,7,12,13,14,15],[12,12,13,13,14,14,15,15,8,9,10,11]]}
{"nodes":["clk input","rst input","mode input","intensity input","red output","green output","blue output","red_module submodule","green_module submodule","blue_module submodule"],"connectivity":[[2,0,1,3,2,0,1,3,2,0,1,3,7,8,9],[7,7,7,7,8,8,8,8,9,9,9,9,4,5,6]]}
{"nodes":["A input","B input","P output","pp_gen0 submodule","pp_gen1 submodule","pp_gen2 submodule","pp_gen3 submodule","adder0 submodule","adder1 submodule","adder2 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,3,4,5,7,8,6,9],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,2]]}
{"nodes":["in input","out output","valid output"],"connectivity":[[0],[2]]}
{"nodes":["data input","parity output","gate1 submodule","gate2 submodule","gate3 submodule","gate4 submodule","gate5 submodule","gate6 submodule","gate7 submodule"],"connectivity":[[0,0,0,0,2,3,5,4,7,6,8],[2,3,4,5,6,6,7,7,8,8,1]]}
{"nodes":["data input","parity output","pg1 submodule","pg2 submodule","pg3 submodule","pg4 submodule"],"connectivity":[[0,0,0,0,4,3,2,5],[2,3,4,5,1,1,1,1]]}
{"nodes":["op1 input","op2 input","mode input","result output","overflow output","adder submodule","and_unit submodule"],"connectivity":[[1,0,1,0,2,5,6,2,5],[5,5,6,6,3,3,3,4,4]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,1,4,0,1,5,0,6,1,0,6,4,7,5,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","op_code input","in1 input","in2 input","result output","u_alu_core submodule","u_result_register submodule"],"connectivity":[[3,2,1,5,0,6],[5,5,5,6,6,4]]}
{"nodes":["X input","Y input","P output","stage0 submodule","stage1 submodule","stage2 submodule","stage3 submodule","stage4 submodule","stage5 submodule","stage6 submodule","stage7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,6,8,3,10,5,9,4,7],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["clk input","rst input","d0 input","d1 input","q0 output","q1 output","dff0 submodule","dff1 submodule"],"connectivity":[[0,2,1,3,0,1,6,7],[6,6,6,7,7,7,4,5]]}
{"nodes":["x input","y input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,1,2,0,1,5,0,1,6,0,1,7,0,1,8,0,1,9,0,10,1,11,1,0,11,10,6,5,8,9,12,7,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["a input","b input","Bin input","diff output","Bout output","sub16_inst1 submodule","sub16_inst2 submodule"],"connectivity":[[0,6,1,0,2,1,6,5,5],[5,5,5,6,6,6,3,3,4]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,1,4,0,5,1,0,1,6,0,5,6,4,7,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","rst input","op_code input","operand_a input","operand_b input","result output","u_adder submodule","u_subtractor submodule","u_and submodule","u_or submodule"],"connectivity":[[4,3,4,3,4,3,4,3,9,7,8,6],[6,6,7,7,8,8,9,9,5,5,5,5]]}
{"nodes":["clk input","op_sel input","a input","b input","result output","u_adder submodule","u_subtractor submodule"],"connectivity":[[2,3,2,3,1,5,6],[5,5,6,6,4,4,4]]}
{"nodes":["clk input","op_select input","a input","b input","result output","u_adder submodule","u_and_gate submodule"],"connectivity":[[2,3,2,3,1,5,6],[5,5,6,6,4,4,4]]}
{"nodes":["A input","B input","S output","Overflow output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,4,1,0,5,1,0,6,1,0,4,5,7,6,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","duty_cycle input","pwm_out output","dc submodule","sg submodule"],"connectivity":[[0,1,0,3,4],[3,3,4,4,2]]}
{"nodes":["clk input","rst input","div_factor input","clk_out output","u_divider submodule","u_output_control submodule"],"connectivity":[[0,1,2,4,0,1,5],[4,4,4,5,5,5,3]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,11,7,10,12,6,5,9,8,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["A input","B input","Sum output","Carry_out output","add_inst submodule"],"connectivity":[[1,0,4,4],[4,4,2,3]]}
{"nodes":["clk input","rst input","x input","y input","quotient output","remainder output","u_divider submodule","u_remainder submodule"],"connectivity":[[2,3,6,2,3,6,7],[6,6,7,7,7,4,5]]}
{"nodes":["in1 input","in2 input","in3 input","in4 input","max_out output","min_out output","u_comparator1 submodule","u_comparator2 submodule","u_maxmin submodule"],"connectivity":[[1,0,3,2,7,6,8,8],[6,6,7,7,8,8,4,5]]}
{"nodes":["a0 input","a1 input","a2 input","sum0 output","sum1 output","au0 submodule","au1 submodule"],"connectivity":[[0,1,2,1,5,6],[5,5,6,6,3,4]]}
{"nodes":["clk input","rst input","data_in input","shift_val input","shift_dir input","data_out output","ls submodule","rs submodule"],"connectivity":[[3,2,3,2,6,7],[6,6,7,7,5,5]]}
{"nodes":["select input","in0 input","in1 input","in2 input","in3 input","out output","m0 submodule"],"connectivity":[[3,2,4,1,0,6],[6,6,6,6,6,5]]}
{"nodes":["CLK input","signal_in input","rising_edge output","falling_edge output","red submodule","fed submodule"],"connectivity":[[1,0,1,0,4,5],[4,4,5,5,2,3]]}
{"nodes":["clk input","rst input","temp_sensor input","smoke_sensor input","alarms output","temp_module submodule","smoke_module submodule"],"connectivity":[[2,0,1,0,3,1,5,6],[5,5,5,6,6,6,4,4]]}
{"nodes":["s input","d0 input","d1 input","d2 input","d3 input","y output","dl submodule"],"connectivity":[[3,0,1,4,2,6],[6,6,6,6,6,5]]}
{"nodes":["data input","parity_bit output"],"connectivity":[[],[]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,1,4,0,5,1,0,6,1,0,7,5,4,6,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["X input","Y input","P output","pp_gen0 submodule","pp_gen1 submodule","pp_gen2 submodule","pp_gen3 submodule","adder1 submodule","adder2 submodule","adder3 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,3,4,7,5,6,8,9],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,2]]}
{"nodes":["A input","B input","P output","stage0 submodule","stage1 submodule","stage2 submodule","stage3 submodule","stage4 submodule","stage5 submodule","stage6 submodule","stage7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,10,9,7,5,4,3,6,8],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["clk input","rst input","dividend input","divisor input","quotient output","remainder output","u_divider submodule","u_remainder_calculator submodule"],"connectivity":[[2,3,2,3,6,7],[6,6,7,7,4,5]]}
{"nodes":["clk input","rst input","a input","b input","op_code input","result output","zero output","and_op submodule","or_op submodule","add_op submodule","sub_op submodule"],"connectivity":[[2,3,2,3,2,3,2,3,9,10,8,7,9,10,8,7],[7,7,8,8,9,9,10,10,5,5,5,5,6,6,6,6]]}
{"nodes":["data_in input","parity_out output","xor_stage1_1 submodule","xor_stage1_2 submodule","xor_stage1_3 submodule","xor_stage1_4 submodule","xor_stage2_1 submodule","xor_stage2_2 submodule","xor_stage3 submodule"],"connectivity":[[0,0,0,0,3,2,5,4,6,7,8],[2,3,4,5,6,6,7,7,8,8,1]]}
{"nodes":["data input","parity_bit output","stage1_0 submodule","stage1_1 submodule","stage1_2 submodule","stage1_3 submodule","stage2_0 submodule","stage2_1 submodule","final_stage submodule"],"connectivity":[[0,0,0,0,2,3,4,5,7,6,8],[2,3,4,5,6,6,7,7,8,8,1]]}
{"nodes":["clk input","rst input","x0 input","x1 input","y0 input","y1 input","p0 output","p1 output","p2 output","p3 output","me0 submodule","me1 submodule","me2 submodule","me3 submodule"],"connectivity":[[4,2,4,3,5,2,5,3,10,11,12,13],[10,10,11,11,12,12,13,13,6,7,8,9]]}
{"nodes":["A input","B input","Sum output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,4,1,0,5,1,0,1,6,0,4,7,6,5,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","rst input","hours output","minutes output","seconds output","sc submodule","mc submodule","hc submodule"],"connectivity":[[0,1,0,1,5,6,0,1,7,6,5],[5,5,6,6,6,7,7,7,2,3,4]]}
{"nodes":["op_a input","op_b input","op_select input","result output","carry_out output","zero output","adder submodule","subtractor submodule","result_mux submodule"],"connectivity":[[0,1,0,1,1,6,0,2,7,8,2,6,7,8],[6,6,7,7,8,8,8,8,8,3,4,4,4,5]]}
{"nodes":["a input","b input","prod output","mult16_inst1 submodule","mult16_inst2 submodule","mult16_inst3 submodule","mult16_inst4 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,3,6,5,4],[3,3,4,4,5,5,6,6,2,2,2,2]]}
{"nodes":["clk input","rst input","x input","y input","quotient output","remainder output","u_divider submodule","u_remainder submodule"],"connectivity":[[2,3,2,0,3,1,6,7],[6,6,7,7,7,7,4,5]]}
{"nodes":["clk input","sel input","data_a input","data_b input","data_c input","out_a output","out_b output","out_c output","chA submodule","chB submodule","chC submodule"],"connectivity":[[2,1,0,3,1,0,4,1,0,8,9,10],[8,8,8,9,9,9,10,10,10,5,6,7]]}
{"nodes":["A input","B input","Op input","Result output","Carry_out output","add_inst submodule","sub_inst submodule","and_inst submodule","or_inst submodule","xor_inst submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,2,8,7,5,6,9,2,5,6],[5,5,6,6,7,7,8,8,9,9,3,3,3,3,3,3,4,4,4]]}
{"nodes":["operandA input","operandB input","ctrl input","result output","carry_out output","and_op submodule","or_op submodule","xor_op submodule","add_op submodule","sub_op submodule","output_mux submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,5,8,7,2,9,6,10,9,2,8],[5,5,6,6,7,7,8,8,9,9,10,10,10,10,10,10,3,4,4,4]]}
{"nodes":["clk input","reset input","count output","u0 submodule","u1 submodule","u2 submodule","u3 submodule"],"connectivity":[[0,1,3,0,1,4,0,1,5,0,1,3,5,4,6],[3,3,4,4,4,5,5,5,6,6,6,2,2,2,2]]}
{"nodes":["A input","B input","op_code input","result output","carry_out output","add_module submodule","sub_module submodule","and_module submodule","or_module submodule","xor_module submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,8,5,9,6,7,6,5],[5,5,6,6,7,7,8,8,9,9,3,3,3,3,3,4,4]]}
{"nodes":["clk input","rst input","data_in0 input","data_in1 input","ctrl input","data_out0 output","data_out1 output","mux0 submodule","mux1 submodule"],"connectivity":[[3,2,4,3,2,4,7,8],[7,7,7,8,8,8,5,6]]}
{"nodes":["A input","B input","P output","M0 submodule","M1 submodule","M2 submodule","M3 submodule","M4 submodule","M5 submodule","M6 submodule","M7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,9,4,5,7,8,10,6,3],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["enable input","binary_in input","decoded_out output","u_binary_decoder_logic submodule","u_output_control submodule"],"connectivity":[[1,0,3,4],[3,4,4,2]]}
{"nodes":["clk input","rst input","op_code input","operand_a input","operand_b input","result output","carry_out output","as_unit submodule","lu_unit submodule","rm_unit submodule"],"connectivity":[[4,3,0,2,4,3,2,7,8,2,9,9],[7,7,7,7,8,8,8,9,9,9,5,6]]}
{"nodes":["clk input","rst input","read_write input","control_data input","payload_data input","buffer_status output","read_data output","control_store submodule","payload_store submodule","buffer_ctrl submodule"],"connectivity":[[2,0,1,3,2,0,1,4,2,8,0,1,7,9,9],[7,7,7,7,8,8,8,8,9,9,9,9,9,5,6]]}
{"nodes":["x input","y input","op_select input","result output","zero output","carry output","add_mod submodule","sub_mod submodule","and_mod submodule","or_mod submodule","xor_mod submodule"],"connectivity":[[0,1,0,1,0,1,0,1,0,1,8,6,7,10,9,8,6,7,10,9,2,6],[6,6,7,7,8,8,9,9,10,10,3,3,3,3,3,4,4,4,4,4,5,5]]}
{"nodes":["clk input","rst input","count output","u0 submodule","u1 submodule","u2 submodule"],"connectivity":[[0,1,3,0,1,3,0,4,1,3,4,5],[3,3,4,4,4,5,5,5,5,2,2,2]]}
{"nodes":["A input","B input","D output","B64 output","BLS1 submodule","BLS2 submodule"],"connectivity":[[1,0,4,1,0,4,5,4,5],[4,4,5,5,5,2,2,3,3]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,12,7,11,9,5,6,10,8,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["A input","B input","GT output","LT output","EQ output","gt_module submodule","lt_module submodule","eq_module submodule"],"connectivity":[[1,0,1,0,1,0,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["A input","B input","op input","result output","carry output","add_module submodule","sub_module submodule","and_module submodule","or_module submodule"],"connectivity":[[1,0,1,0,1,0,1,0,2,8,6,7,5,6,5,2],[5,5,6,6,7,7,8,8,3,3,3,3,3,4,4,4]]}
{"nodes":["a input","b input","cin input","sum output","cout output","fa0 submodule","fa1 submodule","fa2 submodule","fa3 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,5,6,7,8,8],[5,5,5,6,6,6,7,7,7,8,8,8,3,3,3,3,4]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","u_alu_logic submodule","u_alu_register submodule"],"connectivity":[[3,2,1,5,0,6],[5,5,5,6,6,4]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,4,1,0,5,1,0,1,6,0,7,4,6,5,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["select input","data_in0 input","data_in1 input","clk input","data_out output","u_mux_logic submodule","u_output_register submodule"],"connectivity":[[2,1,0,3,5,6],[5,5,5,6,6,4]]}
{"nodes":["clk input","reset input","code input","pattern output","u_pattern_logic submodule","u_pattern_register submodule"],"connectivity":[[2,4,0,1,5],[4,5,5,5,3]]}
{"nodes":["a input","b input","op input","result output","carry_out output"],"connectivity":[[0,1,0,1],[3,3,4,4]]}
{"nodes":["clk input","rst input","mode input","a input","b input","result output","u_adder submodule","u_subtractor submodule","u_and submodule"],"connectivity":[[3,4,3,4,3,4,6,7,8],[6,6,7,7,8,8,5,5,5]]}
{"nodes":["op_code input","A input","B input","result output","carry_out output","adder_inst submodule","subtractor_inst submodule"],"connectivity":[[2,1,2,1,5,2,6,1,5,6],[5,5,6,6,3,3,3,3,4,4]]}
{"nodes":["X input","Y input","P_out output","parity_X submodule","parity_Y submodule","final_parity submodule"],"connectivity":[[0,1,4,3,5],[3,4,5,5,2]]}
{"nodes":["clk input","sel input","data0 input","data1 input","data2 input","data3 input","out output","u_multiplexer submodule","u_latch submodule"],"connectivity":[[4,1,5,3,2,7,0,8],[7,7,7,7,7,8,8,6]]}
{"nodes":["A input","B input","GT output","LT output","EQ output","comp_msb submodule","comp_mid submodule","comp_lsb submodule"],"connectivity":[[1,0,1,0,1,0,6,5,7,6,5,7,6,5,7],[5,5,6,6,7,7,2,2,2,3,3,3,4,4,4]]}
{"nodes":["clk input","rst input","op_code input","operand_a input","operand_b input","result output","carry_out output","add_sub submodule","logic_op submodule","control submodule"],"connectivity":[[4,3,0,2,4,3,0,2,8,7,0,2,9,9],[7,7,7,7,8,8,8,8,9,9,9,9,5,6]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","carry_out output","adder submodule","subtractor submodule","ander submodule","orer submodule"],"connectivity":[[3,2,3,2,3,2,3,2,6,8,7,9,6,7],[6,6,7,7,8,8,9,9,4,4,4,4,5,5]]}
{"nodes":["clk input","rst input","x0 input","x1 input","y0 input","y1 input","p00 output","p01 output","p10 output","p11 output","mu0 submodule","mu1 submodule","mu2 submodule","mu3 submodule"],"connectivity":[[4,0,1,2,5,0,1,2,4,3,0,1,3,5,0,1,10,11,12,13],[10,10,10,10,11,11,11,11,12,12,12,12,13,13,13,13,6,7,8,9]]}
{"nodes":["clk input","write_en input","addr_read input","addr_write input","data_in input","data_out output","ram_instance submodule"],"connectivity":[[0,1,4,2,3,6],[6,6,6,6,6,5]]}
{"nodes":["x input","y input","product output","mult16_inst1 submodule","mult16_inst2 submodule","mult16_inst3 submodule","mult16_inst4 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,3,5,4,6],[3,3,4,4,5,5,6,6,2,2,2,2]]}
{"nodes":["op_code input","input_a input","input_b input","result output","add_mod submodule","sub_mod submodule","and_mod submodule","shift_mod submodule"],"connectivity":[[1,2,1,2,1,2,1,4,0,7,5,6],[4,4,5,5,6,6,7,3,3,3,3,3]]}
{"nodes":["a input","b input","product output","and0 submodule","and1 submodule","and2 submodule","and3 submodule","shift1 submodule","shift2 submodule","shift3 submodule","add1 submodule","add2 submodule","add3 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,4,5,6,7,3,10,8,9,11,12],[3,3,4,4,5,5,6,6,7,8,9,10,10,11,11,12,12,2]]}
{"nodes":["clk input","op_sel input","a input","b input","result output","u_adder_logic submodule","u_result_register submodule"],"connectivity":[[2,1,3,0,5,6],[5,5,5,6,6,4]]}
{"nodes":["data1 input","data2 input","opcode input","result output","zero output","carry_out output","negative output","adder_mod submodule","sub_mod submodule","mul_mod submodule","div_mod submodule","and_mod submodule","or_mod submodule","xor_mod submodule","nand_mod submodule","nor_mod submodule","xnor_mod submodule","shl_mod submodule","shr_mod submodule"],"connectivity":[[0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,8,18,15,7,10,11,16,17,9,12,13,14,8,18,15,7,10,11,16,17,9,12,13,14,8,8,18,15,7,10,11,16,17,9,12,13,14],[7,7,8,8,9,9,10,10,11,11,12,12,13,13,14,14,15,15,16,16,17,17,18,18,3,3,3,3,3,3,3,3,3,3,3,3,4,4,4,4,4,4,4,4,4,4,4,4,5,6,6,6,6,6,6,6,6,6,6,6,6]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","adder submodule","subtractor submodule","and_gate submodule","or_gate submodule"],"connectivity":[[3,2,3,2,3,2,3,2,6,7,5,8],[5,5,6,6,7,7,8,8,4,4,4,4]]}
{"nodes":["value input","shift_amt input","shift_type input","result output","lsl submodule","lsr submodule","asr submodule"],"connectivity":[[1,0,1,0,1,0,6,5,4],[4,4,5,5,6,6,3,3,3]]}
{"nodes":["A input","B input","mode input","result output","carry_out output","add_inst submodule","sub_inst submodule","and_inst submodule"],"connectivity":[[1,0,1,0,1,0,2,5,7,6,2,5,6],[5,5,6,6,7,7,3,3,3,3,4,4,4]]}
{"nodes":["clk input","rst input","op input","a input","b input","result output","u_adder submodule","u_subtractor submodule","u_and_module submodule"],"connectivity":[[3,4,3,4,3,4,6,7,8],[6,6,7,7,8,8,5,5,5]]}
{"nodes":["X input","Y input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,1,4,0,1,5,0,6,1,0,6,5,4,7,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","carry_out output","add_sub submodule","and_op submodule","or_op submodule"],"connectivity":[[3,2,1,3,2,3,2,7,8,6,6],[6,6,6,7,7,8,8,4,4,4,5]]}
{"nodes":["clk input","data_in input","shift_val input","direction input","data_out output","u_shift_logic submodule","u_shift_register submodule"],"connectivity":[[2,1,3,5,0,6],[5,5,5,6,6,4]]}
{"nodes":["clk input","rst input","temp0 input","temp1 input","sel input","temp_out output","mux0 submodule","mux1 submodule","comp submodule"],"connectivity":[[3,4,2,3,4,2,7,6,8],[6,6,6,7,7,7,8,8,5]]}
{"nodes":["X input","Y input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,4,1,0,5,1,0,6,1,0,7,4,5,6,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["a input","b input","op input","result output","carry_out output","as0 submodule","ag0 submodule","og0 submodule","xg0 submodule"],"connectivity":[[0,2,1,0,1,0,1,0,1,7,8,5,6,5],[5,5,5,6,6,7,7,8,8,3,3,3,3,4]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,1,4,0,5,1,0,6,1,0,5,6,4,7,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["in input","out output","valid output","ins_3 submodule","ins_2 submodule","ins_1 submodule","ins_0 submodule"],"connectivity":[[0,0,0,0,4,6,3,5,4,6,3,5],[3,4,5,6,1,1,1,1,2,2,2,2]]}
{"nodes":["clk input","rst input","x input","y input","z output","u_divider submodule","u_decrementer submodule"],"connectivity":[[2,3,0,1,5,6],[5,5,6,6,6,4]]}
{"nodes":["a input","b input","y output","xor16_inst1 submodule","xor16_inst2 submodule"],"connectivity":[[0,1,0,1,4,3],[3,3,4,4,2,2]]}
{"nodes":["CLK input","RST input","CTRL input","PWM_25 output","PWM_50 output","PWM_75 output","pwm_module_25 submodule","pwm_module_50 submodule","pwm_module_75 submodule"],"connectivity":[[1,0,2,1,0,2,1,0,2,6,7,8],[6,6,6,7,7,7,8,8,8,3,4,5]]}
{"nodes":["clk input","rst input","x0 input","x1 input","y0 input","y1 input","p0 output","p1 output","p2 output","p3 output","me1 submodule","me2 submodule","me3 submodule","me4 submodule"],"connectivity":[[4,0,1,2,4,3,0,1,5,0,1,2,3,5,0,1,10,11,12,13],[10,10,10,10,11,11,11,11,12,12,12,12,13,13,13,13,6,7,8,9]]}
{"nodes":["clk input","reset input","count output","u0 submodule","u1 submodule","u2 submodule"],"connectivity":[[0,1,3,0,1,3,4,0,1,3,4,5],[3,3,4,4,4,5,5,5,5,2,2,2]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,7,9,11,6,10,12,5,8,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,5,11,7,6,9,10,12,8,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["X input","Y input","P output","pp_gen0 submodule","pp_gen1 submodule","pp_gen2 submodule","pp_gen3 submodule","add1 submodule","add2 submodule","add3 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,4,3,6,5,7,8,9],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,2]]}
{"nodes":["clk input","rst input","operand_a input","operand_b input","op_code input","result output","adder submodule","subtractor submodule","ander submodule"],"connectivity":[[3,2,3,2,3,2,8,7,6],[6,6,7,7,8,8,5,5,5]]}
{"nodes":["a input","b input","cin input","sum output","cout output"],"connectivity":[[0,2,1,0,2,1],[3,3,3,4,4,4]]}
{"nodes":["A input","B input","Cin input","S output","Cout output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,2,0,1,5,0,6,1,0,7,1,0,6,7,5,8,8],[5,5,5,6,6,6,7,7,7,8,8,8,3,3,3,3,4]]}
{"nodes":["op_a input","op_b input","ctrl input","result output","zero output","add_unit submodule","sub_unit submodule","and_op submodule"],"connectivity":[[0,1,0,1,0,1,6,7,5,6,7,5],[5,5,6,6,7,7,3,3,3,4,4,4]]}
{"nodes":["A input","B input","gt output","lt output","eq output","comp1 submodule","comp2 submodule","comp3 submodule","comp4 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,6,8,5,7,6,8,5,7,6,8,5,7],[5,5,6,6,7,7,8,8,2,2,2,2,3,3,3,3,4,4,4,4]]}
{"nodes":["clk input","rst input","sel input","gray_out output","counter0 submodule","counter1 submodule","converter0 submodule","converter1 submodule"],"connectivity":[[0,1,0,1,4,5,7,6],[4,4,5,5,6,7,3,3]]}
{"nodes":["clk input","rst_n input","pwm_out output","u_pulse_high submodule","u_pulse_low submodule"],"connectivity":[[0,1,0,1,3,4],[3,3,4,4,2,2]]}
{"nodes":["CLK input","RST input","PWM_25 output","PWM_50 output","PWM_75 output","pwm_module_25 submodule","pwm_module_50 submodule","pwm_module_75 submodule"],"connectivity":[[1,0,1,0,1,0,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["clk input","rst input","op_a input","op_b input","mode input","result output","u_adder submodule","u_and_gate submodule"],"connectivity":[[2,3,2,3,4,6,7],[6,6,7,7,5,5,5]]}
{"nodes":["A input","B input","EQ output","LT output","GT output","BC0 submodule","BC1 submodule","BC2 submodule","BC3 submodule","BC4 submodule","BC5 submodule","BC6 submodule","BC7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0],[5,5,6,6,7,7,8,8,9,9,10,10,11,11,12,12,2,2,3,3,4,4]]}
{"nodes":["X input","Y input","P_out output","gen1 submodule","gen2 submodule","compare submodule"],"connectivity":[[0,1,3,4,5],[3,4,5,5,2]]}
{"nodes":["data input","pattern input","enable input","match output","comp_0 submodule","comp_1 submodule","comp_2 submodule","comp_3 submodule","comp_4 submodule","comp_5 submodule","comp_6 submodule","comp_7 submodule"],"connectivity":[[0,2,1,2,1,0,0,2,1,2,1,0,0,2,1,2,1,0,0,2,1,2,1,0,8,9,7,10,11,6,5,4],[4,4,4,5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,3,3,3,3,3,3,3,3]]}
{"nodes":["data_in input","parity_out output","ins_01 submodule","ins_02 submodule","ins_03 submodule","ins_04 submodule","ins_05 submodule","ins_06 submodule","ins_07 submodule"],"connectivity":[[0,0,0,0,3,2,5,4,6,7,8],[2,3,4,5,6,6,7,7,8,8,1]]}
{"nodes":["clk input","rst input","sel input","in1 input","in2 input","in3 input","out output","mux1 submodule","mux2 submodule","mux3 submodule"],"connectivity":[[3,0,2,1,4,0,2,1,0,2,1,5,9,7,2,8],[7,7,7,7,8,8,8,8,9,9,9,9,6,6,6,6]]}
{"nodes":["op1 input","op2 input","ctrl input","result output","u_adder submodule","u_subtractor submodule","u_and_logic submodule","u_or_logic submodule"],"connectivity":[[1,0,1,0,1,0,1,0,6,7,4,5,2],[4,4,5,5,6,6,7,7,3,3,3,3,3]]}
{"nodes":["clk input","start input","num1 input","num2 input","product output","u_multiplier_logic submodule","u_product_register submodule"],"connectivity":[[3,1,2,5,0,6],[5,5,5,6,6,4]]}
{"nodes":["a input","b input","op input","result output","carry_out output","u_adder submodule","u_subtractor submodule"],"connectivity":[[0,1,0,1,5,2,6,5,2,6],[5,5,6,6,3,3,3,4,4,4]]}
{"nodes":["clk input","rst input","a input","b input","ctrl input","result output","u_and submodule","u_or submodule","u_xor submodule"],"connectivity":[[2,3,2,3,2,3,6,8,7],[6,6,7,7,8,8,5,5,5]]}
{"nodes":["A input","B input","cin input","sum output","cout output","u_adder_logic submodule","u_adder_output submodule"],"connectivity":[[2,0,1,5,6,6],[5,5,5,6,3,4]]}
{"nodes":["clk input","rst_n input","pwm_out output","u_counter submodule","u_comparator submodule"],"connectivity":[[0,1,3,4],[3,3,4,2]]}
{"nodes":["clk input","rst_n input","pwm_out output","u_duty_counter submodule","u_total_counter submodule"],"connectivity":[[0,1,0,1,4,3],[3,3,4,4,2,2]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,8,9,11,10,5,7,12,6,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["x input","y input","product output","mul8_inst1 submodule","mul8_inst2 submodule","mul8_inst3 submodule","mul8_inst4 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,4,3,5,6],[3,3,4,4,5,5,6,6,2,2,2,2]]}
{"nodes":["data input","parity output","part1 submodule","part2 submodule","part3 submodule","part4 submodule"],"connectivity":[[0,0,0,0,4,5,3,2],[2,3,4,5,1,1,1,1]]}
{"nodes":["in input","encoded output","parity_even output","parity_odd output","encoder_inst submodule","even_parity_inst submodule","odd_parity_inst submodule"],"connectivity":[[0,4,4,4,5,6],[4,5,6,1,2,3]]}
{"nodes":["A input","B input","D output","B32 output","BLS1 submodule","BLS2 submodule"],"connectivity":[[1,0,1,4,0,5,4,5,4],[4,4,5,5,5,2,2,3,3]]}
{"nodes":["clk input","rst input","write_enable input","read_addr1 input","read_addr2 input","write_addr input","data_in input","data_out1 output","data_out2 output"],"connectivity":[[6,3,6,4],[7,7,8,8]]}
{"nodes":["A input","B input","P output","sa0 submodule","sa1 submodule","sa2 submodule","sa3 submodule","sa4 submodule","sa5 submodule","sa6 submodule","sa7 submodule"],"connectivity":[[1,0,1,3,0,4,1,0,5,1,0,1,6,0,1,7,0,1,8,0,9,1,0,10],[3,3,4,4,4,5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,2]]}
{"nodes":["mode input","x input","y input","smaller output","larger output","u_sorter submodule","u_mode_control submodule"],"connectivity":[[1,2,0,5,6,6],[5,5,6,6,3,4]]}
{"nodes":["a input","b input","Bin input","diff output","Bout output","sub16_inst1 submodule","sub16_inst2 submodule"],"connectivity":[[0,6,1,0,2,1,5,6,5],[5,5,5,6,6,6,3,3,4]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,9,12,5,11,8,7,6,10,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["A input","B input","D output","B32 output","BLS1 submodule","BLS2 submodule","BLS3 submodule","BLS4 submodule"],"connectivity":[[1,0,4,1,0,1,5,0,1,6,0,4,6,5,7,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["a0 input","a1 input","a2 input","a3 input","b0 input","result0 output","result1 output","result2 output","result3 output","ce0 submodule","ce1 submodule","ce2 submodule","ce3 submodule"],"connectivity":[[0,4,1,4,2,4,3,4,9,10,11,12],[9,9,10,10,11,11,12,12,5,6,7,8]]}
{"nodes":["clk input","rst input","x0 input","x1 input","y0 input","y1 input","p0 output","p1 output","me0 submodule","me1 submodule"],"connectivity":[[4,0,1,2,3,5,0,1,8,9],[8,8,8,8,9,9,9,9,6,7]]}
{"nodes":["clk input","reset input","data_in input","shift_dir input","shift_amt input","data_out output","u_shift_control submodule","u_data_shift_register submodule"],"connectivity":[[2,3,4,6,0,1,7],[6,6,6,7,7,7,5]]}
{"nodes":["input_a input","input_b input","op_mode input","result output","overflow output","u_adder_logic submodule","u_subtractor_logic submodule"],"connectivity":[[0,1,0,1,6,2,5,6,2,5],[5,5,6,6,3,3,3,4,4,4]]}
{"nodes":["clk input","in input","out output","valid output","u0 submodule","u1 submodule","u2 submodule","u3 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,7,4,6,5],[4,4,5,5,6,6,7,7,3,3,3,3]]}
{"nodes":["clk input","duty_cycle input","pwm_out output","dcc submodule","po submodule"],"connectivity":[[0,1,3,0,4],[3,3,4,4,2]]}
{"nodes":["clk input","rst input","op input","a input","b input","result output","ready output","add submodule","sub submodule","and_gate submodule","or_gate submodule"],"connectivity":[[3,0,1,4,3,0,1,4,3,4,3,4,9,8,7,10],[7,7,7,7,8,8,8,8,9,9,10,10,5,5,5,5]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","carry_out output","u_alu_adder submodule","u_alu_subtractor submodule","u_alu_and submodule","u_alu_or submodule","u_alu_xor submodule"],"connectivity":[[3,2,3,2,3,2,3,2,3,2,10,9,1,8,7,6,7,6,1],[6,6,7,7,8,8,9,9,10,10,4,4,4,4,4,4,5,5,5]]}
{"nodes":["clk input","rst input","x0 input","x1 input","y0 input","y1 input","p00 output","p01 output","p10 output","p11 output","me0 submodule","me1 submodule","me2 submodule","me3 submodule"],"connectivity":[[4,0,1,2,5,0,1,2,4,3,0,1,3,5,0,1,10,11,12,13],[10,10,10,10,11,11,11,11,12,12,12,12,13,13,13,13,6,7,8,9]]}
{"nodes":["d input","clk input","reset input","load input","q output","reg8_inst1 submodule","reg8_inst2 submodule","reg8_inst3 submodule","reg8_inst4 submodule"],"connectivity":[[2,1,3,0,2,1,0,3,2,1,0,3,2,1,3,0,5,8,6,7],[5,5,5,5,6,6,6,6,7,7,7,7,8,8,8,8,4,4,4,4]]}
{"nodes":["clk input","load input","in_data input","out_data output","u_storage submodule","u_forwarding submodule"],"connectivity":[[1,0,2,4,0,5],[4,4,4,5,5,3]]}
{"nodes":["X input","Y input","P output","prod0 submodule","prod1 submodule","prod2 submodule","prod3 submodule","adder0 submodule","adder1 submodule","adder2 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,4,3,6,5,7,8,9],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,2]]}
{"nodes":["data_in input","clk input","reset input","load input","data_out output","reg_8bit_inst1 submodule","reg_8bit_inst2 submodule","reg_8bit_inst3 submodule","reg_8bit_inst4 submodule"],"connectivity":[[2,0,1,3,2,0,1,3,2,0,1,3,2,0,1,3,7,5,6,8],[5,5,5,5,6,6,6,6,7,7,7,7,8,8,8,8,4,4,4,4]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,9,6,8,5,11,12,10,7,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","op_select input","in_a input","in_b input","result output","u_adder_logic submodule","u_subtractor_logic submodule"],"connectivity":[[2,3,2,3,6,5],[5,5,6,6,4,4]]}
{"nodes":["clk input","rst input","data_in input","avg_out output","diff_out output","avg_module submodule","diff_module submodule","reg_store submodule"],"connectivity":[[7,2,0,1,7,2,0,1,2,0,1,5,6],[5,5,5,5,6,6,6,6,7,7,7,3,4]]}
{"nodes":["data_in input","load input","data_out output","ff0 submodule","ff1 submodule","ff2 submodule","ff3 submodule","ff4 submodule","ff5 submodule","ff6 submodule","ff7 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,9,4,6,7,8,10,3,5],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["clk input","reset input","count output","u0 submodule","u1 submodule","u2 submodule"],"connectivity":[[0,1,3,0,1,0,4,1,3,4,5],[3,3,4,4,4,5,5,5,2,2,2]]}
{"nodes":["a input","b input","cin input","sum output","cout output","fa0 submodule","fa1 submodule","fa2 submodule","fa3 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,6,5,8,7,8],[5,5,5,6,6,6,7,7,7,8,8,8,3,3,3,3,4]]}
{"nodes":["A input","D output","Cout output","adder_inst submodule"],"connectivity":[[0,3,3],[3,1,2]]}
{"nodes":["clk input","rst_n input","tick_out output","u_clock_counter submodule","u_tick_generator submodule"],"connectivity":[[0,1,3,0,1,4],[3,3,4,4,4,2]]}
{"nodes":["data input","parity_bit output","gen1 submodule","gen2 submodule","gen3 submodule","gen4 submodule","combiner submodule"],"connectivity":[[0,0,0,0,5,4,2,3,6],[2,3,4,5,6,6,6,6,1]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,8,10,12,9,11,7,6,5,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["x input","y input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,1,2,0,1,5,0,1,6,7,1,0,0,1,8,0,1,9,0,1,10,11,1,0,11,6,10,5,12,8,7,9,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["op_code input","input_a input","input_b input","result output","carry_out output","u_adder submodule","u_subtractor submodule","u_bitwise_and submodule"],"connectivity":[[1,2,1,2,1,2,7,5,6,0,6,5,0],[5,5,6,6,7,7,3,3,3,3,4,4,4]]}
{"nodes":["clk input","rst input","opcode input","operand_a input","operand_b input","result output","cu submodule","alu submodule"],"connectivity":[[2,4,3,6,7],[6,7,7,7,5]]}
{"nodes":["X input","Y input","P output","mult1 submodule","mult2 submodule","mult3 submodule","mult4 submodule","add1 submodule","add2 submodule","add3 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,3,4,6,5,7,8,9],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,2]]}
{"nodes":["A input","B input","P output","mult0 submodule","mult1 submodule","mult2 submodule","mult3 submodule","mult4 submodule","mult5 submodule","mult6 submodule","mult7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,8,9,5,4,6,3,7,10],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["clk input","rst input","op_sel input","a input","b input","result output","u_adder submodule","u_subtractor submodule","u_and_module submodule"],"connectivity":[[3,4,3,4,3,4,6,8,7],[6,6,7,7,8,8,5,5,5]]}
{"nodes":["clk input","rst input","v0 input","v1 input","v2 input","v3 input","scalar input","sum output","MU0 submodule","MU1 submodule","MU2 submodule","MU3 submodule","sumUnit submodule"],"connectivity":[[0,1,2,6,0,3,1,6,0,1,4,6,0,5,1,6,9,11,1,0,10,8,12],[8,8,8,8,9,9,9,9,10,10,10,10,11,11,11,11,12,12,12,12,12,12,7]]}
{"nodes":["X input","P output","par1 submodule","par2 submodule","par3 submodule","par4 submodule"],"connectivity":[[0,0,0,0,5,4,3,2],[2,3,4,5,1,1,1,1]]}
{"nodes":["a input","b input","cin input","sum output","cout output","FA0 submodule","FA1 submodule","FA2 submodule","FA3 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,7,8,6,5,8],[5,5,5,6,6,6,7,7,7,8,8,8,3,3,3,3,4]]}
{"nodes":["a input","b input","cin input","sum output","cout output","fa0 submodule","fa1 submodule","fa2 submodule","fa3 submodule"],"connectivity":[[0,2,1,0,5,2,1,5,6,1,0,2,5,6,1,0,7,2,5,7,6,8,5,6,8,7,2],[5,5,5,6,6,6,6,7,7,7,7,7,8,8,8,8,8,8,3,3,3,3,4,4,4,4,4]]}
{"nodes":["a input","b input","gt output","lt output","eq output","comp_upper submodule","comp_lower submodule"],"connectivity":[[0,1,0,1,5,6,6,5,5,6],[5,5,6,6,2,2,3,3,4,4]]}
{"nodes":["clk input","rst input","op_a input","op_b input","sel input","result output","zero output","add_mod submodule","sub_mod submodule","and_mod submodule","or_mod submodule","xor_mod submodule"],"connectivity":[[2,3,2,3,2,3,2,3,2,3,9,11,8,10,7,9,11,8,10,7],[7,7,8,8,9,9,10,10,11,11,5,5,5,5,5,6,6,6,6,6]]}
{"nodes":["A input","B input","P output","AS0 submodule","AS1 submodule","AS2 submodule","AS3 submodule","AS4 submodule","AS5 submodule","AS6 submodule","AS7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,5,3,10,9,4,8,7,6],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["op_code input","operandA input","operandB input","result output","u_adder submodule","u_subtractor submodule","u_bitwise_and submodule","u_bitwise_or submodule"],"connectivity":[[2,1,2,1,2,1,2,1,6,7,0,4,5],[4,4,5,5,6,6,7,7,3,3,3,3,3]]}
{"nodes":["clk input","enable input","sel input","out output","u0 submodule","u1 submodule"],"connectivity":[[1,0,1,0,5,4],[4,4,5,5,3,3]]}
{"nodes":["A input","B input","Sum output","Carry_out output","add_inst submodule"],"connectivity":[[1,0,4,4],[4,4,2,3]]}
{"nodes":["clk input","rst_n input","data_in input","pattern_detect output","u_state_machine submodule","u_pattern_detect submodule"],"connectivity":[[2,0,1,4,5],[4,4,4,5,3]]}
{"nodes":["clk input","rst input","duty_cycle input","pwm_out output","pg submodule","dc submodule"],"connectivity":[[5,0,1,0,1,2,4],[4,4,4,5,5,5,3]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,8,6,5,9,11,12,10,7,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk_in input","clk_sel input","clk_out1 output","clk_out2 output","clk_out3 output","en1 output","en2 output","en3 output","div2 submodule","div4 submodule","div8 submodule"],"connectivity":[[0,0,0,8,1,1,9,1,10,1,1,1],[8,9,10,2,2,3,3,4,4,5,6,7]]}
{"nodes":["clk input","rst input","d0 input","d1 input","q0 output","q1 output"],"connectivity":[[2,3],[4,5]]}
{"nodes":["clk input","rst_n input","enable input","data_a input","data_b input","result output","u_bit_comparator submodule","u_result_aggregator submodule","u_control submodule"],"connectivity":[[3,4,6,2,0,7,1,8],[6,6,7,8,8,8,8,5]]}
{"nodes":["clk input","rst input","p_in input","shift_en input","p_out output"],"connectivity":[[2],[4]]}
{"nodes":["A input","B input","Op input","Result output","Zero output","add_inst submodule","sub_inst submodule","and_inst submodule","or_inst submodule","xor_inst submodule","nor_inst submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,2,10,8,5,9,6,7,2,10,8,5,9,6,7],[5,5,6,6,7,7,8,8,9,9,10,10,3,3,3,3,3,3,3,4,4,4,4,4,4,4]]}
{"nodes":["a input","b input","cin input","sum output","cout output","fa0 submodule","fa1 submodule","fa2 submodule","fa3 submodule","fa4 submodule","fa5 submodule","fa6 submodule","fa7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,6,5,10,8,7,12,11,9,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","rst input","mode input","load_val input","count output","uc submodule","dc submodule"],"connectivity":[[3,0,1,3,0,1,6,3,5],[5,5,5,6,6,6,4,4,4]]}
{"nodes":["clk input","freq input","duty_cycle input","pwm_out output","ws submodule","pc submodule"],"connectivity":[[1,0,2,1,0,4,5],[4,4,4,5,5,5,3]]}
{"nodes":["clk input","start input","operand_a input","operand_b input","product output","ready output","u_control_unit submodule","u_arithmetic_unit submodule"],"connectivity":[[1,0,3,6,2,0,7,6],[6,6,7,7,7,7,4,5]]}
{"nodes":["op_code input","operand_a input","operand_b input","result output","u_alu_and submodule","u_alu_or submodule","u_alu_add submodule","u_alu_sub submodule"],"connectivity":[[2,1,2,1,2,1,2,1,6,0,5,7,4],[4,4,5,5,6,6,7,7,3,3,3,3,3]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,9,7,10,12,5,6,8,11,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","rst input","d0 input","d1 input","q0 output","q1 output","deff0 submodule","deff1 submodule"],"connectivity":[[0,2,1,3,0,1,6,7],[6,6,6,7,7,7,4,5]]}
{"nodes":["a input","b input","op input","result output","carry_out output","adder submodule","subtractor submodule","ander submodule","orer submodule"],"connectivity":[[0,1,0,1,0,1,0,1,8,2,5,7,6,6,2,5],[5,5,6,6,7,7,8,8,3,3,3,3,3,4,4,4]]}
{"nodes":["A input","B input","P output","mul0 submodule","mul1 submodule","mul2 submodule","mul3 submodule","adder_inst submodule"],"connectivity":[[1,0,1,0,1,0,1,0,6,4,3,5,7],[3,3,4,4,5,5,6,6,7,7,7,7,2]]}
{"nodes":["A input","B input","carry_in input","sum output","carry_out output","fa0 submodule","fa1 submodule","fa2 submodule","fa3 submodule","fa4 submodule","fa5 submodule","fa6 submodule","fa7 submodule"],"connectivity":[[1,2,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,0,5,7,10,11,8,6,9,12,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["a input","b input","sum output","carry_out output","fa0 submodule","fa1 submodule","fa2 submodule","fa3 submodule","fa4 submodule","fa5 submodule","fa6 submodule","fa7 submodule"],"connectivity":[[0,1,0,4,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,7,4,10,6,8,9,11,5,11],[4,4,5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,2,2,2,2,2,2,2,2,3]]}
{"nodes":["clk input","rst input","d0 input","d1 input","d2 input","d3 input","k0 input","k1 input","k2 input","r0 output","r1 output","pu0 submodule","pu1 submodule"],"connectivity":[[0,1,4,7,8,2,3,6,0,4,1,7,8,3,5,6,11,12],[11,11,11,11,11,11,11,11,12,12,12,12,12,12,12,12,9,10]]}
{"nodes":["A input","B input","Op input","Result output","Overflow output","add_inst submodule","sub_inst submodule","bitwise_inst submodule"],"connectivity":[[1,0,1,0,1,0,7,6,5,6,5],[5,5,6,6,7,7,3,3,3,4,4]]}
{"nodes":["input_signal input","LEDs_1 output","LEDs_2 output","LEDs_3 output","driver_1 submodule","driver_2 submodule","driver_3 submodule"],"connectivity":[[0,0,0,4,5,6],[4,5,6,1,2,3]]}
{"nodes":["clk input","en input","clr input","sel input","out output","cnt0 submodule","cnt1 submodule","cnt2 submodule","cnt3 submodule"],"connectivity":[[2,1,0,2,1,0,2,1,0,2,1,0,8,7,5,3,6],[5,5,5,6,6,6,7,7,7,8,8,8,4,4,4,4,4]]}
{"nodes":["A input","B input","D output","Bout output","CSS1 submodule","CSS2 submodule"],"connectivity":[[1,0,1,4,0,5,4,4,5],[4,4,5,5,5,2,2,3,3]]}
{"nodes":["clk input","rst input","a input","b input","mode input","result output","u_adder submodule","u_and_gate submodule"],"connectivity":[[2,3,2,3,4,7,6],[6,6,7,7,5,5,5]]}
{"nodes":["clk input","duty_cycle input","pwm_out output","dc submodule","sg submodule"],"connectivity":[[0,1,3,0,4],[3,3,4,4,2]]}
{"nodes":["clk input","reset input","count output","u0 submodule","u1 submodule","u2 submodule","u3 submodule"],"connectivity":[[0,1,0,3,1,4,0,3,1,0,4,3,5,1,6,3,4,5],[3,3,4,4,4,5,5,5,5,6,6,6,6,6,2,2,2,2]]}
{"nodes":["a input","b input","equal output","comp16_upper submodule","comp16_lower submodule"],"connectivity":[[0,1,0,1,4,3],[3,3,4,4,2,2]]}
{"nodes":["clk input","sel input","data0 input","data1 input","data2 input","data3 input","out_data output","ds0 submodule","ds1 submodule","ds2 submodule","ds3 submodule"],"connectivity":[[1,0,2,3,1,0,4,1,0,5,1,0,1,10,8,9,7],[7,7,7,8,8,8,9,9,9,10,10,10,6,6,6,6,6]]}
{"nodes":["temp_data input","rst_n input","heat_on output","cool_on output","u_heat_ctrl submodule","u_cool_ctrl submodule"],"connectivity":[[0,1,0,1,4,5],[4,4,5,5,2,3]]}
{"nodes":["data input","parity output","ins_0 submodule","ins_1 submodule","ins_2 submodule","ins_3 submodule","ins_4 submodule","ins_5 submodule","ins_6 submodule"],"connectivity":[[0,0,0,0,3,2,5,4,7,6,8],[2,3,4,5,6,6,7,7,8,8,1]]}
{"nodes":["clk input","rst_n input","duty_cycle input","pwm_out output","u_high_time_calc submodule","u_pwm_logic submodule"],"connectivity":[[2,0,4,1,5],[4,5,5,5,3]]}
{"nodes":["a0 input","b0 input","a1 input","b1 input","result0 output","result1 output","comp0 submodule","comp1 submodule"],"connectivity":[[0,1,3,2,6,7],[6,6,7,7,4,5]]}
{"nodes":["clk input","load input","d0 input","d1 input","d2 input","d3 input","q0 output","q1 output","q2 output","q3 output","lu0 submodule","lu1 submodule","lu2 submodule","lu3 submodule"],"connectivity":[[2,0,1,3,0,1,0,4,1,5,0,1,10,11,12,13],[10,10,10,11,11,11,12,12,12,13,13,13,6,7,8,9]]}
{"nodes":["clk input","reset input","div_reg input","clk_out1 output","clk_out2 output","clk_out3 output","clk_out4 output","div1 submodule","div2 submodule","div3 submodule","div4 submodule"],"connectivity":[[2,0,1,2,0,1,2,0,1,2,0,1,7,8,9,10],[7,7,7,8,8,8,9,9,9,10,10,10,3,4,5,6]]}
{"nodes":["IN input","OUT output","rev_upper submodule","rev_lower submodule","combine_bits submodule"],"connectivity":[[0,0,2,3,4],[2,3,4,4,1]]}
{"nodes":["clk input","rst input","x input","y input","avg output","u_adder submodule","u_divider submodule"],"connectivity":[[2,3,0,1,5,6],[5,5,6,6,6,4]]}
{"nodes":["clk input","op_select input","a input","b input","result output","u_compute_logic submodule","u_result_register submodule"],"connectivity":[[2,1,3,0,5,6],[5,5,5,6,6,4]]}
{"nodes":["in0 input","in1 input","in2 input","in3 input","sel input","out output","valid output"],"connectivity":[[2,0,1,3],[5,5,5,5]]}
{"nodes":["a input","b input","bin input","diff output","bout output","BS0 submodule","BS1 submodule","BS2 submodule","BS3 submodule","BS4 submodule","BS5 submodule","BS6 submodule","BS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,12,11,9,6,8,5,10,7,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","carry_out output","adder submodule","subtractor submodule","logic_op submodule"],"connectivity":[[3,2,3,2,3,2,8,7,6,6,7],[6,6,7,7,8,8,4,4,4,5,5]]}
{"nodes":["clk input","load input","data_in input","data_out output","u_load_control submodule","u_data_register submodule"],"connectivity":[[2,1,0,4,5],[4,4,5,5,3]]}
{"nodes":["clk input","reset input","load input","data_in input","data_out output","u_load_logic submodule","u_register_storage submodule"],"connectivity":[[6,3,2,0,5,1,6],[5,5,5,6,6,6,4]]}
{"nodes":["A input","B input","P output","M0 submodule","M1 submodule","M2 submodule","M3 submodule","M4 submodule","M5 submodule","M6 submodule","M7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,6,7,4,3,9,5,10,8],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["a input","b input","add_sub input","result output","u_adder submodule","u_subtractor submodule"],"connectivity":[[0,1,0,1,5,4,2],[4,4,5,5,3,3,3]]}
{"nodes":["a input","b input","prod output","fa0 submodule","fa1 submodule","fa2 submodule","fa3 submodule"],"connectivity":[[0,1,0,3,1,4,0,5,4,1,3,6,5],[3,3,4,4,4,5,6,6,6,6,2,2,2]]}
{"nodes":["clk input","duty_cycle input","pwm_out output","dc submodule","ps submodule"],"connectivity":[[0,1,3,0,4],[3,3,4,4,2]]}
{"nodes":["A input","B input","Sum output","Carry_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,1,4,0,5,1,0,1,6,0,7,5,4,6,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","core submodule"],"connectivity":[[3,2,0,1,5],[5,5,5,5,4]]}
{"nodes":["A input","B input","P output","M0 submodule","M1 submodule","M2 submodule","M3 submodule","M4 submodule","M5 submodule","M6 submodule","M7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,7,3,5,10,8,6,9,4],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["A input","P_lower output","P_upper output","gen_lower submodule","gen_upper submodule"],"connectivity":[[0,0,3,4],[3,4,1,2]]}
{"nodes":["clk input","rst input","x0 input","x1 input","x2 input","k0 input","k1 input","k2 input","y output","mac0 submodule","mac1 submodule","mac2 submodule"],"connectivity":[[5,0,1,2,3,0,1,6,7,4,0,1,11,10,9],[9,9,9,9,10,10,10,10,11,11,11,11,8,8,8]]}
{"nodes":["clk input","rst_n input","multiplicand input","multiplier input","enable input","complete output","product output","u_multiplier_control submodule","u_arithmetic_logic submodule","u_completion_signal submodule"],"connectivity":[[4,0,8,1,3,0,1,7,2,0,8,1,9,8],[7,7,7,7,8,8,8,8,8,9,9,9,5,6]]}
{"nodes":["clk input","rst input","op input","a0 input","a1 input","a2 input","a3 input","b0 input","b1 input","b2 input","b3 input","result0 output","result1 output","result2 output","result3 output","ALU0 submodule","ALU1 submodule","ALU2 submodule","ALU3 submodule"],"connectivity":[[0,1,2,3,7,0,1,8,2,4,0,1,2,9,5,0,1,2,6,10,15,16,17,18],[15,15,15,15,15,16,16,16,16,16,17,17,17,17,17,18,18,18,18,18,11,12,13,14]]}
{"nodes":["A input","B input","P output","add0 submodule","add1 submodule","add2 submodule"],"connectivity":[[1,0,1,0,3,4,5],[3,3,4,4,5,5,2]]}
{"nodes":["a input","b input","opcode input","result output","adder submodule","subtractor submodule","bitwise submodule"],"connectivity":[[0,1,0,1,0,2,1,6,4,5],[4,4,5,5,6,6,6,3,3,3]]}
{"nodes":["a input","b input","op_select input","result output","overflow output","adder submodule","subtractor submodule"],"connectivity":[[0,1,0,1,6,5,5,6],[5,5,6,6,3,3,4,4]]}
{"nodes":["clk input","op_code input","a input","b input","result output","and_op submodule","or_op submodule","add_op submodule","sub_op submodule"],"connectivity":[[2,3,2,3,2,3,2,3,6,5,8,7],[5,5,6,6,7,7,8,8,4,4,4,4]]}
{"nodes":["clk input","rst input","op_code input","a input","b input","result output","u_adder submodule","u_subtractor submodule","u_and submodule"],"connectivity":[[3,4,3,4,3,4,8,7,6],[6,6,7,7,8,8,5,5,5]]}
{"nodes":["clk input","a input","b input","op_code input","result output","carry_out output","adder submodule","subtractor submodule","ander submodule","orer submodule","control submodule"],"connectivity":[[1,2,1,2,1,2,1,2,6,0,3,9,8,7,10,10],[6,6,7,7,8,8,9,9,10,10,10,10,10,10,4,5]]}
{"nodes":["clk input","rst input","N input","div_clk output","count submodule","toggle submodule"],"connectivity":[[0,1,2,4,0,1,5],[4,4,4,5,5,5,3]]}
{"nodes":["clk input","rst input","a00 input","a01 input","a10 input","a11 input","b00 input","b01 input","b10 input","b11 input","c00 output","c01 output","c10 output","c11 output","mul0 submodule","mul1 submodule","mul2 submodule","mul3 submodule"],"connectivity":[[6,2,0,1,7,3,0,1,4,0,1,8,0,5,1,9,14,15,16,17],[14,14,14,14,15,15,15,15,16,16,16,16,17,17,17,17,10,11,12,13]]}
{"nodes":["sel input","data0 input","data1 input","data2 input","data3 input","out output","mux0 submodule","mux1 submodule","mux2 submodule","mux3 submodule"],"connectivity":[[0,1,2,0,3,0,4,0,9,8,7,0,6],[6,6,7,7,8,8,9,9,5,5,5,5,5]]}
{"nodes":["clk input","rst input","in0 input","in1 input","in2 input","in3 input","sum0 output","sum1 output","sum2 output","sum3 output","ae0 submodule","ae1 submodule","ae2 submodule","ae3 submodule"],"connectivity":[[2,0,1,3,0,1,4,0,1,0,1,5,10,11,12,13],[10,10,10,11,11,11,12,12,12,13,13,13,6,7,8,9]]}
{"nodes":["clk input","rst input","sig1 input","sig2 input","sig3 input","out1 output","out2 output","me1 submodule","me2 submodule"],"connectivity":[[3,0,2,1,0,4,2,1,7,8],[7,7,7,7,8,8,8,8,5,6]]}
{"nodes":["clk input","rst_n input","duty_cycle input","pwm_out output","u_pwm_counter submodule","u_duty_comparator submodule"],"connectivity":[[0,1,4,2,5],[4,4,5,5,3]]}
{"nodes":["X input","Y input","P output","BM0 submodule","BM1 submodule","BM2 submodule","BM3 submodule","BM4 submodule","BM5 submodule","BM6 submodule","BM7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,5,9,10,3,7,8,6,4],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["in0 input","in1 input","cin input","sum output","cout output","csa0 submodule","csa1 submodule","csa2 submodule","csa3 submodule"],"connectivity":[[0,2,1,5,0,1,1,0,6,7,0,1,7,5,6,8,8],[5,5,5,6,6,6,7,7,7,8,8,8,3,3,3,3,4]]}
{"nodes":["A input","B input","op_code input","result output","carry_out output","adder_instance submodule","subtractor_instance submodule"],"connectivity":[[1,0,1,0,5,1,6,0,5,6],[5,5,6,6,3,3,3,3,4,4]]}
{"nodes":["clk input","reset input","max_count input","ctrl input","count_out output","cnt submodule"],"connectivity":[[2,3,0,1,5],[5,5,5,5,4]]}
{"nodes":["sel input","in0 input","in1 input","in2 input","in3 input","out output","mux0 submodule","mux1 submodule","mux2 submodule"],"connectivity":[[1,0,2,3,0,4,7,0,6,8],[6,6,6,7,7,7,8,8,8,5]]}
{"nodes":["clk input","rst input","x0 input","x1 input","x2 input","x3 input","y0 input","y1 input","y2 input","y3 input","gt0 output","gt1 output","gt2 output","gt3 output","ce0 submodule","ce1 submodule","ce2 submodule","ce3 submodule"],"connectivity":[[6,0,1,2,3,7,0,1,4,8,0,1,0,1,9,5,14,15,16,17],[14,14,14,14,15,15,15,15,16,16,16,16,17,17,17,17,10,11,12,13]]}
{"nodes":["clk input","rst_n input","ctrl input","pwm_out output","u_duty_cycle_calc submodule","u_pwm_output_gen submodule"],"connectivity":[[2,4,0,1,5],[4,5,5,5,3]]}
{"nodes":["A input","B input","P output","AS0 submodule","AS1 submodule","AS2 submodule","AS3 submodule","AS4 submodule","AS5 submodule","AS6 submodule","AS7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,4,8,3,7,6,5,9,10],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["clk input","rst input","en input","sel input","static_val input","out output","u0 submodule","u1 submodule"],"connectivity":[[0,2,1,4,3,6,7],[6,6,6,7,7,7,5]]}
{"nodes":["clk input","rst input","x0 input","x1 input","y0 input","y1 input","p00 output","p01 output","p10 output","p11 output","m00 submodule","m01 submodule","m10 submodule","m11 submodule"],"connectivity":[[4,0,1,2,5,0,1,2,4,3,0,1,3,5,0,1,10,11,12,13],[10,10,10,10,11,11,11,11,12,12,12,12,13,13,13,13,6,7,8,9]]}
{"nodes":["CLK input","EN input","RST input","COUNT output","counter_inst submodule"],"connectivity":[[2,0,1,4],[4,4,4,3]]}
{"nodes":["clk input","rst input","a input","b input","op_sel input","result output","u_adder submodule","u_subtractor submodule","u_and_module submodule"],"connectivity":[[2,3,2,3,2,3,7,6,8],[6,6,7,7,8,8,5,5,5]]}
{"nodes":["a input","b input","product output","SA0 submodule","SA1 submodule","SA2 submodule"],"connectivity":[[0,1,0,3,1,0,4,1,5],[3,3,4,4,4,5,5,5,2]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,6,12,7,11,5,10,9,8,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","rst input","data_in0 input","data_in1 input","write_en0 input","write_en1 input","addr0 input","addr1 input","data_out0 output","data_out1 output","mem0 submodule","mem1 submodule"],"connectivity":[[0,1,4,6,2,7,0,1,5,3,10,11],[10,10,10,10,10,11,11,11,11,11,8,9]]}
{"nodes":["a0 input","a1 input","b0 input","b1 input","p0 output","p1 output","p2 output","p3 output","mul0 submodule","mul1 submodule","mul2 submodule","mul3 submodule"],"connectivity":[[0,2,1,2,0,3,3,1,8,9,10,11],[8,8,9,9,10,10,11,11,4,5,6,7]]}
{"nodes":["clk input","ctrl input","reset input","count output","u0 submodule","u1 submodule","u2 submodule","u3 submodule"],"connectivity":[[1,0,2,1,0,2,1,0,2,1,0,2,4,7,6,5],[4,4,4,5,5,5,6,6,6,7,7,7,3,3,3,3]]}
{"nodes":["clk input","write_enable input","data_in0 input","data_in1 input","mem_out0 output","mem_out1 output","mwu0 submodule","mwu1 submodule"],"connectivity":[[2,0,1,3,0,1,6,7],[6,6,6,7,7,7,4,5]]}
{"nodes":["a input","b input","cin input","sum output","cout output","ha1 submodule","ha2 submodule"],"connectivity":[[0,1,5,2,6,5,6],[5,5,6,6,3,4,4]]}
{"nodes":["clk input","duty_cycle input","freq input","pwm_out output","dc submodule","pg submodule"],"connectivity":[[2,0,1,4,0,2,5],[4,4,4,5,5,5,3]]}
{"nodes":["x input","y input","product output","multiplier1 submodule","multiplier2 submodule","adder submodule"],"connectivity":[[0,1,0,1,4,3,5],[3,3,4,4,5,5,2]]}
{"nodes":["clk input","duty_cycle input","pwm_out output","dcc submodule","pg submodule"],"connectivity":[[0,1,3,0,1,4],[3,3,4,4,4,2]]}
{"nodes":["clk input","rst_n input","data_in input","valid_in input","valid_out output","data_out output","u_data_counter submodule","u_data_summation submodule","u_averaging submodule"],"connectivity":[[6,3,0,1,2,3,0,1,6,7,0,1,8,8],[6,6,6,6,7,7,7,7,8,8,8,8,4,5]]}
{"nodes":["clk input","rst input","op_mode input","a input","b input","result output","u_adder submodule","u_and_module submodule"],"connectivity":[[3,4,3,4,6,7],[6,6,7,7,5,5]]}
{"nodes":["clk input","rst input","op input","in_a input","in_b input","result output","zero_flag output","core submodule"],"connectivity":[[2,3,4,7,7],[7,7,7,5,6]]}
{"nodes":["clk input","rst input","emergency input","main_road output","side_road output","main_ctrl_module submodule","side_ctrl_module submodule","emerg_ctrl_module submodule"],"connectivity":[[0,2,1,0,1,5,2,6,7,7],[5,5,5,6,6,7,7,7,3,4]]}
{"nodes":["clk input","period input","duty_cycle input","pwm_out output","ct submodule","ps submodule"],"connectivity":[[0,1,4,0,2,5],[4,4,5,5,5,3]]}
{"nodes":["clk input","rst input","hrs output","mins output","secs output","cd submodule","sc submodule","mc submodule","hc submodule"],"connectivity":[[0,1,5,1,1,5,6,7,1,5,8,7,6],[5,5,6,6,7,7,7,8,8,8,2,3,4]]}
{"nodes":["X input","Y input","P output","as0 submodule","as1 submodule","as2 submodule","as3 submodule","as4 submodule","as5 submodule","as6 submodule","as7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,5,7,10,6,4,3,9,8],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["clk input","data_in input","parity_in input","match output","u0 submodule","u1 submodule","u2 submodule"],"connectivity":[[1,4,0,2,5,6],[4,5,5,6,6,3]]}
{"nodes":["a0 input","a1 input","a2 input","a3 input","b0 input","b1 input","b2 input","b3 input","eq0 output","gt0 output","lt0 output","eq1 output","gt1 output","lt1 output","eq2 output","gt2 output","lt2 output","eq3 output","gt3 output","lt3 output","cu0 submodule","cu1 submodule","cu2 submodule","cu3 submodule"],"connectivity":[[0,4,5,1,6,2,3,7,20,20,20,21,21,21,22,22,22,23,23,23],[20,20,21,21,22,22,23,23,8,9,10,11,12,13,14,15,16,17,18,19]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,9,6,11,12,7,5,10,8,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["op_sel input","a input","b input","result output","decode submodule","result_module submodule"],"connectivity":[[1,0,2,4,5],[4,4,4,5,3]]}
{"nodes":["A input","B input","P output","bmult0 submodule","bmult1 submodule","bmult2 submodule","bmult3 submodule","bmult4 submodule","bmult5 submodule","bmult6 submodule","bmult7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,3,4,6,10,9,5,8,7],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["X input","Y input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,4,1,0,5,1,0,1,6,0,4,7,6,5,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["x input","y input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,1,2,0,1,5,0,1,6,0,1,7,0,1,8,9,0,1,0,1,10,0,1,11,12,6,8,5,7,9,10,11,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","duty_cycle input","pwm_out output","count_module submodule","comp_module submodule"],"connectivity":[[0,3,1,4],[3,4,4,2]]}
{"nodes":["clk input","duty_cycle input","pwm_out output","tc submodule","po submodule"],"connectivity":[[0,3,0,1,4],[3,4,4,4,2]]}
{"nodes":["clk input","duty_cycle input","pwm_out output","pc submodule","ps submodule"],"connectivity":[[0,3,0,3,1,4],[3,3,4,4,4,2]]}
{"nodes":["Data_in input","Shift_amt input","Data_out output","shift_inst submodule"],"connectivity":[[1,0,3],[3,3,2]]}
{"nodes":["A input","B input","greater output","less output","equal output","u_compare_greater submodule","u_compare_less submodule","u_compare_equal submodule"],"connectivity":[[1,0,1,0,1,0,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["A input","B input","eq output","lt output","gt output","eq_module submodule","lt_module submodule","gt_module submodule"],"connectivity":[[1,0,1,0,1,0,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["X input","Y input","Sum output","Carry_out output","adder_inst submodule"],"connectivity":[[1,0,4,4],[4,4,2,3]]}
{"nodes":["clk input","rst input","init_value input","out0 output","out1 output","out2 output","out3 output","lfsr0 submodule","lfsr1 submodule","lfsr2 submodule","lfsr3 submodule"],"connectivity":[[2,0,1,7,0,1,8,0,1,9,0,1,7,8,9,10],[7,7,7,8,8,8,9,9,9,10,10,10,3,4,5,6]]}
{"nodes":["clk input","sel input","in0 input","in1 input","in2 input","in3 input","out output","df0 submodule","df1 submodule","df2 submodule","df3 submodule"],"connectivity":[[2,1,1,3,4,1,1,5,9,8,7,10],[7,7,8,8,9,9,10,10,6,6,6,6]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","add_module submodule","subtract_module submodule","and_module submodule","or_module submodule"],"connectivity":[[3,2,3,2,3,2,3,2,6,8,7,5],[5,5,6,6,7,7,8,8,4,4,4,4]]}
{"nodes":["a input","b input","bin input","d output","bout output","sub16_inst1 submodule","sub16_inst2 submodule"],"connectivity":[[0,6,1,0,2,1,5,6,5],[5,5,5,6,6,6,3,3,4]]}
{"nodes":["clk input","rst input","op_mode input","x input","y input","result output","u_adder submodule","u_xor submodule"],"connectivity":[[3,4,3,4,6,2,7],[6,6,7,7,5,5,5]]}
{"nodes":["clk input","sel input","in0 input","in1 input","in2 input","in3 input","out0 output","out1 output","path0 submodule","path1 submodule","path2 submodule","path3 submodule"],"connectivity":[[2,1,0,0,1,3,4,1,0,1,0,5,11,9,8,10,3],[8,8,8,9,9,9,10,10,10,11,11,11,6,6,6,6,7]]}
{"nodes":["clk input","rst input","x input","y input","u input","v input","avg_result output","u_divider1 submodule","u_divider2 submodule","u_average submodule"],"connectivity":[[2,3,4,5,8,0,1,7,9],[7,7,8,8,9,9,9,9,6]]}
{"nodes":["clk input","rst input","operand1 input","operand2 input","mode input","result output","adder submodule","and_module submodule"],"connectivity":[[3,2,3,2,4,7,6],[6,6,7,7,5,5,5]]}
{"nodes":["in input","out output"],"connectivity":[[],[]]}
{"nodes":["data_in input","parity_out output","u_level1 submodule","u_level2 submodule","u_level3 submodule"],"connectivity":[[0,2,3,4],[2,3,4,1]]}
{"nodes":["CLK_in input","RST input","DUTY_25 input","DUTY_50 input","DUTY_75 input","PWM_25 output","PWM_50 output","PWM_75 output","pwm_25_mod submodule","pwm_50_mod submodule","pwm_75_mod submodule"],"connectivity":[[1,0,2,1,0,3,1,0,4,8,9,10],[8,8,8,9,9,9,10,10,10,5,6,7]]}
{"nodes":["A input","B input","Op input","Result output","Overflow output","add_inst submodule","sub_inst submodule","and_inst submodule","or_inst submodule","xor_inst submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,2,9,8,5,6,7,6,5,2],[5,5,6,6,7,7,8,8,9,9,3,3,3,3,3,3,4,4,4]]}
{"nodes":["a0 input","a1 input","b0 input","b1 input","eq0 output","eq1 output","comp0 submodule","comp1 submodule"],"connectivity":[[0,2,3,1,6,7],[6,6,7,7,4,5]]}
{"nodes":["clk input","rst input","a input","b input","quotient output","remainder output","u_divider submodule","u_modulo submodule"],"connectivity":[[2,3,2,3,6,7],[6,6,7,7,4,5]]}
{"nodes":["addr input","sel_block1 output","sel_block2 output","sel_block3 output","block1 submodule","block2 submodule","block3 submodule"],"connectivity":[[0,0,0,4,5,6],[4,5,6,1,2,3]]}
{"nodes":["x0 input","x1 input","y0 input","y1 input","max0 output","max1 output","ce0 submodule","ce1 submodule"],"connectivity":[[2,0,3,1,6,7],[6,6,7,7,4,5]]}
{"nodes":["clk input","rst input","op_code input","operand_a input","operand_b input","result output","and_op submodule","or_op submodule","add_op submodule","sub_op submodule"],"connectivity":[[4,3,4,3,4,3,4,3,6,9,7,8],[6,6,7,7,8,8,9,9,5,5,5,5]]}
{"nodes":["clk input","rst_n input","switch_in input","switch_out output","u_sampler submodule","u_counter submodule","u_output submodule"],"connectivity":[[2,0,1,4,0,1,5,0,1,6],[4,4,4,5,5,5,6,6,6,3]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,11,8,5,9,7,12,6,10,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["CLK input","RST input","COUNT output","counter_inst submodule"],"connectivity":[[1,0,3],[3,3,2]]}
{"nodes":["op_code input","operand_a input","operand_b input","result output","carry_out output","add_module submodule","sub_module submodule","and_logic submodule","or_logic submodule"],"connectivity":[[2,1,2,1,2,1,2,1,8,6,7,5,6,5],[5,5,6,6,7,7,8,8,3,3,3,3,4,4]]}
{"nodes":["clk input","rst input","enable input","a input","b input","sum output","u_adder submodule","u_register submodule"],"connectivity":[[3,4,6,2,0,1,7],[6,6,7,7,7,7,5]]}
{"nodes":["A input","B input","P output","AS0 submodule","AS1 submodule","AS2 submodule","AS3 submodule","AS4 submodule","AS5 submodule","AS6 submodule","AS7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,9,5,6,10,4,3,8,7],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["clk input","rst input","limit0 input","limit1 input","step0 input","step1 input","count0 output","count1 output","counter0 submodule","counter1 submodule"],"connectivity":[[2,4,0,1,3,0,5,1,8,9],[8,8,8,8,9,9,9,9,6,7]]}
{"nodes":["in0 input","in1 input","in2 input","in3 input","out0 output","out1 output","out2 output","out3 output","se0 submodule","se1 submodule","se2 submodule","se3 submodule"],"connectivity":[[0,2,1,3,8,9,10,11],[8,9,10,11,4,5,6,7]]}
{"nodes":["a input","b input","op_code input","r output","zero output","carry output","negative output","overflow output","flag output","add_mod submodule","sub_mod submodule","and_mod submodule","or_mod submodule","xor_mod submodule","nor_mod submodule","sll_mod submodule","srl_mod submodule","sra_mod submodule"],"connectivity":[[0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,9,11,12,10,13,17,15,16,14,9,14,11,10,13,17,15,16,12,9,9,14,11,10,13,17,15,16,12,9],[9,9,10,10,11,11,12,12,13,13,14,14,15,15,16,16,17,17,3,3,3,3,3,3,3,3,3,4,4,4,4,4,4,4,4,4,5,6,6,6,6,6,6,6,6,6,7]]}
{"nodes":["op_a input","op_b input","alu_ctrl input","result output","zero output","add_op submodule","sub_op submodule","and_op submodule","or_op submodule","xor_op submodule"],"connectivity":[[0,1,0,1,0,1,0,1,0,1,5,6,7,8,9,5,6,7,8,9],[5,5,6,6,7,7,8,8,9,9,3,3,3,3,3,4,4,4,4,4]]}
{"nodes":["clk input","rst input","a input","b input","cin input","sum output","cout output","fa0 submodule","fa1 submodule","fa2 submodule","fa3 submodule"],"connectivity":[[2,4,3,2,7,3,2,8,3,2,9,3,9,8,10,7,10],[7,7,7,8,8,8,9,9,9,10,10,10,5,5,5,5,6]]}
{"nodes":["clk input","rst input","a11 input","a12 input","a21 input","a22 input","b11 input","b12 input","b21 input","b22 input","c11 output","c12 output","c21 output","c22 output","mul1 submodule","mul2 submodule","mul3 submodule","mul4 submodule","mul5 submodule","mul6 submodule","mul7 submodule","mul8 submodule","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[0,2,1,6,0,8,3,1,7,0,2,1,0,9,1,3,4,0,1,6,8,0,1,5,4,7,0,1,0,9,1,5,15,0,1,14,16,0,17,1,19,18,0,1,20,0,1,21,22,23,24,25],[14,14,14,14,15,15,15,15,16,16,16,16,17,17,17,17,18,18,18,18,19,19,19,19,20,20,20,20,21,21,21,21,22,22,22,22,23,23,23,23,24,24,24,24,25,25,25,25,10,11,12,13]]}
{"nodes":["clk input","rst input","a input","b input","opcode input","result output","add_mod submodule","sub_mod submodule","and_mod submodule","or_mod submodule"],"connectivity":[[2,3,2,3,2,3,2,3,8,9,7,6],[6,6,7,7,8,8,9,9,5,5,5,5]]}
{"nodes":["clk input","rst input","enable input","clk_out output","u_divider submodule","u_output_control submodule"],"connectivity":[[0,1,2,4,5],[4,4,5,5,3]]}
{"nodes":["clk_in input","rst_n input","clk_out output","u_toggle submodule","u_output_control submodule"],"connectivity":[[0,1,3,4],[3,3,4,2]]}
{"nodes":["clk input","reset input","op_code input","operand_a input","operand_b input","result output","u_alu_add submodule","u_alu_subtract submodule","u_alu_and submodule","u_alu_or submodule"],"connectivity":[[4,3,4,3,4,3,4,3,2,9,8,7,6],[6,6,7,7,8,8,9,9,5,5,5,5,5]]}
{"nodes":["clk input","rst input","x input","y input","result output","u_divider submodule","u_accumulator submodule"],"connectivity":[[2,3,5,0,1,6],[5,5,6,6,6,4]]}
{"nodes":["clk input","sel input","in_data input","default_data input","rst input","out_data output","ctl_logic submodule","data_select submodule"],"connectivity":[[1,4,0,4,3,2,6,7],[6,6,7,7,7,7,7,5]]}
{"nodes":["A input","B input","Sum output","Carry_out output","adder0 submodule","adder1 submodule","adder2 submodule","adder3 submodule"],"connectivity":[[1,0,4,1,0,5,1,0,1,6,0,4,6,7,5,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","reset input","divided_clk output","tff submodule","cc submodule"],"connectivity":[[0,1,3,4],[3,3,4,2]]}
{"nodes":["clk input","sel input","data1 input","data2 input","data3 input","out_data output","mux1 submodule","mux2 submodule","mux3 submodule"],"connectivity":[[2,1,0,3,1,0,4,1,0,6,8,1,7],[6,6,6,7,7,7,8,8,8,5,5,5,5]]}
{"nodes":["A input","B input","Sum output","Carry_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,1,4,0,1,5,0,1,6,0,7,6,5,4,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","rst input","d0 input","d1 input","d2 input","d3 input","q0 output","q1 output","q2 output","q3 output","sr0 submodule","sr1 submodule","sr2 submodule","sr3 submodule"],"connectivity":[[0,2,1,3,0,1,0,4,1,5,0,1,10,11,12,13],[10,10,10,11,11,11,12,12,12,13,13,13,6,7,8,9]]}
{"nodes":["clk input","rst input","mode input","in_a input","in_b input","result output","and_op submodule","or_op submodule","xor_op submodule","shift_op submodule"],"connectivity":[[0,3,1,4,0,3,1,4,0,3,1,4,0,3,1,4,6,7,9,2,8],[6,6,6,6,7,7,7,7,8,8,8,8,9,9,9,9,5,5,5,5,5]]}
{"nodes":["operand_a input","operand_b input","ctrl input","result output","zero output","u_adder submodule","u_subtractor submodule","u_and submodule","u_or submodule","u_xor submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,6,5,8,2,9,7,6,5,8,2,9,7],[5,5,6,6,7,7,8,8,9,9,3,3,3,3,3,3,4,4,4,4,4,4]]}
{"nodes":["data_in input","pattern input","match output","bc0 submodule","bc1 submodule","bc2 submodule","bc3 submodule","bc4 submodule","bc5 submodule","bc6 submodule","bc7 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,8,3,9,7,6,4,5,10],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["input_a input","input_b input","op_select input","result output","u_adder submodule","u_subtractor submodule","u_result_selector submodule"],"connectivity":[[0,1,0,1,4,2,5,6],[4,4,5,5,6,6,6,3]]}
{"nodes":["clk input","rst input","v0 input","v1 input","v2 input","addend input","sum0 output","sum1 output","sum2 output","ae0 submodule","ae1 submodule","ae2 submodule"],"connectivity":[[5,0,1,2,5,0,3,1,5,0,1,4,9,10,11],[9,9,9,9,10,10,10,10,11,11,11,11,6,7,8]]}
{"nodes":["clk input","rst input","mode input","a input","b input","result output","u_adder submodule","u_and_module submodule"],"connectivity":[[3,4,3,4,2,6,7,1],[6,6,7,7,5,5,5,5]]}
{"nodes":["a input","b input","sum output","carry_out output","adder_lower submodule","adder_upper submodule"],"connectivity":[[0,1,0,4,1,5,4,5],[4,4,5,5,5,2,2,3]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,1,4,0,5,1,0,1,6,0,7,5,4,6,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["X input","Y input","Sum output","Carry_out output","add_inst submodule"],"connectivity":[[1,0,4,4],[4,4,2,3]]}
{"nodes":["a input","b input","product output","mult8_inst1 submodule","mult8_inst2 submodule","mult8_inst3 submodule","mult8_inst4 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,5,4,6,3],[3,3,4,4,5,5,6,6,2,2,2,2]]}
{"nodes":["clk input","sel input","out output","counter0 submodule","counter1 submodule","counter2 submodule","counter3 submodule","mux_0 submodule","mux_1 submodule","mux_2 submodule","mux_3 submodule"],"connectivity":[[0,0,0,0,1,3,1,4,5,1,6,1,10,7,8,9],[3,4,5,6,7,7,8,8,9,9,10,10,2,2,2,2]]}
{"nodes":["clk input","duty_cycle input","pwm_out output","cc submodule","po submodule"],"connectivity":[[0,0,3,1,4],[3,4,4,4,2]]}
{"nodes":["clk input","reset input","enable input","sel input","counter_out output","counter0 submodule","counter1 submodule","counter2 submodule","mux0 submodule","mux1 submodule","mux2 submodule"],"connectivity":[[2,0,1,2,0,1,2,0,1,5,3,6,3,3,7,8,10,9],[5,5,5,6,6,6,7,7,7,8,8,9,9,10,10,4,4,4]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,8,12,9,5,6,10,7,11,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["a input","b input","cin input","sum output","cout output","fa0 submodule","fa1 submodule","fa2 submodule","fa3 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,5,7,6,8,8],[5,5,5,6,6,6,7,7,7,8,8,8,3,3,3,3,4]]}
{"nodes":["clk input","sel input","data1 input","data2 input","data3 input","out output","ds1 submodule","ds2 submodule","ds3 submodule"],"connectivity":[[2,1,0,3,1,0,4,1,0,6,8,1,7],[6,6,6,7,7,7,8,8,8,5,5,5,5]]}
{"nodes":["clk input","rst input","a input","b input","op_code input","result output","zero_flag output","adder submodule","subtractor submodule","ander submodule","orer submodule","zero_det submodule"],"connectivity":[[2,3,2,3,2,3,2,3,10,9,7,8,10,9,7,8,11],[7,7,8,8,9,9,10,10,11,11,11,11,5,5,5,5,6]]}
{"nodes":["a0 input","a1 input","a2 input","a3 input","b0 input","b1 input","b2 input","b3 input","sum0 output","sum1 output","sum2 output","sum3 output","AU0 submodule","AU1 submodule","AU2 submodule","AU3 submodule"],"connectivity":[[0,4,5,1,6,2,3,7,12,13,14,15],[12,12,13,13,14,14,15,15,8,9,10,11]]}
{"nodes":["in input","parity_bit output","g1 submodule","g2 submodule","g3 submodule","g4 submodule","g5 submodule","g6 submodule","g7 submodule"],"connectivity":[[0,0,0,0,3,2,5,4,6,7,8],[2,3,4,5,6,6,7,7,8,8,1]]}
{"nodes":["a input","b input","ctrl input","result output","carry_out output","addsub_unit submodule","andor_unit submodule","result_mux submodule"],"connectivity":[[0,2,1,0,1,5,2,6,7,5,2],[5,5,5,6,6,7,7,7,3,4,4]]}
{"nodes":["clk input","rst input","op_code input","data_a input","data_b input","result output","adder submodule","subtractor submodule","multiplier submodule","divider submodule"],"connectivity":[[3,4,3,4,3,4,3,4,8,6,7,9],[6,6,7,7,8,8,9,9,5,5,5,5]]}
{"nodes":["clk input","clear input","load input","data_in input","data_out output"],"connectivity":[[3],[4]]}
{"nodes":["clk input","sel input","in0 input","in1 input","in2 input","in3 input","out output","ds0 submodule","ds1 submodule","ds2 submodule","ds3 submodule"],"connectivity":[[2,1,0,0,1,3,4,1,0,1,0,5,10,8,9,7],[7,7,7,8,8,8,9,9,9,10,10,10,6,6,6,6]]}
{"nodes":["data input","parity_bit output","stage1_1 submodule","stage1_2 submodule","stage1_3 submodule","stage1_4 submodule","stage2_1 submodule","stage2_2 submodule","final_stage submodule"],"connectivity":[[0,0,0,0,2,3,5,4,6,7,8],[2,3,4,5,6,6,7,7,8,8,1]]}
{"nodes":["a input","b input","gt output","lt output","eq output","u_greater_than submodule","u_less_than submodule","u_equal_to submodule"],"connectivity":[[0,1,0,1,0,1,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["clk input","rst input","op_code input","a input","b input","result output","add submodule","subtract submodule","and_logic submodule","or_logic submodule","control submodule"],"connectivity":[[3,4,3,4,3,4,3,4,6,0,1,2,8,7,9,10],[6,6,7,7,8,8,9,9,10,10,10,10,10,10,10,5]]}
{"nodes":["signals input","encoded output"],"connectivity":[[],[]]}
{"nodes":["clk input","op input","a input","b input","result output","u_adder submodule","u_subtractor submodule","u_bitwise_and submodule","u_bitwise_or submodule"],"connectivity":[[2,3,2,3,2,3,2,3,5,7,8,6],[5,5,6,6,7,7,8,8,4,4,4,4]]}
{"nodes":["clk input","rst input","div_select input","clk_out output","div2 submodule","div4 submodule","div8 submodule"],"connectivity":[[0,1,0,1,0,1,6,0,4,5,2],[4,4,5,5,6,6,3,3,3,3,3]]}
{"nodes":["clk input","rst input","q output","u0 submodule","u1 submodule","u2 submodule","u3 submodule"],"connectivity":[[0,1,3,0,1,4,3,0,1,0,1,5,3,4,3,5,4,6],[3,3,4,4,4,5,5,5,5,6,6,6,6,6,2,2,2,2]]}
{"nodes":["X input","Y input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,1,4,0,5,1,0,6,1,0,5,6,7,4,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","rst input","en input","sel input","out output","u0 submodule","u1 submodule","u2 submodule","u3 submodule"],"connectivity":[[2,0,1,0,2,1,2,0,1,0,2,1,8,2,7,6,5],[5,5,5,6,6,6,7,7,7,8,8,8,4,4,4,4,4]]}
{"nodes":["A input","B input","S output","C_out output","cla1 submodule","cla2 submodule","cla3 submodule","cla4 submodule"],"connectivity":[[1,0,4,1,0,5,1,0,6,1,0,4,7,6,5,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["X input","Y input","Sum output","Carry_out output","add_inst submodule"],"connectivity":[[1,0,4,4],[4,4,2,3]]}
{"nodes":["X input","Y input","P output","sa0 submodule","sa1 submodule","sa2 submodule","sa3 submodule","sa4 submodule","sa5 submodule","sa6 submodule","sa7 submodule"],"connectivity":[[1,0,1,3,0,4,1,0,1,5,0,1,6,0,1,7,0,1,8,0,1,9,0,10],[3,3,4,4,4,5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,2]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,12,9,10,5,11,7,8,6,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","sel input","input0 input","input1 input","out0 output","out1 output","out_sel0 submodule","out_sel1 submodule"],"connectivity":[[2,1,0,3,2,1,0,3,6,7],[6,6,6,6,7,7,7,7,4,5]]}
{"nodes":["clk input","clear input","enable input","out output","rc submodule","ar submodule"],"connectivity":[[2,1,0,1,4,5],[4,4,4,5,5,3]]}
{"nodes":["clk input","brightness input","pwm_out output","dcs submodule","pwm_gen submodule"],"connectivity":[[1,3,0,4],[3,4,4,2]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,5,11,8,7,10,12,6,9,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["CLK_in input","RST input","TRIG input","PULSE_10ns output","PULSE_100ns output","PULSE_1us output","pulse_10 submodule","pulse_100 submodule","pulse_1000 submodule"],"connectivity":[[1,0,2,1,0,2,1,0,2,6,7,8],[6,6,6,7,7,7,8,8,8,3,4,5]]}
{"nodes":["Data input","Shift_amount input","Shift_dir input","Shifted_data output","left_shift submodule","right_shift submodule"],"connectivity":[[0,1,0,1,4,5,2],[4,4,5,5,3,3,3]]}
{"nodes":["A input","B input","S output","C_out output","cla1 submodule","cla2 submodule","cla3 submodule","cla4 submodule"],"connectivity":[[1,0,4,1,0,1,5,0,6,1,0,4,6,5,7,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["a input","b input","Bin input","d output","Bout output","sub16_inst1 submodule","sub16_inst2 submodule"],"connectivity":[[0,6,1,0,2,1,6,5,5],[5,5,5,6,6,6,3,3,4]]}
{"nodes":["op_code input","operandA input","operandB input","result output","zero output","add_module submodule","sub_module submodule","and_module submodule","or_module submodule"],"connectivity":[[2,1,2,1,2,1,2,1,7,6,5,8,7,6,5,8],[5,5,6,6,7,7,8,8,3,3,3,3,4,4,4,4]]}
{"nodes":["X input","Y input","P output","mul0 submodule","mul1 submodule","mul2 submodule","mul3 submodule","mul4 submodule","mul5 submodule","mul6 submodule","mul7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,4,3,8,10,9,6,5,7],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["A input","B input","op_code input","result output","overflow output","adder_instance submodule","subtractor_instance submodule","and_instance submodule","or_instance submodule","xor_instance submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,8,6,5,2,7,9,6,5,2],[5,5,6,6,7,7,8,8,9,9,3,3,3,3,3,3,4,4,4]]}
{"nodes":["clk input","sel input","src1 input","src2 input","out output","buf1 submodule","buf2 submodule","def submodule"],"connectivity":[[2,0,3,0,0,6,7,1,5],[5,5,6,6,7,4,4,4,4]]}
{"nodes":["in input","out output","valid output","enc1 submodule"],"connectivity":[[0,3,3],[3,1,2]]}
{"nodes":["A input","B input","Cin input","Sum output","Cout output","bit_0_to_7 submodule","bit_8_to_15 submodule","bit_16_to_23 submodule","bit_24_to_31 submodule"],"connectivity":[[1,2,0,1,5,0,1,6,0,7,1,0,7,6,8,5,8],[5,5,5,6,6,6,7,7,7,8,8,8,3,3,3,3,4]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,10,8,12,7,5,6,11,9,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["CLK_in input","RST input","BIN_OUT output","GRAY_OUT output","ONE_HOT_OUT output","bc submodule","gc submodule","ohe submodule"],"connectivity":[[1,0,5,5,5,6,7],[5,5,6,7,2,3,4]]}
{"nodes":["clk input","sel input","in0 input","in1 input","in2 input","in3 input","out output","s0 submodule","s1 submodule","s2 submodule","s3 submodule"],"connectivity":[[2,1,0,0,1,3,4,1,0,1,0,5,9,10,7,8],[7,7,7,8,8,8,9,9,9,10,10,10,6,6,6,6]]}
{"nodes":["clk input","rst_n input","data_in1 input","data_in2 input","valid_in input","valid_out output","data_out output","u_multiplier submodule","u_valid_control submodule"],"connectivity":[[0,1,4,2,3,4,0,1,8,7],[7,7,7,7,7,8,8,8,5,6]]}
{"nodes":["X input","P output","gen1 submodule","gen2 submodule","gen3 submodule","gen4 submodule"],"connectivity":[[0,0,0,0,2,5,4,3],[2,3,4,5,1,1,1,1]]}
{"nodes":["A input","B input","P output","AS0 submodule","AS1 submodule","AS2 submodule","AS3 submodule","AS4 submodule","AS5 submodule","AS6 submodule","AS7 submodule"],"connectivity":[[1,0,3,1,0,1,4,0,5,1,0,1,6,0,7,1,0,8,1,0,9,1,0,10],[3,3,4,4,4,5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,2]]}
{"nodes":["x input","y input","bin input","diff output","bout output","rbs1 submodule","bls1 submodule","bls2 submodule","bls3 submodule"],"connectivity":[[0,1,2,0,1,5,0,1,6,0,7,1,6,7,5,8,8],[5,5,5,6,6,6,7,7,7,8,8,8,3,3,3,3,4]]}
{"nodes":["A input","B input","Opcode input","Result output","Overflow output","adder submodule","subtractor submodule","ander submodule","orer submodule","xorer submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,9,7,8,5,6,5,6],[5,5,6,6,7,7,8,8,9,9,3,3,3,3,3,4,4]]}
{"nodes":["A input","B input","mode input","result output","carry_out output","add_inst submodule","sub_inst submodule","and_inst submodule"],"connectivity":[[1,0,1,0,1,0,2,6,7,5,2,6,5],[5,5,6,6,7,7,3,3,3,3,4,4,4]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,8,10,11,12,9,6,5,7,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["data input","even_parity output","u_parity_calculator submodule","u_output_management submodule"],"connectivity":[[0,2,3],[2,3,1]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,4,1,0,5,1,0,6,1,0,4,5,6,7,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,12,7,10,11,5,9,8,6,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","carry_out output","add submodule","sub submodule","band submodule","bor submodule"],"connectivity":[[3,2,3,2,3,2,3,2,9,7,6,8,6],[6,6,7,7,8,8,9,9,4,4,4,4,5]]}
{"nodes":["clk input","rst_n input","data1_in input","data2_in input","valid_in input","valid_out output","data_out output","u_multiplier submodule","u_valid_output submodule"],"connectivity":[[0,1,3,4,2,7,0,1,8,7],[7,7,7,7,7,8,8,8,5,6]]}
{"nodes":["clk input","ctrl input","out output","u0 submodule","u1 submodule","u2 submodule","u3 submodule"],"connectivity":[[0,0,0,0,6,4,1,3,5],[3,4,5,6,2,2,2,2,2]]}
{"nodes":["clk input","rst_n input","ctrl input","pwm_out output","u_pulse_gen submodule","u_duty_ctrl submodule"],"connectivity":[[0,1,2,0,4,1,5],[4,4,5,5,5,5,3]]}
{"nodes":["clk input","reset input","start_value input","done_signal output","dec submodule","zd submodule"],"connectivity":[[2,0,1,4,5],[4,4,4,5,3]]}
{"nodes":["A input","B input","Cin input","Sum output","Cout output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,2,0,5,1,0,6,1,0,7,1,0,5,6,8,7,8],[5,5,5,6,6,6,7,7,7,8,8,8,3,3,3,3,4]]}
{"nodes":["clk input","reset input","load input","up_down input","data_in input","count_out output","init submodule","load_unit submodule","counter submodule"],"connectivity":[[0,1,0,4,6,7,2,0,3,6,7,1,8],[6,6,7,7,7,7,7,8,8,8,8,8,5]]}
{"nodes":["x input","y input","bin input","diff output","bout output","rbs1 submodule","bla_slice1 submodule"],"connectivity":[[0,1,2,0,1,5,5,6,6],[5,5,5,6,6,6,3,3,4]]}
{"nodes":["clk input","rst input","x0 input","x1 input","y0 input","y1 input","acc0 output","acc1 output","mac0 submodule","mac1 submodule"],"connectivity":[[4,0,1,2,3,5,0,1,8,9],[8,8,8,8,9,9,9,9,6,7]]}
{"nodes":["BIN_IN input","RST input","COUNT_UP output","COUNT_DOWN output","COUNT_DOUBLE output","count_up submodule","count_down submodule","count_double submodule"],"connectivity":[[1,0,1,0,1,0,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["input_data input","parity_bit output","high_part submodule","low_part submodule"],"connectivity":[[0,0,2,3],[2,3,1,1]]}
{"nodes":["X input","Y input","P output","adder0 submodule","adder1 submodule","adder_final submodule"],"connectivity":[[1,0,1,0,3,4,5],[3,3,4,4,5,5,2]]}
{"nodes":["x input","y input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,1,2,0,1,5,0,1,6,0,1,7,0,1,8,9,0,1,0,1,10,11,1,0,8,7,11,9,6,5,12,10,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["A input","B input","S output","C_out output","cla1 submodule","cla2 submodule","cla3 submodule","cla4 submodule"],"connectivity":[[1,0,4,1,0,5,1,0,6,1,0,4,5,6,7,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["input_sel input","input_en input","data_in0 input","data_in1 input","data_in2 input","data_in3 input","data_out output","u_input_selector submodule","u_output_control submodule"],"connectivity":[[5,0,2,3,4,7,1,8],[7,7,7,7,7,8,8,6]]}
{"nodes":["clk input","reset input","q output","u0 submodule","u1 submodule","u2 submodule"],"connectivity":[[0,1,3,0,1,3,0,4,1,3,5,4],[3,3,4,4,4,5,5,5,5,2,2,2]]}
{"nodes":["multiplicand input","multiplier input","accumulator input","result output","overflow_flag output","mult_inst submodule","add_inst submodule","ovf_inst submodule"],"connectivity":[[1,0,2,5,6,6,7],[5,5,6,6,7,3,4]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,8,5,12,6,9,11,10,7,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["a input","b input","equal output","comp_upper submodule","comp_lower submodule"],"connectivity":[[0,1,0,1,4,3],[3,3,4,4,2,2]]}
{"nodes":["clk input","rst_n input","bit_in input","valid_in input","detect_out output","u_shift_register submodule","u_pattern_match submodule","u_output_control submodule"],"connectivity":[[3,2,0,1,5,0,6,1,7],[5,5,5,5,6,7,7,7,4]]}
{"nodes":["a input","b input","op input","result output","u_adder submodule","u_subtractor submodule","u_and submodule","u_or submodule"],"connectivity":[[0,1,0,1,0,1,0,1,4,6,5,7],[4,4,5,5,6,6,7,7,3,3,3,3]]}
{"nodes":["A input","B input","P output","pp_gen0 submodule","pp_gen1 submodule","pp_gen2 submodule","pp_gen3 submodule","adder submodule"],"connectivity":[[1,0,1,0,1,0,1,0,5,3,6,4,7],[3,3,4,4,5,5,6,6,7,7,7,7,2]]}
{"nodes":["op_code input","x input","y input","result output","u_adder submodule","u_subtractor submodule","u_and submodule","u_or submodule"],"connectivity":[[1,2,1,2,1,2,1,2,0,7,4,6,5],[4,4,5,5,6,6,7,7,3,3,3,3,3]]}
{"nodes":["X input","Y input","P output","mult0 submodule","mult1 submodule","mult2 submodule","mult3 submodule","mult4 submodule","mult5 submodule","mult6 submodule","mult7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,9,5,6,4,8,10,7,3],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["a input","b input","c input","d input","sum output","ab0 submodule","ab1 submodule","ab2 submodule"],"connectivity":[[0,1,2,5,6,3,7],[5,5,6,6,7,7,4]]}
{"nodes":["clk input","rst input","sel input","data0 input","data1 input","data2 input","data3 input","out output","sel0 submodule","sel1 submodule","sel2 submodule","sel3 submodule"],"connectivity":[[0,2,1,3,4,0,2,1,0,5,2,1,6,0,2,1,8,9,2,10,11],[8,8,8,8,9,9,9,9,10,10,10,10,11,11,11,11,7,7,7,7,7]]}
{"nodes":["clk input","rst input","write_enable input","data_in0 input","data_in1 input","read_sel0 input","read_sel1 input","data_out0 output","data_out1 output","reg0 submodule","reg1 submodule"],"connectivity":[[5,0,1,3,2,0,1,6,2,4,9,10],[9,9,9,9,9,10,10,10,10,10,7,8]]}
{"nodes":["en input","in input","out output","oe0 submodule","oe1 submodule","oe2 submodule"],"connectivity":[[1,0,1,0,1,0,3,5,4],[3,3,4,4,5,5,2,2,2]]}
{"nodes":["clk input","rst input","rx0 input","rx1 input","tx_en0 input","tx_en1 input","tx_data0 input","tx_data1 input","tx0 output","tx1 output","rx_ready0 output","rx_ready1 output","uart_rx0 submodule","uart_rx1 submodule","uart_tx0 submodule","uart_tx1 submodule"],"connectivity":[[0,1,2,0,1,3,6,0,1,4,7,5,0,1,14,15,12,13],[12,12,12,13,13,13,14,14,14,14,15,15,15,15,8,9,10,11]]}
{"nodes":["a input","b input","op input","result output","u_and submodule","u_adder submodule","u_subtractor submodule"],"connectivity":[[0,1,0,1,0,1,6,4,2,5],[4,4,5,5,6,6,3,3,3,3]]}
{"nodes":["in input","out0 output","out1 output","not_gate0 submodule","not_gate1 submodule"],"connectivity":[[0,3,3,4],[3,4,1,2]]}
{"nodes":["clk input","reset input","hours output","minutes output","seconds output","clk_div submodule","sec_cnt submodule","min_cnt submodule","hr_cnt submodule"],"connectivity":[[0,1,0,5,1,0,6,1,0,7,1,8,7,6],[5,5,6,6,6,7,7,7,8,8,8,2,3,4]]}
{"nodes":["clk input","rst_n input","duty_cycle input","pwm_out output","u_cycle_counter submodule","u_compare_logic submodule"],"connectivity":[[0,1,4,2,5],[4,4,5,5,3]]}
{"nodes":["a input","b input","Bin input","d output","Bout output","sub16_inst1 submodule","sub16_inst2 submodule"],"connectivity":[[0,6,1,0,2,1,5,6,5],[5,5,5,6,6,6,3,3,4]]}
{"nodes":["clk input","op_select input","a input","b input","result output","u_adder submodule","u_subtractor submodule","u_and_module submodule"],"connectivity":[[2,3,2,3,2,3,5,6,7],[5,5,6,6,7,7,4,4,4]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,4,1,0,5,1,0,6,1,0,4,7,5,6,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","rst input","op_select input","operand1 input","operand2 input","result output","carry_borrow output","adder submodule","subtractor submodule"],"connectivity":[[4,3,4,3,7,8,8,7],[7,7,8,8,5,5,6,6]]}
{"nodes":["data input","even_parity output","odd_parity output","epm submodule","opm submodule"],"connectivity":[[0,0,3,4],[3,4,1,2]]}
{"nodes":["A input","B input","Sum output","Carry_out output","add0 submodule","add1 submodule","add2 submodule","add3 submodule"],"connectivity":[[1,0,4,1,0,5,1,0,6,1,0,4,5,7,6,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","duty_cycle input","pwm_out output","dcc submodule","psg submodule"],"connectivity":[[0,1,3,0,4],[3,3,4,4,2]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,1,4,0,5,1,0,1,6,0,5,6,4,7,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,4,1,0,1,5,0,6,1,0,7,4,6,5,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,4,1,0,1,5,0,6,1,0,6,4,7,5,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["op_a input","op_b input","op_sel input","result output","carry_out output","add_mod submodule","sub_mod submodule","and_mod submodule","or_mod submodule"],"connectivity":[[0,1,0,1,0,1,0,1,2,7,6,5,8,2,7,6,5,8],[5,5,6,6,7,7,8,8,3,3,3,3,3,4,4,4,4,4]]}
{"nodes":["a input","b input","clk input","start input","y output","ready output","lower_mult submodule","upper_mult submodule"],"connectivity":[[0,1,0,1,6,7],[6,6,7,7,4,4]]}
{"nodes":["clk input","a input","b input","mode input","result output","u_comparator submodule","u_selector submodule"],"connectivity":[[1,2,1,5,2,3,6],[5,5,6,6,6,6,4]]}
{"nodes":["clk input","rst input","data_in input","valid_in input","crc_out output","valid_out output","crc_ce1 submodule","crc_ce2 submodule","crc_ce3 submodule","crc_ce4 submodule"],"connectivity":[[2,0,1,2,0,1,2,0,1,2,0,1,9,8,6,7],[6,6,6,7,7,7,8,8,8,9,9,9,4,4,4,4]]}
{"nodes":["clk input","rst_n input","duty_cycle input","pwm_out output","u_counter submodule","u_comparator submodule"],"connectivity":[[0,1,4,2,5],[4,4,5,5,3]]}
{"nodes":["clk input","op_sel input","a input","b input","result output","u_adder_logic submodule","u_subtractor_logic submodule","u_result_register submodule"],"connectivity":[[2,3,2,3,6,1,0,5,7],[5,5,6,6,7,7,7,7,4]]}
{"nodes":["clk input","reset input","mode input","hour_inc input","hours output","hc submodule","mc submodule"],"connectivity":[[6,0,3,1,2,5],[5,5,5,5,6,4]]}
{"nodes":["mode input","a input","b input","result output","u_adder submodule","u_and submodule"],"connectivity":[[1,2,1,2,0,5,4],[4,4,5,5,3,3,3]]}
{"nodes":["CLK_in input","RST input","PWM_25 output","PWM_50 output","PWM_75 output","pwm_25_module submodule","pwm_50_module submodule","pwm_75_module submodule"],"connectivity":[[1,0,1,0,1,0,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["clk input","amp input","wave_out output","am submodule","wo submodule"],"connectivity":[[0,1,3,0,4],[3,3,4,4,2]]}
{"nodes":["X input","Y input","Z output","AND0 submodule","AND1 submodule","AND2 submodule","AND3 submodule","AND4 submodule","AND5 submodule","AND6 submodule","AND7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,6,8,10,3,5,9,7,4],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["clk input","rst input","op_code input","data_a input","data_b input","result output","valid output","add_mod submodule","sub_mod submodule","and_mod submodule","or_mod submodule"],"connectivity":[[3,4,3,4,3,4,3,4,8,7,9,10],[7,7,8,8,9,9,10,10,5,5,5,5]]}
{"nodes":["clk input","reset input","rotate_direction input","data_in input","data_out output","u_rotate_left submodule","u_rotate_right submodule"],"connectivity":[[3,3,6,5,2],[5,6,4,4,4]]}
{"nodes":["clk input","rst_n input","data_in0 input","data_in1 input","data_in2 input","data_in3 input","valid_in input","valid_out output","data_out output","u_data_reducer submodule","u_valid_generator submodule"],"connectivity":[[2,3,4,5,6,0,1,10,9],[9,9,9,9,10,10,10,7,8]]}
{"nodes":["A input","B input","Sum output","Diff output","Product output","add_inst submodule","sub_inst submodule","mul_inst submodule"],"connectivity":[[1,0,1,0,1,0,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["clk input","rst input","a input","b input","op_sel input","result output","u_adder submodule","u_subtractor submodule","u_ander submodule"],"connectivity":[[2,3,2,3,2,3,7,8,6],[6,6,7,7,8,8,5,5,5]]}
{"nodes":["X input","Y input","P output","ppg0 submodule","ppg1 submodule","ppg2 submodule","ppg3 submodule","add0 submodule","add1 submodule","add2 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,4,3,5,7,6,8,9],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,2]]}
{"nodes":["x input","y input","product output","mul8_inst1 submodule","mul8_inst2 submodule","mul8_inst3 submodule","mul8_inst4 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,6,4,5,3],[3,3,4,4,5,5,6,6,2,2,2,2]]}
{"nodes":["X input","Y input","Sum output","Overflow output","fa_inst submodule"],"connectivity":[[1,0,4,4],[4,4,2,3]]}
{"nodes":["clk input","rst input","sel input","data1 input","data2 input","out output","mux1 submodule","mux2 submodule","mux_default submodule"],"connectivity":[[3,0,2,1,0,4,2,1,0,2,1,7,8,6],[6,6,6,6,7,7,7,7,8,8,8,5,5,5]]}
{"nodes":["clk input","input_a input","input_b input","product output","u_multiplier_logic submodule","u_product_register submodule"],"connectivity":[[1,2,4,0,5],[4,4,5,5,3]]}
{"nodes":["select input","data1 input","data2 input","out_data output","u_select_logic submodule","u_output_register submodule"],"connectivity":[[1,2,0,4,5],[4,4,4,5,3]]}
{"nodes":["A input","B input","Sum output","Carry_out output","cla1 submodule","cla2 submodule","cla3 submodule","cla4 submodule","cla5 submodule","cla6 submodule","cla7 submodule","cla8 submodule"],"connectivity":[[1,0,4,1,0,1,5,0,6,1,0,1,7,0,1,8,0,9,1,0,10,1,0,4,9,5,6,10,7,11,8,11],[4,4,5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,2,2,2,2,2,2,2,2,3]]}
{"nodes":["X input","Y input","P output","mul0 submodule","mul1 submodule","mul2 submodule","mul3 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,4,5,3,6],[3,3,4,4,5,5,6,6,2,2,2,2]]}
{"nodes":["clk input","rst input","data_a input","data_b input","out_data output","load submodule","add submodule","multiply submodule","save submodule"],"connectivity":[[2,3,0,1,5,0,6,3,0,0,7,8],[5,5,5,5,6,6,7,7,7,8,8,4]]}
{"nodes":["clk input","rst input","load input","data1 input","data2 input","out1 output","out2 output","reg1 submodule","reg2 submodule"],"connectivity":[[3,0,1,2,4,0,1,2,7,8],[7,7,7,7,8,8,8,8,5,6]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","add_mod submodule","sub_mod submodule","logic_mod submodule","res_mux submodule"],"connectivity":[[3,2,3,2,3,2,1,7,5,6,1,8],[5,5,6,6,7,7,7,8,8,8,8,4]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,7,5,11,8,6,9,12,10,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","rst input","op1 input","op2 input","operation input","result output","error output","adder submodule","subtractor submodule","multiplier submodule","divider submodule"],"connectivity":[[3,2,3,2,3,2,3,2,10,8,9,7,10,8,7,9],[7,7,8,8,9,9,10,10,5,5,5,5,6,6,6,6]]}
{"nodes":["A input","B input","S output","C_out output","cla1 submodule","cla2 submodule","cla3 submodule","cla4 submodule"],"connectivity":[[1,0,4,1,0,1,5,0,6,1,0,4,7,5,6,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["a input","b input","cin input","sum output","cout output","add submodule","correct submodule"],"connectivity":[[0,2,1,5,6,6],[5,5,5,6,3,4]]}
{"nodes":["A input","B input","P output","adder1 submodule","adder2 submodule","adder3 submodule"],"connectivity":[[1,0,1,0,3,4,5],[3,3,4,4,5,5,2]]}
{"nodes":["A input","B input","opcode input","result output","carry_out output","zero_out output","add_unit submodule","sub_unit submodule","and_unit submodule","or_unit submodule","xor_unit submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,6,2,7,9,8,10,6,2,7,9,8,10,6,2,7,9,8,10],[6,6,7,7,8,8,9,9,10,10,3,3,3,3,3,3,4,4,4,4,4,4,5,5,5,5,5,5]]}
{"nodes":["clk input","rst input","amplitude input","wave_out output","rg submodule","ac submodule"],"connectivity":[[5,2,0,1,2,0,4,4],[4,4,4,4,5,5,5,3]]}
{"nodes":["clk input","reset input","shift_dir input","enable input","data_out output","u_shift_logic submodule","u_shift_register submodule"],"connectivity":[[6,2,3,0,5,1,6],[5,5,6,6,6,6,4]]}
{"nodes":["clk input","reset input","count_out output","counter submodule","resetter submodule"],"connectivity":[[0,1,3,1,4],[3,3,4,4,2]]}
{"nodes":["data input","parity_bit output","sub1 submodule","sub2 submodule","sub3 submodule","sub4 submodule"],"connectivity":[[0,0,0,0,3,5,4,2],[2,3,4,5,1,1,1,1]]}
{"nodes":["X input","Y input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,4,1,0,1,5,0,1,6,0,4,6,5,7,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","rst input","div_factor input","phase_shift input","mul_factor input","duty_cycle input","clk_out output","clkdiv submodule","ps submodule","fm submodule","dca submodule","os submodule"],"connectivity":[[0,1,2,7,3,8,4,9,5,10,11],[7,7,7,8,8,9,9,10,10,11,6]]}
{"nodes":["A input","B input","Cin input","Sum output","Cout output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,2,0,5,1,0,6,1,0,7,1,0,5,8,7,6,8],[5,5,5,6,6,6,7,7,7,8,8,8,3,3,3,3,4]]}
{"nodes":["clk input","rst_n input","out_pulse output","u_counter submodule","u_pulse_gen submodule"],"connectivity":[[0,1,3,0,1,4],[3,3,4,4,4,2]]}
{"nodes":["op_sel input","a input","b input","result output","zero_flag output","u_adder submodule","u_subtractor submodule","u_and_logic submodule","u_or_logic submodule","u_xor_logic submodule"],"connectivity":[[1,2,1,2,1,2,1,2,1,2,0,5,9,6,8,7,0,5,9,6,8,7],[5,5,6,6,7,7,8,8,9,9,3,3,3,3,3,3,4,4,4,4,4,4]]}
{"nodes":["data_in input","parity_out output","u_xor0 submodule","u_xor1 submodule","u_xor2 submodule","u_xor3 submodule","u_final_xor submodule"],"connectivity":[[0,0,0,0,5,3,2,4,6],[2,3,4,5,6,6,6,6,1]]}
{"nodes":["x input","y input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,1,2,0,5,1,0,1,6,7,1,0,8,1,0,0,1,9,0,1,10,11,1,0,8,12,9,7,6,5,11,10,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","rst input","op_mode input","data1 input","data2 input","result output","overflow_flag output","adder_unit submodule","subtractor_unit submodule"],"connectivity":[[3,4,3,4,8,7,2,7,2,8],[7,7,8,8,5,5,5,6,6,6]]}
{"nodes":["x input","y input","product output","HA0_0 submodule","HA1_0 submodule","HA2_0 submodule"],"connectivity":[[0,1,3,0,1,4,1,0,5],[3,3,4,4,4,5,5,5,2]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","adder submodule","subtractor submodule","ander submodule","orer submodule"],"connectivity":[[3,2,3,2,3,2,3,2,7,5,6,8],[5,5,6,6,7,7,8,8,4,4,4,4]]}
{"nodes":["a input","b input","result output","xor_bit0 submodule","xor_bit1 submodule","xor_bit2 submodule","xor_bit3 submodule","xor_bit4 submodule","xor_bit5 submodule","xor_bit6 submodule","xor_bit7 submodule","xor_bit8 submodule","xor_bit9 submodule","xor_bit10 submodule","xor_bit11 submodule","xor_bit12 submodule","xor_bit13 submodule","xor_bit14 submodule","xor_bit15 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,5,14,3,15,16,13,11,7,10,12,18,8,9,17,4,6],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,11,11,12,12,13,13,14,14,15,15,16,16,17,17,18,18,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2]]}
{"nodes":["data_in input","parity_out output","u_first_pair submodule","u_second_pair submodule"],"connectivity":[[0,0,2,3],[2,3,1,1]]}
{"nodes":["en input","x input","y input","sum output","u_adder submodule","u_control submodule"],"connectivity":[[1,2,4,0,5],[4,4,5,5,3]]}
{"nodes":["clk input","rst input","sel input","data1 input","data2 input","data3 input","out1 output","out2 output","p1 submodule","p2 submodule","p3 submodule"],"connectivity":[[3,0,2,1,0,4,2,1,5,0,2,1,9,8,2,10,8,2,9],[8,8,8,8,9,9,9,9,10,10,10,10,6,6,6,6,7,7,7]]}
{"nodes":["clk input","sel input","data1 input","data2 input","data3 input","data4 input","output_data output","pass1 submodule","pass2 submodule","pass3 submodule","pass4 submodule"],"connectivity":[[2,1,0,3,1,0,4,1,0,5,1,0,7,9,10,8],[7,7,7,8,8,8,9,9,9,10,10,10,6,6,6,6]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,1,4,0,1,5,0,6,1,0,6,7,4,5,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","rst input","a input","b input","mode input","result output","u_adder submodule","u_subtractor submodule","u_ander submodule"],"connectivity":[[2,3,2,3,2,3,7,8,6],[6,6,7,7,8,8,5,5,5]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,1,4,0,5,1,0,6,1,0,7,5,4,6,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["multiplicand input","multiplier input","product output","add0 submodule","add1 submodule","add2 submodule"],"connectivity":[[1,0,0,1,3,4,1,0,5],[3,3,4,4,4,5,5,5,2]]}
{"nodes":["A input","B input","ctrl input","result output","adder_inst submodule","and_inst submodule"],"connectivity":[[1,0,1,0,5,2,4],[4,4,5,5,3,3,3]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,5,8,11,6,9,12,10,7,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["A input","B input","ctrl input","result output","carry output","u0 submodule","u1 submodule","u2 submodule","u3 submodule","u4 submodule","result_mux submodule","carry_mux submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,7,8,2,9,6,5,8,2,9,10,11],[5,5,6,6,7,7,8,8,9,9,10,10,10,10,10,10,11,11,11,3,4]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,4,1,0,1,5,0,1,6,0,7,4,5,6,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","opcode input","a input","b input","result output","u_adder submodule","u_subtractor submodule","u_and submodule","u_or submodule"],"connectivity":[[2,3,2,3,2,3,2,3,5,8,7,6],[5,5,6,6,7,7,8,8,4,4,4,4]]}
{"nodes":["clk input","rst input","data_in input","shift_dir input","data_out output","u_left_shifter submodule","u_right_shifter submodule"],"connectivity":[[2,2,6,3,5],[5,6,4,4,4]]}
{"nodes":["data input","ctrl input","parity output"],"connectivity":[[0,1],[2,2]]}
{"nodes":["X input","Y input","P output","mult0 submodule","mult1 submodule","mult2 submodule","mult3 submodule","mult4 submodule","mult5 submodule","mult6 submodule","mult7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,10,9,4,3,6,5,8,7],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["a input","b input","result output","xor_slice0 submodule","xor_slice1 submodule","xor_slice2 submodule","xor_slice3 submodule","xor_slice4 submodule","xor_slice5 submodule","xor_slice6 submodule","xor_slice7 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,10,4,9,5,8,6,7,3],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["clk input","reset input","enable input","sel input","count output","u0 submodule","u1 submodule","u2 submodule"],"connectivity":[[2,0,1,2,0,1,2,0,1,6,7,5],[5,5,5,6,6,6,7,7,7,4,4,4]]}
{"nodes":["a input","b input","gt output","lt output","eq output","comp_slice1 submodule","comp_slice2 submodule","comp_slice3 submodule","comp_slice4 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,5,6,7,8,5,6,7,8,5,6,7,8],[5,5,6,6,7,7,8,8,2,2,2,2,3,3,3,3,4,4,4,4]]}
{"nodes":["clk input","op input","a input","b input","result output","u_adder submodule","u_subtractor submodule","u_and submodule","u_or submodule"],"connectivity":[[2,3,2,3,2,3,2,3,5,6,8,7],[5,5,6,6,7,7,8,8,4,4,4,4]]}
{"nodes":["a input","b input","op_code input","result output","u0 submodule","u1 submodule","u2 submodule","u3 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,7,6,5,4],[4,4,5,5,6,6,7,7,3,3,3,3]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,6,12,8,7,11,5,9,10,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","rst_n input","duty_cycle input","pwm_out output","u_clock_divider submodule","u_duty_cycle_controller submodule"],"connectivity":[[0,1,1,0,4,2,5],[4,4,5,5,5,5,3]]}
{"nodes":["CLK_in input","RST input","PWM_25 output","PWM_50 output","PWM_75 output","generate_pwm_25 submodule","generate_pwm_50 submodule","generate_pwm_75 submodule"],"connectivity":[[1,0,1,0,1,0,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["clk input","rst input","data_in input","data_out output","u_buffer submodule","u_averager submodule"],"connectivity":[[2,0,1,4,0,1,5],[4,4,4,5,5,5,3]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","add_op submodule","sub_op submodule","and_op submodule","or_op submodule"],"connectivity":[[3,2,3,2,3,2,3,2,5,6,7,8],[5,5,6,6,7,7,8,8,4,4,4,4]]}
{"nodes":["clk input","rst input","x0 input","x1 input","y0 input","y1 input","p0 output","p1 output","mu0 submodule","mu1 submodule"],"connectivity":[[4,0,1,2,3,5,0,1,8,9],[8,8,8,8,9,9,9,9,6,7]]}
{"nodes":["clk input","rst_n input","duty_cycle input","pwm_enable input","pwm_out output","u_pwm_generator submodule","u_control submodule","u_duty_cycle_comparator submodule"],"connectivity":[[7,1,0,2,0,3,1,1,0,6,2,5],[5,5,5,5,6,6,6,7,7,7,7,4]]}
{"nodes":["sel input","d0 input","d1 input","d2 input","d3 input","y output","mux0 submodule","mux1 submodule","mux2 submodule","mux3 submodule"],"connectivity":[[3,1,0,4,2,3,0,1,2,4,3,0,1,4,2,3,0,1,2,4,7,9,6,8],[6,6,6,6,6,7,7,7,7,7,8,8,8,8,8,9,9,9,9,9,5,5,5,5]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,1,4,0,1,5,0,6,1,0,6,5,4,7,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","rst input","dividend input","divisor input","quotient output","remainder output","u_divider submodule","u_remainder submodule"],"connectivity":[[2,3,2,3,6,7],[6,6,7,7,4,5]]}
{"nodes":["clk input","rst input","operand_a input","operand_b input","op_select input","result output","zero_flag output","add_mod submodule","sub_mod submodule","and_mod submodule","or_mod submodule"],"connectivity":[[3,2,3,2,3,2,3,2,9,8,7,10,9,8,7,10],[7,7,8,8,9,9,10,10,5,5,5,5,6,6,6,6]]}
{"nodes":["data_in input","parity_out output","stage0 submodule","stage1 submodule","stage2 submodule","stage3 submodule","stage4 submodule","stage5 submodule","stage6 submodule"],"connectivity":[[0,0,0,0,2,3,5,4,6,7,8],[2,3,4,5,6,6,7,7,8,8,1]]}
{"nodes":["clk input","amp_ctrl input","wave_out output","am submodule","wo submodule"],"connectivity":[[1,0,0,3,4],[3,3,4,4,2]]}
{"nodes":["clk input","op_code input","a input","b input","result output","u_adder submodule","u_subtractor submodule","u_and submodule","u_or submodule"],"connectivity":[[2,3,2,3,2,3,2,3,5,7,6,8],[5,5,6,6,7,7,8,8,4,4,4,4]]}
{"nodes":["a input","d output","and0 submodule","and1 submodule","and2 submodule","and3 submodule"],"connectivity":[[0,0,0,0,2,5,3,4],[2,3,4,5,1,1,1,1]]}
{"nodes":["clk input","rst input","op_code input","operand_a input","operand_b input","result output","zero output","overflow output","adder submodule","subtractor submodule","multiplier submodule","divider submodule"],"connectivity":[[4,3,4,3,4,3,4,3,9,11,8,10,9,11,8,10,9,11,8,10],[8,8,9,9,10,10,11,11,5,5,5,5,6,6,6,6,7,7,7,7]]}
{"nodes":["x input","y input","Bin input","diff output","Bout output","sub8_inst1 submodule","sub8_inst2 submodule"],"connectivity":[[0,1,6,0,1,2,6,5,5],[5,5,5,6,6,6,3,3,4]]}
{"nodes":["clk input","rst input","num1 input","num2 input","product output","multiplier_stage0 submodule","multiplier_stage1 submodule","multiplier_stage2 submodule","multiplier_stage3 submodule","adder0 submodule","adder1 submodule","adder2 submodule"],"connectivity":[[3,2,3,2,3,2,3,2,6,5,7,9,10,8,11],[5,5,6,6,7,7,8,8,9,9,10,10,11,11,4]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,9,5,12,10,6,11,8,7,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","rst input","op_mode input","a input","b input","result output","u_adder submodule","u_subtractor submodule","u_and_module submodule"],"connectivity":[[3,4,3,4,3,4,6,7,8],[6,6,7,7,8,8,5,5,5]]}
{"nodes":["A input","B input","op_code input","result output","zero output","add_mod submodule","sub_mod submodule","and_mod submodule","or_mod submodule","xor_mod submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,2,9,8,5,7,6,2,9,8,5,7,6],[5,5,6,6,7,7,8,8,9,9,3,3,3,3,3,3,4,4,4,4,4,4]]}
{"nodes":["data input","shift_amt input","shift_dir input","out output","u_left_shift submodule","u_right_shift submodule"],"connectivity":[[0,1,0,1,4,2,5],[4,4,5,5,3,3,3]]}
{"nodes":["clk input","rst input","x00 input","x01 input","x10 input","x11 input","y00 input","y01 input","y10 input","y11 input","p00 output","p01 output","p10 output","p11 output","m00 submodule","m01 submodule","m10 submodule","m11 submodule"],"connectivity":[[6,0,1,2,3,0,1,7,4,8,0,1,9,0,1,5,14,15,16,17],[14,14,14,14,15,15,15,15,16,16,16,16,17,17,17,17,10,11,12,13]]}
{"nodes":["clk input","rst input","enable input","clear input","data_in input","data_out output","u_data_storing submodule","u_control_logic submodule"],"connectivity":[[2,0,4,0,3,1,6,7],[6,6,6,7,7,7,5,5]]}
{"nodes":["D input","S input","Mode input","Q output","right_inst submodule","left_inst submodule"],"connectivity":[[0,1,0,1,5,2,4],[4,4,5,5,3,3,3]]}
{"nodes":["clk input","rst input","v0 input","v1 input","v2 input","v3 input","w0 input","w1 input","w2 input","w3 input","sum0 output","sum1 output","sum2 output","sum3 output","AE0 submodule","AE1 submodule","AE2 submodule","AE3 submodule"],"connectivity":[[0,1,2,6,0,3,1,7,4,0,1,8,0,5,1,9,14,15,16,17],[14,14,14,14,15,15,15,15,16,16,16,16,17,17,17,17,10,11,12,13]]}
{"nodes":["a input","b input","eq output","gt output","lt output","eq_comp submodule","gt_comp submodule","lt_comp submodule"],"connectivity":[[0,1,0,1,0,1,5,5,6,5,7],[5,5,6,6,7,7,2,3,3,4,4]]}
{"nodes":["clk input","rst input","operand_a input","operand_b input","control input","result output","ADD submodule","SUB submodule","AND submodule","OR submodule"],"connectivity":[[3,2,3,2,3,2,3,2,8,9,6,7],[6,6,7,7,8,8,9,9,5,5,5,5]]}
{"nodes":["clk input","rst input","x0 input","x1 input","y0 input","y1 input","p0 output","p1 output","p2 output","p3 output","mult0 submodule","mult1 submodule","mult2 submodule","mult3 submodule"],"connectivity":[[4,0,1,2,4,3,0,1,5,0,1,2,3,5,0,1,10,11,12,13],[10,10,10,10,11,11,11,11,12,12,12,12,13,13,13,13,6,7,8,9]]}
{"nodes":["A input","B input","S output","Overflow output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,4,1,0,1,5,0,6,1,0,4,6,5,7,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","reset input","enable input","data_in input","data_out output","u_loader_control submodule","u_loader_register submodule"],"connectivity":[[2,3,5,0,1,6],[5,5,6,6,6,4]]}
{"nodes":["clk input","clear input","load input","data_in input","data_out output","u_register_control submodule","u_register_core submodule"],"connectivity":[[6,3,1,2,5,0,6],[5,5,5,5,6,6,4]]}
{"nodes":["clk input","rst_n input","input_a input","input_b input","mode_sel input","valid_out output","result output","u_mode_decoder submodule","u_logic_operation submodule","u_valid_signal_generator submodule"],"connectivity":[[4,2,3,7,0,1,9,8],[7,8,8,8,9,9,5,6]]}
{"nodes":["clk input","reset input","count output","inc submodule","r_control submodule"],"connectivity":[[0,1,3,0,1,4],[3,3,4,4,4,2]]}
{"nodes":["CLK_in input","RST input","PWM_25 output","PWM_50 output","PWM_75 output","pwm_module_25 submodule","pwm_module_50 submodule","pwm_module_75 submodule"],"connectivity":[[1,0,1,0,1,0,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["clk input","rst input","shift_dir input","data input","data_left output","data_right output","shift_l submodule","shift_r submodule"],"connectivity":[[3,0,2,1,3,0,2,1,6,7],[6,6,6,6,7,7,7,7,4,5]]}
{"nodes":["clk input","rst input","set input","d input","q output","ff0 submodule","ff1 submodule"],"connectivity":[[2,0,1,3,2,0,1,3,6,5],[5,5,5,5,6,6,6,6,4,4]]}
{"nodes":["X input","Y input","D output","B32 output","BLS1 submodule","BLS2 submodule"],"connectivity":[[1,0,4,1,0,4,5,4,5],[4,4,5,5,5,2,2,3,3]]}
{"nodes":["clk input","reset input","shift_dir input","data_in input","data_out output","u_shift_logic submodule","u_data_register submodule"],"connectivity":[[3,2,0,5,1,6],[5,5,6,6,6,4]]}
{"nodes":["clk input","reset input","binary_input input","gray_output output","u_binary_to_gray_logic submodule","u_gray_register submodule"],"connectivity":[[2,4,0,1,5],[4,5,5,5,3]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","add_mod submodule","and_mod submodule","or_mod submodule"],"connectivity":[[3,2,3,2,3,2,5,7,6],[5,5,6,6,7,7,4,4,4]]}
{"nodes":["a input","b input","cin input","sum output","cout output","gen submodule","add submodule"],"connectivity":[[0,2,1,0,5,1,6,5],[5,5,5,6,6,6,3,4]]}
{"nodes":["clk input","rst input","display_hours output","display_minutes output","display_seconds output","sec_count submodule","min_count submodule","hr_count submodule"],"connectivity":[[0,1,5,0,1,6,0,1,7,6,5],[5,5,6,6,6,7,7,7,2,3,4]]}
{"nodes":["a input","b input","carry_in input","sum output","carry_out output","u_adder_core submodule","u_carry_logic submodule","u_sum_logic submodule"],"connectivity":[[0,2,1,5,5,7,6],[5,5,5,6,7,3,4]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,7,10,9,6,8,12,5,11,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","sel input","data0 input","data1 input","data2 input","data3 input","out_data output","d0 submodule","d1 submodule","d2 submodule","d3 submodule"],"connectivity":[[1,2,3,1,4,1,5,1,8,10,7,9],[7,7,8,8,9,9,10,10,6,6,6,6]]}
{"nodes":["clk input","reset input","select input","clk_out output","status output","div50 submodule","div25 submodule","div10 submodule","div1 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,8,5,7,6],[5,5,6,6,7,7,8,8,3,3,3,3]]}
{"nodes":["clk input","rst input","op_code input","operand_a input","operand_b input","result output","add_mod submodule","sub_mod submodule","mul_mod submodule"],"connectivity":[[4,3,4,3,4,3,8,6,7],[6,6,7,7,8,8,5,5,5]]}
{"nodes":["clk input","reset input","binary_in input","gray_out output","u_binary_to_gray_logic submodule","u_gray_register submodule"],"connectivity":[[2,4,0,1,5],[4,5,5,5,3]]}
{"nodes":["A input","B input","op input","result output","carry_out output","zero output","add_sub_inst submodule","and_inst submodule","or_inst submodule","xor_inst submodule"],"connectivity":[[1,2,0,1,0,1,0,1,0,9,6,2,7,8,2,6,9,6,2,7,8],[6,6,6,7,7,8,8,9,9,3,3,3,3,3,4,4,5,5,5,5,5]]}
{"nodes":["clk_in input","rst input","divide_factor input","clk_out output","u_divider submodule","u_phase_adjuster submodule"],"connectivity":[[2,1,0,1,4,5],[4,4,4,5,5,3]]}
{"nodes":["clk input","rst input","div_factor input","div_clk output","pos_edge output","neg_edge output","clk_div submodule","edge_det submodule"],"connectivity":[[0,1,2,1,6,6,7,7],[6,6,6,7,7,3,4,5]]}
{"nodes":["x input","y input","Bin input","z output","Bout output","sub16_inst1 submodule","sub16_inst2 submodule"],"connectivity":[[0,1,6,0,1,2,5,6,5],[5,5,5,6,6,6,3,3,4]]}
{"nodes":["a input","b input","clk input","product output","ready output","mult16_inst1 submodule","mult16_inst2 submodule"],"connectivity":[[0,2,1,0,2,1,6,5],[5,5,5,6,6,6,3,3]]}
{"nodes":["a input","b input","eq output","gt output","lt output","cmp1 submodule","cmp2 submodule","cmp3 submodule","cmp4 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,7,5,8,6,7,5,8,6,7,5,8,6],[5,5,6,6,7,7,8,8,2,2,2,2,3,3,3,3,4,4,4,4]]}
{"nodes":["x input","y input","product output","ppg0 submodule","ppg1 submodule","ppg2 submodule","ppg3 submodule","fa0 submodule","fa1 submodule","fa2 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,4,3,5,8,7,9,6,8,7,9,8,7,9],[3,3,4,4,5,5,6,6,7,7,8,8,8,8,9,9,9,9,2,2,2]]}
{"nodes":["data input","parity_bit output","xor_00 submodule","xor_01 submodule","xor_02 submodule","xor_03 submodule","xor_04 submodule","xor_05 submodule","xor_06 submodule","xor_07 submodule","xor_10 submodule","xor_11 submodule","xor_12 submodule","xor_13 submodule","xor_20 submodule","xor_21 submodule","xor_final submodule"],"connectivity":[[0,0,0,0,0,0,0,0,2,3,5,4,6,7,9,8,11,10,12,13,15,14,16],[2,3,4,5,6,7,8,9,10,10,11,11,12,12,13,13,14,14,15,15,16,16,1]]}
{"nodes":["control input","data1 input","data2 input","comp_a input","comp_b input","selected_data output","u_comparator submodule","u_selector submodule"],"connectivity":[[4,3,1,2,6,0,7],[6,6,7,7,7,7,5]]}
{"nodes":["sel input","data0 input","data1 input","out output","MC submodule","DF submodule"],"connectivity":[[2,0,1,4,5],[4,4,4,5,3]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,11,9,12,7,5,6,10,8,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,6,11,12,5,10,9,7,8,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","duty_cycle input","freq input","pwm_out output","ds submodule","pl submodule"],"connectivity":[[0,1,2,4,0,5],[4,4,5,5,5,3]]}
{"nodes":["X input","Y input","Sum output","Carry_out output","add_inst submodule"],"connectivity":[[1,0,4,4],[4,4,2,3]]}
{"nodes":["clk input","rst input","op_code input","operand_a input","operand_b input","result output","carry_out output","add submodule","sub submodule","and_op submodule","or_op submodule"],"connectivity":[[4,3,4,3,4,3,4,3,8,9,10,7,8,7],[7,7,8,8,9,9,10,10,5,5,5,5,6,6]]}
{"nodes":["clk input","reset input","enable input","data_in input","data_out output","u_load_logic submodule","u_register_storage submodule"],"connectivity":[[6,2,3,5,0,1,6],[5,5,5,6,6,6,4]]}
{"nodes":["clk input","data_in input","sel input","data_out output","r0 submodule","r1 submodule","r2 submodule","r3 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,4,7,5,6],[4,4,5,5,6,6,7,7,3,3,3,3,3]]}
{"nodes":["clk input","duty_cycle input","pwm_out output","dcc submodule","pwm submodule"],"connectivity":[[0,1,3,0,4],[3,3,4,4,2]]}
{"nodes":["clk input","op_select input","data_a input","data_b input","result output","u_adder submodule","u_subtractor submodule"],"connectivity":[[2,3,2,3,1,5,6],[5,5,6,6,4,4,4]]}
{"nodes":["clk input","rst_n input","data_a input","data_b input","mode input","valid_out output","result output","u_mode_select submodule","u_bitwise_operation submodule","u_output_control submodule"],"connectivity":[[4,2,3,7,0,1,9,8],[7,8,8,8,9,9,5,6]]}
{"nodes":["a input","b input","cin input","sum output","cout output","stage0 submodule","stage1 submodule","stage2 submodule","stage3 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,6,5,8,7,8],[5,5,5,6,6,6,7,7,7,8,8,8,3,3,3,3,4]]}
{"nodes":["d input","binary_out output","valid output","encoder0 submodule","encoder1 submodule","encoder2 submodule","encoder3 submodule","encoder4 submodule","encoder5 submodule","encoder6 submodule","encoder7 submodule"],"connectivity":[[0,0,0,0,0,0,0,0,4,5,7,6,10,9,3,8,0],[3,4,5,6,7,8,9,10,1,1,1,1,1,1,1,1,2]]}
{"nodes":["sel input","in0 input","in1 input","out output","handle0 submodule","handle1 submodule"],"connectivity":[[1,2,5,0,4],[4,5,3,3,3]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,5,9,7,8,11,10,12,6,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","rst input","x0 input","x1 input","y0 input","y1 input","p00 output","p01 output","p10 output","p11 output","Mult00 submodule","Mult01 submodule","Mult10 submodule","Mult11 submodule"],"connectivity":[[4,2,5,2,4,3,5,3,10,11,12,13],[10,10,11,11,12,12,13,13,6,7,8,9]]}
{"nodes":["clk input","start input","divident input","divisor input","quotient output","remainder output","ready output","u_divider submodule","u_modulus submodule"],"connectivity":[[2,3,2,3,7,8],[7,7,8,8,4,5]]}
{"nodes":["clk input","rst input","mode input","operand_a input","operand_b input","result output","add_module submodule","subtract_module submodule","mode_mux submodule"],"connectivity":[[4,3,4,3,2,6,7,8],[6,6,7,7,8,8,8,5]]}
{"nodes":["A input","B input","P output","AS0 submodule","AS1 submodule","AS2 submodule","AS3 submodule","AS4 submodule","AS5 submodule","AS6 submodule","AS7 submodule"],"connectivity":[[1,0,1,3,0,4,1,0,1,5,0,6,1,0,1,7,0,1,8,0,1,9,0,10],[3,3,4,4,4,5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,2]]}
{"nodes":["A input","B input","P output","stage0 submodule","stage1 submodule","stage2 submodule","stage3 submodule","add0 submodule","add1 submodule","add_final submodule"],"connectivity":[[1,0,1,0,1,0,1,0,3,4,6,5,7,8,9],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,2]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,4,1,0,1,5,0,1,6,0,4,7,6,5,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["a input","b input","product output","sa0 submodule","sa1 submodule","sa2 submodule","sa3 submodule","sa4 submodule","sa5 submodule","sa6 submodule","sa7 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,10,9,3,4,5,6,7,8],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["A input","B input","Sum output","Overflow output","add_inst submodule"],"connectivity":[[1,0,4,4],[4,4,2,3]]}
{"nodes":["clk input","rst_n input","data_a input","data_b input","start input","ready output","product output","u_control_unit submodule","u_multiplier_core submodule","u_ready_signal submodule"],"connectivity":[[4,0,1,2,7,0,1,3,0,7,1,9,8],[7,7,7,8,8,8,8,8,9,9,9,5,6]]}
{"nodes":["CLK input","RST input","LOAD input","EN input","D input","Q output","CO output","cnt_logic submodule"],"connectivity":[[4,1,3,2,0,7,7],[7,7,7,7,7,5,6]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,5,8,11,12,9,7,10,6,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["A input","B input","Opcode input","Result output","Overflow output","add_inst submodule","sub_inst submodule","bitwise_inst submodule"],"connectivity":[[1,0,1,0,1,0,2,7,5,6,2,6,5],[5,5,6,6,7,7,3,3,3,3,4,4,4]]}
{"nodes":["x input","y input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,1,2,0,1,5,0,1,6,7,1,0,8,1,0,0,1,9,0,1,10,0,1,11,5,7,9,11,10,12,8,6,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","rst input","sel input","in0 input","in1 input","in2 input","in3 input","out output"],"connectivity":[[5,3,4,6],[7,7,7,7]]}
{"nodes":["a input","b input","product output","flag_upper_nonzero output","flag_product_zero output"],"connectivity":[[0,1,0,1,0,1],[2,2,3,3,4,4]]}
{"nodes":["in input","out output","valid output"],"connectivity":[[0],[2]]}
{"nodes":["clk input","rst_n input","signal_in input","rising_edge output","falling_edge output","u_dff submodule","u_rise_detector submodule","u_fall_detector submodule"],"connectivity":[[2,0,1,5,2,0,1,5,2,0,1,6,7],[5,5,5,6,6,6,6,7,7,7,7,3,4]]}
{"nodes":["a input","b input","bin input","diff output","bout output","rbs1 submodule","bss_slice1 submodule","bss_slice2 submodule","bss_slice3 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,6,7,8,5,8],[5,5,5,6,6,6,7,7,7,8,8,8,3,3,3,3,4]]}
{"nodes":["a input","b input","sum output","overflow output","u_adder_logic submodule","u_overflow_logic submodule"],"connectivity":[[0,1,0,4,1,4,5],[4,4,5,5,5,2,3]]}
{"nodes":["A input","B input","opcode input","result output","zero output","add_inst submodule","sub_inst submodule","mul_inst submodule","and_inst submodule","or_inst submodule","xor_inst submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,7,5,10,8,9,6,7,5,10,8,9,6],[5,5,6,6,7,7,8,8,9,9,10,10,3,3,3,3,3,3,4,4,4,4,4,4]]}
{"nodes":["CLK_in input","RST input","CLK_sec output","CLK_min output","CLK_hour output","sec_generator submodule","minute_generator submodule","hour_generator submodule"],"connectivity":[[1,0,1,5,6,1,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["data_in input","parity_bit output"],"connectivity":[[],[]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","and_op submodule","or_op submodule","add_op submodule","sub_op submodule"],"connectivity":[[3,2,3,2,3,2,3,2,6,7,5,8],[5,5,6,6,7,7,8,8,4,4,4,4]]}
{"nodes":["A input","B input","P output","mult0 submodule","mult1 submodule","mult2 submodule","mult3 submodule","add0 submodule","add1 submodule","add2 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,4,3,7,5,8,6,9],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,2]]}
{"nodes":["data input","even_parity output","u0 submodule","u1 submodule","u2 submodule"],"connectivity":[[0,0,2,3,4],[2,3,4,4,1]]}
{"nodes":["ctrl input","a input","b input","result output","u_adder submodule","u_subtractor submodule","u_and_gate submodule","u_or_gate submodule"],"connectivity":[[1,2,1,2,1,2,1,2,7,5,6,0,4],[4,4,5,5,6,6,7,7,3,3,3,3,3]]}
{"nodes":["clk input","rst input","duty_cycle input","period input","pwm_out output","dc submodule","sg submodule"],"connectivity":[[3,0,1,2,5,3,0,1,6],[5,5,5,5,6,6,6,6,4]]}
{"nodes":["A input","B input","Sum output","Overflow output","sum_inst submodule"],"connectivity":[[1,0,4,4],[4,4,2,3]]}
{"nodes":["operand1 input","operand2 input","ctrl input","result output","carry_borrow output","adder submodule","subtractor submodule","and_gate submodule","or_gate submodule"],"connectivity":[[1,0,1,0,1,0,1,0,7,5,6,2,8,5,2,6],[5,5,6,6,7,7,8,8,3,3,3,3,3,4,4,4]]}
{"nodes":["CLK input","RST input","PWM_25 output","PWM_50 output","PWM_75 output","duty_25 submodule","duty_50 submodule","duty_75 submodule"],"connectivity":[[1,0,1,0,1,0,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["in input","out output","ins_0 submodule","ins_1 submodule","ins_2 submodule","ins_3 submodule"],"connectivity":[[0,0,0,0,3,4,2,0,5],[2,3,4,5,1,1,1,1,1]]}
{"nodes":["operand_a input","operand_b input","op_select input","result output","u_alu_add submodule","u_alu_sub submodule","u_alu_and submodule","u_alu_or submodule","u_alu_xor submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,5,4,2,8,6,7],[4,4,5,5,6,6,7,7,8,8,3,3,3,3,3,3]]}
{"nodes":["a input","b input","gt output","lt output","eq output","u_comparator_logic submodule","u_greater_than_logic submodule","u_less_than_logic submodule"],"connectivity":[[0,1,0,1,0,1,6,5,5,7,5],[5,5,6,6,7,7,2,2,3,3,4]]}
{"nodes":["data input","parity_bit output"],"connectivity":[[],[]]}
{"nodes":["A input","B input","Sum output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,4,1,0,1,5,0,6,1,0,4,6,7,5,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["in0 input","in1 input","in2 input","in3 input","sel input","out output","selection0 submodule","selection1 submodule","selection2 submodule","selection3 submodule"],"connectivity":[[0,4,4,1,2,4,4,3,8,9,7,6],[6,6,7,7,8,8,9,9,5,5,5,5]]}
{"nodes":["clk input","sel input","src1 input","src2 input","src3 input","src4 input","out_data output","mux1 submodule","mux2 submodule","mux3 submodule","mux4 submodule"],"connectivity":[[2,1,0,1,0,3,1,0,4,0,1,5,10,9,7,1,8],[7,7,7,8,8,8,9,9,9,10,10,10,6,6,6,6,6]]}
{"nodes":["clk input","rst_n input","duty_cycle input","update input","valid_pwm output","pwm_out output","u_duty_cycle_register submodule","u_pwm_generator submodule","u_valid_pwm_generator submodule"],"connectivity":[[3,1,0,2,0,6,1,7,0,1,8,7],[6,6,6,6,7,7,7,8,8,8,4,5]]}
{"nodes":["data input","parity output"],"connectivity":[[],[]]}
{"nodes":["a input","b input","ctrl input","result output","carry_out output","adder_unit submodule","subtractor_unit submodule","and_unit submodule","or_unit submodule","xor_unit submodule"],"connectivity":[[0,1,0,1,0,1,0,1,0,1,5,8,7,9,2,6,5,8,7,9,2,6],[5,5,6,6,7,7,8,8,9,9,3,3,3,3,3,3,4,4,4,4,4,4]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","add_module submodule","sub_module submodule","and_module submodule","or_module submodule"],"connectivity":[[3,2,3,2,3,2,3,2,6,7,8,5],[5,5,6,6,7,7,8,8,4,4,4,4]]}
{"nodes":["op input","a input","b input","result output","and_op submodule","or_op submodule","xor_op submodule","add_op submodule","selector submodule"],"connectivity":[[1,2,1,2,1,2,1,2,4,0,5,7,6,8],[4,4,5,5,6,6,7,7,8,8,8,8,8,3]]}
{"nodes":["CLK_in input","RST input","PWM_10 output","PWM_50 output","PWM_90 output","pwm_10_module submodule","pwm_50_module submodule","pwm_90_module submodule"],"connectivity":[[1,0,1,0,1,0,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["clk input","rst_n input","pwm_in input","total_period input","pwm_out output","u_duty_cycle_counter submodule","u_total_period_counter submodule"],"connectivity":[[2,0,1,0,3,1,2,5,6,3],[5,5,5,6,6,6,4,4,4,4]]}
{"nodes":["data_in input","clk input","rst_n input","data_out output","u_data_sampler submodule","u_phase_adjuster submodule","u_data_outputter submodule"],"connectivity":[[0,1,2,4,1,2,1,5,2,6],[4,4,4,5,5,5,6,6,6,3]]}
{"nodes":["op1 input","op2 input","mode input","result output","carry_borrow output","add_module submodule","sub_module submodule"],"connectivity":[[1,0,1,0,2,6,5,2,6,5],[5,5,6,6,3,3,3,4,4,4]]}
{"nodes":["clk input","rst input","a input","b input","mode input","result output","u_adder submodule","u_subtractor submodule","u_and submodule","u_or submodule","u_xor submodule"],"connectivity":[[2,3,2,3,2,3,2,3,2,3,6,9,10,8,7],[6,6,7,7,8,8,9,9,10,10,5,5,5,5,5]]}
{"nodes":["data input","parity_bit output","stage1_0 submodule","stage1_1 submodule","stage1_2 submodule","stage1_3 submodule","stage2_0 submodule","stage2_1 submodule","final_stage submodule"],"connectivity":[[0,0,0,0,2,3,5,4,7,6,8],[2,3,4,5,6,6,7,7,8,8,1]]}
{"nodes":["clk input","rst_n input","bit_a input","bit_b input","mode input","valid_in input","valid_out output","result output","u_bit_processor submodule","u_bit_counter submodule","u_result_storage submodule"],"connectivity":[[4,2,5,3,5,0,1,8,0,9,1,10,8],[8,8,8,8,9,9,9,10,10,10,10,6,7]]}
{"nodes":["A input","B input","Sum output","Carry_out output","add_inst submodule"],"connectivity":[[1,0,4,4],[4,4,2,3]]}
{"nodes":["in1 input","in2 input","and_out output","or_out output","u_bitwise_and submodule","u_bitwise_or submodule"],"connectivity":[[1,0,1,0,4,5],[4,4,5,5,2,3]]}
{"nodes":["in input","sum output","mult_0 submodule","mult_1 submodule","mult_2 submodule","mult_3 submodule","adder_0 submodule"],"connectivity":[[0,0,0,0,2,5,3,4,6],[2,3,4,5,6,6,6,6,1]]}
{"nodes":["X input","Y input","P output","M0 submodule","M1 submodule","M2 submodule","M3 submodule","M4 submodule","M5 submodule","M6 submodule","M7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,5,6,7,4,10,9,8,3],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["clk input","rst input","binary_input input","gray_output output","u_conversion submodule","u_output_register submodule"],"connectivity":[[2,4,0,1,5],[4,5,5,5,3]]}
{"nodes":["X input","Y input","P output","add0 submodule","add1 submodule","add2 submodule"],"connectivity":[[1,0,3,1,0,1,4,0,5],[3,3,4,4,4,5,5,5,2]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,1,4,0,5,1,0,6,1,0,6,5,7,4,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","sel input","in0 input","in1 input","in2 input","in3 input","out output","mux8_1 submodule","mux16_1 submodule"],"connectivity":[[2,1,3,4,1,5,8,1,7],[7,7,7,8,8,8,6,6,6]]}
{"nodes":["op_sel input","op_a input","op_b input","result output","u_adder submodule","u_subtractor submodule","u_and submodule","u_or submodule","u_xor submodule"],"connectivity":[[1,2,1,2,1,2,1,2,1,2,7,4,6,5,8],[4,4,5,5,6,6,7,7,8,8,3,3,3,3,3]]}
{"nodes":["X input","Y input","P output","adder0 submodule","adder1 submodule","adder2 submodule"],"connectivity":[[1,0,3,1,0,1,4,0,5],[3,3,4,4,4,5,5,5,2]]}
{"nodes":["A input","B input","EQ output","GT output","LT output","BC0 submodule","BC1 submodule","BC2 submodule","BC3 submodule","BC4 submodule","BC5 submodule","BC6 submodule","BC7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,11,7,6,10,5,8,12,9,11,7,6,10,5,8,12,9,11,7,6,10,5,8,12,9],[5,5,6,6,7,7,8,8,9,9,10,10,11,11,12,12,2,2,2,2,2,2,2,2,3,3,3,3,3,3,3,3,4,4,4,4,4,4,4,4]]}
{"nodes":["data input","parity_bit output"],"connectivity":[[],[]]}
{"nodes":["clk input","rst input","in0 input","in1 input","sum output","carry_out output","bit_adder0 submodule","bit_adder1 submodule","bit_adder2 submodule","bit_adder3 submodule","bit_adder4 submodule","bit_adder5 submodule","bit_adder6 submodule","bit_adder7 submodule"],"connectivity":[[3,2,0,1,0,1,6,3,2,0,1,3,7,2,8,0,1,3,2,0,1,3,9,2,10,0,1,3,2,0,1,11,3,2,12,0,1,3,2,10,12,8,6,11,7,9,13,13],[6,6,6,6,7,7,7,7,7,8,8,8,8,8,9,9,9,9,9,10,10,10,10,10,11,11,11,11,11,12,12,12,12,12,13,13,13,13,13,4,4,4,4,4,4,4,4,5]]}
{"nodes":["a input","b input","mode input","result output","u_adder submodule","u_and submodule"],"connectivity":[[0,1,0,1,2,5,4],[4,4,5,5,3,3,3]]}
{"nodes":["clk input","duty_cycle input","pwm_out output","dc submodule","pwm submodule"],"connectivity":[[0,3,0,1,4],[3,4,4,4,2]]}
{"nodes":["clk input","rst input","op_code input","operand_a input","operand_b input","result output","add submodule","sub submodule","and_op submodule"],"connectivity":[[4,3,4,3,4,3,7,6,8],[6,6,7,7,8,8,5,5,5]]}
{"nodes":["d input","sel input","q output","u0 submodule","u1 submodule","u2 submodule","u3 submodule"],"connectivity":[[0,0,0,0,3,5,6,4],[3,4,5,6,2,2,2,2]]}
{"nodes":["clk input","reset input","load input","shift_dir input","data_in input","data_out output","u_shift_logic submodule","u_register_logic submodule"],"connectivity":[[7,4,3,2,6,0,1,7],[6,6,6,6,7,7,7,5]]}
{"nodes":["a input","b input","product output","fa0 submodule","fa1 submodule","fa2 submodule"],"connectivity":[[0,1,0,3,1,0,4,1,5],[3,3,4,4,4,5,5,5,2]]}
{"nodes":["clk input","reset input","en0 input","en1 input","en2 input","sel input","count_out output","counter0 submodule","counter1 submodule","counter2 submodule"],"connectivity":[[2,0,1,0,3,1,4,0,1,8,5,7],[7,7,7,8,8,8,9,9,9,6,6,6]]}
{"nodes":["x input","y input","opcode input","res output","zero_flag output","add_op submodule","sub_op submodule","and_op submodule","or_op submodule","xor_op submodule","not_op submodule","shl_op submodule","shr_op submodule"],"connectivity":[[0,1,0,1,0,1,0,1,0,1,0,0,0,6,11,8,12,9,7,10,5,6,11,8,12,9,7,10,5],[5,5,6,6,7,7,8,8,9,9,10,11,12,3,3,3,3,3,3,3,3,4,4,4,4,4,4,4,4]]}
{"nodes":["X input","Y input","P output","adder0 submodule","adder1 submodule","adder2 submodule"],"connectivity":[[1,0,1,3,0,4,1,0,5],[3,3,4,4,4,5,5,5,2]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","add_module submodule","sub_module submodule","and_unit submodule","or_unit submodule"],"connectivity":[[3,2,3,2,3,2,3,2,7,8,5,6],[5,5,6,6,7,7,8,8,4,4,4,4]]}
{"nodes":["clk input","rst_n input","duty_cycle input","pwm_out output","pwm_counter submodule","pwm_comparator submodule"],"connectivity":[[0,1,4,2,5],[4,4,5,5,3]]}
{"nodes":["clk input","op_a input","op_b input","mode input","result output","u_adder submodule","u_subtractor submodule","u_and_module submodule"],"connectivity":[[1,2,1,2,1,2,7,5,6],[5,5,6,6,7,7,4,4,4]]}
{"nodes":["clk input","operand_a input","operand_b input","mode input","result output","carry_out output","u_alu_and submodule","u_alu_or submodule","u_alu_add submodule","u_alu_subtract submodule"],"connectivity":[[2,1,2,1,2,1,2,1,8,6,7,9,8,9],[6,6,7,7,8,8,9,9,4,4,4,4,5,5]]}
{"nodes":["A input","B input","cin input","sum output","cout output","fa0 submodule","fa1 submodule","fa2 submodule","fa3 submodule","fa4 submodule","fa5 submodule","fa6 submodule","fa7 submodule"],"connectivity":[[2,1,0,1,5,0,1,6,0,7,1,0,1,8,0,9,1,0,1,10,0,11,1,0,7,5,10,9,11,8,6,12,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","sel input","data1 input","data2 input","data3 input","out1 output","ds1 submodule","ds2 submodule","ds3 submodule"],"connectivity":[[2,1,0,3,1,0,4,1,0,8,6,1,7],[6,6,6,7,7,7,8,8,8,5,5,5,5]]}
{"nodes":["op input","a input","b input","result output","u_adder submodule","u_subtractor submodule","u_and submodule","u_or submodule"],"connectivity":[[1,2,1,2,1,2,1,2,7,6,0,4,5],[4,4,5,5,6,6,7,7,3,3,3,3,3]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","decoder submodule","add_mod submodule","sub_mod submodule","and_mod submodule","or_mod submodule","res_mux submodule"],"connectivity":[[1,3,5,2,0,3,5,2,0,3,5,2,0,3,5,2,0,6,1,9,8,7,10],[5,6,6,6,6,7,7,7,7,8,8,8,8,9,9,9,9,10,10,10,10,10,4]]}
{"nodes":["clk input","sel input","data0 input","data1 input","data2 input","mux_out output","mux1 submodule","mux2 submodule","mux3 submodule"],"connectivity":[[0,2,3,0,4,0,7,8,1,6],[6,6,7,7,8,8,5,5,5,5]]}
{"nodes":["clk input","rst input","x0 input","x1 input","x2 input","sum0 output","sum1 output","sum2 output","ae0 submodule","ae1 submodule","ae2 submodule"],"connectivity":[[0,1,2,3,0,1,4,0,1,8,9,10],[8,8,8,9,9,9,10,10,10,5,6,7]]}
{"nodes":["operand1 input","operand2 input","op_select input","result output","u_adder submodule","u_subtractor submodule","u_result_select submodule"],"connectivity":[[1,0,1,0,2,5,4,6],[4,4,5,5,6,6,6,3]]}
{"nodes":["clk input","rst_n input","data_a input","data_b input","enable input","valid_out output","result output","u_input_control submodule","u_xor_logic submodule","u_output_control submodule"],"connectivity":[[2,0,1,3,4,7,4,0,1,9,8],[7,7,7,7,7,8,9,9,9,5,6]]}
{"nodes":["A input","B input","opcode input","result output","zero output","overflow output","add_mod submodule","sub_mod submodule","and_mod submodule","or_mod submodule","xor_mod submodule","not_mod submodule","nand_mod submodule","nor_mod submodule","xnor_mod submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,0,1,0,1,0,1,0,6,13,14,9,7,11,12,10,8,6,13,14,9,7,11,12,10,8,6,7],[6,6,7,7,8,8,9,9,10,10,11,12,12,13,13,14,14,3,3,3,3,3,3,3,3,3,4,4,4,4,4,4,4,4,4,5,5]]}
{"nodes":["clk input","rst input","enable input","counter_out output","logic_block submodule"],"connectivity":[[2,0,1,4],[4,4,4,3]]}
{"nodes":["clk input","reset input","out output","u0 submodule","u1 submodule","u2 submodule"],"connectivity":[[0,0,0,5],[3,4,5,2]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,4,1,0,5,1,0,6,1,0,7,4,6,5,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["a input","b input","op_code input","result output","u_adder submodule","u_subtractor submodule","u_and submodule","u_or submodule"],"connectivity":[[0,1,0,1,0,1,0,1,5,6,4,7],[4,4,5,5,6,6,7,7,3,3,3,3]]}
{"nodes":["clk input","rst input","op_code input","operand_a input","operand_b input","result output","add_module submodule","sub_module submodule","and_module submodule","or_module submodule"],"connectivity":[[4,3,4,3,4,3,4,3,8,7,6,9],[6,6,7,7,8,8,9,9,5,5,5,5]]}
{"nodes":["A input","B input","Sum output","Overflow output","adder0 submodule","adder1 submodule","adder2 submodule","adder3 submodule"],"connectivity":[[1,0,4,1,0,1,5,0,1,6,0,4,7,5,6,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["sel input","in0 input","in1 input","in2 input","in3 input","out output","mux0 submodule","mux1 submodule","mux2 submodule"],"connectivity":[[1,0,2,3,0,4,7,0,6,8],[6,6,6,7,7,7,8,8,8,5]]}
{"nodes":["clk input","op input","a input","b input","result output","u_alu_logic submodule","u_result_register submodule"],"connectivity":[[2,1,3,5,0,6],[5,5,5,6,6,4]]}
{"nodes":["in0 input","in1 input","in2 input","in3 input","in4 input","in5 input","in6 input","in7 input","sel input","out output","zero output","ch0 submodule","ch1 submodule","ch2 submodule","ch3 submodule","ch4 submodule","ch5 submodule","ch6 submodule","ch7 submodule"],"connectivity":[[0,1,2,3,4,5,6,7,11,17,13,16,12,15,14,18,11,17,13,16,12,15,14,18],[11,12,13,14,15,16,17,18,9,9,9,9,9,9,9,9,10,10,10,10,10,10,10,10]]}
{"nodes":["clk input","load input","data_in input","data_out output","u_shift_logic submodule","u_shift_register submodule"],"connectivity":[[5,2,1,0,4,1,5],[4,4,4,5,5,5,3]]}
{"nodes":["data input","parity output","ins_1 submodule","ins_2 submodule","ins_3 submodule","ins_4 submodule","ins_5 submodule","ins_6 submodule","ins_7 submodule"],"connectivity":[[0,0,0,0,2,3,4,5,6,7,8],[2,3,4,5,6,6,7,7,8,8,1]]}
{"nodes":["data1 input","data2 input","op_select input","result output","zero output","carry output","parity output","and_op submodule","or_op submodule","xor_op submodule","not_op submodule","add_op submodule","sub_op submodule","mul_op submodule","div_op submodule","shl_op submodule","shr_op submodule"],"connectivity":[[0,1,0,1,0,1,0,0,1,0,1,0,1,0,1,0,1,0,1,11,15,12,9,16,10,8,13,14,7,11,15,12,9,16,10,8,13,14,7,2,11,11,15,12,9,16,10,8,13,14,7],[7,7,8,8,9,9,10,11,11,12,12,13,13,14,14,15,15,16,16,3,3,3,3,3,3,3,3,3,3,4,4,4,4,4,4,4,4,4,4,5,5,6,6,6,6,6,6,6,6,6,6]]}
{"nodes":["a11 input","a12 input","a21 input","a22 input","b11 input","b12 input","b21 input","b22 input","c11 output","c12 output","c21 output","c22 output","mac1 submodule","mac2 submodule","mac3 submodule","mac4 submodule"],"connectivity":[[6,0,4,1,5,7,0,1,2,6,4,3,2,5,7,3,12,13,14,15],[12,12,12,12,13,13,13,13,14,14,14,14,15,15,15,15,8,9,10,11]]}
{"nodes":["clk input","rst input","d input","q output","u_pos_edge_ff submodule","u_neg_edge_ff submodule"],"connectivity":[[0,1,2,0,1,2,5,4],[4,4,4,5,5,5,3,3]]}
{"nodes":["A input","B input","op_code input","result output","carry_out output","add_inst submodule","sub_inst submodule","and_inst submodule"],"connectivity":[[1,0,1,0,1,0,7,6,5,6,5],[5,5,6,6,7,7,3,3,3,4,4]]}
{"nodes":["clk input","op_mode input","a input","b input","result output","u_adder submodule","u_subtractor submodule","u_and_gate submodule"],"connectivity":[[2,3,2,3,2,3,6,7,5],[5,5,6,6,7,7,4,4,4]]}
{"nodes":["x input","y input","z input","xor_out output","maj_out output","u_bitwise_xor submodule","u_majority_voter submodule"],"connectivity":[[0,1,0,2,1,5,6],[5,5,6,6,6,3,4]]}
{"nodes":["in input","out output","valid output"],"connectivity":[[],[]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","adder submodule","subtractor submodule","ander submodule","orer submodule"],"connectivity":[[3,2,3,2,3,2,3,2,6,5,8,7],[5,5,6,6,7,7,8,8,4,4,4,4]]}
{"nodes":["clk input","reset input","mode input","direction input","parallel_in input","serial_in input","data_out output","u_shift_logic submodule","u_load_logic submodule"],"connectivity":[[5,0,3,8,1,2,7,4,8],[7,7,7,7,7,8,8,8,6]]}
{"nodes":["clk input","rst_n input","mode_in input","led_out output","u_mode_decoder submodule","u_pattern_generator submodule","u_led_output_controller submodule"],"connectivity":[[2,0,4,1,5,0,1,6],[4,5,5,5,6,6,6,3]]}
{"nodes":["op input","a input","b input","result output","and_op submodule","or_op submodule","add_op submodule","sub_op submodule","mux submodule"],"connectivity":[[1,2,1,2,1,2,1,2,4,5,0,6,7,8],[4,4,5,5,6,6,7,7,8,8,8,8,8,3]]}
{"nodes":["clk input","rst_n input","out output","u_count_logic submodule","u_output_logic submodule"],"connectivity":[[0,1,3,4],[3,3,4,2]]}
{"nodes":["clk input","op_code input","a input","b input","result output","add_mod submodule","sub_mod submodule","and_mod submodule","or_mod submodule"],"connectivity":[[2,3,2,3,2,3,2,3,6,8,7,5],[5,5,6,6,7,7,8,8,4,4,4,4]]}
{"nodes":["a input","b input","eq output","gt output","lt output","comp0 submodule","comp1 submodule","comp2 submodule","comp3 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,8,6,5,7,7,8,6,5,7,8,6,5],[5,5,6,6,7,7,8,8,2,2,2,2,3,3,3,3,4,4,4,4]]}
{"nodes":["clk input","rst_n input","duty_ratio input","pwm_out output","u_duty_cycle submodule","u_pwm_output submodule"],"connectivity":[[0,2,1,4,0,1,5],[4,4,4,5,5,5,3]]}
{"nodes":["a input","b input","opcode input","result output","u_adder submodule","u_subtractor submodule","u_and_gate submodule","u_or_gate submodule"],"connectivity":[[0,1,0,1,0,1,0,1,6,5,2,7,4],[4,4,5,5,6,6,7,7,3,3,3,3,3]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,10,5,12,6,9,8,7,11,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","duty_cycle input","freq input","pwm_out output","dc submodule","pg submodule"],"connectivity":[[0,1,2,0,4,5],[4,4,5,5,5,3]]}
{"nodes":["clk input","rst input","a input","b input","cin input","sum output","cout output","fa0 submodule","fa1 submodule","fa2 submodule","fa3 submodule"],"connectivity":[[2,4,3,2,7,3,2,8,3,2,9,3,9,10,7,8,10],[7,7,7,8,8,8,9,9,9,10,10,10,5,5,5,5,6]]}
{"nodes":["clk input","reset input","binary_input input","gray_output output","u_gray_converter_logic submodule","u_gray_code_register submodule"],"connectivity":[[2,4,0,1,5],[4,5,5,5,3]]}
{"nodes":["clk input","reset input","q output","u0 submodule","u1 submodule","u2 submodule"],"connectivity":[[0,1,0,3,1,0,3,4,1,5,3,4],[3,3,4,4,4,5,5,5,5,2,2,2]]}
{"nodes":["op_sel input","a input","b input","result output","carry_out output","add submodule","sub submodule","and_mod submodule","or_mod submodule"],"connectivity":[[1,2,1,2,1,2,1,2,5,7,6,8,5,6],[5,5,6,6,7,7,8,8,3,3,3,3,4,4]]}
{"nodes":["clk input","reset input","op1 input","op2 input","add_sub input","result output","u_compute_logic submodule","u_result_register submodule"],"connectivity":[[2,3,4,6,0,1,7],[6,6,6,7,7,7,5]]}
{"nodes":["X input","Y input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,4,1,0,1,5,0,6,1,0,4,6,5,7,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["CLK_in input","RST input","OUT_SEC output","OUT_MIN output","OUT_HR output","counter_sec submodule","counter_min submodule","counter_hr submodule"],"connectivity":[[1,0,1,0,5,1,0,5,6,5,6,7],[5,5,6,6,6,7,7,7,7,2,3,4]]}
{"nodes":["A input","B input","op_code input","result output","carry_out output","add_inst submodule","sub_inst submodule","and_inst submodule","or_inst submodule","xor_inst submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,9,6,2,5,7,8,2,6,5],[5,5,6,6,7,7,8,8,9,9,3,3,3,3,3,3,4,4,4]]}
{"nodes":["clk input","sel input","src1 input","src2 input","out output","mux_s1 submodule","mux_s2 submodule"],"connectivity":[[2,1,0,1,0,3,5,1,6],[5,5,5,6,6,6,4,4,4]]}
{"nodes":["clk input","rst input","op_select input","a input","b input","result output","u_adder submodule","u_subtractor submodule"],"connectivity":[[3,4,3,4,2,6,7],[6,6,7,7,5,5,5]]}
{"nodes":["A input","B input","op_code input","result output","carry_out output","add_inst submodule","sub_inst submodule","and_inst submodule","or_inst submodule","xor_inst submodule","nor_inst submodule","result_selector submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,2,7,8,5,6,9,10,11,5,6,2],[5,5,6,6,7,7,8,8,9,9,10,10,11,11,11,11,11,11,11,3,4,4,4]]}
{"nodes":["a00 input","a01 input","a10 input","a11 input","b00 input","b01 input","b10 input","b11 input","c00 output","c01 output","c10 output","c11 output","mul_unit0 submodule","mul_unit1 submodule","mul_unit2 submodule","mul_unit3 submodule"],"connectivity":[[0,1,4,6,5,0,1,7,2,3,4,6,5,2,3,7,12,13,14,15],[12,12,12,12,13,13,13,13,14,14,14,14,15,15,15,15,8,9,10,11]]}
{"nodes":["clk input","rst input","mode input","a input","b input","result output","u_adder submodule","u_ander submodule"],"connectivity":[[3,4,3,4,2,7,6],[6,6,7,7,5,5,5]]}
{"nodes":["clk input","rst input","a input","b input","op_sel input","result output","u_adder submodule","u_and submodule"],"connectivity":[[2,3,2,3,4,6,7],[6,6,7,7,5,5,5]]}
{"nodes":["clk input","rst_n input","data_in input","seq_detected output","u_shift_reg submodule","u_seq_logic submodule"],"connectivity":[[2,0,1,4,5],[4,4,4,5,3]]}
{"nodes":["clk input","rst input","op1 input","op2 input","mode input","result output","ae_add submodule","ae_sub submodule"],"connectivity":[[3,2,3,2,7,6],[6,6,7,7,5,5]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,7,10,12,6,8,9,11,5,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","rst_n input","duty_cycle input","pwm_out output","u_timer submodule","u_signal_generator submodule"],"connectivity":[[0,1,4,2,5],[4,4,5,5,3]]}
{"nodes":["clk input","rst input","a input","b input","op_code input","result output","zero_flag output","u_adder submodule","u_subtractor submodule","u_bitwise_and submodule"],"connectivity":[[2,3,2,3,2,3,7,8,9,7,8,9],[7,7,8,8,9,9,5,5,5,6,6,6]]}
{"nodes":["clk input","rst input","input_a input","input_b input","enable_a input","enable_b input","accum_a output","accum_b output","acc_a submodule","acc_b submodule"],"connectivity":[[4,0,2,1,0,3,1,5,8,9],[8,8,8,8,9,9,9,9,6,7]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,4,1,0,5,1,0,6,1,0,4,5,6,7,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["in0 input","in1 input","in2 input","in3 input","sum output","adder1 submodule","adder2 submodule","adder_final submodule"],"connectivity":[[0,1,2,3,6,5,7],[5,5,6,6,7,7,4]]}
{"nodes":["X input","Y input","D output","B64 output","BLS1 submodule","BLS2 submodule"],"connectivity":[[1,0,4,1,0,4,5,5,4],[4,4,5,5,5,2,2,3,3]]}
{"nodes":["A input","B input","EQ output","eq0 submodule","eq1 submodule","eq2 submodule","eq3 submodule","eq4 submodule","eq5 submodule","eq6 submodule","eq7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,10,5,3,8,6,4,9,7],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["x input","y input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,1,2,0,1,5,0,1,6,0,1,7,0,1,8,0,1,9,0,1,10,0,1,11,8,9,10,12,6,11,5,7,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["a input","b input","op input","res output","status_flags output","add submodule","sub submodule","mul submodule","div submodule","and_gate submodule","or_gate submodule","xor_gate submodule"],"connectivity":[[0,1,0,1,0,1,0,1,0,1,0,1,0,1,9,10,8,5,6,11,7,7,6,8,5],[5,5,6,6,7,7,8,8,9,9,10,10,11,11,3,3,3,3,3,3,3,4,4,4,4]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,1,4,0,5,1,0,6,1,0,5,6,7,4,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["op_a input","op_b input","mode input","result output","carry_out output","adder_unit submodule","subtractor_unit submodule","and_unit submodule","or_unit submodule"],"connectivity":[[0,1,0,1,0,1,0,1,2,7,6,8,5,2,5,6],[5,5,6,6,7,7,8,8,3,3,3,3,3,4,4,4]]}
{"nodes":["a input","b input","op_sel input","result output","and_mod submodule","or_mod submodule","xor_mod submodule","not_mod submodule"],"connectivity":[[0,1,0,1,0,1,0,4,6,7,5],[4,4,5,5,6,6,7,3,3,3,3]]}
{"nodes":["data input","parity output","x0 submodule","x1 submodule","x2 submodule","x3 submodule","x4 submodule","x5 submodule","x6 submodule"],"connectivity":[[0,0,2,3,0,0,4,5,0,6,0,7,0,8],[2,3,3,4,4,5,5,6,6,7,7,8,8,1]]}
{"nodes":["clk input","rst input","data_in input","sel input","data_out0 output","data_out1 output","data_out2 output","data_out3 output","dc0 submodule","dc1 submodule","dc2 submodule","dc3 submodule"],"connectivity":[[2,0,3,1,2,0,3,1,2,0,3,1,2,0,3,1,8,9,10,11],[8,8,8,8,9,9,9,9,10,10,10,10,11,11,11,11,4,5,6,7]]}
{"nodes":["clk input","rst input","x0 input","x1 input","x2 input","x3 input","y0 input","y1 input","y2 input","y3 input","sum output","and0 submodule","and1 submodule","and2 submodule","and3 submodule"],"connectivity":[[6,2,7,3,4,8,9,5,12,11,13,14],[11,11,12,12,13,13,14,14,10,10,10,10]]}
{"nodes":["clk input","rst input","num0 input","num1 input","num2 input","den0 input","den1 input","den2 input","quo0 output","quo1 output","quo2 output","de0 submodule","de1 submodule","de2 submodule"],"connectivity":[[2,0,1,5,0,3,1,6,4,7,0,1,11,12,13],[11,11,11,11,12,12,12,12,13,13,13,13,8,9,10]]}
{"nodes":["clk input","op_code input","operand1 input","operand2 input","result output","adder submodule","subtractor submodule","ander submodule"],"connectivity":[[3,2,3,2,3,2,5,7,6],[5,5,6,6,7,7,4,4,4]]}
{"nodes":["operand1 input","operand2 input","mode input","result output","carry output","add_module submodule","sub_module submodule","and_op submodule","or_op submodule"],"connectivity":[[1,0,1,0,1,0,1,0,8,2,5,6,7,2,6,5],[5,5,6,6,7,7,8,8,3,3,3,3,3,4,4,4]]}
{"nodes":["clk input","rst input","op_sel input","a input","b input","result output","u_adder submodule","u_subtractor submodule","u_and_module submodule","u_or_module submodule"],"connectivity":[[3,4,3,4,3,4,3,4,6,7,9,8],[6,6,7,7,8,8,9,9,5,5,5,5]]}
{"nodes":["clk input","rst_n input","pwm_out output","u_counter submodule","u_comparator submodule"],"connectivity":[[0,1,3,4],[3,3,4,2]]}
{"nodes":["clk input","reset input","enable input","sel input","count_out output","u0 submodule","u1 submodule","u2 submodule","u3 submodule"],"connectivity":[[2,0,1,2,0,1,2,0,1,2,0,1,7,5,8,6],[5,5,5,6,6,6,7,7,7,8,8,8,4,4,4,4]]}
{"nodes":["clk input","rst input","duty_cycle input","pwm_out output","ds submodule","ps submodule"],"connectivity":[[0,1,2,0,1,4,5],[4,4,4,5,5,5,3]]}
{"nodes":["clk input","en input","sel input","out output","counter0 submodule","counter1 submodule","counter2 submodule","counter3 submodule","mux submodule"],"connectivity":[[1,0,1,0,1,0,1,0,4,6,2,5,7,8],[4,4,5,5,6,6,7,7,8,8,8,8,8,3]]}
{"nodes":["clk input","rst_n input","pulse_in input","pulse_out output","u_pulse_detector submodule","u_pulse_generator submodule"],"connectivity":[[2,0,1,4,0,1,5],[4,4,4,5,5,5,3]]}
{"nodes":["clk input","rst input","in1a input","in1b input","in2a input","in2b input","sum1 output","sum2 output","adder1 submodule","adder2 submodule"],"connectivity":[[3,0,1,2,0,1,4,5,8,9],[8,8,8,8,9,9,9,9,6,7]]}
{"nodes":["a input","b input","lt output","eq output","gt output","comp1 submodule","comp2 submodule"],"connectivity":[[0,1,0,1,5,6,5,6,5,6],[5,5,6,6,2,2,3,3,4,4]]}
{"nodes":["X input","Y input","P output","adder0 submodule","adder1 submodule","adder2 submodule"],"connectivity":[[1,0,3,1,0,4,1,0,5],[3,3,4,4,4,5,5,5,2]]}
{"nodes":["clk input","rst input","op_code input","data_a input","data_b input","result output","valid output","adder submodule","subtractor submodule","multiplier submodule","divider submodule"],"connectivity":[[3,4,3,4,3,4,3,4,10,7,8,9,10],[7,7,8,8,9,9,10,10,5,5,5,5,6]]}
{"nodes":["clk input","sel input","data_in0 input","data_in1 input","data_in2 input","data_in3 input","data_out output","mux1 submodule","mux2 submodule","final_mux submodule"],"connectivity":[[3,2,1,4,1,5,8,1,7,9],[7,7,7,8,8,8,9,9,9,6]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,7,10,11,6,9,12,5,8,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["a input","b input","op input","result output","carry_out output","zero output","adder_module submodule","subtractor_module submodule","and_module submodule","or_module submodule","xor_module submodule","result_mux submodule"],"connectivity":[[0,1,0,1,0,1,0,1,0,1,10,7,2,9,8,6,11,6,2,7,11],[6,6,7,7,8,8,9,9,10,10,11,11,11,11,11,11,3,4,4,4,5]]}
{"nodes":["clk input","rst_n input","duty_cycle input","pwm_out output","u_duty_cycle_counter submodule","u_compare_logic submodule"],"connectivity":[[0,1,4,2,5],[4,4,5,5,3]]}
{"nodes":["a input","b input","product output","M0 submodule","M1 submodule","M2 submodule","M3 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,5,6,3,4],[3,3,4,4,5,5,6,6,2,2,2,2]]}
{"nodes":["data_in input","data_out output","u_bit_reverser0 submodule","u_bit_reverser1 submodule","u_bit_reverser2 submodule","u_bit_reverser3 submodule","u_data_combiner submodule"],"connectivity":[[0,0,0,0,5,2,4,3,6],[2,3,4,5,6,6,6,6,1]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,8,10,9,12,6,11,5,7,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["op_sel input","operand_a input","operand_b input","result output","carry_out output","add_module submodule","sub_module submodule","and_module submodule","or_module submodule"],"connectivity":[[2,1,2,1,2,1,2,1,5,6,8,7,5,6],[5,5,6,6,7,7,8,8,3,3,3,3,4,4]]}
{"nodes":["A input","B input","Sum output","Overflow output","add_inst submodule"],"connectivity":[[1,0,4,4],[4,4,2,3]]}
{"nodes":["clk input","a input","b input","sum output","carry_out output","adder submodule","adjust submodule"],"connectivity":[[1,2,5,6,6],[5,5,6,3,4]]}
{"nodes":["a input","b input","cin input","sum output","cout output","fa0 submodule","fa1 submodule","fa2 submodule","fa3 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,7,8,6,5,8],[5,5,5,6,6,6,7,7,7,8,8,8,3,3,3,3,4]]}
{"nodes":["A input","B input","S output","C_out output","cla1 submodule","cla2 submodule","cla3 submodule","cla4 submodule"],"connectivity":[[1,0,1,4,0,1,5,0,1,6,0,5,6,7,4,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","reset input","count output","u0 submodule","u1 submodule","u2 submodule","u3 submodule"],"connectivity":[[0,1,3,0,1,3,4,0,1,0,3,4,5,1,3,4,5,6],[3,3,4,4,4,5,5,5,5,6,6,6,6,6,2,2,2,2]]}
{"nodes":["clk input","rst input","operand_a input","operand_b input","mode_sel input","result output","adder submodule","xorer submodule"],"connectivity":[[3,2,0,1,3,2,0,1,4,6,7],[6,6,6,6,7,7,7,7,5,5,5]]}
{"nodes":["clk input","rst input","duty_cycle input","pwm_out output","dt submodule","ps submodule"],"connectivity":[[0,1,2,4,0,1,5],[4,4,4,5,5,5,3]]}
{"nodes":["X input","Y input","P output","AS0 submodule","AS1 submodule","AS2 submodule","AS3 submodule","AS4 submodule","AS5 submodule","AS6 submodule","AS7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,4,10,8,3,6,5,7,9],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["clk input","sel input","in1 input","in2 input","in3 input","out output","sel1 submodule","sel2 submodule","sel3 submodule"],"connectivity":[[0,1,2,3,1,0,1,0,4,8,7,1,6],[6,6,6,7,7,7,8,8,8,5,5,5,5]]}
{"nodes":["clk input","reset input","mode input","multiplicand input","multiplier input","product output","u_multiply_logic submodule","u_mode_control submodule"],"connectivity":[[4,0,2,1,3,2,6,0,1,7],[6,6,6,6,6,7,7,7,7,5]]}
{"nodes":["clk input","rst input","op_code input","data_a input","data_b input","result output","valid output","add_unit submodule","sub_unit submodule","mul_unit submodule","div_unit submodule"],"connectivity":[[3,4,3,4,3,4,3,4,9,8,10,7,10],[7,7,8,8,9,9,10,10,5,5,5,5,6]]}
{"nodes":["A input","B input","Op input","Result output","CarryOut output","Overflow output","adder_inst submodule","subtractor_inst submodule","and_inst submodule","or_inst submodule","xor_inst submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,2,7,10,6,9,8,2,7,6,2,7,6],[6,6,7,7,8,8,9,9,10,10,3,3,3,3,3,3,4,4,4,5,5,5]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output"],"connectivity":[[3,2],[4,4]]}
{"nodes":["clk input","duty_cycle input","pwm_out output","da submodule","pg submodule"],"connectivity":[[0,1,0,3,4],[3,3,4,4,2]]}
{"nodes":["clk input","rst input","sensor_pedestrian input","light_main_st output","light_cross_st output","walk_sign output","main_ctrl submodule","lights submodule","pedestrian submodule"],"connectivity":[[2,0,1,6,6,7,7,8],[6,6,6,7,8,3,4,5]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,5,10,7,12,8,11,6,9,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","rst input","operand1 input","operand2 input","op_code input","result output","add submodule","sub submodule","and_op submodule","or_op submodule"],"connectivity":[[3,2,3,2,3,2,3,2,8,9,6,7],[6,6,7,7,8,8,9,9,5,5,5,5]]}
{"nodes":["x input","y input","product output","mult4_inst1 submodule","mult4_inst2 submodule","mult4_inst3 submodule","mult4_inst4 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,3,4,6,5],[3,3,4,4,5,5,6,6,2,2,2,2]]}
{"nodes":["sel input","d0 input","d1 input","d2 input","d3 input","out output","u_decoder submodule","u_selector submodule"],"connectivity":[[0,6,3,1,2,4,7],[6,7,7,7,7,7,5]]}
{"nodes":["a input","b input","sel input","result output","u0 submodule","u1 submodule","u2 submodule"],"connectivity":[[0,1,0,1,0,1,6,5,4],[4,4,5,5,6,6,3,3,3]]}
{"nodes":["A input","B input","D output","B32 output","BLS1 submodule","BLS2 submodule"],"connectivity":[[1,0,1,4,0,5,4,5],[4,4,5,5,5,2,2,3]]}
{"nodes":["clk input","rst input","input_a input","input_b input","sum_out output","and_out output","su submodule","au submodule"],"connectivity":[[2,0,3,1,2,0,3,1,6,7],[6,6,6,6,7,7,7,7,4,5]]}
{"nodes":["clk input","duty_cycle input","period input","pwm_out output","dc submodule","pc submodule"],"connectivity":[[0,1,0,2],[4,4,5,5]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","carry_out output","adder submodule","subtractor submodule","and_op submodule","or_op submodule"],"connectivity":[[3,2,3,2,3,2,3,2,8,7,9,6,6,7],[6,6,7,7,8,8,9,9,4,4,4,4,5,5]]}
{"nodes":["clk input","rst input","data_a input","data_b input","op_code input","result output","adder submodule","subtractor submodule","multiplier submodule"],"connectivity":[[2,3,2,3,2,3,8,7,6],[6,6,7,7,8,8,5,5,5]]}
{"nodes":["clk input","op_sel input","a input","b input","result output","u_adder submodule","u_xor_module submodule"],"connectivity":[[2,3,2,3,5,6],[5,5,6,6,4,4]]}
{"nodes":["CLK_in input","RST input","PWM_25 output","PWM_50 output","PWM_75 output","duty_25 submodule","duty_50 submodule","duty_75 submodule"],"connectivity":[[1,0,1,0,1,0,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["X input","Y input","S output","C_out output","cla1 submodule","cla2 submodule","cla3 submodule","cla4 submodule"],"connectivity":[[1,0,1,4,0,1,5,0,6,1,0,6,7,5,4,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["a input","b input","product output","pp0 submodule","pp1 submodule","pp2 submodule","pp3 submodule","sum submodule"],"connectivity":[[0,1,0,1,0,1,0,1,3,5,4,6,7],[3,3,4,4,5,5,6,6,7,7,7,7,2]]}
{"nodes":["clk input","rst input","serial_in input","parallel_out output","u_shift_register submodule","u_feedback_calculator submodule"],"connectivity":[[0,2,1,4,4],[4,4,4,5,3]]}
{"nodes":["clk input","rst_n input","enable input","seconds_out output","minutes_out output","u_bcd_second_counter submodule","u_bcd_minute_counter submodule","u_control_module submodule"],"connectivity":[[2,0,1,5,0,1,5,6,1,7,7],[5,5,5,6,6,6,7,7,7,3,4]]}
{"nodes":["slow_clk input","fast_clk input","speed_sel input","count_out output","slow_counter submodule","fast_counter submodule","select_count submodule"],"connectivity":[[0,1,2,4,5,6],[4,5,6,6,6,3]]}
{"nodes":["X input","Y input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,4,1,0,5,1,0,6,1,0,7,4,5,6,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","rst input","a11 input","a12 input","a21 input","a22 input","b11 input","b12 input","b21 input","b22 input","c11 output","c12 output","c21 output","c22 output","M11 submodule","M12 submodule","M21 submodule","M22 submodule"],"connectivity":[[2,0,1,8,6,3,9,0,2,1,7,3,0,1,8,4,6,5,9,0,1,7,4,5,14,15,16,17],[14,14,14,14,14,14,15,15,15,15,15,15,16,16,16,16,16,16,17,17,17,17,17,17,10,11,12,13]]}
{"nodes":["clk input","rst_n input","duty_cycle input","pwm_out output","u_counter submodule","u_comparator submodule","u_output_logic submodule"],"connectivity":[[0,1,4,2,5,0,1,6],[4,4,5,5,6,6,6,3]]}
{"nodes":["operandA input","operandB input","op_select input","result output","carry_out output","a1 submodule","o1 submodule","ad1 submodule","sub1 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,6,7,2,8,5,8,7,2],[5,5,6,6,7,7,8,8,3,3,3,3,3,4,4,4]]}
{"nodes":["clk input","rst input","mode input","a input","b input","result output","u_adder submodule","u_subtractor submodule","u_and_module submodule"],"connectivity":[[3,4,3,4,3,4,6,7,8],[6,6,7,7,8,8,5,5,5]]}
{"nodes":["a input","b input","y output","and16_inst1 submodule","and16_inst2 submodule"],"connectivity":[[0,1,0,1,4,3],[3,3,4,4,2,2]]}
{"nodes":["data_in input","parity_bit output","stage1_0 submodule","stage1_1 submodule","stage1_2 submodule","stage1_3 submodule","stage2_0 submodule","stage2_1 submodule","final_xor submodule"],"connectivity":[[0,0,0,0,3,2,5,4,6,7,8],[2,3,4,5,6,6,7,7,8,8,1]]}
{"nodes":["A input","B input","D output","B32 output","BLA1 submodule","BLA2 submodule"],"connectivity":[[1,0,4,1,0,4,5,4,5],[4,4,5,5,5,2,2,3,3]]}
{"nodes":["clk input","reset input","sel input","count_out output","u0 submodule"],"connectivity":[[0,1],[4,4]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","carry_out output","adder submodule","subtractor submodule","bitwise submodule"],"connectivity":[[3,2,3,2,3,2,1,8,7,6,6,7],[6,6,7,7,8,8,8,4,4,4,5,5]]}
{"nodes":["op_select input","operand1 input","operand2 input","result output","u_adder submodule","u_subtractor submodule","u_and_gate submodule"],"connectivity":[[2,1,2,1,2,1,0,6,4,5],[4,4,5,5,6,6,3,3,3,3]]}
{"nodes":["a input","b input","c input","sel input","result output","adder1 submodule","mult1 submodule"],"connectivity":[[0,1,0,2,6,5],[5,5,6,6,4,4]]}
{"nodes":["clk input","rst_n input","ctrl input","pwm_out output","u_duty_cycle submodule","u_pwm_generator submodule"],"connectivity":[[2,4,0,1,5],[4,5,5,5,3]]}
{"nodes":["data_in input","shift_in input","ctrl input","data_out output","mux7 submodule","mux6 submodule","mux5 submodule","mux4 submodule","mux3 submodule","mux2 submodule","mux1 submodule","mux0 submodule"],"connectivity":[[0,2,0,2,0,2,0,2,0,2,0,2,0,2,0,2,1,8,10,9,11,6,7,5,4],[4,4,5,5,6,6,7,7,8,8,9,9,10,10,11,11,11,3,3,3,3,3,3,3,3]]}
{"nodes":["clk input","rst input","a input","b input","quotient output","remainder output","u_divider submodule","u_pipeline_reg submodule"],"connectivity":[[2,3,0,6,1,7,7],[6,6,7,7,7,4,5]]}
{"nodes":["clk input","operation input","operand_a input","operand_b input","result output","adder submodule","subtractor submodule","ander submodule"],"connectivity":[[3,2,3,2,3,2,6,7,5],[5,5,6,6,7,7,4,4,4]]}
{"nodes":["clk input","rst_n input","operand_a input","operand_b input","operation input","valid_out output","result output","u_operation_decoder submodule","u_arithmetic_unit submodule","u_valid_signal_generator submodule"],"connectivity":[[4,3,2,7,0,1,9,8],[7,8,8,8,9,9,5,6]]}
{"nodes":["clk input","rst input","data input","shift_amt input","dir input","out output","u_left_shifter submodule","u_right_shifter submodule"],"connectivity":[[2,3,2,3,6,4,7],[6,6,7,7,5,5,5]]}
{"nodes":["clk input","rst input","mode input","op1 input","op2 input","result output","ae_add submodule","ae_sub submodule"],"connectivity":[[4,0,1,3,4,0,1,3,2,6,7],[6,6,6,6,7,7,7,7,5,5,5]]}
{"nodes":["clk input","rst input","sel input","d0 input","d1 input","y output","hold0 submodule","hold1 submodule"],"connectivity":[[0,3,1,4,0,1,7,6,2],[6,6,6,7,7,7,5,5,5]]}
{"nodes":["clk input","rst input","x input","y input","q output","u_divider submodule","u_accumulator submodule"],"connectivity":[[2,3,5,0,1,6],[5,5,6,6,6,4]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,1,4,0,5,1,0,1,6,0,6,5,7,4,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["sel input","data0 input","data1 input","out output"],"connectivity":[[2,1],[3,3]]}
{"nodes":["input0 input","input1 input","input2 input","input3 input","sel input","mux_out output","u_mux_select_logic submodule","u_data_forward submodule"],"connectivity":[[4,1,2,0,3,6,7],[6,7,7,7,7,7,5]]}
{"nodes":["clk input","rst input","in0 input","in1 input","in2 input","in3 input","sel input","out output","mux0 submodule","mux1 submodule","mux2 submodule","mux3 submodule"],"connectivity":[[2,3,4,5,8,10,9,11],[8,9,10,11,7,7,7,7]]}
{"nodes":["clk input","rst_n input","duty_cycle input","pwm_out output","u_pwm_controller submodule","u_timer_counter submodule"],"connectivity":[[2,4,0,1,5],[4,5,5,5,3]]}
{"nodes":["clk input","rst input","ctrl input","data_in input","mem1_data output","mem2_data output","mem1 submodule","mem2 submodule"],"connectivity":[[3,2,0,1,3,2,0,1,6,7],[6,6,6,6,7,7,7,7,4,5]]}
{"nodes":["a input","b input","func_code input","result output","zero output","u_alu_adder submodule","u_alu_subtractor submodule","u_alu_and submodule","u_alu_or submodule","u_alu_slt submodule"],"connectivity":[[0,1,0,1,0,1,0,1,0,1,6,9,8,7,2,5,6,9,8,7,2,5],[5,5,6,6,7,7,8,8,9,9,3,3,3,3,3,3,4,4,4,4,4,4]]}
{"nodes":["clk input","rst input","a input","b input","opcode input","result output","u_adder submodule","u_subtractor submodule","u_and_module submodule","u_control_logic submodule"],"connectivity":[[2,3,2,3,2,3,8,6,4,7,9],[6,6,7,7,8,8,9,9,9,9,5]]}
{"nodes":["a input","b input","product output","adder_1 submodule","adder_2 submodule","adder_3 submodule"],"connectivity":[[0,1,0,1,4,3,5],[3,3,4,4,5,5,2]]}
{"nodes":["a input","b input","product output","add0 submodule","add1 submodule","add2 submodule"],"connectivity":[[0,1,0,3,1,0,4,1,5],[3,3,4,4,4,5,5,5,2]]}
{"nodes":["in input","out output","valid output"],"connectivity":[[0],[2]]}
{"nodes":["A input","B input","D output","B32 output","BLS1 submodule","BLS2 submodule"],"connectivity":[[1,0,4,1,0,4,5,4,5],[4,4,5,5,5,2,2,3,3]]}
{"nodes":["clk input","rst input","op_code input","operand1 input","operand2 input","result output","add_unit submodule","sub_unit submodule","and_unit submodule"],"connectivity":[[4,3,4,3,4,3,6,7,8],[6,6,7,7,8,8,5,5,5]]}
{"nodes":["x input","y input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,1,2,0,1,5,6,1,0,0,1,7,0,1,8,0,9,1,0,1,10,0,1,11,12,8,11,6,5,10,9,7,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["X input","Y input","P output","bm0 submodule","bm1 submodule","bm2 submodule","bm3 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,6,3,4,5],[3,3,4,4,5,5,6,6,2,2,2,2]]}
{"nodes":["clk input","reset input","a input","b input","carry_in input","sum output","carry_out output","u_adder_logic submodule","u_sum_register submodule","u_carry_out_register submodule"],"connectivity":[[2,4,3,7,0,1,0,7,1,8,9],[7,7,7,8,8,8,9,9,9,5,6]]}
{"nodes":["clk input","rst input","x input","y input","average output","u_summer submodule","u_divider submodule"],"connectivity":[[2,3,5,6],[5,5,6,4]]}
{"nodes":["in0 input","in1 input","in2 input","in3 input","sel input","out output","mux0 submodule","mux1 submodule","mux2 submodule"],"connectivity":[[0,4,1,2,4,3,7,4,6,8],[6,6,6,7,7,7,8,8,8,5]]}
{"nodes":["clk input","rst input","a input","b input","op_sel input","result output","add_module submodule","sub_module submodule","and_module submodule","or_module submodule"],"connectivity":[[2,3,2,3,2,3,2,3,7,9,8,6],[6,6,7,7,8,8,9,9,5,5,5,5]]}
{"nodes":["in input","out output","valid output","pe_top submodule","pe_bottom submodule","select_output submodule"],"connectivity":[[0,0,3,4,5,5],[3,4,5,5,1,2]]}
{"nodes":["A input","B input","op_code input","result output","carry_out output","zero output","adder_inst submodule","subtractor_inst submodule","and_inst submodule"],"connectivity":[[1,0,1,0,1,0,6,7,8,2,6,7,2,6,7,8,2],[6,6,7,7,8,8,3,3,3,3,4,4,4,5,5,5,5]]}
{"nodes":["X input","Y input","Sum output","Overflow output","fa_inst submodule"],"connectivity":[[1,0,4,4],[4,4,2,3]]}
{"nodes":["sel input","in0 input","in1 input","in2 input","in3 input","out output","stage1 submodule","stage2 submodule","final_output submodule"],"connectivity":[[1,0,2,3,0,4,7,0,6,8],[6,6,6,7,7,7,8,8,8,5]]}
{"nodes":["clk input","op_sel input","a input","b input","result output","u_adder submodule","u_subtractor submodule","u_and submodule","u_or submodule","u_xor submodule"],"connectivity":[[2,3,2,3,2,3,2,3,2,3,8,6,5,9,7],[5,5,6,6,7,7,8,8,9,9,4,4,4,4,4]]}
{"nodes":["clk input","op_select input","a input","b input","result output","u_arithmetic_unit submodule","u_result_register submodule"],"connectivity":[[2,1,3,0,5,6],[5,5,5,6,6,4]]}
{"nodes":["clk input","rst input","in1 input","in2 input","in3 input","in4 input","sum1 output","sum2 output","adder1 submodule","adder2 submodule"],"connectivity":[[2,0,1,4,3,5,0,1,8,9],[8,8,8,8,9,9,9,9,6,7]]}
{"nodes":["a input","b input","product output","pp_gen0 submodule","pp_gen1 submodule","pp_gen2 submodule","pp_gen3 submodule","adder0 submodule","adder1 submodule","adder2 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,3,4,5,7,8,6,9],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,2]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","add_module submodule","sub_module submodule","and_logic submodule","or_logic submodule"],"connectivity":[[3,2,3,2,3,2,3,2,8,6,5,7],[5,5,6,6,7,7,8,8,4,4,4,4]]}
{"nodes":["X input","Y input","Sum output","Carry_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,4,1,0,1,5,0,1,6,0,4,7,5,6,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","rst input","a input","b input","mode input","result output","add_unit submodule","sub_unit submodule","mul_unit submodule","and_unit submodule"],"connectivity":[[2,3,2,3,2,3,2,3,6,8,7,9],[6,6,7,7,8,8,9,9,5,5,5,5]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,12,9,11,5,6,8,10,7,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","rst input","op_sel input","num1 input","num2 input","result output","add_mod submodule","sub_mod submodule"],"connectivity":[[4,0,3,1,4,0,3,1,2,7,6],[6,6,6,6,7,7,7,7,5,5,5]]}
{"nodes":["x input","y input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,1,2,0,1,5,0,1,6,7,1,0,8,1,0,0,1,9,0,1,10,0,1,11,7,8,9,5,12,6,10,11,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,4,1,0,1,5,0,6,1,0,4,7,6,5,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["X input","Y input","P output","pp0 submodule","pp1 submodule","pp2 submodule","pp3 submodule","pp4 submodule","pp5 submodule","pp6 submodule","pp7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,6,7,10,8,5,9,4,3],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["a input","b input","op input","result output","carry_out output","adder submodule","subtractor submodule","and_gate submodule","or_gate submodule"],"connectivity":[[0,1,0,1,0,1,0,1,6,7,5,8,5,6],[5,5,6,6,7,7,8,8,3,3,3,3,4,4]]}
{"nodes":["clk input","rst_n input","data_in1 input","data_in2 input","valid_in input","valid_out output","data_out output","u_control submodule","u_xor_calculator submodule","u_output_module submodule"],"connectivity":[[4,0,1,2,3,7,7,0,8,1,9,9],[7,7,7,8,8,8,9,9,9,9,5,6]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","adder submodule","subtractor submodule","and_operator submodule"],"connectivity":[[3,2,3,2,3,2,6,7,5],[5,5,6,6,7,7,4,4,4]]}
{"nodes":["A input","B input","P output","adder1 submodule","adder2 submodule","adder3 submodule"],"connectivity":[[1,0,1,3,0,4,1,0,5],[3,3,4,4,4,5,5,5,2]]}
{"nodes":["A input","B input","opcode input","result output","carry_out output","add_inst submodule","sub_inst submodule","and_inst submodule","or_inst submodule"],"connectivity":[[1,0,1,0,1,0,1,0,5,6,8,7,5,6],[5,5,6,6,7,7,8,8,3,3,3,3,4,4]]}
{"nodes":["clk input","rst input","a00 input","a01 input","a10 input","a11 input","b00 input","b01 input","b10 input","b11 input","p00 output","p01 output","p10 output","p11 output","m00 submodule","m01 submodule","m10 submodule","m11 submodule"],"connectivity":[[6,0,1,8,2,3,7,0,1,2,9,3,5,6,0,1,8,4,7,5,0,1,9,4,14,15,16,17],[14,14,14,14,14,14,15,15,15,15,15,15,16,16,16,16,16,16,17,17,17,17,17,17,10,11,12,13]]}
{"nodes":["valid_in input","data_in input","valid_out output","parity_out output","u_data_buffer submodule","u_parity_computation submodule","u_valid_output submodule"],"connectivity":[[1,0,4,0,6,5],[4,4,5,6,2,3]]}
{"nodes":["clk input","rst_n input","data_in1 input","data_in2 input","valid_in input","valid_out output","data_out output","u_input_register submodule","u_multiplier submodule","u_valid_output submodule"],"connectivity":[[0,1,4,2,3,7,4,0,1,9,8],[7,7,7,7,7,8,9,9,9,5,6]]}
{"nodes":["A input","B input","Result output","xor0 submodule","xor1 submodule","xor2 submodule","xor3 submodule","xor4 submodule","xor5 submodule","xor6 submodule","xor7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,6,8,4,7,10,5,9,3],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["TEMP_in input","COLD output","WARM output","HOT output","check_cold submodule","check_warm submodule","check_hot submodule"],"connectivity":[[0,0,0,4,5,6],[4,5,6,1,2,3]]}
{"nodes":["clk input","rst_n input","pwm_out output","u_pwm_controller submodule","u_pwm_output submodule"],"connectivity":[[0,1,0,3,1,4],[3,3,4,4,4,2]]}
{"nodes":["a input","b input","mode input","result output","u_bitwise_and submodule","u_bitwise_or submodule","u_bitwise_xor submodule"],"connectivity":[[0,1,0,1,0,1,2,4,6,5],[4,4,5,5,6,6,3,3,3,3]]}
{"nodes":["A input","B input","control input","result output","flag output","add_module submodule","sub_module submodule","and_module submodule","or_module submodule"],"connectivity":[[1,0,1,0,1,0,1,0,8,7,2,5,6,5,6,2],[5,5,6,6,7,7,8,8,3,3,3,3,3,4,4,4]]}
{"nodes":["a input","b input","mode input","result output","adder1 submodule","subtractor1 submodule"],"connectivity":[[0,1,0,1,5,4],[4,4,5,5,3,3]]}
{"nodes":["clk input","rst input","op_a input","op_b input","mode input","result output","u_adder submodule","u_subtractor submodule","u_and_module submodule"],"connectivity":[[2,3,2,3,2,3,7,6,8],[6,6,7,7,8,8,5,5,5]]}
{"nodes":["A input","B input","P output","and0 submodule","and1 submodule","and2 submodule","and3 submodule","add1 submodule","add2 submodule","add3 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,4,3,5,7,8,6,9],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,2]]}
{"nodes":["clk input","duty_cycle input","pwm_out output","cc submodule","sg submodule"],"connectivity":[[3,0,3,0,1,4],[3,3,4,4,4,2]]}
{"nodes":["clk input","reset input","ctrl input","max_val input","count_out output","rh submodule","cnt submodule"],"connectivity":[[0,1,2,0,5,3,6],[5,5,6,6,6,6,4]]}
{"nodes":["data_in input","shift_amt input","dir input","data_out output","ls submodule","rs submodule"],"connectivity":[[0,1,0,1,4,2,5],[4,4,5,5,3,3,3]]}
{"nodes":["a input","b input","y output","and16_inst1 submodule","and16_inst2 submodule"],"connectivity":[[0,1,0,1,4,3],[3,3,4,4,2,2]]}
{"nodes":["clk input","rst_n input","enable input","clk_out output","u_edge_counter submodule","u_output_generator submodule"],"connectivity":[[2,0,1,4,0,1,5],[4,4,4,5,5,5,3]]}
{"nodes":["clk input","rst input","sel input","out output","c0 submodule","c1 submodule","c2 submodule","c3 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,4,7,5,6],[4,4,5,5,6,6,7,7,3,3,3,3]]}
{"nodes":["clk input","rst input","in0 input","in1 input","in2 input","in3 input","sel input","out output"],"connectivity":[[4,2,3,5],[7,7,7,7]]}
{"nodes":["clk input","rst input","data_in input","data_out output","mf submodule","sf submodule"],"connectivity":[[2,0,1,4,0,1,5],[4,4,4,5,5,5,3]]}
{"nodes":["clk input","duty_cycle input","freq input","pwm_out output","ds submodule","ps submodule"],"connectivity":[[2,0,1,2,4,0,5],[4,4,4,5,5,5,3]]}
{"nodes":["X input","Y input","P output","mul0 submodule","mul1 submodule","mul2 submodule","mul3 submodule","add0 submodule","add1 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,4,5,3,7,6,8],[3,3,4,4,5,5,6,6,7,7,7,8,8,2]]}
{"nodes":["clk input","rst input","data_in input","data_out output","stage1 submodule","stage2 submodule","stage3 submodule","stage4 submodule"],"connectivity":[[2,0,1,4,0,1,5,0,1,6,0,1,7],[4,4,4,5,5,5,6,6,6,7,7,7,3]]}
{"nodes":["a input","b input","greater output","less output","equal output","comp_upper submodule","comp_lower submodule"],"connectivity":[[0,1,0,1,6,5,6,5,6,5],[5,5,6,6,2,2,3,3,4,4]]}
{"nodes":["op_code input","input_a input","input_b input","result output","u_alu_add submodule","u_alu_sub submodule","u_alu_and submodule","u_alu_or submodule","u_alu_xor submodule"],"connectivity":[[1,2,1,2,1,2,1,2,1,2,4,0,8,5,7,6],[4,4,5,5,6,6,7,7,8,8,3,3,3,3,3,3]]}
{"nodes":["data input","parity output","xor0 submodule","xor1 submodule","xor2 submodule","xor3 submodule","xor4 submodule","xor5 submodule","xor6 submodule"],"connectivity":[[0,0,0,0,3,2,4,5,6,7,8],[2,3,4,5,6,6,7,7,8,8,1]]}
{"nodes":["clk input","rst_n input","data_in input","valid_in input","valid_out output","data_out output","u_bit_reversal submodule","u_valid_output submodule"],"connectivity":[[2,3,3,0,1,7,6],[6,6,7,7,7,4,5]]}
{"nodes":["in input","parity output","gate0 submodule","gate1 submodule","gate2 submodule","gate3 submodule","gate4 submodule","gate5 submodule","gate6 submodule","gate7 submodule","gate8 submodule","gate9 submodule","gate10 submodule","gate11 submodule","gate12 submodule","gate13 submodule","gate14 submodule"],"connectivity":[[0,0,0,0,0,0,0,0,2,3,5,4,7,6,8,9,11,10,13,12,15,14,16],[2,3,4,5,6,7,8,9,10,10,11,11,12,12,13,13,14,14,15,15,16,16,1]]}
{"nodes":["clk input","hours output","minutes output","sc submodule","mc submodule","hc submodule"],"connectivity":[[0,0,3,0,4,5],[3,4,4,5,5,1]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,4,1,0,5,1,0,6,1,0,5,4,6,7,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","rst input","a input","b input","cin input","sum output","cout output","stage1 submodule"],"connectivity":[[2,4,3,7,7],[7,7,7,5,6]]}
{"nodes":["a input","b input","mode input","result output","overflow output","as submodule","am submodule","om submodule","xm submodule","rm submodule"],"connectivity":[[0,1,2,0,1,0,1,0,1,6,2,8,7,5,9,9],[5,5,5,6,6,7,7,8,8,9,9,9,9,9,3,4]]}
{"nodes":["clk input","rst input","video_in input","video_out output","load submodule","filter submodule","transform submodule","output_stage submodule"],"connectivity":[[0,1,2,4,0,5,0,6,0,7],[4,4,4,5,5,6,6,7,7,3]]}
{"nodes":["clk input","reset input","count output","inc submodule","resetter submodule"],"connectivity":[[0,1,3,1,4],[3,3,4,4,2]]}
{"nodes":["clk input","op_code input","input_a input","input_b input","result output","zero output","adder submodule","subtractor submodule","and_module submodule","or_module submodule"],"connectivity":[[2,3,2,3,2,3,2,3,7,6,9,8,6,9,7,8],[6,6,7,7,8,8,9,9,4,4,4,4,5,5,5,5]]}
{"nodes":["A input","B input","S output","Carry_out output","cla1 submodule","cla2 submodule","cla3 submodule","cla4 submodule"],"connectivity":[[1,0,4,1,0,5,1,0,1,6,0,7,4,5,6,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["CLK_in input","RST input","DUTY_CYCLE input","PWM_OUT output","control_unit submodule","counter submodule","comparator submodule"],"connectivity":[[2,1,0,5,4,6],[4,5,5,6,6,3]]}
{"nodes":["A input","B input","op_code input","result output","carry_out output","add_inst submodule","sub_inst submodule","and_inst submodule"],"connectivity":[[1,0,1,0,1,0,5,7,6,2,5,6,2],[5,5,6,6,7,7,3,3,3,3,4,4,4]]}
{"nodes":["clk input","rst input","input1 input","input2 input","input3 input","input4 input","sum1 output","carry1 output","sum2 output","carry2 output","adder1 submodule","adder2 submodule"],"connectivity":[[0,1,2,3,4,0,1,5,10,10,11,11],[10,10,10,10,11,11,11,11,6,7,8,9]]}
{"nodes":["clk input","rst input","operand_A input","operand_B input","control input","result output","add_op submodule","sub_op submodule","and_op submodule","or_op submodule"],"connectivity":[[2,3,2,3,2,3,2,3,9,6,8,7],[6,6,7,7,8,8,9,9,5,5,5,5]]}
{"nodes":["clk input","rst_n input","pwm_out output","u_counter submodule","u_comparator submodule"],"connectivity":[[0,1,3,4],[3,3,4,2]]}
{"nodes":["clk input","duty_cycle input","pwm_out output","cc submodule","pg submodule"],"connectivity":[[3,0,3,0,1,4],[3,3,4,4,4,2]]}
{"nodes":["A input","B input","greater output","less output","equal output","comp1 submodule","comp2 submodule","comp3 submodule","comp4 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,6,8,5,7,6,8,5,7,6,8,5,7],[5,5,6,6,7,7,8,8,2,2,2,2,3,3,3,3,4,4,4,4]]}
{"nodes":["clk input","reset input","q output","u0 submodule","u1 submodule","u2 submodule","u3 submodule"],"connectivity":[[0,1,0,3,1,0,4,1,5,0,1,6,4,5,3],[3,3,4,4,4,5,5,5,6,6,6,2,2,2,2]]}
{"nodes":["clk input","rst input","duty1 input","duty2 input","pwm_out1 output","pwm_out2 output","u_pwm_gen1 submodule","u_pwm_gen2 submodule"],"connectivity":[[2,0,1,0,1,3,6,7],[6,6,6,7,7,7,4,5]]}
{"nodes":["clk input","rst input","x0 input","x1 input","y0 input","y1 input","p00 output","p01 output","p10 output","p11 output","mule0 submodule","mule1 submodule","mule2 submodule","mule3 submodule"],"connectivity":[[4,0,1,2,5,0,1,2,4,3,0,1,3,5,0,1,10,11,12,13],[10,10,10,10,11,11,11,11,12,12,12,12,13,13,13,13,6,7,8,9]]}
{"nodes":["a input","b input","Bin input","y output","Bout output","sub16_inst1 submodule","sub16_inst2 submodule"],"connectivity":[[0,6,1,0,2,1,6,5,5],[5,5,5,6,6,6,3,3,4]]}
{"nodes":["clk input","rst_n input","data_in input","valid_in input","valid_out output","data_out output","u_data_processor submodule","u_valid_control submodule"],"connectivity":[[2,3,0,1,7,6],[6,7,7,7,4,5]]}
{"nodes":["clk input","rst input","prio input","data_in input","high_prio_data output","norm_prio_data output","high_prio_processor submodule","norm_prio_processor submodule"],"connectivity":[[3,0,2,1,3,0,2,1,6,7],[6,6,6,6,7,7,7,7,4,5]]}
{"nodes":["A input","B input","Op input","Result output","Overflow output","adder_inst submodule","subtractor_inst submodule"],"connectivity":[[1,0,1,0,2,1,0,5,6,2,5,6],[5,5,6,6,3,3,3,3,3,4,4,4]]}
{"nodes":["clk input","rst input","x input","y input","z output","u_divider submodule","u_accumulator submodule"],"connectivity":[[2,3,5,0,1,6],[5,5,6,6,6,4]]}
{"nodes":["clk input","sel input","data1 input","data2 input","data3 input","out_data output","dp1 submodule","dp2 submodule","dp3 submodule"],"connectivity":[[2,1,0,3,1,0,4,1,0,7,8,1,6],[6,6,6,7,7,7,8,8,8,5,5,5,5]]}
{"nodes":["a input","b input","cin input","sum output","cout output","fa0 submodule","fa1 submodule","fa2 submodule","fa3 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,5,6,8,7,8],[5,5,5,6,6,6,7,7,7,8,8,8,3,3,3,3,4]]}
{"nodes":["clk input","rst input","op_a input","op_b input","mode_sel input","result output","adder_unit submodule","and_gate_unit submodule"],"connectivity":[[2,3,2,3,6,7],[6,6,7,7,5,5]]}
{"nodes":["clk input","rst input","input_data input","sorted_data output","load submodule","compare_swap submodule","shift submodule","output_data submodule"],"connectivity":[[0,1,2,4,0,1,7,0,1,5,6,7,0,1,5,6,5,7,6],[4,4,4,5,5,5,6,6,6,6,6,7,7,7,7,7,3,3,3]]}
{"nodes":["operand1 input","operand2 input","ctrl input","result output","zero output","adder_inst submodule","subtractor_inst submodule","and_inst submodule","or_inst submodule","xor_inst submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,5,9,7,8,6,5,9,7,8,6],[5,5,6,6,7,7,8,8,9,9,3,3,3,3,3,4,4,4,4,4]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,5,8,10,11,12,6,9,7,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","sel input","in0 input","in1 input","in2 input","in3 input","out output","ds0 submodule","ds1 submodule","ds2 submodule","ds3 submodule"],"connectivity":[[2,1,0,0,1,3,4,1,0,1,0,5,7,8,10,1,9],[7,7,7,8,8,8,9,9,9,10,10,10,6,6,6,6,6]]}
{"nodes":["op_code input","a input","b input","result output","zero_flag output","u_adder submodule","u_subtractor submodule","u_and_logic submodule","u_or_logic submodule","u_xor_logic submodule"],"connectivity":[[1,2,1,2,1,2,1,2,1,2,7,5,6,8,9,7,5,6,8,9],[5,5,6,6,7,7,8,8,9,9,3,3,3,3,3,4,4,4,4,4]]}
{"nodes":["op_code input","operand1 input","operand2 input","result output","carry_out output","u_alu_add submodule","u_alu_sub submodule","u_alu_and submodule","u_alu_or submodule"],"connectivity":[[2,1,2,1,2,1,2,1,6,0,8,5,7,5,6,0],[5,5,6,6,7,7,8,8,3,3,3,3,3,4,4,4]]}
{"nodes":["a input","b input","product output","mult8_inst1 submodule","mult8_inst2 submodule","mult8_inst3 submodule","mult8_inst4 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,5,6,3,4],[3,3,4,4,5,5,6,6,2,2,2,2]]}
{"nodes":["clk input","sel input","clk_out1 output","clk_out2 output","clk_out3 output","locked output","div2 submodule","div4 submodule","div8 submodule"],"connectivity":[[0,0,0,6,7,0,8,6,7,0,8,6,7,0,8,6,7,8],[6,7,8,2,2,2,2,3,3,3,3,4,4,4,4,5,5,5]]}
{"nodes":["clk input","rst_n input","duty_cycle input","pwm_out output","u_pwm_ctrl submodule","u_pwm_gen submodule"],"connectivity":[[1,0,2,4,1,0,2,5],[4,4,4,5,5,5,5,3]]}
{"nodes":["clk input","reset input","enable input","count output","init submodule","counter submodule"],"connectivity":[[0,1,4,2,0,1,5],[4,4,5,5,5,5,3]]}
{"nodes":["clk input","start input","dividend input","divisor input","quotient output","remainder output","ready output","u_divider submodule","u_remainder submodule"],"connectivity":[[2,3,2,3,7,8],[7,7,8,8,4,5]]}
{"nodes":["clk input","op_code input","a input","b input","result output","carry_out output","add_module submodule","sub_module submodule","and_module submodule","or_module submodule"],"connectivity":[[2,3,2,3,2,3,2,3,7,9,6,8,6,7],[6,6,7,7,8,8,9,9,4,4,4,4,5,5]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","adder submodule","subtractor submodule","and_gate submodule","or_gate submodule"],"connectivity":[[3,2,3,2,3,2,3,2,6,7,5,8],[5,5,6,6,7,7,8,8,4,4,4,4]]}
{"nodes":["input_data input","parity_bit output","stage1_0 submodule","stage1_1 submodule","stage1_2 submodule","stage1_3 submodule","stage2_0 submodule","stage2_1 submodule","stage3_0 submodule","final_parity submodule"],"connectivity":[[0,0,0,0,3,2,5,4,6,7,8,0,9],[2,3,4,5,6,6,7,7,8,8,9,9,1]]}
{"nodes":["clk input","rst input","mode input","enable input","count output","up_counter submodule","down_counter submodule"],"connectivity":[[3,0,1,3,0,1,2,6,5],[5,5,5,6,6,6,4,4,4]]}
{"nodes":["clk input","op_sel input","operand1 input","operand2 input","result output","carry_borrow output","adder submodule","subtractor submodule","and_gate submodule","or_gate submodule"],"connectivity":[[3,2,3,2,3,2,3,2,6,9,7,8,6,7],[6,6,7,7,8,8,9,9,4,4,4,4,5,5]]}
{"nodes":["CLK_in input","RST input","PWM_25 output","PWM_50 output","PWM_75 output","pwm_25 submodule","pwm_50 submodule","pwm_75 submodule"],"connectivity":[[1,0,1,0,1,0,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["X input","Y input","D output","B32 output","BLA1 submodule","BLA2 submodule"],"connectivity":[[1,0,4,1,0,4,5,5,4],[4,4,5,5,5,2,2,3,3]]}
{"nodes":["sel input","in0 input","in1 input","in2 input","in3 input","out output","mux0 submodule","mux1 submodule","mux2 submodule","mux3 submodule"],"connectivity":[[1,0,0,2,3,0,0,4,7,8,6,0,9],[6,6,7,7,8,8,9,9,5,5,5,5,5]]}
{"nodes":["clk input","binary_in input","gray_out output","converter submodule"],"connectivity":[[1,0,3],[3,3,2]]}
{"nodes":["clk input","temp_in input","overheat_alarm output","seg_out output","fan_ctrl output","tc submodule","se submodule"],"connectivity":[[0,1,1,5,6,5],[5,5,6,2,3,4]]}
{"nodes":["data1 input","data2 input","select input","out output","mux_0 submodule","mux_1 submodule","mux_2 submodule","mux_3 submodule","mux_4 submodule","mux_5 submodule","mux_6 submodule","mux_7 submodule"],"connectivity":[[0,1,2,0,1,2,0,1,2,0,1,2,0,1,2,0,1,2,0,1,2,0,1,2,7,4,5,9,10,11,8,6],[4,4,4,5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,3,3,3,3,3,3,3,3]]}
{"nodes":["clk input","op_sel input","a input","b input","result output","u_adder submodule","u_subtractor submodule","u_and_gate submodule","u_or_gate submodule"],"connectivity":[[2,3,2,3,2,3,2,3,5,6,8,7],[5,5,6,6,7,7,8,8,4,4,4,4]]}
{"nodes":["input_a input","input_b input","carry_in input","sum output","carry_out output","FA0 submodule","FA1 submodule"],"connectivity":[[2,0,1,5,0,1,5,6,6],[5,5,5,6,6,6,3,3,4]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","adder submodule","subtractor submodule","and_gate submodule"],"connectivity":[[3,2,3,2,3,2,6,5,7],[5,5,6,6,7,7,4,4,4]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,1,4,0,5,1,0,1,6,0,7,5,6,4,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","rst input","d0 input","d1 input","q0 output","q1 output","dff0 submodule","dff1 submodule"],"connectivity":[[0,2,1,3,0,1,6,7],[6,6,6,7,7,7,4,5]]}
{"nodes":["op_a input","op_b input","op_select input","result output","zero_flag output","u_adder submodule","u_subtractor submodule","u_and submodule","u_or submodule","u_zero_flag submodule"],"connectivity":[[0,1,0,1,0,1,0,1,5,6,8,2,7,5,6,8,2,7,9],[5,5,6,6,7,7,8,8,9,9,9,9,9,3,3,3,3,3,4]]}
{"nodes":["X input","Y input","P output","partial0 submodule","partial1 submodule","partial2 submodule","partial3 submodule","partial4 submodule","partial5 submodule","partial6 submodule","partial7 submodule","adder_inst submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,10,9,6,7,3,5,4,8,11],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,11,11,11,11,11,11,11,11,2]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,11,10,12,6,9,8,5,7,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","rst_n input","data_a input","data_b input","select input","data_out output","u_signal_control submodule","u_data_selector submodule"],"connectivity":[[0,4,1,2,3,6,7],[6,6,6,7,7,7,5]]}
{"nodes":["clk input","rst input","a input","b input","mode input","result output","u_adder submodule","u_and_module submodule"],"connectivity":[[2,3,2,3,4,6,7],[6,6,7,7,5,5,5]]}
{"nodes":["clk input","rst input","data0 input","data1 input","data2 input","data3 input","sel input","out output","logic_unit submodule"],"connectivity":[[4,6,5,3,2,8],[8,8,8,8,8,7]]}
{"nodes":["clk input","mode input","a input","b input","result output","u_adder submodule","u_subtractor submodule","u_bitwise_and submodule"],"connectivity":[[2,3,2,3,2,3,7,5,6],[5,5,6,6,7,7,4,4,4]]}
{"nodes":["CLK_in input","RST input","PWM_25 output","PWM_50 output","PWM_75 output","mod_pwm_25 submodule","mod_pwm_50 submodule","mod_pwm_75 submodule"],"connectivity":[[1,0,1,0,1,0,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["SIG_in0 input","SIG_in1 input","SIG_in2 input","SIG_in3 input","SEL input","RST_n input","SIG_out output","mux submodule"],"connectivity":[[2,4,0,1,3,7,5],[7,7,7,7,7,6,6]]}
{"nodes":["select input","data0 input","data1 input","data2 input","data3 input","mux_out output","u_select_logic_00 submodule","u_select_logic_01 submodule","u_select_logic_10 submodule","u_select_logic_11 submodule"],"connectivity":[[0,0,0,0,3,6,7,8,4,2,1],[6,7,8,9,5,5,5,5,5,5,5]]}
{"nodes":["clk input","rst input","input_data input","output_data output","is_palindrome output","u_bit_reversal submodule","u_palindrome_check submodule"],"connectivity":[[2,5,2,5,6],[5,6,6,3,4]]}
{"nodes":["clk input","rst input","sel input","count_out output","counter0 submodule","counter1 submodule","counter2 submodule","counter3 submodule","mux submodule"],"connectivity":[[0,1,0,1,0,1,0,1,5,2,4,8],[4,4,5,5,6,6,7,7,8,8,8,3]]}
{"nodes":["clk input","rst input","mode input","timer input","north output","south output","east output","west output","north_light submodule","south_light submodule","east_light submodule","west_light submodule"],"connectivity":[[3,0,1,2,3,0,1,2,3,0,1,2,3,0,1,2,8,9,10,11],[8,8,8,8,9,9,9,9,10,10,10,10,11,11,11,11,4,5,6,7]]}
{"nodes":["clk input","rst input","x0 input","x1 input","y0 input","y1 input","p0 output","p1 output","me0 submodule","me1 submodule"],"connectivity":[[4,0,1,2,3,5,0,1,8,9],[8,8,8,8,9,9,9,9,6,7]]}
{"nodes":["op input","a input","b input","result output","u_alu_add submodule","u_alu_sub submodule","u_alu_and submodule","u_alu_or submodule"],"connectivity":[[1,2,1,2,1,2,1,2,4,0,6,5,7],[4,4,5,5,6,6,7,7,3,3,3,3,3]]}
{"nodes":["in0 input","in1 input","in2 input","in3 input","in4 input","in5 input","in6 input","in7 input","sel input","out output","zero_flag output"],"connectivity":[[7,2,5,1,3,6,0,4,7,2,5,1,3,6,0,4],[9,9,9,9,9,9,9,9,10,10,10,10,10,10,10,10]]}
{"nodes":["clk input","rst input","a input","b input","mode input","result output","u_adder submodule","u_subtractor submodule"],"connectivity":[[2,3,2,3,4,7,6],[6,6,7,7,5,5,5]]}
{"nodes":["a input","b input","c input","sum output","ae0 submodule","ae1 submodule"],"connectivity":[[0,1,2,4,5],[4,4,5,5,3]]}
{"nodes":["clk input","rst input","x0 input","x1 input","x2 input","x3 input","y0 input","y1 input","y2 input","y3 input","d0 output","d1 output","d2 output","d3 output","pe0 submodule","pe1 submodule","pe2 submodule","pe3 submodule"],"connectivity":[[6,0,1,2,3,7,0,1,4,8,0,1,0,1,9,5,14,15,16,17],[14,14,14,14,15,15,15,15,16,16,16,16,17,17,17,17,10,11,12,13]]}
{"nodes":["clk input","rst input","x input","y input","result output","u_divider submodule","u_accumulator submodule"],"connectivity":[[2,3,5,0,1,6],[5,5,6,6,6,4]]}
{"nodes":["clk input","rst input","data0 input","start0 input","data1 input","start1 input","tx0 output","tx1 output","uart_tx0 submodule","uart_tx1 submodule"],"connectivity":[[0,1,3,2,4,5,0,1,8,9],[8,8,8,8,9,9,9,9,6,7]]}
{"nodes":["x input","y input","product output","pp_gen0 submodule","pp_gen1 submodule","pp_gen2 submodule","pp_gen3 submodule","csa1 submodule","csa2 submodule","final_cpa submodule"],"connectivity":[[0,1,0,1,0,1,0,1,5,3,4,6,7,8,9],[3,3,4,4,5,5,6,6,7,7,7,8,8,9,2]]}
{"nodes":["X input","Y input","P output","pp_gen0 submodule","pp_gen1 submodule","pp_gen2 submodule","pp_gen3 submodule","adder1 submodule","adder2 submodule","adder3 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,4,3,7,5,8,6,9],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,2]]}
{"nodes":["clk input","rst input","x0 input","x1 input","x2 input","x3 input","y input","p0 output","p1 output","p2 output","p3 output","me0 submodule","me1 submodule","me2 submodule","me3 submodule"],"connectivity":[[0,6,1,2,3,0,6,1,4,0,6,1,0,6,1,5,11,12,13,14],[11,11,11,11,12,12,12,12,13,13,13,13,14,14,14,14,7,8,9,10]]}
{"nodes":["clk input","reset input","load input","data_in input","data_out output","u_load_logic submodule","u_load_register submodule"],"connectivity":[[3,2,5,0,1,6],[5,5,6,6,6,4]]}
{"nodes":["clk input","reset input","count output","u0 submodule","u1 submodule","u2 submodule"],"connectivity":[[0,1,0,3,1,4,0,1,4,3,5],[3,3,4,4,4,5,5,5,2,2,2]]}
{"nodes":["a input","b input","a_gt_b output","a_lt_b output","a_eq_b output","u_compare_logic submodule","u_equal_detector submodule","u_output_logic submodule"],"connectivity":[[0,1,0,1,5,6,7,7,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,5,10,7,6,8,12,11,9,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","rst_n input","duty_cycle input","pwm_out output","u_duty_cycle_calc submodule","u_pwm_output_gen submodule"],"connectivity":[[2,4,0,1,5],[4,5,5,5,3]]}
{"nodes":["sel input","data_in0 input","data_in1 input","data_in2 input","data_out output","u_control_logic submodule","u_data_selector submodule"],"connectivity":[[1,2,3,0,5,6],[5,5,5,5,6,4]]}
{"nodes":["clk input","op_code input","a input","b input","result output","u_adder submodule","u_subtractor submodule","u_and_gate submodule","u_or_gate submodule"],"connectivity":[[2,3,2,3,2,3,2,3,5,8,7,6],[5,5,6,6,7,7,8,8,4,4,4,4]]}
{"nodes":["clk input","rst_n input","duty_cycle input","pwm_out output","u_pwm_counter submodule","u_duty_cycle_comparator submodule"],"connectivity":[[0,1,4,2,5],[4,4,5,5,3]]}
{"nodes":["clk input","duty_cycle input","pwm_out output","dc submodule","po submodule"],"connectivity":[[0,1,3,0,4],[3,3,4,4,2]]}
{"nodes":["A input","B input","Sum output","Cout output","add0 submodule","add1 submodule","add2 submodule","add3 submodule"],"connectivity":[[1,0,4,1,0,5,1,0,6,1,0,7,5,6,4,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","en input","sel input","count_out output","u0 submodule","u1 submodule","u2 submodule"],"connectivity":[[1,0,1,0,1,0,5,2,4],[4,4,5,5,6,6,3,3,3]]}
{"nodes":["sel input","in0 input","in1 input","in2 input","in3 input","out output"],"connectivity":[[3,1,2,4],[5,5,5,5]]}
{"nodes":["clk_1hz input","rst input","hours output","minutes output","seconds output","sec_unit submodule","min_unit submodule","hr_unit submodule"],"connectivity":[[0,1,1,0,5,6,0,1,7,6,5],[5,5,6,6,6,7,7,7,2,3,4]]}
{"nodes":["a input","b input","c input","d input","sum1 output","sum2 output","carry_out output","adder0 submodule","adder1 submodule"],"connectivity":[[0,1,2,3,7,8,8,7],[7,7,8,8,4,5,6,6]]}
{"nodes":["data input","parity_bit output"],"connectivity":[[],[]]}
{"nodes":["data input","ctrl input","parity output","lower_parity submodule","upper_parity submodule","all_parity submodule"],"connectivity":[[0,1,0,1,0,1,3,4,5],[3,3,4,4,5,5,2,2,2]]}
{"nodes":["CLK_in input","RST input","PWM_25 output","PWM_50 output","PWM_75 output","pwm_gen_25 submodule","pwm_gen_50 submodule","pwm_gen_75 submodule"],"connectivity":[[1,0,1,0,1,0,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["a input","b input","op input","result output","and_unit submodule","or_unit submodule","adder_unit submodule","subtractor_unit submodule"],"connectivity":[[0,1,0,1,0,1,0,1,7,4,6,2,5],[4,4,5,5,6,6,7,7,3,3,3,3,3]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,11,9,8,10,5,12,6,7,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["A input","B input","Sum output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,4,1,0,5,1,0,6,1,0,4,6,5,7,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["op_code input","X input","Y input","result output","carry_out output","adder submodule","subtractor submodule","bitwise_ops submodule"],"connectivity":[[2,1,2,1,2,1,5,0,7,6,1,6,5,0],[5,5,6,6,7,7,3,3,3,3,3,4,4,4]]}
{"nodes":["d0 input","d1 input","d2 input","d3 input","d4 input","d5 input","d6 input","d7 input","sel input","out output","status output","select_unit submodule","status_unit submodule"],"connectivity":[[4,5,2,0,8,1,7,3,6,11,11,12],[11,11,11,11,11,11,11,11,11,12,9,10]]}
{"nodes":["a input","b input","op_code input","result output","zero output","u_alu_add_sub submodule","u_alu_and submodule","u_alu_or submodule"],"connectivity":[[0,1,2,0,1,0,1,6,7,5,2,6,7,5,2],[5,5,5,6,6,7,7,3,3,3,3,4,4,4,4]]}
{"nodes":["A input","B input","A_GT_B output","A_LT_B output","A_EQ_B output","greater_than submodule","less_than submodule","equal_to submodule"],"connectivity":[[1,0,1,0,1,0,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,5,9,10,11,7,8,6,12,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","sel input","data1 input","data2 input","data3 input","out output","mux1 submodule","mux2 submodule","mux3 submodule"],"connectivity":[[2,1,0,3,1,0,4,1,0,8,6,1,7],[6,6,6,7,7,7,8,8,8,5,5,5,5]]}
{"nodes":["clk input","rst input","in0 input","in1 input","in2 input","in3 input","out0 output","out1 output","mult0 submodule","mult1 submodule"],"connectivity":[[3,2,0,1,4,0,1,5,8,9],[8,8,8,8,9,9,9,9,6,7]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,8,10,11,12,6,9,7,5,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["X input","Y input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,1,4,0,1,5,0,1,6,0,7,6,5,4,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["X input","Y input","P output","adder0 submodule","adder1 submodule","adder2 submodule"],"connectivity":[[1,0,1,3,0,4,1,0,5],[3,3,4,4,4,5,5,5,2]]}
{"nodes":["clk input","rst input","dividend input","divisor input","result output","zero_divisor_flag output","div submodule","ctl submodule"],"connectivity":[[2,3,0,1,3,0,1,6,7],[6,6,6,6,7,7,7,4,5]]}
{"nodes":["op_code input","operand_a input","operand_b input","result output","u_adder submodule","u_subtractor submodule","u_and_bit submodule","u_or_bit submodule","u_xor_bit submodule"],"connectivity":[[2,1,2,1,2,1,2,1,2,1,8,0,4,7,6,5],[4,4,5,5,6,6,7,7,8,8,3,3,3,3,3,3]]}
{"nodes":["A input","B input","carry_in input","sum output","carry_out output","fa0 submodule","fa1 submodule","fa2 submodule","fa3 submodule"],"connectivity":[[1,2,0,1,5,0,6,1,0,1,7,0,6,8,5,7,8],[5,5,5,6,6,6,7,7,7,8,8,8,3,3,3,3,4]]}
{"nodes":["X input","Y input","Sum output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,1,4,0,5,1,0,6,1,0,5,7,4,6,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","rst input","div_factor input","clk_out output","dl submodule","co submodule"],"connectivity":[[0,1,2,4,0,1,5],[4,4,4,5,5,5,3]]}
{"nodes":["clk input","rst input","op_code input","a input","b input","result output","u_adder submodule","u_subtractor submodule","u_bitwise_and submodule"],"connectivity":[[3,4,3,4,3,4,8,7,6],[6,6,7,7,8,8,5,5,5]]}
{"nodes":["A input","B input","A_gt_B output","A_eq_B output","A_lt_B output","cmp1 submodule","cmp2 submodule","cmp3 submodule","cmp4 submodule","cmp5 submodule","cmp6 submodule","cmp7 submodule","cmp8 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,5,6,11,7,12,9,8,10,5,6,11,7,12,9,8,10,5,6,11,7,12,9,8,10],[5,5,6,6,7,7,8,8,9,9,10,10,11,11,12,12,2,2,2,2,2,2,2,2,3,3,3,3,3,3,3,3,4,4,4,4,4,4,4,4]]}
{"nodes":["X input","Y input","P output","and0 submodule","and1 submodule","and2 submodule","and3 submodule","adder0 submodule","adder1 submodule","adder2 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,4,3,5,7,6,8,9],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,2]]}
{"nodes":["x input","y input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,1,2,0,5,1,6,1,0,7,1,0,8,1,0,0,1,9,0,1,10,0,1,11,8,6,7,5,12,10,11,9,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["a input","b input","cin input","sum output","cout output","fa0 submodule","fa1 submodule","fa2 submodule","fa3 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,6,8,7,5,8],[5,5,5,6,6,6,7,7,7,8,8,8,3,3,3,3,4]]}
{"nodes":["clk input","op_select input","a input","b input","result output","u_adder submodule","u_subtractor submodule","u_ander submodule"],"connectivity":[[2,3,2,3,2,3,7,6,5],[5,5,6,6,7,7,4,4,4]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,8,11,7,12,5,10,9,6,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["X input","Y input","P output","pp0_module submodule","pp1_module submodule","pp2_module submodule","pp3_module submodule"],"connectivity":[[1,0,1,0,1,0,1,0,5,3,6,4],[3,3,4,4,5,5,6,6,2,2,2,2]]}
{"nodes":["clk input","reset input","instr input","mem_read_data output","mem_address output","ifetch submodule","idecode submodule","exec submodule","dma submodule"],"connectivity":[[2,5,5,6,7,8,6,7],[5,6,7,8,8,3,4,4]]}
{"nodes":["in input","out output","valid output"],"connectivity":[[0],[2]]}
{"nodes":["A input","B input","op input","result output","carry_out output","add_inst submodule","sub_inst submodule","and_inst submodule","or_inst submodule"],"connectivity":[[1,0,1,0,1,0,1,0,8,2,5,7,6,6,2,5],[5,5,6,6,7,7,8,8,3,3,3,3,3,4,4,4]]}
{"nodes":["in0 input","in1 input","in2 input","in3 input","in4 input","in5 input","in6 input","in7 input","select input","out output","zero_status output","sm0 submodule","sm1 submodule","sm2 submodule","sm3 submodule","sm4 submodule","sm5 submodule","sm6 submodule","sm7 submodule"],"connectivity":[[0,1,2,3,4,5,6,7,16,14,12,18,11,15,17,13,16,14,12,18,11,15,17,13],[11,12,13,14,15,16,17,18,9,9,9,9,9,9,9,9,10,10,10,10,10,10,10,10]]}
{"nodes":["CLK_in input","RST input","PWM_25 output","PWM_50 output","PWM_75 output","pwm_duty_25 submodule","pwm_duty_50 submodule","pwm_duty_75 submodule"],"connectivity":[[1,0,1,0,1,0,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["clk input","rst input","mode input","load_val input","count output","cnt submodule"],"connectivity":[[2,3,0,1,5],[5,5,5,5,4]]}
{"nodes":["a input","b input","product output","mult8_inst1 submodule","mult8_inst2 submodule","mult8_inst3 submodule","mult8_inst4 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,4,3,5,6],[3,3,4,4,5,5,6,6,2,2,2,2]]}
{"nodes":["clk input","rst input","mode input","north_south output","east_west output","ns_controller submodule","ew_controller submodule"],"connectivity":[[2,0,1,2,0,1,5,6],[5,5,5,6,6,6,3,4]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,1,4,0,1,5,0,1,6,0,6,7,4,5,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["X input","Y input","P output","shift0 submodule","shift1 submodule","shift2 submodule","shift3 submodule","shift4 submodule","shift5 submodule","shift6 submodule","shift7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,10,4,9,5,7,3,8,6],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,4,1,0,1,5,0,1,6,0,4,7,6,5,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","op_code input","a input","b input","result output","adder submodule","subtractor submodule","ander submodule"],"connectivity":[[2,3,2,3,2,3,5,7,6],[5,5,6,6,7,7,4,4,4]]}
{"nodes":["A input","B input","P output","add0 submodule","add1 submodule","add2 submodule","add3 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,5,6,4,3],[3,3,4,4,5,5,6,6,2,2,2,2]]}
{"nodes":["clk input","sel input","input0 input","input1 input","input2 input","input3 input","output_data output","ds0 submodule","ds1 submodule","ds2 submodule","ds3 submodule"],"connectivity":[[2,1,0,1,0,3,1,0,4,0,1,5,7,8,1,9,10],[7,7,7,8,8,8,9,9,9,10,10,10,6,6,6,6,6]]}
{"nodes":["clk input","start input","select input","operand1 input","operand2 input","result output","ready output","u_mult_logic submodule","u_div_logic submodule"],"connectivity":[[1,0,3,4,1,0,3,4,7,8,7,8],[7,7,7,7,8,8,8,8,5,5,6,6]]}
{"nodes":["clk input","resetA input","resetB input","enableA input","enableB input","countA output","countB output","CounterA submodule","CounterB submodule"],"connectivity":[[1,3,0,4,0,2,7,8],[7,7,7,8,8,8,5,6]]}
{"nodes":["a input","b input","equal output","comp_slice0 submodule","comp_slice1 submodule","comp_slice2 submodule","comp_slice3 submodule"],"connectivity":[[0,1,0,1,0,1,0,1],[3,3,4,4,5,5,6,6]]}
{"nodes":["Data input","Shift_amt input","Direction input","Output_data output","left_shift submodule","right_shift submodule"],"connectivity":[[0,1,0,1,4,5,2],[4,4,5,5,3,3,3]]}
{"nodes":["A input","B input","opcode input","result output","carry output","adder_inst submodule","subtractor_inst submodule"],"connectivity":[[1,0,1,0,5,1,0,6,5,6],[5,5,6,6,3,3,3,3,4,4]]}
{"nodes":["a input","b input","eq output","a_gt_b output","b_gt_a output","eq0 submodule","gt0 submodule","lt0 submodule"],"connectivity":[[0,1,0,1,0,1,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["clk input","rst input","op input","operand_a input","operand_b input","result output","carry_out output","adder submodule","subtractor submodule","and_op submodule"],"connectivity":[[4,3,4,3,4,3,7,9,8,7,8],[7,7,8,8,9,9,5,5,5,6,6]]}
{"nodes":["data input","parity_bit output","gate1 submodule","gate2 submodule","gate3 submodule","gate4 submodule","gate5 submodule","gate6 submodule","gate7 submodule"],"connectivity":[[0,0,0,0,3,2,5,4,6,7,8],[2,3,4,5,6,6,7,7,8,8,1]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,6,10,11,9,5,7,8,12,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","reset input","count_up input","count_out output","dir_ctrl submodule","count_mod submodule"],"connectivity":[[2,4,0,1,5],[4,5,5,5,3]]}
{"nodes":["data input","parity output","pg_low submodule","pg_high submodule"],"connectivity":[[0,0],[2,3]]}
{"nodes":["x input","y input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,1,2,0,1,5,6,1,0,0,1,7,8,1,0,0,9,1,0,1,10,0,1,11,9,10,6,7,5,11,8,12,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","rst input","op input","x input","y input","z output","u_adder submodule","u_subtractor submodule"],"connectivity":[[3,4,3,4,7,2,6],[6,6,7,7,5,5,5]]}
{"nodes":["clk input","rst input","write_en0 input","write_en1 input","write_data0 input","write_data1 input","read_en0 input","read_en1 input","read_data0 output","read_data1 output"],"connectivity":[[4,6,5,7],[8,8,9,9]]}
{"nodes":["A input","B input","A_greater output","A_less output","A_equal output","comp1 submodule","comp2 submodule","comp3 submodule","comp4 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,7,8,5,6,7,8,5,6,7,8,5,6],[5,5,6,6,7,7,8,8,2,2,2,2,3,3,3,3,4,4,4,4]]}
{"nodes":["bcd_in input","excess3_out output","u_bcd_check submodule","u_excess3_converter submodule"],"connectivity":[[0,2,3],[2,3,1]]}
{"nodes":["clk input","rst input","data_mem input","op_codes input","result_mem output","load submodule","add submodule","multiply submodule","save submodule"],"connectivity":[[2,0,1,3,0,5,3,0,5,6,7,0,8],[5,5,5,6,6,6,7,7,7,8,8,8,4]]}
{"nodes":["clk input","enable input","sel input","q output","counter0 submodule","counter1 submodule","mux submodule"],"connectivity":[[1,0,1,0,4,2,5,6],[4,4,5,5,6,6,6,3]]}
{"nodes":["clk input","rst input","a input","b input","op_code input","result output","zero output","adder submodule","subtractor submodule","ander submodule","orer submodule"],"connectivity":[[2,3,2,3,2,3,2,3,8,9,10,7,8,9,10,7],[7,7,8,8,9,9,10,10,5,5,5,5,6,6,6,6]]}
{"nodes":["a input","b input","op input","result output","carry_out output","add submodule","sub submodule","and_op submodule","or_op submodule","mux submodule"],"connectivity":[[0,1,0,1,0,1,0,1,8,2,7,5,6,9,9],[5,5,6,6,7,7,8,8,9,9,9,9,9,3,4]]}
{"nodes":["a input","b input","op input","result output","carry_out output","and_unit submodule","or_unit submodule","add_unit submodule","sub_unit submodule"],"connectivity":[[0,1,0,1,0,1,0,1,5,8,2,7,6,7,2,8],[5,5,6,6,7,7,8,8,3,3,3,3,3,4,4,4]]}
{"nodes":["clk input","rst input","current_time input","alarm_time input","alarm_trigger output","hours_compare submodule","minutes_compare submodule","seconds_compare submodule"],"connectivity":[[3,2,0,1,3,2,0,1,3,2,0,1,7,6,5],[5,5,5,5,6,6,6,6,7,7,7,7,4,4,4]]}
{"nodes":["CLK_in input","RST input","PWM_25 output","PWM_50 output","PWM_75 output","pwm_25_module submodule","pwm_50_module submodule","pwm_75_module submodule"],"connectivity":[[1,0,1,0,1,0,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["a input","b input","sum output","carry_out output","fa0 submodule","fa1 submodule","fa2 submodule","fa3 submodule","fa4 submodule","fa5 submodule","fa6 submodule","fa7 submodule"],"connectivity":[[0,1,0,4,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,10,8,9,4,5,11,7,6,11],[4,4,5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,2,2,2,2,2,2,2,2,3]]}
{"nodes":["clk input","duty_cycle input","freq input","pwm_out output","dcc submodule","ps submodule"],"connectivity":[[2,0,1,4,2,0,5],[4,4,4,5,5,5,3]]}
{"nodes":["clk input","rst input","op_code input","operand_a input","operand_b input","result output","adder submodule","subtractor submodule","multiplier submodule"],"connectivity":[[4,3,4,3,4,3,8,7,6],[6,6,7,7,8,8,5,5,5]]}
{"nodes":["clk input","rst_n input","pwm_out output","u_pulse_high submodule","u_pulse_low submodule"],"connectivity":[[0,1,0,1,4,3],[3,3,4,4,2,2]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,11,12,6,8,7,9,10,5,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","en input","sel input","q output","u0 submodule","u1 submodule","u2 submodule"],"connectivity":[[1,0,1,0,1,0,4,5,6],[4,4,5,5,6,6,3,3,3]]}
{"nodes":["clk input","op_sel input","data_a input","data_b input","result output","adder submodule","subtractor submodule","multiplier submodule"],"connectivity":[[2,3,2,3,2,3,6,5,7],[5,5,6,6,7,7,4,4,4]]}
{"nodes":["a input","b input","gt output","eq output","lt output","comp1 submodule","comp2 submodule","comp3 submodule","comp4 submodule","final_logic submodule"],"connectivity":[[0,1,0,1,0,1,0,1,5,6,7,8,9,9,9],[5,5,6,6,7,7,8,8,9,9,9,9,2,3,4]]}
{"nodes":["X input","Y input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,4,1,0,5,1,0,6,1,0,4,6,7,5,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","op_code input","operand_A input","operand_B input","result output","adder submodule","subtractor submodule","ander submodule","orer submodule"],"connectivity":[[2,3,2,3,2,3,2,3,6,8,5,7],[5,5,6,6,7,7,8,8,4,4,4,4]]}
{"nodes":["clk input","sel input","data1 input","data2 input","data3 input","mux_out output","ds1 submodule","ds2 submodule","ds3 submodule"],"connectivity":[[2,1,0,3,1,0,4,1,0,6,8,1,7],[6,6,6,7,7,7,8,8,8,5,5,5,5]]}
{"nodes":["a input","b input","eq output","gt output","u_equality_checker submodule","u_greater_than_checker submodule"],"connectivity":[[0,1,0,1,4,5],[4,4,5,5,2,3]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","add_module submodule","sub_module submodule","and_gate submodule","or_gate submodule"],"connectivity":[[3,2,3,2,3,2,3,2,5,8,7,6],[5,5,6,6,7,7,8,8,4,4,4,4]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,7,8,6,5,12,10,11,9,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["Data_in input","Shift_amt input","Shift_type input","Data_out output","ll_inst submodule","lr_inst submodule","ar_inst submodule"],"connectivity":[[1,0,1,0,1,0,6,2,5,4],[4,4,5,5,6,6,3,3,3,3]]}
{"nodes":["data input","parity output","gen1 submodule","gen2 submodule","gen3 submodule","gen4 submodule"],"connectivity":[[0,0,0,0,5,2,3,4],[2,3,4,5,1,1,1,1]]}
{"nodes":["x input","y input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,1,2,0,1,5,6,1,0,7,1,0,0,1,8,0,1,9,0,1,10,0,1,11,11,7,5,10,6,12,8,9,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","rst input","x input","y input","result output","u_divider submodule","u_accumulator submodule"],"connectivity":[[2,3,5,0,1,6],[5,5,6,6,6,4]]}
{"nodes":["clk input","a input","b input","c input","d input","sel input","result output","u0 submodule","u1 submodule","u2 submodule","u3 submodule"],"connectivity":[[1,0,0,2,3,0,0,4,8,9,7,10],[7,7,8,8,9,9,10,10,6,6,6,6]]}
{"nodes":["A input","B input","Opcode input","Result output","CarryOut output","adder submodule","subtractor submodule","and_gate submodule","or_gate submodule","xor_gate submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,2,9,5,6,8,7,2,5,6],[5,5,6,6,7,7,8,8,9,9,3,3,3,3,3,3,4,4,4]]}
{"nodes":["clk input","start input","a input","b input","ready output","product output","u_multiplier_core submodule","u_control_unit submodule"],"connectivity":[[2,3,1,0,7,6],[6,6,7,7,4,5]]}
{"nodes":["clk input","rst_n input","bit_in input","valid_seq input","detect_out output","u_shift_register submodule","u_sequence_comparator submodule","u_output_module submodule"],"connectivity":[[3,2,0,1,5,0,6,1,7],[5,5,5,5,6,7,7,7,4]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,9,10,11,6,7,8,5,12,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","rst_n input","data_in input","match output","u_shift_reg submodule","u_pattern_match submodule"],"connectivity":[[2,0,1,4,5],[4,4,4,5,3]]}
{"nodes":["sel input","data0 input","data1 input","data2 input","data3 input","mux_out output","mux_p1 submodule","mux_p2 submodule","mux_p3 submodule","mux_p4 submodule"],"connectivity":[[0,1,2,0,3,0,4,0,6,9,8,0,7],[6,6,7,7,8,8,9,9,5,5,5,5,5]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","add_unit submodule","sub_unit submodule","and_unit submodule","or_unit submodule"],"connectivity":[[3,2,3,2,3,2,3,2,8,7,5,6],[5,5,6,6,7,7,8,8,4,4,4,4]]}
{"nodes":["clk input","rst input","a00 input","a01 input","a10 input","a11 input","b00 input","b01 input","b10 input","b11 input","c00 output","c01 output","c10 output","c11 output","pe0 submodule","pe1 submodule","pe2 submodule","pe3 submodule","pe4 submodule","pe5 submodule","pe6 submodule","pe7 submodule"],"connectivity":[[2,6,3,8,7,2,3,9,4,6,5,8,7,4,5,9,15,14,17,16,19,18,21,20],[14,14,15,15,16,16,17,17,18,18,19,19,20,20,21,21,10,10,11,11,12,12,13,13]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,11,7,8,6,12,10,5,9,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","rst input","a input","b input","op input","result output","u_and submodule","u_add submodule","u_sub submodule"],"connectivity":[[2,3,2,3,2,3,7,8,6],[6,6,7,7,8,8,5,5,5]]}
{"nodes":["Op1 input","Op2 input","Op_select input","Result output","Carry_out output","Overflow output","add_inst submodule","sub_inst submodule","and_inst submodule","or_inst submodule","xor_inst submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,9,7,8,6,10,2,7,6,2,6,7,2],[6,6,7,7,8,8,9,9,10,10,3,3,3,3,3,3,4,4,4,5,5,5]]}
{"nodes":["d input","clk input","rst_n input","load input","q output","reg8_inst1 submodule","reg8_inst2 submodule","reg8_inst3 submodule","reg8_inst4 submodule"],"connectivity":[[2,1,3,0,2,1,0,3,2,1,0,3,2,1,3,0,7,8,6,5],[5,5,5,5,6,6,6,6,7,7,7,7,8,8,8,8,4,4,4,4]]}
{"nodes":["clk input","rst input","x1 input","y1 input","x2 input","y2 input","sum output","diff output","au submodule","su submodule"],"connectivity":[[2,3,0,1,4,5,0,1,8,9],[8,8,8,8,9,9,9,9,6,7]]}
{"nodes":["a input","b input","cin input","s output","cout output","bin_add submodule","adjust submodule"],"connectivity":[[0,2,1,5,6,5],[5,5,5,6,3,4]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,7,6,12,11,10,8,9,5,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["x input","y input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,1,2,0,5,1,0,1,6,7,1,0,0,1,8,0,9,1,0,1,10,0,1,11,5,9,7,6,10,11,12,8,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,6,7,8,11,12,9,10,5,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["X input","Y input","Sum output","Carry_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,4,1,0,1,5,0,6,1,0,6,4,7,5,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["op_code input","A input","B input","result output","carry_out output","adder_inst submodule","subtractor_inst submodule","and_inst submodule","or_inst submodule","xor_inst submodule"],"connectivity":[[2,1,2,1,2,1,2,1,2,1,8,7,0,5,9,6,5,6,0],[5,5,6,6,7,7,8,8,9,9,3,3,3,3,3,3,4,4,4]]}
{"nodes":["clk input","rst input","op_a input","op_b input","sum output","product output","add_module submodule","mult_module submodule"],"connectivity":[[2,3,0,1,2,3,0,1,6,7],[6,6,6,6,7,7,7,7,4,5]]}
{"nodes":["CLK_in input","RST input","COUNT_8 output","COUNT_10 output","COUNT_12 output","count_8 submodule","count_10 submodule","count_12 submodule"],"connectivity":[[1,0,1,0,1,0,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["clk input","rst input","a input","b input","op_code input","result output","adder submodule","subtractor submodule","and_op submodule","or_op submodule"],"connectivity":[[2,3,2,3,2,3,2,3,8,9,7,6],[6,6,7,7,8,8,9,9,5,5,5,5]]}
{"nodes":["clk input","rst input","ped_request input","traffic_light output","pedestrian_signal output","traffic_stage submodule","pedestrian_stage submodule","main_controller submodule"],"connectivity":[[0,1,2,0,5,0,6,1,7,7],[5,5,6,6,7,7,7,7,3,4]]}
{"nodes":["clk input","op_code input","a input","b input","result output","decode submodule"],"connectivity":[[2,1,3,5,1],[5,5,5,4,4]]}
{"nodes":["CLK_in input","RST input","PWM_25 output","PWM_50 output","PWM_75 output","duty_25 submodule","duty_50 submodule","duty_75 submodule"],"connectivity":[[1,0,1,0,1,0,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["x input","y input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,1,2,0,1,5,6,1,0,7,1,0,0,1,8,9,0,1,0,1,10,11,1,0,10,6,7,11,8,12,9,5,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["x input","y input","opcode input","result output","zero output","overflow output","mul submodule","div submodule"],"connectivity":[[0,1,0,1,7,6,7,6,7,2],[6,6,7,7,3,3,4,4,5,5]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","adder submodule","subtractor submodule","ander submodule","orer submodule"],"connectivity":[[3,2,3,2,3,2,3,2,8,5,7,6],[5,5,6,6,7,7,8,8,4,4,4,4]]}
{"nodes":["clk input","rst_n input","operand_a input","operand_b input","valid_in input","valid_out output","result output","u_multiplier_core submodule","u_result_register submodule","u_valid_output submodule"],"connectivity":[[3,2,4,0,7,1,4,0,1,9,8],[7,7,8,8,8,8,9,9,9,5,6]]}
{"nodes":["clk input","rst_n input","multiplicand input","multiplier input","valid_in input","valid_out output","product_out output","u_input_register submodule","u_multiplier_logic submodule","u_valid_output submodule"],"connectivity":[[3,0,1,4,2,7,0,1,7,0,1,9,8],[7,7,7,7,7,8,8,8,9,9,9,5,6]]}
{"nodes":["data_in input","shift_amount input","shift_dir input","data_out output","left_shift_inst submodule","right_shift_inst submodule"],"connectivity":[[0,1,0,1,5,2,4],[4,4,5,5,3,3,3]]}
{"nodes":["d input","load input","clk input","rst input","q output","reg8_inst1 submodule","reg8_inst2 submodule","reg8_inst3 submodule","reg8_inst4 submodule"],"connectivity":[[1,2,3,0,1,2,3,0,1,2,3,0,1,2,3,0,6,8,5,7],[5,5,5,5,6,6,6,6,7,7,7,7,8,8,8,8,4,4,4,4]]}
{"nodes":["clk input","rst input","operand_a input","operand_b input","op_code input","result output","carry_out output","and_op submodule","or_op submodule","add_op submodule","sub_op submodule"],"connectivity":[[3,2,3,2,3,2,3,2,10,7,9,8,10,9],[7,7,8,8,9,9,10,10,5,5,5,5,6,6]]}
{"nodes":["data input","shift_amount input","mode input","result output","lsl submodule","lsr submodule","asr submodule"],"connectivity":[[0,1,0,1,0,1,5,4,6],[4,4,5,5,6,6,3,3,3]]}
{"nodes":["clk input","op_code input","data_a input","data_b input","result output","carry_out output","adder submodule","subtractor submodule","and_gate submodule","or_gate submodule"],"connectivity":[[2,3,2,3,2,3,2,3,7,8,6,9,6],[6,6,7,7,8,8,9,9,4,4,4,4,5]]}
{"nodes":["x input","y input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,1,2,0,1,5,6,1,0,0,1,7,8,1,0,0,9,1,0,1,10,0,1,11,9,11,8,12,10,5,7,6,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","rst_n input","start input","stop input","time_out output","u_control submodule","u_counter submodule","u_output_logic submodule"],"connectivity":[[3,2,0,1,5,0,1,0,6,1,7],[5,5,5,5,6,6,6,7,7,7,4]]}
{"nodes":["d0 input","d1 input","d2 input","d3 input","d4 input","d5 input","d6 input","d7 input","d8 input","d9 input","d10 input","d11 input","d12 input","d13 input","d14 input","d15 input","sel input","out output","level0_mux0 submodule","level0_mux1 submodule","level0_mux2 submodule","level0_mux3 submodule","level1_mux submodule"],"connectivity":[[2,0,16,1,3,4,5,16,7,6,9,8,16,11,10,15,12,13,16,14,20,18,19,16,21,22],[18,18,18,18,18,19,19,19,19,19,20,20,20,20,20,21,21,21,21,21,22,22,22,22,22,17]]}
{"nodes":["Data input","Parity output","generator_lower submodule","generator_upper submodule"],"connectivity":[[0,0,2,3],[2,3,1,1]]}
{"nodes":["in input","out output","comp7 submodule","comp6 submodule","comp5 submodule","comp4 submodule","comp3 submodule","comp2 submodule","comp1 submodule","comp0 submodule"],"connectivity":[[0,0,0,0,0,0,0,0,4,5,6,3,9,7,2,8],[2,3,4,5,6,7,8,9,1,1,1,1,1,1,1,1]]}
{"nodes":["X input","Y input","P output","adder0 submodule","adder1 submodule","adder2 submodule"],"connectivity":[[1,0,1,3,0,4,1,0,5],[3,3,4,4,4,5,5,5,2]]}
{"nodes":["A input","B input","op_code input","result output","carry_out output","adder_inst submodule","subtractor_inst submodule","and_inst submodule","or_inst submodule","xor_inst submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,7,9,8,6,5,6,5],[5,5,6,6,7,7,8,8,9,9,3,3,3,3,3,4,4]]}
{"nodes":["clk input","rst input","data_a input","data_b input","op_code input","result output","add_mod submodule","sub_mod submodule","and_mod submodule","or_mod submodule","xor_mod submodule","not_mod submodule"],"connectivity":[[2,3,2,3,2,3,2,3,2,3,2,10,6,7,9,11,8],[6,6,7,7,8,8,9,9,10,10,11,5,5,5,5,5,5]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,11,9,5,8,6,12,7,10,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","rst_n input","data_in input","valid_in input","valid_out output","data_high_out output","data_low_out output","u_data_split submodule","u_valid_output submodule"],"connectivity":[[2,3,0,1,8,7,7],[7,8,8,8,4,5,6]]}
{"nodes":["op_code input","operand1 input","operand2 input","result output","u_adder submodule","u_subtractor submodule","u_bitwise_and submodule","u_bitwise_or submodule","u_bitwise_xor submodule"],"connectivity":[[2,1,2,1,2,1,2,1,2,1,0,8,5,6,4,7],[4,4,5,5,6,6,7,7,8,8,3,3,3,3,3,3]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","adder submodule","subtractor submodule","ander submodule","res_reg submodule"],"connectivity":[[3,2,3,2,3,2,0,1,6,5,7,8],[5,5,6,6,7,7,8,8,8,8,8,4]]}
{"nodes":["clk input","enable input","A input","B input","product output","u_partial_product_calculator submodule","u_product_summator submodule"],"connectivity":[[3,2,5,6,1],[5,5,6,4,4]]}
{"nodes":["X input","Y input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,1,4,0,5,1,0,6,1,0,5,6,7,4,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","rst input","x0 input","x1 input","x2 input","x3 input","y0 input","y1 input","y2 input","y3 input","p0 output","p1 output","p2 output","p3 output","m0 submodule","m1 submodule","m2 submodule","m3 submodule"],"connectivity":[[6,0,1,2,3,7,0,1,4,8,0,1,0,1,9,5,14,15,16,17],[14,14,14,14,15,15,15,15,16,16,16,16,17,17,17,17,10,11,12,13]]}
{"nodes":["clk input","rst input","op_code input","operand_a input","operand_b input","result output","adder submodule","subtractor submodule","ander submodule","orer submodule"],"connectivity":[[4,3,4,3,4,3,4,3,8,6,9,7],[6,6,7,7,8,8,9,9,5,5,5,5]]}
{"nodes":["clk input","rst input","operand_a input","operand_b input","control input","result output","add_mod submodule","sub_mod submodule","and_mod submodule"],"connectivity":[[3,2,3,2,3,2,6,7,8],[6,6,7,7,8,8,5,5,5]]}
{"nodes":["clk input","rst input","dividend input","divisor input","quotient output","remainder output","u_divider submodule","u_remainder submodule"],"connectivity":[[2,3,2,0,1,6,3,6,7],[6,6,7,7,7,7,7,4,5]]}
{"nodes":["op1 input","op2 input","op_select input","result output","adder submodule","subtractor submodule","and_gate submodule"],"connectivity":[[1,0,1,0,1,0,4,6,5],[4,4,5,5,6,6,3,3,3]]}
{"nodes":["data0 input","data1 input","select input","output_data output","u_select_logic submodule","u_data_output_register submodule"],"connectivity":[[1,2,0,4,5],[4,4,4,5,3]]}
{"nodes":["clk input","rst input","x input","y input","z output","u_divider submodule","u_accumulator submodule"],"connectivity":[[2,3,5,0,1,6],[5,5,6,6,6,4]]}
{"nodes":["X input","Y input","P output","as0 submodule","as1 submodule","as2 submodule","as3 submodule","as4 submodule","as5 submodule","as6 submodule","as7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,3,9,7,8,4,6,5,10],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["a input","b input","cin input","sum output","cout output","adder_lower submodule","adder_upper submodule"],"connectivity":[[0,2,1,0,5,1,5,6,6],[5,5,5,6,6,6,3,3,4]]}
{"nodes":["clk input","rst_n input","binary_a input","binary_b input","valid_in input","valid_out output","product_out output","u_input_register submodule","u_multiplier submodule","u_valid_output submodule"],"connectivity":[[0,1,4,2,3,0,7,1,0,8,1,9,8],[7,7,7,7,7,8,8,8,9,9,9,5,6]]}
{"nodes":["clk_1hz input","hours output","minutes output","seconds output","sec_count submodule","min_count submodule","hr_count submodule"],"connectivity":[[0,4,5,6,5,4],[4,5,6,1,2,3]]}
{"nodes":["clk input","reset input","count output","u0 submodule","u1 submodule","u2 submodule"],"connectivity":[[0,1,3,0,1,3,0,4,1,3,5,4],[3,3,4,4,4,5,5,5,5,2,2,2]]}
{"nodes":["a0 input","a1 input","a2 input","a3 input","b0 input","b1 input","b2 input","b3 input","flag0 output","flag1 output","flag2 output","flag3 output","CE0 submodule","CE1 submodule","CE2 submodule","CE3 submodule"],"connectivity":[[0,4,5,1,6,2,3,7,12,13,14,15],[12,12,13,13,14,14,15,15,8,9,10,11]]}
{"nodes":["clk input","op_code input","operand_A input","operand_B input","result output","zero_flag output","adder submodule","subtracter submodule","ander submodule","orer submodule","zfm submodule"],"connectivity":[[2,3,2,3,2,3,2,3,8,6,7,9,7,8,6,9,10],[6,6,7,7,8,8,9,9,10,10,10,10,4,4,4,4,5]]}
{"nodes":["a input","b input","cin input","sum output","cout output","FA0 submodule","FA1 submodule","FA2 submodule","FA3 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,5,7,6,8,8],[5,5,5,6,6,6,7,7,7,8,8,8,3,3,3,3,4]]}
{"nodes":["A input","B input","D output","B32 output","BLS1 submodule","BLS2 submodule"],"connectivity":[[1,0,1,4,0,5,4,5],[4,4,5,5,5,2,2,3]]}
{"nodes":["X input","Y input","P output","as0 submodule","as1 submodule","as2 submodule","as3 submodule","as4 submodule","as5 submodule","as6 submodule","as7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,6,8,7,4,3,10,9,5],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","carry_out output","adder submodule","subtractor submodule","and_logic submodule","or_logic submodule"],"connectivity":[[3,2,3,2,3,2,3,2,6,7,9,8,7,6],[6,6,7,7,8,8,9,9,4,4,4,4,5,5]]}
{"nodes":["clk input","period input","voltage_out output","inc submodule","dec submodule","ctrl submodule"],"connectivity":[[0,1,0,1,4,3,0,1,5],[3,3,4,4,5,5,5,5,2]]}
{"nodes":["clk input","rst input","operand_a input","operand_b input","opcode input","result output","carry_out output","add_mod submodule","sub_mod submodule","and_mod submodule","or_mod submodule"],"connectivity":[[3,2,3,2,3,2,3,2,9,8,10,7,8,7],[7,7,8,8,9,9,10,10,5,5,5,5,6,6]]}
{"nodes":["op_code input","operand_a input","operand_b input","result output","zero_flag output","u_ALU_adder submodule","u_ALU_subtractor submodule","u_ALU_and submodule","u_ALU_or submodule"],"connectivity":[[2,1,2,1,2,1,2,1,0,5,7,6,8,0,5,7,6,8],[5,5,6,6,7,7,8,8,3,3,3,3,3,4,4,4,4,4]]}
{"nodes":["A input","B input","A_gt_B output","A_lt_B output","A_eq_B output","cmp1 submodule","cmp2 submodule","cmp3 submodule","cmp4 submodule","cmp5 submodule","cmp6 submodule","cmp7 submodule","cmp8 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,8,6,12,7,9,10,11,5,8,6,12,7,9,10,11,5,8,6,12,7,9,10,11,5],[5,5,6,6,7,7,8,8,9,9,10,10,11,11,12,12,2,2,2,2,2,2,2,2,3,3,3,3,3,3,3,3,4,4,4,4,4,4,4,4]]}
{"nodes":["x input","y input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,1,2,0,1,5,6,1,0,0,1,7,0,1,8,0,9,1,0,1,10,11,1,0,9,6,8,10,5,12,11,7,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,5,12,10,7,11,8,9,6,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["operand1 input","operand2 input","op_code input","result output","carry_out output","zero output","adder_inst submodule","subtractor_inst submodule","and_inst submodule","or_inst submodule","xor_inst submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,9,10,8,6,7,6,7,9,10,8,6,7],[6,6,7,7,8,8,9,9,10,10,3,3,3,3,3,4,4,5,5,5,5,5]]}
{"nodes":["clk input","op input","x input","y input","result output","u_adder submodule","u_and_gate submodule"],"connectivity":[[2,3,2,3,6,1,5],[5,5,6,6,4,4,4]]}
{"nodes":["clk input","rst_n input","duty_cycle input","pwm_out output","u_pwm_counter submodule","u_pwm_comparator submodule"],"connectivity":[[0,1,4,2,5],[4,4,5,5,3]]}
{"nodes":["A input","B input","C input","D input","SUM output","mult1 submodule","mult2 submodule","mult4 submodule","mult8 submodule"],"connectivity":[[0,1,2,3,7,5,6,8],[5,6,7,8,4,4,4,4]]}
{"nodes":["operand1 input","operand2 input","op_select input","result output","u_control_logic submodule","u_adder submodule"],"connectivity":[[2,1,4,0,5],[4,4,5,5,3]]}
{"nodes":["clk input","rst_n input","data_a input","data_b input","valid_in input","valid_out output","data_out output","u_input_register submodule","u_multiplier submodule","u_valid_output submodule"],"connectivity":[[2,0,1,3,4,0,7,1,0,7,1,9,8],[7,7,7,7,7,8,8,8,9,9,9,5,6]]}
{"nodes":["d input","shift input","ctrl input","result output","lls submodule","lrs submodule","ars submodule","rol submodule","ror submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,4,5,7,6,8],[4,4,5,5,6,6,7,7,8,8,3,3,3,3,3]]}
{"nodes":["a input","b input","op_select input","result output","zero output","error output","mult_inst submodule","div_inst submodule"],"connectivity":[[0,1,0,1,6,7,6,7,7,2],[6,6,7,7,3,3,4,4,5,5]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,8,6,5,7,11,12,10,9,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","zero output","alu_core submodule","res_reg submodule","z_flag submodule"],"connectivity":[[3,2,1,6,0,7,7,8],[6,6,6,7,7,8,4,5]]}
{"nodes":["X input","Y input","P output","pp0 submodule","pp1 submodule","pp2 submodule","pp3 submodule","fa0 submodule","fa1 submodule","fa2 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,4,3,7,5,6,8,9],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,2]]}
{"nodes":["X input","Y input","P output","m0 submodule","m1 submodule","m2 submodule","m3 submodule","m4 submodule","m5 submodule","m6 submodule","m7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,3,4,5,8,6,10,7,9],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["clk input","rst input","sel input","data1 input","data2 input","data3 input","out output","mux1 submodule","mux2 submodule","mux3 submodule"],"connectivity":[[3,0,2,1,0,4,2,1,5,0,2,1,9,7,2,8],[7,7,7,7,8,8,8,8,9,9,9,9,6,6,6,6]]}
{"nodes":["bin_in input","gray_out output","u_shift_reg submodule","u_xor submodule"],"connectivity":[[0,0,2,3],[2,3,3,1]]}
{"nodes":["clk input","rst input","enable input","count_out output","logic_block submodule"],"connectivity":[[2,0,1,4],[4,4,4,3]]}
{"nodes":["clk input","rst input","d0 input","d1 input","q0 output","q1 output","detff0 submodule","detff1 submodule"],"connectivity":[[0,2,1,3,0,1,6,7],[6,6,6,7,7,7,4,5]]}
{"nodes":["in0 input","in1 input","in2 input","in3 input","in4 input","in5 input","in6 input","in7 input","sel input","out output","mux1 submodule","mux2 submodule","mux3 submodule","mux4 submodule","mux5 submodule","mux6 submodule","mux7 submodule"],"connectivity":[[0,8,1,2,8,3,5,4,8,6,7,8,11,8,10,12,8,13,15,14,8,16],[10,10,10,11,11,11,12,12,12,13,13,13,14,14,14,15,15,15,16,16,16,9]]}
{"nodes":["a input","b input","gt output","lt output","eq output","comp16_upper submodule","comp16_lower submodule"],"connectivity":[[0,1,0,1,6,5,5,6,6,5],[5,5,6,6,2,2,3,3,4,4]]}
{"nodes":["X input","Y input","P output","pp0 submodule","pp1 submodule","pp2 submodule","pp3 submodule","pp4 submodule","pp5 submodule","pp6 submodule","pp7 submodule"],"connectivity":[[1,0,3,1,0,1,4,0,5,1,0,1,6,0,1,7,0,1,8,0,1,9,0,10],[3,3,4,4,4,5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,2]]}
{"nodes":["A input","B input","S output","C_out output","cla1 submodule","cla2 submodule","cla3 submodule","cla4 submodule"],"connectivity":[[1,0,4,1,0,1,5,0,6,1,0,4,7,5,6,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["data input","parity_bit output","u_xor0 submodule","u_xor1 submodule","u_xor2 submodule","u_xor3 submodule","u_combine submodule"],"connectivity":[[0,0,0,0,4,2,3,5,6],[2,3,4,5,6,6,6,6,1]]}
{"nodes":["clk input","reset input","up_down input","load input","load_value input","count_out output","initializer submodule","counter submodule","loader submodule"],"connectivity":[[2,0,1,2,0,6,1,4,0,3,7,8],[6,6,6,7,7,7,7,8,8,8,5,5]]}
{"nodes":["x input","y input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,1,2,0,1,5,0,1,6,7,1,0,8,1,0,0,1,9,0,10,1,0,1,11,7,6,10,11,8,9,5,12,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","duty_cycle input","pwm_out output","dc submodule","sg submodule"],"connectivity":[[0,1,3,0,4],[3,3,4,4,2]]}
{"nodes":["clk input","ctrl input","input1 input","input2 input","output_data output","u_select_logic submodule","u_output_register submodule"],"connectivity":[[1,2,3,0,5,6],[5,5,5,6,6,4]]}
{"nodes":["clk input","rst input","load input","up_down input","clear input","load_value input","count_out output","ctrl submodule","core submodule"],"connectivity":[[8,5,3,2,4,7,0,1,8],[7,7,7,7,7,8,8,8,6]]}
{"nodes":["clk input","op_code input","a input","b input","result output","add submodule","sub submodule","and_gate submodule","or_gate submodule"],"connectivity":[[2,3,2,3,2,3,2,3,8,7,5,6],[5,5,6,6,7,7,8,8,4,4,4,4]]}
{"nodes":["X input","Y input","Equal output","Greater output","Less output","BC0 submodule","BC1 submodule","BC2 submodule","BC3 submodule","BC4 submodule","BC5 submodule","BC6 submodule","BC7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,7,9,12,8,6,11,5,10,7,9,12,8,6,11,5,10,7,9,12,8,6,11,5,10],[5,5,6,6,7,7,8,8,9,9,10,10,11,11,12,12,2,2,2,2,2,2,2,2,3,3,3,3,3,3,3,3,4,4,4,4,4,4,4,4]]}
{"nodes":["op_code input","operand_a input","operand_b input","result output","zero_flag output","u_alu_core submodule","u_alu_logic submodule","u_zero_detector submodule"],"connectivity":[[2,1,0,2,1,0,6,5,0,6,5,0,7],[5,5,5,6,6,6,7,7,7,3,3,3,4]]}
{"nodes":["a00 input","a01 input","a10 input","a11 input","b00 input","b01 input","b10 input","b11 input","result00 output","result01 output","result10 output","result11 output","mult0 submodule","mult1 submodule","mult2 submodule","mult3 submodule","mult4 submodule","mult5 submodule","mult6 submodule","mult7 submodule"],"connectivity":[[0,4,1,6,5,0,1,7,2,4,3,6,5,2,3,7,13,12,15,14,16,17,18,19],[12,12,13,13,14,14,15,15,16,16,17,17,18,18,19,19,8,8,9,9,10,10,11,11]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,7,6,8,11,12,10,5,9,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","duty_cycle input","base_freq input","pwm_out output","ps submodule","dcc submodule"],"connectivity":[[0,2,4,0,1],[4,4,5,5,5]]}
{"nodes":["A input","B input","Op input","Result output","Zero output","add_inst submodule","sub_inst submodule","bitwise_inst submodule"],"connectivity":[[1,0,1,0,2,1,0,5,7,6,5,7,6],[5,5,6,6,7,7,7,3,3,3,4,4,4]]}
{"nodes":["clk input","op_code input","a input","b input","result output","u_adder submodule","u_subtractor submodule","u_and_gate submodule"],"connectivity":[[2,3,2,3,2,3,6,7,5],[5,5,6,6,7,7,4,4,4]]}
{"nodes":["sel input","data1 input","data2 input","out output","u_selector submodule","u_output_control submodule"],"connectivity":[[1,2,0,4,5],[4,4,4,5,3]]}
{"nodes":["op_a input","op_b input","opcode input","result output","carry_out output","add_module submodule","sub_module submodule","and_module submodule","or_module submodule"],"connectivity":[[0,1,0,1,0,1,0,1,6,5,8,7,6,5],[5,5,6,6,7,7,8,8,3,3,3,3,4,4]]}
{"nodes":["clk input","reset input","read_reg1 input","read_reg2 input","write_reg input","write_data input","write_enable input","read_data1 output","read_data2 output","u_reg_bank submodule","u_read_logic1 submodule","u_read_logic2 submodule"],"connectivity":[[0,5,4,6,1,9,2,3,9,10,11],[9,9,9,9,9,10,10,11,11,7,8]]}
{"nodes":["a input","b input","sel input","p input","out output","mux0 submodule","mux1 submodule"],"connectivity":[[0,2,1,3,5,1,6],[5,5,5,6,6,6,4]]}
{"nodes":["clk input","rst input","wr_en_a input","wr_en_b input","rd_en_a input","rd_en_b input","data_in_a input","data_in_b input","data_out_a output","data_out_b output","full_a output","full_b output","empty_a output","empty_b output","fifo_a submodule","fifo_b submodule"],"connectivity":[[0,1,2,6,4,0,1,7,5,3,14,15,14,15,14,15],[14,14,14,14,14,15,15,15,15,15,8,9,10,11,12,13]]}
{"nodes":["clk input","rst input","opcode input","data_a input","data_b input","result output","add_op submodule","sub_op submodule","and_op submodule","or_op submodule"],"connectivity":[[3,4,3,4,3,4,3,4,6,8,7,9],[6,6,7,7,8,8,9,9,5,5,5,5]]}
{"nodes":["a input","b input","cin input","sum output","cout output","unit_cll submodule","fa0 submodule","fa1 submodule","fa2 submodule","fa3 submodule"],"connectivity":[[0,2,1,0,5,1,0,5,1,0,5,1,0,5,1,6,8,1,0,9,7,5,5],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,3,3,3,3,3,3,3,4]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,5,8,7,10,11,6,9,12,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","duty_cycle input","pwm_out output","dc submodule","sg submodule"],"connectivity":[[0,1,0,3,4],[3,3,4,4,2]]}
{"nodes":["op_a input","op_b input","ctrl input","result output","overflow output","add_module submodule","sub_module submodule"],"connectivity":[[0,1,0,1,5,2,6,5,2,6],[5,5,6,6,3,3,3,4,4,4]]}
{"nodes":["clk input","rst input","v0 input","v1 input","v2 input","v3 input","addend input","sum0 output","sum1 output","sum2 output","sum3 output","ae0 submodule","ae1 submodule","ae2 submodule","ae3 submodule"],"connectivity":[[6,0,1,2,6,0,3,1,6,0,1,4,6,0,5,1,11,12,13,14],[11,11,11,11,12,12,12,12,13,13,13,13,14,14,14,14,7,8,9,10]]}
{"nodes":["signal input","binary_code output","valid output","dh0 submodule","dh1 submodule","dh2 submodule","dh3 submodule","dh4 submodule","dh5 submodule","dh6 submodule","dh7 submodule"],"connectivity":[[0,0,0,0,0,0,0,0,10,3,7,4,5,9,8,6,10,3,7,4,5,9,8,6],[3,4,5,6,7,8,9,10,1,1,1,1,1,1,1,1,2,2,2,2,2,2,2,2]]}
{"nodes":["bcd_input input","seg_a output","seg_b output","seg_c output","seg_d output","seg_e output","seg_f output","seg_g output","u_decoder submodule"],"connectivity":[[0,8,8,8,8,8,8,8],[8,1,2,3,4,5,6,7]]}
{"nodes":["op_sel input","operand_a input","operand_b input","result output","u_adder submodule","u_subtractor submodule","u_and_bitwise submodule","u_or_bitwise submodule","u_xor_bitwise submodule"],"connectivity":[[2,1,2,1,2,1,2,1,2,1,0,5,6,7,8,4],[4,4,5,5,6,6,7,7,8,8,3,3,3,3,3,3]]}
{"nodes":["A input","B input","op input","result output","carry_out output","and_unit submodule","or_unit submodule","add_unit submodule","sub_unit submodule","selector submodule"],"connectivity":[[1,0,1,0,1,0,1,0,5,2,8,6,7,9,9],[5,5,6,6,7,7,8,8,9,9,9,9,9,3,4]]}
{"nodes":["a input","b input","cin input","sum output","cout output","fa0 submodule","fa1 submodule","fa2 submodule","fa3 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,8,7,5,6,8],[5,5,5,6,6,6,7,7,7,8,8,8,3,3,3,3,4]]}
{"nodes":["a input","b input","greater output","less output","equal output","comp16_top submodule","comp16_bottom submodule"],"connectivity":[[0,1,0,1,5,6,5,6,5,6],[5,5,6,6,2,2,3,3,4,4]]}
{"nodes":["A input","B input","P output","BM0 submodule","BM1 submodule","BM2 submodule","BM3 submodule","BM4 submodule","BM5 submodule","BM6 submodule","BM7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,5,10,4,3,7,9,8,6],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,9,11,6,5,12,7,10,8,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["A input","B input","S output","C_out output","cla1 submodule","cla2 submodule","cla3 submodule","cla4 submodule"],"connectivity":[[1,0,4,1,0,1,5,0,1,6,0,6,4,5,7,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","rst input","m00 input","m01 input","m10 input","m11 input","tm00 output","tm01 output","tm10 output","tm11 output","eh0 submodule","eh1 submodule","eh2 submodule","eh3 submodule"],"connectivity":[[0,1,2,3,0,1,4,0,1,0,1,5,10,12,11,13],[10,10,10,11,11,11,12,12,12,13,13,13,6,7,8,9]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,8,9,12,6,10,11,7,5,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["data_in input","parity_bit output","stage1_0 submodule","stage1_1 submodule","stage1_2 submodule","stage1_3 submodule","stage2_0 submodule","stage2_1 submodule","final_stage submodule"],"connectivity":[[0,0,0,0,3,2,5,4,7,6,8],[2,3,4,5,6,6,7,7,8,8,1]]}
{"nodes":["X input","Y input","P output","M0 submodule","M1 submodule","M2 submodule","M3 submodule","M4 submodule","M5 submodule","M6 submodule","M7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,4,9,3,10,7,6,5,8],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["Data input","Parity output","gen1 submodule","gen2 submodule"],"connectivity":[[0,0,3,2],[2,3,1,1]]}
{"nodes":["x input","y input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,1,2,5,0,1,6,1,0,0,1,7,0,1,8,0,1,9,0,1,10,0,1,11,9,6,10,7,11,5,8,12,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","rst input","mode input","x0 input","x1 input","y0 input","y1 input","sum0 output","sum1 output","alu0 submodule","alu1 submodule"],"connectivity":[[5,0,1,2,3,0,1,6,2,4,9,10],[9,9,9,9,9,10,10,10,10,10,7,8]]}
{"nodes":["a input","b input","isGreater output","isLess output","isEqual output","comp1 submodule","comp2 submodule"],"connectivity":[[0,1,0,1,5,6,5,6,6,5],[5,5,6,6,2,2,3,3,4,4]]}
{"nodes":["a input","b input","greater output","less output","equal output","u_greater_than_logic submodule","u_less_than_logic submodule","u_equal_logic submodule"],"connectivity":[[0,1,0,1,0,1,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["A input","B input","Op input","Result output","Carry_out output","add_inst submodule","and_inst submodule","or_inst submodule","xor_inst submodule"],"connectivity":[[1,0,1,0,1,0,1,0,2,6,5,7,8,2,5],[5,5,6,6,7,7,8,8,3,3,3,3,3,4,4]]}
{"nodes":["clk input","reset input","binary_input input","gray_output output","u_binary_to_gray_logic submodule","u_gray_register submodule"],"connectivity":[[2,4,0,1,5],[4,5,5,5,3]]}
{"nodes":["a input","b input","eq output","comp8_inst1 submodule","comp8_inst2 submodule","comp8_inst3 submodule","comp8_inst4 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,3,6,4,5],[3,3,4,4,5,5,6,6,2,2,2,2]]}
{"nodes":["clk input","rst_n input","duty_cycle input","pwm_out output","u_duty_cycle_limiter submodule","u_pwm_generator submodule"],"connectivity":[[2,0,4,1,5],[4,5,5,5,3]]}
{"nodes":["mode input","x input","y input","result output","u_and_module submodule","u_or_module submodule"],"connectivity":[[1,2,1,2,0,4,5],[4,4,5,5,3,3,3]]}
{"nodes":["data_byte input","parity_bit output","u_xor_tree submodule","u_parity_eval submodule"],"connectivity":[[0,2,3],[2,3,1]]}
{"nodes":["clk input","rst input","op_mode input","x input","y input","result output","u_adder submodule","u_subtractor submodule","u_and_module submodule"],"connectivity":[[3,4,3,4,3,4,6,8,7],[6,6,7,7,8,8,5,5,5]]}
{"nodes":["clk input","rst input","sel input","data0 input","data1 input","data2 input","data3 input","out output","mux0 submodule","mux1 submodule","mux2 submodule","mux3 submodule"],"connectivity":[[0,2,1,3,4,0,2,1,0,5,2,1,6,0,2,1,10,11,8,9,2],[8,8,8,8,9,9,9,9,10,10,10,10,11,11,11,11,7,7,7,7,7]]}
{"nodes":["CLK_in input","RST input","PWM_25 output","PWM_50 output","PWM_75 output","pwm_duty_25 submodule","pwm_duty_50 submodule","pwm_duty_75 submodule"],"connectivity":[[1,0,1,0,1,0,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["clk input","rst input","a00 input","a01 input","a10 input","a11 input","b00 input","b01 input","b10 input","b11 input","c00 output","c01 output","c10 output","c11 output","mac0 submodule","mac1 submodule","mac2 submodule","mac3 submodule"],"connectivity":[[6,0,1,8,2,3,7,0,1,2,9,3,5,6,0,1,8,4,7,5,0,1,9,4,14,15,16,17],[14,14,14,14,14,14,15,15,15,15,15,15,16,16,16,16,16,16,17,17,17,17,17,17,10,11,12,13]]}
{"nodes":["CLK_in input","RST input","duty_cycle_LED1 input","duty_cycle_LED2 input","duty_cycle_LED3 input","LED1_out output","LED2_out output","LED3_out output","pwm1 submodule","pwm2 submodule","pwm3 submodule"],"connectivity":[[2,1,0,1,3,0,4,1,0,8,9,10],[8,8,8,9,9,9,10,10,10,5,6,7]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,1,4,0,1,5,0,1,6,0,6,7,4,5,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["a input","b input","op_code input","result output","carry_out output","add_mod submodule","sub_mod submodule","and_mod submodule","or_mod submodule","xor_mod submodule","result_mux submodule"],"connectivity":[[0,1,0,1,0,1,0,1,0,1,6,2,5,8,7,9,10,5,6,2],[5,5,6,6,7,7,8,8,9,9,10,10,10,10,10,10,3,4,4,4]]}
{"nodes":["clk input","en input","sel input","out output","c0 submodule","c1 submodule","c2 submodule","c3 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,4,5,6,7],[4,4,5,5,6,6,7,7,3,3,3,3]]}
{"nodes":["x input","y input","product output","mul0 submodule","mul1 submodule","mul2 submodule","mul3 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,6,5,4,3],[3,3,4,4,5,5,6,6,2,2,2,2]]}
{"nodes":["clk input","rst_n input","brightness input","pwm_out output","u_pwm_generator submodule","u_duty_cycle_controller submodule"],"connectivity":[[0,1,2,0,4,1,5],[4,4,5,5,5,5,3]]}
{"nodes":["x input","y input","sum output","carry_out output","digit1 submodule","digit2 submodule","digit3 submodule","digit4 submodule"],"connectivity":[[0,1,0,1,4,0,1,5,0,1,6,7,5,6,4,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","rst input","op_code input","operand_a input","operand_b input","result output","decode submodule","compute submodule","output_reg submodule"],"connectivity":[[2,4,6,3,7,0,1,8],[6,7,7,7,8,8,8,5]]}
{"nodes":["clk input","reset input","opcode input","operand_a input","operand_b input","result output","u_adder submodule","u_subtractor submodule","u_bitwise_and submodule","u_bitwise_or submodule"],"connectivity":[[4,3,4,3,4,3,4,3,6,8,7,9],[6,6,7,7,8,8,9,9,5,5,5,5]]}
{"nodes":["operandA input","operandB input","op_code input","result output","overflow output","add_mod submodule","sub_mod submodule","and_mod submodule","or_mod submodule"],"connectivity":[[1,0,1,0,1,0,1,0,6,2,5,8,7,6,5,2],[5,5,6,6,7,7,8,8,3,3,3,3,3,4,4,4]]}
{"nodes":["op input","in1 input","in2 input","result output","u_adder submodule","u_subtractor submodule","u_and_logic submodule","u_or_logic submodule"],"connectivity":[[2,1,2,1,2,1,2,1,4,0,7,5,6],[4,4,5,5,6,6,7,7,3,3,3,3,3]]}
{"nodes":["operand1 input","operand2 input","ctrl input","result output","u_adder submodule","u_subtractor submodule","u_and_logic submodule","u_or_logic submodule","u_not_logic submodule"],"connectivity":[[1,0,1,0,1,0,1,0,0,6,5,4,7,2,8],[4,4,5,5,6,6,7,7,8,3,3,3,3,3,3]]}
{"nodes":["instruction input","opcode input","r_type output","i_type output","s_type output","b_type output","u_type output","j_type output","r_decoder submodule","i_decoder submodule","s_decoder submodule","b_decoder submodule","u_decoder submodule","j_decoder submodule"],"connectivity":[[1,1,1,1,1,1,8,9,10,11,12,13],[8,9,10,11,12,13,2,3,4,5,6,7]]}
{"nodes":["a input","b input","gt output","lt output","eq output","comp16_inst1 submodule","comp16_inst2 submodule"],"connectivity":[[0,1,0,1,5,6,6,5,5,6],[5,5,6,6,2,2,3,3,4,4]]}
{"nodes":["A input","B input","P output","mult0 submodule","mult1 submodule","mult2 submodule","mult3 submodule","mult4 submodule","mult5 submodule","mult6 submodule","mult7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,9,6,10,8,5,4,7,3],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["bcd_a input","bcd_b input","sum_bcd output","carry_out output","u_simple_adder submodule","u_carry_logic submodule"],"connectivity":[[0,1,4,5,5],[4,4,5,2,3]]}
{"nodes":["a input","b input","op input","result output","u_and submodule","u_or submodule","u_xor submodule"],"connectivity":[[0,1,0,1,0,1,6,4,5,2],[4,4,5,5,6,6,3,3,3,3]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,6,10,7,8,12,5,11,9,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","rst input","en input","mode input","count output","u_up_counter submodule","u_down_counter submodule"],"connectivity":[[3,0,2,1,3,0,2,1,3,6,5],[5,5,5,5,6,6,6,6,4,4,4]]}
{"nodes":["clk input","rst input","data_a input","data_b input","mode input","result_out output","compute submodule","absolute submodule"],"connectivity":[[4,2,3,0,6,0,7],[6,6,6,6,7,7,5]]}
{"nodes":["A input","B input","D output","B64 output","BLA1 submodule","BLA2 submodule"],"connectivity":[[1,0,1,4,0,5,4,5],[4,4,5,5,5,2,2,3]]}
{"nodes":["data input","parity output","gate1 submodule","gate2 submodule","gate3 submodule","gate4 submodule","gate5 submodule","gate6 submodule","gate7 submodule"],"connectivity":[[0,0,0,0,2,3,5,4,7,6,8],[2,3,4,5,6,6,7,7,8,8,1]]}
{"nodes":["clk input","duty_cycle input","pwm_out output","dcc submodule","pwm submodule"],"connectivity":[[0,1,0,3,1,4],[3,3,4,4,4,2]]}
{"nodes":["data_in input","enable input","data_out output","dff0 submodule","dff1 submodule","dff2 submodule","dff3 submodule","dff4 submodule","dff5 submodule","dff6 submodule","dff7 submodule"],"connectivity":[[0,1,1,0,1,0,0,1,1,0,0,1,1,0,0,1,4,3,10,8,9,7,5,6],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["a0 input","a1 input","a2 input","a3 input","b0 input","b1 input","b2 input","b3 input","result0 output","result1 output","result2 output","result3 output","CE0 submodule","CE1 submodule","CE2 submodule","CE3 submodule"],"connectivity":[[0,4,5,1,6,2,3,7,12,13,14,15],[12,12,13,13,14,14,15,15,8,9,10,11]]}
{"nodes":["A input","B input","D output","B32 output","BLA1 submodule","BLA2 submodule"],"connectivity":[[1,0,1,4,0,4,5,5,4],[4,4,5,5,5,2,2,3,3]]}
{"nodes":["clk input","rst input","clk_out1 output","clk_out2 output","clk_out3 output","div1 submodule","div2 submodule","div3 submodule"],"connectivity":[[0,1,0,1,0,1,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["clk input","rst input","vector_a input","vector_b input","vector_out output","stage0 submodule","stage1 submodule","stage2 submodule","stage3 submodule"],"connectivity":[[3,0,2,1,2,3,0,1,3,0,2,1,2,3,0,1,5,6,8,7],[5,5,5,5,6,6,6,6,7,7,7,7,8,8,8,8,4,4,4,4]]}
{"nodes":["clk input","rst input","op_sel input","operand1 input","operand2 input","result output","error output","add_mod submodule","sub_mod submodule","overflow_det submodule"],"connectivity":[[0,4,1,3,0,4,1,3,7,0,1,2,7,8,9],[7,7,7,7,8,8,8,8,9,9,9,5,5,5,6]]}
{"nodes":["A input","B input","EQ output","bc0 submodule","bc1 submodule","bc2 submodule","bc3 submodule","bc4 submodule","bc5 submodule","bc6 submodule","bc7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,3,8,4,9,5,10,7,6],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["operand1 input","operand2 input","mode input","result output","carry_out output","adder submodule","ander submodule"],"connectivity":[[1,0,1,0,2,6,5,2,5],[5,5,6,6,3,3,3,4,4]]}
{"nodes":["A input","B input","EQ output","GT output","LT output","BC0 submodule","BC1 submodule","BC2 submodule","BC3 submodule","BC4 submodule","BC5 submodule","BC6 submodule","BC7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,7,9,10,12,8,5,11,6,7,9,10,12,8,5,11,6,7,9,10,12,8,5,11,6],[5,5,6,6,7,7,8,8,9,9,10,10,11,11,12,12,2,2,2,2,2,2,2,2,3,3,3,3,3,3,3,3,4,4,4,4,4,4,4,4]]}
{"nodes":["a input","b input","product output","ppg0 submodule","ppg1 submodule","ppg2 submodule","ppg3 submodule","add0 submodule","add1 submodule","add2 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,4,3,5,7,6,8,9],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,2]]}
{"nodes":["x input","y input","Bin input","z output","Bout output","sub8_inst1 submodule","sub8_inst2 submodule"],"connectivity":[[0,6,1,0,1,2,5,6,5],[5,5,5,6,6,6,3,3,4]]}
{"nodes":["a input","b input","product output","add0 submodule","add1 submodule","add2 submodule"],"connectivity":[[0,1,0,3,1,0,4,1,5],[3,3,4,4,4,5,5,5,2]]}
{"nodes":["clk input","rst input","dividend input","divisor input","quotient output","remainder output","u_divider submodule","u_remainder_calc submodule"],"connectivity":[[2,3,2,0,1,6,3,6,7],[6,6,7,7,7,7,7,4,5]]}
{"nodes":["a input","b input","product output","stage0 submodule","stage1 submodule","stage2 submodule","stage3 submodule","stage4 submodule","stage5 submodule","stage6 submodule","stage7 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,5,6,7,9,3,4,10,8],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["op_select input","in_A input","in_B input","out output","u_bitwise_and submodule","u_bitwise_or submodule","u_bitwise_xor submodule"],"connectivity":[[2,1,2,1,2,1,6,0,4,5],[4,4,5,5,6,6,3,3,3,3]]}
{"nodes":["A input","B input","P output","m0 submodule","m1 submodule","m2 submodule","m3 submodule","m4 submodule","m5 submodule","m6 submodule","m7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,10,9,8,7,4,3,5,6],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["operand_a input","operand_b input","opcode input","result output","zero_flag output","carry_flag output","mod_add submodule","mod_sub submodule","mod_and submodule","mod_or submodule","mod_xor submodule","mod_nor submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,6,7,11,9,8,10,6,7,11,9,8,10,2,6],[6,6,7,7,8,8,9,9,10,10,11,11,3,3,3,3,3,3,4,4,4,4,4,4,5,5]]}
{"nodes":["CLK input","START input","STOP input","RESET input","SECONDS output","MINUTES output","HOURS output","seconds submodule","minutes submodule","hours submodule"],"connectivity":[[2,1,0,3,3,1,2,0,7,3,1,8,2,0,7,8,9],[7,7,7,7,8,8,8,8,8,9,9,9,9,9,4,5,6]]}
{"nodes":["clk input","rst input","x0 input","x1 input","y0 input","z0 output","z1 output","xe0 submodule","xe1 submodule"],"connectivity":[[4,2,4,3,7,8],[7,7,8,8,5,6]]}
{"nodes":["clk input","rst input","en input","count output","logic_block submodule"],"connectivity":[[0,2,1,4],[4,4,4,3]]}
{"nodes":["clk input","rst input","signal input","rising_edge output","falling_edge output","detect_rising submodule","detect_falling submodule"],"connectivity":[[0,2,1,0,2,1,5,6],[5,5,5,6,6,6,3,4]]}
{"nodes":["clk input","rst_n input","duty_cycle input","pwm_out output","u_rising_edge submodule","u_falling_edge submodule"],"connectivity":[[1,0,2,1,0,2,5,4],[4,4,4,5,5,5,3,3]]}
{"nodes":["a input","b input","gt output","lt output","eq output","comp_upper submodule","comp_lower submodule"],"connectivity":[[0,1,0,1,5,6,5,6,5,6],[5,5,6,6,2,2,3,3,4,4]]}
{"nodes":["clk input","reset input","enable input","count output","dff0 submodule","dff1 submodule","dff2 submodule","dff3 submodule"],"connectivity":[[5,0,2,7,4,1,6,5,0,2,7,4,1,6,5,0,2,7,4,1,6,5,0,2,7,4,1,6,5,7,6,4],[4,4,4,4,4,4,4,5,5,5,5,5,5,5,6,6,6,6,6,6,6,7,7,7,7,7,7,7,3,3,3,3]]}
{"nodes":["clk input","reset input","op_select input","operand_a input","operand_b input","result output","u_operation_logic submodule","u_result_register submodule"],"connectivity":[[4,2,3,0,6,1,7],[6,6,6,7,7,7,5]]}
{"nodes":["a input","b input","sum output","carry_out output","fa0 submodule","fa1 submodule","fa2 submodule","fa3 submodule","fa4 submodule","fa5 submodule","fa6 submodule","fa7 submodule"],"connectivity":[[0,1,0,4,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,7,9,4,5,6,10,11,8,11],[4,4,5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,2,2,2,2,2,2,2,2,3]]}
{"nodes":["A input","B input","op_code input","result output","zero output","add_mod submodule","sub_mod submodule","and_mod submodule","or_mod submodule"],"connectivity":[[1,0,1,0,1,0,1,0,8,7,6,5,8,7,6,5],[5,5,6,6,7,7,8,8,3,3,3,3,4,4,4,4]]}
{"nodes":["A input","B input","op_code input","result output","carry_out output","adder_inst submodule","subtractor_inst submodule","and_inst submodule"],"connectivity":[[1,0,1,0,1,0,7,2,5,6,5,6,2],[5,5,6,6,7,7,3,3,3,3,4,4,4]]}
{"nodes":["a input","b input","eq output","gt output","lt output","u_equality submodule","u_greater_than submodule","u_less_than submodule"],"connectivity":[[0,1,0,1,0,1,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["A input","B input","P output","add_shift0 submodule","add_shift1 submodule","add_shift2 submodule","add_shift3 submodule","add_shift4 submodule","add_shift5 submodule","add_shift6 submodule","add_shift7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,4,6,5,9,8,10,3,7],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["clk input","reset input","load_enable input","data_in input","data_out output","u_data_logic submodule","u_data_storage submodule"],"connectivity":[[2,6,3,0,5,1,6],[5,5,5,6,6,6,4]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,6,7,8,12,10,5,11,9,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","operand_a input","operand_b input","operation input","result output","u_alu_core submodule","u_add_sub_module submodule","u_logic_module submodule"],"connectivity":[[2,0,6,7,1,3,2,3,1,2,3,1,5],[5,5,5,5,5,5,6,6,6,7,7,7,4]]}
{"nodes":["clk input","data_in input","rotate_left input","rotate_count input","data_out output","u_rotate_logic submodule","u_rotate_register submodule"],"connectivity":[[2,1,3,0,5,6],[5,5,5,6,6,4]]}
{"nodes":["clk input","reset input","count output","u0 submodule","u1 submodule","u2 submodule"],"connectivity":[[0,1,0,3,1,0,4,1,5,3,4],[3,3,4,4,4,5,5,5,2,2,2]]}
{"nodes":["clk input","freq_div input","duty_cycle input","pwm_out output","clkdiv submodule","pwmgen submodule"],"connectivity":[[1,0,4,2,5],[4,4,5,5,3]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,1,4,0,5,1,0,6,1,0,5,7,4,6,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","op_a input","op_b input","op_select input","result output","u_adder_logic submodule","u_subtractor_logic submodule","u_operation_mux submodule"],"connectivity":[[1,2,1,2,3,6,5,7],[5,5,6,6,7,7,7,4]]}
{"nodes":["data_a input","data_b input","select input","data_out output","u_data_select submodule","u_output_register submodule"],"connectivity":[[0,1,2,4,5],[4,4,4,5,3]]}
{"nodes":["x input","y input","acc_in input","op_sel input","acc_out output","mult submodule","accum submodule","mac_op submodule"],"connectivity":[[0,1,2,5,0,2,1,5,2,7],[5,5,6,6,7,7,7,4,4,4]]}
{"nodes":["X input","Y input","D output","B64 output","BLS1 submodule","BLS2 submodule"],"connectivity":[[1,0,4,1,0,4,5,5],[4,4,5,5,5,2,2,3]]}
{"nodes":["clk input","rst input","start0 input","start1 input","set0 input","set1 input","expired0 output","expired1 output","t0 submodule","t1 submodule"],"connectivity":[[4,0,1,2,3,0,1,5,8,9],[8,8,8,8,9,9,9,9,6,7]]}
{"nodes":["clk input","rst input","hours output","minutes output","seconds output","sec_count submodule","min_count submodule","hr_count submodule"],"connectivity":[[0,1,0,1,5,6,0,1,7,6,5],[5,5,6,6,6,7,7,7,2,3,4]]}
{"nodes":["temp_in input","temp_high output","temp_med output","temp_low output","high_class submodule","med_class submodule","low_class submodule"],"connectivity":[[0,0,0,4,5,6],[4,5,6,1,2,3]]}
{"nodes":["clk input","rst input","a input","b input","mode input","result output","u_adder submodule","u_bitwise_and submodule"],"connectivity":[[2,3,2,3,6,7],[6,6,7,7,5,5]]}
{"nodes":["a input","b input","carry_in input","sum output","carry_out output","u_adder_logic submodule","u_carry_logic submodule"],"connectivity":[[0,2,1,5,6,6],[5,5,5,6,3,4]]}
{"nodes":["clk input","rst input","op_code input","data_a input","data_b input","result output","adder submodule","subtractor submodule","ander submodule","orer submodule"],"connectivity":[[3,4,3,4,3,4,3,4,9,8,6,7],[6,6,7,7,8,8,9,9,5,5,5,5]]}
{"nodes":["CLK_in input","RST input","PWM_25 output","PWM_50 output","PWM_75 output","pwm_mod_25 submodule","pwm_mod_50 submodule","pwm_mod_75 submodule"],"connectivity":[[1,0,1,0,1,0,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["A input","B input","op input","result output","carry_out output","add_mod submodule","sub_mod submodule","and_mod submodule","or_mod submodule","xor_mod submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,5,7,2,6,9,8,5,2,6],[5,5,6,6,7,7,8,8,9,9,3,3,3,3,3,3,4,4,4]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,5,7,10,12,8,6,9,11,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["A input","B input","Sum output","Carry_Out output","add_inst submodule"],"connectivity":[[1,0,4,4],[4,4,2,3]]}
{"nodes":["a input","b input","sel input","out output","and_gate0 submodule","and_gate1 submodule","and_gate2 submodule","and_gate3 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,5,6,1,4,2,7],[4,4,5,5,6,6,7,7,3,3,3,3,3,3]]}
{"nodes":["X input","Y input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,1,4,0,5,1,0,6,1,0,5,6,4,7,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["x input","y input","product output","m0 submodule","m1 submodule","m2 submodule","m3 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,4,3,5,6],[3,3,4,4,5,5,6,6,2,2,2,2]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,1,4,0,1,5,0,1,6,0,7,5,6,4,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["A input","P output","par1 submodule","par2 submodule","par3 submodule","par4 submodule"],"connectivity":[[0,0,0,0,2,3,4,5],[2,3,4,5,1,1,1,1]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,1,4,0,1,5,0,1,6,0,7,4,5,6,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["A input","B input","Sum output","Overflow output","add_inst submodule"],"connectivity":[[1,0,4,4],[4,4,2,3]]}
{"nodes":["clk input","rst input","enable input","sel input","q output","u0 submodule","u1 submodule","u2 submodule"],"connectivity":[[2,0,1,2,0,1,2,0,1,7],[5,5,5,6,6,6,7,7,7,4]]}
{"nodes":["clk input","input_a input","input_b input","result output","u_and_logic submodule","u_output_register submodule"],"connectivity":[[1,2,0,4,5],[4,4,5,5,3]]}
{"nodes":["clk input","op input","a input","b input","result output","u_adder submodule","u_subtractor submodule"],"connectivity":[[2,3,2,3,6,1,5],[5,5,6,6,4,4,4]]}
{"nodes":["binary_in input","gray_out output","xor_g0 submodule","xor_g1 submodule","xor_g2 submodule","direct_g3 submodule"],"connectivity":[[0,0,0,0,5,4,3,2],[2,3,4,5,1,1,1,1]]}
{"nodes":["data input","parity output","xr1 submodule"],"connectivity":[[0,2],[2,1]]}
{"nodes":["a input","b input","y output","xor8_inst1 submodule","xor8_inst2 submodule","xor8_inst3 submodule","xor8_inst4 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,3,5,4,6],[3,3,4,4,5,5,6,6,2,2,2,2]]}
{"nodes":["clk input","rst input","op_sel input","a input","b input","result output","u_adder submodule","u_subtractor submodule","u_and_module submodule"],"connectivity":[[3,4,3,4,3,4,8,7,6],[6,6,7,7,8,8,5,5,5]]}
{"nodes":["clk input","en input","dividend input","divisor input","quotient output","remainder output","u_quotient_calculator submodule","u_remainder_calculator submodule"],"connectivity":[[2,3,2,3,6,1,1,7],[6,6,7,7,4,4,5,5]]}
{"nodes":["A input","B input","P output","mult0 submodule","mult1 submodule","mult2 submodule","mult3 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,3,5,4,6],[3,3,4,4,5,5,6,6,2,2,2,2]]}
{"nodes":["data input","parity_bit output","ins_10 submodule","ins_11 submodule","ins_12 submodule","ins_13 submodule","ins_20 submodule","ins_21 submodule","ins_30 submodule"],"connectivity":[[0,0,0,0,2,3,4,5,7,6,8],[2,3,4,5,6,6,7,7,8,8,1]]}
{"nodes":["clk input","rst input","duty_cycle0 input","duty_cycle1 input","freq_divider input","pwm_out0 output","pwm_out1 output","pwm0 submodule","pwm1 submodule"],"connectivity":[[4,2,0,1,4,0,1,3,7,8],[7,7,7,7,8,8,8,8,5,6]]}
{"nodes":["clk input","amp input","wave_out output","inc submodule","dec submodule"],"connectivity":[[3,0,1,0,3,1,3,4,1],[3,3,3,4,4,4,2,2,2]]}
{"nodes":["clk input","rst input","vec input","m0 input","m1 input","m2 input","p0 output","p1 output","p2 output","ME0 submodule","ME1 submodule","ME2 submodule"],"connectivity":[[0,2,1,3,0,4,2,1,5,0,2,1,9,10,11],[9,9,9,9,10,10,10,10,11,11,11,11,6,7,8]]}
{"nodes":["X input","Y input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,4,1,0,5,1,0,6,1,0,4,7,5,6,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["op_a input","op_b input","op_code input","result output","carry_out output","u_alu_add_sub submodule","u_alu_and_or submodule","u_alu_xor submodule"],"connectivity":[[0,1,2,0,1,2,0,1,5,2,7,6,5,2],[5,5,5,6,6,6,7,7,3,3,3,3,4,4]]}
{"nodes":["Data_in input","Shift_amount input","Shift_dir input","Data_out output","left_shifter_inst submodule","right_shifter_inst submodule"],"connectivity":[[0,1,0,1,5,2,4],[4,4,5,5,3,3,3]]}
{"nodes":["A input","B input","Op input","Result output","Overflow output","add_inst submodule","sub_inst submodule","and_inst submodule","or_inst submodule","xor_inst submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,5,6,7,9,8,6,5],[5,5,6,6,7,7,8,8,9,9,3,3,3,3,3,4,4]]}
{"nodes":["clk input","rst input","data_a input","data_b input","op_code input","result output","ready output","adder submodule","subtractor submodule","multiplier submodule","divider submodule"],"connectivity":[[2,3,0,2,3,0,2,3,0,2,3,0,7,9,10,8,8,7,9,10],[7,7,7,8,8,8,9,9,9,10,10,10,5,5,5,5,6,6,6,6]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,5,10,9,12,7,11,8,6,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,6,7,8,12,10,11,5,9,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["A input","B input","op input","Result output","Carry_out output","add_inst submodule","sub_inst submodule","and_inst submodule","or_inst submodule"],"connectivity":[[1,0,1,0,1,0,1,0,7,6,2,5,8,7,6,2,5,8],[5,5,6,6,7,7,8,8,3,3,3,3,3,4,4,4,4,4]]}
{"nodes":["x input","y input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,1,2,5,0,1,6,1,0,7,1,0,8,1,0,9,0,1,0,1,10,11,1,0,5,11,12,9,7,6,8,10,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["multiplicand input","multiplier input","product output","add0 submodule","add1 submodule","add2 submodule"],"connectivity":[[1,0,3,1,0,4,1,0,5],[3,3,4,4,4,5,5,5,2]]}
{"nodes":["clk input","rst input","freq_in0 input","freq_in1 input","enable0 input","enable1 input","locked0 output","locked1 output","phase_out0 output","phase_out1 output","pll0 submodule","pll1 submodule"],"connectivity":[[2,4,0,1,5,0,1,3,10,11,10,11],[10,10,10,10,11,11,11,11,6,7,8,9]]}
{"nodes":["op1 input","op2 input","func_code input","result output","z_flag output","c_flag output","add_unit submodule","sub_unit submodule","and_unit submodule","or_unit submodule","xor_unit submodule","not_unit submodule","lsl_unit submodule","lsr_unit submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,0,1,0,1,0,7,12,13,10,6,11,8,9,7,12,13,10,6,11,8,9,6,7,2],[6,6,7,7,8,8,9,9,10,10,11,12,12,13,13,3,3,3,3,3,3,3,3,4,4,4,4,4,4,4,4,5,5,5]]}
{"nodes":["X input","Y input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,1,4,0,1,5,0,1,6,0,6,5,4,7,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","rst_n input","data1 input","data2 input","process_start input","process_done output","result output","u_control submodule","u_xor_logic submodule"],"connectivity":[[0,4,1,2,3,7,7,8],[7,7,7,8,8,8,5,6]]}
{"nodes":["a input","b input","product output","ag0 submodule","ag1 submodule","ag2 submodule","ag3 submodule","fba0 submodule","fba1 submodule","fba2 submodule"],"connectivity":[[0,1,0,1,0,1,0,1,3,4,7,5,6,8,9],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,2]]}
{"nodes":["CLK_in input","RST input","SIG_A_in input","SIG_B_in input","SIG_C_in input","SIG_A_out output","SIG_B_out output","SIG_C_out output","debouncer_a submodule","debouncer_b submodule","debouncer_c submodule"],"connectivity":[[2,1,0,1,3,0,4,1,0,8,9,10],[8,8,8,9,9,9,10,10,10,5,6,7]]}
{"nodes":["data_in input","data_out output","swap0 submodule","swap1 submodule","swap2 submodule","swap3 submodule"],"connectivity":[[0,0,0,0,3,5,4,2],[2,3,4,5,1,1,1,1]]}
{"nodes":["opcode input","operand_a input","operand_b input","result output","add_op submodule","sub_op submodule","and_op submodule","or_op submodule"],"connectivity":[[2,1,2,1,2,1,2,1,5,6,7,4],[4,4,5,5,6,6,7,7,3,3,3,3]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,4,1,0,5,1,0,6,1,0,4,6,5,7,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","start input","a input","b input","product output","ready output","u_partial_product_generator submodule","u_product_accumulator submodule"],"connectivity":[[2,3,6,1,0,7,7],[6,6,7,7,7,4,5]]}
{"nodes":["A input","B input","mode input","eq output","gt output","lt output","uc submodule","sc submodule"],"connectivity":[[1,0,1,0,6,7,6,7,6,7],[6,6,7,7,3,3,4,4,5,5]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","adder submodule","subtractor submodule","ander submodule","orer submodule","selector submodule"],"connectivity":[[3,2,3,2,3,2,3,2,8,0,5,1,7,6,9],[5,5,6,6,7,7,8,8,9,9,9,9,9,9,4]]}
{"nodes":["clk input","rst_n input","load input","load_value input","count_out output","u_bcd_counter_core submodule","u_bcd_synchronizer submodule"],"connectivity":[[6,0,3,1,0,2,6,5],[5,5,6,6,6,6,4,4]]}
{"nodes":["clk input","rst_n input","duty_cycle input","pwm_out output","u_counter submodule","u_comparator submodule"],"connectivity":[[0,1,4,2,5],[4,4,5,5,3]]}
{"nodes":["sel input","in0 input","in1 input","in2 input","in3 input","out output","s0 submodule","s1 submodule","s2 submodule","s3 submodule"],"connectivity":[[1,0,0,2,3,0,0,4,6,7,8,9,0],[6,6,7,7,8,8,9,9,5,5,5,5,5]]}
{"nodes":["A input","B input","P output","bit0 submodule","bit1 submodule","bit2 submodule","bit3 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,6,4,5,3],[3,3,4,4,5,5,6,6,2,2,2,2]]}
{"nodes":["clk input","rst input","sel input","count_out output","u0 submodule","u1 submodule"],"connectivity":[[0,1,0,1,5,4],[4,4,5,5,3,3]]}
{"nodes":["clk input","rst input","x input","y input","result output","u_divider submodule","u_accumulator submodule"],"connectivity":[[2,3,5,0,1,6],[5,5,6,6,6,4]]}
{"nodes":["clk input","reset input","lr_control input","data_in input","data_out output","u_rotate_logic submodule","u_data_register submodule"],"connectivity":[[3,2,5,0,1,6],[5,5,6,6,6,4]]}
{"nodes":["A input","B input","P output","AS0 submodule","AS1 submodule","AS2 submodule","AS3 submodule","AS4 submodule","AS5 submodule","AS6 submodule","AS7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,3,6,4,9,8,7,10,5],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["clk input","reset input","freq_div input","duty_cycle input","pwm_out output","fd submodule","dc submodule"],"connectivity":[[2,0,1,5,1,3,6],[5,5,5,6,6,6,4]]}
{"nodes":["a input","b input","ctrl input","result output","carry output","add_module submodule","sub_module submodule","and_module submodule","or_module submodule","xor_module submodule"],"connectivity":[[0,1,0,1,0,1,0,1,0,1,9,6,8,2,5,7,9,6,8,2,5,7],[5,5,6,6,7,7,8,8,9,9,3,3,3,3,3,3,4,4,4,4,4,4]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","add_module submodule","sub_module submodule","and_module submodule","or_module submodule","xor_module submodule"],"connectivity":[[3,2,3,2,3,2,3,2,3,2,8,5,7,6,9],[5,5,6,6,7,7,8,8,9,9,4,4,4,4,4]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,5,9,11,8,7,6,12,10,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["A input","B input","op_code input","Result output","Overflow output","add_inst submodule","sub_inst submodule","and_inst submodule","or_inst submodule","xor_inst submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,7,6,9,5,8,6,5],[5,5,6,6,7,7,8,8,9,9,3,3,3,3,3,4,4]]}
{"nodes":["A input","B input","S output","C_out output","cla1 submodule","cla2 submodule","cla3 submodule","cla4 submodule"],"connectivity":[[1,0,1,4,0,1,5,0,1,6,0,6,7,4,5,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["clk input","clr input","d input","q output","ff1 submodule","ff2 submodule"],"connectivity":[[1,0,2,4,1,0,5],[4,4,4,5,5,5,3]]}
{"nodes":["op_a input","op_b input","op_code input","result output","u_and_gate submodule","u_or_gate submodule","u_xor_gate submodule"],"connectivity":[[0,1,0,1,0,1,5,4,6,2],[4,4,5,5,6,6,3,3,3,3]]}
{"nodes":["clk input","reset input","data_in input","data_out output","u_bit_reversal_logic submodule","u_register_output submodule"],"connectivity":[[2,0,4,1,5],[4,5,5,5,3]]}
{"nodes":["A input","B input","lt output","eq output","gt output","lt_mod submodule","eq_mod submodule","gt_mod submodule"],"connectivity":[[1,0,1,0,1,0,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["A input","B input","S output","C_out output","add1 submodule","add2 submodule","add3 submodule","add4 submodule"],"connectivity":[[1,0,1,4,0,5,1,0,1,6,0,5,6,4,7,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["x input","y input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,1,2,0,1,5,6,1,0,0,1,7,0,1,8,9,0,1,0,1,10,0,1,11,6,5,11,12,7,9,10,8,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["a input","b input","eq output","gt output","lt output","u_equality_checker submodule","u_greater_than_checker submodule","u_less_than_checker submodule"],"connectivity":[[0,1,0,1,0,1,5,6,7],[5,5,6,6,7,7,2,3,4]]}
{"nodes":["A input","B input","P output","mult0 submodule","mult1 submodule","mult2 submodule","mult3 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,3,5,6,4],[3,3,4,4,5,5,6,6,2,2,2,2]]}
{"nodes":["A input","B input","Sum output","Carry_out output","fa0 submodule","fa1 submodule","fa2 submodule","fa3 submodule","fa4 submodule","fa5 submodule","fa6 submodule","fa7 submodule"],"connectivity":[[1,0,4,1,0,5,1,0,6,1,0,1,7,0,1,8,0,1,9,0,1,10,0,5,7,6,11,4,8,9,10,11],[4,4,5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,2,2,2,2,2,2,2,2,3]]}
{"nodes":["clk input","rst input","op_code input","operand_a input","operand_b input","result output","add_module submodule","sub_module submodule","and_module submodule","or_module submodule"],"connectivity":[[4,3,4,3,4,3,4,3,7,6,9,8],[6,6,7,7,8,8,9,9,5,5,5,5]]}
{"nodes":["clk input","rst input","op_code input","operand_a input","operand_b input","result output","adder submodule","subtractor submodule","ander submodule","orer submodule","controller submodule"],"connectivity":[[4,3,4,3,4,3,4,3,7,0,1,2,8,9,6,10],[6,6,7,7,8,8,9,9,10,10,10,10,10,10,10,5]]}
{"nodes":["A input","B input","Op_Code input","Result output","Zero_Flag output","add_inst submodule","sub_inst submodule","and_inst submodule","or_inst submodule","xor_inst submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,2,6,8,9,5,7,2,6,8,9,5,7],[5,5,6,6,7,7,8,8,9,9,3,3,3,3,3,3,4,4,4,4,4,4]]}
{"nodes":["clk input","rst input","a input","b input","sum output","add0 submodule","add1 submodule","add2 submodule"],"connectivity":[[2,0,1,3,0,1,3,2,5,0,1,3,2,6,5,7,6],[5,5,5,5,6,6,6,6,6,7,7,7,7,7,4,4,4]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,5,12,9,6,7,11,8,10,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","rst_n input","pwm_ctrl input","pwm_out output","u_duty_cycle submodule","u_pwm_gen submodule"],"connectivity":[[2,1,0,4,5],[4,5,5,5,3]]}
{"nodes":["clk input","rst input","load input","d input","q output","counter submodule"],"connectivity":[[2,0,1,3,5],[5,5,5,5,4]]}
{"nodes":["A input","B input","Sum output","Carry_out output","add_inst submodule"],"connectivity":[[1,0,4,4],[4,4,2,3]]}
{"nodes":["a input","b input","op input","result output","carry_out output","zero output","adder submodule","subtractor submodule","band submodule","bor submodule","bxor submodule"],"connectivity":[[0,1,0,1,0,1,0,1,0,1,10,7,9,8,6,7,6,10,7,9,8,6],[6,6,7,7,8,8,9,9,10,10,3,3,3,3,3,4,4,5,5,5,5,5]]}
{"nodes":["clk input","rst_n input","mode input","count_out output","u_counter_core submodule","u_reset_control submodule"],"connectivity":[[2,0,1,0,4,1,5,4],[4,4,4,5,5,5,3,3]]}
{"nodes":["clk input","duty_cycle input","pwm_out output","dc submodule","ps submodule"],"connectivity":[[0,0,3,1,4],[3,4,4,4,2]]}
{"nodes":["a input","b input","op_select input","result output","overflow output","add_mod submodule","sub_mod submodule","mul_mod submodule"],"connectivity":[[0,1,0,1,0,1,2,6,5,7,2,5,6,7],[5,5,6,6,7,7,3,3,3,3,4,4,4,4]]}
{"nodes":["clk input","rst input","x input","y0 input","y1 input","y2 input","p0 output","p1 output","p2 output","mu0 submodule","mu1 submodule","mu2 submodule"],"connectivity":[[3,2,0,1,2,4,0,1,2,5,0,1,9,10,11],[9,9,9,9,10,10,10,10,11,11,11,11,6,7,8]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,9,10,6,8,7,12,5,11,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","reset input","load input","data_in input","data_out output","u_shift_logic submodule","u_register_storage submodule"],"connectivity":[[6,3,2,5,0,1,6],[5,5,5,6,6,6,4]]}
{"nodes":["clk input","rst input","sel input","data_a input","data_b input","data_c input","out output","src_mux_a submodule","src_mux_b submodule","src_mux_c submodule"],"connectivity":[[3,0,2,1,4,0,2,1,0,5,2,1,9,2,7,8],[7,7,7,7,8,8,8,8,9,9,9,9,6,6,6,6]]}
{"nodes":["clk input","rst input","in0 input","in1 input","sel input","out0 output","out1 output","SE0 submodule","SE1 submodule"],"connectivity":[[0,1,3,4,2,0,1,3,4,2,7,8],[7,7,7,7,7,8,8,8,8,8,5,6]]}
{"nodes":["data_in input","parity_in input","parity_out output","error output","u_parity_generator submodule","u_error_detection submodule"],"connectivity":[[0,1,4,4,5],[4,5,5,2,3]]}
{"nodes":["clk input","sel input","d0 input","d1 input","d2 input","d3 input","data_out output","sd0 submodule","sd1 submodule","sd2 submodule","sd3 submodule"],"connectivity":[[2,1,0,3,1,0,0,1,4,5,1,0,10,7,9,8,1],[7,7,7,8,8,8,9,9,9,10,10,10,6,6,6,6,6]]}
{"nodes":["A input","B input","P output","m0 submodule","m1 submodule","m2 submodule","m3 submodule","m4 submodule","m5 submodule","m6 submodule","m7 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,10,4,3,9,6,8,5,7],[3,3,4,4,5,5,6,6,7,7,8,8,9,9,10,10,2,2,2,2,2,2,2,2]]}
{"nodes":["data_in input","clk input","reset input","enable input","data_out output","register_8bit_inst1 submodule","register_8bit_inst2 submodule","register_8bit_inst3 submodule","register_8bit_inst4 submodule"],"connectivity":[[3,1,0,2,3,1,0,2,0,1,3,2,3,1,0,2,6,7,8,5],[5,5,5,5,6,6,6,6,7,7,7,7,8,8,8,8,4,4,4,4]]}
{"nodes":["A input","B input","Op input","Result output","Carry_out output","add_inst submodule","sub_inst submodule","and_inst submodule","or_inst submodule"],"connectivity":[[1,0,1,0,1,0,1,0,2,8,5,7,6,2,6,5],[5,5,6,6,7,7,8,8,3,3,3,3,3,4,4,4]]}
{"nodes":["X input","Y input","D output","B64 output","BLA1 submodule","BLA2 submodule","BLA3 submodule","BLA4 submodule"],"connectivity":[[1,0,4,1,0,5,1,0,1,6,0,4,5,6,7,7],[4,4,5,5,5,6,6,6,7,7,7,2,2,2,2,3]]}
{"nodes":["A input","B input","EQ output","eq_checker1 submodule","eq_checker2 submodule","eq_checker3 submodule","eq_checker4 submodule"],"connectivity":[[1,0,1,0,1,0,1,0,3,6,4,5],[3,3,4,4,5,5,6,6,2,2,2,2]]}
{"nodes":["clk input","rst input","sel input","data_a input","data_b input","output_data output","mux_a submodule","mux_b submodule"],"connectivity":[[3,0,2,1,4,0,2,1,6,2,7],[6,6,6,6,7,7,7,7,5,5,5]]}
{"nodes":["A input","B input","P output","gen_parts submodule","shift0 submodule","shift1 submodule","shift2 submodule","shift3 submodule","add0 submodule","add1 submodule","add2 submodule"],"connectivity":[[1,0,3,3,3,3,5,4,6,8,9,7,10],[3,3,4,5,6,7,8,8,9,9,10,10,2]]}
{"nodes":["a input","b input","bin input","diff output","bout output","FS0 submodule","FS1 submodule","FS2 submodule","FS3 submodule","FS4 submodule","FS5 submodule","FS6 submodule","FS7 submodule"],"connectivity":[[0,2,1,0,5,1,0,6,1,0,7,1,0,8,1,0,9,1,0,10,1,0,11,1,8,12,7,6,5,10,11,9,12],[5,5,5,6,6,6,7,7,7,8,8,8,9,9,9,10,10,10,11,11,11,12,12,12,3,3,3,3,3,3,3,3,4]]}
{"nodes":["clk input","rst input","north_south output","east_west output","red submodule","green submodule","yellow submodule"],"connectivity":[[0,1,0,1,0,1,5,6,4,5,6,4],[4,4,5,5,6,6,2,2,2,3,3,3]]}
{"nodes":["clk input","rst input","load input","data_in input","shift_dir input","data_out output","shift_left_inst submodule","shift_right_inst submodule"],"connectivity":[[7,3,6,7,3,6,7,3,6],[6,6,6,7,7,7,5,5,5]]}
{"nodes":["clk input","op_code input","operand_a input","operand_b input","result output","u_adder submodule","u_subtractor submodule","u_bitwise_and submodule","u_bitwise_or submodule"],"connectivity":[[3,2,3,2,3,2,3,2,6,1,5,8,7],[5,5,6,6,7,7,8,8,4,4,4,4,4]]}
{"nodes":["clk input","op_mode input","a input","b input","result output","overflow output","u_adder_logic submodule","u_subtractor_logic submodule"],"connectivity":[[2,3,2,3,6,7,1,6,1,7],[6,6,7,7,4,4,4,5,5,5]]}
{"nodes":["op_select input","a input","b input","result output","carry_out output","add submodule","subtract submodule","and_op submodule","or_op submodule"],"connectivity":[[1,2,1,2,1,2,1,2,6,7,8,5,6,5],[5,5,6,6,7,7,8,8,3,3,3,3,4,4]]}
{"nodes":["op_code input","A input","B input","result output","add_inst submodule","sub_inst submodule","and_inst submodule","or_inst submodule"],"connectivity":[[2,1,2,1,2,1,2,1,4,6,5,0,7],[4,4,5,5,6,6,7,7,3,3,3,3,3]]}
{"nodes":["X input","Y input","P output","pp0_gen submodule","pp1_gen submodule","pp2_gen submodule","pp3_gen submodule"],"connectivity":[[1,0,1,0,1,0,1,0,3,5,6,4],[3,3,4,4,5,5,6,6,2,2,2,2]]}
