<session jtag_chain="USB-Blaster [USB-0]" jtag_device="@1: EP3C120/EP4CE115 (0x020F70DD)" sof_file="Painter.sof">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="1"/>
      <single attribute="data horizontal scroll position" value="1898"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="4"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="28672"/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2014/06/30 11:54:37  #0">
      <clock name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_clk_i" polarity="posedge" tap_mode="classic"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="65536" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[0]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[1]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[2]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[3]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[4]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[5]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[6]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[7]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[0]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[1]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[2]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[3]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[4]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[5]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[6]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[7]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[0]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[1]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[2]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[3]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[4]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[5]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[6]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[7]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_adr_i[0]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_adr_i[1]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_adr_i[2]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[0]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[1]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[2]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[3]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[4]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[5]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[6]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[7]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[0]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[1]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[2]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[3]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[4]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[5]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[6]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[7]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_inta_o" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_rst_i" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_stb_i" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_we_i" tap_mode="classic"/>
          <wire name="TOUCH_I2C_SCL" tap_mode="classic"/>
          <wire name="TOUCH_I2C_SDA" tap_mode="classic"/>
          <wire name="TOUCH_INT_n" tap_mode="classic"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[0]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[1]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[2]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[3]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[4]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[5]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[6]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[7]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[0]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[1]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[2]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[3]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[4]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[5]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[6]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[7]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[0]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[1]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[2]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[3]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[4]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[5]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[6]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[7]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_adr_i[0]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_adr_i[1]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_adr_i[2]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[0]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[1]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[2]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[3]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[4]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[5]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[6]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[7]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[0]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[1]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[2]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[3]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[4]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[5]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[6]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[7]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_inta_o" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_rst_i" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_stb_i" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_we_i" tap_mode="classic"/>
          <wire name="TOUCH_I2C_SCL" tap_mode="classic"/>
          <wire name="TOUCH_I2C_SDA" tap_mode="classic"/>
          <wire name="TOUCH_INT_n" tap_mode="classic"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[0]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[1]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[2]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[3]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[4]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[5]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[6]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[7]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[0]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[1]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[2]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[3]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[4]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[5]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[6]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[7]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[0]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[1]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[2]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[3]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[4]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[5]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[6]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[7]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_adr_i[0]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_adr_i[1]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_adr_i[2]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[0]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[1]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[2]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[3]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[4]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[5]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[6]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[7]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[0]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[1]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[2]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[3]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[4]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[5]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[6]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[7]" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_inta_o" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_rst_i" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_stb_i" tap_mode="classic"/>
          <wire name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_we_i" tap_mode="classic"/>
          <wire name="TOUCH_I2C_SCL" tap_mode="classic"/>
          <wire name="TOUCH_I2C_SDA" tap_mode="classic"/>
          <wire name="TOUCH_INT_n" tap_mode="classic"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <unified_setup_data_view>
          <node is_signal_inverted="no" link="all" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_adr_i" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <node data_index="26" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="low" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_adr_i[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" trigger_index="26"/>
            <node data_index="25" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="high" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_adr_i[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" trigger_index="25"/>
            <node data_index="24" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="high" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_adr_i[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" trigger_index="24"/>
          </node>
          <node is_signal_inverted="no" link="all" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <node data_index="34" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" trigger_index="34"/>
            <node data_index="33" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" trigger_index="33"/>
            <node data_index="32" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" trigger_index="32"/>
            <node data_index="31" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" trigger_index="31"/>
            <node data_index="30" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" trigger_index="30"/>
            <node data_index="29" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" trigger_index="29"/>
            <node data_index="28" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" trigger_index="28"/>
            <node data_index="27" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" trigger_index="27"/>
          </node>
          <node is_signal_inverted="no" link="all" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <node data_index="42" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" trigger_index="42"/>
            <node data_index="41" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" trigger_index="41"/>
            <node data_index="40" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" trigger_index="40"/>
            <node data_index="39" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" trigger_index="39"/>
            <node data_index="38" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" trigger_index="38"/>
            <node data_index="37" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" trigger_index="37"/>
            <node data_index="36" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" trigger_index="36"/>
            <node data_index="35" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" trigger_index="35"/>
          </node>
          <node data_index="43" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_inta_o" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" trigger_index="43"/>
          <node data_index="44" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_rst_i" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" trigger_index="44"/>
          <node data_index="45" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_stb_i" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" trigger_index="45"/>
          <node data_index="46" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_we_i" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" trigger_index="46"/>
          <node is_signal_inverted="no" link="all" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <node data_index="23" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" trigger_index="23"/>
            <node data_index="22" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" trigger_index="22"/>
            <node data_index="21" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" trigger_index="21"/>
            <node data_index="20" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" trigger_index="20"/>
            <node data_index="19" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" trigger_index="19"/>
            <node data_index="18" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" trigger_index="18"/>
            <node data_index="17" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" trigger_index="17"/>
            <node data_index="16" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" trigger_index="16"/>
          </node>
          <node is_signal_inverted="no" link="all" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <node data_index="15" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" trigger_index="15"/>
            <node data_index="14" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" trigger_index="14"/>
            <node data_index="13" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" trigger_index="13"/>
            <node data_index="12" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" trigger_index="12"/>
            <node data_index="11" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" trigger_index="11"/>
            <node data_index="10" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" trigger_index="10"/>
            <node data_index="9" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" trigger_index="9"/>
            <node data_index="8" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" trigger_index="8"/>
          </node>
          <node is_signal_inverted="no" link="all" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <node data_index="7" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" trigger_index="7"/>
            <node data_index="6" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" trigger_index="6"/>
            <node data_index="5" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" trigger_index="5"/>
            <node data_index="4" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" trigger_index="4"/>
            <node data_index="3" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" trigger_index="3"/>
            <node data_index="2" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" trigger_index="2"/>
            <node data_index="1" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" trigger_index="1"/>
            <node data_index="0" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" trigger_index="0"/>
          </node>
          <node is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="TOUCH_I2C_SCL" tap_mode="classic" type="output pin"/>
          <node is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="TOUCH_I2C_SDA" tap_mode="classic" type="bidir pin"/>
          <node is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="TOUCH_INT_n" tap_mode="classic" type="input pin"/>
        </unified_setup_data_view>
        <data_view>
          <bus is_signal_inverted="no" link="all" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_adr_i" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net data_index="26" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="low" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_adr_i[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" trigger_index="26"/>
            <net data_index="25" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="high" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_adr_i[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" trigger_index="25"/>
            <net data_index="24" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="high" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_adr_i[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" trigger_index="24"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net data_index="34" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" trigger_index="34"/>
            <net data_index="33" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" trigger_index="33"/>
            <net data_index="32" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" trigger_index="32"/>
            <net data_index="31" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" trigger_index="31"/>
            <net data_index="30" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" trigger_index="30"/>
            <net data_index="29" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" trigger_index="29"/>
            <net data_index="28" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" trigger_index="28"/>
            <net data_index="27" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" trigger_index="27"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net data_index="42" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" trigger_index="42"/>
            <net data_index="41" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" trigger_index="41"/>
            <net data_index="40" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" trigger_index="40"/>
            <net data_index="39" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" trigger_index="39"/>
            <net data_index="38" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" trigger_index="38"/>
            <net data_index="37" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" trigger_index="37"/>
            <net data_index="36" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" trigger_index="36"/>
            <net data_index="35" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" trigger_index="35"/>
          </bus>
          <net data_index="43" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_inta_o" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" trigger_index="43"/>
          <net data_index="44" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_rst_i" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" trigger_index="44"/>
          <net data_index="45" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_stb_i" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" trigger_index="45"/>
          <net data_index="46" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_we_i" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" trigger_index="46"/>
          <bus is_signal_inverted="no" link="all" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net data_index="23" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" trigger_index="23"/>
            <net data_index="22" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" trigger_index="22"/>
            <net data_index="21" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" trigger_index="21"/>
            <net data_index="20" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" trigger_index="20"/>
            <net data_index="19" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" trigger_index="19"/>
            <net data_index="18" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" trigger_index="18"/>
            <net data_index="17" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" trigger_index="17"/>
            <net data_index="16" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" trigger_index="16"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net data_index="15" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" trigger_index="15"/>
            <net data_index="14" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" trigger_index="14"/>
            <net data_index="13" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" trigger_index="13"/>
            <net data_index="12" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" trigger_index="12"/>
            <net data_index="11" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" trigger_index="11"/>
            <net data_index="10" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" trigger_index="10"/>
            <net data_index="9" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" trigger_index="9"/>
            <net data_index="8" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" trigger_index="8"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net data_index="7" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" trigger_index="7"/>
            <net data_index="6" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" trigger_index="6"/>
            <net data_index="5" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" trigger_index="5"/>
            <net data_index="4" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" trigger_index="4"/>
            <net data_index="3" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" trigger_index="3"/>
            <net data_index="2" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" trigger_index="2"/>
            <net data_index="1" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" trigger_index="1"/>
            <net data_index="0" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" trigger_index="0"/>
          </bus>
          <net data_index="47" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="TOUCH_I2C_SCL" storage_index="47" tap_mode="classic" trigger_index="47" type="output pin"/>
          <net data_index="48" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="TOUCH_I2C_SDA" storage_index="48" tap_mode="classic" trigger_index="48" type="bidir pin"/>
          <net data_index="49" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="TOUCH_INT_n" storage_index="49" tap_mode="classic" trigger_index="49" type="input pin"/>
        </data_view>
        <setup_view>
          <bus is_signal_inverted="no" link="all" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_adr_i" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net data_index="26" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="low" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_adr_i[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" trigger_index="26"/>
            <net data_index="25" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="high" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_adr_i[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" trigger_index="25"/>
            <net data_index="24" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="high" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_adr_i[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" trigger_index="24"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net data_index="34" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" trigger_index="34"/>
            <net data_index="33" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" trigger_index="33"/>
            <net data_index="32" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" trigger_index="32"/>
            <net data_index="31" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" trigger_index="31"/>
            <net data_index="30" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" trigger_index="30"/>
            <net data_index="29" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" trigger_index="29"/>
            <net data_index="28" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" trigger_index="28"/>
            <net data_index="27" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_i[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" trigger_index="27"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net data_index="42" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" trigger_index="42"/>
            <net data_index="41" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" trigger_index="41"/>
            <net data_index="40" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" trigger_index="40"/>
            <net data_index="39" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" trigger_index="39"/>
            <net data_index="38" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" trigger_index="38"/>
            <net data_index="37" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" trigger_index="37"/>
            <net data_index="36" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" trigger_index="36"/>
            <net data_index="35" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_dat_o[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" trigger_index="35"/>
          </bus>
          <net data_index="43" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_inta_o" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" trigger_index="43"/>
          <net data_index="44" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_rst_i" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" trigger_index="44"/>
          <net data_index="45" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_stb_i" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" trigger_index="45"/>
          <net data_index="46" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_we_i" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" trigger_index="46"/>
          <bus is_signal_inverted="no" link="all" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net data_index="23" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" trigger_index="23"/>
            <net data_index="22" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" trigger_index="22"/>
            <net data_index="21" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" trigger_index="21"/>
            <net data_index="20" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" trigger_index="20"/>
            <net data_index="19" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" trigger_index="19"/>
            <net data_index="18" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" trigger_index="18"/>
            <net data_index="17" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" trigger_index="17"/>
            <net data_index="16" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" trigger_index="16"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net data_index="15" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" trigger_index="15"/>
            <net data_index="14" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" trigger_index="14"/>
            <net data_index="13" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" trigger_index="13"/>
            <net data_index="12" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" trigger_index="12"/>
            <net data_index="11" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" trigger_index="11"/>
            <net data_index="10" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" trigger_index="10"/>
            <net data_index="9" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" trigger_index="9"/>
            <net data_index="8" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dout[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" trigger_index="8"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net data_index="7" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" trigger_index="7"/>
            <net data_index="6" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" trigger_index="6"/>
            <net data_index="5" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" trigger_index="5"/>
            <net data_index="4" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" trigger_index="4"/>
            <net data_index="3" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" trigger_index="3"/>
            <net data_index="2" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" trigger_index="2"/>
            <net data_index="1" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" trigger_index="1"/>
            <net data_index="0" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|din[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" trigger_index="0"/>
          </bus>
          <net data_index="47" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="TOUCH_I2C_SCL" storage_index="47" tap_mode="classic" trigger_index="47" type="output pin"/>
          <net data_index="48" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="TOUCH_I2C_SDA" storage_index="48" tap_mode="classic" trigger_index="48" type="bidir pin"/>
          <net data_index="49" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="TOUCH_INT_n" storage_index="49" tap_mode="classic" trigger_index="49" type="input pin"/>
        </setup_view>
        <trigger_in_editor/>
        <trigger_out_editor/>
      </presentation>
      <trigger attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2014/06/30 11:54:37  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="8192" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="false" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">'DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_adr_i[0]' == high &amp;&amp; 'DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_adr_i[1]' == high &amp;&amp; 'DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|wb_adr_i[2]' == low
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>11111111111111111111111111111111111111111111111111
            <pwr_up_transitional>11111111111111111111111111111111111111111111111111</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <multi attribute="column width" size="23" value="34,34,467,74,68,70,88,88,98,98,88,88,110,101,101,101,101,101,101,101,101,107,78"/>
    <multi attribute="frame size" size="2" value="1846,1058"/>
    <multi attribute="jtag widget size" size="2" value="334,120"/>
  </global_info>
</session>
