Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue May  6 18:12:59 2025
| Host         : cosmos running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file BEEP_TOP_control_sets_placed.rpt
| Design       : BEEP_TOP
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    99 |
|    Minimum number of control sets                        |    99 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   682 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    99 |
| >= 0 to < 4        |    96 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              75 |           69 |
| No           | Yes                   | No                     |              55 |           37 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              11 |           10 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+--------------------------------+-------------------------------------+------------------+----------------+--------------+
|             Clock Signal             |          Enable Signal         |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------+--------------------------------+-------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                       |                                |                                     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[11]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[11]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[10]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[0]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[0]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[10]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[14]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[16]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[18]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[14]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[19]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[13]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[19]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[15]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[1]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[1]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[13]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[20]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[20]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[16]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[12]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[12]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[15]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[17]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[17]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[18]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[25]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[26]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[26]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[28]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[28]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[21]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[27]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[27]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[22]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[29]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[22]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[25]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[21]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[23]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[24]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[24]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[23]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[7]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[4]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[9]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[5]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[6]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[3]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[4]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[30]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[30]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[8]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[29]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[9]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[6]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[7]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[5]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[2]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[8]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[3]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_play/count_reg[2]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                | beep_bgm/rst_n                      |                1 |              1 |         1.00 |
|  beep_play/count_reg[11]_LDC_i_1_n_0 |                                | beep_play/count_reg[11]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  beep_play/change                    |                                | beep_bgm/rst_n                      |                1 |              1 |         1.00 |
|  beep_play/count_reg[10]_LDC_i_1_n_0 |                                | beep_play/count_reg[10]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  beep_play/count_reg[0]_LDC_i_1_n_0  |                                | beep_play/count_reg[0]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  beep_play/count_reg[16]_LDC_i_1_n_0 |                                | beep_play/count_reg[16]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  beep_play/count_reg[18]_LDC_i_1_n_0 |                                | beep_play/count_reg[18]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  beep_play/count_reg[14]_LDC_i_1_n_0 |                                | beep_play/count_reg[14]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  beep_play/count_reg[19]_LDC_i_1_n_0 |                                | beep_play/count_reg[19]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  beep_play/count_reg[1]_LDC_i_1_n_0  |                                | beep_play/count_reg[1]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  beep_play/count_reg[13]_LDC_i_1_n_0 |                                | beep_play/count_reg[13]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  beep_play/count_reg[20]_LDC_i_1_n_0 |                                | beep_play/count_reg[20]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  beep_play/count_reg[12]_LDC_i_1_n_0 |                                | beep_play/count_reg[12]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  beep_play/count_reg[15]_LDC_i_1_n_0 |                                | beep_play/count_reg[15]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  beep_play/count_reg[17]_LDC_i_1_n_0 |                                | beep_play/count_reg[17]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  beep_play/count_reg[25]_LDC_i_1_n_0 |                                | beep_play/count_reg[25]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  beep_play/count_reg[26]_LDC_i_1_n_0 |                                | beep_play/count_reg[26]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  beep_play/count_reg[28]_LDC_i_1_n_0 |                                | beep_play/count_reg[28]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  beep_play/count_reg[27]_LDC_i_1_n_0 |                                | beep_play/count_reg[27]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  beep_play/count_reg[29]_LDC_i_1_n_0 |                                | beep_play/count_reg[29]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  beep_play/count_reg[22]_LDC_i_1_n_0 |                                | beep_play/count_reg[22]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  beep_play/count_reg[21]_LDC_i_1_n_0 |                                | beep_play/count_reg[21]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  beep_play/count_reg[24]_LDC_i_1_n_0 |                                | beep_play/count_reg[24]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  beep_play/count_reg[23]_LDC_i_1_n_0 |                                | beep_play/count_reg[23]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  beep_play/count_reg[7]_LDC_i_1_n_0  |                                | beep_play/count_reg[7]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  beep_play/count_reg[4]_LDC_i_1_n_0  |                                | beep_play/count_reg[4]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  beep_play/count_reg[6]_LDC_i_1_n_0  |                                | beep_play/count_reg[6]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  beep_play/count_reg[3]_LDC_i_1_n_0  |                                | beep_play/count_reg[3]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  beep_play/count_reg[30]_LDC_i_1_n_0 |                                | beep_play/count_reg[30]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  beep_play/count_reg[8]_LDC_i_1_n_0  |                                | beep_play/count_reg[8]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  beep_play/count_reg[9]_LDC_i_1_n_0  |                                | beep_play/count_reg[9]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  beep_play/count_reg[5]_LDC_i_1_n_0  |                                | beep_play/count_reg[5]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  beep_play/count_reg[2]_LDC_i_1_n_0  |                                | beep_play/count_reg[2]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  beep_clkdiv/clk_rhythm              |                                | beep_bgm/rst_n                      |                5 |             11 |         2.20 |
|  beep_clkdiv/clk_rhythm              | beep_bgm/frequency[10]_i_1_n_0 | beep_bgm/rst_n                      |               10 |             11 |         1.10 |
|  clk_IBUF_BUFG                       |                                | beep_clkdiv/count3[0]_i_1_n_0       |                6 |             24 |         4.00 |
+--------------------------------------+--------------------------------+-------------------------------------+------------------+----------------+--------------+


