# vsim -lib ./../Topmodule/QuestaSim/work -debugDB -l ./../Topmodule/QuestaSim/tb_FPU_unit.log -voptargs="+acc" -assertdebug -c tb_FPU_unit -wlf ./../Topmodule/QuestaSim/tb_FPU_unit.wlf -do "cd ./../Topmodule/QuestaSim; log -r /*; run -all;" 
# Start time: 11:12:47 on Oct 31,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 linux_x86_64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.tb_FPU_unit(fast)
# Loading work.FPU_unit(fast)
# Loading work.EXP_swap(fast)
# Loading work.COMP_8bit(fast)
# Loading work.COMP_4bit(fast)
# Loading work.COMP_2bit(fast)
# Loading work.EXP_sub(fast)
# Loading work.CLA_8bit(fast)
# Loading work.CLA_4bit(fast)
# Loading work.MAN_swap(fast)
# Loading work.SHF_right_28bit(fast)
# Loading work.COMP_28bit(fast)
# Loading work.MAN_swap(fast__1)
# Loading work.MAN_ALU(fast)
# Loading work.CLA_28bit(fast)
# Loading work.LOPD_24bit(fast)
# Loading work.LOPD_16bit(fast)
# Loading work.LOPD_8bit(fast)
# Loading work.LOPD_4bit(fast)
# Loading work.EXP_adjust(fast)
# Loading work.NORMALIZATION_unit(fast)
# Loading work.SHF_left_28bit(fast)
# Loading work.ROUNDING_unit(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (28) does not match connection size (24) for port 'i_data_a'. The port definition is at: /home/noname/Documents/project_tiny/Floating_point/ADD_SUB/02_rtl/CLA_28bit.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb_FPU_unit/dut/ROUNDING_UNIT/INCREASE_ROUNDING File: /home/noname/Documents/project_tiny/Floating_point/ADD_SUB/02_rtl/ROUNDING_unit.sv Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (28) does not match connection size (24) for port 'o_sum'. The port definition is at: /home/noname/Documents/project_tiny/Floating_point/ADD_SUB/02_rtl/CLA_28bit.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb_FPU_unit/dut/ROUNDING_UNIT/INCREASE_ROUNDING File: /home/noname/Documents/project_tiny/Floating_point/ADD_SUB/02_rtl/ROUNDING_unit.sv Line: 19
# ** Note: (vsim-8716) Reusing existing debug database ./../Topmodule/QuestaSim/tb_FPU_unit.dbg.
# cd ./../Topmodule/QuestaSim
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
#  log -r /*
#  run -all
# G = 0, R = 0, S = 0
# G = 1, R = 0, S = 0
# [35000] ADD: 5.5 + 2.2 = 7.700000 (40f66666)
# G = 0, R = 0, S = 0
# [55000] ADD: 5.5 - 2.2 = 3.300000 (40533333)
# G = 0, R = 0, S = 0
# [75000] ADD: 5.5 + -2.2 = 3.300000 (40533333)
# G = 0, R = 1, S = 1
# G = 1, R = 0, S = 0
# [95000] ADD: 5.5 - -2.2 = 7.700000 (40f66666)
# G = 1, R = 0, S = 0
# [115000] ADD: -5.5 + -2.2 = -7.700000 (c0f66666)
# G = 0, R = 0, S = 0
# [135000] ADD: -5.5 - -2.2 = -3.300000 (c0533333)
# G = 1, R = 1, S = 1
# [155000] ADD: 4aaf3099 - 0f1b36b5 = 5740620.000000 (4aaf3098)
# G = 1, R = 1, S = 1
# G = 0, R = 0, S = 1
# G = 0, R = 1, S = 1
# G = 1, R = 0, S = 1
# [175000] ADD: 48ab4bdc + 5496dcff = 5183622348800.000000 (5496dcff)
# G = 1, R = 1, S = 1
# G = 0, R = 0, S = 1
# [195000] ADD: 41977c79(18.935778) + 56c9346c(110613493710848.000000) = 110694821265408.000000 (56c95a4b)
# G = 1, R = 0, S = 1
# [215000] ADD: 52296fcb(181931261952.000000) + 5d6ea09d(1074682250039132160.000000) = 1074682387478085632.000000 (5d6ea09f)
# G = 1, R = 0, S = 1
# G = 0, R = 0, S = 1
# G = 1, R = 0, S = 0
# [235000] ADD: c0b00000(-5.500000) + c00ccccd(-2.200000) = -7.700000 (c0f66666)
# G = 0, R = 0, S = 0
# [255000] ADD: c0b00000(-5.500000) - c00ccccd(-2.200000) = -3.300000 (c0533333)
# [275000] ADD: 7fc00000(nan) - 7f800000(inf) = nan (7fc00000)
# G = 1, R = 1, S = 1
# G = 0, R = 0, S = 0
# [295000] ADD: ff800000(-inf) - 7f800000(inf) = -0.000000 (80000000)
# ** Note: $finish    : /home/noname/Documents/project_tiny/Floating_point/ADD_SUB/03_verif/Topmodule/tb_FPU_unit.sv(181)
#    Time: 315 ns  Iteration: 0  Instance: /tb_FPU_unit
# End time: 11:12:47 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
