<stg><name>SgdLR_Pipeline_GRAD</name>


<trans_list>

<trans id="58" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %scale_assign_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %scale_assign

]]></Node>
<StgValue><ssdm name="scale_assign_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:3 %shl_ln_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %shl_ln

]]></Node>
<StgValue><ssdm name="shl_ln_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:4 %store_ln35 = store i11 0, i11 %i_1

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc.i12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc.i12:0 %i = load i11 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i12:1 %icmp_ln35 = icmp_eq  i11 %i, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i12:2 %add_ln35 = add i11 %i, i11 1

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i12:3 %br_ln35 = br i1 %icmp_ln35, void %for.inc.i12.split, void %for.inc.i20.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="17" op_0_bw="11">
<![CDATA[
for.inc.i12.split:1 %zext_ln35_1 = zext i11 %i

]]></Node>
<StgValue><ssdm name="zext_ln35_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc.i12.split:5 %add_ln36 = add i17 %zext_ln35_1, i17 %shl_ln_read

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="17">
<![CDATA[
for.inc.i12.split:6 %zext_ln36 = zext i17 %add_ln36

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i12.split:7 %data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="data_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="17">
<![CDATA[
for.inc.i12.split:8 %data_load = load i17 %data_addr

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i12.split:13 %store_ln35 = store i11 %add_ln35, i11 %i_1

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="26" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="17">
<![CDATA[
for.inc.i12.split:8 %data_load = load i17 %data_addr

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i12.split:9 %bitcast_ln36 = bitcast i32 %data_load

]]></Node>
<StgValue><ssdm name="bitcast_ln36"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i12.split:10 %mul_i8 = fmul i32 %scale_assign_read, i32 %bitcast_ln36

]]></Node>
<StgValue><ssdm name="mul_i8"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="29" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i12.split:10 %mul_i8 = fmul i32 %scale_assign_read, i32 %bitcast_ln36

]]></Node>
<StgValue><ssdm name="mul_i8"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="30" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i12.split:10 %mul_i8 = fmul i32 %scale_assign_read, i32 %bitcast_ln36

]]></Node>
<StgValue><ssdm name="mul_i8"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="31" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i12.split:10 %mul_i8 = fmul i32 %scale_assign_read, i32 %bitcast_ln36

]]></Node>
<StgValue><ssdm name="mul_i8"/></StgValue>
</operation>

<operation id="39" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0">
<![CDATA[
for.inc.i20.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="32" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="11">
<![CDATA[
for.inc.i12.split:0 %zext_ln35 = zext i11 %i

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="33" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i12.split:2 %specpipeline_ln35 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln35"/></StgValue>
</operation>

<operation id="34" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i12.split:3 %speclooptripcount_ln35 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln35"/></StgValue>
</operation>

<operation id="35" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i12.split:4 %specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln35"/></StgValue>
</operation>

<operation id="36" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i12.split:11 %gradient_addr = getelementptr i32 %gradient, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="gradient_addr"/></StgValue>
</operation>

<operation id="37" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc.i12.split:12 %store_ln36 = store i32 %mul_i8, i10 %gradient_addr

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="38" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i12.split:14 %br_ln35 = br void %for.inc.i12

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="59" name="shl_ln" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="shl_ln"/></StgValue>
</port>
<port id="60" name="data" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="61" name="scale_assign" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="scale_assign"/></StgValue>
</port>
<port id="62" name="gradient" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="gradient"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="64" from="StgValue_63" to="i_1" fromId="63" toId="10">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="65" toId="11">
</dataflow>
<dataflow id="67" from="data" to="specinterface_ln0" fromId="60" toId="11">
</dataflow>
<dataflow id="69" from="empty" to="specinterface_ln0" fromId="68" toId="11">
</dataflow>
<dataflow id="71" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="11">
</dataflow>
<dataflow id="72" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="11">
</dataflow>
<dataflow id="74" from="empty_0" to="specinterface_ln0" fromId="73" toId="11">
</dataflow>
<dataflow id="76" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="11">
</dataflow>
<dataflow id="77" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="11">
</dataflow>
<dataflow id="78" from="empty_0" to="specinterface_ln0" fromId="73" toId="11">
</dataflow>
<dataflow id="79" from="empty_0" to="specinterface_ln0" fromId="73" toId="11">
</dataflow>
<dataflow id="80" from="empty_0" to="specinterface_ln0" fromId="73" toId="11">
</dataflow>
<dataflow id="81" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="11">
</dataflow>
<dataflow id="82" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="11">
</dataflow>
<dataflow id="83" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="11">
</dataflow>
<dataflow id="84" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="11">
</dataflow>
<dataflow id="85" from="empty_0" to="specinterface_ln0" fromId="73" toId="11">
</dataflow>
<dataflow id="86" from="empty_0" to="specinterface_ln0" fromId="73" toId="11">
</dataflow>
<dataflow id="87" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="11">
</dataflow>
<dataflow id="88" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="11">
</dataflow>
<dataflow id="90" from="_ssdm_op_Read.ap_auto.float" to="scale_assign_read" fromId="89" toId="12">
</dataflow>
<dataflow id="91" from="scale_assign" to="scale_assign_read" fromId="61" toId="12">
</dataflow>
<dataflow id="93" from="_ssdm_op_Read.ap_auto.i17" to="shl_ln_read" fromId="92" toId="13">
</dataflow>
<dataflow id="94" from="shl_ln" to="shl_ln_read" fromId="59" toId="13">
</dataflow>
<dataflow id="96" from="StgValue_95" to="store_ln35" fromId="95" toId="14">
</dataflow>
<dataflow id="97" from="i_1" to="store_ln35" fromId="10" toId="14">
</dataflow>
<dataflow id="98" from="i_1" to="i" fromId="10" toId="16">
</dataflow>
<dataflow id="99" from="i" to="icmp_ln35" fromId="16" toId="17">
</dataflow>
<dataflow id="101" from="StgValue_100" to="icmp_ln35" fromId="100" toId="17">
</dataflow>
<dataflow id="102" from="i" to="add_ln35" fromId="16" toId="18">
</dataflow>
<dataflow id="104" from="StgValue_103" to="add_ln35" fromId="103" toId="18">
</dataflow>
<dataflow id="105" from="icmp_ln35" to="br_ln35" fromId="17" toId="19">
</dataflow>
<dataflow id="106" from="i" to="zext_ln35_1" fromId="16" toId="20">
</dataflow>
<dataflow id="107" from="zext_ln35_1" to="add_ln36" fromId="20" toId="21">
</dataflow>
<dataflow id="108" from="shl_ln_read" to="add_ln36" fromId="13" toId="21">
</dataflow>
<dataflow id="109" from="add_ln36" to="zext_ln36" fromId="21" toId="22">
</dataflow>
<dataflow id="110" from="data" to="data_addr" fromId="60" toId="23">
</dataflow>
<dataflow id="112" from="StgValue_111" to="data_addr" fromId="111" toId="23">
</dataflow>
<dataflow id="113" from="zext_ln36" to="data_addr" fromId="22" toId="23">
</dataflow>
<dataflow id="114" from="data_addr" to="data_load" fromId="23" toId="24">
</dataflow>
<dataflow id="115" from="add_ln35" to="store_ln35" fromId="18" toId="25">
</dataflow>
<dataflow id="116" from="i_1" to="store_ln35" fromId="10" toId="25">
</dataflow>
<dataflow id="117" from="data_addr" to="data_load" fromId="23" toId="26">
</dataflow>
<dataflow id="118" from="data_load" to="bitcast_ln36" fromId="26" toId="27">
</dataflow>
<dataflow id="119" from="scale_assign_read" to="mul_i8" fromId="12" toId="28">
</dataflow>
<dataflow id="120" from="bitcast_ln36" to="mul_i8" fromId="27" toId="28">
</dataflow>
<dataflow id="121" from="scale_assign_read" to="mul_i8" fromId="12" toId="29">
</dataflow>
<dataflow id="122" from="bitcast_ln36" to="mul_i8" fromId="27" toId="29">
</dataflow>
<dataflow id="123" from="scale_assign_read" to="mul_i8" fromId="12" toId="30">
</dataflow>
<dataflow id="124" from="bitcast_ln36" to="mul_i8" fromId="27" toId="30">
</dataflow>
<dataflow id="125" from="scale_assign_read" to="mul_i8" fromId="12" toId="31">
</dataflow>
<dataflow id="126" from="bitcast_ln36" to="mul_i8" fromId="27" toId="31">
</dataflow>
<dataflow id="127" from="i" to="zext_ln35" fromId="16" toId="32">
</dataflow>
<dataflow id="129" from="_ssdm_op_SpecPipeline" to="specpipeline_ln35" fromId="128" toId="33">
</dataflow>
<dataflow id="130" from="StgValue_75" to="specpipeline_ln35" fromId="75" toId="33">
</dataflow>
<dataflow id="131" from="StgValue_70" to="specpipeline_ln35" fromId="70" toId="33">
</dataflow>
<dataflow id="132" from="StgValue_70" to="specpipeline_ln35" fromId="70" toId="33">
</dataflow>
<dataflow id="133" from="StgValue_70" to="specpipeline_ln35" fromId="70" toId="33">
</dataflow>
<dataflow id="134" from="empty_0" to="specpipeline_ln35" fromId="73" toId="33">
</dataflow>
<dataflow id="136" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln35" fromId="135" toId="34">
</dataflow>
<dataflow id="138" from="StgValue_137" to="speclooptripcount_ln35" fromId="137" toId="34">
</dataflow>
<dataflow id="139" from="StgValue_137" to="speclooptripcount_ln35" fromId="137" toId="34">
</dataflow>
<dataflow id="140" from="StgValue_137" to="speclooptripcount_ln35" fromId="137" toId="34">
</dataflow>
<dataflow id="142" from="_ssdm_op_SpecLoopName" to="specloopname_ln35" fromId="141" toId="35">
</dataflow>
<dataflow id="144" from="empty_3" to="specloopname_ln35" fromId="143" toId="35">
</dataflow>
<dataflow id="145" from="gradient" to="gradient_addr" fromId="62" toId="36">
</dataflow>
<dataflow id="146" from="StgValue_111" to="gradient_addr" fromId="111" toId="36">
</dataflow>
<dataflow id="147" from="zext_ln35" to="gradient_addr" fromId="32" toId="36">
</dataflow>
<dataflow id="148" from="mul_i8" to="store_ln36" fromId="31" toId="37">
</dataflow>
<dataflow id="149" from="gradient_addr" to="store_ln36" fromId="36" toId="37">
</dataflow>
<dataflow id="150" from="icmp_ln35" to="StgValue_2" fromId="17" toId="2">
</dataflow>
<dataflow id="151" from="icmp_ln35" to="StgValue_7" fromId="17" toId="7">
</dataflow>
</dataflows>


</stg>
