{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708329456504 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708329456516 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 19 08:57:36 2024 " "Processing started: Mon Feb 19 08:57:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708329456516 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708329456516 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SCH -c SCH " "Command: quartus_map --read_settings_files=on --write_settings_files=off SCH -c SCH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708329456516 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708329457761 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708329457761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SCH " "Found entity 1: SCH" {  } { { "SCH.bdf" "" { Schematic "C:/Quartus/SCH/SCH.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708329475723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708329475723 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SCH " "Elaborating entity \"SCH\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708329475833 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "D0 " "Converted elements in bus name \"D0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "D0\[0\] D00 " "Converted element name(s) from \"D0\[0\]\" to \"D00\"" {  } { { "SCH.bdf" "" { Schematic "C:/Quartus/SCH/SCH.bdf" { { 608 1896 2072 624 "D0 \[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1708329475855 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "D0\[1\] D01 " "Converted element name(s) from \"D0\[1\]\" to \"D01\"" {  } { { "SCH.bdf" "" { Schematic "C:/Quartus/SCH/SCH.bdf" { { 688 1896 2072 704 "D0 \[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1708329475855 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "D0\[2\] D02 " "Converted element name(s) from \"D0\[2\]\" to \"D02\"" {  } { { "SCH.bdf" "" { Schematic "C:/Quartus/SCH/SCH.bdf" { { 744 1896 2072 760 "D0 \[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1708329475855 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "D0\[3\] D03 " "Converted element name(s) from \"D0\[3\]\" to \"D03\"" {  } { { "SCH.bdf" "" { Schematic "C:/Quartus/SCH/SCH.bdf" { { 800 1896 2072 816 "D0 \[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1708329475855 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "D0\[4\] D04 " "Converted element name(s) from \"D0\[4\]\" to \"D04\"" {  } { { "SCH.bdf" "" { Schematic "C:/Quartus/SCH/SCH.bdf" { { 856 1896 2072 872 "D0 \[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1708329475855 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "D0\[5\] D05 " "Converted element name(s) from \"D0\[5\]\" to \"D05\"" {  } { { "SCH.bdf" "" { Schematic "C:/Quartus/SCH/SCH.bdf" { { 912 1896 2072 928 "D0 \[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1708329475855 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "D0\[6\] D06 " "Converted element name(s) from \"D0\[6\]\" to \"D06\"" {  } { { "SCH.bdf" "" { Schematic "C:/Quartus/SCH/SCH.bdf" { { 968 1896 2072 984 "D0 \[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1708329475855 ""}  } { { "SCH.bdf" "" { Schematic "C:/Quartus/SCH/SCH.bdf" { { 608 1896 2072 624 "D0 \[0\]" "" } { 688 1896 2072 704 "D0 \[1\]" "" } { 744 1896 2072 760 "D0 \[2\]" "" } { 800 1896 2072 816 "D0 \[3\]" "" } { 856 1896 2072 872 "D0 \[4\]" "" } { 912 1896 2072 928 "D0 \[5\]" "" } { 968 1896 2072 984 "D0 \[6\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1708329475855 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "D01 " "Converted elements in bus name \"D01\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "D01\[2\] D012 " "Converted element name(s) from \"D01\[2\]\" to \"D012\"" {  } { { "SCH.bdf" "" { Schematic "C:/Quartus/SCH/SCH.bdf" { { 312 1896 2072 328 "D01\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1708329475855 ""}  } { { "SCH.bdf" "" { Schematic "C:/Quartus/SCH/SCH.bdf" { { 312 1896 2072 328 "D01\[2\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1708329475855 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "D1\[6..0\] " "Not all bits in bus \"D1\[6..0\]\" are used" {  } { { "SCH.bdf" "" { Schematic "C:/Quartus/SCH/SCH.bdf" { { 200 1896 2072 216 "D1\[0\]" "" } { 256 1896 2072 272 "D1 \[1\]" "" } { 368 1896 2072 384 "D1 \[3\]" "" } { 432 1896 2072 448 "D1 \[4\]" "" } { 488 1896 2072 504 "D1 \[5\]" "" } { 544 1896 2072 560 "D1 \[6\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Analysis & Synthesis" 0 -1 1708329475855 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "D1 " "Converted elements in bus name \"D1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "D1\[0\] D10 " "Converted element name(s) from \"D1\[0\]\" to \"D10\"" {  } { { "SCH.bdf" "" { Schematic "C:/Quartus/SCH/SCH.bdf" { { 200 1896 2072 216 "D1\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1708329475855 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "D1\[1\] D11 " "Converted element name(s) from \"D1\[1\]\" to \"D11\"" {  } { { "SCH.bdf" "" { Schematic "C:/Quartus/SCH/SCH.bdf" { { 256 1896 2072 272 "D1 \[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1708329475855 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "D1\[3\] D13 " "Converted element name(s) from \"D1\[3\]\" to \"D13\"" {  } { { "SCH.bdf" "" { Schematic "C:/Quartus/SCH/SCH.bdf" { { 368 1896 2072 384 "D1 \[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1708329475855 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "D1\[4\] D14 " "Converted element name(s) from \"D1\[4\]\" to \"D14\"" {  } { { "SCH.bdf" "" { Schematic "C:/Quartus/SCH/SCH.bdf" { { 432 1896 2072 448 "D1 \[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1708329475855 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "D1\[5\] D15 " "Converted element name(s) from \"D1\[5\]\" to \"D15\"" {  } { { "SCH.bdf" "" { Schematic "C:/Quartus/SCH/SCH.bdf" { { 488 1896 2072 504 "D1 \[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1708329475855 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "D1\[6\] D16 " "Converted element name(s) from \"D1\[6\]\" to \"D16\"" {  } { { "SCH.bdf" "" { Schematic "C:/Quartus/SCH/SCH.bdf" { { 544 1896 2072 560 "D1 \[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1708329475855 ""}  } { { "SCH.bdf" "" { Schematic "C:/Quartus/SCH/SCH.bdf" { { 200 1896 2072 216 "D1\[0\]" "" } { 256 1896 2072 272 "D1 \[1\]" "" } { 368 1896 2072 384 "D1 \[3\]" "" } { 432 1896 2072 448 "D1 \[4\]" "" } { 488 1896 2072 504 "D1 \[5\]" "" } { 544 1896 2072 560 "D1 \[6\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1708329475855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7485 7485:inst32 " "Elaborating entity \"7485\" for hierarchy \"7485:inst32\"" {  } { { "SCH.bdf" "inst32" { Schematic "C:/Quartus/SCH/SCH.bdf" { { 560 1224 1344 768 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708329475952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7485:inst32 " "Elaborated megafunction instantiation \"7485:inst32\"" {  } { { "SCH.bdf" "" { Schematic "C:/Quartus/SCH/SCH.bdf" { { 560 1224 1344 768 "inst32" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708329475957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f7485 7485:inst32\|f7485:sub " "Elaborating entity \"f7485\" for hierarchy \"7485:inst32\|f7485:sub\"" {  } { { "7485.tdf" "sub" { Text "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/7485.tdf" 27 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708329475997 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "7485:inst32\|f7485:sub 7485:inst32 " "Elaborated megafunction instantiation \"7485:inst32\|f7485:sub\", which is child of megafunction instantiation \"7485:inst32\"" {  } { { "7485.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/7485.tdf" 27 3 0 } } { "SCH.bdf" "" { Schematic "C:/Quartus/SCH/SCH.bdf" { { 560 1224 1344 768 "inst32" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708329476006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7485 7485:inst31 " "Elaborating entity \"7485\" for hierarchy \"7485:inst31\"" {  } { { "SCH.bdf" "inst31" { Schematic "C:/Quartus/SCH/SCH.bdf" { { 488 840 960 696 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708329476015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7485:inst31 " "Elaborated megafunction instantiation \"7485:inst31\"" {  } { { "SCH.bdf" "" { Schematic "C:/Quartus/SCH/SCH.bdf" { { 488 840 960 696 "inst31" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708329476016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7485 7485:inst35 " "Elaborating entity \"7485\" for hierarchy \"7485:inst35\"" {  } { { "SCH.bdf" "inst35" { Schematic "C:/Quartus/SCH/SCH.bdf" { { 832 1208 1328 1040 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708329476029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7485:inst35 " "Elaborated megafunction instantiation \"7485:inst35\"" {  } { { "SCH.bdf" "" { Schematic "C:/Quartus/SCH/SCH.bdf" { { 832 1208 1328 1040 "inst35" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708329476034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7447 7447:inst9 " "Elaborating entity \"7447\" for hierarchy \"7447:inst9\"" {  } { { "SCH.bdf" "inst9" { Schematic "C:/Quartus/SCH/SCH.bdf" { { 368 1240 1360 528 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708329476084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7447:inst9 " "Elaborated megafunction instantiation \"7447:inst9\"" {  } { { "SCH.bdf" "" { Schematic "C:/Quartus/SCH/SCH.bdf" { { 368 1240 1360 528 "inst9" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708329476097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74185 74185:inst " "Elaborating entity \"74185\" for hierarchy \"74185:inst\"" {  } { { "SCH.bdf" "inst" { Schematic "C:/Quartus/SCH/SCH.bdf" { { 208 896 1016 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708329476134 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74185:inst " "Elaborated megafunction instantiation \"74185:inst\"" {  } { { "SCH.bdf" "" { Schematic "C:/Quartus/SCH/SCH.bdf" { { 208 896 1016 368 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708329476147 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "4 " "Ignored 4 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CASCADE" "4 " "Ignored 4 CASCADE buffer(s)" {  } {  } 0 13017 "Ignored %1!d! CASCADE buffer(s)" 0 0 "Design Software" 0 -1 1708329476482 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1708329476482 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1708329477270 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "7485:inst31\|f7485:sub\|84 " "Logic cell \"7485:inst31\|f7485:sub\|84\"" {  } { { "f7485.bdf" "84" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/f7485.bdf" { { 368 608 656 400 "84" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1708329477948 ""} { "Info" "ISCL_SCL_CELL_NAME" "7485:inst34\|f7485:sub\|84 " "Logic cell \"7485:inst34\|f7485:sub\|84\"" {  } { { "f7485.bdf" "84" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/f7485.bdf" { { 368 608 656 400 "84" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1708329477948 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1708329477948 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1708329478150 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708329478150 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "64 " "Implemented 64 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708329478229 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708329478229 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1708329478229 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708329478229 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708329478261 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 19 08:57:58 2024 " "Processing ended: Mon Feb 19 08:57:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708329478261 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708329478261 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708329478261 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708329478261 ""}
