(function() {var type_impls = {
"esp32c2":[["<details class=\"toggle implementors-toggle\" open><summary><section id=\"impl-BitReader%3CFI%3E\" class=\"impl\"><a class=\"src rightside\" href=\"src/esp32c2/generic.rs.html#297-313\">source</a><a href=\"#impl-BitReader%3CFI%3E\" class=\"anchor\">ยง</a><h3 class=\"code-header\">impl&lt;FI&gt; <a class=\"type\" href=\"esp32c2/generic/type.BitReader.html\" title=\"type esp32c2::generic::BitReader\">BitReader</a>&lt;FI&gt;</h3></section></summary><div class=\"impl-items\"><details class=\"toggle method-toggle\" open><summary><section id=\"method.bit\" class=\"method\"><a class=\"src rightside\" href=\"src/esp32c2/generic.rs.html#300-302\">source</a><h4 class=\"code-header\">pub const fn <a href=\"esp32c2/generic/type.BitReader.html#tymethod.bit\" class=\"fn\">bit</a>(&amp;self) -&gt; bool</h4></section></summary><div class=\"docblock\"><p>Value of the field as raw bits.</p>\n</div></details><details class=\"toggle method-toggle\" open><summary><section id=\"method.bit_is_clear\" class=\"method\"><a class=\"src rightside\" href=\"src/esp32c2/generic.rs.html#305-307\">source</a><h4 class=\"code-header\">pub const fn <a href=\"esp32c2/generic/type.BitReader.html#tymethod.bit_is_clear\" class=\"fn\">bit_is_clear</a>(&amp;self) -&gt; bool</h4></section></summary><div class=\"docblock\"><p>Returns <code>true</code> if the bit is clear (0).</p>\n</div></details><details class=\"toggle method-toggle\" open><summary><section id=\"method.bit_is_set\" class=\"method\"><a class=\"src rightside\" href=\"src/esp32c2/generic.rs.html#310-312\">source</a><h4 class=\"code-header\">pub const fn <a href=\"esp32c2/generic/type.BitReader.html#tymethod.bit_is_set\" class=\"fn\">bit_is_set</a>(&amp;self) -&gt; bool</h4></section></summary><div class=\"docblock\"><p>Returns <code>true</code> if the bit is set (1).</p>\n</div></details></div></details>",0,"esp32c2::apb_ctrl::sysclk_conf::CLK_320M_EN_R","esp32c2::apb_ctrl::sysclk_conf::CLK_EN_R","esp32c2::apb_ctrl::sysclk_conf::RST_TICK_CNT_R","esp32c2::apb_ctrl::tick_conf::TICK_ENABLE_R","esp32c2::apb_ctrl::clk_out_en::CLK20_OEN_R","esp32c2::apb_ctrl::clk_out_en::CLK22_OEN_R","esp32c2::apb_ctrl::clk_out_en::CLK44_OEN_R","esp32c2::apb_ctrl::clk_out_en::CLK_BB_OEN_R","esp32c2::apb_ctrl::clk_out_en::CLK80_OEN_R","esp32c2::apb_ctrl::clk_out_en::CLK160_OEN_R","esp32c2::apb_ctrl::clk_out_en::CLK_320M_OEN_R","esp32c2::apb_ctrl::clk_out_en::CLK_ADC_INF_OEN_R","esp32c2::apb_ctrl::clk_out_en::CLK_DAC_CPU_OEN_R","esp32c2::apb_ctrl::clk_out_en::CLK40X_BB_OEN_R","esp32c2::apb_ctrl::clk_out_en::CLK_XTAL_OEN_R","esp32c2::apb_ctrl::ext_mem_pms_lock::EXT_MEM_PMS_LOCK_R","esp32c2::apb_ctrl::spi_mem_pms_ctrl::SPI_MEM_REJECT_INT_R","esp32c2::apb_ctrl::sdio_ctrl::SDIO_WIN_ACCESS_EN_R","esp32c2::apb_ctrl::redcy_sig0::REDCY_ANDOR_R","esp32c2::apb_ctrl::redcy_sig1::REDCY_NANDOR_R","esp32c2::apb_ctrl::front_end_mem_pd::AGC_MEM_FORCE_PU_R","esp32c2::apb_ctrl::front_end_mem_pd::AGC_MEM_FORCE_PD_R","esp32c2::apb_ctrl::front_end_mem_pd::PBUS_MEM_FORCE_PU_R","esp32c2::apb_ctrl::front_end_mem_pd::PBUS_MEM_FORCE_PD_R","esp32c2::apb_ctrl::front_end_mem_pd::DC_MEM_FORCE_PU_R","esp32c2::apb_ctrl::front_end_mem_pd::DC_MEM_FORCE_PD_R","esp32c2::apb_ctrl::front_end_mem_pd::FREQ_MEM_FORCE_PU_R","esp32c2::apb_ctrl::front_end_mem_pd::FREQ_MEM_FORCE_PD_R","esp32c2::apb_ctrl::retention_ctrl::NOBYPASS_CPU_ISO_RST_R","esp32c2::apb_ctrl::peri_backup_config::PERI_BACKUP_TO_MEM_R","esp32c2::apb_ctrl::peri_backup_config::PERI_BACKUP_ENA_R","esp32c2::apb_ctrl::peri_backup_int_raw::PERI_BACKUP_DONE_INT_RAW_R","esp32c2::apb_ctrl::peri_backup_int_raw::PERI_BACKUP_ERR_INT_RAW_R","esp32c2::apb_ctrl::peri_backup_int_st::PERI_BACKUP_DONE_INT_ST_R","esp32c2::apb_ctrl::peri_backup_int_st::PERI_BACKUP_ERR_INT_ST_R","esp32c2::apb_ctrl::peri_backup_int_ena::PERI_BACKUP_DONE_INT_ENA_R","esp32c2::apb_ctrl::peri_backup_int_ena::PERI_BACKUP_ERR_INT_ENA_R","esp32c2::apb_saradc::ctrl::SARADC_START_FORCE_R","esp32c2::apb_saradc::ctrl::SARADC_START_R","esp32c2::apb_saradc::ctrl::SARADC_SAR_CLK_GATED_R","esp32c2::apb_saradc::ctrl::SARADC_SAR_PATT_P_CLEAR_R","esp32c2::apb_saradc::ctrl2::SARADC_MEAS_NUM_LIMIT_R","esp32c2::apb_saradc::ctrl2::SARADC_SAR1_INV_R","esp32c2::apb_saradc::ctrl2::SARADC_SAR2_INV_R","esp32c2::apb_saradc::ctrl2::SARADC_TIMER_EN_R","esp32c2::apb_saradc::onetime_sample::SARADC_ONETIME_START_R","esp32c2::apb_saradc::onetime_sample::SARADC2_ONETIME_SAMPLE_R","esp32c2::apb_saradc::onetime_sample::SARADC1_ONETIME_SAMPLE_R","esp32c2::apb_saradc::apb_adc_arb_ctrl::ADC_ARB_APB_FORCE_R","esp32c2::apb_saradc::apb_adc_arb_ctrl::ADC_ARB_RTC_FORCE_R","esp32c2::apb_saradc::apb_adc_arb_ctrl::ADC_ARB_WIFI_FORCE_R","esp32c2::apb_saradc::apb_adc_arb_ctrl::ADC_ARB_GRANT_FORCE_R","esp32c2::apb_saradc::apb_adc_arb_ctrl::ADC_ARB_FIX_PRIORITY_R","esp32c2::apb_saradc::filter_ctrl0::FILTER_RESET_R","esp32c2::apb_saradc::thres_ctrl::THRES_ALL_EN_R","esp32c2::apb_saradc::thres_ctrl::THRES3_EN_R","esp32c2::apb_saradc::thres_ctrl::THRES2_EN_R","esp32c2::apb_saradc::thres_ctrl::THRES1_EN_R","esp32c2::apb_saradc::thres_ctrl::THRES0_EN_R","esp32c2::apb_saradc::int_ena::THRES1_LOW_INT_ENA_R","esp32c2::apb_saradc::int_ena::THRES0_LOW_INT_ENA_R","esp32c2::apb_saradc::int_ena::THRES1_HIGH_INT_ENA_R","esp32c2::apb_saradc::int_ena::THRES0_HIGH_INT_ENA_R","esp32c2::apb_saradc::int_ena::APB_SARADC2_DONE_INT_ENA_R","esp32c2::apb_saradc::int_ena::APB_SARADC1_DONE_INT_ENA_R","esp32c2::apb_saradc::int_raw::THRES1_LOW_INT_RAW_R","esp32c2::apb_saradc::int_raw::THRES0_LOW_INT_RAW_R","esp32c2::apb_saradc::int_raw::THRES1_HIGH_INT_RAW_R","esp32c2::apb_saradc::int_raw::THRES0_HIGH_INT_RAW_R","esp32c2::apb_saradc::int_raw::APB_SARADC2_DONE_INT_RAW_R","esp32c2::apb_saradc::int_raw::APB_SARADC1_DONE_INT_RAW_R","esp32c2::apb_saradc::int_st::THRES1_LOW_INT_ST_R","esp32c2::apb_saradc::int_st::THRES0_LOW_INT_ST_R","esp32c2::apb_saradc::int_st::THRES1_HIGH_INT_ST_R","esp32c2::apb_saradc::int_st::THRES0_HIGH_INT_ST_R","esp32c2::apb_saradc::int_st::APB_SARADC2_DONE_INT_ST_R","esp32c2::apb_saradc::int_st::APB_SARADC1_DONE_INT_ST_R","esp32c2::apb_saradc::dma_conf::APB_ADC_RESET_FSM_R","esp32c2::apb_saradc::dma_conf::APB_ADC_TRANS_R","esp32c2::apb_saradc::apb_adc_clkm_conf::CLK_EN_R","esp32c2::apb_saradc::apb_tsens_ctrl::REG_TSENS_IN_INV_R","esp32c2::apb_saradc::apb_tsens_ctrl::REG_TSENS_PU_R","esp32c2::apb_saradc::apb_tsens_ctrl2::REG_TSENS_CLK_INV_R","esp32c2::apb_saradc::apb_tsens_ctrl2::TSENS_CLK_SEL_R","esp32c2::assist_debug::core_0_montr_ena::CORE_0_SP_SPILL_MIN_ENA_R","esp32c2::assist_debug::core_0_montr_ena::CORE_0_SP_SPILL_MAX_ENA_R","esp32c2::assist_debug::core_0_intr_raw::CORE_0_SP_SPILL_MIN_RAW_R","esp32c2::assist_debug::core_0_intr_raw::CORE_0_SP_SPILL_MAX_RAW_R","esp32c2::assist_debug::core_0_intr_ena::CORE_0_SP_SPILL_MIN_INTR_ENA_R","esp32c2::assist_debug::core_0_intr_ena::CORE_0_SP_SPILL_MAX_INTR_ENA_R","esp32c2::assist_debug::core_0_rcd_en::CORE_0_RCD_RECORDEN_R","esp32c2::assist_debug::core_0_rcd_en::CORE_0_RCD_PDEBUGEN_R","esp32c2::assist_debug::core_0_debug_mode::CORE_0_DEBUG_MODE_R","esp32c2::assist_debug::core_0_debug_mode::CORE_0_DEBUG_MODULE_ACTIVE_R","esp32c2::assist_debug::clock_gate::CLK_EN_R","esp32c2::bb::bbpd_ctrl::DC_EST_FORCE_PD_R","esp32c2::bb::bbpd_ctrl::DC_EST_FORCE_PU_R","esp32c2::bb::bbpd_ctrl::FFT_FORCE_PD_R","esp32c2::bb::bbpd_ctrl::FFT_FORCE_PU_R","esp32c2::dma::int_raw_ch::IN_DONE_R","esp32c2::dma::int_raw_ch::IN_SUC_EOF_R","esp32c2::dma::int_raw_ch::IN_ERR_EOF_R","esp32c2::dma::int_raw_ch::OUT_DONE_R","esp32c2::dma::int_raw_ch::OUT_EOF_R","esp32c2::dma::int_raw_ch::IN_DSCR_ERR_R","esp32c2::dma::int_raw_ch::OUT_DSCR_ERR_R","esp32c2::dma::int_raw_ch::IN_DSCR_EMPTY_R","esp32c2::dma::int_raw_ch::OUT_TOTAL_EOF_R","esp32c2::dma::int_raw_ch::INFIFO_OVF_R","esp32c2::dma::int_raw_ch::INFIFO_UDF_R","esp32c2::dma::int_raw_ch::OUTFIFO_OVF_R","esp32c2::dma::int_raw_ch::OUTFIFO_UDF_R","esp32c2::dma::int_st_ch0::IN_DONE_R","esp32c2::dma::int_st_ch0::IN_SUC_EOF_R","esp32c2::dma::int_st_ch0::IN_ERR_EOF_R","esp32c2::dma::int_st_ch0::OUT_DONE_R","esp32c2::dma::int_st_ch0::OUT_EOF_R","esp32c2::dma::int_st_ch0::IN_DSCR_ERR_R","esp32c2::dma::int_st_ch0::OUT_DSCR_ERR_R","esp32c2::dma::int_st_ch0::IN_DSCR_EMPTY_R","esp32c2::dma::int_st_ch0::OUT_TOTAL_EOF_R","esp32c2::dma::int_st_ch0::INFIFO_OVF_R","esp32c2::dma::int_st_ch0::INFIFO_UDF_R","esp32c2::dma::int_st_ch0::OUTFIFO_OVF_R","esp32c2::dma::int_st_ch0::OUTFIFO_UDF_R","esp32c2::dma::int_ena_ch::IN_DONE_R","esp32c2::dma::int_ena_ch::IN_SUC_EOF_R","esp32c2::dma::int_ena_ch::IN_ERR_EOF_R","esp32c2::dma::int_ena_ch::OUT_DONE_R","esp32c2::dma::int_ena_ch::OUT_EOF_R","esp32c2::dma::int_ena_ch::IN_DSCR_ERR_R","esp32c2::dma::int_ena_ch::OUT_DSCR_ERR_R","esp32c2::dma::int_ena_ch::IN_DSCR_EMPTY_R","esp32c2::dma::int_ena_ch::OUT_TOTAL_EOF_R","esp32c2::dma::int_ena_ch::INFIFO_OVF_R","esp32c2::dma::int_ena_ch::INFIFO_UDF_R","esp32c2::dma::int_ena_ch::OUTFIFO_OVF_R","esp32c2::dma::int_ena_ch::OUTFIFO_UDF_R","esp32c2::dma::misc_conf::AHBM_RST_INTER_R","esp32c2::dma::misc_conf::ARB_PRI_DIS_R","esp32c2::dma::misc_conf::CLK_EN_R","esp32c2::dma::in_conf0_ch::IN_RST_R","esp32c2::dma::in_conf0_ch::IN_LOOP_TEST_R","esp32c2::dma::in_conf0_ch::INDSCR_BURST_EN_R","esp32c2::dma::in_conf0_ch::IN_DATA_BURST_EN_R","esp32c2::dma::in_conf0_ch::MEM_TRANS_EN_R","esp32c2::dma::in_conf1_ch0::IN_CHECK_OWNER_R","esp32c2::dma::infifo_status_ch0::INFIFO_FULL_R","esp32c2::dma::infifo_status_ch0::INFIFO_EMPTY_R","esp32c2::dma::infifo_status_ch0::IN_REMAIN_UNDER_1B_R","esp32c2::dma::infifo_status_ch0::IN_REMAIN_UNDER_2B_R","esp32c2::dma::infifo_status_ch0::IN_REMAIN_UNDER_3B_R","esp32c2::dma::infifo_status_ch0::IN_REMAIN_UNDER_4B_R","esp32c2::dma::infifo_status_ch0::IN_BUF_HUNGRY_R","esp32c2::dma::in_pop_ch0::INFIFO_POP_R","esp32c2::dma::in_link_ch::INLINK_AUTO_RET_R","esp32c2::dma::in_link_ch::INLINK_STOP_R","esp32c2::dma::in_link_ch::INLINK_START_R","esp32c2::dma::in_link_ch::INLINK_RESTART_R","esp32c2::dma::in_link_ch::INLINK_PARK_R","esp32c2::dma::out_conf0_ch::OUT_RST_R","esp32c2::dma::out_conf0_ch::OUT_LOOP_TEST_R","esp32c2::dma::out_conf0_ch::OUT_AUTO_WRBACK_R","esp32c2::dma::out_conf0_ch::OUT_EOF_MODE_R","esp32c2::dma::out_conf0_ch::OUTDSCR_BURST_EN_R","esp32c2::dma::out_conf0_ch::OUT_DATA_BURST_EN_R","esp32c2::dma::out_conf1_ch::OUT_CHECK_OWNER_R","esp32c2::dma::outfifo_status_ch0::OUTFIFO_FULL_R","esp32c2::dma::outfifo_status_ch0::OUTFIFO_EMPTY_R","esp32c2::dma::outfifo_status_ch0::OUT_REMAIN_UNDER_1B_R","esp32c2::dma::outfifo_status_ch0::OUT_REMAIN_UNDER_2B_R","esp32c2::dma::outfifo_status_ch0::OUT_REMAIN_UNDER_3B_R","esp32c2::dma::outfifo_status_ch0::OUT_REMAIN_UNDER_4B_R","esp32c2::dma::out_push_ch0::OUTFIFO_PUSH_R","esp32c2::dma::out_link_ch::OUTLINK_STOP_R","esp32c2::dma::out_link_ch::OUTLINK_START_R","esp32c2::dma::out_link_ch::OUTLINK_RESTART_R","esp32c2::dma::out_link_ch::OUTLINK_PARK_R","esp32c2::ecc::mult_int_raw::CALC_DONE_INT_RAW_R","esp32c2::ecc::mult_int_st::CALC_DONE_INT_ST_R","esp32c2::ecc::mult_int_ena::CALC_DONE_INT_ENA_R","esp32c2::ecc::mult_conf::START_R","esp32c2::ecc::mult_conf::KEY_LENGTH_R","esp32c2::ecc::mult_conf::SECURITY_MODE_R","esp32c2::ecc::mult_conf::CLK_EN_R","esp32c2::ecc::mult_conf::VERIFICATION_RESULT_R","esp32c2::efuse::rd_repeat_data0::DIS_PAD_JTAG_R","esp32c2::efuse::rd_repeat_data0::DIS_DOWNLOAD_ICACHE_R","esp32c2::efuse::rd_repeat_data0::DIS_DOWNLOAD_MANUAL_ENCRYPT_R","esp32c2::efuse::rd_repeat_data0::XTS_KEY_LENGTH_256_R","esp32c2::efuse::rd_repeat_data0::FORCE_SEND_RESUME_R","esp32c2::efuse::rd_repeat_data0::DIS_DOWNLOAD_MODE_R","esp32c2::efuse::rd_repeat_data0::DIS_DIRECT_BOOT_R","esp32c2::efuse::rd_repeat_data0::ENABLE_SECURITY_DOWNLOAD_R","esp32c2::efuse::rd_repeat_data0::SECURE_BOOT_EN_R","esp32c2::efuse::rd_repeat_err::DIS_PAD_JTAG_ERR_R","esp32c2::efuse::rd_repeat_err::DIS_DOWNLOAD_ICACHE_ERR_R","esp32c2::efuse::rd_repeat_err::DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR_R","esp32c2::efuse::rd_repeat_err::XTS_KEY_LENGTH_256_ERR_R","esp32c2::efuse::rd_repeat_err::FORCE_SEND_RESUME_ERR_R","esp32c2::efuse::rd_repeat_err::DIS_DOWNLOAD_MODE_ERR_R","esp32c2::efuse::rd_repeat_err::DIS_DIRECT_BOOT_ERR_R","esp32c2::efuse::rd_repeat_err::ENABLE_SECURITY_DOWNLOAD_ERR_R","esp32c2::efuse::rd_repeat_err::SECURE_BOOT_EN_ERR_R","esp32c2::efuse::rd_rs_err::BLK1_FAIL_R","esp32c2::efuse::rd_rs_err::BLK2_FAIL_R","esp32c2::efuse::rd_rs_err::BLK3_FAIL_R","esp32c2::efuse::clk::EFUSE_MEM_FORCE_PD_R","esp32c2::efuse::clk::MEM_CLK_FORCE_ON_R","esp32c2::efuse::clk::EFUSE_MEM_FORCE_PU_R","esp32c2::efuse::clk::EN_R","esp32c2::efuse::status::OTP_LOAD_SW_R","esp32c2::efuse::status::OTP_VDDQ_C_SYNC2_R","esp32c2::efuse::status::OTP_STROBE_SW_R","esp32c2::efuse::status::OTP_CSB_SW_R","esp32c2::efuse::status::OTP_PGENB_SW_R","esp32c2::efuse::status::OTP_VDDQ_IS_SW_R","esp32c2::efuse::cmd::READ_CMD_R","esp32c2::efuse::cmd::PGM_CMD_R","esp32c2::efuse::int_raw::READ_DONE_INT_RAW_R","esp32c2::efuse::int_raw::PGM_DONE_INT_RAW_R","esp32c2::efuse::int_st::READ_DONE_INT_ST_R","esp32c2::efuse::int_st::PGM_DONE_INT_ST_R","esp32c2::efuse::int_ena::READ_DONE_INT_ENA_R","esp32c2::efuse::int_ena::PGM_DONE_INT_ENA_R","esp32c2::efuse::dac_conf::DAC_CLK_PAD_SEL_R","esp32c2::efuse::dac_conf::OE_CLR_R","esp32c2::extmem::icache_ctrl::ICACHE_ENABLE_R","esp32c2::extmem::icache_ctrl1::ICACHE_SHUT_IBUS_R","esp32c2::extmem::icache_ctrl1::ICACHE_SHUT_DBUS_R","esp32c2::extmem::icache_tag_power_ctrl::ICACHE_TAG_MEM_FORCE_ON_R","esp32c2::extmem::icache_tag_power_ctrl::ICACHE_TAG_MEM_FORCE_PD_R","esp32c2::extmem::icache_tag_power_ctrl::ICACHE_TAG_MEM_FORCE_PU_R","esp32c2::extmem::icache_sync_ctrl::ICACHE_INVALIDATE_ENA_R","esp32c2::extmem::icache_sync_ctrl::ICACHE_SYNC_DONE_R","esp32c2::extmem::cache_ilg_int_ena::ICACHE_SYNC_OP_FAULT_INT_ENA_R","esp32c2::extmem::cache_ilg_int_ena::ICACHE_PRELOAD_OP_FAULT_INT_ENA_R","esp32c2::extmem::cache_ilg_int_ena::MMU_ENTRY_FAULT_INT_ENA_R","esp32c2::extmem::cache_ilg_int_ena::IBUS_CNT_OVF_INT_ENA_R","esp32c2::extmem::cache_ilg_int_ena::DBUS_CNT_OVF_INT_ENA_R","esp32c2::extmem::cache_ilg_int_st::ICACHE_SYNC_OP_FAULT_ST_R","esp32c2::extmem::cache_ilg_int_st::ICACHE_PRELOAD_OP_FAULT_ST_R","esp32c2::extmem::cache_ilg_int_st::MMU_ENTRY_FAULT_ST_R","esp32c2::extmem::cache_ilg_int_st::IBUS_ACS_CNT_OVF_ST_R","esp32c2::extmem::cache_ilg_int_st::IBUS_ACS_MISS_CNT_OVF_ST_R","esp32c2::extmem::cache_ilg_int_st::DBUS_ACS_CNT_OVF_ST_R","esp32c2::extmem::cache_ilg_int_st::DBUS_ACS_FLASH_MISS_CNT_OVF_ST_R","esp32c2::extmem::core0_acs_cache_int_ena::CORE0_IBUS_ACS_MSK_IC_INT_ENA_R","esp32c2::extmem::core0_acs_cache_int_ena::CORE0_IBUS_WR_IC_INT_ENA_R","esp32c2::extmem::core0_acs_cache_int_ena::CORE0_IBUS_REJECT_INT_ENA_R","esp32c2::extmem::core0_acs_cache_int_ena::CORE0_DBUS_ACS_MSK_IC_INT_ENA_R","esp32c2::extmem::core0_acs_cache_int_ena::CORE0_DBUS_REJECT_INT_ENA_R","esp32c2::extmem::core0_acs_cache_int_ena::CORE0_DBUS_WR_IC_INT_ENA_R","esp32c2::extmem::core0_acs_cache_int_st::CORE0_IBUS_ACS_MSK_ICACHE_ST_R","esp32c2::extmem::core0_acs_cache_int_st::CORE0_IBUS_WR_ICACHE_ST_R","esp32c2::extmem::core0_acs_cache_int_st::CORE0_IBUS_REJECT_ST_R","esp32c2::extmem::core0_acs_cache_int_st::CORE0_DBUS_ACS_MSK_ICACHE_ST_R","esp32c2::extmem::core0_acs_cache_int_st::CORE0_DBUS_REJECT_ST_R","esp32c2::extmem::core0_acs_cache_int_st::CORE0_DBUS_WR_ICACHE_ST_R","esp32c2::extmem::core0_dbus_reject_st::CORE0_DBUS_WORLD_R","esp32c2::extmem::core0_ibus_reject_st::CORE0_IBUS_WORLD_R","esp32c2::extmem::cache_wrap_around_ctrl::CACHE_FLASH_WRAP_AROUND_R","esp32c2::extmem::cache_mmu_power_ctrl::CACHE_MMU_MEM_FORCE_ON_R","esp32c2::extmem::cache_mmu_power_ctrl::CACHE_MMU_MEM_FORCE_PD_R","esp32c2::extmem::cache_mmu_power_ctrl::CACHE_MMU_MEM_FORCE_PU_R","esp32c2::extmem::cache_encrypt_decrypt_record_disable::RECORD_DISABLE_DB_ENCRYPT_R","esp32c2::extmem::cache_encrypt_decrypt_record_disable::RECORD_DISABLE_G0CB_DECRYPT_R","esp32c2::extmem::cache_encrypt_decrypt_clk_force_on::CLK_FORCE_ON_MANUAL_CRYPT_R","esp32c2::extmem::cache_encrypt_decrypt_clk_force_on::CLK_FORCE_ON_AUTO_CRYPT_R","esp32c2::extmem::cache_encrypt_decrypt_clk_force_on::CLK_FORCE_ON_CRYPT_R","esp32c2::extmem::cache_preload_int_ctrl::ICACHE_PRELOAD_INT_ST_R","esp32c2::extmem::cache_preload_int_ctrl::ICACHE_PRELOAD_INT_ENA_R","esp32c2::extmem::cache_sync_int_ctrl::ICACHE_SYNC_INT_ST_R","esp32c2::extmem::cache_sync_int_ctrl::ICACHE_SYNC_INT_ENA_R","esp32c2::extmem::cache_conf_misc::CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT_R","esp32c2::extmem::cache_conf_misc::CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT_R","esp32c2::extmem::cache_conf_misc::CACHE_TRACE_ENA_R","esp32c2::extmem::icache_freeze::ENA_R","esp32c2::extmem::icache_freeze::MODE_R","esp32c2::extmem::icache_freeze::DONE_R","esp32c2::extmem::icache_atomic_operate_ena::ICACHE_ATOMIC_OPERATE_ENA_R","esp32c2::extmem::cache_request::BYPASS_R","esp32c2::extmem::clock_gate::CLK_EN_R","esp32c2::gpio::pin::PAD_DRIVER_R","esp32c2::gpio::pin::WAKEUP_ENABLE_R","esp32c2::gpio::func_in_sel_cfg::IN_INV_SEL_R","esp32c2::gpio::func_in_sel_cfg::SEL_R","esp32c2::gpio::func_out_sel_cfg::INV_SEL_R","esp32c2::gpio::func_out_sel_cfg::OEN_SEL_R","esp32c2::gpio::func_out_sel_cfg::OEN_INV_SEL_R","esp32c2::gpio::clock_gate::CLK_EN_R","esp32c2::i2c0::ctr::SDA_FORCE_OUT_R","esp32c2::i2c0::ctr::SCL_FORCE_OUT_R","esp32c2::i2c0::ctr::SAMPLE_SCL_LEVEL_R","esp32c2::i2c0::ctr::RX_FULL_ACK_LEVEL_R","esp32c2::i2c0::ctr::MS_MODE_R","esp32c2::i2c0::ctr::TX_LSB_FIRST_R","esp32c2::i2c0::ctr::RX_LSB_FIRST_R","esp32c2::i2c0::ctr::CLK_EN_R","esp32c2::i2c0::ctr::ARBITRATION_EN_R","esp32c2::i2c0::ctr::SLV_TX_AUTO_START_EN_R","esp32c2::i2c0::sr::RESP_REC_R","esp32c2::i2c0::sr::ARB_LOST_R","esp32c2::i2c0::sr::BUS_BUSY_R","esp32c2::i2c0::to::TIME_OUT_EN_R","esp32c2::i2c0::fifo_conf::NONFIFO_EN_R","esp32c2::i2c0::fifo_conf::RX_FIFO_RST_R","esp32c2::i2c0::fifo_conf::TX_FIFO_RST_R","esp32c2::i2c0::fifo_conf::FIFO_PRT_EN_R","esp32c2::i2c0::int_raw::RXFIFO_WM_INT_RAW_R","esp32c2::i2c0::int_raw::TXFIFO_WM_INT_RAW_R","esp32c2::i2c0::int_raw::RXFIFO_OVF_INT_RAW_R","esp32c2::i2c0::int_raw::END_DETECT_INT_RAW_R","esp32c2::i2c0::int_raw::BYTE_TRANS_DONE_INT_RAW_R","esp32c2::i2c0::int_raw::ARBITRATION_LOST_INT_RAW_R","esp32c2::i2c0::int_raw::MST_TXFIFO_UDF_INT_RAW_R","esp32c2::i2c0::int_raw::TRANS_COMPLETE_INT_RAW_R","esp32c2::i2c0::int_raw::TIME_OUT_INT_RAW_R","esp32c2::i2c0::int_raw::TRANS_START_INT_RAW_R","esp32c2::i2c0::int_raw::NACK_INT_RAW_R","esp32c2::i2c0::int_raw::TXFIFO_OVF_INT_RAW_R","esp32c2::i2c0::int_raw::RXFIFO_UDF_INT_RAW_R","esp32c2::i2c0::int_raw::SCL_ST_TO_INT_RAW_R","esp32c2::i2c0::int_raw::SCL_MAIN_ST_TO_INT_RAW_R","esp32c2::i2c0::int_raw::DET_START_INT_RAW_R","esp32c2::i2c0::int_ena::RXFIFO_WM_INT_ENA_R","esp32c2::i2c0::int_ena::TXFIFO_WM_INT_ENA_R","esp32c2::i2c0::int_ena::RXFIFO_OVF_INT_ENA_R","esp32c2::i2c0::int_ena::END_DETECT_INT_ENA_R","esp32c2::i2c0::int_ena::BYTE_TRANS_DONE_INT_ENA_R","esp32c2::i2c0::int_ena::ARBITRATION_LOST_INT_ENA_R","esp32c2::i2c0::int_ena::MST_TXFIFO_UDF_INT_ENA_R","esp32c2::i2c0::int_ena::TRANS_COMPLETE_INT_ENA_R","esp32c2::i2c0::int_ena::TIME_OUT_INT_ENA_R","esp32c2::i2c0::int_ena::TRANS_START_INT_ENA_R","esp32c2::i2c0::int_ena::NACK_INT_ENA_R","esp32c2::i2c0::int_ena::TXFIFO_OVF_INT_ENA_R","esp32c2::i2c0::int_ena::RXFIFO_UDF_INT_ENA_R","esp32c2::i2c0::int_ena::SCL_ST_TO_INT_ENA_R","esp32c2::i2c0::int_ena::SCL_MAIN_ST_TO_INT_ENA_R","esp32c2::i2c0::int_ena::DET_START_INT_ENA_R","esp32c2::i2c0::int_status::RXFIFO_WM_INT_ST_R","esp32c2::i2c0::int_status::TXFIFO_WM_INT_ST_R","esp32c2::i2c0::int_status::RXFIFO_OVF_INT_ST_R","esp32c2::i2c0::int_status::END_DETECT_INT_ST_R","esp32c2::i2c0::int_status::BYTE_TRANS_DONE_INT_ST_R","esp32c2::i2c0::int_status::ARBITRATION_LOST_INT_ST_R","esp32c2::i2c0::int_status::MST_TXFIFO_UDF_INT_ST_R","esp32c2::i2c0::int_status::TRANS_COMPLETE_INT_ST_R","esp32c2::i2c0::int_status::TIME_OUT_INT_ST_R","esp32c2::i2c0::int_status::TRANS_START_INT_ST_R","esp32c2::i2c0::int_status::NACK_INT_ST_R","esp32c2::i2c0::int_status::TXFIFO_OVF_INT_ST_R","esp32c2::i2c0::int_status::RXFIFO_UDF_INT_ST_R","esp32c2::i2c0::int_status::SCL_ST_TO_INT_ST_R","esp32c2::i2c0::int_status::SCL_MAIN_ST_TO_INT_ST_R","esp32c2::i2c0::int_status::DET_START_INT_ST_R","esp32c2::i2c0::filter_cfg::SCL_FILTER_EN_R","esp32c2::i2c0::filter_cfg::SDA_FILTER_EN_R","esp32c2::i2c0::clk_conf::SCLK_SEL_R","esp32c2::i2c0::clk_conf::SCLK_ACTIVE_R","esp32c2::i2c0::comd::COMMAND_DONE_R","esp32c2::i2c0::scl_sp_conf::SCL_RST_SLV_EN_R","esp32c2::i2c0::scl_sp_conf::SCL_PD_EN_R","esp32c2::i2c0::scl_sp_conf::SDA_PD_EN_R","esp32c2::interrupt_core0::clock_gate::REG_CLK_EN_R","esp32c2::io_mux::gpio::MCU_OE_R","esp32c2::io_mux::gpio::SLP_SEL_R","esp32c2::io_mux::gpio::MCU_WPD_R","esp32c2::io_mux::gpio::MCU_WPU_R","esp32c2::io_mux::gpio::MCU_IE_R","esp32c2::io_mux::gpio::FUN_WPD_R","esp32c2::io_mux::gpio::FUN_WPU_R","esp32c2::io_mux::gpio::FUN_IE_R","esp32c2::io_mux::gpio::FILTER_EN_R","esp32c2::ledc::ch_conf0::SIG_OUT_EN_R","esp32c2::ledc::ch_conf0::IDLE_LV_R","esp32c2::ledc::ch_conf0::OVF_CNT_EN_R","esp32c2::ledc::ch_conf1::DUTY_INC_R","esp32c2::ledc::ch_conf1::DUTY_START_R","esp32c2::ledc::timer_conf::PAUSE_R","esp32c2::ledc::timer_conf::RST_R","esp32c2::ledc::timer_conf::TICK_SEL_R","esp32c2::ledc::int_raw::OVF_INT_RAW_R","esp32c2::ledc::int_raw::TIMER1_OVF_INT_RAW_R","esp32c2::ledc::int_raw::TIMER2_OVF_INT_RAW_R","esp32c2::ledc::int_raw::TIMER3_OVF_INT_RAW_R","esp32c2::ledc::int_raw::DUTY_CHNG_END_CH0_INT_RAW_R","esp32c2::ledc::int_raw::DUTY_CHNG_END_CH1_INT_RAW_R","esp32c2::ledc::int_raw::DUTY_CHNG_END_CH2_INT_RAW_R","esp32c2::ledc::int_raw::DUTY_CHNG_END_CH3_INT_RAW_R","esp32c2::ledc::int_raw::DUTY_CHNG_END_CH4_INT_RAW_R","esp32c2::ledc::int_raw::DUTY_CHNG_END_CH5_INT_RAW_R","esp32c2::ledc::int_raw::OVF_CNT_CH0_INT_RAW_R","esp32c2::ledc::int_raw::OVF_CNT_CH1_INT_RAW_R","esp32c2::ledc::int_raw::OVF_CNT_CH2_INT_RAW_R","esp32c2::ledc::int_raw::OVF_CNT_CH3_INT_RAW_R","esp32c2::ledc::int_raw::OVF_CNT_CH4_INT_RAW_R","esp32c2::ledc::int_raw::OVF_CNT_CH5_INT_RAW_R","esp32c2::ledc::int_st::OVF_INT_ST_R","esp32c2::ledc::int_st::TIMER1_OVF_INT_ST_R","esp32c2::ledc::int_st::TIMER2_OVF_INT_ST_R","esp32c2::ledc::int_st::TIMER3_OVF_INT_ST_R","esp32c2::ledc::int_st::DUTY_CHNG_END_CH0_INT_ST_R","esp32c2::ledc::int_st::DUTY_CHNG_END_CH1_INT_ST_R","esp32c2::ledc::int_st::DUTY_CHNG_END_CH2_INT_ST_R","esp32c2::ledc::int_st::DUTY_CHNG_END_CH3_INT_ST_R","esp32c2::ledc::int_st::DUTY_CHNG_END_CH4_INT_ST_R","esp32c2::ledc::int_st::DUTY_CHNG_END_CH5_INT_ST_R","esp32c2::ledc::int_st::OVF_CNT_CH0_INT_ST_R","esp32c2::ledc::int_st::OVF_CNT_CH1_INT_ST_R","esp32c2::ledc::int_st::OVF_CNT_CH2_INT_ST_R","esp32c2::ledc::int_st::OVF_CNT_CH3_INT_ST_R","esp32c2::ledc::int_st::OVF_CNT_CH4_INT_ST_R","esp32c2::ledc::int_st::OVF_CNT_CH5_INT_ST_R","esp32c2::ledc::int_ena::OVF_INT_ENA_R","esp32c2::ledc::int_ena::TIMER1_OVF_INT_ENA_R","esp32c2::ledc::int_ena::TIMER2_OVF_INT_ENA_R","esp32c2::ledc::int_ena::TIMER3_OVF_INT_ENA_R","esp32c2::ledc::int_ena::DUTY_CHNG_END_CH0_INT_ENA_R","esp32c2::ledc::int_ena::DUTY_CHNG_END_CH1_INT_ENA_R","esp32c2::ledc::int_ena::DUTY_CHNG_END_CH2_INT_ENA_R","esp32c2::ledc::int_ena::DUTY_CHNG_END_CH3_INT_ENA_R","esp32c2::ledc::int_ena::DUTY_CHNG_END_CH4_INT_ENA_R","esp32c2::ledc::int_ena::DUTY_CHNG_END_CH5_INT_ENA_R","esp32c2::ledc::int_ena::OVF_CNT_CH0_INT_ENA_R","esp32c2::ledc::int_ena::OVF_CNT_CH1_INT_ENA_R","esp32c2::ledc::int_ena::OVF_CNT_CH2_INT_ENA_R","esp32c2::ledc::int_ena::OVF_CNT_CH3_INT_ENA_R","esp32c2::ledc::int_ena::OVF_CNT_CH4_INT_ENA_R","esp32c2::ledc::int_ena::OVF_CNT_CH5_INT_ENA_R","esp32c2::ledc::conf::CLK_EN_R","esp32c2::modem_clkrst::clk_conf::CLK_EN_R","esp32c2::modem_clkrst::modem_lp_timer_conf::LP_TIMER_SEL_RTC_SLOW_R","esp32c2::modem_clkrst::modem_lp_timer_conf::LP_TIMER_SEL_8M_R","esp32c2::modem_clkrst::modem_lp_timer_conf::LP_TIMER_SEL_XTAL_R","esp32c2::modem_clkrst::modem_lp_timer_conf::LP_TIMER_SEL_XTAL32K_R","esp32c2::modem_clkrst::coex_lp_clk_conf::COEX_LPCLK_SEL_RTC_SLOW_R","esp32c2::modem_clkrst::coex_lp_clk_conf::COEX_LPCLK_SEL_8M_R","esp32c2::modem_clkrst::coex_lp_clk_conf::COEX_LPCLK_SEL_XTAL_R","esp32c2::modem_clkrst::coex_lp_clk_conf::COEX_LPCLK_SEL_XTAL32K_R","esp32c2::modem_clkrst::ble_timer_clk_conf::BLETIMER_USE_XTAL_R","esp32c2::modem_clkrst::ble_timer_clk_conf::BLETIMER_CLK_IS_ACTIVE_R","esp32c2::modem_clkrst::etm_clk_conf::ETM_CLK_SEL_R","esp32c2::modem_clkrst::etm_clk_conf::ETM_CLK_ACTIVE_R","esp32c2::rtc_cntl::options0::SW_PROCPU_RST_R","esp32c2::rtc_cntl::options0::BB_I2C_FORCE_PD_R","esp32c2::rtc_cntl::options0::BB_I2C_FORCE_PU_R","esp32c2::rtc_cntl::options0::BBPLL_I2C_FORCE_PD_R","esp32c2::rtc_cntl::options0::BBPLL_I2C_FORCE_PU_R","esp32c2::rtc_cntl::options0::BBPLL_FORCE_PD_R","esp32c2::rtc_cntl::options0::BBPLL_FORCE_PU_R","esp32c2::rtc_cntl::options0::XTL_FORCE_PD_R","esp32c2::rtc_cntl::options0::XTL_FORCE_PU_R","esp32c2::rtc_cntl::options0::ANALOG_FORCE_ISO_R","esp32c2::rtc_cntl::options0::ANALOG_FORCE_NOISO_R","esp32c2::rtc_cntl::options0::DG_WRAP_FORCE_RST_R","esp32c2::rtc_cntl::options0::DG_WRAP_FORCE_NORST_R","esp32c2::rtc_cntl::options0::SW_SYS_RST_R","esp32c2::rtc_cntl::slp_timer1::MAIN_TIMER_ALARM_EN_R","esp32c2::rtc_cntl::time_update::TIMER_SYS_STALL_R","esp32c2::rtc_cntl::time_update::TIMER_XTL_OFF_R","esp32c2::rtc_cntl::time_update::TIMER_SYS_RST_R","esp32c2::rtc_cntl::time_update::TIME_UPDATE_R","esp32c2::rtc_cntl::state0::SW_CPU_INT_R","esp32c2::rtc_cntl::state0::SLP_REJECT_CAUSE_CLR_R","esp32c2::rtc_cntl::state0::APB2RTC_BRIDGE_SEL_R","esp32c2::rtc_cntl::state0::SDIO_ACTIVE_IND_R","esp32c2::rtc_cntl::state0::SLP_WAKEUP_R","esp32c2::rtc_cntl::state0::SLP_REJECT_R","esp32c2::rtc_cntl::state0::SLEEP_EN_R","esp32c2::rtc_cntl::timer1::CPU_STALL_EN_R","esp32c2::rtc_cntl::ana_conf::I2C_RESET_POR_FORCE_PD_R","esp32c2::rtc_cntl::ana_conf::I2C_RESET_POR_FORCE_PU_R","esp32c2::rtc_cntl::ana_conf::SAR_I2C_PU_R","esp32c2::rtc_cntl::ana_conf::PLLA_FORCE_PD_R","esp32c2::rtc_cntl::ana_conf::PLLA_FORCE_PU_R","esp32c2::rtc_cntl::ana_conf::BBPLL_CAL_SLP_START_R","esp32c2::rtc_cntl::ana_conf::TXRF_I2C_PU_R","esp32c2::rtc_cntl::ana_conf::RFRX_PBUS_PU_R","esp32c2::rtc_cntl::ana_conf::CKGEN_I2C_PU_R","esp32c2::rtc_cntl::ana_conf::PLL_I2C_PU_R","esp32c2::rtc_cntl::reset_state::STAT_VECTOR_SEL_PROCPU_R","esp32c2::rtc_cntl::reset_state::OCD_HALT_ON_RESET_PROCPU_R","esp32c2::rtc_cntl::reset_state::DRESET_MASK_PROCPU_R","esp32c2::rtc_cntl::int_ena_rtc::SLP_WAKEUP_INT_ENA_R","esp32c2::rtc_cntl::int_ena_rtc::SLP_REJECT_INT_ENA_R","esp32c2::rtc_cntl::int_ena_rtc::WDT_INT_ENA_R","esp32c2::rtc_cntl::int_ena_rtc::BROWN_OUT_INT_ENA_R","esp32c2::rtc_cntl::int_ena_rtc::MAIN_TIMER_INT_ENA_R","esp32c2::rtc_cntl::int_ena_rtc::SWD_INT_ENA_R","esp32c2::rtc_cntl::int_ena_rtc::BBPLL_CAL_INT_ENA_R","esp32c2::rtc_cntl::int_raw_rtc::SLP_WAKEUP_INT_RAW_R","esp32c2::rtc_cntl::int_raw_rtc::SLP_REJECT_INT_RAW_R","esp32c2::rtc_cntl::int_raw_rtc::WDT_INT_RAW_R","esp32c2::rtc_cntl::int_raw_rtc::BROWN_OUT_INT_RAW_R","esp32c2::rtc_cntl::int_raw_rtc::MAIN_TIMER_INT_RAW_R","esp32c2::rtc_cntl::int_raw_rtc::SWD_INT_RAW_R","esp32c2::rtc_cntl::int_raw_rtc::BBPLL_CAL_INT_RAW_R","esp32c2::rtc_cntl::int_st_rtc::SLP_WAKEUP_INT_ST_R","esp32c2::rtc_cntl::int_st_rtc::SLP_REJECT_INT_ST_R","esp32c2::rtc_cntl::int_st_rtc::WDT_INT_ST_R","esp32c2::rtc_cntl::int_st_rtc::BROWN_OUT_INT_ST_R","esp32c2::rtc_cntl::int_st_rtc::MAIN_TIMER_INT_ST_R","esp32c2::rtc_cntl::int_st_rtc::SWD_INT_ST_R","esp32c2::rtc_cntl::int_st_rtc::BBPLL_CAL_INT_ST_R","esp32c2::rtc_cntl::int_clr_rtc::SLP_WAKEUP_INT_CLR_R","esp32c2::rtc_cntl::int_clr_rtc::SLP_REJECT_INT_CLR_R","esp32c2::rtc_cntl::int_clr_rtc::WDT_INT_CLR_R","esp32c2::rtc_cntl::int_clr_rtc::BROWN_OUT_INT_CLR_R","esp32c2::rtc_cntl::int_clr_rtc::MAIN_TIMER_INT_CLR_R","esp32c2::rtc_cntl::int_clr_rtc::SWD_INT_CLR_R","esp32c2::rtc_cntl::int_clr_rtc::BBPLL_CAL_INT_CLR_R","esp32c2::rtc_cntl::ext_xtl_conf::XTL_EXT_CTR_LV_R","esp32c2::rtc_cntl::ext_xtl_conf::XTL_EXT_CTR_EN_R","esp32c2::rtc_cntl::ext_wakeup_conf::GPIO_WAKEUP_FILTER_R","esp32c2::rtc_cntl::slp_reject_conf::LIGHT_SLP_REJECT_EN_R","esp32c2::rtc_cntl::slp_reject_conf::DEEP_SLP_REJECT_EN_R","esp32c2::rtc_cntl::cpu_period_conf::CPUSEL_CONF_R","esp32c2::rtc_cntl::clk_conf::EFUSE_CLK_FORCE_GATING_R","esp32c2::rtc_cntl::clk_conf::EFUSE_CLK_FORCE_NOGATING_R","esp32c2::rtc_cntl::clk_conf::CK8M_DIV_SEL_VLD_R","esp32c2::rtc_cntl::clk_conf::ENB_CK8M_R","esp32c2::rtc_cntl::clk_conf::ENB_CK8M_DIV_R","esp32c2::rtc_cntl::clk_conf::DIG_XTAL32K_EN_R","esp32c2::rtc_cntl::clk_conf::DIG_CLK8M_D256_EN_R","esp32c2::rtc_cntl::clk_conf::DIG_CLK8M_EN_R","esp32c2::rtc_cntl::clk_conf::XTAL_FORCE_NOGATING_R","esp32c2::rtc_cntl::clk_conf::CK8M_FORCE_NOGATING_R","esp32c2::rtc_cntl::clk_conf::CK8M_FORCE_PD_R","esp32c2::rtc_cntl::clk_conf::CK8M_FORCE_PU_R","esp32c2::rtc_cntl::clk_conf::XTAL_GLOBAL_FORCE_GATING_R","esp32c2::rtc_cntl::clk_conf::XTAL_GLOBAL_FORCE_NOGATING_R","esp32c2::rtc_cntl::clk_conf::FAST_CLK_RTC_SEL_R","esp32c2::rtc_cntl::slow_clk_conf::ANA_CLK_DIV_VLD_R","esp32c2::rtc_cntl::slow_clk_conf::SLOW_CLK_NEXT_EDGE_R","esp32c2::rtc_cntl::bias_conf::DG_VDD_DRV_B_SLP_EN_R","esp32c2::rtc_cntl::bias_conf::BIAS_BUF_IDLE_R","esp32c2::rtc_cntl::bias_conf::BIAS_BUF_WAKE_R","esp32c2::rtc_cntl::bias_conf::BIAS_BUF_DEEP_SLP_R","esp32c2::rtc_cntl::bias_conf::BIAS_BUF_MONITOR_R","esp32c2::rtc_cntl::bias_conf::PD_CUR_DEEP_SLP_R","esp32c2::rtc_cntl::bias_conf::PD_CUR_MONITOR_R","esp32c2::rtc_cntl::bias_conf::BIAS_SLEEP_DEEP_SLP_R","esp32c2::rtc_cntl::bias_conf::BIAS_SLEEP_MONITOR_R","esp32c2::rtc_cntl::rtc_cntl::DIG_REG_CAL_EN_R","esp32c2::rtc_cntl::rtc_cntl::REGULATOR_FORCE_PD_R","esp32c2::rtc_cntl::rtc_cntl::REGULATOR_FORCE_PU_R","esp32c2::rtc_cntl::pwc::PAD_FORCE_HOLD_R","esp32c2::rtc_cntl::dig_pwc::VDD_SPI_PWR_FORCE_R","esp32c2::rtc_cntl::dig_pwc::VDD_SPI_PD_EN_R","esp32c2::rtc_cntl::dig_pwc::LSLP_MEM_FORCE_PD_R","esp32c2::rtc_cntl::dig_pwc::LSLP_MEM_FORCE_PU_R","esp32c2::rtc_cntl::dig_pwc::DG_WRAP_FORCE_PD_R","esp32c2::rtc_cntl::dig_pwc::DG_WRAP_FORCE_PU_R","esp32c2::rtc_cntl::dig_pwc::DG_WRAP_PD_EN_R","esp32c2::rtc_cntl::dig_iso::FORCE_OFF_R","esp32c2::rtc_cntl::dig_iso::FORCE_ON_R","esp32c2::rtc_cntl::dig_iso::DG_PAD_AUTOHOLD_R","esp32c2::rtc_cntl::dig_iso::CLR_DG_PAD_AUTOHOLD_R","esp32c2::rtc_cntl::dig_iso::DG_PAD_AUTOHOLD_EN_R","esp32c2::rtc_cntl::dig_iso::DG_PAD_FORCE_NOISO_R","esp32c2::rtc_cntl::dig_iso::DG_PAD_FORCE_ISO_R","esp32c2::rtc_cntl::dig_iso::DG_PAD_FORCE_UNHOLD_R","esp32c2::rtc_cntl::dig_iso::DG_PAD_FORCE_HOLD_R","esp32c2::rtc_cntl::dig_iso::DG_WRAP_FORCE_ISO_R","esp32c2::rtc_cntl::dig_iso::DG_WRAP_FORCE_NOISO_R","esp32c2::rtc_cntl::wdtconfig0::WDT_CHIP_RESET_EN_R","esp32c2::rtc_cntl::wdtconfig0::WDT_PAUSE_IN_SLP_R","esp32c2::rtc_cntl::wdtconfig0::WDT_PROCPU_RESET_EN_R","esp32c2::rtc_cntl::wdtconfig0::WDT_FLASHBOOT_MOD_EN_R","esp32c2::rtc_cntl::wdtconfig0::WDT_EN_R","esp32c2::rtc_cntl::wdtfeed::WDT_FEED_R","esp32c2::rtc_cntl::swd_conf::SWD_RESET_FLAG_R","esp32c2::rtc_cntl::swd_conf::SWD_FEED_INT_R","esp32c2::rtc_cntl::swd_conf::SWD_BYPASS_RST_R","esp32c2::rtc_cntl::swd_conf::SWD_RST_FLAG_CLR_R","esp32c2::rtc_cntl::swd_conf::SWD_FEED_R","esp32c2::rtc_cntl::swd_conf::SWD_DISABLE_R","esp32c2::rtc_cntl::swd_conf::SWD_AUTO_FEED_EN_R","esp32c2::rtc_cntl::low_power_st::XPD_DIG_R","esp32c2::rtc_cntl::low_power_st::TOUCH_STATE_START_R","esp32c2::rtc_cntl::low_power_st::TOUCH_STATE_SWITCH_R","esp32c2::rtc_cntl::low_power_st::TOUCH_STATE_SLP_R","esp32c2::rtc_cntl::low_power_st::TOUCH_STATE_DONE_R","esp32c2::rtc_cntl::low_power_st::COCPU_STATE_START_R","esp32c2::rtc_cntl::low_power_st::COCPU_STATE_SWITCH_R","esp32c2::rtc_cntl::low_power_st::COCPU_STATE_SLP_R","esp32c2::rtc_cntl::low_power_st::COCPU_STATE_DONE_R","esp32c2::rtc_cntl::low_power_st::MAIN_STATE_XTAL_ISO_R","esp32c2::rtc_cntl::low_power_st::MAIN_STATE_PLL_ON_R","esp32c2::rtc_cntl::low_power_st::RDY_FOR_WAKEUP_R","esp32c2::rtc_cntl::low_power_st::MAIN_STATE_WAIT_END_R","esp32c2::rtc_cntl::low_power_st::IN_WAKEUP_STATE_R","esp32c2::rtc_cntl::low_power_st::IN_LOW_POWER_STATE_R","esp32c2::rtc_cntl::low_power_st::MAIN_STATE_IN_WAIT_8M_R","esp32c2::rtc_cntl::low_power_st::MAIN_STATE_IN_WAIT_PLL_R","esp32c2::rtc_cntl::low_power_st::MAIN_STATE_IN_WAIT_XTL_R","esp32c2::rtc_cntl::low_power_st::MAIN_STATE_IN_SLP_R","esp32c2::rtc_cntl::low_power_st::MAIN_STATE_IN_IDLE_R","esp32c2::rtc_cntl::pad_hold::GPIO_PIN0_HOLD_R","esp32c2::rtc_cntl::pad_hold::GPIO_PIN1_HOLD_R","esp32c2::rtc_cntl::pad_hold::GPIO_PIN2_HOLD_R","esp32c2::rtc_cntl::pad_hold::GPIO_PIN3_HOLD_R","esp32c2::rtc_cntl::pad_hold::GPIO_PIN4_HOLD_R","esp32c2::rtc_cntl::pad_hold::GPIO_PIN5_HOLD_R","esp32c2::rtc_cntl::brown_out::BROWN_OUT_CLOSE_FLASH_ENA_R","esp32c2::rtc_cntl::brown_out::BROWN_OUT_PD_RF_ENA_R","esp32c2::rtc_cntl::brown_out::BROWN_OUT_RST_ENA_R","esp32c2::rtc_cntl::brown_out::BROWN_OUT_RST_SEL_R","esp32c2::rtc_cntl::brown_out::BROWN_OUT_ANA_RST_EN_R","esp32c2::rtc_cntl::brown_out::BROWN_OUT_CNT_CLR_R","esp32c2::rtc_cntl::brown_out::BROWN_OUT_ENA_R","esp32c2::rtc_cntl::brown_out::DET_R","esp32c2::rtc_cntl::usb_conf::IO_MUX_RESET_DISABLE_R","esp32c2::rtc_cntl::option1::FORCE_DOWNLOAD_BOOT_R","esp32c2::rtc_cntl::int_ena_rtc_w1ts::SLP_WAKEUP_INT_ENA_W1TS_R","esp32c2::rtc_cntl::int_ena_rtc_w1ts::SLP_REJECT_INT_ENA_W1TS_R","esp32c2::rtc_cntl::int_ena_rtc_w1ts::WDT_INT_ENA_W1TS_R","esp32c2::rtc_cntl::int_ena_rtc_w1ts::BROWN_OUT_INT_ENA_W1TS_R","esp32c2::rtc_cntl::int_ena_rtc_w1ts::MAIN_TIMER_INT_ENA_W1TS_R","esp32c2::rtc_cntl::int_ena_rtc_w1ts::SWD_INT_ENA_W1TS_R","esp32c2::rtc_cntl::int_ena_rtc_w1ts::BBPLL_CAL_INT_ENA_W1TS_R","esp32c2::rtc_cntl::int_ena_rtc_w1tc::SLP_WAKEUP_INT_ENA_W1TC_R","esp32c2::rtc_cntl::int_ena_rtc_w1tc::SLP_REJECT_INT_ENA_W1TC_R","esp32c2::rtc_cntl::int_ena_rtc_w1tc::WDT_INT_ENA_W1TC_R","esp32c2::rtc_cntl::int_ena_rtc_w1tc::BROWN_OUT_INT_ENA_W1TC_R","esp32c2::rtc_cntl::int_ena_rtc_w1tc::MAIN_TIMER_INT_ENA_W1TC_R","esp32c2::rtc_cntl::int_ena_rtc_w1tc::SWD_INT_ENA_W1TC_R","esp32c2::rtc_cntl::int_ena_rtc_w1tc::BBPLL_CAL_INT_ENA_W1TC_R","esp32c2::rtc_cntl::cntl_retention_ctrl::RETENTION_CLK_SEL_R","esp32c2::rtc_cntl::cntl_retention_ctrl::RETENTION_EN_R","esp32c2::rtc_cntl::cntl_gpio_wakeup::GPIO_WAKEUP_STATUS_CLR_R","esp32c2::rtc_cntl::cntl_gpio_wakeup::GPIO_PIN_CLK_GATE_R","esp32c2::rtc_cntl::cntl_gpio_wakeup::GPIO_PIN5_WAKEUP_ENABLE_R","esp32c2::rtc_cntl::cntl_gpio_wakeup::GPIO_PIN4_WAKEUP_ENABLE_R","esp32c2::rtc_cntl::cntl_gpio_wakeup::GPIO_PIN3_WAKEUP_ENABLE_R","esp32c2::rtc_cntl::cntl_gpio_wakeup::GPIO_PIN2_WAKEUP_ENABLE_R","esp32c2::rtc_cntl::cntl_gpio_wakeup::GPIO_PIN1_WAKEUP_ENABLE_R","esp32c2::rtc_cntl::cntl_gpio_wakeup::GPIO_PIN0_WAKEUP_ENABLE_R","esp32c2::rtc_cntl::cntl_dbg_sel::DEBUG_12M_NO_GATING_R","esp32c2::rtc_cntl::cntl_dbg_map::GPIO_PIN5_MUX_SEL_R","esp32c2::rtc_cntl::cntl_dbg_map::GPIO_PIN4_MUX_SEL_R","esp32c2::rtc_cntl::cntl_dbg_map::GPIO_PIN3_MUX_SEL_R","esp32c2::rtc_cntl::cntl_dbg_map::GPIO_PIN2_MUX_SEL_R","esp32c2::rtc_cntl::cntl_dbg_map::GPIO_PIN1_MUX_SEL_R","esp32c2::rtc_cntl::cntl_dbg_map::GPIO_PIN0_MUX_SEL_R","esp32c2::sensitive::rom_table_lock::ROM_TABLE_LOCK_R","esp32c2::sensitive::apb_peripheral_access_0::APB_PERIPHERAL_ACCESS_LOCK_R","esp32c2::sensitive::apb_peripheral_access_1::APB_PERIPHERAL_ACCESS_SPLIT_BURST_R","esp32c2::sensitive::internal_sram_usage_0::INTERNAL_SRAM_USAGE_LOCK_R","esp32c2::sensitive::internal_sram_usage_1::INTERNAL_SRAM_USAGE_CPU_CACHE_R","esp32c2::sensitive::internal_sram_usage_3::INTERNAL_SRAM_ALLOC_MAC_DUMP_R","esp32c2::sensitive::cache_tag_access_0::CACHE_TAG_ACCESS_LOCK_R","esp32c2::sensitive::cache_tag_access_1::PRO_I_TAG_RD_ACS_R","esp32c2::sensitive::cache_tag_access_1::PRO_I_TAG_WR_ACS_R","esp32c2::sensitive::cache_tag_access_1::PRO_D_TAG_RD_ACS_R","esp32c2::sensitive::cache_tag_access_1::PRO_D_TAG_WR_ACS_R","esp32c2::sensitive::cache_mmu_access_0::CACHE_MMU_ACCESS_LOCK_R","esp32c2::sensitive::cache_mmu_access_1::PRO_MMU_RD_ACS_R","esp32c2::sensitive::cache_mmu_access_1::PRO_MMU_WR_ACS_R","esp32c2::sensitive::pif_access_monitor_0::PIF_ACCESS_MONITOR_LOCK_R","esp32c2::sensitive::pif_access_monitor_1::PIF_ACCESS_MONITOR_NONWORD_VIOLATE_CLR_R","esp32c2::sensitive::pif_access_monitor_1::PIF_ACCESS_MONITOR_NONWORD_VIOLATE_EN_R","esp32c2::sensitive::pif_access_monitor_2::PIF_ACCESS_MONITOR_NONWORD_VIOLATE_INTR_R","esp32c2::sensitive::xts_aes_key_update::XTS_AES_KEY_UPDATE_R","esp32c2::sensitive::clock_gate::CLK_EN_R","esp32c2::sha::busy::STATE_R","esp32c2::sha::irq_ena::INTERRUPT_ENA_R","esp32c2::spi0::ctrl::FDUMMY_OUT_R","esp32c2::spi0::ctrl::FCMD_DUAL_R","esp32c2::spi0::ctrl::FCMD_QUAD_R","esp32c2::spi0::ctrl::FASTRD_MODE_R","esp32c2::spi0::ctrl::FREAD_DUAL_R","esp32c2::spi0::ctrl::Q_POL_R","esp32c2::spi0::ctrl::D_POL_R","esp32c2::spi0::ctrl::FREAD_QUAD_R","esp32c2::spi0::ctrl::WP_R","esp32c2::spi0::ctrl::FREAD_DIO_R","esp32c2::spi0::ctrl::FREAD_QIO_R","esp32c2::spi0::clock::CLK_EQU_SYSCLK_R","esp32c2::spi0::user::CS_HOLD_R","esp32c2::spi0::user::CS_SETUP_R","esp32c2::spi0::user::CK_OUT_EDGE_R","esp32c2::spi0::user::USR_DUMMY_IDLE_R","esp32c2::spi0::user::USR_DUMMY_R","esp32c2::spi0::misc::TRANS_END_R","esp32c2::spi0::misc::TRANS_END_INT_ENA_R","esp32c2::spi0::misc::CSPI_ST_TRANS_END_R","esp32c2::spi0::misc::CSPI_ST_TRANS_END_INT_ENA_R","esp32c2::spi0::misc::CK_IDLE_EDGE_R","esp32c2::spi0::misc::CS_KEEP_ACTIVE_R","esp32c2::spi0::cache_fctrl::CACHE_REQ_EN_R","esp32c2::spi0::cache_fctrl::CACHE_USR_ADDR_4BYTE_R","esp32c2::spi0::cache_fctrl::CACHE_FLASH_USR_CMD_R","esp32c2::spi0::cache_fctrl::FDIN_DUAL_R","esp32c2::spi0::cache_fctrl::FDOUT_DUAL_R","esp32c2::spi0::cache_fctrl::FADDR_DUAL_R","esp32c2::spi0::cache_fctrl::FDIN_QUAD_R","esp32c2::spi0::cache_fctrl::FDOUT_QUAD_R","esp32c2::spi0::cache_fctrl::FADDR_QUAD_R","esp32c2::spi0::timing_cali::TIMING_CLK_ENA_R","esp32c2::spi0::timing_cali::TIMING_CALI_R","esp32c2::spi0::din_num::DIN0_NUM_R","esp32c2::spi0::din_num::DIN1_NUM_R","esp32c2::spi0::din_num::DIN2_NUM_R","esp32c2::spi0::din_num::DIN3_NUM_R","esp32c2::spi0::dout_mode::DOUT0_MODE_R","esp32c2::spi0::dout_mode::DOUT1_MODE_R","esp32c2::spi0::dout_mode::DOUT2_MODE_R","esp32c2::spi0::dout_mode::DOUT3_MODE_R","esp32c2::spi0::clock_gate::CLK_EN_R","esp32c2::spi1::cmd::FLASH_PE_R","esp32c2::spi1::cmd::USR_R","esp32c2::spi1::cmd::FLASH_HPM_R","esp32c2::spi1::cmd::FLASH_RES_R","esp32c2::spi1::cmd::FLASH_DP_R","esp32c2::spi1::cmd::FLASH_CE_R","esp32c2::spi1::cmd::FLASH_BE_R","esp32c2::spi1::cmd::FLASH_SE_R","esp32c2::spi1::cmd::FLASH_PP_R","esp32c2::spi1::cmd::FLASH_WRSR_R","esp32c2::spi1::cmd::FLASH_RDSR_R","esp32c2::spi1::cmd::FLASH_RDID_R","esp32c2::spi1::cmd::FLASH_WRDI_R","esp32c2::spi1::cmd::FLASH_WREN_R","esp32c2::spi1::cmd::FLASH_READ_R","esp32c2::spi1::ctrl::FDUMMY_OUT_R","esp32c2::spi1::ctrl::FCMD_DUAL_R","esp32c2::spi1::ctrl::FCMD_QUAD_R","esp32c2::spi1::ctrl::FCS_CRC_EN_R","esp32c2::spi1::ctrl::TX_CRC_EN_R","esp32c2::spi1::ctrl::FASTRD_MODE_R","esp32c2::spi1::ctrl::FREAD_DUAL_R","esp32c2::spi1::ctrl::RESANDRES_R","esp32c2::spi1::ctrl::Q_POL_R","esp32c2::spi1::ctrl::D_POL_R","esp32c2::spi1::ctrl::FREAD_QUAD_R","esp32c2::spi1::ctrl::WP_R","esp32c2::spi1::ctrl::WRSR_2B_R","esp32c2::spi1::ctrl::FREAD_DIO_R","esp32c2::spi1::ctrl::FREAD_QIO_R","esp32c2::spi1::clock::CLK_EQU_SYSCLK_R","esp32c2::spi1::user::CK_OUT_EDGE_R","esp32c2::spi1::user::FWRITE_DUAL_R","esp32c2::spi1::user::FWRITE_QUAD_R","esp32c2::spi1::user::FWRITE_DIO_R","esp32c2::spi1::user::FWRITE_QIO_R","esp32c2::spi1::user::USR_MISO_HIGHPART_R","esp32c2::spi1::user::USR_MOSI_HIGHPART_R","esp32c2::spi1::user::USR_DUMMY_IDLE_R","esp32c2::spi1::user::USR_MOSI_R","esp32c2::spi1::user::USR_MISO_R","esp32c2::spi1::user::USR_DUMMY_R","esp32c2::spi1::user::USR_ADDR_R","esp32c2::spi1::user::USR_COMMAND_R","esp32c2::spi1::misc::CS0_DIS_R","esp32c2::spi1::misc::CS1_DIS_R","esp32c2::spi1::misc::CK_IDLE_EDGE_R","esp32c2::spi1::misc::CS_KEEP_ACTIVE_R","esp32c2::spi1::cache_fctrl::CACHE_USR_ADDR_4BYTE_R","esp32c2::spi1::cache_fctrl::FDIN_DUAL_R","esp32c2::spi1::cache_fctrl::FDOUT_DUAL_R","esp32c2::spi1::cache_fctrl::FADDR_DUAL_R","esp32c2::spi1::cache_fctrl::FDIN_QUAD_R","esp32c2::spi1::cache_fctrl::FDOUT_QUAD_R","esp32c2::spi1::cache_fctrl::FADDR_QUAD_R","esp32c2::spi1::flash_waiti_ctrl::WAITI_DUMMY_R","esp32c2::spi1::flash_sus_ctrl::FLASH_PER_R","esp32c2::spi1::flash_sus_ctrl::FLASH_PES_R","esp32c2::spi1::flash_sus_ctrl::FLASH_PER_WAIT_EN_R","esp32c2::spi1::flash_sus_ctrl::FLASH_PES_WAIT_EN_R","esp32c2::spi1::flash_sus_ctrl::PES_PER_EN_R","esp32c2::spi1::flash_sus_ctrl::FLASH_PES_EN_R","esp32c2::spi1::flash_sus_ctrl::SPI_FMEM_RD_SUS_2B_R","esp32c2::spi1::flash_sus_ctrl::PER_END_EN_R","esp32c2::spi1::flash_sus_ctrl::PES_END_EN_R","esp32c2::spi1::sus_status::FLASH_SUS_R","esp32c2::spi1::sus_status::WAIT_PESR_CMD_2B_R","esp32c2::spi1::sus_status::FLASH_HPM_DLY_128_R","esp32c2::spi1::sus_status::FLASH_RES_DLY_128_R","esp32c2::spi1::sus_status::FLASH_DP_DLY_128_R","esp32c2::spi1::sus_status::FLASH_PER_DLY_128_R","esp32c2::spi1::sus_status::FLASH_PES_DLY_128_R","esp32c2::spi1::sus_status::SPI0_LOCK_EN_R","esp32c2::spi1::timing_cali::TIMING_CALI_R","esp32c2::spi1::int_ena::PER_END_INT_ENA_R","esp32c2::spi1::int_ena::PES_END_INT_ENA_R","esp32c2::spi1::int_ena::WPE_END_INT_ENA_R","esp32c2::spi1::int_ena::SLV_ST_END_INT_ENA_R","esp32c2::spi1::int_ena::MST_ST_END_INT_ENA_R","esp32c2::spi1::int_ena::BROWN_OUT_INT_ENA_R","esp32c2::spi1::int_raw::PER_END_INT_RAW_R","esp32c2::spi1::int_raw::PES_END_INT_RAW_R","esp32c2::spi1::int_raw::WPE_END_INT_RAW_R","esp32c2::spi1::int_raw::SLV_ST_END_INT_RAW_R","esp32c2::spi1::int_raw::MST_ST_END_INT_RAW_R","esp32c2::spi1::int_raw::BROWN_OUT_INT_RAW_R","esp32c2::spi1::int_st::PER_END_INT_ST_R","esp32c2::spi1::int_st::PES_END_INT_ST_R","esp32c2::spi1::int_st::WPE_END_INT_ST_R","esp32c2::spi1::int_st::SLV_ST_END_INT_ST_R","esp32c2::spi1::int_st::MST_ST_END_INT_ST_R","esp32c2::spi1::int_st::BROWN_OUT_INT_ST_R","esp32c2::spi1::clock_gate::CLK_EN_R","esp32c2::spi2::cmd::UPDATE_R","esp32c2::spi2::cmd::USR_R","esp32c2::spi2::ctrl::DUMMY_OUT_R","esp32c2::spi2::ctrl::FADDR_DUAL_R","esp32c2::spi2::ctrl::FADDR_QUAD_R","esp32c2::spi2::ctrl::FADDR_OCT_R","esp32c2::spi2::ctrl::FCMD_DUAL_R","esp32c2::spi2::ctrl::FCMD_QUAD_R","esp32c2::spi2::ctrl::FCMD_OCT_R","esp32c2::spi2::ctrl::FREAD_DUAL_R","esp32c2::spi2::ctrl::FREAD_QUAD_R","esp32c2::spi2::ctrl::FREAD_OCT_R","esp32c2::spi2::ctrl::Q_POL_R","esp32c2::spi2::ctrl::D_POL_R","esp32c2::spi2::ctrl::HOLD_POL_R","esp32c2::spi2::ctrl::WP_POL_R","esp32c2::spi2::clock::CLK_EQU_SYSCLK_R","esp32c2::spi2::user::DOUTDIN_R","esp32c2::spi2::user::QPI_MODE_R","esp32c2::spi2::user::OPI_MODE_R","esp32c2::spi2::user::TSCK_I_EDGE_R","esp32c2::spi2::user::CS_HOLD_R","esp32c2::spi2::user::CS_SETUP_R","esp32c2::spi2::user::RSCK_I_EDGE_R","esp32c2::spi2::user::CK_OUT_EDGE_R","esp32c2::spi2::user::FWRITE_DUAL_R","esp32c2::spi2::user::FWRITE_QUAD_R","esp32c2::spi2::user::FWRITE_OCT_R","esp32c2::spi2::user::USR_CONF_NXT_R","esp32c2::spi2::user::SIO_R","esp32c2::spi2::user::USR_MISO_HIGHPART_R","esp32c2::spi2::user::USR_MOSI_HIGHPART_R","esp32c2::spi2::user::USR_DUMMY_IDLE_R","esp32c2::spi2::user::USR_MOSI_R","esp32c2::spi2::user::USR_MISO_R","esp32c2::spi2::user::USR_DUMMY_R","esp32c2::spi2::user::USR_ADDR_R","esp32c2::spi2::user::USR_COMMAND_R","esp32c2::spi2::user1::MST_WFULL_ERR_END_EN_R","esp32c2::spi2::user2::MST_REMPTY_ERR_END_EN_R","esp32c2::spi2::misc::CS0_DIS_R","esp32c2::spi2::misc::CS1_DIS_R","esp32c2::spi2::misc::CS2_DIS_R","esp32c2::spi2::misc::CS3_DIS_R","esp32c2::spi2::misc::CS4_DIS_R","esp32c2::spi2::misc::CS5_DIS_R","esp32c2::spi2::misc::CK_DIS_R","esp32c2::spi2::misc::CLK_DATA_DTR_EN_R","esp32c2::spi2::misc::DATA_DTR_EN_R","esp32c2::spi2::misc::ADDR_DTR_EN_R","esp32c2::spi2::misc::CMD_DTR_EN_R","esp32c2::spi2::misc::SLAVE_CS_POL_R","esp32c2::spi2::misc::DQS_IDLE_EDGE_R","esp32c2::spi2::misc::CK_IDLE_EDGE_R","esp32c2::spi2::misc::CS_KEEP_ACTIVE_R","esp32c2::spi2::misc::QUAD_DIN_PIN_SWAP_R","esp32c2::spi2::din_mode::TIMING_HCLK_ACTIVE_R","esp32c2::spi2::dout_mode::DOUT0_MODE_R","esp32c2::spi2::dout_mode::DOUT1_MODE_R","esp32c2::spi2::dout_mode::DOUT2_MODE_R","esp32c2::spi2::dout_mode::DOUT3_MODE_R","esp32c2::spi2::dout_mode::DOUT4_MODE_R","esp32c2::spi2::dout_mode::DOUT5_MODE_R","esp32c2::spi2::dout_mode::DOUT6_MODE_R","esp32c2::spi2::dout_mode::DOUT7_MODE_R","esp32c2::spi2::dout_mode::D_DQS_MODE_R","esp32c2::spi2::dma_conf::DMA_OUTFIFO_EMPTY_R","esp32c2::spi2::dma_conf::DMA_INFIFO_FULL_R","esp32c2::spi2::dma_conf::DMA_SLV_SEG_TRANS_EN_R","esp32c2::spi2::dma_conf::SLV_RX_SEG_TRANS_CLR_EN_R","esp32c2::spi2::dma_conf::SLV_TX_SEG_TRANS_CLR_EN_R","esp32c2::spi2::dma_conf::RX_EOF_EN_R","esp32c2::spi2::dma_conf::DMA_RX_ENA_R","esp32c2::spi2::dma_conf::DMA_TX_ENA_R","esp32c2::spi2::dma_int_ena::DMA_INFIFO_FULL_ERR_INT_ENA_R","esp32c2::spi2::dma_int_ena::DMA_OUTFIFO_EMPTY_ERR_INT_ENA_R","esp32c2::spi2::dma_int_ena::SLV_EX_QPI_INT_ENA_R","esp32c2::spi2::dma_int_ena::SLV_EN_QPI_INT_ENA_R","esp32c2::spi2::dma_int_ena::SLV_CMD7_INT_ENA_R","esp32c2::spi2::dma_int_ena::SLV_CMD8_INT_ENA_R","esp32c2::spi2::dma_int_ena::SLV_CMD9_INT_ENA_R","esp32c2::spi2::dma_int_ena::SLV_CMDA_INT_ENA_R","esp32c2::spi2::dma_int_ena::SLV_RD_DMA_DONE_INT_ENA_R","esp32c2::spi2::dma_int_ena::SLV_WR_DMA_DONE_INT_ENA_R","esp32c2::spi2::dma_int_ena::SLV_RD_BUF_DONE_INT_ENA_R","esp32c2::spi2::dma_int_ena::SLV_WR_BUF_DONE_INT_ENA_R","esp32c2::spi2::dma_int_ena::TRANS_DONE_INT_ENA_R","esp32c2::spi2::dma_int_ena::DMA_SEG_TRANS_DONE_INT_ENA_R","esp32c2::spi2::dma_int_ena::SEG_MAGIC_ERR_INT_ENA_R","esp32c2::spi2::dma_int_ena::SLV_BUF_ADDR_ERR_INT_ENA_R","esp32c2::spi2::dma_int_ena::SLV_CMD_ERR_INT_ENA_R","esp32c2::spi2::dma_int_ena::MST_RX_AFIFO_WFULL_ERR_INT_ENA_R","esp32c2::spi2::dma_int_ena::MST_TX_AFIFO_REMPTY_ERR_INT_ENA_R","esp32c2::spi2::dma_int_ena::APP2_INT_ENA_R","esp32c2::spi2::dma_int_ena::APP1_INT_ENA_R","esp32c2::spi2::dma_int_raw::DMA_INFIFO_FULL_ERR_INT_RAW_R","esp32c2::spi2::dma_int_raw::DMA_OUTFIFO_EMPTY_ERR_INT_RAW_R","esp32c2::spi2::dma_int_raw::SLV_EX_QPI_INT_RAW_R","esp32c2::spi2::dma_int_raw::SLV_EN_QPI_INT_RAW_R","esp32c2::spi2::dma_int_raw::SLV_CMD7_INT_RAW_R","esp32c2::spi2::dma_int_raw::SLV_CMD8_INT_RAW_R","esp32c2::spi2::dma_int_raw::SLV_CMD9_INT_RAW_R","esp32c2::spi2::dma_int_raw::SLV_CMDA_INT_RAW_R","esp32c2::spi2::dma_int_raw::SLV_RD_DMA_DONE_INT_RAW_R","esp32c2::spi2::dma_int_raw::SLV_WR_DMA_DONE_INT_RAW_R","esp32c2::spi2::dma_int_raw::SLV_RD_BUF_DONE_INT_RAW_R","esp32c2::spi2::dma_int_raw::SLV_WR_BUF_DONE_INT_RAW_R","esp32c2::spi2::dma_int_raw::TRANS_DONE_INT_RAW_R","esp32c2::spi2::dma_int_raw::DMA_SEG_TRANS_DONE_INT_RAW_R","esp32c2::spi2::dma_int_raw::SEG_MAGIC_ERR_INT_RAW_R","esp32c2::spi2::dma_int_raw::SLV_BUF_ADDR_ERR_INT_RAW_R","esp32c2::spi2::dma_int_raw::SLV_CMD_ERR_INT_RAW_R","esp32c2::spi2::dma_int_raw::MST_RX_AFIFO_WFULL_ERR_INT_RAW_R","esp32c2::spi2::dma_int_raw::MST_TX_AFIFO_REMPTY_ERR_INT_RAW_R","esp32c2::spi2::dma_int_raw::APP2_INT_RAW_R","esp32c2::spi2::dma_int_raw::APP1_INT_RAW_R","esp32c2::spi2::dma_int_st::DMA_INFIFO_FULL_ERR_INT_ST_R","esp32c2::spi2::dma_int_st::DMA_OUTFIFO_EMPTY_ERR_INT_ST_R","esp32c2::spi2::dma_int_st::SLV_EX_QPI_INT_ST_R","esp32c2::spi2::dma_int_st::SLV_EN_QPI_INT_ST_R","esp32c2::spi2::dma_int_st::SLV_CMD7_INT_ST_R","esp32c2::spi2::dma_int_st::SLV_CMD8_INT_ST_R","esp32c2::spi2::dma_int_st::SLV_CMD9_INT_ST_R","esp32c2::spi2::dma_int_st::SLV_CMDA_INT_ST_R","esp32c2::spi2::dma_int_st::SLV_RD_DMA_DONE_INT_ST_R","esp32c2::spi2::dma_int_st::SLV_WR_DMA_DONE_INT_ST_R","esp32c2::spi2::dma_int_st::SLV_RD_BUF_DONE_INT_ST_R","esp32c2::spi2::dma_int_st::SLV_WR_BUF_DONE_INT_ST_R","esp32c2::spi2::dma_int_st::TRANS_DONE_INT_ST_R","esp32c2::spi2::dma_int_st::DMA_SEG_TRANS_DONE_INT_ST_R","esp32c2::spi2::dma_int_st::SEG_MAGIC_ERR_INT_ST_R","esp32c2::spi2::dma_int_st::SLV_BUF_ADDR_ERR_INT_ST_R","esp32c2::spi2::dma_int_st::SLV_CMD_ERR_INT_ST_R","esp32c2::spi2::dma_int_st::MST_RX_AFIFO_WFULL_ERR_INT_ST_R","esp32c2::spi2::dma_int_st::MST_TX_AFIFO_REMPTY_ERR_INT_ST_R","esp32c2::spi2::dma_int_st::APP2_INT_ST_R","esp32c2::spi2::dma_int_st::APP1_INT_ST_R","esp32c2::spi2::slave::CLK_MODE_13_R","esp32c2::spi2::slave::RSCK_DATA_OUT_R","esp32c2::spi2::slave::SLV_RDDMA_BITLEN_EN_R","esp32c2::spi2::slave::SLV_WRDMA_BITLEN_EN_R","esp32c2::spi2::slave::SLV_RDBUF_BITLEN_EN_R","esp32c2::spi2::slave::SLV_WRBUF_BITLEN_EN_R","esp32c2::spi2::slave::MODE_R","esp32c2::spi2::slave::USR_CONF_R","esp32c2::spi2::clk_gate::CLK_EN_R","esp32c2::spi2::clk_gate::MST_CLK_ACTIVE_R","esp32c2::spi2::clk_gate::MST_CLK_SEL_R","esp32c2::system::cpu_peri_clk_en::CLK_EN_ASSIST_DEBUG_R","esp32c2::system::cpu_peri_clk_en::CLK_EN_DEDICATED_GPIO_R","esp32c2::system::cpu_peri_rst_en::RST_EN_ASSIST_DEBUG_R","esp32c2::system::cpu_peri_rst_en::RST_EN_DEDICATED_GPIO_R","esp32c2::system::cpu_per_conf::PLL_FREQ_SEL_R","esp32c2::system::cpu_per_conf::CPU_WAIT_MODE_FORCE_ON_R","esp32c2::system::mem_pd_mask::LSLP_MEM_PD_MASK_R","esp32c2::system::perip_clk_en0::SPI01_CLK_EN_R","esp32c2::system::perip_clk_en0::UART_CLK_EN_R","esp32c2::system::perip_clk_en0::UART1_CLK_EN_R","esp32c2::system::perip_clk_en0::SPI2_CLK_EN_R","esp32c2::system::perip_clk_en0::I2C_EXT0_CLK_EN_R","esp32c2::system::perip_clk_en0::LEDC_CLK_EN_R","esp32c2::system::perip_clk_en0::TIMERGROUP_CLK_EN_R","esp32c2::system::perip_clk_en0::UART_MEM_CLK_EN_R","esp32c2::system::perip_clk_en0::APB_SARADC_CLK_EN_R","esp32c2::system::perip_clk_en0::SYSTIMER_CLK_EN_R","esp32c2::system::perip_clk_en0::ADC2_ARB_CLK_EN_R","esp32c2::system::perip_clk_en1::CRYPTO_ECC_CLK_EN_R","esp32c2::system::perip_clk_en1::CRYPTO_SHA_CLK_EN_R","esp32c2::system::perip_clk_en1::DMA_CLK_EN_R","esp32c2::system::perip_clk_en1::TSENS_CLK_EN_R","esp32c2::system::perip_rst_en0::SPI01_RST_R","esp32c2::system::perip_rst_en0::UART_RST_R","esp32c2::system::perip_rst_en0::UART1_RST_R","esp32c2::system::perip_rst_en0::SPI2_RST_R","esp32c2::system::perip_rst_en0::I2C_EXT0_RST_R","esp32c2::system::perip_rst_en0::LEDC_RST_R","esp32c2::system::perip_rst_en0::TIMERGROUP_RST_R","esp32c2::system::perip_rst_en0::UART_MEM_RST_R","esp32c2::system::perip_rst_en0::APB_SARADC_RST_R","esp32c2::system::perip_rst_en0::SYSTIMER_RST_R","esp32c2::system::perip_rst_en0::ADC2_ARB_RST_R","esp32c2::system::perip_rst_en1::CRYPTO_ECC_RST_R","esp32c2::system::perip_rst_en1::CRYPTO_SHA_RST_R","esp32c2::system::perip_rst_en1::DMA_RST_R","esp32c2::system::perip_rst_en1::TSENS_RST_R","esp32c2::system::bt_lpck_div_frac::LPCLK_SEL_RTC_SLOW_R","esp32c2::system::bt_lpck_div_frac::LPCLK_SEL_8M_R","esp32c2::system::bt_lpck_div_frac::LPCLK_SEL_XTAL_R","esp32c2::system::bt_lpck_div_frac::LPCLK_SEL_XTAL32K_R","esp32c2::system::bt_lpck_div_frac::LPCLK_RTC_EN_R","esp32c2::system::cpu_intr_from_cpu_0::CPU_INTR_FROM_CPU_0_R","esp32c2::system::cpu_intr_from_cpu_1::CPU_INTR_FROM_CPU_1_R","esp32c2::system::cpu_intr_from_cpu_2::CPU_INTR_FROM_CPU_2_R","esp32c2::system::cpu_intr_from_cpu_3::CPU_INTR_FROM_CPU_3_R","esp32c2::system::rsa_pd_ctrl::RSA_MEM_PD_R","esp32c2::system::rsa_pd_ctrl::RSA_MEM_FORCE_PU_R","esp32c2::system::rsa_pd_ctrl::RSA_MEM_FORCE_PD_R","esp32c2::system::edma_ctrl::EDMA_CLK_ON_R","esp32c2::system::edma_ctrl::EDMA_RESET_R","esp32c2::system::cache_control::ICACHE_CLK_ON_R","esp32c2::system::cache_control::ICACHE_RESET_R","esp32c2::system::cache_control::DCACHE_CLK_ON_R","esp32c2::system::cache_control::DCACHE_RESET_R","esp32c2::system::external_device_encrypt_decrypt_control::ENABLE_SPI_MANUAL_ENCRYPT_R","esp32c2::system::external_device_encrypt_decrypt_control::ENABLE_DOWNLOAD_DB_ENCRYPT_R","esp32c2::system::external_device_encrypt_decrypt_control::ENABLE_DOWNLOAD_G0CB_DECRYPT_R","esp32c2::system::external_device_encrypt_decrypt_control::ENABLE_DOWNLOAD_MANUAL_ENCRYPT_R","esp32c2::system::rtc_fastmem_config::RTC_MEM_CRC_START_R","esp32c2::system::rtc_fastmem_config::RTC_MEM_CRC_FINISH_R","esp32c2::system::redundant_eco_ctrl::REDUNDANT_ECO_DRIVE_R","esp32c2::system::redundant_eco_ctrl::REDUNDANT_ECO_RESULT_R","esp32c2::system::clock_gate::CLK_EN_R","esp32c2::system::sysclk_conf::CLK_DIV_EN_R","esp32c2::system::mem_pvt::MONITOR_EN_R","esp32c2::system::comb_pvt_lvt_conf::COMB_PVT_MONITOR_EN_LVT_R","esp32c2::system::comb_pvt_nvt_conf::COMB_PVT_MONITOR_EN_NVT_R","esp32c2::system::comb_pvt_hvt_conf::COMB_PVT_MONITOR_EN_HVT_R","esp32c2::systimer::conf::SYSTIMER_CLK_FO_R","esp32c2::systimer::conf::TARGET2_WORK_EN_R","esp32c2::systimer::conf::TARGET1_WORK_EN_R","esp32c2::systimer::conf::TARGET0_WORK_EN_R","esp32c2::systimer::conf::TIMER_UNIT1_CORE1_STALL_EN_R","esp32c2::systimer::conf::TIMER_UNIT1_CORE0_STALL_EN_R","esp32c2::systimer::conf::TIMER_UNIT0_CORE1_STALL_EN_R","esp32c2::systimer::conf::TIMER_UNIT0_CORE0_STALL_EN_R","esp32c2::systimer::conf::TIMER_UNIT1_WORK_EN_R","esp32c2::systimer::conf::TIMER_UNIT0_WORK_EN_R","esp32c2::systimer::conf::CLK_EN_R","esp32c2::systimer::unit0_op::TIMER_UNIT0_VALUE_VALID_R","esp32c2::systimer::unit1_op::TIMER_UNIT1_VALUE_VALID_R","esp32c2::systimer::target0_conf::TARGET0_PERIOD_MODE_R","esp32c2::systimer::target0_conf::TARGET0_TIMER_UNIT_SEL_R","esp32c2::systimer::target1_conf::TARGET1_PERIOD_MODE_R","esp32c2::systimer::target1_conf::TARGET1_TIMER_UNIT_SEL_R","esp32c2::systimer::target2_conf::TARGET2_PERIOD_MODE_R","esp32c2::systimer::target2_conf::TARGET2_TIMER_UNIT_SEL_R","esp32c2::systimer::int_ena::TARGET0_INT_ENA_R","esp32c2::systimer::int_ena::TARGET1_INT_ENA_R","esp32c2::systimer::int_ena::TARGET2_INT_ENA_R","esp32c2::systimer::int_raw::TARGET0_INT_RAW_R","esp32c2::systimer::int_raw::TARGET1_INT_RAW_R","esp32c2::systimer::int_raw::TARGET2_INT_RAW_R","esp32c2::systimer::int_st::TARGET0_INT_ST_R","esp32c2::systimer::int_st::TARGET1_INT_ST_R","esp32c2::systimer::int_st::TARGET2_INT_ST_R","esp32c2::timg0::t0config::USE_XTAL_R","esp32c2::timg0::t0config::ALARM_EN_R","esp32c2::timg0::t0config::AUTORELOAD_R","esp32c2::timg0::t0config::INCREASE_R","esp32c2::timg0::t0config::EN_R","esp32c2::timg0::t0update::UPDATE_R","esp32c2::timg0::wdtconfig0::WDT_APPCPU_RESET_EN_R","esp32c2::timg0::wdtconfig0::WDT_PROCPU_RESET_EN_R","esp32c2::timg0::wdtconfig0::WDT_FLASHBOOT_MOD_EN_R","esp32c2::timg0::wdtconfig0::WDT_USE_XTAL_R","esp32c2::timg0::wdtconfig0::WDT_EN_R","esp32c2::timg0::rtccalicfg::RTC_CALI_START_CYCLING_R","esp32c2::timg0::rtccalicfg::RTC_CALI_RDY_R","esp32c2::timg0::rtccalicfg::RTC_CALI_START_R","esp32c2::timg0::rtccalicfg1::RTC_CALI_CYCLING_DATA_VLD_R","esp32c2::timg0::int_ena_timers::T0_INT_ENA_R","esp32c2::timg0::int_ena_timers::WDT_INT_ENA_R","esp32c2::timg0::int_raw_timers::T0_INT_RAW_R","esp32c2::timg0::int_raw_timers::WDT_INT_RAW_R","esp32c2::timg0::int_st_timers::T0_INT_ST_R","esp32c2::timg0::int_st_timers::WDT_INT_ST_R","esp32c2::timg0::rtccalicfg2::RTC_CALI_TIMEOUT_R","esp32c2::timg0::regclk::WDT_CLK_IS_ACTIVE_R","esp32c2::timg0::regclk::TIMER_CLK_IS_ACTIVE_R","esp32c2::timg0::regclk::CLK_EN_R","esp32c2::uart0::int_raw::RXFIFO_FULL_INT_RAW_R","esp32c2::uart0::int_raw::TXFIFO_EMPTY_INT_RAW_R","esp32c2::uart0::int_raw::PARITY_ERR_INT_RAW_R","esp32c2::uart0::int_raw::FRM_ERR_INT_RAW_R","esp32c2::uart0::int_raw::RXFIFO_OVF_INT_RAW_R","esp32c2::uart0::int_raw::DSR_CHG_INT_RAW_R","esp32c2::uart0::int_raw::CTS_CHG_INT_RAW_R","esp32c2::uart0::int_raw::BRK_DET_INT_RAW_R","esp32c2::uart0::int_raw::RXFIFO_TOUT_INT_RAW_R","esp32c2::uart0::int_raw::SW_XON_INT_RAW_R","esp32c2::uart0::int_raw::SW_XOFF_INT_RAW_R","esp32c2::uart0::int_raw::GLITCH_DET_INT_RAW_R","esp32c2::uart0::int_raw::TX_BRK_DONE_INT_RAW_R","esp32c2::uart0::int_raw::TX_BRK_IDLE_DONE_INT_RAW_R","esp32c2::uart0::int_raw::TX_DONE_INT_RAW_R","esp32c2::uart0::int_raw::RS485_PARITY_ERR_INT_RAW_R","esp32c2::uart0::int_raw::RS485_FRM_ERR_INT_RAW_R","esp32c2::uart0::int_raw::RS485_CLASH_INT_RAW_R","esp32c2::uart0::int_raw::AT_CMD_CHAR_DET_INT_RAW_R","esp32c2::uart0::int_raw::WAKEUP_INT_RAW_R","esp32c2::uart0::int_st::RXFIFO_FULL_INT_ST_R","esp32c2::uart0::int_st::TXFIFO_EMPTY_INT_ST_R","esp32c2::uart0::int_st::PARITY_ERR_INT_ST_R","esp32c2::uart0::int_st::FRM_ERR_INT_ST_R","esp32c2::uart0::int_st::RXFIFO_OVF_INT_ST_R","esp32c2::uart0::int_st::DSR_CHG_INT_ST_R","esp32c2::uart0::int_st::CTS_CHG_INT_ST_R","esp32c2::uart0::int_st::BRK_DET_INT_ST_R","esp32c2::uart0::int_st::RXFIFO_TOUT_INT_ST_R","esp32c2::uart0::int_st::SW_XON_INT_ST_R","esp32c2::uart0::int_st::SW_XOFF_INT_ST_R","esp32c2::uart0::int_st::GLITCH_DET_INT_ST_R","esp32c2::uart0::int_st::TX_BRK_DONE_INT_ST_R","esp32c2::uart0::int_st::TX_BRK_IDLE_DONE_INT_ST_R","esp32c2::uart0::int_st::TX_DONE_INT_ST_R","esp32c2::uart0::int_st::RS485_PARITY_ERR_INT_ST_R","esp32c2::uart0::int_st::RS485_FRM_ERR_INT_ST_R","esp32c2::uart0::int_st::RS485_CLASH_INT_ST_R","esp32c2::uart0::int_st::AT_CMD_CHAR_DET_INT_ST_R","esp32c2::uart0::int_st::WAKEUP_INT_ST_R","esp32c2::uart0::int_ena::RXFIFO_FULL_INT_ENA_R","esp32c2::uart0::int_ena::TXFIFO_EMPTY_INT_ENA_R","esp32c2::uart0::int_ena::PARITY_ERR_INT_ENA_R","esp32c2::uart0::int_ena::FRM_ERR_INT_ENA_R","esp32c2::uart0::int_ena::RXFIFO_OVF_INT_ENA_R","esp32c2::uart0::int_ena::DSR_CHG_INT_ENA_R","esp32c2::uart0::int_ena::CTS_CHG_INT_ENA_R","esp32c2::uart0::int_ena::BRK_DET_INT_ENA_R","esp32c2::uart0::int_ena::RXFIFO_TOUT_INT_ENA_R","esp32c2::uart0::int_ena::SW_XON_INT_ENA_R","esp32c2::uart0::int_ena::SW_XOFF_INT_ENA_R","esp32c2::uart0::int_ena::GLITCH_DET_INT_ENA_R","esp32c2::uart0::int_ena::TX_BRK_DONE_INT_ENA_R","esp32c2::uart0::int_ena::TX_BRK_IDLE_DONE_INT_ENA_R","esp32c2::uart0::int_ena::TX_DONE_INT_ENA_R","esp32c2::uart0::int_ena::RS485_PARITY_ERR_INT_ENA_R","esp32c2::uart0::int_ena::RS485_FRM_ERR_INT_ENA_R","esp32c2::uart0::int_ena::RS485_CLASH_INT_ENA_R","esp32c2::uart0::int_ena::AT_CMD_CHAR_DET_INT_ENA_R","esp32c2::uart0::int_ena::WAKEUP_INT_ENA_R","esp32c2::uart0::rx_filt::GLITCH_FILT_EN_R","esp32c2::uart0::status::DSRN_R","esp32c2::uart0::status::CTSN_R","esp32c2::uart0::status::RXD_R","esp32c2::uart0::status::DTRN_R","esp32c2::uart0::status::RTSN_R","esp32c2::uart0::status::TXD_R","esp32c2::uart0::conf0::PARITY_R","esp32c2::uart0::conf0::PARITY_EN_R","esp32c2::uart0::conf0::SW_RTS_R","esp32c2::uart0::conf0::SW_DTR_R","esp32c2::uart0::conf0::TXD_BRK_R","esp32c2::uart0::conf0::IRDA_DPLX_R","esp32c2::uart0::conf0::IRDA_TX_EN_R","esp32c2::uart0::conf0::IRDA_WCTL_R","esp32c2::uart0::conf0::IRDA_TX_INV_R","esp32c2::uart0::conf0::IRDA_RX_INV_R","esp32c2::uart0::conf0::LOOPBACK_R","esp32c2::uart0::conf0::TX_FLOW_EN_R","esp32c2::uart0::conf0::IRDA_EN_R","esp32c2::uart0::conf0::RXFIFO_RST_R","esp32c2::uart0::conf0::TXFIFO_RST_R","esp32c2::uart0::conf0::RXD_INV_R","esp32c2::uart0::conf0::CTS_INV_R","esp32c2::uart0::conf0::DSR_INV_R","esp32c2::uart0::conf0::TXD_INV_R","esp32c2::uart0::conf0::RTS_INV_R","esp32c2::uart0::conf0::DTR_INV_R","esp32c2::uart0::conf0::CLK_EN_R","esp32c2::uart0::conf0::ERR_WR_MASK_R","esp32c2::uart0::conf0::AUTOBAUD_EN_R","esp32c2::uart0::conf0::MEM_CLK_EN_R","esp32c2::uart0::conf1::DIS_RX_DAT_OVF_R","esp32c2::uart0::conf1::RX_TOUT_FLOW_DIS_R","esp32c2::uart0::conf1::RX_FLOW_EN_R","esp32c2::uart0::conf1::RX_TOUT_EN_R","esp32c2::uart0::flow_conf::SW_FLOW_CON_EN_R","esp32c2::uart0::flow_conf::XONOFF_DEL_R","esp32c2::uart0::flow_conf::FORCE_XON_R","esp32c2::uart0::flow_conf::FORCE_XOFF_R","esp32c2::uart0::flow_conf::SEND_XON_R","esp32c2::uart0::flow_conf::SEND_XOFF_R","esp32c2::uart0::rs485_conf::RS485_EN_R","esp32c2::uart0::rs485_conf::DL0_EN_R","esp32c2::uart0::rs485_conf::DL1_EN_R","esp32c2::uart0::rs485_conf::RS485TX_RX_EN_R","esp32c2::uart0::rs485_conf::RS485RXBY_TX_EN_R","esp32c2::uart0::rs485_conf::RS485_RX_DLY_NUM_R","esp32c2::uart0::mem_conf::MEM_FORCE_PD_R","esp32c2::uart0::mem_conf::MEM_FORCE_PU_R","esp32c2::uart0::clk_conf::SCLK_EN_R","esp32c2::uart0::clk_conf::RST_CORE_R","esp32c2::uart0::clk_conf::TX_SCLK_EN_R","esp32c2::uart0::clk_conf::RX_SCLK_EN_R","esp32c2::uart0::clk_conf::TX_RST_CORE_R","esp32c2::uart0::clk_conf::RX_RST_CORE_R","esp32c2::uart0::id::HIGH_SPEED_R","esp32c2::uart0::id::REG_UPDATE_R","esp32c2::xts_aes::linesize::LINESIZE_R","esp32c2::xts_aes::destination::DESTINATION_R"],["<details class=\"toggle implementors-toggle\" open><summary><section id=\"impl-PartialEq%3CFI%3E-for-BitReader%3CFI%3E\" class=\"impl\"><a class=\"src rightside\" href=\"src/esp32c2/generic.rs.html#287-296\">source</a><a href=\"#impl-PartialEq%3CFI%3E-for-BitReader%3CFI%3E\" class=\"anchor\">ยง</a><h3 class=\"code-header\">impl&lt;FI&gt; PartialEq&lt;FI&gt; for <a class=\"type\" href=\"esp32c2/generic/type.BitReader.html\" title=\"type esp32c2::generic::BitReader\">BitReader</a>&lt;FI&gt;<div class=\"where\">where\n    FI: Copy,\n    bool: From&lt;FI&gt;,</div></h3></section></summary><div class=\"impl-items\"><details class=\"toggle method-toggle\" open><summary><section id=\"method.eq\" class=\"method trait-impl\"><a class=\"src rightside\" href=\"src/esp32c2/generic.rs.html#293-295\">source</a><a href=\"#method.eq\" class=\"anchor\">ยง</a><h4 class=\"code-header\">fn <a class=\"fn\">eq</a>(&amp;self, other: &amp;FI) -&gt; bool</h4></section></summary><div class='docblock'>This method tests for <code>self</code> and <code>other</code> values to be equal, and is used\nby <code>==</code>.</div></details><details class=\"toggle method-toggle\" open><summary><section id=\"method.ne\" class=\"method trait-impl\"><span class=\"since rightside\" title=\"Stable since Rust version 1.0.0\">1.0.0</span><a href=\"#method.ne\" class=\"anchor\">ยง</a><h4 class=\"code-header\">fn <a class=\"fn\">ne</a>(&amp;self, other: &amp;Rhs) -&gt; bool</h4></section></summary><div class='docblock'>This method tests for <code>!=</code>. The default implementation is almost always\nsufficient, and should not be overridden without very good reason.</div></details></div></details>","PartialEq<FI>","esp32c2::apb_ctrl::sysclk_conf::CLK_320M_EN_R","esp32c2::apb_ctrl::sysclk_conf::CLK_EN_R","esp32c2::apb_ctrl::sysclk_conf::RST_TICK_CNT_R","esp32c2::apb_ctrl::tick_conf::TICK_ENABLE_R","esp32c2::apb_ctrl::clk_out_en::CLK20_OEN_R","esp32c2::apb_ctrl::clk_out_en::CLK22_OEN_R","esp32c2::apb_ctrl::clk_out_en::CLK44_OEN_R","esp32c2::apb_ctrl::clk_out_en::CLK_BB_OEN_R","esp32c2::apb_ctrl::clk_out_en::CLK80_OEN_R","esp32c2::apb_ctrl::clk_out_en::CLK160_OEN_R","esp32c2::apb_ctrl::clk_out_en::CLK_320M_OEN_R","esp32c2::apb_ctrl::clk_out_en::CLK_ADC_INF_OEN_R","esp32c2::apb_ctrl::clk_out_en::CLK_DAC_CPU_OEN_R","esp32c2::apb_ctrl::clk_out_en::CLK40X_BB_OEN_R","esp32c2::apb_ctrl::clk_out_en::CLK_XTAL_OEN_R","esp32c2::apb_ctrl::ext_mem_pms_lock::EXT_MEM_PMS_LOCK_R","esp32c2::apb_ctrl::spi_mem_pms_ctrl::SPI_MEM_REJECT_INT_R","esp32c2::apb_ctrl::sdio_ctrl::SDIO_WIN_ACCESS_EN_R","esp32c2::apb_ctrl::redcy_sig0::REDCY_ANDOR_R","esp32c2::apb_ctrl::redcy_sig1::REDCY_NANDOR_R","esp32c2::apb_ctrl::front_end_mem_pd::AGC_MEM_FORCE_PU_R","esp32c2::apb_ctrl::front_end_mem_pd::AGC_MEM_FORCE_PD_R","esp32c2::apb_ctrl::front_end_mem_pd::PBUS_MEM_FORCE_PU_R","esp32c2::apb_ctrl::front_end_mem_pd::PBUS_MEM_FORCE_PD_R","esp32c2::apb_ctrl::front_end_mem_pd::DC_MEM_FORCE_PU_R","esp32c2::apb_ctrl::front_end_mem_pd::DC_MEM_FORCE_PD_R","esp32c2::apb_ctrl::front_end_mem_pd::FREQ_MEM_FORCE_PU_R","esp32c2::apb_ctrl::front_end_mem_pd::FREQ_MEM_FORCE_PD_R","esp32c2::apb_ctrl::retention_ctrl::NOBYPASS_CPU_ISO_RST_R","esp32c2::apb_ctrl::peri_backup_config::PERI_BACKUP_TO_MEM_R","esp32c2::apb_ctrl::peri_backup_config::PERI_BACKUP_ENA_R","esp32c2::apb_ctrl::peri_backup_int_raw::PERI_BACKUP_DONE_INT_RAW_R","esp32c2::apb_ctrl::peri_backup_int_raw::PERI_BACKUP_ERR_INT_RAW_R","esp32c2::apb_ctrl::peri_backup_int_st::PERI_BACKUP_DONE_INT_ST_R","esp32c2::apb_ctrl::peri_backup_int_st::PERI_BACKUP_ERR_INT_ST_R","esp32c2::apb_ctrl::peri_backup_int_ena::PERI_BACKUP_DONE_INT_ENA_R","esp32c2::apb_ctrl::peri_backup_int_ena::PERI_BACKUP_ERR_INT_ENA_R","esp32c2::apb_saradc::ctrl::SARADC_START_FORCE_R","esp32c2::apb_saradc::ctrl::SARADC_START_R","esp32c2::apb_saradc::ctrl::SARADC_SAR_CLK_GATED_R","esp32c2::apb_saradc::ctrl::SARADC_SAR_PATT_P_CLEAR_R","esp32c2::apb_saradc::ctrl2::SARADC_MEAS_NUM_LIMIT_R","esp32c2::apb_saradc::ctrl2::SARADC_SAR1_INV_R","esp32c2::apb_saradc::ctrl2::SARADC_SAR2_INV_R","esp32c2::apb_saradc::ctrl2::SARADC_TIMER_EN_R","esp32c2::apb_saradc::onetime_sample::SARADC_ONETIME_START_R","esp32c2::apb_saradc::onetime_sample::SARADC2_ONETIME_SAMPLE_R","esp32c2::apb_saradc::onetime_sample::SARADC1_ONETIME_SAMPLE_R","esp32c2::apb_saradc::apb_adc_arb_ctrl::ADC_ARB_APB_FORCE_R","esp32c2::apb_saradc::apb_adc_arb_ctrl::ADC_ARB_RTC_FORCE_R","esp32c2::apb_saradc::apb_adc_arb_ctrl::ADC_ARB_WIFI_FORCE_R","esp32c2::apb_saradc::apb_adc_arb_ctrl::ADC_ARB_GRANT_FORCE_R","esp32c2::apb_saradc::apb_adc_arb_ctrl::ADC_ARB_FIX_PRIORITY_R","esp32c2::apb_saradc::filter_ctrl0::FILTER_RESET_R","esp32c2::apb_saradc::thres_ctrl::THRES_ALL_EN_R","esp32c2::apb_saradc::thres_ctrl::THRES3_EN_R","esp32c2::apb_saradc::thres_ctrl::THRES2_EN_R","esp32c2::apb_saradc::thres_ctrl::THRES1_EN_R","esp32c2::apb_saradc::thres_ctrl::THRES0_EN_R","esp32c2::apb_saradc::int_ena::THRES1_LOW_INT_ENA_R","esp32c2::apb_saradc::int_ena::THRES0_LOW_INT_ENA_R","esp32c2::apb_saradc::int_ena::THRES1_HIGH_INT_ENA_R","esp32c2::apb_saradc::int_ena::THRES0_HIGH_INT_ENA_R","esp32c2::apb_saradc::int_ena::APB_SARADC2_DONE_INT_ENA_R","esp32c2::apb_saradc::int_ena::APB_SARADC1_DONE_INT_ENA_R","esp32c2::apb_saradc::int_raw::THRES1_LOW_INT_RAW_R","esp32c2::apb_saradc::int_raw::THRES0_LOW_INT_RAW_R","esp32c2::apb_saradc::int_raw::THRES1_HIGH_INT_RAW_R","esp32c2::apb_saradc::int_raw::THRES0_HIGH_INT_RAW_R","esp32c2::apb_saradc::int_raw::APB_SARADC2_DONE_INT_RAW_R","esp32c2::apb_saradc::int_raw::APB_SARADC1_DONE_INT_RAW_R","esp32c2::apb_saradc::int_st::THRES1_LOW_INT_ST_R","esp32c2::apb_saradc::int_st::THRES0_LOW_INT_ST_R","esp32c2::apb_saradc::int_st::THRES1_HIGH_INT_ST_R","esp32c2::apb_saradc::int_st::THRES0_HIGH_INT_ST_R","esp32c2::apb_saradc::int_st::APB_SARADC2_DONE_INT_ST_R","esp32c2::apb_saradc::int_st::APB_SARADC1_DONE_INT_ST_R","esp32c2::apb_saradc::dma_conf::APB_ADC_RESET_FSM_R","esp32c2::apb_saradc::dma_conf::APB_ADC_TRANS_R","esp32c2::apb_saradc::apb_adc_clkm_conf::CLK_EN_R","esp32c2::apb_saradc::apb_tsens_ctrl::REG_TSENS_IN_INV_R","esp32c2::apb_saradc::apb_tsens_ctrl::REG_TSENS_PU_R","esp32c2::apb_saradc::apb_tsens_ctrl2::REG_TSENS_CLK_INV_R","esp32c2::apb_saradc::apb_tsens_ctrl2::TSENS_CLK_SEL_R","esp32c2::assist_debug::core_0_montr_ena::CORE_0_SP_SPILL_MIN_ENA_R","esp32c2::assist_debug::core_0_montr_ena::CORE_0_SP_SPILL_MAX_ENA_R","esp32c2::assist_debug::core_0_intr_raw::CORE_0_SP_SPILL_MIN_RAW_R","esp32c2::assist_debug::core_0_intr_raw::CORE_0_SP_SPILL_MAX_RAW_R","esp32c2::assist_debug::core_0_intr_ena::CORE_0_SP_SPILL_MIN_INTR_ENA_R","esp32c2::assist_debug::core_0_intr_ena::CORE_0_SP_SPILL_MAX_INTR_ENA_R","esp32c2::assist_debug::core_0_rcd_en::CORE_0_RCD_RECORDEN_R","esp32c2::assist_debug::core_0_rcd_en::CORE_0_RCD_PDEBUGEN_R","esp32c2::assist_debug::core_0_debug_mode::CORE_0_DEBUG_MODE_R","esp32c2::assist_debug::core_0_debug_mode::CORE_0_DEBUG_MODULE_ACTIVE_R","esp32c2::assist_debug::clock_gate::CLK_EN_R","esp32c2::bb::bbpd_ctrl::DC_EST_FORCE_PD_R","esp32c2::bb::bbpd_ctrl::DC_EST_FORCE_PU_R","esp32c2::bb::bbpd_ctrl::FFT_FORCE_PD_R","esp32c2::bb::bbpd_ctrl::FFT_FORCE_PU_R","esp32c2::dma::int_raw_ch::IN_DONE_R","esp32c2::dma::int_raw_ch::IN_SUC_EOF_R","esp32c2::dma::int_raw_ch::IN_ERR_EOF_R","esp32c2::dma::int_raw_ch::OUT_DONE_R","esp32c2::dma::int_raw_ch::OUT_EOF_R","esp32c2::dma::int_raw_ch::IN_DSCR_ERR_R","esp32c2::dma::int_raw_ch::OUT_DSCR_ERR_R","esp32c2::dma::int_raw_ch::IN_DSCR_EMPTY_R","esp32c2::dma::int_raw_ch::OUT_TOTAL_EOF_R","esp32c2::dma::int_raw_ch::INFIFO_OVF_R","esp32c2::dma::int_raw_ch::INFIFO_UDF_R","esp32c2::dma::int_raw_ch::OUTFIFO_OVF_R","esp32c2::dma::int_raw_ch::OUTFIFO_UDF_R","esp32c2::dma::int_st_ch0::IN_DONE_R","esp32c2::dma::int_st_ch0::IN_SUC_EOF_R","esp32c2::dma::int_st_ch0::IN_ERR_EOF_R","esp32c2::dma::int_st_ch0::OUT_DONE_R","esp32c2::dma::int_st_ch0::OUT_EOF_R","esp32c2::dma::int_st_ch0::IN_DSCR_ERR_R","esp32c2::dma::int_st_ch0::OUT_DSCR_ERR_R","esp32c2::dma::int_st_ch0::IN_DSCR_EMPTY_R","esp32c2::dma::int_st_ch0::OUT_TOTAL_EOF_R","esp32c2::dma::int_st_ch0::INFIFO_OVF_R","esp32c2::dma::int_st_ch0::INFIFO_UDF_R","esp32c2::dma::int_st_ch0::OUTFIFO_OVF_R","esp32c2::dma::int_st_ch0::OUTFIFO_UDF_R","esp32c2::dma::int_ena_ch::IN_DONE_R","esp32c2::dma::int_ena_ch::IN_SUC_EOF_R","esp32c2::dma::int_ena_ch::IN_ERR_EOF_R","esp32c2::dma::int_ena_ch::OUT_DONE_R","esp32c2::dma::int_ena_ch::OUT_EOF_R","esp32c2::dma::int_ena_ch::IN_DSCR_ERR_R","esp32c2::dma::int_ena_ch::OUT_DSCR_ERR_R","esp32c2::dma::int_ena_ch::IN_DSCR_EMPTY_R","esp32c2::dma::int_ena_ch::OUT_TOTAL_EOF_R","esp32c2::dma::int_ena_ch::INFIFO_OVF_R","esp32c2::dma::int_ena_ch::INFIFO_UDF_R","esp32c2::dma::int_ena_ch::OUTFIFO_OVF_R","esp32c2::dma::int_ena_ch::OUTFIFO_UDF_R","esp32c2::dma::misc_conf::AHBM_RST_INTER_R","esp32c2::dma::misc_conf::ARB_PRI_DIS_R","esp32c2::dma::misc_conf::CLK_EN_R","esp32c2::dma::in_conf0_ch::IN_RST_R","esp32c2::dma::in_conf0_ch::IN_LOOP_TEST_R","esp32c2::dma::in_conf0_ch::INDSCR_BURST_EN_R","esp32c2::dma::in_conf0_ch::IN_DATA_BURST_EN_R","esp32c2::dma::in_conf0_ch::MEM_TRANS_EN_R","esp32c2::dma::in_conf1_ch0::IN_CHECK_OWNER_R","esp32c2::dma::infifo_status_ch0::INFIFO_FULL_R","esp32c2::dma::infifo_status_ch0::INFIFO_EMPTY_R","esp32c2::dma::infifo_status_ch0::IN_REMAIN_UNDER_1B_R","esp32c2::dma::infifo_status_ch0::IN_REMAIN_UNDER_2B_R","esp32c2::dma::infifo_status_ch0::IN_REMAIN_UNDER_3B_R","esp32c2::dma::infifo_status_ch0::IN_REMAIN_UNDER_4B_R","esp32c2::dma::infifo_status_ch0::IN_BUF_HUNGRY_R","esp32c2::dma::in_pop_ch0::INFIFO_POP_R","esp32c2::dma::in_link_ch::INLINK_AUTO_RET_R","esp32c2::dma::in_link_ch::INLINK_STOP_R","esp32c2::dma::in_link_ch::INLINK_START_R","esp32c2::dma::in_link_ch::INLINK_RESTART_R","esp32c2::dma::in_link_ch::INLINK_PARK_R","esp32c2::dma::out_conf0_ch::OUT_RST_R","esp32c2::dma::out_conf0_ch::OUT_LOOP_TEST_R","esp32c2::dma::out_conf0_ch::OUT_AUTO_WRBACK_R","esp32c2::dma::out_conf0_ch::OUT_EOF_MODE_R","esp32c2::dma::out_conf0_ch::OUTDSCR_BURST_EN_R","esp32c2::dma::out_conf0_ch::OUT_DATA_BURST_EN_R","esp32c2::dma::out_conf1_ch::OUT_CHECK_OWNER_R","esp32c2::dma::outfifo_status_ch0::OUTFIFO_FULL_R","esp32c2::dma::outfifo_status_ch0::OUTFIFO_EMPTY_R","esp32c2::dma::outfifo_status_ch0::OUT_REMAIN_UNDER_1B_R","esp32c2::dma::outfifo_status_ch0::OUT_REMAIN_UNDER_2B_R","esp32c2::dma::outfifo_status_ch0::OUT_REMAIN_UNDER_3B_R","esp32c2::dma::outfifo_status_ch0::OUT_REMAIN_UNDER_4B_R","esp32c2::dma::out_push_ch0::OUTFIFO_PUSH_R","esp32c2::dma::out_link_ch::OUTLINK_STOP_R","esp32c2::dma::out_link_ch::OUTLINK_START_R","esp32c2::dma::out_link_ch::OUTLINK_RESTART_R","esp32c2::dma::out_link_ch::OUTLINK_PARK_R","esp32c2::ecc::mult_int_raw::CALC_DONE_INT_RAW_R","esp32c2::ecc::mult_int_st::CALC_DONE_INT_ST_R","esp32c2::ecc::mult_int_ena::CALC_DONE_INT_ENA_R","esp32c2::ecc::mult_conf::START_R","esp32c2::ecc::mult_conf::KEY_LENGTH_R","esp32c2::ecc::mult_conf::SECURITY_MODE_R","esp32c2::ecc::mult_conf::CLK_EN_R","esp32c2::ecc::mult_conf::VERIFICATION_RESULT_R","esp32c2::efuse::rd_repeat_data0::DIS_PAD_JTAG_R","esp32c2::efuse::rd_repeat_data0::DIS_DOWNLOAD_ICACHE_R","esp32c2::efuse::rd_repeat_data0::DIS_DOWNLOAD_MANUAL_ENCRYPT_R","esp32c2::efuse::rd_repeat_data0::XTS_KEY_LENGTH_256_R","esp32c2::efuse::rd_repeat_data0::FORCE_SEND_RESUME_R","esp32c2::efuse::rd_repeat_data0::DIS_DOWNLOAD_MODE_R","esp32c2::efuse::rd_repeat_data0::DIS_DIRECT_BOOT_R","esp32c2::efuse::rd_repeat_data0::ENABLE_SECURITY_DOWNLOAD_R","esp32c2::efuse::rd_repeat_data0::SECURE_BOOT_EN_R","esp32c2::efuse::rd_repeat_err::DIS_PAD_JTAG_ERR_R","esp32c2::efuse::rd_repeat_err::DIS_DOWNLOAD_ICACHE_ERR_R","esp32c2::efuse::rd_repeat_err::DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR_R","esp32c2::efuse::rd_repeat_err::XTS_KEY_LENGTH_256_ERR_R","esp32c2::efuse::rd_repeat_err::FORCE_SEND_RESUME_ERR_R","esp32c2::efuse::rd_repeat_err::DIS_DOWNLOAD_MODE_ERR_R","esp32c2::efuse::rd_repeat_err::DIS_DIRECT_BOOT_ERR_R","esp32c2::efuse::rd_repeat_err::ENABLE_SECURITY_DOWNLOAD_ERR_R","esp32c2::efuse::rd_repeat_err::SECURE_BOOT_EN_ERR_R","esp32c2::efuse::rd_rs_err::BLK1_FAIL_R","esp32c2::efuse::rd_rs_err::BLK2_FAIL_R","esp32c2::efuse::rd_rs_err::BLK3_FAIL_R","esp32c2::efuse::clk::EFUSE_MEM_FORCE_PD_R","esp32c2::efuse::clk::MEM_CLK_FORCE_ON_R","esp32c2::efuse::clk::EFUSE_MEM_FORCE_PU_R","esp32c2::efuse::clk::EN_R","esp32c2::efuse::status::OTP_LOAD_SW_R","esp32c2::efuse::status::OTP_VDDQ_C_SYNC2_R","esp32c2::efuse::status::OTP_STROBE_SW_R","esp32c2::efuse::status::OTP_CSB_SW_R","esp32c2::efuse::status::OTP_PGENB_SW_R","esp32c2::efuse::status::OTP_VDDQ_IS_SW_R","esp32c2::efuse::cmd::READ_CMD_R","esp32c2::efuse::cmd::PGM_CMD_R","esp32c2::efuse::int_raw::READ_DONE_INT_RAW_R","esp32c2::efuse::int_raw::PGM_DONE_INT_RAW_R","esp32c2::efuse::int_st::READ_DONE_INT_ST_R","esp32c2::efuse::int_st::PGM_DONE_INT_ST_R","esp32c2::efuse::int_ena::READ_DONE_INT_ENA_R","esp32c2::efuse::int_ena::PGM_DONE_INT_ENA_R","esp32c2::efuse::dac_conf::DAC_CLK_PAD_SEL_R","esp32c2::efuse::dac_conf::OE_CLR_R","esp32c2::extmem::icache_ctrl::ICACHE_ENABLE_R","esp32c2::extmem::icache_ctrl1::ICACHE_SHUT_IBUS_R","esp32c2::extmem::icache_ctrl1::ICACHE_SHUT_DBUS_R","esp32c2::extmem::icache_tag_power_ctrl::ICACHE_TAG_MEM_FORCE_ON_R","esp32c2::extmem::icache_tag_power_ctrl::ICACHE_TAG_MEM_FORCE_PD_R","esp32c2::extmem::icache_tag_power_ctrl::ICACHE_TAG_MEM_FORCE_PU_R","esp32c2::extmem::icache_sync_ctrl::ICACHE_INVALIDATE_ENA_R","esp32c2::extmem::icache_sync_ctrl::ICACHE_SYNC_DONE_R","esp32c2::extmem::cache_ilg_int_ena::ICACHE_SYNC_OP_FAULT_INT_ENA_R","esp32c2::extmem::cache_ilg_int_ena::ICACHE_PRELOAD_OP_FAULT_INT_ENA_R","esp32c2::extmem::cache_ilg_int_ena::MMU_ENTRY_FAULT_INT_ENA_R","esp32c2::extmem::cache_ilg_int_ena::IBUS_CNT_OVF_INT_ENA_R","esp32c2::extmem::cache_ilg_int_ena::DBUS_CNT_OVF_INT_ENA_R","esp32c2::extmem::cache_ilg_int_st::ICACHE_SYNC_OP_FAULT_ST_R","esp32c2::extmem::cache_ilg_int_st::ICACHE_PRELOAD_OP_FAULT_ST_R","esp32c2::extmem::cache_ilg_int_st::MMU_ENTRY_FAULT_ST_R","esp32c2::extmem::cache_ilg_int_st::IBUS_ACS_CNT_OVF_ST_R","esp32c2::extmem::cache_ilg_int_st::IBUS_ACS_MISS_CNT_OVF_ST_R","esp32c2::extmem::cache_ilg_int_st::DBUS_ACS_CNT_OVF_ST_R","esp32c2::extmem::cache_ilg_int_st::DBUS_ACS_FLASH_MISS_CNT_OVF_ST_R","esp32c2::extmem::core0_acs_cache_int_ena::CORE0_IBUS_ACS_MSK_IC_INT_ENA_R","esp32c2::extmem::core0_acs_cache_int_ena::CORE0_IBUS_WR_IC_INT_ENA_R","esp32c2::extmem::core0_acs_cache_int_ena::CORE0_IBUS_REJECT_INT_ENA_R","esp32c2::extmem::core0_acs_cache_int_ena::CORE0_DBUS_ACS_MSK_IC_INT_ENA_R","esp32c2::extmem::core0_acs_cache_int_ena::CORE0_DBUS_REJECT_INT_ENA_R","esp32c2::extmem::core0_acs_cache_int_ena::CORE0_DBUS_WR_IC_INT_ENA_R","esp32c2::extmem::core0_acs_cache_int_st::CORE0_IBUS_ACS_MSK_ICACHE_ST_R","esp32c2::extmem::core0_acs_cache_int_st::CORE0_IBUS_WR_ICACHE_ST_R","esp32c2::extmem::core0_acs_cache_int_st::CORE0_IBUS_REJECT_ST_R","esp32c2::extmem::core0_acs_cache_int_st::CORE0_DBUS_ACS_MSK_ICACHE_ST_R","esp32c2::extmem::core0_acs_cache_int_st::CORE0_DBUS_REJECT_ST_R","esp32c2::extmem::core0_acs_cache_int_st::CORE0_DBUS_WR_ICACHE_ST_R","esp32c2::extmem::core0_dbus_reject_st::CORE0_DBUS_WORLD_R","esp32c2::extmem::core0_ibus_reject_st::CORE0_IBUS_WORLD_R","esp32c2::extmem::cache_wrap_around_ctrl::CACHE_FLASH_WRAP_AROUND_R","esp32c2::extmem::cache_mmu_power_ctrl::CACHE_MMU_MEM_FORCE_ON_R","esp32c2::extmem::cache_mmu_power_ctrl::CACHE_MMU_MEM_FORCE_PD_R","esp32c2::extmem::cache_mmu_power_ctrl::CACHE_MMU_MEM_FORCE_PU_R","esp32c2::extmem::cache_encrypt_decrypt_record_disable::RECORD_DISABLE_DB_ENCRYPT_R","esp32c2::extmem::cache_encrypt_decrypt_record_disable::RECORD_DISABLE_G0CB_DECRYPT_R","esp32c2::extmem::cache_encrypt_decrypt_clk_force_on::CLK_FORCE_ON_MANUAL_CRYPT_R","esp32c2::extmem::cache_encrypt_decrypt_clk_force_on::CLK_FORCE_ON_AUTO_CRYPT_R","esp32c2::extmem::cache_encrypt_decrypt_clk_force_on::CLK_FORCE_ON_CRYPT_R","esp32c2::extmem::cache_preload_int_ctrl::ICACHE_PRELOAD_INT_ST_R","esp32c2::extmem::cache_preload_int_ctrl::ICACHE_PRELOAD_INT_ENA_R","esp32c2::extmem::cache_sync_int_ctrl::ICACHE_SYNC_INT_ST_R","esp32c2::extmem::cache_sync_int_ctrl::ICACHE_SYNC_INT_ENA_R","esp32c2::extmem::cache_conf_misc::CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT_R","esp32c2::extmem::cache_conf_misc::CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT_R","esp32c2::extmem::cache_conf_misc::CACHE_TRACE_ENA_R","esp32c2::extmem::icache_freeze::ENA_R","esp32c2::extmem::icache_freeze::MODE_R","esp32c2::extmem::icache_freeze::DONE_R","esp32c2::extmem::icache_atomic_operate_ena::ICACHE_ATOMIC_OPERATE_ENA_R","esp32c2::extmem::cache_request::BYPASS_R","esp32c2::extmem::clock_gate::CLK_EN_R","esp32c2::gpio::pin::PAD_DRIVER_R","esp32c2::gpio::pin::WAKEUP_ENABLE_R","esp32c2::gpio::func_in_sel_cfg::IN_INV_SEL_R","esp32c2::gpio::func_in_sel_cfg::SEL_R","esp32c2::gpio::func_out_sel_cfg::INV_SEL_R","esp32c2::gpio::func_out_sel_cfg::OEN_SEL_R","esp32c2::gpio::func_out_sel_cfg::OEN_INV_SEL_R","esp32c2::gpio::clock_gate::CLK_EN_R","esp32c2::i2c0::ctr::SDA_FORCE_OUT_R","esp32c2::i2c0::ctr::SCL_FORCE_OUT_R","esp32c2::i2c0::ctr::SAMPLE_SCL_LEVEL_R","esp32c2::i2c0::ctr::RX_FULL_ACK_LEVEL_R","esp32c2::i2c0::ctr::MS_MODE_R","esp32c2::i2c0::ctr::TX_LSB_FIRST_R","esp32c2::i2c0::ctr::RX_LSB_FIRST_R","esp32c2::i2c0::ctr::CLK_EN_R","esp32c2::i2c0::ctr::ARBITRATION_EN_R","esp32c2::i2c0::ctr::SLV_TX_AUTO_START_EN_R","esp32c2::i2c0::sr::RESP_REC_R","esp32c2::i2c0::sr::ARB_LOST_R","esp32c2::i2c0::sr::BUS_BUSY_R","esp32c2::i2c0::to::TIME_OUT_EN_R","esp32c2::i2c0::fifo_conf::NONFIFO_EN_R","esp32c2::i2c0::fifo_conf::RX_FIFO_RST_R","esp32c2::i2c0::fifo_conf::TX_FIFO_RST_R","esp32c2::i2c0::fifo_conf::FIFO_PRT_EN_R","esp32c2::i2c0::int_raw::RXFIFO_WM_INT_RAW_R","esp32c2::i2c0::int_raw::TXFIFO_WM_INT_RAW_R","esp32c2::i2c0::int_raw::RXFIFO_OVF_INT_RAW_R","esp32c2::i2c0::int_raw::END_DETECT_INT_RAW_R","esp32c2::i2c0::int_raw::BYTE_TRANS_DONE_INT_RAW_R","esp32c2::i2c0::int_raw::ARBITRATION_LOST_INT_RAW_R","esp32c2::i2c0::int_raw::MST_TXFIFO_UDF_INT_RAW_R","esp32c2::i2c0::int_raw::TRANS_COMPLETE_INT_RAW_R","esp32c2::i2c0::int_raw::TIME_OUT_INT_RAW_R","esp32c2::i2c0::int_raw::TRANS_START_INT_RAW_R","esp32c2::i2c0::int_raw::NACK_INT_RAW_R","esp32c2::i2c0::int_raw::TXFIFO_OVF_INT_RAW_R","esp32c2::i2c0::int_raw::RXFIFO_UDF_INT_RAW_R","esp32c2::i2c0::int_raw::SCL_ST_TO_INT_RAW_R","esp32c2::i2c0::int_raw::SCL_MAIN_ST_TO_INT_RAW_R","esp32c2::i2c0::int_raw::DET_START_INT_RAW_R","esp32c2::i2c0::int_ena::RXFIFO_WM_INT_ENA_R","esp32c2::i2c0::int_ena::TXFIFO_WM_INT_ENA_R","esp32c2::i2c0::int_ena::RXFIFO_OVF_INT_ENA_R","esp32c2::i2c0::int_ena::END_DETECT_INT_ENA_R","esp32c2::i2c0::int_ena::BYTE_TRANS_DONE_INT_ENA_R","esp32c2::i2c0::int_ena::ARBITRATION_LOST_INT_ENA_R","esp32c2::i2c0::int_ena::MST_TXFIFO_UDF_INT_ENA_R","esp32c2::i2c0::int_ena::TRANS_COMPLETE_INT_ENA_R","esp32c2::i2c0::int_ena::TIME_OUT_INT_ENA_R","esp32c2::i2c0::int_ena::TRANS_START_INT_ENA_R","esp32c2::i2c0::int_ena::NACK_INT_ENA_R","esp32c2::i2c0::int_ena::TXFIFO_OVF_INT_ENA_R","esp32c2::i2c0::int_ena::RXFIFO_UDF_INT_ENA_R","esp32c2::i2c0::int_ena::SCL_ST_TO_INT_ENA_R","esp32c2::i2c0::int_ena::SCL_MAIN_ST_TO_INT_ENA_R","esp32c2::i2c0::int_ena::DET_START_INT_ENA_R","esp32c2::i2c0::int_status::RXFIFO_WM_INT_ST_R","esp32c2::i2c0::int_status::TXFIFO_WM_INT_ST_R","esp32c2::i2c0::int_status::RXFIFO_OVF_INT_ST_R","esp32c2::i2c0::int_status::END_DETECT_INT_ST_R","esp32c2::i2c0::int_status::BYTE_TRANS_DONE_INT_ST_R","esp32c2::i2c0::int_status::ARBITRATION_LOST_INT_ST_R","esp32c2::i2c0::int_status::MST_TXFIFO_UDF_INT_ST_R","esp32c2::i2c0::int_status::TRANS_COMPLETE_INT_ST_R","esp32c2::i2c0::int_status::TIME_OUT_INT_ST_R","esp32c2::i2c0::int_status::TRANS_START_INT_ST_R","esp32c2::i2c0::int_status::NACK_INT_ST_R","esp32c2::i2c0::int_status::TXFIFO_OVF_INT_ST_R","esp32c2::i2c0::int_status::RXFIFO_UDF_INT_ST_R","esp32c2::i2c0::int_status::SCL_ST_TO_INT_ST_R","esp32c2::i2c0::int_status::SCL_MAIN_ST_TO_INT_ST_R","esp32c2::i2c0::int_status::DET_START_INT_ST_R","esp32c2::i2c0::filter_cfg::SCL_FILTER_EN_R","esp32c2::i2c0::filter_cfg::SDA_FILTER_EN_R","esp32c2::i2c0::clk_conf::SCLK_SEL_R","esp32c2::i2c0::clk_conf::SCLK_ACTIVE_R","esp32c2::i2c0::comd::COMMAND_DONE_R","esp32c2::i2c0::scl_sp_conf::SCL_RST_SLV_EN_R","esp32c2::i2c0::scl_sp_conf::SCL_PD_EN_R","esp32c2::i2c0::scl_sp_conf::SDA_PD_EN_R","esp32c2::interrupt_core0::clock_gate::REG_CLK_EN_R","esp32c2::io_mux::gpio::MCU_OE_R","esp32c2::io_mux::gpio::SLP_SEL_R","esp32c2::io_mux::gpio::MCU_WPD_R","esp32c2::io_mux::gpio::MCU_WPU_R","esp32c2::io_mux::gpio::MCU_IE_R","esp32c2::io_mux::gpio::FUN_WPD_R","esp32c2::io_mux::gpio::FUN_WPU_R","esp32c2::io_mux::gpio::FUN_IE_R","esp32c2::io_mux::gpio::FILTER_EN_R","esp32c2::ledc::ch_conf0::SIG_OUT_EN_R","esp32c2::ledc::ch_conf0::IDLE_LV_R","esp32c2::ledc::ch_conf0::OVF_CNT_EN_R","esp32c2::ledc::ch_conf1::DUTY_INC_R","esp32c2::ledc::ch_conf1::DUTY_START_R","esp32c2::ledc::timer_conf::PAUSE_R","esp32c2::ledc::timer_conf::RST_R","esp32c2::ledc::timer_conf::TICK_SEL_R","esp32c2::ledc::int_raw::OVF_INT_RAW_R","esp32c2::ledc::int_raw::TIMER1_OVF_INT_RAW_R","esp32c2::ledc::int_raw::TIMER2_OVF_INT_RAW_R","esp32c2::ledc::int_raw::TIMER3_OVF_INT_RAW_R","esp32c2::ledc::int_raw::DUTY_CHNG_END_CH0_INT_RAW_R","esp32c2::ledc::int_raw::DUTY_CHNG_END_CH1_INT_RAW_R","esp32c2::ledc::int_raw::DUTY_CHNG_END_CH2_INT_RAW_R","esp32c2::ledc::int_raw::DUTY_CHNG_END_CH3_INT_RAW_R","esp32c2::ledc::int_raw::DUTY_CHNG_END_CH4_INT_RAW_R","esp32c2::ledc::int_raw::DUTY_CHNG_END_CH5_INT_RAW_R","esp32c2::ledc::int_raw::OVF_CNT_CH0_INT_RAW_R","esp32c2::ledc::int_raw::OVF_CNT_CH1_INT_RAW_R","esp32c2::ledc::int_raw::OVF_CNT_CH2_INT_RAW_R","esp32c2::ledc::int_raw::OVF_CNT_CH3_INT_RAW_R","esp32c2::ledc::int_raw::OVF_CNT_CH4_INT_RAW_R","esp32c2::ledc::int_raw::OVF_CNT_CH5_INT_RAW_R","esp32c2::ledc::int_st::OVF_INT_ST_R","esp32c2::ledc::int_st::TIMER1_OVF_INT_ST_R","esp32c2::ledc::int_st::TIMER2_OVF_INT_ST_R","esp32c2::ledc::int_st::TIMER3_OVF_INT_ST_R","esp32c2::ledc::int_st::DUTY_CHNG_END_CH0_INT_ST_R","esp32c2::ledc::int_st::DUTY_CHNG_END_CH1_INT_ST_R","esp32c2::ledc::int_st::DUTY_CHNG_END_CH2_INT_ST_R","esp32c2::ledc::int_st::DUTY_CHNG_END_CH3_INT_ST_R","esp32c2::ledc::int_st::DUTY_CHNG_END_CH4_INT_ST_R","esp32c2::ledc::int_st::DUTY_CHNG_END_CH5_INT_ST_R","esp32c2::ledc::int_st::OVF_CNT_CH0_INT_ST_R","esp32c2::ledc::int_st::OVF_CNT_CH1_INT_ST_R","esp32c2::ledc::int_st::OVF_CNT_CH2_INT_ST_R","esp32c2::ledc::int_st::OVF_CNT_CH3_INT_ST_R","esp32c2::ledc::int_st::OVF_CNT_CH4_INT_ST_R","esp32c2::ledc::int_st::OVF_CNT_CH5_INT_ST_R","esp32c2::ledc::int_ena::OVF_INT_ENA_R","esp32c2::ledc::int_ena::TIMER1_OVF_INT_ENA_R","esp32c2::ledc::int_ena::TIMER2_OVF_INT_ENA_R","esp32c2::ledc::int_ena::TIMER3_OVF_INT_ENA_R","esp32c2::ledc::int_ena::DUTY_CHNG_END_CH0_INT_ENA_R","esp32c2::ledc::int_ena::DUTY_CHNG_END_CH1_INT_ENA_R","esp32c2::ledc::int_ena::DUTY_CHNG_END_CH2_INT_ENA_R","esp32c2::ledc::int_ena::DUTY_CHNG_END_CH3_INT_ENA_R","esp32c2::ledc::int_ena::DUTY_CHNG_END_CH4_INT_ENA_R","esp32c2::ledc::int_ena::DUTY_CHNG_END_CH5_INT_ENA_R","esp32c2::ledc::int_ena::OVF_CNT_CH0_INT_ENA_R","esp32c2::ledc::int_ena::OVF_CNT_CH1_INT_ENA_R","esp32c2::ledc::int_ena::OVF_CNT_CH2_INT_ENA_R","esp32c2::ledc::int_ena::OVF_CNT_CH3_INT_ENA_R","esp32c2::ledc::int_ena::OVF_CNT_CH4_INT_ENA_R","esp32c2::ledc::int_ena::OVF_CNT_CH5_INT_ENA_R","esp32c2::ledc::conf::CLK_EN_R","esp32c2::modem_clkrst::clk_conf::CLK_EN_R","esp32c2::modem_clkrst::modem_lp_timer_conf::LP_TIMER_SEL_RTC_SLOW_R","esp32c2::modem_clkrst::modem_lp_timer_conf::LP_TIMER_SEL_8M_R","esp32c2::modem_clkrst::modem_lp_timer_conf::LP_TIMER_SEL_XTAL_R","esp32c2::modem_clkrst::modem_lp_timer_conf::LP_TIMER_SEL_XTAL32K_R","esp32c2::modem_clkrst::coex_lp_clk_conf::COEX_LPCLK_SEL_RTC_SLOW_R","esp32c2::modem_clkrst::coex_lp_clk_conf::COEX_LPCLK_SEL_8M_R","esp32c2::modem_clkrst::coex_lp_clk_conf::COEX_LPCLK_SEL_XTAL_R","esp32c2::modem_clkrst::coex_lp_clk_conf::COEX_LPCLK_SEL_XTAL32K_R","esp32c2::modem_clkrst::ble_timer_clk_conf::BLETIMER_USE_XTAL_R","esp32c2::modem_clkrst::ble_timer_clk_conf::BLETIMER_CLK_IS_ACTIVE_R","esp32c2::modem_clkrst::etm_clk_conf::ETM_CLK_SEL_R","esp32c2::modem_clkrst::etm_clk_conf::ETM_CLK_ACTIVE_R","esp32c2::rtc_cntl::options0::SW_PROCPU_RST_R","esp32c2::rtc_cntl::options0::BB_I2C_FORCE_PD_R","esp32c2::rtc_cntl::options0::BB_I2C_FORCE_PU_R","esp32c2::rtc_cntl::options0::BBPLL_I2C_FORCE_PD_R","esp32c2::rtc_cntl::options0::BBPLL_I2C_FORCE_PU_R","esp32c2::rtc_cntl::options0::BBPLL_FORCE_PD_R","esp32c2::rtc_cntl::options0::BBPLL_FORCE_PU_R","esp32c2::rtc_cntl::options0::XTL_FORCE_PD_R","esp32c2::rtc_cntl::options0::XTL_FORCE_PU_R","esp32c2::rtc_cntl::options0::ANALOG_FORCE_ISO_R","esp32c2::rtc_cntl::options0::ANALOG_FORCE_NOISO_R","esp32c2::rtc_cntl::options0::DG_WRAP_FORCE_RST_R","esp32c2::rtc_cntl::options0::DG_WRAP_FORCE_NORST_R","esp32c2::rtc_cntl::options0::SW_SYS_RST_R","esp32c2::rtc_cntl::slp_timer1::MAIN_TIMER_ALARM_EN_R","esp32c2::rtc_cntl::time_update::TIMER_SYS_STALL_R","esp32c2::rtc_cntl::time_update::TIMER_XTL_OFF_R","esp32c2::rtc_cntl::time_update::TIMER_SYS_RST_R","esp32c2::rtc_cntl::time_update::TIME_UPDATE_R","esp32c2::rtc_cntl::state0::SW_CPU_INT_R","esp32c2::rtc_cntl::state0::SLP_REJECT_CAUSE_CLR_R","esp32c2::rtc_cntl::state0::APB2RTC_BRIDGE_SEL_R","esp32c2::rtc_cntl::state0::SDIO_ACTIVE_IND_R","esp32c2::rtc_cntl::state0::SLP_WAKEUP_R","esp32c2::rtc_cntl::state0::SLP_REJECT_R","esp32c2::rtc_cntl::state0::SLEEP_EN_R","esp32c2::rtc_cntl::timer1::CPU_STALL_EN_R","esp32c2::rtc_cntl::ana_conf::I2C_RESET_POR_FORCE_PD_R","esp32c2::rtc_cntl::ana_conf::I2C_RESET_POR_FORCE_PU_R","esp32c2::rtc_cntl::ana_conf::SAR_I2C_PU_R","esp32c2::rtc_cntl::ana_conf::PLLA_FORCE_PD_R","esp32c2::rtc_cntl::ana_conf::PLLA_FORCE_PU_R","esp32c2::rtc_cntl::ana_conf::BBPLL_CAL_SLP_START_R","esp32c2::rtc_cntl::ana_conf::TXRF_I2C_PU_R","esp32c2::rtc_cntl::ana_conf::RFRX_PBUS_PU_R","esp32c2::rtc_cntl::ana_conf::CKGEN_I2C_PU_R","esp32c2::rtc_cntl::ana_conf::PLL_I2C_PU_R","esp32c2::rtc_cntl::reset_state::STAT_VECTOR_SEL_PROCPU_R","esp32c2::rtc_cntl::reset_state::OCD_HALT_ON_RESET_PROCPU_R","esp32c2::rtc_cntl::reset_state::DRESET_MASK_PROCPU_R","esp32c2::rtc_cntl::int_ena_rtc::SLP_WAKEUP_INT_ENA_R","esp32c2::rtc_cntl::int_ena_rtc::SLP_REJECT_INT_ENA_R","esp32c2::rtc_cntl::int_ena_rtc::WDT_INT_ENA_R","esp32c2::rtc_cntl::int_ena_rtc::BROWN_OUT_INT_ENA_R","esp32c2::rtc_cntl::int_ena_rtc::MAIN_TIMER_INT_ENA_R","esp32c2::rtc_cntl::int_ena_rtc::SWD_INT_ENA_R","esp32c2::rtc_cntl::int_ena_rtc::BBPLL_CAL_INT_ENA_R","esp32c2::rtc_cntl::int_raw_rtc::SLP_WAKEUP_INT_RAW_R","esp32c2::rtc_cntl::int_raw_rtc::SLP_REJECT_INT_RAW_R","esp32c2::rtc_cntl::int_raw_rtc::WDT_INT_RAW_R","esp32c2::rtc_cntl::int_raw_rtc::BROWN_OUT_INT_RAW_R","esp32c2::rtc_cntl::int_raw_rtc::MAIN_TIMER_INT_RAW_R","esp32c2::rtc_cntl::int_raw_rtc::SWD_INT_RAW_R","esp32c2::rtc_cntl::int_raw_rtc::BBPLL_CAL_INT_RAW_R","esp32c2::rtc_cntl::int_st_rtc::SLP_WAKEUP_INT_ST_R","esp32c2::rtc_cntl::int_st_rtc::SLP_REJECT_INT_ST_R","esp32c2::rtc_cntl::int_st_rtc::WDT_INT_ST_R","esp32c2::rtc_cntl::int_st_rtc::BROWN_OUT_INT_ST_R","esp32c2::rtc_cntl::int_st_rtc::MAIN_TIMER_INT_ST_R","esp32c2::rtc_cntl::int_st_rtc::SWD_INT_ST_R","esp32c2::rtc_cntl::int_st_rtc::BBPLL_CAL_INT_ST_R","esp32c2::rtc_cntl::int_clr_rtc::SLP_WAKEUP_INT_CLR_R","esp32c2::rtc_cntl::int_clr_rtc::SLP_REJECT_INT_CLR_R","esp32c2::rtc_cntl::int_clr_rtc::WDT_INT_CLR_R","esp32c2::rtc_cntl::int_clr_rtc::BROWN_OUT_INT_CLR_R","esp32c2::rtc_cntl::int_clr_rtc::MAIN_TIMER_INT_CLR_R","esp32c2::rtc_cntl::int_clr_rtc::SWD_INT_CLR_R","esp32c2::rtc_cntl::int_clr_rtc::BBPLL_CAL_INT_CLR_R","esp32c2::rtc_cntl::ext_xtl_conf::XTL_EXT_CTR_LV_R","esp32c2::rtc_cntl::ext_xtl_conf::XTL_EXT_CTR_EN_R","esp32c2::rtc_cntl::ext_wakeup_conf::GPIO_WAKEUP_FILTER_R","esp32c2::rtc_cntl::slp_reject_conf::LIGHT_SLP_REJECT_EN_R","esp32c2::rtc_cntl::slp_reject_conf::DEEP_SLP_REJECT_EN_R","esp32c2::rtc_cntl::cpu_period_conf::CPUSEL_CONF_R","esp32c2::rtc_cntl::clk_conf::EFUSE_CLK_FORCE_GATING_R","esp32c2::rtc_cntl::clk_conf::EFUSE_CLK_FORCE_NOGATING_R","esp32c2::rtc_cntl::clk_conf::CK8M_DIV_SEL_VLD_R","esp32c2::rtc_cntl::clk_conf::ENB_CK8M_R","esp32c2::rtc_cntl::clk_conf::ENB_CK8M_DIV_R","esp32c2::rtc_cntl::clk_conf::DIG_XTAL32K_EN_R","esp32c2::rtc_cntl::clk_conf::DIG_CLK8M_D256_EN_R","esp32c2::rtc_cntl::clk_conf::DIG_CLK8M_EN_R","esp32c2::rtc_cntl::clk_conf::XTAL_FORCE_NOGATING_R","esp32c2::rtc_cntl::clk_conf::CK8M_FORCE_NOGATING_R","esp32c2::rtc_cntl::clk_conf::CK8M_FORCE_PD_R","esp32c2::rtc_cntl::clk_conf::CK8M_FORCE_PU_R","esp32c2::rtc_cntl::clk_conf::XTAL_GLOBAL_FORCE_GATING_R","esp32c2::rtc_cntl::clk_conf::XTAL_GLOBAL_FORCE_NOGATING_R","esp32c2::rtc_cntl::clk_conf::FAST_CLK_RTC_SEL_R","esp32c2::rtc_cntl::slow_clk_conf::ANA_CLK_DIV_VLD_R","esp32c2::rtc_cntl::slow_clk_conf::SLOW_CLK_NEXT_EDGE_R","esp32c2::rtc_cntl::bias_conf::DG_VDD_DRV_B_SLP_EN_R","esp32c2::rtc_cntl::bias_conf::BIAS_BUF_IDLE_R","esp32c2::rtc_cntl::bias_conf::BIAS_BUF_WAKE_R","esp32c2::rtc_cntl::bias_conf::BIAS_BUF_DEEP_SLP_R","esp32c2::rtc_cntl::bias_conf::BIAS_BUF_MONITOR_R","esp32c2::rtc_cntl::bias_conf::PD_CUR_DEEP_SLP_R","esp32c2::rtc_cntl::bias_conf::PD_CUR_MONITOR_R","esp32c2::rtc_cntl::bias_conf::BIAS_SLEEP_DEEP_SLP_R","esp32c2::rtc_cntl::bias_conf::BIAS_SLEEP_MONITOR_R","esp32c2::rtc_cntl::rtc_cntl::DIG_REG_CAL_EN_R","esp32c2::rtc_cntl::rtc_cntl::REGULATOR_FORCE_PD_R","esp32c2::rtc_cntl::rtc_cntl::REGULATOR_FORCE_PU_R","esp32c2::rtc_cntl::pwc::PAD_FORCE_HOLD_R","esp32c2::rtc_cntl::dig_pwc::VDD_SPI_PWR_FORCE_R","esp32c2::rtc_cntl::dig_pwc::VDD_SPI_PD_EN_R","esp32c2::rtc_cntl::dig_pwc::LSLP_MEM_FORCE_PD_R","esp32c2::rtc_cntl::dig_pwc::LSLP_MEM_FORCE_PU_R","esp32c2::rtc_cntl::dig_pwc::DG_WRAP_FORCE_PD_R","esp32c2::rtc_cntl::dig_pwc::DG_WRAP_FORCE_PU_R","esp32c2::rtc_cntl::dig_pwc::DG_WRAP_PD_EN_R","esp32c2::rtc_cntl::dig_iso::FORCE_OFF_R","esp32c2::rtc_cntl::dig_iso::FORCE_ON_R","esp32c2::rtc_cntl::dig_iso::DG_PAD_AUTOHOLD_R","esp32c2::rtc_cntl::dig_iso::CLR_DG_PAD_AUTOHOLD_R","esp32c2::rtc_cntl::dig_iso::DG_PAD_AUTOHOLD_EN_R","esp32c2::rtc_cntl::dig_iso::DG_PAD_FORCE_NOISO_R","esp32c2::rtc_cntl::dig_iso::DG_PAD_FORCE_ISO_R","esp32c2::rtc_cntl::dig_iso::DG_PAD_FORCE_UNHOLD_R","esp32c2::rtc_cntl::dig_iso::DG_PAD_FORCE_HOLD_R","esp32c2::rtc_cntl::dig_iso::DG_WRAP_FORCE_ISO_R","esp32c2::rtc_cntl::dig_iso::DG_WRAP_FORCE_NOISO_R","esp32c2::rtc_cntl::wdtconfig0::WDT_CHIP_RESET_EN_R","esp32c2::rtc_cntl::wdtconfig0::WDT_PAUSE_IN_SLP_R","esp32c2::rtc_cntl::wdtconfig0::WDT_PROCPU_RESET_EN_R","esp32c2::rtc_cntl::wdtconfig0::WDT_FLASHBOOT_MOD_EN_R","esp32c2::rtc_cntl::wdtconfig0::WDT_EN_R","esp32c2::rtc_cntl::wdtfeed::WDT_FEED_R","esp32c2::rtc_cntl::swd_conf::SWD_RESET_FLAG_R","esp32c2::rtc_cntl::swd_conf::SWD_FEED_INT_R","esp32c2::rtc_cntl::swd_conf::SWD_BYPASS_RST_R","esp32c2::rtc_cntl::swd_conf::SWD_RST_FLAG_CLR_R","esp32c2::rtc_cntl::swd_conf::SWD_FEED_R","esp32c2::rtc_cntl::swd_conf::SWD_DISABLE_R","esp32c2::rtc_cntl::swd_conf::SWD_AUTO_FEED_EN_R","esp32c2::rtc_cntl::low_power_st::XPD_DIG_R","esp32c2::rtc_cntl::low_power_st::TOUCH_STATE_START_R","esp32c2::rtc_cntl::low_power_st::TOUCH_STATE_SWITCH_R","esp32c2::rtc_cntl::low_power_st::TOUCH_STATE_SLP_R","esp32c2::rtc_cntl::low_power_st::TOUCH_STATE_DONE_R","esp32c2::rtc_cntl::low_power_st::COCPU_STATE_START_R","esp32c2::rtc_cntl::low_power_st::COCPU_STATE_SWITCH_R","esp32c2::rtc_cntl::low_power_st::COCPU_STATE_SLP_R","esp32c2::rtc_cntl::low_power_st::COCPU_STATE_DONE_R","esp32c2::rtc_cntl::low_power_st::MAIN_STATE_XTAL_ISO_R","esp32c2::rtc_cntl::low_power_st::MAIN_STATE_PLL_ON_R","esp32c2::rtc_cntl::low_power_st::RDY_FOR_WAKEUP_R","esp32c2::rtc_cntl::low_power_st::MAIN_STATE_WAIT_END_R","esp32c2::rtc_cntl::low_power_st::IN_WAKEUP_STATE_R","esp32c2::rtc_cntl::low_power_st::IN_LOW_POWER_STATE_R","esp32c2::rtc_cntl::low_power_st::MAIN_STATE_IN_WAIT_8M_R","esp32c2::rtc_cntl::low_power_st::MAIN_STATE_IN_WAIT_PLL_R","esp32c2::rtc_cntl::low_power_st::MAIN_STATE_IN_WAIT_XTL_R","esp32c2::rtc_cntl::low_power_st::MAIN_STATE_IN_SLP_R","esp32c2::rtc_cntl::low_power_st::MAIN_STATE_IN_IDLE_R","esp32c2::rtc_cntl::pad_hold::GPIO_PIN0_HOLD_R","esp32c2::rtc_cntl::pad_hold::GPIO_PIN1_HOLD_R","esp32c2::rtc_cntl::pad_hold::GPIO_PIN2_HOLD_R","esp32c2::rtc_cntl::pad_hold::GPIO_PIN3_HOLD_R","esp32c2::rtc_cntl::pad_hold::GPIO_PIN4_HOLD_R","esp32c2::rtc_cntl::pad_hold::GPIO_PIN5_HOLD_R","esp32c2::rtc_cntl::brown_out::BROWN_OUT_CLOSE_FLASH_ENA_R","esp32c2::rtc_cntl::brown_out::BROWN_OUT_PD_RF_ENA_R","esp32c2::rtc_cntl::brown_out::BROWN_OUT_RST_ENA_R","esp32c2::rtc_cntl::brown_out::BROWN_OUT_RST_SEL_R","esp32c2::rtc_cntl::brown_out::BROWN_OUT_ANA_RST_EN_R","esp32c2::rtc_cntl::brown_out::BROWN_OUT_CNT_CLR_R","esp32c2::rtc_cntl::brown_out::BROWN_OUT_ENA_R","esp32c2::rtc_cntl::brown_out::DET_R","esp32c2::rtc_cntl::usb_conf::IO_MUX_RESET_DISABLE_R","esp32c2::rtc_cntl::option1::FORCE_DOWNLOAD_BOOT_R","esp32c2::rtc_cntl::int_ena_rtc_w1ts::SLP_WAKEUP_INT_ENA_W1TS_R","esp32c2::rtc_cntl::int_ena_rtc_w1ts::SLP_REJECT_INT_ENA_W1TS_R","esp32c2::rtc_cntl::int_ena_rtc_w1ts::WDT_INT_ENA_W1TS_R","esp32c2::rtc_cntl::int_ena_rtc_w1ts::BROWN_OUT_INT_ENA_W1TS_R","esp32c2::rtc_cntl::int_ena_rtc_w1ts::MAIN_TIMER_INT_ENA_W1TS_R","esp32c2::rtc_cntl::int_ena_rtc_w1ts::SWD_INT_ENA_W1TS_R","esp32c2::rtc_cntl::int_ena_rtc_w1ts::BBPLL_CAL_INT_ENA_W1TS_R","esp32c2::rtc_cntl::int_ena_rtc_w1tc::SLP_WAKEUP_INT_ENA_W1TC_R","esp32c2::rtc_cntl::int_ena_rtc_w1tc::SLP_REJECT_INT_ENA_W1TC_R","esp32c2::rtc_cntl::int_ena_rtc_w1tc::WDT_INT_ENA_W1TC_R","esp32c2::rtc_cntl::int_ena_rtc_w1tc::BROWN_OUT_INT_ENA_W1TC_R","esp32c2::rtc_cntl::int_ena_rtc_w1tc::MAIN_TIMER_INT_ENA_W1TC_R","esp32c2::rtc_cntl::int_ena_rtc_w1tc::SWD_INT_ENA_W1TC_R","esp32c2::rtc_cntl::int_ena_rtc_w1tc::BBPLL_CAL_INT_ENA_W1TC_R","esp32c2::rtc_cntl::cntl_retention_ctrl::RETENTION_CLK_SEL_R","esp32c2::rtc_cntl::cntl_retention_ctrl::RETENTION_EN_R","esp32c2::rtc_cntl::cntl_gpio_wakeup::GPIO_WAKEUP_STATUS_CLR_R","esp32c2::rtc_cntl::cntl_gpio_wakeup::GPIO_PIN_CLK_GATE_R","esp32c2::rtc_cntl::cntl_gpio_wakeup::GPIO_PIN5_WAKEUP_ENABLE_R","esp32c2::rtc_cntl::cntl_gpio_wakeup::GPIO_PIN4_WAKEUP_ENABLE_R","esp32c2::rtc_cntl::cntl_gpio_wakeup::GPIO_PIN3_WAKEUP_ENABLE_R","esp32c2::rtc_cntl::cntl_gpio_wakeup::GPIO_PIN2_WAKEUP_ENABLE_R","esp32c2::rtc_cntl::cntl_gpio_wakeup::GPIO_PIN1_WAKEUP_ENABLE_R","esp32c2::rtc_cntl::cntl_gpio_wakeup::GPIO_PIN0_WAKEUP_ENABLE_R","esp32c2::rtc_cntl::cntl_dbg_sel::DEBUG_12M_NO_GATING_R","esp32c2::rtc_cntl::cntl_dbg_map::GPIO_PIN5_MUX_SEL_R","esp32c2::rtc_cntl::cntl_dbg_map::GPIO_PIN4_MUX_SEL_R","esp32c2::rtc_cntl::cntl_dbg_map::GPIO_PIN3_MUX_SEL_R","esp32c2::rtc_cntl::cntl_dbg_map::GPIO_PIN2_MUX_SEL_R","esp32c2::rtc_cntl::cntl_dbg_map::GPIO_PIN1_MUX_SEL_R","esp32c2::rtc_cntl::cntl_dbg_map::GPIO_PIN0_MUX_SEL_R","esp32c2::sensitive::rom_table_lock::ROM_TABLE_LOCK_R","esp32c2::sensitive::apb_peripheral_access_0::APB_PERIPHERAL_ACCESS_LOCK_R","esp32c2::sensitive::apb_peripheral_access_1::APB_PERIPHERAL_ACCESS_SPLIT_BURST_R","esp32c2::sensitive::internal_sram_usage_0::INTERNAL_SRAM_USAGE_LOCK_R","esp32c2::sensitive::internal_sram_usage_1::INTERNAL_SRAM_USAGE_CPU_CACHE_R","esp32c2::sensitive::internal_sram_usage_3::INTERNAL_SRAM_ALLOC_MAC_DUMP_R","esp32c2::sensitive::cache_tag_access_0::CACHE_TAG_ACCESS_LOCK_R","esp32c2::sensitive::cache_tag_access_1::PRO_I_TAG_RD_ACS_R","esp32c2::sensitive::cache_tag_access_1::PRO_I_TAG_WR_ACS_R","esp32c2::sensitive::cache_tag_access_1::PRO_D_TAG_RD_ACS_R","esp32c2::sensitive::cache_tag_access_1::PRO_D_TAG_WR_ACS_R","esp32c2::sensitive::cache_mmu_access_0::CACHE_MMU_ACCESS_LOCK_R","esp32c2::sensitive::cache_mmu_access_1::PRO_MMU_RD_ACS_R","esp32c2::sensitive::cache_mmu_access_1::PRO_MMU_WR_ACS_R","esp32c2::sensitive::pif_access_monitor_0::PIF_ACCESS_MONITOR_LOCK_R","esp32c2::sensitive::pif_access_monitor_1::PIF_ACCESS_MONITOR_NONWORD_VIOLATE_CLR_R","esp32c2::sensitive::pif_access_monitor_1::PIF_ACCESS_MONITOR_NONWORD_VIOLATE_EN_R","esp32c2::sensitive::pif_access_monitor_2::PIF_ACCESS_MONITOR_NONWORD_VIOLATE_INTR_R","esp32c2::sensitive::xts_aes_key_update::XTS_AES_KEY_UPDATE_R","esp32c2::sensitive::clock_gate::CLK_EN_R","esp32c2::sha::busy::STATE_R","esp32c2::sha::irq_ena::INTERRUPT_ENA_R","esp32c2::spi0::ctrl::FDUMMY_OUT_R","esp32c2::spi0::ctrl::FCMD_DUAL_R","esp32c2::spi0::ctrl::FCMD_QUAD_R","esp32c2::spi0::ctrl::FASTRD_MODE_R","esp32c2::spi0::ctrl::FREAD_DUAL_R","esp32c2::spi0::ctrl::Q_POL_R","esp32c2::spi0::ctrl::D_POL_R","esp32c2::spi0::ctrl::FREAD_QUAD_R","esp32c2::spi0::ctrl::WP_R","esp32c2::spi0::ctrl::FREAD_DIO_R","esp32c2::spi0::ctrl::FREAD_QIO_R","esp32c2::spi0::clock::CLK_EQU_SYSCLK_R","esp32c2::spi0::user::CS_HOLD_R","esp32c2::spi0::user::CS_SETUP_R","esp32c2::spi0::user::CK_OUT_EDGE_R","esp32c2::spi0::user::USR_DUMMY_IDLE_R","esp32c2::spi0::user::USR_DUMMY_R","esp32c2::spi0::misc::TRANS_END_R","esp32c2::spi0::misc::TRANS_END_INT_ENA_R","esp32c2::spi0::misc::CSPI_ST_TRANS_END_R","esp32c2::spi0::misc::CSPI_ST_TRANS_END_INT_ENA_R","esp32c2::spi0::misc::CK_IDLE_EDGE_R","esp32c2::spi0::misc::CS_KEEP_ACTIVE_R","esp32c2::spi0::cache_fctrl::CACHE_REQ_EN_R","esp32c2::spi0::cache_fctrl::CACHE_USR_ADDR_4BYTE_R","esp32c2::spi0::cache_fctrl::CACHE_FLASH_USR_CMD_R","esp32c2::spi0::cache_fctrl::FDIN_DUAL_R","esp32c2::spi0::cache_fctrl::FDOUT_DUAL_R","esp32c2::spi0::cache_fctrl::FADDR_DUAL_R","esp32c2::spi0::cache_fctrl::FDIN_QUAD_R","esp32c2::spi0::cache_fctrl::FDOUT_QUAD_R","esp32c2::spi0::cache_fctrl::FADDR_QUAD_R","esp32c2::spi0::timing_cali::TIMING_CLK_ENA_R","esp32c2::spi0::timing_cali::TIMING_CALI_R","esp32c2::spi0::din_num::DIN0_NUM_R","esp32c2::spi0::din_num::DIN1_NUM_R","esp32c2::spi0::din_num::DIN2_NUM_R","esp32c2::spi0::din_num::DIN3_NUM_R","esp32c2::spi0::dout_mode::DOUT0_MODE_R","esp32c2::spi0::dout_mode::DOUT1_MODE_R","esp32c2::spi0::dout_mode::DOUT2_MODE_R","esp32c2::spi0::dout_mode::DOUT3_MODE_R","esp32c2::spi0::clock_gate::CLK_EN_R","esp32c2::spi1::cmd::FLASH_PE_R","esp32c2::spi1::cmd::USR_R","esp32c2::spi1::cmd::FLASH_HPM_R","esp32c2::spi1::cmd::FLASH_RES_R","esp32c2::spi1::cmd::FLASH_DP_R","esp32c2::spi1::cmd::FLASH_CE_R","esp32c2::spi1::cmd::FLASH_BE_R","esp32c2::spi1::cmd::FLASH_SE_R","esp32c2::spi1::cmd::FLASH_PP_R","esp32c2::spi1::cmd::FLASH_WRSR_R","esp32c2::spi1::cmd::FLASH_RDSR_R","esp32c2::spi1::cmd::FLASH_RDID_R","esp32c2::spi1::cmd::FLASH_WRDI_R","esp32c2::spi1::cmd::FLASH_WREN_R","esp32c2::spi1::cmd::FLASH_READ_R","esp32c2::spi1::ctrl::FDUMMY_OUT_R","esp32c2::spi1::ctrl::FCMD_DUAL_R","esp32c2::spi1::ctrl::FCMD_QUAD_R","esp32c2::spi1::ctrl::FCS_CRC_EN_R","esp32c2::spi1::ctrl::TX_CRC_EN_R","esp32c2::spi1::ctrl::FASTRD_MODE_R","esp32c2::spi1::ctrl::FREAD_DUAL_R","esp32c2::spi1::ctrl::RESANDRES_R","esp32c2::spi1::ctrl::Q_POL_R","esp32c2::spi1::ctrl::D_POL_R","esp32c2::spi1::ctrl::FREAD_QUAD_R","esp32c2::spi1::ctrl::WP_R","esp32c2::spi1::ctrl::WRSR_2B_R","esp32c2::spi1::ctrl::FREAD_DIO_R","esp32c2::spi1::ctrl::FREAD_QIO_R","esp32c2::spi1::clock::CLK_EQU_SYSCLK_R","esp32c2::spi1::user::CK_OUT_EDGE_R","esp32c2::spi1::user::FWRITE_DUAL_R","esp32c2::spi1::user::FWRITE_QUAD_R","esp32c2::spi1::user::FWRITE_DIO_R","esp32c2::spi1::user::FWRITE_QIO_R","esp32c2::spi1::user::USR_MISO_HIGHPART_R","esp32c2::spi1::user::USR_MOSI_HIGHPART_R","esp32c2::spi1::user::USR_DUMMY_IDLE_R","esp32c2::spi1::user::USR_MOSI_R","esp32c2::spi1::user::USR_MISO_R","esp32c2::spi1::user::USR_DUMMY_R","esp32c2::spi1::user::USR_ADDR_R","esp32c2::spi1::user::USR_COMMAND_R","esp32c2::spi1::misc::CS0_DIS_R","esp32c2::spi1::misc::CS1_DIS_R","esp32c2::spi1::misc::CK_IDLE_EDGE_R","esp32c2::spi1::misc::CS_KEEP_ACTIVE_R","esp32c2::spi1::cache_fctrl::CACHE_USR_ADDR_4BYTE_R","esp32c2::spi1::cache_fctrl::FDIN_DUAL_R","esp32c2::spi1::cache_fctrl::FDOUT_DUAL_R","esp32c2::spi1::cache_fctrl::FADDR_DUAL_R","esp32c2::spi1::cache_fctrl::FDIN_QUAD_R","esp32c2::spi1::cache_fctrl::FDOUT_QUAD_R","esp32c2::spi1::cache_fctrl::FADDR_QUAD_R","esp32c2::spi1::flash_waiti_ctrl::WAITI_DUMMY_R","esp32c2::spi1::flash_sus_ctrl::FLASH_PER_R","esp32c2::spi1::flash_sus_ctrl::FLASH_PES_R","esp32c2::spi1::flash_sus_ctrl::FLASH_PER_WAIT_EN_R","esp32c2::spi1::flash_sus_ctrl::FLASH_PES_WAIT_EN_R","esp32c2::spi1::flash_sus_ctrl::PES_PER_EN_R","esp32c2::spi1::flash_sus_ctrl::FLASH_PES_EN_R","esp32c2::spi1::flash_sus_ctrl::SPI_FMEM_RD_SUS_2B_R","esp32c2::spi1::flash_sus_ctrl::PER_END_EN_R","esp32c2::spi1::flash_sus_ctrl::PES_END_EN_R","esp32c2::spi1::sus_status::FLASH_SUS_R","esp32c2::spi1::sus_status::WAIT_PESR_CMD_2B_R","esp32c2::spi1::sus_status::FLASH_HPM_DLY_128_R","esp32c2::spi1::sus_status::FLASH_RES_DLY_128_R","esp32c2::spi1::sus_status::FLASH_DP_DLY_128_R","esp32c2::spi1::sus_status::FLASH_PER_DLY_128_R","esp32c2::spi1::sus_status::FLASH_PES_DLY_128_R","esp32c2::spi1::sus_status::SPI0_LOCK_EN_R","esp32c2::spi1::timing_cali::TIMING_CALI_R","esp32c2::spi1::int_ena::PER_END_INT_ENA_R","esp32c2::spi1::int_ena::PES_END_INT_ENA_R","esp32c2::spi1::int_ena::WPE_END_INT_ENA_R","esp32c2::spi1::int_ena::SLV_ST_END_INT_ENA_R","esp32c2::spi1::int_ena::MST_ST_END_INT_ENA_R","esp32c2::spi1::int_ena::BROWN_OUT_INT_ENA_R","esp32c2::spi1::int_raw::PER_END_INT_RAW_R","esp32c2::spi1::int_raw::PES_END_INT_RAW_R","esp32c2::spi1::int_raw::WPE_END_INT_RAW_R","esp32c2::spi1::int_raw::SLV_ST_END_INT_RAW_R","esp32c2::spi1::int_raw::MST_ST_END_INT_RAW_R","esp32c2::spi1::int_raw::BROWN_OUT_INT_RAW_R","esp32c2::spi1::int_st::PER_END_INT_ST_R","esp32c2::spi1::int_st::PES_END_INT_ST_R","esp32c2::spi1::int_st::WPE_END_INT_ST_R","esp32c2::spi1::int_st::SLV_ST_END_INT_ST_R","esp32c2::spi1::int_st::MST_ST_END_INT_ST_R","esp32c2::spi1::int_st::BROWN_OUT_INT_ST_R","esp32c2::spi1::clock_gate::CLK_EN_R","esp32c2::spi2::cmd::UPDATE_R","esp32c2::spi2::cmd::USR_R","esp32c2::spi2::ctrl::DUMMY_OUT_R","esp32c2::spi2::ctrl::FADDR_DUAL_R","esp32c2::spi2::ctrl::FADDR_QUAD_R","esp32c2::spi2::ctrl::FADDR_OCT_R","esp32c2::spi2::ctrl::FCMD_DUAL_R","esp32c2::spi2::ctrl::FCMD_QUAD_R","esp32c2::spi2::ctrl::FCMD_OCT_R","esp32c2::spi2::ctrl::FREAD_DUAL_R","esp32c2::spi2::ctrl::FREAD_QUAD_R","esp32c2::spi2::ctrl::FREAD_OCT_R","esp32c2::spi2::ctrl::Q_POL_R","esp32c2::spi2::ctrl::D_POL_R","esp32c2::spi2::ctrl::HOLD_POL_R","esp32c2::spi2::ctrl::WP_POL_R","esp32c2::spi2::clock::CLK_EQU_SYSCLK_R","esp32c2::spi2::user::DOUTDIN_R","esp32c2::spi2::user::QPI_MODE_R","esp32c2::spi2::user::OPI_MODE_R","esp32c2::spi2::user::TSCK_I_EDGE_R","esp32c2::spi2::user::CS_HOLD_R","esp32c2::spi2::user::CS_SETUP_R","esp32c2::spi2::user::RSCK_I_EDGE_R","esp32c2::spi2::user::CK_OUT_EDGE_R","esp32c2::spi2::user::FWRITE_DUAL_R","esp32c2::spi2::user::FWRITE_QUAD_R","esp32c2::spi2::user::FWRITE_OCT_R","esp32c2::spi2::user::USR_CONF_NXT_R","esp32c2::spi2::user::SIO_R","esp32c2::spi2::user::USR_MISO_HIGHPART_R","esp32c2::spi2::user::USR_MOSI_HIGHPART_R","esp32c2::spi2::user::USR_DUMMY_IDLE_R","esp32c2::spi2::user::USR_MOSI_R","esp32c2::spi2::user::USR_MISO_R","esp32c2::spi2::user::USR_DUMMY_R","esp32c2::spi2::user::USR_ADDR_R","esp32c2::spi2::user::USR_COMMAND_R","esp32c2::spi2::user1::MST_WFULL_ERR_END_EN_R","esp32c2::spi2::user2::MST_REMPTY_ERR_END_EN_R","esp32c2::spi2::misc::CS0_DIS_R","esp32c2::spi2::misc::CS1_DIS_R","esp32c2::spi2::misc::CS2_DIS_R","esp32c2::spi2::misc::CS3_DIS_R","esp32c2::spi2::misc::CS4_DIS_R","esp32c2::spi2::misc::CS5_DIS_R","esp32c2::spi2::misc::CK_DIS_R","esp32c2::spi2::misc::CLK_DATA_DTR_EN_R","esp32c2::spi2::misc::DATA_DTR_EN_R","esp32c2::spi2::misc::ADDR_DTR_EN_R","esp32c2::spi2::misc::CMD_DTR_EN_R","esp32c2::spi2::misc::SLAVE_CS_POL_R","esp32c2::spi2::misc::DQS_IDLE_EDGE_R","esp32c2::spi2::misc::CK_IDLE_EDGE_R","esp32c2::spi2::misc::CS_KEEP_ACTIVE_R","esp32c2::spi2::misc::QUAD_DIN_PIN_SWAP_R","esp32c2::spi2::din_mode::TIMING_HCLK_ACTIVE_R","esp32c2::spi2::dout_mode::DOUT0_MODE_R","esp32c2::spi2::dout_mode::DOUT1_MODE_R","esp32c2::spi2::dout_mode::DOUT2_MODE_R","esp32c2::spi2::dout_mode::DOUT3_MODE_R","esp32c2::spi2::dout_mode::DOUT4_MODE_R","esp32c2::spi2::dout_mode::DOUT5_MODE_R","esp32c2::spi2::dout_mode::DOUT6_MODE_R","esp32c2::spi2::dout_mode::DOUT7_MODE_R","esp32c2::spi2::dout_mode::D_DQS_MODE_R","esp32c2::spi2::dma_conf::DMA_OUTFIFO_EMPTY_R","esp32c2::spi2::dma_conf::DMA_INFIFO_FULL_R","esp32c2::spi2::dma_conf::DMA_SLV_SEG_TRANS_EN_R","esp32c2::spi2::dma_conf::SLV_RX_SEG_TRANS_CLR_EN_R","esp32c2::spi2::dma_conf::SLV_TX_SEG_TRANS_CLR_EN_R","esp32c2::spi2::dma_conf::RX_EOF_EN_R","esp32c2::spi2::dma_conf::DMA_RX_ENA_R","esp32c2::spi2::dma_conf::DMA_TX_ENA_R","esp32c2::spi2::dma_int_ena::DMA_INFIFO_FULL_ERR_INT_ENA_R","esp32c2::spi2::dma_int_ena::DMA_OUTFIFO_EMPTY_ERR_INT_ENA_R","esp32c2::spi2::dma_int_ena::SLV_EX_QPI_INT_ENA_R","esp32c2::spi2::dma_int_ena::SLV_EN_QPI_INT_ENA_R","esp32c2::spi2::dma_int_ena::SLV_CMD7_INT_ENA_R","esp32c2::spi2::dma_int_ena::SLV_CMD8_INT_ENA_R","esp32c2::spi2::dma_int_ena::SLV_CMD9_INT_ENA_R","esp32c2::spi2::dma_int_ena::SLV_CMDA_INT_ENA_R","esp32c2::spi2::dma_int_ena::SLV_RD_DMA_DONE_INT_ENA_R","esp32c2::spi2::dma_int_ena::SLV_WR_DMA_DONE_INT_ENA_R","esp32c2::spi2::dma_int_ena::SLV_RD_BUF_DONE_INT_ENA_R","esp32c2::spi2::dma_int_ena::SLV_WR_BUF_DONE_INT_ENA_R","esp32c2::spi2::dma_int_ena::TRANS_DONE_INT_ENA_R","esp32c2::spi2::dma_int_ena::DMA_SEG_TRANS_DONE_INT_ENA_R","esp32c2::spi2::dma_int_ena::SEG_MAGIC_ERR_INT_ENA_R","esp32c2::spi2::dma_int_ena::SLV_BUF_ADDR_ERR_INT_ENA_R","esp32c2::spi2::dma_int_ena::SLV_CMD_ERR_INT_ENA_R","esp32c2::spi2::dma_int_ena::MST_RX_AFIFO_WFULL_ERR_INT_ENA_R","esp32c2::spi2::dma_int_ena::MST_TX_AFIFO_REMPTY_ERR_INT_ENA_R","esp32c2::spi2::dma_int_ena::APP2_INT_ENA_R","esp32c2::spi2::dma_int_ena::APP1_INT_ENA_R","esp32c2::spi2::dma_int_raw::DMA_INFIFO_FULL_ERR_INT_RAW_R","esp32c2::spi2::dma_int_raw::DMA_OUTFIFO_EMPTY_ERR_INT_RAW_R","esp32c2::spi2::dma_int_raw::SLV_EX_QPI_INT_RAW_R","esp32c2::spi2::dma_int_raw::SLV_EN_QPI_INT_RAW_R","esp32c2::spi2::dma_int_raw::SLV_CMD7_INT_RAW_R","esp32c2::spi2::dma_int_raw::SLV_CMD8_INT_RAW_R","esp32c2::spi2::dma_int_raw::SLV_CMD9_INT_RAW_R","esp32c2::spi2::dma_int_raw::SLV_CMDA_INT_RAW_R","esp32c2::spi2::dma_int_raw::SLV_RD_DMA_DONE_INT_RAW_R","esp32c2::spi2::dma_int_raw::SLV_WR_DMA_DONE_INT_RAW_R","esp32c2::spi2::dma_int_raw::SLV_RD_BUF_DONE_INT_RAW_R","esp32c2::spi2::dma_int_raw::SLV_WR_BUF_DONE_INT_RAW_R","esp32c2::spi2::dma_int_raw::TRANS_DONE_INT_RAW_R","esp32c2::spi2::dma_int_raw::DMA_SEG_TRANS_DONE_INT_RAW_R","esp32c2::spi2::dma_int_raw::SEG_MAGIC_ERR_INT_RAW_R","esp32c2::spi2::dma_int_raw::SLV_BUF_ADDR_ERR_INT_RAW_R","esp32c2::spi2::dma_int_raw::SLV_CMD_ERR_INT_RAW_R","esp32c2::spi2::dma_int_raw::MST_RX_AFIFO_WFULL_ERR_INT_RAW_R","esp32c2::spi2::dma_int_raw::MST_TX_AFIFO_REMPTY_ERR_INT_RAW_R","esp32c2::spi2::dma_int_raw::APP2_INT_RAW_R","esp32c2::spi2::dma_int_raw::APP1_INT_RAW_R","esp32c2::spi2::dma_int_st::DMA_INFIFO_FULL_ERR_INT_ST_R","esp32c2::spi2::dma_int_st::DMA_OUTFIFO_EMPTY_ERR_INT_ST_R","esp32c2::spi2::dma_int_st::SLV_EX_QPI_INT_ST_R","esp32c2::spi2::dma_int_st::SLV_EN_QPI_INT_ST_R","esp32c2::spi2::dma_int_st::SLV_CMD7_INT_ST_R","esp32c2::spi2::dma_int_st::SLV_CMD8_INT_ST_R","esp32c2::spi2::dma_int_st::SLV_CMD9_INT_ST_R","esp32c2::spi2::dma_int_st::SLV_CMDA_INT_ST_R","esp32c2::spi2::dma_int_st::SLV_RD_DMA_DONE_INT_ST_R","esp32c2::spi2::dma_int_st::SLV_WR_DMA_DONE_INT_ST_R","esp32c2::spi2::dma_int_st::SLV_RD_BUF_DONE_INT_ST_R","esp32c2::spi2::dma_int_st::SLV_WR_BUF_DONE_INT_ST_R","esp32c2::spi2::dma_int_st::TRANS_DONE_INT_ST_R","esp32c2::spi2::dma_int_st::DMA_SEG_TRANS_DONE_INT_ST_R","esp32c2::spi2::dma_int_st::SEG_MAGIC_ERR_INT_ST_R","esp32c2::spi2::dma_int_st::SLV_BUF_ADDR_ERR_INT_ST_R","esp32c2::spi2::dma_int_st::SLV_CMD_ERR_INT_ST_R","esp32c2::spi2::dma_int_st::MST_RX_AFIFO_WFULL_ERR_INT_ST_R","esp32c2::spi2::dma_int_st::MST_TX_AFIFO_REMPTY_ERR_INT_ST_R","esp32c2::spi2::dma_int_st::APP2_INT_ST_R","esp32c2::spi2::dma_int_st::APP1_INT_ST_R","esp32c2::spi2::slave::CLK_MODE_13_R","esp32c2::spi2::slave::RSCK_DATA_OUT_R","esp32c2::spi2::slave::SLV_RDDMA_BITLEN_EN_R","esp32c2::spi2::slave::SLV_WRDMA_BITLEN_EN_R","esp32c2::spi2::slave::SLV_RDBUF_BITLEN_EN_R","esp32c2::spi2::slave::SLV_WRBUF_BITLEN_EN_R","esp32c2::spi2::slave::MODE_R","esp32c2::spi2::slave::USR_CONF_R","esp32c2::spi2::clk_gate::CLK_EN_R","esp32c2::spi2::clk_gate::MST_CLK_ACTIVE_R","esp32c2::spi2::clk_gate::MST_CLK_SEL_R","esp32c2::system::cpu_peri_clk_en::CLK_EN_ASSIST_DEBUG_R","esp32c2::system::cpu_peri_clk_en::CLK_EN_DEDICATED_GPIO_R","esp32c2::system::cpu_peri_rst_en::RST_EN_ASSIST_DEBUG_R","esp32c2::system::cpu_peri_rst_en::RST_EN_DEDICATED_GPIO_R","esp32c2::system::cpu_per_conf::PLL_FREQ_SEL_R","esp32c2::system::cpu_per_conf::CPU_WAIT_MODE_FORCE_ON_R","esp32c2::system::mem_pd_mask::LSLP_MEM_PD_MASK_R","esp32c2::system::perip_clk_en0::SPI01_CLK_EN_R","esp32c2::system::perip_clk_en0::UART_CLK_EN_R","esp32c2::system::perip_clk_en0::UART1_CLK_EN_R","esp32c2::system::perip_clk_en0::SPI2_CLK_EN_R","esp32c2::system::perip_clk_en0::I2C_EXT0_CLK_EN_R","esp32c2::system::perip_clk_en0::LEDC_CLK_EN_R","esp32c2::system::perip_clk_en0::TIMERGROUP_CLK_EN_R","esp32c2::system::perip_clk_en0::UART_MEM_CLK_EN_R","esp32c2::system::perip_clk_en0::APB_SARADC_CLK_EN_R","esp32c2::system::perip_clk_en0::SYSTIMER_CLK_EN_R","esp32c2::system::perip_clk_en0::ADC2_ARB_CLK_EN_R","esp32c2::system::perip_clk_en1::CRYPTO_ECC_CLK_EN_R","esp32c2::system::perip_clk_en1::CRYPTO_SHA_CLK_EN_R","esp32c2::system::perip_clk_en1::DMA_CLK_EN_R","esp32c2::system::perip_clk_en1::TSENS_CLK_EN_R","esp32c2::system::perip_rst_en0::SPI01_RST_R","esp32c2::system::perip_rst_en0::UART_RST_R","esp32c2::system::perip_rst_en0::UART1_RST_R","esp32c2::system::perip_rst_en0::SPI2_RST_R","esp32c2::system::perip_rst_en0::I2C_EXT0_RST_R","esp32c2::system::perip_rst_en0::LEDC_RST_R","esp32c2::system::perip_rst_en0::TIMERGROUP_RST_R","esp32c2::system::perip_rst_en0::UART_MEM_RST_R","esp32c2::system::perip_rst_en0::APB_SARADC_RST_R","esp32c2::system::perip_rst_en0::SYSTIMER_RST_R","esp32c2::system::perip_rst_en0::ADC2_ARB_RST_R","esp32c2::system::perip_rst_en1::CRYPTO_ECC_RST_R","esp32c2::system::perip_rst_en1::CRYPTO_SHA_RST_R","esp32c2::system::perip_rst_en1::DMA_RST_R","esp32c2::system::perip_rst_en1::TSENS_RST_R","esp32c2::system::bt_lpck_div_frac::LPCLK_SEL_RTC_SLOW_R","esp32c2::system::bt_lpck_div_frac::LPCLK_SEL_8M_R","esp32c2::system::bt_lpck_div_frac::LPCLK_SEL_XTAL_R","esp32c2::system::bt_lpck_div_frac::LPCLK_SEL_XTAL32K_R","esp32c2::system::bt_lpck_div_frac::LPCLK_RTC_EN_R","esp32c2::system::cpu_intr_from_cpu_0::CPU_INTR_FROM_CPU_0_R","esp32c2::system::cpu_intr_from_cpu_1::CPU_INTR_FROM_CPU_1_R","esp32c2::system::cpu_intr_from_cpu_2::CPU_INTR_FROM_CPU_2_R","esp32c2::system::cpu_intr_from_cpu_3::CPU_INTR_FROM_CPU_3_R","esp32c2::system::rsa_pd_ctrl::RSA_MEM_PD_R","esp32c2::system::rsa_pd_ctrl::RSA_MEM_FORCE_PU_R","esp32c2::system::rsa_pd_ctrl::RSA_MEM_FORCE_PD_R","esp32c2::system::edma_ctrl::EDMA_CLK_ON_R","esp32c2::system::edma_ctrl::EDMA_RESET_R","esp32c2::system::cache_control::ICACHE_CLK_ON_R","esp32c2::system::cache_control::ICACHE_RESET_R","esp32c2::system::cache_control::DCACHE_CLK_ON_R","esp32c2::system::cache_control::DCACHE_RESET_R","esp32c2::system::external_device_encrypt_decrypt_control::ENABLE_SPI_MANUAL_ENCRYPT_R","esp32c2::system::external_device_encrypt_decrypt_control::ENABLE_DOWNLOAD_DB_ENCRYPT_R","esp32c2::system::external_device_encrypt_decrypt_control::ENABLE_DOWNLOAD_G0CB_DECRYPT_R","esp32c2::system::external_device_encrypt_decrypt_control::ENABLE_DOWNLOAD_MANUAL_ENCRYPT_R","esp32c2::system::rtc_fastmem_config::RTC_MEM_CRC_START_R","esp32c2::system::rtc_fastmem_config::RTC_MEM_CRC_FINISH_R","esp32c2::system::redundant_eco_ctrl::REDUNDANT_ECO_DRIVE_R","esp32c2::system::redundant_eco_ctrl::REDUNDANT_ECO_RESULT_R","esp32c2::system::clock_gate::CLK_EN_R","esp32c2::system::sysclk_conf::CLK_DIV_EN_R","esp32c2::system::mem_pvt::MONITOR_EN_R","esp32c2::system::comb_pvt_lvt_conf::COMB_PVT_MONITOR_EN_LVT_R","esp32c2::system::comb_pvt_nvt_conf::COMB_PVT_MONITOR_EN_NVT_R","esp32c2::system::comb_pvt_hvt_conf::COMB_PVT_MONITOR_EN_HVT_R","esp32c2::systimer::conf::SYSTIMER_CLK_FO_R","esp32c2::systimer::conf::TARGET2_WORK_EN_R","esp32c2::systimer::conf::TARGET1_WORK_EN_R","esp32c2::systimer::conf::TARGET0_WORK_EN_R","esp32c2::systimer::conf::TIMER_UNIT1_CORE1_STALL_EN_R","esp32c2::systimer::conf::TIMER_UNIT1_CORE0_STALL_EN_R","esp32c2::systimer::conf::TIMER_UNIT0_CORE1_STALL_EN_R","esp32c2::systimer::conf::TIMER_UNIT0_CORE0_STALL_EN_R","esp32c2::systimer::conf::TIMER_UNIT1_WORK_EN_R","esp32c2::systimer::conf::TIMER_UNIT0_WORK_EN_R","esp32c2::systimer::conf::CLK_EN_R","esp32c2::systimer::unit0_op::TIMER_UNIT0_VALUE_VALID_R","esp32c2::systimer::unit1_op::TIMER_UNIT1_VALUE_VALID_R","esp32c2::systimer::target0_conf::TARGET0_PERIOD_MODE_R","esp32c2::systimer::target0_conf::TARGET0_TIMER_UNIT_SEL_R","esp32c2::systimer::target1_conf::TARGET1_PERIOD_MODE_R","esp32c2::systimer::target1_conf::TARGET1_TIMER_UNIT_SEL_R","esp32c2::systimer::target2_conf::TARGET2_PERIOD_MODE_R","esp32c2::systimer::target2_conf::TARGET2_TIMER_UNIT_SEL_R","esp32c2::systimer::int_ena::TARGET0_INT_ENA_R","esp32c2::systimer::int_ena::TARGET1_INT_ENA_R","esp32c2::systimer::int_ena::TARGET2_INT_ENA_R","esp32c2::systimer::int_raw::TARGET0_INT_RAW_R","esp32c2::systimer::int_raw::TARGET1_INT_RAW_R","esp32c2::systimer::int_raw::TARGET2_INT_RAW_R","esp32c2::systimer::int_st::TARGET0_INT_ST_R","esp32c2::systimer::int_st::TARGET1_INT_ST_R","esp32c2::systimer::int_st::TARGET2_INT_ST_R","esp32c2::timg0::t0config::USE_XTAL_R","esp32c2::timg0::t0config::ALARM_EN_R","esp32c2::timg0::t0config::AUTORELOAD_R","esp32c2::timg0::t0config::INCREASE_R","esp32c2::timg0::t0config::EN_R","esp32c2::timg0::t0update::UPDATE_R","esp32c2::timg0::wdtconfig0::WDT_APPCPU_RESET_EN_R","esp32c2::timg0::wdtconfig0::WDT_PROCPU_RESET_EN_R","esp32c2::timg0::wdtconfig0::WDT_FLASHBOOT_MOD_EN_R","esp32c2::timg0::wdtconfig0::WDT_USE_XTAL_R","esp32c2::timg0::wdtconfig0::WDT_EN_R","esp32c2::timg0::rtccalicfg::RTC_CALI_START_CYCLING_R","esp32c2::timg0::rtccalicfg::RTC_CALI_RDY_R","esp32c2::timg0::rtccalicfg::RTC_CALI_START_R","esp32c2::timg0::rtccalicfg1::RTC_CALI_CYCLING_DATA_VLD_R","esp32c2::timg0::int_ena_timers::T0_INT_ENA_R","esp32c2::timg0::int_ena_timers::WDT_INT_ENA_R","esp32c2::timg0::int_raw_timers::T0_INT_RAW_R","esp32c2::timg0::int_raw_timers::WDT_INT_RAW_R","esp32c2::timg0::int_st_timers::T0_INT_ST_R","esp32c2::timg0::int_st_timers::WDT_INT_ST_R","esp32c2::timg0::rtccalicfg2::RTC_CALI_TIMEOUT_R","esp32c2::timg0::regclk::WDT_CLK_IS_ACTIVE_R","esp32c2::timg0::regclk::TIMER_CLK_IS_ACTIVE_R","esp32c2::timg0::regclk::CLK_EN_R","esp32c2::uart0::int_raw::RXFIFO_FULL_INT_RAW_R","esp32c2::uart0::int_raw::TXFIFO_EMPTY_INT_RAW_R","esp32c2::uart0::int_raw::PARITY_ERR_INT_RAW_R","esp32c2::uart0::int_raw::FRM_ERR_INT_RAW_R","esp32c2::uart0::int_raw::RXFIFO_OVF_INT_RAW_R","esp32c2::uart0::int_raw::DSR_CHG_INT_RAW_R","esp32c2::uart0::int_raw::CTS_CHG_INT_RAW_R","esp32c2::uart0::int_raw::BRK_DET_INT_RAW_R","esp32c2::uart0::int_raw::RXFIFO_TOUT_INT_RAW_R","esp32c2::uart0::int_raw::SW_XON_INT_RAW_R","esp32c2::uart0::int_raw::SW_XOFF_INT_RAW_R","esp32c2::uart0::int_raw::GLITCH_DET_INT_RAW_R","esp32c2::uart0::int_raw::TX_BRK_DONE_INT_RAW_R","esp32c2::uart0::int_raw::TX_BRK_IDLE_DONE_INT_RAW_R","esp32c2::uart0::int_raw::TX_DONE_INT_RAW_R","esp32c2::uart0::int_raw::RS485_PARITY_ERR_INT_RAW_R","esp32c2::uart0::int_raw::RS485_FRM_ERR_INT_RAW_R","esp32c2::uart0::int_raw::RS485_CLASH_INT_RAW_R","esp32c2::uart0::int_raw::AT_CMD_CHAR_DET_INT_RAW_R","esp32c2::uart0::int_raw::WAKEUP_INT_RAW_R","esp32c2::uart0::int_st::RXFIFO_FULL_INT_ST_R","esp32c2::uart0::int_st::TXFIFO_EMPTY_INT_ST_R","esp32c2::uart0::int_st::PARITY_ERR_INT_ST_R","esp32c2::uart0::int_st::FRM_ERR_INT_ST_R","esp32c2::uart0::int_st::RXFIFO_OVF_INT_ST_R","esp32c2::uart0::int_st::DSR_CHG_INT_ST_R","esp32c2::uart0::int_st::CTS_CHG_INT_ST_R","esp32c2::uart0::int_st::BRK_DET_INT_ST_R","esp32c2::uart0::int_st::RXFIFO_TOUT_INT_ST_R","esp32c2::uart0::int_st::SW_XON_INT_ST_R","esp32c2::uart0::int_st::SW_XOFF_INT_ST_R","esp32c2::uart0::int_st::GLITCH_DET_INT_ST_R","esp32c2::uart0::int_st::TX_BRK_DONE_INT_ST_R","esp32c2::uart0::int_st::TX_BRK_IDLE_DONE_INT_ST_R","esp32c2::uart0::int_st::TX_DONE_INT_ST_R","esp32c2::uart0::int_st::RS485_PARITY_ERR_INT_ST_R","esp32c2::uart0::int_st::RS485_FRM_ERR_INT_ST_R","esp32c2::uart0::int_st::RS485_CLASH_INT_ST_R","esp32c2::uart0::int_st::AT_CMD_CHAR_DET_INT_ST_R","esp32c2::uart0::int_st::WAKEUP_INT_ST_R","esp32c2::uart0::int_ena::RXFIFO_FULL_INT_ENA_R","esp32c2::uart0::int_ena::TXFIFO_EMPTY_INT_ENA_R","esp32c2::uart0::int_ena::PARITY_ERR_INT_ENA_R","esp32c2::uart0::int_ena::FRM_ERR_INT_ENA_R","esp32c2::uart0::int_ena::RXFIFO_OVF_INT_ENA_R","esp32c2::uart0::int_ena::DSR_CHG_INT_ENA_R","esp32c2::uart0::int_ena::CTS_CHG_INT_ENA_R","esp32c2::uart0::int_ena::BRK_DET_INT_ENA_R","esp32c2::uart0::int_ena::RXFIFO_TOUT_INT_ENA_R","esp32c2::uart0::int_ena::SW_XON_INT_ENA_R","esp32c2::uart0::int_ena::SW_XOFF_INT_ENA_R","esp32c2::uart0::int_ena::GLITCH_DET_INT_ENA_R","esp32c2::uart0::int_ena::TX_BRK_DONE_INT_ENA_R","esp32c2::uart0::int_ena::TX_BRK_IDLE_DONE_INT_ENA_R","esp32c2::uart0::int_ena::TX_DONE_INT_ENA_R","esp32c2::uart0::int_ena::RS485_PARITY_ERR_INT_ENA_R","esp32c2::uart0::int_ena::RS485_FRM_ERR_INT_ENA_R","esp32c2::uart0::int_ena::RS485_CLASH_INT_ENA_R","esp32c2::uart0::int_ena::AT_CMD_CHAR_DET_INT_ENA_R","esp32c2::uart0::int_ena::WAKEUP_INT_ENA_R","esp32c2::uart0::rx_filt::GLITCH_FILT_EN_R","esp32c2::uart0::status::DSRN_R","esp32c2::uart0::status::CTSN_R","esp32c2::uart0::status::RXD_R","esp32c2::uart0::status::DTRN_R","esp32c2::uart0::status::RTSN_R","esp32c2::uart0::status::TXD_R","esp32c2::uart0::conf0::PARITY_R","esp32c2::uart0::conf0::PARITY_EN_R","esp32c2::uart0::conf0::SW_RTS_R","esp32c2::uart0::conf0::SW_DTR_R","esp32c2::uart0::conf0::TXD_BRK_R","esp32c2::uart0::conf0::IRDA_DPLX_R","esp32c2::uart0::conf0::IRDA_TX_EN_R","esp32c2::uart0::conf0::IRDA_WCTL_R","esp32c2::uart0::conf0::IRDA_TX_INV_R","esp32c2::uart0::conf0::IRDA_RX_INV_R","esp32c2::uart0::conf0::LOOPBACK_R","esp32c2::uart0::conf0::TX_FLOW_EN_R","esp32c2::uart0::conf0::IRDA_EN_R","esp32c2::uart0::conf0::RXFIFO_RST_R","esp32c2::uart0::conf0::TXFIFO_RST_R","esp32c2::uart0::conf0::RXD_INV_R","esp32c2::uart0::conf0::CTS_INV_R","esp32c2::uart0::conf0::DSR_INV_R","esp32c2::uart0::conf0::TXD_INV_R","esp32c2::uart0::conf0::RTS_INV_R","esp32c2::uart0::conf0::DTR_INV_R","esp32c2::uart0::conf0::CLK_EN_R","esp32c2::uart0::conf0::ERR_WR_MASK_R","esp32c2::uart0::conf0::AUTOBAUD_EN_R","esp32c2::uart0::conf0::MEM_CLK_EN_R","esp32c2::uart0::conf1::DIS_RX_DAT_OVF_R","esp32c2::uart0::conf1::RX_TOUT_FLOW_DIS_R","esp32c2::uart0::conf1::RX_FLOW_EN_R","esp32c2::uart0::conf1::RX_TOUT_EN_R","esp32c2::uart0::flow_conf::SW_FLOW_CON_EN_R","esp32c2::uart0::flow_conf::XONOFF_DEL_R","esp32c2::uart0::flow_conf::FORCE_XON_R","esp32c2::uart0::flow_conf::FORCE_XOFF_R","esp32c2::uart0::flow_conf::SEND_XON_R","esp32c2::uart0::flow_conf::SEND_XOFF_R","esp32c2::uart0::rs485_conf::RS485_EN_R","esp32c2::uart0::rs485_conf::DL0_EN_R","esp32c2::uart0::rs485_conf::DL1_EN_R","esp32c2::uart0::rs485_conf::RS485TX_RX_EN_R","esp32c2::uart0::rs485_conf::RS485RXBY_TX_EN_R","esp32c2::uart0::rs485_conf::RS485_RX_DLY_NUM_R","esp32c2::uart0::mem_conf::MEM_FORCE_PD_R","esp32c2::uart0::mem_conf::MEM_FORCE_PU_R","esp32c2::uart0::clk_conf::SCLK_EN_R","esp32c2::uart0::clk_conf::RST_CORE_R","esp32c2::uart0::clk_conf::TX_SCLK_EN_R","esp32c2::uart0::clk_conf::RX_SCLK_EN_R","esp32c2::uart0::clk_conf::TX_RST_CORE_R","esp32c2::uart0::clk_conf::RX_RST_CORE_R","esp32c2::uart0::id::HIGH_SPEED_R","esp32c2::uart0::id::REG_UPDATE_R","esp32c2::xts_aes::linesize::LINESIZE_R","esp32c2::xts_aes::destination::DESTINATION_R"]]
};if (window.register_type_impls) {window.register_type_impls(type_impls);} else {window.pending_type_impls = type_impls;}})()