// Seed: 4214652036
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_13 = 32'd21,
    parameter id_19 = 32'd59
) (
    output wor id_0,
    output uwire id_1,
    output tri0 id_2,
    output supply1 id_3,
    input tri id_4[id_13 : -1],
    input wor id_5,
    output supply1 id_6,
    output wor id_7,
    input tri1 id_8
    , id_25,
    input wire id_9,
    output wor id_10,
    input wire id_11,
    input uwire id_12,
    output tri _id_13,
    input tri id_14,
    input supply1 id_15,
    output supply0 id_16,
    input supply0 id_17,
    output supply0 id_18,
    input tri0 _id_19
    , id_26,
    input tri0 id_20,
    output uwire id_21,
    input wire id_22,
    input uwire id_23
);
  assign id_18 = id_19;
  module_0 modCall_1 (
      id_25,
      id_26,
      id_25,
      id_26,
      id_25,
      id_26,
      id_25,
      id_26,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_26
  );
  logic [7:0][id_19 : id_19  -  -1] id_27;
endmodule
