--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_i_clk_pin = PERIOD TIMEGRP "i_clk_pin" 24 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  32.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_clk_pin = PERIOD TIMEGRP "i_clk_pin" 24 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.666ns
  Low pulse: 20.833ns
  Low pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: clk_gen_i/DMC/dcm_sp_inst/CLKIN
  Logical resource: clk_gen_i/DMC/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: clk_gen_i/DMC/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.666ns
  High pulse: 20.833ns
  High pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: clk_gen_i/DMC/dcm_sp_inst/CLKIN
  Logical resource: clk_gen_i/DMC/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: clk_gen_i/DMC/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 17.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: clk_gen_i/DMC/dcm_sp_inst/CLKFX
  Logical resource: clk_gen_i/DMC/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y6.CLKFX
  Clock network: clk_gen_i/DMC/clkfx
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_i_DMC_clkfx = PERIOD TIMEGRP 
"clk_gen_i_DMC_clkfx" TS_i_clk_pin *         2.08333333 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4483 paths analyzed, 341 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.775ns.
--------------------------------------------------------------------------------

Paths for end point timer_counter_i/counter_value_r_5 (SLICE_X51Y71.D5), 115 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_fsm_i/current_state_FSM_FFd1_1 (FF)
  Destination:          timer_counter_i/counter_value_r_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.422ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.183 - 0.201)
  Source Clock:         clk_50MHz_s rising at 0.000ns
  Destination Clock:    clk_50MHz_s rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_fsm_i/current_state_FSM_FFd1_1 to timer_counter_i/counter_value_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y68.AQ      Tcko                  0.476   timer_fsm_i/current_state_FSM_FFd1_3
                                                       timer_fsm_i/current_state_FSM_FFd1_1
    SLICE_X50Y68.D4      net (fanout=1)        0.908   timer_fsm_i/current_state_FSM_FFd1_1
    SLICE_X50Y68.D       Tilo                  0.235   timer_fsm_i/current_state_FSM_FFd1_3
                                                       cnt_rst_s_inv1
    SLICE_X50Y69.AX      net (fanout=2)        0.770   cnt_rst_s_inv
    SLICE_X50Y69.COUT    Taxcy                 0.259   timer_counter_i/Mcount_counter_value_r_cy<3>
                                                       timer_counter_i/Mcount_counter_value_r_cy<3>
    SLICE_X50Y70.CIN     net (fanout=1)        0.003   timer_counter_i/Mcount_counter_value_r_cy<3>
    SLICE_X50Y70.BMUX    Tcinb                 0.277   timer_counter_i/Mcount_counter_value_r7
                                                       timer_counter_i/Mcount_counter_value_r_xor<7>
    SLICE_X52Y71.A5      net (fanout=2)        0.760   timer_counter_i/Mcount_counter_value_r5
    SLICE_X52Y71.A       Tilo                  0.254   N18
                                                       timer_counter_i/_n0020_inv8_SW10
    SLICE_X51Y71.C4      net (fanout=2)        0.614   N18
    SLICE_X51Y71.C       Tilo                  0.259   timer_counter_i/counter_value_r<5>
                                                       timer_counter_i/_n0020_inv8_SW11
    SLICE_X51Y71.D5      net (fanout=1)        0.234   N19
    SLICE_X51Y71.CLK     Tas                   0.373   timer_counter_i/counter_value_r<5>
                                                       timer_counter_i/counter_value_r_5_rstpot
                                                       timer_counter_i/counter_value_r_5
    -------------------------------------------------  ---------------------------
    Total                                      5.422ns (2.133ns logic, 3.289ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_fsm_i/current_state_FSM_FFd1_1 (FF)
  Destination:          timer_counter_i/counter_value_r_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.374ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.183 - 0.201)
  Source Clock:         clk_50MHz_s rising at 0.000ns
  Destination Clock:    clk_50MHz_s rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_fsm_i/current_state_FSM_FFd1_1 to timer_counter_i/counter_value_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y68.AQ      Tcko                  0.476   timer_fsm_i/current_state_FSM_FFd1_3
                                                       timer_fsm_i/current_state_FSM_FFd1_1
    SLICE_X50Y68.D4      net (fanout=1)        0.908   timer_fsm_i/current_state_FSM_FFd1_1
    SLICE_X50Y68.D       Tilo                  0.235   timer_fsm_i/current_state_FSM_FFd1_3
                                                       cnt_rst_s_inv1
    SLICE_X50Y69.AX      net (fanout=2)        0.770   cnt_rst_s_inv
    SLICE_X50Y69.COUT    Taxcy                 0.259   timer_counter_i/Mcount_counter_value_r_cy<3>
                                                       timer_counter_i/Mcount_counter_value_r_cy<3>
    SLICE_X50Y70.CIN     net (fanout=1)        0.003   timer_counter_i/Mcount_counter_value_r_cy<3>
    SLICE_X50Y70.BMUX    Tcinb                 0.277   timer_counter_i/Mcount_counter_value_r7
                                                       timer_counter_i/Mcount_counter_value_r_xor<7>
    SLICE_X51Y70.A2      net (fanout=2)        0.779   timer_counter_i/Mcount_counter_value_r5
    SLICE_X51Y70.A       Tilo                  0.259   N56
                                                       timer_counter_i/_n0020_inv6_SW5_SW1
    SLICE_X51Y71.C3      net (fanout=1)        0.542   N59
    SLICE_X51Y71.C       Tilo                  0.259   timer_counter_i/counter_value_r<5>
                                                       timer_counter_i/_n0020_inv8_SW11
    SLICE_X51Y71.D5      net (fanout=1)        0.234   N19
    SLICE_X51Y71.CLK     Tas                   0.373   timer_counter_i/counter_value_r<5>
                                                       timer_counter_i/counter_value_r_5_rstpot
                                                       timer_counter_i/counter_value_r_5
    -------------------------------------------------  ---------------------------
    Total                                      5.374ns (2.138ns logic, 3.236ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_fsm_i/current_state_FSM_FFd1_2 (FF)
  Destination:          timer_counter_i/counter_value_r_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.032ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.183 - 0.201)
  Source Clock:         clk_50MHz_s rising at 0.000ns
  Destination Clock:    clk_50MHz_s rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_fsm_i/current_state_FSM_FFd1_2 to timer_counter_i/counter_value_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y68.BQ      Tcko                  0.476   timer_fsm_i/current_state_FSM_FFd1_3
                                                       timer_fsm_i/current_state_FSM_FFd1_2
    SLICE_X50Y69.B4      net (fanout=9)        1.334   timer_fsm_i/current_state_FSM_FFd1_2
    SLICE_X50Y69.COUT    Topcyb                0.448   timer_counter_i/Mcount_counter_value_r_cy<3>
                                                       timer_counter_i/Mcount_counter_value_r_lut<1>
                                                       timer_counter_i/Mcount_counter_value_r_cy<3>
    SLICE_X50Y70.CIN     net (fanout=1)        0.003   timer_counter_i/Mcount_counter_value_r_cy<3>
    SLICE_X50Y70.BMUX    Tcinb                 0.277   timer_counter_i/Mcount_counter_value_r7
                                                       timer_counter_i/Mcount_counter_value_r_xor<7>
    SLICE_X52Y71.A5      net (fanout=2)        0.760   timer_counter_i/Mcount_counter_value_r5
    SLICE_X52Y71.A       Tilo                  0.254   N18
                                                       timer_counter_i/_n0020_inv8_SW10
    SLICE_X51Y71.C4      net (fanout=2)        0.614   N18
    SLICE_X51Y71.C       Tilo                  0.259   timer_counter_i/counter_value_r<5>
                                                       timer_counter_i/_n0020_inv8_SW11
    SLICE_X51Y71.D5      net (fanout=1)        0.234   N19
    SLICE_X51Y71.CLK     Tas                   0.373   timer_counter_i/counter_value_r<5>
                                                       timer_counter_i/counter_value_r_5_rstpot
                                                       timer_counter_i/counter_value_r_5
    -------------------------------------------------  ---------------------------
    Total                                      5.032ns (2.087ns logic, 2.945ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Paths for end point timer_counter_i/counter_value_r_3 (SLICE_X47Y70.D5), 103 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_fsm_i/current_state_FSM_FFd1_1 (FF)
  Destination:          timer_counter_i/counter_value_r_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.399ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.286 - 0.307)
  Source Clock:         clk_50MHz_s rising at 0.000ns
  Destination Clock:    clk_50MHz_s rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_fsm_i/current_state_FSM_FFd1_1 to timer_counter_i/counter_value_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y68.AQ      Tcko                  0.476   timer_fsm_i/current_state_FSM_FFd1_3
                                                       timer_fsm_i/current_state_FSM_FFd1_1
    SLICE_X50Y68.D4      net (fanout=1)        0.908   timer_fsm_i/current_state_FSM_FFd1_1
    SLICE_X50Y68.D       Tilo                  0.235   timer_fsm_i/current_state_FSM_FFd1_3
                                                       cnt_rst_s_inv1
    SLICE_X50Y69.AX      net (fanout=2)        0.770   cnt_rst_s_inv
    SLICE_X50Y69.DMUX    Taxd                  0.492   timer_counter_i/Mcount_counter_value_r_cy<3>
                                                       timer_counter_i/Mcount_counter_value_r_cy<3>
    SLICE_X45Y71.A4      net (fanout=2)        0.800   timer_counter_i/Mcount_counter_value_r3
    SLICE_X45Y71.A       Tilo                  0.259   N53
                                                       timer_counter_i/_n0020_inv6_SW3_SW1
    SLICE_X47Y70.C3      net (fanout=1)        0.593   N53
    SLICE_X47Y70.C       Tilo                  0.259   timer_counter_i/counter_value_r<3>
                                                       timer_counter_i/_n0020_inv8_SW7
    SLICE_X47Y70.D5      net (fanout=1)        0.234   N13
    SLICE_X47Y70.CLK     Tas                   0.373   timer_counter_i/counter_value_r<3>
                                                       timer_counter_i/counter_value_r_3_rstpot
                                                       timer_counter_i/counter_value_r_3
    -------------------------------------------------  ---------------------------
    Total                                      5.399ns (2.094ns logic, 3.305ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_fsm_i/current_state_FSM_FFd1_2 (FF)
  Destination:          timer_counter_i/counter_value_r_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.972ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.286 - 0.307)
  Source Clock:         clk_50MHz_s rising at 0.000ns
  Destination Clock:    clk_50MHz_s rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_fsm_i/current_state_FSM_FFd1_2 to timer_counter_i/counter_value_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y68.BQ      Tcko                  0.476   timer_fsm_i/current_state_FSM_FFd1_3
                                                       timer_fsm_i/current_state_FSM_FFd1_2
    SLICE_X50Y69.B4      net (fanout=9)        1.334   timer_fsm_i/current_state_FSM_FFd1_2
    SLICE_X50Y69.DMUX    Topbd                 0.644   timer_counter_i/Mcount_counter_value_r_cy<3>
                                                       timer_counter_i/Mcount_counter_value_r_lut<1>
                                                       timer_counter_i/Mcount_counter_value_r_cy<3>
    SLICE_X45Y71.A4      net (fanout=2)        0.800   timer_counter_i/Mcount_counter_value_r3
    SLICE_X45Y71.A       Tilo                  0.259   N53
                                                       timer_counter_i/_n0020_inv6_SW3_SW1
    SLICE_X47Y70.C3      net (fanout=1)        0.593   N53
    SLICE_X47Y70.C       Tilo                  0.259   timer_counter_i/counter_value_r<3>
                                                       timer_counter_i/_n0020_inv8_SW7
    SLICE_X47Y70.D5      net (fanout=1)        0.234   N13
    SLICE_X47Y70.CLK     Tas                   0.373   timer_counter_i/counter_value_r<3>
                                                       timer_counter_i/counter_value_r_3_rstpot
                                                       timer_counter_i/counter_value_r_3
    -------------------------------------------------  ---------------------------
    Total                                      4.972ns (2.011ns logic, 2.961ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_fsm_i/current_state_FSM_FFd1_1 (FF)
  Destination:          timer_counter_i/counter_value_r_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.948ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.286 - 0.307)
  Source Clock:         clk_50MHz_s rising at 0.000ns
  Destination Clock:    clk_50MHz_s rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_fsm_i/current_state_FSM_FFd1_1 to timer_counter_i/counter_value_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y68.AQ      Tcko                  0.476   timer_fsm_i/current_state_FSM_FFd1_3
                                                       timer_fsm_i/current_state_FSM_FFd1_1
    SLICE_X50Y68.D4      net (fanout=1)        0.908   timer_fsm_i/current_state_FSM_FFd1_1
    SLICE_X50Y68.D       Tilo                  0.235   timer_fsm_i/current_state_FSM_FFd1_3
                                                       cnt_rst_s_inv1
    SLICE_X50Y69.AX      net (fanout=2)        0.770   cnt_rst_s_inv
    SLICE_X50Y69.DMUX    Taxd                  0.492   timer_counter_i/Mcount_counter_value_r_cy<3>
                                                       timer_counter_i/Mcount_counter_value_r_cy<3>
    SLICE_X49Y70.C4      net (fanout=2)        0.588   timer_counter_i/Mcount_counter_value_r3
    SLICE_X49Y70.C       Tilo                  0.259   timer_fsm_i/current_state_FSM_FFd2
                                                       timer_counter_i/_n0020_inv8_SW6
    SLICE_X47Y70.C6      net (fanout=2)        0.354   N12
    SLICE_X47Y70.C       Tilo                  0.259   timer_counter_i/counter_value_r<3>
                                                       timer_counter_i/_n0020_inv8_SW7
    SLICE_X47Y70.D5      net (fanout=1)        0.234   N13
    SLICE_X47Y70.CLK     Tas                   0.373   timer_counter_i/counter_value_r<3>
                                                       timer_counter_i/counter_value_r_3_rstpot
                                                       timer_counter_i/counter_value_r_3
    -------------------------------------------------  ---------------------------
    Total                                      4.948ns (2.094ns logic, 2.854ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Paths for end point timer_counter_i/counter_value_r_1 (SLICE_X51Y69.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     14.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_gen_i/dff (FF)
  Destination:          timer_counter_i/counter_value_r_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.303ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.609 - 0.616)
  Source Clock:         clk_50MHz_s rising at 0.000ns
  Destination Clock:    clk_50MHz_s rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_gen_i/dff to timer_counter_i/counter_value_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y104.AQ     Tcko                  0.525   clk_gen_i/dff_out_r
                                                       clk_gen_i/dff
    SLICE_X30Y104.B2     net (fanout=1)        0.527   clk_gen_i/dff_out_r
    SLICE_X30Y104.B      Tilo                  0.254   clk_gen_i/dff_out_r
                                                       clk_gen_i/reset_o1_INV_0
    SLICE_X51Y69.SR      net (fanout=14)       3.672   rst_locked_s
    SLICE_X51Y69.CLK     Trck                  0.325   timer_counter_i/counter_value_r<1>
                                                       timer_counter_i/counter_value_r_1
    -------------------------------------------------  ---------------------------
    Total                                      5.303ns (1.104ns logic, 4.199ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_i_DMC_clkfx = PERIOD TIMEGRP "clk_gen_i_DMC_clkfx" TS_i_clk_pin *
        2.08333333 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clk_counter_i/counter_r_1 (SLICE_X46Y67.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.512ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_counter_i/counter_r_1 (FF)
  Destination:          clk_counter_i/counter_r_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.512ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50MHz_s rising at 20.000ns
  Destination Clock:    clk_50MHz_s rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_counter_i/counter_r_1 to clk_counter_i/counter_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y67.BQ      Tcko                  0.200   clk_counter_i/counter_r<3>
                                                       clk_counter_i/counter_r_1
    SLICE_X46Y67.B5      net (fanout=2)        0.078   clk_counter_i/counter_r<1>
    SLICE_X46Y67.CLK     Tah         (-Th)    -0.234   clk_counter_i/counter_r<3>
                                                       clk_counter_i/Mcount_counter_r_lut<1>
                                                       clk_counter_i/Mcount_counter_r_cy<3>
                                                       clk_counter_i/counter_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.512ns (0.434ns logic, 0.078ns route)
                                                       (84.8% logic, 15.2% route)

--------------------------------------------------------------------------------

Paths for end point clk_counter_i/counter_r_5 (SLICE_X46Y68.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.512ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_counter_i/counter_r_5 (FF)
  Destination:          clk_counter_i/counter_r_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.512ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50MHz_s rising at 20.000ns
  Destination Clock:    clk_50MHz_s rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_counter_i/counter_r_5 to clk_counter_i/counter_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y68.BQ      Tcko                  0.200   clk_counter_i/counter_r<7>
                                                       clk_counter_i/counter_r_5
    SLICE_X46Y68.B5      net (fanout=2)        0.078   clk_counter_i/counter_r<5>
    SLICE_X46Y68.CLK     Tah         (-Th)    -0.234   clk_counter_i/counter_r<7>
                                                       clk_counter_i/Mcount_counter_r_lut<5>
                                                       clk_counter_i/Mcount_counter_r_cy<7>
                                                       clk_counter_i/counter_r_5
    -------------------------------------------------  ---------------------------
    Total                                      0.512ns (0.434ns logic, 0.078ns route)
                                                       (84.8% logic, 15.2% route)

--------------------------------------------------------------------------------

Paths for end point clk_counter_i/counter_r_9 (SLICE_X46Y69.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.512ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_counter_i/counter_r_9 (FF)
  Destination:          clk_counter_i/counter_r_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.512ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50MHz_s rising at 20.000ns
  Destination Clock:    clk_50MHz_s rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_counter_i/counter_r_9 to clk_counter_i/counter_r_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y69.BQ      Tcko                  0.200   clk_counter_i/counter_r<11>
                                                       clk_counter_i/counter_r_9
    SLICE_X46Y69.B5      net (fanout=2)        0.078   clk_counter_i/counter_r<9>
    SLICE_X46Y69.CLK     Tah         (-Th)    -0.234   clk_counter_i/counter_r<11>
                                                       clk_counter_i/Mcount_counter_r_lut<9>
                                                       clk_counter_i/Mcount_counter_r_cy<11>
                                                       clk_counter_i/counter_r_9
    -------------------------------------------------  ---------------------------
    Total                                      0.512ns (0.434ns logic, 0.078ns route)
                                                       (84.8% logic, 15.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_i_DMC_clkfx = PERIOD TIMEGRP "clk_gen_i_DMC_clkfx" TS_i_clk_pin *
        2.08333333 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_gen_i/DMC/clkout1_buf/I0
  Logical resource: clk_gen_i/DMC/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_gen_i/DMC/clkfx
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: clk_gen_i/dff_out_r/CLK
  Logical resource: clk_gen_i/shift_reg16/SRL16E/CLK
  Location pin: SLICE_X30Y104.CLK
  Clock network: clk_50MHz_s
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: clk_gen_i/dff_out_r/CLK
  Logical resource: clk_gen_i/dff/CK
  Location pin: SLICE_X30Y104.CLK
  Clock network: clk_50MHz_s
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_i_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_i_clk_pin                   |     41.667ns|     32.000ns|     12.031ns|            0|            0|            0|         4483|
| TS_clk_gen_i_DMC_clkfx        |     20.000ns|      5.775ns|          N/A|            0|            0|         4483|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clk          |    5.775|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4483 paths, 0 nets, and 392 connections

Design statistics:
   Minimum period:  32.000ns{1}   (Maximum frequency:  31.250MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Mar 01 09:44:41 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 265 MB



