
W25Q_QSPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000495c  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08004bf4  08004bf4  00005bf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08004c0c  08004c0c  00005c0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  08004c10  08004c10  00005c10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         0000001c  24000000  08004c14  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000094  2400001c  08004c30  0000601c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  240000b0  08004c30  000060b0  2**0
                  ALLOC
  8 .extFlash     0000001b  90000000  90000000  00007000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 .ARM.attributes 0000002e  00000000  00000000  0000701b  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000d202  00000000  00000000  00007049  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00001eaa  00000000  00000000  0001424b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000a58  00000000  00000000  000160f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000007c6  00000000  00000000  00016b50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0000282f  00000000  00000000  00017316  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0000d9df  00000000  00000000  00019b45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001590e4  00000000  00000000  00027524  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00180608  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002900  00000000  00000000  0018064c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006c  00000000  00000000  00182f4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	2400001c 	.word	0x2400001c
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08004bdc 	.word	0x08004bdc

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000020 	.word	0x24000020
 80002d4:	08004bdc 	.word	0x08004bdc

080002d8 <MX_GPIO_Init>:
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 80002d8:	b480      	push	{r7}
 80002da:	b087      	sub	sp, #28
 80002dc:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80002de:	4b30      	ldr	r3, [pc, #192]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 80002e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80002e4:	4a2e      	ldr	r2, [pc, #184]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 80002e6:	f043 0310 	orr.w	r3, r3, #16
 80002ea:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80002ee:	4b2c      	ldr	r3, [pc, #176]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 80002f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80002f4:	f003 0310 	and.w	r3, r3, #16
 80002f8:	617b      	str	r3, [r7, #20]
 80002fa:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80002fc:	4b28      	ldr	r3, [pc, #160]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 80002fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000302:	4a27      	ldr	r2, [pc, #156]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 8000304:	f043 0304 	orr.w	r3, r3, #4
 8000308:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800030c:	4b24      	ldr	r3, [pc, #144]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 800030e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000312:	f003 0304 	and.w	r3, r3, #4
 8000316:	613b      	str	r3, [r7, #16]
 8000318:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800031a:	4b21      	ldr	r3, [pc, #132]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 800031c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000320:	4a1f      	ldr	r2, [pc, #124]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 8000322:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000326:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800032a:	4b1d      	ldr	r3, [pc, #116]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 800032c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000330:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000334:	60fb      	str	r3, [r7, #12]
 8000336:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000338:	4b19      	ldr	r3, [pc, #100]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 800033a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800033e:	4a18      	ldr	r2, [pc, #96]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 8000340:	f043 0302 	orr.w	r3, r3, #2
 8000344:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000348:	4b15      	ldr	r3, [pc, #84]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 800034a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800034e:	f003 0302 	and.w	r3, r3, #2
 8000352:	60bb      	str	r3, [r7, #8]
 8000354:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000356:	4b12      	ldr	r3, [pc, #72]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 8000358:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800035c:	4a10      	ldr	r2, [pc, #64]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 800035e:	f043 0308 	orr.w	r3, r3, #8
 8000362:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000366:	4b0e      	ldr	r3, [pc, #56]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 8000368:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800036c:	f003 0308 	and.w	r3, r3, #8
 8000370:	607b      	str	r3, [r7, #4]
 8000372:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000374:	4b0a      	ldr	r3, [pc, #40]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 8000376:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800037a:	4a09      	ldr	r2, [pc, #36]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 800037c:	f043 0301 	orr.w	r3, r3, #1
 8000380:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000384:	4b06      	ldr	r3, [pc, #24]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 8000386:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800038a:	f003 0301 	and.w	r3, r3, #1
 800038e:	603b      	str	r3, [r7, #0]
 8000390:	683b      	ldr	r3, [r7, #0]

}
 8000392:	bf00      	nop
 8000394:	371c      	adds	r7, #28
 8000396:	46bd      	mov	sp, r7
 8000398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800039c:	4770      	bx	lr
 800039e:	bf00      	nop
 80003a0:	58024400 	.word	0x58024400

080003a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003a4:	b5b0      	push	{r4, r5, r7, lr}
 80003a6:	b084      	sub	sp, #16
 80003a8:	af00      	add	r7, sp, #0
  //uint8_t after[16] = {0};

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80003aa:	f000 f919 	bl	80005e0 <MPU_Config>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80003ae:	4b4a      	ldr	r3, [pc, #296]	@ (80004d8 <main+0x134>)
 80003b0:	695b      	ldr	r3, [r3, #20]
 80003b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80003b6:	2b00      	cmp	r3, #0
 80003b8:	d11b      	bne.n	80003f2 <main+0x4e>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80003ba:	f3bf 8f4f 	dsb	sy
}
 80003be:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80003c0:	f3bf 8f6f 	isb	sy
}
 80003c4:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80003c6:	4b44      	ldr	r3, [pc, #272]	@ (80004d8 <main+0x134>)
 80003c8:	2200      	movs	r2, #0
 80003ca:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80003ce:	f3bf 8f4f 	dsb	sy
}
 80003d2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80003d4:	f3bf 8f6f 	isb	sy
}
 80003d8:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80003da:	4b3f      	ldr	r3, [pc, #252]	@ (80004d8 <main+0x134>)
 80003dc:	695b      	ldr	r3, [r3, #20]
 80003de:	4a3e      	ldr	r2, [pc, #248]	@ (80004d8 <main+0x134>)
 80003e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80003e4:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80003e6:	f3bf 8f4f 	dsb	sy
}
 80003ea:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80003ec:	f3bf 8f6f 	isb	sy
}
 80003f0:	e000      	b.n	80003f4 <main+0x50>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80003f2:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80003f4:	4b38      	ldr	r3, [pc, #224]	@ (80004d8 <main+0x134>)
 80003f6:	695b      	ldr	r3, [r3, #20]
 80003f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d138      	bne.n	8000472 <main+0xce>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8000400:	4b35      	ldr	r3, [pc, #212]	@ (80004d8 <main+0x134>)
 8000402:	2200      	movs	r2, #0
 8000404:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000408:	f3bf 8f4f 	dsb	sy
}
 800040c:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 800040e:	4b32      	ldr	r3, [pc, #200]	@ (80004d8 <main+0x134>)
 8000410:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000414:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000416:	68fb      	ldr	r3, [r7, #12]
 8000418:	0b5b      	lsrs	r3, r3, #13
 800041a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800041e:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000420:	68fb      	ldr	r3, [r7, #12]
 8000422:	08db      	lsrs	r3, r3, #3
 8000424:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000428:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800042a:	68bb      	ldr	r3, [r7, #8]
 800042c:	015a      	lsls	r2, r3, #5
 800042e:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8000432:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000434:	687a      	ldr	r2, [r7, #4]
 8000436:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000438:	4927      	ldr	r1, [pc, #156]	@ (80004d8 <main+0x134>)
 800043a:	4313      	orrs	r3, r2
 800043c:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	1e5a      	subs	r2, r3, #1
 8000444:	607a      	str	r2, [r7, #4]
 8000446:	2b00      	cmp	r3, #0
 8000448:	d1ef      	bne.n	800042a <main+0x86>
    } while(sets-- != 0U);
 800044a:	68bb      	ldr	r3, [r7, #8]
 800044c:	1e5a      	subs	r2, r3, #1
 800044e:	60ba      	str	r2, [r7, #8]
 8000450:	2b00      	cmp	r3, #0
 8000452:	d1e5      	bne.n	8000420 <main+0x7c>
  __ASM volatile ("dsb 0xF":::"memory");
 8000454:	f3bf 8f4f 	dsb	sy
}
 8000458:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 800045a:	4b1f      	ldr	r3, [pc, #124]	@ (80004d8 <main+0x134>)
 800045c:	695b      	ldr	r3, [r3, #20]
 800045e:	4a1e      	ldr	r2, [pc, #120]	@ (80004d8 <main+0x134>)
 8000460:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000464:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000466:	f3bf 8f4f 	dsb	sy
}
 800046a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800046c:	f3bf 8f6f 	isb	sy
}
 8000470:	e000      	b.n	8000474 <main+0xd0>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000472:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000474:	f000 ff8a 	bl	800138c <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000478:	f000 f836 	bl	80004e8 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800047c:	f7ff ff2c 	bl	80002d8 <MX_GPIO_Init>
  MX_QUADSPI_Init();
 8000480:	f000 f8e8 	bl	8000654 <MX_QUADSPI_Init>
//
//  // Cadena base a repetir
//  const char pattern[] = "JULIAN";
//  const size_t pattern_len = sizeof(pattern) - 1; // sin el '\0'
//
  if (QSPI_Set_Status_Config(&hqspi) != HAL_OK) Error_Handler();
 8000484:	4815      	ldr	r0, [pc, #84]	@ (80004dc <main+0x138>)
 8000486:	f000 fd13 	bl	8000eb0 <QSPI_Set_Status_Config>
 800048a:	4603      	mov	r3, r0
 800048c:	2b00      	cmp	r3, #0
 800048e:	d001      	beq.n	8000494 <main+0xf0>
 8000490:	f000 f8d3 	bl	800063a <Error_Handler>
//      if (QSPI_Write_Data_Quad(&hqspi, buffer_test, sizeof(buffer_test),
//                               var * W25Q256JV_SECTOR_SIZE) != HAL_OK)
//          Error_Handler();
//  }
//
  if (QSPI_EnableMemoryMapped_1_4_4(&hqspi) != HAL_OK) Error_Handler();
 8000494:	4811      	ldr	r0, [pc, #68]	@ (80004dc <main+0x138>)
 8000496:	f000 fd43 	bl	8000f20 <QSPI_EnableMemoryMapped_1_4_4>
 800049a:	4603      	mov	r3, r0
 800049c:	2b00      	cmp	r3, #0
 800049e:	d001      	beq.n	80004a4 <main+0x100>
 80004a0:	f000 f8cb 	bl	800063a <Error_Handler>
//          volatile uint32_t flash_address = (uint32_t)&flash_ptr[i];
//          Error_Handler();
//      }
//  }

  memcpy(readbuf, buf, sizeof(buf));
 80004a4:	4a0e      	ldr	r2, [pc, #56]	@ (80004e0 <main+0x13c>)
 80004a6:	4b0f      	ldr	r3, [pc, #60]	@ (80004e4 <main+0x140>)
 80004a8:	4614      	mov	r4, r2
 80004aa:	461d      	mov	r5, r3
 80004ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80004ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80004b0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80004b4:	c403      	stmia	r4!, {r0, r1}
 80004b6:	8022      	strh	r2, [r4, #0]
 80004b8:	3402      	adds	r4, #2
 80004ba:	0c13      	lsrs	r3, r2, #16
 80004bc:	7023      	strb	r3, [r4, #0]
  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 80004be:	2000      	movs	r0, #0
 80004c0:	f000 fe9a 	bl	80011f8 <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 80004c4:	2001      	movs	r0, #1
 80004c6:	f000 fe97 	bl	80011f8 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 80004ca:	2002      	movs	r0, #2
 80004cc:	f000 fe94 	bl	80011f8 <BSP_LED_Init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  HAL_Delay(50);
 80004d0:	2032      	movs	r0, #50	@ 0x32
 80004d2:	f000 ffed 	bl	80014b0 <HAL_Delay>
 80004d6:	e7fb      	b.n	80004d0 <main+0x12c>
 80004d8:	e000ed00 	.word	0xe000ed00
 80004dc:	24000060 	.word	0x24000060
 80004e0:	24000038 	.word	0x24000038
 80004e4:	90000000 	.word	0x90000000

080004e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004e8:	b580      	push	{r7, lr}
 80004ea:	b09c      	sub	sp, #112	@ 0x70
 80004ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80004f2:	224c      	movs	r2, #76	@ 0x4c
 80004f4:	2100      	movs	r1, #0
 80004f6:	4618      	mov	r0, r3
 80004f8:	f004 fb44 	bl	8004b84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004fc:	1d3b      	adds	r3, r7, #4
 80004fe:	2220      	movs	r2, #32
 8000500:	2100      	movs	r1, #0
 8000502:	4618      	mov	r0, r3
 8000504:	f004 fb3e 	bl	8004b84 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000508:	2002      	movs	r0, #2
 800050a:	f001 fb27 	bl	8001b5c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800050e:	2300      	movs	r3, #0
 8000510:	603b      	str	r3, [r7, #0]
 8000512:	4b31      	ldr	r3, [pc, #196]	@ (80005d8 <SystemClock_Config+0xf0>)
 8000514:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000516:	4a30      	ldr	r2, [pc, #192]	@ (80005d8 <SystemClock_Config+0xf0>)
 8000518:	f023 0301 	bic.w	r3, r3, #1
 800051c:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800051e:	4b2e      	ldr	r3, [pc, #184]	@ (80005d8 <SystemClock_Config+0xf0>)
 8000520:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000522:	f003 0301 	and.w	r3, r3, #1
 8000526:	603b      	str	r3, [r7, #0]
 8000528:	4b2c      	ldr	r3, [pc, #176]	@ (80005dc <SystemClock_Config+0xf4>)
 800052a:	699b      	ldr	r3, [r3, #24]
 800052c:	4a2b      	ldr	r2, [pc, #172]	@ (80005dc <SystemClock_Config+0xf4>)
 800052e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000532:	6193      	str	r3, [r2, #24]
 8000534:	4b29      	ldr	r3, [pc, #164]	@ (80005dc <SystemClock_Config+0xf4>)
 8000536:	699b      	ldr	r3, [r3, #24]
 8000538:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800053c:	603b      	str	r3, [r7, #0]
 800053e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000540:	bf00      	nop
 8000542:	4b26      	ldr	r3, [pc, #152]	@ (80005dc <SystemClock_Config+0xf4>)
 8000544:	699b      	ldr	r3, [r3, #24]
 8000546:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800054a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800054e:	d1f8      	bne.n	8000542 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000550:	2301      	movs	r3, #1
 8000552:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000554:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000558:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800055a:	2302      	movs	r3, #2
 800055c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800055e:	2302      	movs	r3, #2
 8000560:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8000562:	2302      	movs	r3, #2
 8000564:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 64;
 8000566:	2340      	movs	r3, #64	@ 0x40
 8000568:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800056a:	2302      	movs	r3, #2
 800056c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800056e:	2304      	movs	r3, #4
 8000570:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000572:	2302      	movs	r3, #2
 8000574:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000576:	230c      	movs	r3, #12
 8000578:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800057a:	2300      	movs	r3, #0
 800057c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800057e:	2300      	movs	r3, #0
 8000580:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000582:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000586:	4618      	mov	r0, r3
 8000588:	f001 ffd8 	bl	800253c <HAL_RCC_OscConfig>
 800058c:	4603      	mov	r3, r0
 800058e:	2b00      	cmp	r3, #0
 8000590:	d001      	beq.n	8000596 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000592:	f000 f852 	bl	800063a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000596:	233f      	movs	r3, #63	@ 0x3f
 8000598:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800059a:	2303      	movs	r3, #3
 800059c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800059e:	2300      	movs	r3, #0
 80005a0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80005a2:	2308      	movs	r3, #8
 80005a4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80005a6:	2340      	movs	r3, #64	@ 0x40
 80005a8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80005aa:	2340      	movs	r3, #64	@ 0x40
 80005ac:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80005ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80005b2:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80005b4:	2340      	movs	r3, #64	@ 0x40
 80005b6:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80005b8:	1d3b      	adds	r3, r7, #4
 80005ba:	2102      	movs	r1, #2
 80005bc:	4618      	mov	r0, r3
 80005be:	f002 fc17 	bl	8002df0 <HAL_RCC_ClockConfig>
 80005c2:	4603      	mov	r3, r0
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d001      	beq.n	80005cc <SystemClock_Config+0xe4>
  {
    Error_Handler();
 80005c8:	f000 f837 	bl	800063a <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 80005cc:	f002 fdc6 	bl	800315c <HAL_RCC_EnableCSS>
}
 80005d0:	bf00      	nop
 80005d2:	3770      	adds	r7, #112	@ 0x70
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd80      	pop	{r7, pc}
 80005d8:	58000400 	.word	0x58000400
 80005dc:	58024800 	.word	0x58024800

080005e0 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b084      	sub	sp, #16
 80005e4:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80005e6:	463b      	mov	r3, r7
 80005e8:	2200      	movs	r2, #0
 80005ea:	601a      	str	r2, [r3, #0]
 80005ec:	605a      	str	r2, [r3, #4]
 80005ee:	609a      	str	r2, [r3, #8]
 80005f0:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80005f2:	f001 f871 	bl	80016d8 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80005f6:	2301      	movs	r3, #1
 80005f8:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80005fa:	2300      	movs	r3, #0
 80005fc:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x90000000;
 80005fe:	f04f 4310 	mov.w	r3, #2415919104	@ 0x90000000
 8000602:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_32MB;
 8000604:	2318      	movs	r3, #24
 8000606:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0;
 8000608:	2300      	movs	r3, #0
 800060a:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800060c:	2300      	movs	r3, #0
 800060e:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8000610:	2303      	movs	r3, #3
 8000612:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000614:	2301      	movs	r3, #1
 8000616:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8000618:	2300      	movs	r3, #0
 800061a:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 800061c:	2301      	movs	r3, #1
 800061e:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8000620:	2301      	movs	r3, #1
 8000622:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000624:	463b      	mov	r3, r7
 8000626:	4618      	mov	r0, r3
 8000628:	f001 f88e 	bl	8001748 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800062c:	2004      	movs	r0, #4
 800062e:	f001 f86b 	bl	8001708 <HAL_MPU_Enable>

}
 8000632:	bf00      	nop
 8000634:	3710      	adds	r7, #16
 8000636:	46bd      	mov	sp, r7
 8000638:	bd80      	pop	{r7, pc}

0800063a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800063a:	b580      	push	{r7, lr}
 800063c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */

  // Si ocurre un error en cualquier paso
  BSP_LED_Off(LED_GREEN);
 800063e:	2000      	movs	r0, #0
 8000640:	f000 fe7a 	bl	8001338 <BSP_LED_Off>
  BSP_LED_Off(LED_YELLOW);
 8000644:	2001      	movs	r0, #1
 8000646:	f000 fe77 	bl	8001338 <BSP_LED_Off>
  BSP_LED_On(LED_RED); // Fallo: LED Rojo Encendido Fijo
 800064a:	2002      	movs	r0, #2
 800064c:	f000 fe4a 	bl	80012e4 <BSP_LED_On>
  while(1){
 8000650:	bf00      	nop
 8000652:	e7fd      	b.n	8000650 <Error_Handler+0x16>

08000654 <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN QUADSPI_Init 0 */
  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */
  /* USER CODE END QUADSPI_Init 1 */
  hqspi.Instance = QUADSPI;
 8000658:	4b12      	ldr	r3, [pc, #72]	@ (80006a4 <MX_QUADSPI_Init+0x50>)
 800065a:	4a13      	ldr	r2, [pc, #76]	@ (80006a8 <MX_QUADSPI_Init+0x54>)
 800065c:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 800065e:	4b11      	ldr	r3, [pc, #68]	@ (80006a4 <MX_QUADSPI_Init+0x50>)
 8000660:	2201      	movs	r2, #1
 8000662:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8000664:	4b0f      	ldr	r3, [pc, #60]	@ (80006a4 <MX_QUADSPI_Init+0x50>)
 8000666:	2204      	movs	r2, #4
 8000668:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 800066a:	4b0e      	ldr	r3, [pc, #56]	@ (80006a4 <MX_QUADSPI_Init+0x50>)
 800066c:	2210      	movs	r2, #16
 800066e:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 24;
 8000670:	4b0c      	ldr	r3, [pc, #48]	@ (80006a4 <MX_QUADSPI_Init+0x50>)
 8000672:	2218      	movs	r2, #24
 8000674:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8000676:	4b0b      	ldr	r3, [pc, #44]	@ (80006a4 <MX_QUADSPI_Init+0x50>)
 8000678:	2200      	movs	r2, #0
 800067a:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 800067c:	4b09      	ldr	r3, [pc, #36]	@ (80006a4 <MX_QUADSPI_Init+0x50>)
 800067e:	2200      	movs	r2, #0
 8000680:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8000682:	4b08      	ldr	r3, [pc, #32]	@ (80006a4 <MX_QUADSPI_Init+0x50>)
 8000684:	2200      	movs	r2, #0
 8000686:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8000688:	4b06      	ldr	r3, [pc, #24]	@ (80006a4 <MX_QUADSPI_Init+0x50>)
 800068a:	2200      	movs	r2, #0
 800068c:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 800068e:	4805      	ldr	r0, [pc, #20]	@ (80006a4 <MX_QUADSPI_Init+0x50>)
 8000690:	f001 fa9e 	bl	8001bd0 <HAL_QSPI_Init>
 8000694:	4603      	mov	r3, r0
 8000696:	2b00      	cmp	r3, #0
 8000698:	d001      	beq.n	800069e <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 800069a:	f7ff ffce 	bl	800063a <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */
  /* USER CODE END QUADSPI_Init 2 */

}
 800069e:	bf00      	nop
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	bf00      	nop
 80006a4:	24000060 	.word	0x24000060
 80006a8:	52005000 	.word	0x52005000

080006ac <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b0bc      	sub	sp, #240	@ 0xf0
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006b4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80006b8:	2200      	movs	r2, #0
 80006ba:	601a      	str	r2, [r3, #0]
 80006bc:	605a      	str	r2, [r3, #4]
 80006be:	609a      	str	r2, [r3, #8]
 80006c0:	60da      	str	r2, [r3, #12]
 80006c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80006c4:	f107 0318 	add.w	r3, r7, #24
 80006c8:	22c0      	movs	r2, #192	@ 0xc0
 80006ca:	2100      	movs	r1, #0
 80006cc:	4618      	mov	r0, r3
 80006ce:	f004 fa59 	bl	8004b84 <memset>
  if(qspiHandle->Instance==QUADSPI)
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	4a55      	ldr	r2, [pc, #340]	@ (800082c <HAL_QSPI_MspInit+0x180>)
 80006d8:	4293      	cmp	r3, r2
 80006da:	f040 80a3 	bne.w	8000824 <HAL_QSPI_MspInit+0x178>
  /* USER CODE BEGIN QUADSPI_MspInit 0 */
  /* USER CODE END QUADSPI_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 80006de:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80006e2:	f04f 0300 	mov.w	r3, #0
 80006e6:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_D1HCLK;
 80006ea:	2300      	movs	r3, #0
 80006ec:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80006ee:	f107 0318 	add.w	r3, r7, #24
 80006f2:	4618      	mov	r0, r3
 80006f4:	f002 fed8 	bl	80034a8 <HAL_RCCEx_PeriphCLKConfig>
 80006f8:	4603      	mov	r3, r0
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d001      	beq.n	8000702 <HAL_QSPI_MspInit+0x56>
    {
      Error_Handler();
 80006fe:	f7ff ff9c 	bl	800063a <Error_Handler>
    }

    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8000702:	4b4b      	ldr	r3, [pc, #300]	@ (8000830 <HAL_QSPI_MspInit+0x184>)
 8000704:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000708:	4a49      	ldr	r2, [pc, #292]	@ (8000830 <HAL_QSPI_MspInit+0x184>)
 800070a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800070e:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8000712:	4b47      	ldr	r3, [pc, #284]	@ (8000830 <HAL_QSPI_MspInit+0x184>)
 8000714:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000718:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800071c:	617b      	str	r3, [r7, #20]
 800071e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000720:	4b43      	ldr	r3, [pc, #268]	@ (8000830 <HAL_QSPI_MspInit+0x184>)
 8000722:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000726:	4a42      	ldr	r2, [pc, #264]	@ (8000830 <HAL_QSPI_MspInit+0x184>)
 8000728:	f043 0310 	orr.w	r3, r3, #16
 800072c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000730:	4b3f      	ldr	r3, [pc, #252]	@ (8000830 <HAL_QSPI_MspInit+0x184>)
 8000732:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000736:	f003 0310 	and.w	r3, r3, #16
 800073a:	613b      	str	r3, [r7, #16]
 800073c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800073e:	4b3c      	ldr	r3, [pc, #240]	@ (8000830 <HAL_QSPI_MspInit+0x184>)
 8000740:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000744:	4a3a      	ldr	r2, [pc, #232]	@ (8000830 <HAL_QSPI_MspInit+0x184>)
 8000746:	f043 0302 	orr.w	r3, r3, #2
 800074a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800074e:	4b38      	ldr	r3, [pc, #224]	@ (8000830 <HAL_QSPI_MspInit+0x184>)
 8000750:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000754:	f003 0302 	and.w	r3, r3, #2
 8000758:	60fb      	str	r3, [r7, #12]
 800075a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800075c:	4b34      	ldr	r3, [pc, #208]	@ (8000830 <HAL_QSPI_MspInit+0x184>)
 800075e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000762:	4a33      	ldr	r2, [pc, #204]	@ (8000830 <HAL_QSPI_MspInit+0x184>)
 8000764:	f043 0308 	orr.w	r3, r3, #8
 8000768:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800076c:	4b30      	ldr	r3, [pc, #192]	@ (8000830 <HAL_QSPI_MspInit+0x184>)
 800076e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000772:	f003 0308 	and.w	r3, r3, #8
 8000776:	60bb      	str	r3, [r7, #8]
 8000778:	68bb      	ldr	r3, [r7, #8]
    PD11     ------> QUADSPI_BK1_IO0
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PB6     ------> QUADSPI_BK1_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800077a:	2304      	movs	r3, #4
 800077c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000780:	2302      	movs	r3, #2
 8000782:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000786:	2300      	movs	r3, #0
 8000788:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800078c:	2303      	movs	r3, #3
 800078e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000792:	2309      	movs	r3, #9
 8000794:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000798:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800079c:	4619      	mov	r1, r3
 800079e:	4825      	ldr	r0, [pc, #148]	@ (8000834 <HAL_QSPI_MspInit+0x188>)
 80007a0:	f001 f812 	bl	80017c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80007a4:	2304      	movs	r3, #4
 80007a6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007aa:	2302      	movs	r3, #2
 80007ac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b0:	2300      	movs	r3, #0
 80007b2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007b6:	2303      	movs	r3, #3
 80007b8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80007bc:	2309      	movs	r3, #9
 80007be:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007c2:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80007c6:	4619      	mov	r1, r3
 80007c8:	481b      	ldr	r0, [pc, #108]	@ (8000838 <HAL_QSPI_MspInit+0x18c>)
 80007ca:	f000 fffd 	bl	80017c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 80007ce:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 80007d2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007d6:	2302      	movs	r3, #2
 80007d8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007dc:	2300      	movs	r3, #0
 80007de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007e2:	2303      	movs	r3, #3
 80007e4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80007e8:	2309      	movs	r3, #9
 80007ea:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80007ee:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80007f2:	4619      	mov	r1, r3
 80007f4:	4811      	ldr	r0, [pc, #68]	@ (800083c <HAL_QSPI_MspInit+0x190>)
 80007f6:	f000 ffe7 	bl	80017c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80007fa:	2340      	movs	r3, #64	@ 0x40
 80007fc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000800:	2302      	movs	r3, #2
 8000802:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000806:	2300      	movs	r3, #0
 8000808:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800080c:	2303      	movs	r3, #3
 800080e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8000812:	230a      	movs	r3, #10
 8000814:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000818:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800081c:	4619      	mov	r1, r3
 800081e:	4806      	ldr	r0, [pc, #24]	@ (8000838 <HAL_QSPI_MspInit+0x18c>)
 8000820:	f000 ffd2 	bl	80017c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */
  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8000824:	bf00      	nop
 8000826:	37f0      	adds	r7, #240	@ 0xf0
 8000828:	46bd      	mov	sp, r7
 800082a:	bd80      	pop	{r7, pc}
 800082c:	52005000 	.word	0x52005000
 8000830:	58024400 	.word	0x58024400
 8000834:	58021000 	.word	0x58021000
 8000838:	58020400 	.word	0x58020400
 800083c:	58020c00 	.word	0x58020c00

08000840 <QSPI_AutoPollingMemReady>:
}

/* USER CODE BEGIN 1 */


HAL_StatusTypeDef QSPI_AutoPollingMemReady(void) {
 8000840:	b580      	push	{r7, lr}
 8000842:	b096      	sub	sp, #88	@ 0x58
 8000844:	af00      	add	r7, sp, #0

	QSPI_CommandTypeDef sCommand = { 0 };
 8000846:	f107 031c 	add.w	r3, r7, #28
 800084a:	2238      	movs	r2, #56	@ 0x38
 800084c:	2100      	movs	r1, #0
 800084e:	4618      	mov	r0, r3
 8000850:	f004 f998 	bl	8004b84 <memset>
	QSPI_AutoPollingTypeDef sConfig = { 0 };
 8000854:	1d3b      	adds	r3, r7, #4
 8000856:	2200      	movs	r2, #0
 8000858:	601a      	str	r2, [r3, #0]
 800085a:	605a      	str	r2, [r3, #4]
 800085c:	609a      	str	r2, [r3, #8]
 800085e:	60da      	str	r2, [r3, #12]
 8000860:	611a      	str	r2, [r3, #16]
 8000862:	615a      	str	r2, [r3, #20]
	HAL_StatusTypeDef ret;

	/* Configure automatic polling mode to wait for memory ready ------ */
	sCommand.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8000864:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000868:	637b      	str	r3, [r7, #52]	@ 0x34
	sCommand.Instruction = W25Q256JV_READ_STATUS_REG1_CMD;
 800086a:	2305      	movs	r3, #5
 800086c:	61fb      	str	r3, [r7, #28]
	sCommand.AddressMode = QSPI_ADDRESS_NONE;
 800086e:	2300      	movs	r3, #0
 8000870:	63bb      	str	r3, [r7, #56]	@ 0x38
	sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000872:	2300      	movs	r3, #0
 8000874:	63fb      	str	r3, [r7, #60]	@ 0x3c
	sCommand.DataMode = QSPI_DATA_1_LINE;
 8000876:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800087a:	643b      	str	r3, [r7, #64]	@ 0x40
	sCommand.DummyCycles = 0;
 800087c:	2300      	movs	r3, #0
 800087e:	633b      	str	r3, [r7, #48]	@ 0x30
	sCommand.DdrMode = QSPI_DDR_MODE_DISABLE;
 8000880:	2300      	movs	r3, #0
 8000882:	64bb      	str	r3, [r7, #72]	@ 0x48
	sCommand.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8000884:	2300      	movs	r3, #0
 8000886:	64fb      	str	r3, [r7, #76]	@ 0x4c
	sCommand.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8000888:	2300      	movs	r3, #0
 800088a:	653b      	str	r3, [r7, #80]	@ 0x50
    sCommand.NbData          = 1;    // IMPORTANTE
 800088c:	2301      	movs	r3, #1
 800088e:	647b      	str	r3, [r7, #68]	@ 0x44

	sConfig.Match = 0x00;
 8000890:	2300      	movs	r3, #0
 8000892:	607b      	str	r3, [r7, #4]
	sConfig.Mask = 0x01;
 8000894:	2301      	movs	r3, #1
 8000896:	60bb      	str	r3, [r7, #8]
	sConfig.MatchMode = QSPI_MATCH_MODE_AND;
 8000898:	2300      	movs	r3, #0
 800089a:	617b      	str	r3, [r7, #20]
	sConfig.StatusBytesSize = 1;
 800089c:	2301      	movs	r3, #1
 800089e:	613b      	str	r3, [r7, #16]
	sConfig.Interval = 0x10;
 80008a0:	2310      	movs	r3, #16
 80008a2:	60fb      	str	r3, [r7, #12]
	sConfig.AutomaticStop = QSPI_AUTOMATIC_STOP_ENABLE;
 80008a4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80008a8:	61bb      	str	r3, [r7, #24]

	if ((ret = HAL_QSPI_AutoPolling(&hqspi, &sCommand, &sConfig,
 80008aa:	1d3a      	adds	r2, r7, #4
 80008ac:	f107 011c 	add.w	r1, r7, #28
 80008b0:	f04f 33ff 	mov.w	r3, #4294967295
 80008b4:	4808      	ldr	r0, [pc, #32]	@ (80008d8 <QSPI_AutoPollingMemReady+0x98>)
 80008b6:	f001 fb8c 	bl	8001fd2 <HAL_QSPI_AutoPolling>
 80008ba:	4603      	mov	r3, r0
 80008bc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 80008c0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d002      	beq.n	80008ce <QSPI_AutoPollingMemReady+0x8e>
				HAL_MAX_DELAY)) != HAL_OK) {
			return ret;
 80008c8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80008cc:	e000      	b.n	80008d0 <QSPI_AutoPollingMemReady+0x90>
		}
	return HAL_OK;
 80008ce:	2300      	movs	r3, #0
}
 80008d0:	4618      	mov	r0, r3
 80008d2:	3758      	adds	r7, #88	@ 0x58
 80008d4:	46bd      	mov	sp, r7
 80008d6:	bd80      	pop	{r7, pc}
 80008d8:	24000060 	.word	0x24000060

080008dc <QSPI_Enable_Quad_Mode>:

    return HAL_OK;
}

HAL_StatusTypeDef QSPI_Enable_Quad_Mode(QSPI_HandleTypeDef *hqspi)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b092      	sub	sp, #72	@ 0x48
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand;
    uint8_t reg_status2 = 0;
 80008e4:	2300      	movs	r3, #0
 80008e6:	73fb      	strb	r3, [r7, #15]

    memset(&sCommand, 0, sizeof(sCommand));
 80008e8:	f107 0310 	add.w	r3, r7, #16
 80008ec:	2238      	movs	r2, #56	@ 0x38
 80008ee:	2100      	movs	r1, #0
 80008f0:	4618      	mov	r0, r3
 80008f2:	f004 f947 	bl	8004b84 <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80008f6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80008fa:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_READ_STATUS_REG2_CMD;
 80008fc:	2335      	movs	r3, #53	@ 0x35
 80008fe:	613b      	str	r3, [r7, #16]
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 8000900:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000904:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000906:	2300      	movs	r3, #0
 8000908:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 800090a:	2300      	movs	r3, #0
 800090c:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DummyCycles       = 0;
 800090e:	2300      	movs	r3, #0
 8000910:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.NbData            = 1;
 8000912:	2301      	movs	r3, #1
 8000914:	63bb      	str	r3, [r7, #56]	@ 0x38


    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
 8000916:	f107 0310 	add.w	r3, r7, #16
 800091a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800091e:	4619      	mov	r1, r3
 8000920:	6878      	ldr	r0, [r7, #4]
 8000922:	f001 f9c9 	bl	8001cb8 <HAL_QSPI_Command>
 8000926:	4603      	mov	r3, r0
 8000928:	2b00      	cmp	r3, #0
 800092a:	d001      	beq.n	8000930 <QSPI_Enable_Quad_Mode+0x54>
 800092c:	2301      	movs	r3, #1
 800092e:	e05f      	b.n	80009f0 <QSPI_Enable_Quad_Mode+0x114>
    if (HAL_QSPI_Receive(hqspi, &reg_status2, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
 8000930:	f107 030f 	add.w	r3, r7, #15
 8000934:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000938:	4619      	mov	r1, r3
 800093a:	6878      	ldr	r0, [r7, #4]
 800093c:	f001 faac 	bl	8001e98 <HAL_QSPI_Receive>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d001      	beq.n	800094a <QSPI_Enable_Quad_Mode+0x6e>
 8000946:	2301      	movs	r3, #1
 8000948:	e052      	b.n	80009f0 <QSPI_Enable_Quad_Mode+0x114>

    if ((reg_status2 & W25Q256JV_STATUS_REG2_QE_MASK) == W25Q256JV_STATUS_REG2_QE_MASK)
 800094a:	7bfb      	ldrb	r3, [r7, #15]
 800094c:	f003 0302 	and.w	r3, r3, #2
 8000950:	2b00      	cmp	r3, #0
 8000952:	d001      	beq.n	8000958 <QSPI_Enable_Quad_Mode+0x7c>
    {
        return HAL_OK;
 8000954:	2300      	movs	r3, #0
 8000956:	e04b      	b.n	80009f0 <QSPI_Enable_Quad_Mode+0x114>
    }

    memset(&sCommand, 0, sizeof(sCommand));   // <--- IMPORTANTE
 8000958:	f107 0310 	add.w	r3, r7, #16
 800095c:	2238      	movs	r2, #56	@ 0x38
 800095e:	2100      	movs	r1, #0
 8000960:	4618      	mov	r0, r3
 8000962:	f004 f90f 	bl	8004b84 <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000966:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800096a:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_WRITE_ENABLE_CMD; // 0x06
 800096c:	2306      	movs	r3, #6
 800096e:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000970:	2300      	movs	r3, #0
 8000972:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000974:	2300      	movs	r3, #0
 8000976:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DataMode          = QSPI_DATA_NONE;
 8000978:	2300      	movs	r3, #0
 800097a:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = 0;
 800097c:	2300      	movs	r3, #0
 800097e:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000980:	2300      	movs	r3, #0
 8000982:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000984:	f107 0310 	add.w	r3, r7, #16
 8000988:	f241 3288 	movw	r2, #5000	@ 0x1388
 800098c:	4619      	mov	r1, r3
 800098e:	6878      	ldr	r0, [r7, #4]
 8000990:	f001 f992 	bl	8001cb8 <HAL_QSPI_Command>
 8000994:	4603      	mov	r3, r0
 8000996:	2b00      	cmp	r3, #0
 8000998:	d001      	beq.n	800099e <QSPI_Enable_Quad_Mode+0xc2>
        return HAL_ERROR;
 800099a:	2301      	movs	r3, #1
 800099c:	e028      	b.n	80009f0 <QSPI_Enable_Quad_Mode+0x114>

    reg_status2 |= W25Q256JV_STATUS_REG2_QE_MASK; // Establecer el Bit QE (0x02)
 800099e:	7bfb      	ldrb	r3, [r7, #15]
 80009a0:	f043 0302 	orr.w	r3, r3, #2
 80009a4:	b2db      	uxtb	r3, r3
 80009a6:	73fb      	strb	r3, [r7, #15]

    sCommand.Instruction       = W25Q256JV_WRITE_STATUS_REG2_CMD;
 80009a8:	2331      	movs	r3, #49	@ 0x31
 80009aa:	613b      	str	r3, [r7, #16]
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 80009ac:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80009b0:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.NbData            = 1;
 80009b2:	2301      	movs	r3, #1
 80009b4:	63bb      	str	r3, [r7, #56]	@ 0x38

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
 80009b6:	f107 0310 	add.w	r3, r7, #16
 80009ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80009be:	4619      	mov	r1, r3
 80009c0:	6878      	ldr	r0, [r7, #4]
 80009c2:	f001 f979 	bl	8001cb8 <HAL_QSPI_Command>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d001      	beq.n	80009d0 <QSPI_Enable_Quad_Mode+0xf4>
 80009cc:	2301      	movs	r3, #1
 80009ce:	e00f      	b.n	80009f0 <QSPI_Enable_Quad_Mode+0x114>
    if (HAL_QSPI_Transmit(hqspi, &reg_status2, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
 80009d0:	f107 030f 	add.w	r3, r7, #15
 80009d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80009d8:	4619      	mov	r1, r3
 80009da:	6878      	ldr	r0, [r7, #4]
 80009dc:	f001 f9ca 	bl	8001d74 <HAL_QSPI_Transmit>
 80009e0:	4603      	mov	r3, r0
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d001      	beq.n	80009ea <QSPI_Enable_Quad_Mode+0x10e>
 80009e6:	2301      	movs	r3, #1
 80009e8:	e002      	b.n	80009f0 <QSPI_Enable_Quad_Mode+0x114>

    return QSPI_AutoPollingMemReady();
 80009ea:	f7ff ff29 	bl	8000840 <QSPI_AutoPollingMemReady>
 80009ee:	4603      	mov	r3, r0
}
 80009f0:	4618      	mov	r0, r3
 80009f2:	3748      	adds	r7, #72	@ 0x48
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd80      	pop	{r7, pc}

080009f8 <QSPI_Software_Reset>:

HAL_StatusTypeDef QSPI_Software_Reset(QSPI_HandleTypeDef *hqspi)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b092      	sub	sp, #72	@ 0x48
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand;
    HAL_StatusTypeDef status;

    memset(&sCommand, 0, sizeof(sCommand));   // <--- IMPORTANTE
 8000a00:	f107 030c 	add.w	r3, r7, #12
 8000a04:	2238      	movs	r2, #56	@ 0x38
 8000a06:	2100      	movs	r1, #0
 8000a08:	4618      	mov	r0, r3
 8000a0a:	f004 f8bb 	bl	8004b84 <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000a0e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000a12:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.Instruction       = W25Q256JV_ENABLE_RESET_CMD;
 8000a14:	2366      	movs	r3, #102	@ 0x66
 8000a16:	60fb      	str	r3, [r7, #12]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.DataMode          = QSPI_DATA_NONE;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DummyCycles       = 0;
 8000a20:	2300      	movs	r3, #0
 8000a22:	623b      	str	r3, [r7, #32]

    status = HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8000a24:	f107 030c 	add.w	r3, r7, #12
 8000a28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	6878      	ldr	r0, [r7, #4]
 8000a30:	f001 f942 	bl	8001cb8 <HAL_QSPI_Command>
 8000a34:	4603      	mov	r3, r0
 8000a36:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (status != HAL_OK) return status;
 8000a3a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d002      	beq.n	8000a48 <QSPI_Software_Reset+0x50>
 8000a42:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000a46:	e016      	b.n	8000a76 <QSPI_Software_Reset+0x7e>

    sCommand.Instruction       = W25Q256JV_RESET_DEVICE_CMD;
 8000a48:	2399      	movs	r3, #153	@ 0x99
 8000a4a:	60fb      	str	r3, [r7, #12]

    status = HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8000a4c:	f107 030c 	add.w	r3, r7, #12
 8000a50:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000a54:	4619      	mov	r1, r3
 8000a56:	6878      	ldr	r0, [r7, #4]
 8000a58:	f001 f92e 	bl	8001cb8 <HAL_QSPI_Command>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (status != HAL_OK) return status;
 8000a62:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d002      	beq.n	8000a70 <QSPI_Software_Reset+0x78>
 8000a6a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000a6e:	e002      	b.n	8000a76 <QSPI_Software_Reset+0x7e>

    return QSPI_AutoPollingMemReady();
 8000a70:	f7ff fee6 	bl	8000840 <QSPI_AutoPollingMemReady>
 8000a74:	4603      	mov	r3, r0
}
 8000a76:	4618      	mov	r0, r3
 8000a78:	3748      	adds	r7, #72	@ 0x48
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}

08000a7e <QSPI_WriteEnable>:

HAL_StatusTypeDef QSPI_WriteEnable(QSPI_HandleTypeDef *hqspi)
{
 8000a7e:	b580      	push	{r7, lr}
 8000a80:	b092      	sub	sp, #72	@ 0x48
 8000a82:	af00      	add	r7, sp, #0
 8000a84:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand;
    uint8_t status;

    if (QSPI_AutoPollingMemReady() != HAL_OK)
 8000a86:	f7ff fedb 	bl	8000840 <QSPI_AutoPollingMemReady>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d001      	beq.n	8000a94 <QSPI_WriteEnable+0x16>
        return HAL_ERROR;
 8000a90:	2301      	movs	r3, #1
 8000a92:	e05d      	b.n	8000b50 <QSPI_WriteEnable+0xd2>

    memset(&sCommand, 0, sizeof(sCommand));
 8000a94:	f107 0310 	add.w	r3, r7, #16
 8000a98:	2238      	movs	r2, #56	@ 0x38
 8000a9a:	2100      	movs	r1, #0
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f004 f871 	bl	8004b84 <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000aa2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000aa6:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_WRITE_ENABLE_CMD; // WRITE ENABLE
 8000aa8:	2306      	movs	r3, #6
 8000aaa:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000aac:	2300      	movs	r3, #0
 8000aae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DataMode          = QSPI_DATA_NONE;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = 0;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000abc:	2300      	movs	r3, #0
 8000abe:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000ac0:	f107 0310 	add.w	r3, r7, #16
 8000ac4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000ac8:	4619      	mov	r1, r3
 8000aca:	6878      	ldr	r0, [r7, #4]
 8000acc:	f001 f8f4 	bl	8001cb8 <HAL_QSPI_Command>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d001      	beq.n	8000ada <QSPI_WriteEnable+0x5c>
        return HAL_ERROR;
 8000ad6:	2301      	movs	r3, #1
 8000ad8:	e03a      	b.n	8000b50 <QSPI_WriteEnable+0xd2>

    // Leer SR1 para confirmar WEL=1
    memset(&sCommand, 0, sizeof(sCommand));
 8000ada:	f107 0310 	add.w	r3, r7, #16
 8000ade:	2238      	movs	r2, #56	@ 0x38
 8000ae0:	2100      	movs	r1, #0
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	f004 f84e 	bl	8004b84 <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000ae8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000aec:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_READ_STATUS_REG1_CMD; // READ STATUS REGISTER-1
 8000aee:	2305      	movs	r3, #5
 8000af0:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000af2:	2300      	movs	r3, #0
 8000af4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 8000af6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000afa:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.NbData            = 1;
 8000afc:	2301      	movs	r3, #1
 8000afe:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.DummyCycles       = 0;
 8000b00:	2300      	movs	r3, #0
 8000b02:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000b04:	2300      	movs	r3, #0
 8000b06:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000b08:	f107 0310 	add.w	r3, r7, #16
 8000b0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000b10:	4619      	mov	r1, r3
 8000b12:	6878      	ldr	r0, [r7, #4]
 8000b14:	f001 f8d0 	bl	8001cb8 <HAL_QSPI_Command>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d001      	beq.n	8000b22 <QSPI_WriteEnable+0xa4>
        return HAL_ERROR;
 8000b1e:	2301      	movs	r3, #1
 8000b20:	e016      	b.n	8000b50 <QSPI_WriteEnable+0xd2>

    if (HAL_QSPI_Receive(hqspi, &status, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000b22:	f107 030f 	add.w	r3, r7, #15
 8000b26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000b2a:	4619      	mov	r1, r3
 8000b2c:	6878      	ldr	r0, [r7, #4]
 8000b2e:	f001 f9b3 	bl	8001e98 <HAL_QSPI_Receive>
 8000b32:	4603      	mov	r3, r0
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d001      	beq.n	8000b3c <QSPI_WriteEnable+0xbe>
        return HAL_ERROR;
 8000b38:	2301      	movs	r3, #1
 8000b3a:	e009      	b.n	8000b50 <QSPI_WriteEnable+0xd2>

    if (!(status & 0x02)) // Bit 1 = WEL
 8000b3c:	7bfb      	ldrb	r3, [r7, #15]
 8000b3e:	f003 0302 	and.w	r3, r3, #2
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d101      	bne.n	8000b4a <QSPI_WriteEnable+0xcc>
        return HAL_ERROR;
 8000b46:	2301      	movs	r3, #1
 8000b48:	e002      	b.n	8000b50 <QSPI_WriteEnable+0xd2>

    return QSPI_AutoPollingMemReady();
 8000b4a:	f7ff fe79 	bl	8000840 <QSPI_AutoPollingMemReady>
 8000b4e:	4603      	mov	r3, r0
}
 8000b50:	4618      	mov	r0, r3
 8000b52:	3748      	adds	r7, #72	@ 0x48
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}

08000b58 <QSPI_Check_4Byte_Mode>:
}



HAL_StatusTypeDef QSPI_Check_4Byte_Mode(QSPI_HandleTypeDef *hqspi, uint8_t *mode)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b092      	sub	sp, #72	@ 0x48
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
 8000b60:	6039      	str	r1, [r7, #0]
    QSPI_CommandTypeDef sCommand;
    uint8_t status_reg3 = 0;
 8000b62:	2300      	movs	r3, #0
 8000b64:	73fb      	strb	r3, [r7, #15]

    if (QSPI_AutoPollingMemReady() != HAL_OK)
 8000b66:	f7ff fe6b 	bl	8000840 <QSPI_AutoPollingMemReady>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d001      	beq.n	8000b74 <QSPI_Check_4Byte_Mode+0x1c>
        return HAL_ERROR;
 8000b70:	2301      	movs	r3, #1
 8000b72:	e03c      	b.n	8000bee <QSPI_Check_4Byte_Mode+0x96>

    memset(&sCommand, 0, sizeof(sCommand));
 8000b74:	f107 0310 	add.w	r3, r7, #16
 8000b78:	2238      	movs	r2, #56	@ 0x38
 8000b7a:	2100      	movs	r1, #0
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f004 f801 	bl	8004b84 <memset>

    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000b82:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b86:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_READ_STATUS_REG3_CMD; // READ STATUS REGISTER-3
 8000b88:	2315      	movs	r3, #21
 8000b8a:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000b90:	2300      	movs	r3, #0
 8000b92:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 8000b94:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000b98:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = 0;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.NbData            = 1;
 8000b9e:	2301      	movs	r3, #1
 8000ba0:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000ba6:	f107 0310 	add.w	r3, r7, #16
 8000baa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000bae:	4619      	mov	r1, r3
 8000bb0:	6878      	ldr	r0, [r7, #4]
 8000bb2:	f001 f881 	bl	8001cb8 <HAL_QSPI_Command>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d001      	beq.n	8000bc0 <QSPI_Check_4Byte_Mode+0x68>
        return HAL_ERROR;
 8000bbc:	2301      	movs	r3, #1
 8000bbe:	e016      	b.n	8000bee <QSPI_Check_4Byte_Mode+0x96>

    if (HAL_QSPI_Receive(hqspi, &status_reg3, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000bc0:	f107 030f 	add.w	r3, r7, #15
 8000bc4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000bc8:	4619      	mov	r1, r3
 8000bca:	6878      	ldr	r0, [r7, #4]
 8000bcc:	f001 f964 	bl	8001e98 <HAL_QSPI_Receive>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d001      	beq.n	8000bda <QSPI_Check_4Byte_Mode+0x82>
        return HAL_ERROR;
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	e009      	b.n	8000bee <QSPI_Check_4Byte_Mode+0x96>

    if (mode != NULL)
 8000bda:	683b      	ldr	r3, [r7, #0]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d005      	beq.n	8000bec <QSPI_Check_4Byte_Mode+0x94>
        *mode = (status_reg3 & 0x01) ? 1 : 0;
 8000be0:	7bfb      	ldrb	r3, [r7, #15]
 8000be2:	f003 0301 	and.w	r3, r3, #1
 8000be6:	b2da      	uxtb	r2, r3
 8000be8:	683b      	ldr	r3, [r7, #0]
 8000bea:	701a      	strb	r2, [r3, #0]

    return HAL_OK;
 8000bec:	2300      	movs	r3, #0
}
 8000bee:	4618      	mov	r0, r3
 8000bf0:	3748      	adds	r7, #72	@ 0x48
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}

08000bf6 <QSPI_Check_BP>:
 * @param hqspi Puntero al manejador QSPI.
 * @param bp_value Puntero donde se almacenar el valor de los bits BP (0x3C).
 * @retval HAL_StatusTypeDef Estado de la operacin.
 */
HAL_StatusTypeDef QSPI_Check_BP(QSPI_HandleTypeDef *hqspi, uint8_t *bp_value)
{
 8000bf6:	b580      	push	{r7, lr}
 8000bf8:	b092      	sub	sp, #72	@ 0x48
 8000bfa:	af00      	add	r7, sp, #0
 8000bfc:	6078      	str	r0, [r7, #4]
 8000bfe:	6039      	str	r1, [r7, #0]
    QSPI_CommandTypeDef sCommand;
    uint8_t status_reg = 0;
 8000c00:	2300      	movs	r3, #0
 8000c02:	72fb      	strb	r3, [r7, #11]
    HAL_StatusTypeDef status;

    // 1. Esperar a que el chip no est ocupado antes de enviar un comando.
    if (QSPI_AutoPollingMemReady() != HAL_OK)
 8000c04:	f7ff fe1c 	bl	8000840 <QSPI_AutoPollingMemReady>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d001      	beq.n	8000c12 <QSPI_Check_BP+0x1c>
        return HAL_ERROR;
 8000c0e:	2301      	movs	r3, #1
 8000c10:	e043      	b.n	8000c9a <QSPI_Check_BP+0xa4>

    // 2. Configurar el comando para leer el Registro de Estado 1 (0x05)
    memset(&sCommand, 0, sizeof(sCommand));
 8000c12:	f107 030c 	add.w	r3, r7, #12
 8000c16:	2238      	movs	r2, #56	@ 0x38
 8000c18:	2100      	movs	r1, #0
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f003 ffb2 	bl	8004b84 <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000c20:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c24:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.Instruction       = W25Q256JV_READ_STATUS_REG1_CMD; // READ STATUS REGISTER 1
 8000c26:	2305      	movs	r3, #5
 8000c28:	60fb      	str	r3, [r7, #12]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 8000c32:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000c36:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DummyCycles       = 0;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	623b      	str	r3, [r7, #32]
    sCommand.NbData            = 1;
 8000c3c:	2301      	movs	r3, #1
 8000c3e:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000c40:	2300      	movs	r3, #0
 8000c42:	643b      	str	r3, [r7, #64]	@ 0x40

    // 3. Enviar el comando
    status = HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8000c44:	f107 030c 	add.w	r3, r7, #12
 8000c48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000c4c:	4619      	mov	r1, r3
 8000c4e:	6878      	ldr	r0, [r7, #4]
 8000c50:	f001 f832 	bl	8001cb8 <HAL_QSPI_Command>
 8000c54:	4603      	mov	r3, r0
 8000c56:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (status != HAL_OK)
 8000c5a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d002      	beq.n	8000c68 <QSPI_Check_BP+0x72>
        return status;
 8000c62:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000c66:	e018      	b.n	8000c9a <QSPI_Check_BP+0xa4>

    // 4. Recibir el valor del registro de estado (SR1)
    status = HAL_QSPI_Receive(hqspi, &status_reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8000c68:	f107 030b 	add.w	r3, r7, #11
 8000c6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000c70:	4619      	mov	r1, r3
 8000c72:	6878      	ldr	r0, [r7, #4]
 8000c74:	f001 f910 	bl	8001e98 <HAL_QSPI_Receive>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (status != HAL_OK)
 8000c7e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d002      	beq.n	8000c8c <QSPI_Check_BP+0x96>
        return status;
 8000c86:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000c8a:	e006      	b.n	8000c9a <QSPI_Check_BP+0xa4>

    // 5. Aplicar la mscara para obtener solo los bits BP
    // W25Q256JV_SR1_BP es 0x3C (0011 1100)
    *bp_value = status_reg & W25Q256JV_SR1_BP;
 8000c8c:	7afb      	ldrb	r3, [r7, #11]
 8000c8e:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8000c92:	b2da      	uxtb	r2, r3
 8000c94:	683b      	ldr	r3, [r7, #0]
 8000c96:	701a      	strb	r2, [r3, #0]

    return HAL_OK;
 8000c98:	2300      	movs	r3, #0
}
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	3748      	adds	r7, #72	@ 0x48
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}

08000ca2 <QSPI_Clear_All_BP>:
 * @brief Desactiva todos los bits de proteccin de bloques (BP3..BP0) en el Status Register 1.
 * @param hqspi Puntero al manejador QSPI.
 * @retval HAL_StatusTypeDef HAL_OK si tuvo xito, HAL_ERROR de lo contrario.
 */
HAL_StatusTypeDef QSPI_Clear_All_BP(QSPI_HandleTypeDef *hqspi)
{
 8000ca2:	b580      	push	{r7, lr}
 8000ca4:	b084      	sub	sp, #16
 8000ca6:	af00      	add	r7, sp, #0
 8000ca8:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status;
    uint8_t bp_value = 0;
 8000caa:	2300      	movs	r3, #0
 8000cac:	737b      	strb	r3, [r7, #13]

    // 1 Leer el valor actual de los BP
    status = QSPI_Check_BP(hqspi, &bp_value);
 8000cae:	f107 030d 	add.w	r3, r7, #13
 8000cb2:	4619      	mov	r1, r3
 8000cb4:	6878      	ldr	r0, [r7, #4]
 8000cb6:	f7ff ff9e 	bl	8000bf6 <QSPI_Check_BP>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) return status;
 8000cbe:	7bfb      	ldrb	r3, [r7, #15]
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d001      	beq.n	8000cc8 <QSPI_Clear_All_BP+0x26>
 8000cc4:	7bfb      	ldrb	r3, [r7, #15]
 8000cc6:	e01c      	b.n	8000d02 <QSPI_Clear_All_BP+0x60>

    // 2 Revisar si ya estn en 0, si es as no hace falta escribir
    if (bp_value == 0) return HAL_OK;
 8000cc8:	7b7b      	ldrb	r3, [r7, #13]
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d101      	bne.n	8000cd2 <QSPI_Clear_All_BP+0x30>
 8000cce:	2300      	movs	r3, #0
 8000cd0:	e017      	b.n	8000d02 <QSPI_Clear_All_BP+0x60>

    // 3 Escribir 0 en el Status Register 1, solo en los bits BP
    uint8_t sr1_value = 0;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	73bb      	strb	r3, [r7, #14]

    status = QSPI_Write_Status_Reg1(hqspi, sr1_value);
 8000cd6:	7bbb      	ldrb	r3, [r7, #14]
 8000cd8:	4619      	mov	r1, r3
 8000cda:	6878      	ldr	r0, [r7, #4]
 8000cdc:	f000 f85f 	bl	8000d9e <QSPI_Write_Status_Reg1>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) return status;
 8000ce4:	7bfb      	ldrb	r3, [r7, #15]
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d001      	beq.n	8000cee <QSPI_Clear_All_BP+0x4c>
 8000cea:	7bfb      	ldrb	r3, [r7, #15]
 8000cec:	e009      	b.n	8000d02 <QSPI_Clear_All_BP+0x60>

    // 4 Esperar a que la memoria est lista
    status = QSPI_AutoPollingMemReady();
 8000cee:	f7ff fda7 	bl	8000840 <QSPI_AutoPollingMemReady>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) return status;
 8000cf6:	7bfb      	ldrb	r3, [r7, #15]
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d001      	beq.n	8000d00 <QSPI_Clear_All_BP+0x5e>
 8000cfc:	7bfb      	ldrb	r3, [r7, #15]
 8000cfe:	e000      	b.n	8000d02 <QSPI_Clear_All_BP+0x60>

    return HAL_OK;
 8000d00:	2300      	movs	r3, #0
}
 8000d02:	4618      	mov	r0, r3
 8000d04:	3710      	adds	r7, #16
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}

08000d0a <QSPI_Enter_4Byte_Mode>:

HAL_StatusTypeDef QSPI_Enter_4Byte_Mode(QSPI_HandleTypeDef *hqspi)
{
 8000d0a:	b580      	push	{r7, lr}
 8000d0c:	b092      	sub	sp, #72	@ 0x48
 8000d0e:	af00      	add	r7, sp, #0
 8000d10:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand;

    if (QSPI_AutoPollingMemReady() != HAL_OK)
 8000d12:	f7ff fd95 	bl	8000840 <QSPI_AutoPollingMemReady>
 8000d16:	4603      	mov	r3, r0
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d001      	beq.n	8000d20 <QSPI_Enter_4Byte_Mode+0x16>
        return HAL_ERROR;
 8000d1c:	2301      	movs	r3, #1
 8000d1e:	e03a      	b.n	8000d96 <QSPI_Enter_4Byte_Mode+0x8c>

    memset(&sCommand, 0, sizeof(sCommand));
 8000d20:	f107 0310 	add.w	r3, r7, #16
 8000d24:	2238      	movs	r2, #56	@ 0x38
 8000d26:	2100      	movs	r1, #0
 8000d28:	4618      	mov	r0, r3
 8000d2a:	f003 ff2b 	bl	8004b84 <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000d2e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d32:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_ENTER_4BYTE_ADDRESS_MODE_CMD; // ENTER 4-BYTE ADDRESS MODE
 8000d34:	23b7      	movs	r3, #183	@ 0xb7
 8000d36:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DataMode          = QSPI_DATA_NONE;
 8000d40:	2300      	movs	r3, #0
 8000d42:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = 0;
 8000d44:	2300      	movs	r3, #0
 8000d46:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000d4c:	f107 0310 	add.w	r3, r7, #16
 8000d50:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000d54:	4619      	mov	r1, r3
 8000d56:	6878      	ldr	r0, [r7, #4]
 8000d58:	f000 ffae 	bl	8001cb8 <HAL_QSPI_Command>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d001      	beq.n	8000d66 <QSPI_Enter_4Byte_Mode+0x5c>
        return HAL_ERROR;
 8000d62:	2301      	movs	r3, #1
 8000d64:	e017      	b.n	8000d96 <QSPI_Enter_4Byte_Mode+0x8c>

    if (QSPI_AutoPollingMemReady() != HAL_OK)
 8000d66:	f7ff fd6b 	bl	8000840 <QSPI_AutoPollingMemReady>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d001      	beq.n	8000d74 <QSPI_Enter_4Byte_Mode+0x6a>
        return HAL_ERROR;
 8000d70:	2301      	movs	r3, #1
 8000d72:	e010      	b.n	8000d96 <QSPI_Enter_4Byte_Mode+0x8c>

    uint8_t ads = 0;
 8000d74:	2300      	movs	r3, #0
 8000d76:	73fb      	strb	r3, [r7, #15]
    if (QSPI_Check_4Byte_Mode(hqspi, &ads) == HAL_OK && ads == 1)
 8000d78:	f107 030f 	add.w	r3, r7, #15
 8000d7c:	4619      	mov	r1, r3
 8000d7e:	6878      	ldr	r0, [r7, #4]
 8000d80:	f7ff feea 	bl	8000b58 <QSPI_Check_4Byte_Mode>
 8000d84:	4603      	mov	r3, r0
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d104      	bne.n	8000d94 <QSPI_Enter_4Byte_Mode+0x8a>
 8000d8a:	7bfb      	ldrb	r3, [r7, #15]
 8000d8c:	2b01      	cmp	r3, #1
 8000d8e:	d101      	bne.n	8000d94 <QSPI_Enter_4Byte_Mode+0x8a>
        return HAL_OK;
 8000d90:	2300      	movs	r3, #0
 8000d92:	e000      	b.n	8000d96 <QSPI_Enter_4Byte_Mode+0x8c>

    return HAL_ERROR;
 8000d94:	2301      	movs	r3, #1
}
 8000d96:	4618      	mov	r0, r3
 8000d98:	3748      	adds	r7, #72	@ 0x48
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}

08000d9e <QSPI_Write_Status_Reg1>:

    return HAL_ERROR;
}

HAL_StatusTypeDef QSPI_Write_Status_Reg1(QSPI_HandleTypeDef *hqspi, uint8_t value)
{
 8000d9e:	b580      	push	{r7, lr}
 8000da0:	b090      	sub	sp, #64	@ 0x40
 8000da2:	af00      	add	r7, sp, #0
 8000da4:	6078      	str	r0, [r7, #4]
 8000da6:	460b      	mov	r3, r1
 8000da8:	70fb      	strb	r3, [r7, #3]
    QSPI_CommandTypeDef sCommand;

    if (QSPI_WriteEnable(hqspi) != HAL_OK)
 8000daa:	6878      	ldr	r0, [r7, #4]
 8000dac:	f7ff fe67 	bl	8000a7e <QSPI_WriteEnable>
 8000db0:	4603      	mov	r3, r0
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d001      	beq.n	8000dba <QSPI_Write_Status_Reg1+0x1c>
        return HAL_ERROR;
 8000db6:	2301      	movs	r3, #1
 8000db8:	e032      	b.n	8000e20 <QSPI_Write_Status_Reg1+0x82>

    memset(&sCommand, 0, sizeof(sCommand));
 8000dba:	f107 0308 	add.w	r3, r7, #8
 8000dbe:	2238      	movs	r2, #56	@ 0x38
 8000dc0:	2100      	movs	r1, #0
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f003 fede 	bl	8004b84 <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000dc8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000dcc:	623b      	str	r3, [r7, #32]
    sCommand.Instruction       = W25Q256JV_WRITE_STATUS_REG1_CMD; // 0x01
 8000dce:	2301      	movs	r3, #1
 8000dd0:	60bb      	str	r3, [r7, #8]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 8000dda:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000dde:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.NbData            = 1;
 8000de0:	2301      	movs	r3, #1
 8000de2:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DummyCycles       = 0;
 8000de4:	2300      	movs	r3, #0
 8000de6:	61fb      	str	r3, [r7, #28]

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000de8:	f107 0308 	add.w	r3, r7, #8
 8000dec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000df0:	4619      	mov	r1, r3
 8000df2:	6878      	ldr	r0, [r7, #4]
 8000df4:	f000 ff60 	bl	8001cb8 <HAL_QSPI_Command>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d001      	beq.n	8000e02 <QSPI_Write_Status_Reg1+0x64>
        return HAL_ERROR;
 8000dfe:	2301      	movs	r3, #1
 8000e00:	e00e      	b.n	8000e20 <QSPI_Write_Status_Reg1+0x82>

    if (HAL_QSPI_Transmit(hqspi, &value, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000e02:	1cfb      	adds	r3, r7, #3
 8000e04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000e08:	4619      	mov	r1, r3
 8000e0a:	6878      	ldr	r0, [r7, #4]
 8000e0c:	f000 ffb2 	bl	8001d74 <HAL_QSPI_Transmit>
 8000e10:	4603      	mov	r3, r0
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d001      	beq.n	8000e1a <QSPI_Write_Status_Reg1+0x7c>
        return HAL_ERROR;
 8000e16:	2301      	movs	r3, #1
 8000e18:	e002      	b.n	8000e20 <QSPI_Write_Status_Reg1+0x82>

    return QSPI_AutoPollingMemReady();
 8000e1a:	f7ff fd11 	bl	8000840 <QSPI_AutoPollingMemReady>
 8000e1e:	4603      	mov	r3, r0
}
 8000e20:	4618      	mov	r0, r3
 8000e22:	3740      	adds	r7, #64	@ 0x40
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}

08000e28 <QSPI_Clear_CMP>:

    return QSPI_AutoPollingMemReady();
}

HAL_StatusTypeDef QSPI_Clear_CMP(QSPI_HandleTypeDef *hqspi)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b092      	sub	sp, #72	@ 0x48
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand;
    uint8_t data[2];

    // SR1 = 0x00  sin BP, sin TB
    // SR2 = 0x02  QE=1, CMP=0
    data[0] = 0x00;
 8000e30:	2300      	movs	r3, #0
 8000e32:	733b      	strb	r3, [r7, #12]
    data[1] = 0x02;
 8000e34:	2302      	movs	r3, #2
 8000e36:	737b      	strb	r3, [r7, #13]

    if (QSPI_WriteEnable(hqspi) != HAL_OK)
 8000e38:	6878      	ldr	r0, [r7, #4]
 8000e3a:	f7ff fe20 	bl	8000a7e <QSPI_WriteEnable>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d001      	beq.n	8000e48 <QSPI_Clear_CMP+0x20>
        return HAL_ERROR;
 8000e44:	2301      	movs	r3, #1
 8000e46:	e02f      	b.n	8000ea8 <QSPI_Clear_CMP+0x80>

    memset(&sCommand, 0, sizeof(sCommand));
 8000e48:	f107 0310 	add.w	r3, r7, #16
 8000e4c:	2238      	movs	r2, #56	@ 0x38
 8000e4e:	2100      	movs	r1, #0
 8000e50:	4618      	mov	r0, r3
 8000e52:	f003 fe97 	bl	8004b84 <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000e56:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e5a:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_WRITE_STATUS_REG1_CMD; // Write SR1+SR2 juntos
 8000e5c:	2301      	movs	r3, #1
 8000e5e:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000e60:	2300      	movs	r3, #0
 8000e62:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 8000e64:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000e68:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.NbData            = 2;
 8000e6a:	2302      	movs	r3, #2
 8000e6c:	63bb      	str	r3, [r7, #56]	@ 0x38

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000e6e:	f107 0310 	add.w	r3, r7, #16
 8000e72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000e76:	4619      	mov	r1, r3
 8000e78:	6878      	ldr	r0, [r7, #4]
 8000e7a:	f000 ff1d 	bl	8001cb8 <HAL_QSPI_Command>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d001      	beq.n	8000e88 <QSPI_Clear_CMP+0x60>
        return HAL_ERROR;
 8000e84:	2301      	movs	r3, #1
 8000e86:	e00f      	b.n	8000ea8 <QSPI_Clear_CMP+0x80>

    if (HAL_QSPI_Transmit(hqspi, data, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000e88:	f107 030c 	add.w	r3, r7, #12
 8000e8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000e90:	4619      	mov	r1, r3
 8000e92:	6878      	ldr	r0, [r7, #4]
 8000e94:	f000 ff6e 	bl	8001d74 <HAL_QSPI_Transmit>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d001      	beq.n	8000ea2 <QSPI_Clear_CMP+0x7a>
        return HAL_ERROR;
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	e002      	b.n	8000ea8 <QSPI_Clear_CMP+0x80>

    return QSPI_AutoPollingMemReady();
 8000ea2:	f7ff fccd 	bl	8000840 <QSPI_AutoPollingMemReady>
 8000ea6:	4603      	mov	r3, r0
}
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	3748      	adds	r7, #72	@ 0x48
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}

08000eb0 <QSPI_Set_Status_Config>:

HAL_StatusTypeDef QSPI_Set_Status_Config(QSPI_HandleTypeDef *hqspi)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b084      	sub	sp, #16
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
	uint8_t status = 0;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	73fb      	strb	r3, [r7, #15]

	status = QSPI_Software_Reset(hqspi);
 8000ebc:	6878      	ldr	r0, [r7, #4]
 8000ebe:	f7ff fd9b 	bl	80009f8 <QSPI_Software_Reset>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 8000ec6:	7bfb      	ldrb	r3, [r7, #15]
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d001      	beq.n	8000ed0 <QSPI_Set_Status_Config+0x20>
 8000ecc:	7bfb      	ldrb	r3, [r7, #15]
 8000ece:	e023      	b.n	8000f18 <QSPI_Set_Status_Config+0x68>
	status = QSPI_Clear_All_BP(hqspi);
 8000ed0:	6878      	ldr	r0, [r7, #4]
 8000ed2:	f7ff fee6 	bl	8000ca2 <QSPI_Clear_All_BP>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 8000eda:	7bfb      	ldrb	r3, [r7, #15]
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d001      	beq.n	8000ee4 <QSPI_Set_Status_Config+0x34>
 8000ee0:	7bfb      	ldrb	r3, [r7, #15]
 8000ee2:	e019      	b.n	8000f18 <QSPI_Set_Status_Config+0x68>
	status = QSPI_Enter_4Byte_Mode(hqspi);
 8000ee4:	6878      	ldr	r0, [r7, #4]
 8000ee6:	f7ff ff10 	bl	8000d0a <QSPI_Enter_4Byte_Mode>
 8000eea:	4603      	mov	r3, r0
 8000eec:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 8000eee:	7bfb      	ldrb	r3, [r7, #15]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d001      	beq.n	8000ef8 <QSPI_Set_Status_Config+0x48>
 8000ef4:	7bfb      	ldrb	r3, [r7, #15]
 8000ef6:	e00f      	b.n	8000f18 <QSPI_Set_Status_Config+0x68>
	status = QSPI_Enable_Quad_Mode(hqspi);
 8000ef8:	6878      	ldr	r0, [r7, #4]
 8000efa:	f7ff fcef 	bl	80008dc <QSPI_Enable_Quad_Mode>
 8000efe:	4603      	mov	r3, r0
 8000f00:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 8000f02:	7bfb      	ldrb	r3, [r7, #15]
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d001      	beq.n	8000f0c <QSPI_Set_Status_Config+0x5c>
 8000f08:	7bfb      	ldrb	r3, [r7, #15]
 8000f0a:	e005      	b.n	8000f18 <QSPI_Set_Status_Config+0x68>
	status = QSPI_Clear_CMP(hqspi);
 8000f0c:	6878      	ldr	r0, [r7, #4]
 8000f0e:	f7ff ff8b 	bl	8000e28 <QSPI_Clear_CMP>
 8000f12:	4603      	mov	r3, r0
 8000f14:	73fb      	strb	r3, [r7, #15]

	return status;
 8000f16:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f18:	4618      	mov	r0, r3
 8000f1a:	3710      	adds	r7, #16
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}

08000f20 <QSPI_EnableMemoryMapped_1_4_4>:
    /* --- Habilitar modo Memory-Mapped --- */
    return HAL_QSPI_MemoryMapped(hqspi, &sCommand, &sMemMappedCfg);
}

HAL_StatusTypeDef QSPI_EnableMemoryMapped_1_4_4(QSPI_HandleTypeDef *hqspi)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b092      	sub	sp, #72	@ 0x48
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand = {0};
 8000f28:	f107 0310 	add.w	r3, r7, #16
 8000f2c:	2238      	movs	r2, #56	@ 0x38
 8000f2e:	2100      	movs	r1, #0
 8000f30:	4618      	mov	r0, r3
 8000f32:	f003 fe27 	bl	8004b84 <memset>
    QSPI_MemoryMappedTypeDef sMemMappedCfg = {0};
 8000f36:	f107 0308 	add.w	r3, r7, #8
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	601a      	str	r2, [r3, #0]
 8000f3e:	605a      	str	r2, [r3, #4]

    /* --- Configuracin del comando --- */
    sCommand.InstructionMode      = QSPI_INSTRUCTION_1_LINE;  // opcode en 1 lnea
 8000f40:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000f44:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction          = 0xEC;                     // Fast Read Quad I/O (4-byte)
 8000f46:	23ec      	movs	r3, #236	@ 0xec
 8000f48:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode          = QSPI_ADDRESS_4_LINES;     // direccin en 4 lneas
 8000f4a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000f4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AddressSize          = QSPI_ADDRESS_32_BITS;
 8000f50:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000f54:	61fb      	str	r3, [r7, #28]
    sCommand.AlternateByteMode    = QSPI_ALTERNATE_BYTES_4_LINES; // modo bits en 4 lneas
 8000f56:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000f5a:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.AlternateBytesSize   = QSPI_ALTERNATE_BYTES_8_BITS;  // 8 bits de modo (generalmente 0x00)
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	623b      	str	r3, [r7, #32]
    sCommand.AlternateBytes       = 0x00;                      // modo bits = 0
 8000f60:	2300      	movs	r3, #0
 8000f62:	61bb      	str	r3, [r7, #24]
    sCommand.DataMode             = QSPI_DATA_4_LINES;
 8000f64:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8000f68:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles          = 4;                         // segn datasheet Winbond (6 dummy tpicos)
 8000f6a:	2304      	movs	r3, #4
 8000f6c:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.DdrMode              = QSPI_DDR_MODE_DISABLE;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	63fb      	str	r3, [r7, #60]	@ 0x3c
    sCommand.SIOOMode             = QSPI_SIOO_INST_EVERY_CMD;
 8000f72:	2300      	movs	r3, #0
 8000f74:	647b      	str	r3, [r7, #68]	@ 0x44

    /* --- Configuracin de memory-mapped --- */
    sMemMappedCfg.TimeOutActivation = QSPI_TIMEOUT_COUNTER_DISABLE;
 8000f76:	2300      	movs	r3, #0
 8000f78:	60fb      	str	r3, [r7, #12]
    sMemMappedCfg.TimeOutPeriod     = 0;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	60bb      	str	r3, [r7, #8]

    /* --- Habilitar modo Memory-Mapped --- */
    return HAL_QSPI_MemoryMapped(hqspi, &sCommand, &sMemMappedCfg);
 8000f7e:	f107 0208 	add.w	r2, r7, #8
 8000f82:	f107 0310 	add.w	r3, r7, #16
 8000f86:	4619      	mov	r1, r3
 8000f88:	6878      	ldr	r0, [r7, #4]
 8000f8a:	f001 f899 	bl	80020c0 <HAL_QSPI_MemoryMapped>
 8000f8e:	4603      	mov	r3, r0
}
 8000f90:	4618      	mov	r0, r3
 8000f92:	3748      	adds	r7, #72	@ 0x48
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}

08000f98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	b083      	sub	sp, #12
 8000f9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f9e:	4b0a      	ldr	r3, [pc, #40]	@ (8000fc8 <HAL_MspInit+0x30>)
 8000fa0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000fa4:	4a08      	ldr	r2, [pc, #32]	@ (8000fc8 <HAL_MspInit+0x30>)
 8000fa6:	f043 0302 	orr.w	r3, r3, #2
 8000faa:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000fae:	4b06      	ldr	r3, [pc, #24]	@ (8000fc8 <HAL_MspInit+0x30>)
 8000fb0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000fb4:	f003 0302 	and.w	r3, r3, #2
 8000fb8:	607b      	str	r3, [r7, #4]
 8000fba:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fbc:	bf00      	nop
 8000fbe:	370c      	adds	r7, #12
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr
 8000fc8:	58024400 	.word	0x58024400

08000fcc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8000fd0:	f002 fa4e 	bl	8003470 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000fd4:	bf00      	nop
 8000fd6:	e7fd      	b.n	8000fd4 <NMI_Handler+0x8>

08000fd8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fdc:	bf00      	nop
 8000fde:	e7fd      	b.n	8000fdc <HardFault_Handler+0x4>

08000fe0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fe4:	bf00      	nop
 8000fe6:	e7fd      	b.n	8000fe4 <MemManage_Handler+0x4>

08000fe8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fec:	bf00      	nop
 8000fee:	e7fd      	b.n	8000fec <BusFault_Handler+0x4>

08000ff0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ff4:	bf00      	nop
 8000ff6:	e7fd      	b.n	8000ff4 <UsageFault_Handler+0x4>

08000ff8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ffc:	bf00      	nop
 8000ffe:	46bd      	mov	sp, r7
 8001000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001004:	4770      	bx	lr

08001006 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001006:	b480      	push	{r7}
 8001008:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800100a:	bf00      	nop
 800100c:	46bd      	mov	sp, r7
 800100e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001012:	4770      	bx	lr

08001014 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001014:	b480      	push	{r7}
 8001016:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001018:	bf00      	nop
 800101a:	46bd      	mov	sp, r7
 800101c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001020:	4770      	bx	lr

08001022 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001022:	b580      	push	{r7, lr}
 8001024:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001026:	f000 fa23 	bl	8001470 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800102a:	bf00      	nop
 800102c:	bd80      	pop	{r7, pc}
	...

08001030 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001034:	4b43      	ldr	r3, [pc, #268]	@ (8001144 <SystemInit+0x114>)
 8001036:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800103a:	4a42      	ldr	r2, [pc, #264]	@ (8001144 <SystemInit+0x114>)
 800103c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001040:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001044:	4b40      	ldr	r3, [pc, #256]	@ (8001148 <SystemInit+0x118>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	f003 030f 	and.w	r3, r3, #15
 800104c:	2b06      	cmp	r3, #6
 800104e:	d807      	bhi.n	8001060 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001050:	4b3d      	ldr	r3, [pc, #244]	@ (8001148 <SystemInit+0x118>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	f023 030f 	bic.w	r3, r3, #15
 8001058:	4a3b      	ldr	r2, [pc, #236]	@ (8001148 <SystemInit+0x118>)
 800105a:	f043 0307 	orr.w	r3, r3, #7
 800105e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001060:	4b3a      	ldr	r3, [pc, #232]	@ (800114c <SystemInit+0x11c>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	4a39      	ldr	r2, [pc, #228]	@ (800114c <SystemInit+0x11c>)
 8001066:	f043 0301 	orr.w	r3, r3, #1
 800106a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800106c:	4b37      	ldr	r3, [pc, #220]	@ (800114c <SystemInit+0x11c>)
 800106e:	2200      	movs	r2, #0
 8001070:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001072:	4b36      	ldr	r3, [pc, #216]	@ (800114c <SystemInit+0x11c>)
 8001074:	681a      	ldr	r2, [r3, #0]
 8001076:	4935      	ldr	r1, [pc, #212]	@ (800114c <SystemInit+0x11c>)
 8001078:	4b35      	ldr	r3, [pc, #212]	@ (8001150 <SystemInit+0x120>)
 800107a:	4013      	ands	r3, r2
 800107c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800107e:	4b32      	ldr	r3, [pc, #200]	@ (8001148 <SystemInit+0x118>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	f003 0308 	and.w	r3, r3, #8
 8001086:	2b00      	cmp	r3, #0
 8001088:	d007      	beq.n	800109a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800108a:	4b2f      	ldr	r3, [pc, #188]	@ (8001148 <SystemInit+0x118>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	f023 030f 	bic.w	r3, r3, #15
 8001092:	4a2d      	ldr	r2, [pc, #180]	@ (8001148 <SystemInit+0x118>)
 8001094:	f043 0307 	orr.w	r3, r3, #7
 8001098:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800109a:	4b2c      	ldr	r3, [pc, #176]	@ (800114c <SystemInit+0x11c>)
 800109c:	2200      	movs	r2, #0
 800109e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80010a0:	4b2a      	ldr	r3, [pc, #168]	@ (800114c <SystemInit+0x11c>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80010a6:	4b29      	ldr	r3, [pc, #164]	@ (800114c <SystemInit+0x11c>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80010ac:	4b27      	ldr	r3, [pc, #156]	@ (800114c <SystemInit+0x11c>)
 80010ae:	4a29      	ldr	r2, [pc, #164]	@ (8001154 <SystemInit+0x124>)
 80010b0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80010b2:	4b26      	ldr	r3, [pc, #152]	@ (800114c <SystemInit+0x11c>)
 80010b4:	4a28      	ldr	r2, [pc, #160]	@ (8001158 <SystemInit+0x128>)
 80010b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80010b8:	4b24      	ldr	r3, [pc, #144]	@ (800114c <SystemInit+0x11c>)
 80010ba:	4a28      	ldr	r2, [pc, #160]	@ (800115c <SystemInit+0x12c>)
 80010bc:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80010be:	4b23      	ldr	r3, [pc, #140]	@ (800114c <SystemInit+0x11c>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80010c4:	4b21      	ldr	r3, [pc, #132]	@ (800114c <SystemInit+0x11c>)
 80010c6:	4a25      	ldr	r2, [pc, #148]	@ (800115c <SystemInit+0x12c>)
 80010c8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80010ca:	4b20      	ldr	r3, [pc, #128]	@ (800114c <SystemInit+0x11c>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80010d0:	4b1e      	ldr	r3, [pc, #120]	@ (800114c <SystemInit+0x11c>)
 80010d2:	4a22      	ldr	r2, [pc, #136]	@ (800115c <SystemInit+0x12c>)
 80010d4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80010d6:	4b1d      	ldr	r3, [pc, #116]	@ (800114c <SystemInit+0x11c>)
 80010d8:	2200      	movs	r2, #0
 80010da:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80010dc:	4b1b      	ldr	r3, [pc, #108]	@ (800114c <SystemInit+0x11c>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	4a1a      	ldr	r2, [pc, #104]	@ (800114c <SystemInit+0x11c>)
 80010e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80010e6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80010e8:	4b18      	ldr	r3, [pc, #96]	@ (800114c <SystemInit+0x11c>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80010ee:	4b1c      	ldr	r3, [pc, #112]	@ (8001160 <SystemInit+0x130>)
 80010f0:	681a      	ldr	r2, [r3, #0]
 80010f2:	4b1c      	ldr	r3, [pc, #112]	@ (8001164 <SystemInit+0x134>)
 80010f4:	4013      	ands	r3, r2
 80010f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80010fa:	d202      	bcs.n	8001102 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80010fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001168 <SystemInit+0x138>)
 80010fe:	2201      	movs	r2, #1
 8001100:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8001102:	4b12      	ldr	r3, [pc, #72]	@ (800114c <SystemInit+0x11c>)
 8001104:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001108:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800110c:	2b00      	cmp	r3, #0
 800110e:	d113      	bne.n	8001138 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001110:	4b0e      	ldr	r3, [pc, #56]	@ (800114c <SystemInit+0x11c>)
 8001112:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001116:	4a0d      	ldr	r2, [pc, #52]	@ (800114c <SystemInit+0x11c>)
 8001118:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800111c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001120:	4b12      	ldr	r3, [pc, #72]	@ (800116c <SystemInit+0x13c>)
 8001122:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001126:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001128:	4b08      	ldr	r3, [pc, #32]	@ (800114c <SystemInit+0x11c>)
 800112a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800112e:	4a07      	ldr	r2, [pc, #28]	@ (800114c <SystemInit+0x11c>)
 8001130:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001134:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001138:	bf00      	nop
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr
 8001142:	bf00      	nop
 8001144:	e000ed00 	.word	0xe000ed00
 8001148:	52002000 	.word	0x52002000
 800114c:	58024400 	.word	0x58024400
 8001150:	eaf6ed7f 	.word	0xeaf6ed7f
 8001154:	02020200 	.word	0x02020200
 8001158:	01ff0000 	.word	0x01ff0000
 800115c:	01010280 	.word	0x01010280
 8001160:	5c001000 	.word	0x5c001000
 8001164:	ffff0000 	.word	0xffff0000
 8001168:	51008108 	.word	0x51008108
 800116c:	52004000 	.word	0x52004000

08001170 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001174:	4b09      	ldr	r3, [pc, #36]	@ (800119c <ExitRun0Mode+0x2c>)
 8001176:	68db      	ldr	r3, [r3, #12]
 8001178:	4a08      	ldr	r2, [pc, #32]	@ (800119c <ExitRun0Mode+0x2c>)
 800117a:	f043 0302 	orr.w	r3, r3, #2
 800117e:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001180:	bf00      	nop
 8001182:	4b06      	ldr	r3, [pc, #24]	@ (800119c <ExitRun0Mode+0x2c>)
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800118a:	2b00      	cmp	r3, #0
 800118c:	d0f9      	beq.n	8001182 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800118e:	bf00      	nop
 8001190:	bf00      	nop
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr
 800119a:	bf00      	nop
 800119c:	58024800 	.word	0x58024800

080011a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80011a0:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80011dc <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80011a4:	f7ff ffe4 	bl	8001170 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80011a8:	f7ff ff42 	bl	8001030 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011ac:	480c      	ldr	r0, [pc, #48]	@ (80011e0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80011ae:	490d      	ldr	r1, [pc, #52]	@ (80011e4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80011b0:	4a0d      	ldr	r2, [pc, #52]	@ (80011e8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80011b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011b4:	e002      	b.n	80011bc <LoopCopyDataInit>

080011b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011ba:	3304      	adds	r3, #4

080011bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011c0:	d3f9      	bcc.n	80011b6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011c2:	4a0a      	ldr	r2, [pc, #40]	@ (80011ec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80011c4:	4c0a      	ldr	r4, [pc, #40]	@ (80011f0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80011c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011c8:	e001      	b.n	80011ce <LoopFillZerobss>

080011ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011cc:	3204      	adds	r2, #4

080011ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011d0:	d3fb      	bcc.n	80011ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80011d2:	f003 fcdf 	bl	8004b94 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011d6:	f7ff f8e5 	bl	80003a4 <main>
  bx  lr
 80011da:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80011dc:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80011e0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80011e4:	2400001c 	.word	0x2400001c
  ldr r2, =_sidata
 80011e8:	08004c14 	.word	0x08004c14
  ldr r2, =_sbss
 80011ec:	2400001c 	.word	0x2400001c
  ldr r4, =_ebss
 80011f0:	240000b0 	.word	0x240000b0

080011f4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011f4:	e7fe      	b.n	80011f4 <ADC3_IRQHandler>
	...

080011f8 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b08c      	sub	sp, #48	@ 0x30
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	4603      	mov	r3, r0
 8001200:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001202:	2300      	movs	r3, #0
 8001204:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8001206:	79fb      	ldrb	r3, [r7, #7]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d009      	beq.n	8001220 <BSP_LED_Init+0x28>
 800120c:	79fb      	ldrb	r3, [r7, #7]
 800120e:	2b01      	cmp	r3, #1
 8001210:	d006      	beq.n	8001220 <BSP_LED_Init+0x28>
 8001212:	79fb      	ldrb	r3, [r7, #7]
 8001214:	2b02      	cmp	r3, #2
 8001216:	d003      	beq.n	8001220 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001218:	f06f 0301 	mvn.w	r3, #1
 800121c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800121e:	e055      	b.n	80012cc <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8001220:	79fb      	ldrb	r3, [r7, #7]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d10f      	bne.n	8001246 <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 8001226:	4b2c      	ldr	r3, [pc, #176]	@ (80012d8 <BSP_LED_Init+0xe0>)
 8001228:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800122c:	4a2a      	ldr	r2, [pc, #168]	@ (80012d8 <BSP_LED_Init+0xe0>)
 800122e:	f043 0302 	orr.w	r3, r3, #2
 8001232:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001236:	4b28      	ldr	r3, [pc, #160]	@ (80012d8 <BSP_LED_Init+0xe0>)
 8001238:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800123c:	f003 0302 	and.w	r3, r3, #2
 8001240:	617b      	str	r3, [r7, #20]
 8001242:	697b      	ldr	r3, [r7, #20]
 8001244:	e021      	b.n	800128a <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 8001246:	79fb      	ldrb	r3, [r7, #7]
 8001248:	2b01      	cmp	r3, #1
 800124a:	d10f      	bne.n	800126c <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 800124c:	4b22      	ldr	r3, [pc, #136]	@ (80012d8 <BSP_LED_Init+0xe0>)
 800124e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001252:	4a21      	ldr	r2, [pc, #132]	@ (80012d8 <BSP_LED_Init+0xe0>)
 8001254:	f043 0310 	orr.w	r3, r3, #16
 8001258:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800125c:	4b1e      	ldr	r3, [pc, #120]	@ (80012d8 <BSP_LED_Init+0xe0>)
 800125e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001262:	f003 0310 	and.w	r3, r3, #16
 8001266:	613b      	str	r3, [r7, #16]
 8001268:	693b      	ldr	r3, [r7, #16]
 800126a:	e00e      	b.n	800128a <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 800126c:	4b1a      	ldr	r3, [pc, #104]	@ (80012d8 <BSP_LED_Init+0xe0>)
 800126e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001272:	4a19      	ldr	r2, [pc, #100]	@ (80012d8 <BSP_LED_Init+0xe0>)
 8001274:	f043 0302 	orr.w	r3, r3, #2
 8001278:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800127c:	4b16      	ldr	r3, [pc, #88]	@ (80012d8 <BSP_LED_Init+0xe0>)
 800127e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001282:	f003 0302 	and.w	r3, r3, #2
 8001286:	60fb      	str	r3, [r7, #12]
 8001288:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 800128a:	79fb      	ldrb	r3, [r7, #7]
 800128c:	4a13      	ldr	r2, [pc, #76]	@ (80012dc <BSP_LED_Init+0xe4>)
 800128e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001292:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001294:	2301      	movs	r3, #1
 8001296:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8001298:	2300      	movs	r3, #0
 800129a:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800129c:	2303      	movs	r3, #3
 800129e:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 80012a0:	79fb      	ldrb	r3, [r7, #7]
 80012a2:	4a0f      	ldr	r2, [pc, #60]	@ (80012e0 <BSP_LED_Init+0xe8>)
 80012a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012a8:	f107 0218 	add.w	r2, r7, #24
 80012ac:	4611      	mov	r1, r2
 80012ae:	4618      	mov	r0, r3
 80012b0:	f000 fa8a 	bl	80017c8 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 80012b4:	79fb      	ldrb	r3, [r7, #7]
 80012b6:	4a0a      	ldr	r2, [pc, #40]	@ (80012e0 <BSP_LED_Init+0xe8>)
 80012b8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80012bc:	79fb      	ldrb	r3, [r7, #7]
 80012be:	4a07      	ldr	r2, [pc, #28]	@ (80012dc <BSP_LED_Init+0xe4>)
 80012c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80012c4:	2200      	movs	r2, #0
 80012c6:	4619      	mov	r1, r3
 80012c8:	f000 fc2e 	bl	8001b28 <HAL_GPIO_WritePin>
  }

  return ret;
 80012cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	3730      	adds	r7, #48	@ 0x30
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	58024400 	.word	0x58024400
 80012dc:	08004c04 	.word	0x08004c04
 80012e0:	24000008 	.word	0x24000008

080012e4 <BSP_LED_On>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b084      	sub	sp, #16
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	4603      	mov	r3, r0
 80012ec:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80012ee:	2300      	movs	r3, #0
 80012f0:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 80012f2:	79fb      	ldrb	r3, [r7, #7]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d009      	beq.n	800130c <BSP_LED_On+0x28>
 80012f8:	79fb      	ldrb	r3, [r7, #7]
 80012fa:	2b01      	cmp	r3, #1
 80012fc:	d006      	beq.n	800130c <BSP_LED_On+0x28>
 80012fe:	79fb      	ldrb	r3, [r7, #7]
 8001300:	2b02      	cmp	r3, #2
 8001302:	d003      	beq.n	800130c <BSP_LED_On+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001304:	f06f 0301 	mvn.w	r3, #1
 8001308:	60fb      	str	r3, [r7, #12]
 800130a:	e00b      	b.n	8001324 <BSP_LED_On+0x40>
  }
  else
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 800130c:	79fb      	ldrb	r3, [r7, #7]
 800130e:	4a08      	ldr	r2, [pc, #32]	@ (8001330 <BSP_LED_On+0x4c>)
 8001310:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001314:	79fb      	ldrb	r3, [r7, #7]
 8001316:	4a07      	ldr	r2, [pc, #28]	@ (8001334 <BSP_LED_On+0x50>)
 8001318:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800131c:	2201      	movs	r2, #1
 800131e:	4619      	mov	r1, r3
 8001320:	f000 fc02 	bl	8001b28 <HAL_GPIO_WritePin>
  }

  return ret;
 8001324:	68fb      	ldr	r3, [r7, #12]
}
 8001326:	4618      	mov	r0, r3
 8001328:	3710      	adds	r7, #16
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	24000008 	.word	0x24000008
 8001334:	08004c04 	.word	0x08004c04

08001338 <BSP_LED_Off>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b084      	sub	sp, #16
 800133c:	af00      	add	r7, sp, #0
 800133e:	4603      	mov	r3, r0
 8001340:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001342:	2300      	movs	r3, #0
 8001344:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8001346:	79fb      	ldrb	r3, [r7, #7]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d009      	beq.n	8001360 <BSP_LED_Off+0x28>
 800134c:	79fb      	ldrb	r3, [r7, #7]
 800134e:	2b01      	cmp	r3, #1
 8001350:	d006      	beq.n	8001360 <BSP_LED_Off+0x28>
 8001352:	79fb      	ldrb	r3, [r7, #7]
 8001354:	2b02      	cmp	r3, #2
 8001356:	d003      	beq.n	8001360 <BSP_LED_Off+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001358:	f06f 0301 	mvn.w	r3, #1
 800135c:	60fb      	str	r3, [r7, #12]
 800135e:	e00b      	b.n	8001378 <BSP_LED_Off+0x40>
  }
  else
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8001360:	79fb      	ldrb	r3, [r7, #7]
 8001362:	4a08      	ldr	r2, [pc, #32]	@ (8001384 <BSP_LED_Off+0x4c>)
 8001364:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001368:	79fb      	ldrb	r3, [r7, #7]
 800136a:	4a07      	ldr	r2, [pc, #28]	@ (8001388 <BSP_LED_Off+0x50>)
 800136c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001370:	2200      	movs	r2, #0
 8001372:	4619      	mov	r1, r3
 8001374:	f000 fbd8 	bl	8001b28 <HAL_GPIO_WritePin>
  }

  return ret;
 8001378:	68fb      	ldr	r3, [r7, #12]
}
 800137a:	4618      	mov	r0, r3
 800137c:	3710      	adds	r7, #16
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	24000008 	.word	0x24000008
 8001388:	08004c04 	.word	0x08004c04

0800138c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b082      	sub	sp, #8
 8001390:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001392:	2003      	movs	r0, #3
 8001394:	f000 f96e 	bl	8001674 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001398:	f001 fef0 	bl	800317c <HAL_RCC_GetSysClockFreq>
 800139c:	4602      	mov	r2, r0
 800139e:	4b15      	ldr	r3, [pc, #84]	@ (80013f4 <HAL_Init+0x68>)
 80013a0:	699b      	ldr	r3, [r3, #24]
 80013a2:	0a1b      	lsrs	r3, r3, #8
 80013a4:	f003 030f 	and.w	r3, r3, #15
 80013a8:	4913      	ldr	r1, [pc, #76]	@ (80013f8 <HAL_Init+0x6c>)
 80013aa:	5ccb      	ldrb	r3, [r1, r3]
 80013ac:	f003 031f 	and.w	r3, r3, #31
 80013b0:	fa22 f303 	lsr.w	r3, r2, r3
 80013b4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80013b6:	4b0f      	ldr	r3, [pc, #60]	@ (80013f4 <HAL_Init+0x68>)
 80013b8:	699b      	ldr	r3, [r3, #24]
 80013ba:	f003 030f 	and.w	r3, r3, #15
 80013be:	4a0e      	ldr	r2, [pc, #56]	@ (80013f8 <HAL_Init+0x6c>)
 80013c0:	5cd3      	ldrb	r3, [r2, r3]
 80013c2:	f003 031f 	and.w	r3, r3, #31
 80013c6:	687a      	ldr	r2, [r7, #4]
 80013c8:	fa22 f303 	lsr.w	r3, r2, r3
 80013cc:	4a0b      	ldr	r2, [pc, #44]	@ (80013fc <HAL_Init+0x70>)
 80013ce:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80013d0:	4a0b      	ldr	r2, [pc, #44]	@ (8001400 <HAL_Init+0x74>)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80013d6:	2000      	movs	r0, #0
 80013d8:	f000 f814 	bl	8001404 <HAL_InitTick>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80013e2:	2301      	movs	r3, #1
 80013e4:	e002      	b.n	80013ec <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80013e6:	f7ff fdd7 	bl	8000f98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013ea:	2300      	movs	r3, #0
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	3708      	adds	r7, #8
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	58024400 	.word	0x58024400
 80013f8:	08004bf4 	.word	0x08004bf4
 80013fc:	24000004 	.word	0x24000004
 8001400:	24000000 	.word	0x24000000

08001404 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b082      	sub	sp, #8
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800140c:	4b15      	ldr	r3, [pc, #84]	@ (8001464 <HAL_InitTick+0x60>)
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d101      	bne.n	8001418 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001414:	2301      	movs	r3, #1
 8001416:	e021      	b.n	800145c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001418:	4b13      	ldr	r3, [pc, #76]	@ (8001468 <HAL_InitTick+0x64>)
 800141a:	681a      	ldr	r2, [r3, #0]
 800141c:	4b11      	ldr	r3, [pc, #68]	@ (8001464 <HAL_InitTick+0x60>)
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	4619      	mov	r1, r3
 8001422:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001426:	fbb3 f3f1 	udiv	r3, r3, r1
 800142a:	fbb2 f3f3 	udiv	r3, r2, r3
 800142e:	4618      	mov	r0, r3
 8001430:	f000 f945 	bl	80016be <HAL_SYSTICK_Config>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	d001      	beq.n	800143e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800143a:	2301      	movs	r3, #1
 800143c:	e00e      	b.n	800145c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	2b0f      	cmp	r3, #15
 8001442:	d80a      	bhi.n	800145a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001444:	2200      	movs	r2, #0
 8001446:	6879      	ldr	r1, [r7, #4]
 8001448:	f04f 30ff 	mov.w	r0, #4294967295
 800144c:	f000 f91d 	bl	800168a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001450:	4a06      	ldr	r2, [pc, #24]	@ (800146c <HAL_InitTick+0x68>)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001456:	2300      	movs	r3, #0
 8001458:	e000      	b.n	800145c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800145a:	2301      	movs	r3, #1
}
 800145c:	4618      	mov	r0, r3
 800145e:	3708      	adds	r7, #8
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}
 8001464:	24000018 	.word	0x24000018
 8001468:	24000000 	.word	0x24000000
 800146c:	24000014 	.word	0x24000014

08001470 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001474:	4b06      	ldr	r3, [pc, #24]	@ (8001490 <HAL_IncTick+0x20>)
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	461a      	mov	r2, r3
 800147a:	4b06      	ldr	r3, [pc, #24]	@ (8001494 <HAL_IncTick+0x24>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	4413      	add	r3, r2
 8001480:	4a04      	ldr	r2, [pc, #16]	@ (8001494 <HAL_IncTick+0x24>)
 8001482:	6013      	str	r3, [r2, #0]
}
 8001484:	bf00      	nop
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop
 8001490:	24000018 	.word	0x24000018
 8001494:	240000ac 	.word	0x240000ac

08001498 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
  return uwTick;
 800149c:	4b03      	ldr	r3, [pc, #12]	@ (80014ac <HAL_GetTick+0x14>)
 800149e:	681b      	ldr	r3, [r3, #0]
}
 80014a0:	4618      	mov	r0, r3
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr
 80014aa:	bf00      	nop
 80014ac:	240000ac 	.word	0x240000ac

080014b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b084      	sub	sp, #16
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80014b8:	f7ff ffee 	bl	8001498 <HAL_GetTick>
 80014bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014c8:	d005      	beq.n	80014d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80014ca:	4b0a      	ldr	r3, [pc, #40]	@ (80014f4 <HAL_Delay+0x44>)
 80014cc:	781b      	ldrb	r3, [r3, #0]
 80014ce:	461a      	mov	r2, r3
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	4413      	add	r3, r2
 80014d4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80014d6:	bf00      	nop
 80014d8:	f7ff ffde 	bl	8001498 <HAL_GetTick>
 80014dc:	4602      	mov	r2, r0
 80014de:	68bb      	ldr	r3, [r7, #8]
 80014e0:	1ad3      	subs	r3, r2, r3
 80014e2:	68fa      	ldr	r2, [r7, #12]
 80014e4:	429a      	cmp	r2, r3
 80014e6:	d8f7      	bhi.n	80014d8 <HAL_Delay+0x28>
  {
  }
}
 80014e8:	bf00      	nop
 80014ea:	bf00      	nop
 80014ec:	3710      	adds	r7, #16
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	24000018 	.word	0x24000018

080014f8 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80014fc:	4b03      	ldr	r3, [pc, #12]	@ (800150c <HAL_GetREVID+0x14>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	0c1b      	lsrs	r3, r3, #16
}
 8001502:	4618      	mov	r0, r3
 8001504:	46bd      	mov	sp, r7
 8001506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150a:	4770      	bx	lr
 800150c:	5c001000 	.word	0x5c001000

08001510 <__NVIC_SetPriorityGrouping>:
{
 8001510:	b480      	push	{r7}
 8001512:	b085      	sub	sp, #20
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	f003 0307 	and.w	r3, r3, #7
 800151e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001520:	4b0b      	ldr	r3, [pc, #44]	@ (8001550 <__NVIC_SetPriorityGrouping+0x40>)
 8001522:	68db      	ldr	r3, [r3, #12]
 8001524:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001526:	68ba      	ldr	r2, [r7, #8]
 8001528:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800152c:	4013      	ands	r3, r2
 800152e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001534:	68bb      	ldr	r3, [r7, #8]
 8001536:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001538:	4b06      	ldr	r3, [pc, #24]	@ (8001554 <__NVIC_SetPriorityGrouping+0x44>)
 800153a:	4313      	orrs	r3, r2
 800153c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800153e:	4a04      	ldr	r2, [pc, #16]	@ (8001550 <__NVIC_SetPriorityGrouping+0x40>)
 8001540:	68bb      	ldr	r3, [r7, #8]
 8001542:	60d3      	str	r3, [r2, #12]
}
 8001544:	bf00      	nop
 8001546:	3714      	adds	r7, #20
 8001548:	46bd      	mov	sp, r7
 800154a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154e:	4770      	bx	lr
 8001550:	e000ed00 	.word	0xe000ed00
 8001554:	05fa0000 	.word	0x05fa0000

08001558 <__NVIC_GetPriorityGrouping>:
{
 8001558:	b480      	push	{r7}
 800155a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800155c:	4b04      	ldr	r3, [pc, #16]	@ (8001570 <__NVIC_GetPriorityGrouping+0x18>)
 800155e:	68db      	ldr	r3, [r3, #12]
 8001560:	0a1b      	lsrs	r3, r3, #8
 8001562:	f003 0307 	and.w	r3, r3, #7
}
 8001566:	4618      	mov	r0, r3
 8001568:	46bd      	mov	sp, r7
 800156a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156e:	4770      	bx	lr
 8001570:	e000ed00 	.word	0xe000ed00

08001574 <__NVIC_SetPriority>:
{
 8001574:	b480      	push	{r7}
 8001576:	b083      	sub	sp, #12
 8001578:	af00      	add	r7, sp, #0
 800157a:	4603      	mov	r3, r0
 800157c:	6039      	str	r1, [r7, #0]
 800157e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001580:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001584:	2b00      	cmp	r3, #0
 8001586:	db0a      	blt.n	800159e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	b2da      	uxtb	r2, r3
 800158c:	490c      	ldr	r1, [pc, #48]	@ (80015c0 <__NVIC_SetPriority+0x4c>)
 800158e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001592:	0112      	lsls	r2, r2, #4
 8001594:	b2d2      	uxtb	r2, r2
 8001596:	440b      	add	r3, r1
 8001598:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800159c:	e00a      	b.n	80015b4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	b2da      	uxtb	r2, r3
 80015a2:	4908      	ldr	r1, [pc, #32]	@ (80015c4 <__NVIC_SetPriority+0x50>)
 80015a4:	88fb      	ldrh	r3, [r7, #6]
 80015a6:	f003 030f 	and.w	r3, r3, #15
 80015aa:	3b04      	subs	r3, #4
 80015ac:	0112      	lsls	r2, r2, #4
 80015ae:	b2d2      	uxtb	r2, r2
 80015b0:	440b      	add	r3, r1
 80015b2:	761a      	strb	r2, [r3, #24]
}
 80015b4:	bf00      	nop
 80015b6:	370c      	adds	r7, #12
 80015b8:	46bd      	mov	sp, r7
 80015ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015be:	4770      	bx	lr
 80015c0:	e000e100 	.word	0xe000e100
 80015c4:	e000ed00 	.word	0xe000ed00

080015c8 <NVIC_EncodePriority>:
{
 80015c8:	b480      	push	{r7}
 80015ca:	b089      	sub	sp, #36	@ 0x24
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	60f8      	str	r0, [r7, #12]
 80015d0:	60b9      	str	r1, [r7, #8]
 80015d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	f003 0307 	and.w	r3, r3, #7
 80015da:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015dc:	69fb      	ldr	r3, [r7, #28]
 80015de:	f1c3 0307 	rsb	r3, r3, #7
 80015e2:	2b04      	cmp	r3, #4
 80015e4:	bf28      	it	cs
 80015e6:	2304      	movcs	r3, #4
 80015e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015ea:	69fb      	ldr	r3, [r7, #28]
 80015ec:	3304      	adds	r3, #4
 80015ee:	2b06      	cmp	r3, #6
 80015f0:	d902      	bls.n	80015f8 <NVIC_EncodePriority+0x30>
 80015f2:	69fb      	ldr	r3, [r7, #28]
 80015f4:	3b03      	subs	r3, #3
 80015f6:	e000      	b.n	80015fa <NVIC_EncodePriority+0x32>
 80015f8:	2300      	movs	r3, #0
 80015fa:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015fc:	f04f 32ff 	mov.w	r2, #4294967295
 8001600:	69bb      	ldr	r3, [r7, #24]
 8001602:	fa02 f303 	lsl.w	r3, r2, r3
 8001606:	43da      	mvns	r2, r3
 8001608:	68bb      	ldr	r3, [r7, #8]
 800160a:	401a      	ands	r2, r3
 800160c:	697b      	ldr	r3, [r7, #20]
 800160e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001610:	f04f 31ff 	mov.w	r1, #4294967295
 8001614:	697b      	ldr	r3, [r7, #20]
 8001616:	fa01 f303 	lsl.w	r3, r1, r3
 800161a:	43d9      	mvns	r1, r3
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001620:	4313      	orrs	r3, r2
}
 8001622:	4618      	mov	r0, r3
 8001624:	3724      	adds	r7, #36	@ 0x24
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr
	...

08001630 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	3b01      	subs	r3, #1
 800163c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001640:	d301      	bcc.n	8001646 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001642:	2301      	movs	r3, #1
 8001644:	e00f      	b.n	8001666 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001646:	4a0a      	ldr	r2, [pc, #40]	@ (8001670 <SysTick_Config+0x40>)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	3b01      	subs	r3, #1
 800164c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800164e:	210f      	movs	r1, #15
 8001650:	f04f 30ff 	mov.w	r0, #4294967295
 8001654:	f7ff ff8e 	bl	8001574 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001658:	4b05      	ldr	r3, [pc, #20]	@ (8001670 <SysTick_Config+0x40>)
 800165a:	2200      	movs	r2, #0
 800165c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800165e:	4b04      	ldr	r3, [pc, #16]	@ (8001670 <SysTick_Config+0x40>)
 8001660:	2207      	movs	r2, #7
 8001662:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001664:	2300      	movs	r3, #0
}
 8001666:	4618      	mov	r0, r3
 8001668:	3708      	adds	r7, #8
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	e000e010 	.word	0xe000e010

08001674 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800167c:	6878      	ldr	r0, [r7, #4]
 800167e:	f7ff ff47 	bl	8001510 <__NVIC_SetPriorityGrouping>
}
 8001682:	bf00      	nop
 8001684:	3708      	adds	r7, #8
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}

0800168a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800168a:	b580      	push	{r7, lr}
 800168c:	b086      	sub	sp, #24
 800168e:	af00      	add	r7, sp, #0
 8001690:	4603      	mov	r3, r0
 8001692:	60b9      	str	r1, [r7, #8]
 8001694:	607a      	str	r2, [r7, #4]
 8001696:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001698:	f7ff ff5e 	bl	8001558 <__NVIC_GetPriorityGrouping>
 800169c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800169e:	687a      	ldr	r2, [r7, #4]
 80016a0:	68b9      	ldr	r1, [r7, #8]
 80016a2:	6978      	ldr	r0, [r7, #20]
 80016a4:	f7ff ff90 	bl	80015c8 <NVIC_EncodePriority>
 80016a8:	4602      	mov	r2, r0
 80016aa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80016ae:	4611      	mov	r1, r2
 80016b0:	4618      	mov	r0, r3
 80016b2:	f7ff ff5f 	bl	8001574 <__NVIC_SetPriority>
}
 80016b6:	bf00      	nop
 80016b8:	3718      	adds	r7, #24
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}

080016be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016be:	b580      	push	{r7, lr}
 80016c0:	b082      	sub	sp, #8
 80016c2:	af00      	add	r7, sp, #0
 80016c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016c6:	6878      	ldr	r0, [r7, #4]
 80016c8:	f7ff ffb2 	bl	8001630 <SysTick_Config>
 80016cc:	4603      	mov	r3, r0
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	3708      	adds	r7, #8
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
	...

080016d8 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80016dc:	f3bf 8f5f 	dmb	sy
}
 80016e0:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80016e2:	4b07      	ldr	r3, [pc, #28]	@ (8001700 <HAL_MPU_Disable+0x28>)
 80016e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016e6:	4a06      	ldr	r2, [pc, #24]	@ (8001700 <HAL_MPU_Disable+0x28>)
 80016e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80016ec:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80016ee:	4b05      	ldr	r3, [pc, #20]	@ (8001704 <HAL_MPU_Disable+0x2c>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	605a      	str	r2, [r3, #4]
}
 80016f4:	bf00      	nop
 80016f6:	46bd      	mov	sp, r7
 80016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fc:	4770      	bx	lr
 80016fe:	bf00      	nop
 8001700:	e000ed00 	.word	0xe000ed00
 8001704:	e000ed90 	.word	0xe000ed90

08001708 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001708:	b480      	push	{r7}
 800170a:	b083      	sub	sp, #12
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001710:	4a0b      	ldr	r2, [pc, #44]	@ (8001740 <HAL_MPU_Enable+0x38>)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	f043 0301 	orr.w	r3, r3, #1
 8001718:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800171a:	4b0a      	ldr	r3, [pc, #40]	@ (8001744 <HAL_MPU_Enable+0x3c>)
 800171c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800171e:	4a09      	ldr	r2, [pc, #36]	@ (8001744 <HAL_MPU_Enable+0x3c>)
 8001720:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001724:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001726:	f3bf 8f4f 	dsb	sy
}
 800172a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800172c:	f3bf 8f6f 	isb	sy
}
 8001730:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001732:	bf00      	nop
 8001734:	370c      	adds	r7, #12
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr
 800173e:	bf00      	nop
 8001740:	e000ed90 	.word	0xe000ed90
 8001744:	e000ed00 	.word	0xe000ed00

08001748 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8001748:	b480      	push	{r7}
 800174a:	b083      	sub	sp, #12
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	785a      	ldrb	r2, [r3, #1]
 8001754:	4b1b      	ldr	r3, [pc, #108]	@ (80017c4 <HAL_MPU_ConfigRegion+0x7c>)
 8001756:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001758:	4b1a      	ldr	r3, [pc, #104]	@ (80017c4 <HAL_MPU_ConfigRegion+0x7c>)
 800175a:	691b      	ldr	r3, [r3, #16]
 800175c:	4a19      	ldr	r2, [pc, #100]	@ (80017c4 <HAL_MPU_ConfigRegion+0x7c>)
 800175e:	f023 0301 	bic.w	r3, r3, #1
 8001762:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001764:	4a17      	ldr	r2, [pc, #92]	@ (80017c4 <HAL_MPU_ConfigRegion+0x7c>)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	7b1b      	ldrb	r3, [r3, #12]
 8001770:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	7adb      	ldrb	r3, [r3, #11]
 8001776:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001778:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	7a9b      	ldrb	r3, [r3, #10]
 800177e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001780:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	7b5b      	ldrb	r3, [r3, #13]
 8001786:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001788:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	7b9b      	ldrb	r3, [r3, #14]
 800178e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001790:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	7bdb      	ldrb	r3, [r3, #15]
 8001796:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001798:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	7a5b      	ldrb	r3, [r3, #9]
 800179e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80017a0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	7a1b      	ldrb	r3, [r3, #8]
 80017a6:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80017a8:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80017aa:	687a      	ldr	r2, [r7, #4]
 80017ac:	7812      	ldrb	r2, [r2, #0]
 80017ae:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80017b0:	4a04      	ldr	r2, [pc, #16]	@ (80017c4 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80017b2:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80017b4:	6113      	str	r3, [r2, #16]
}
 80017b6:	bf00      	nop
 80017b8:	370c      	adds	r7, #12
 80017ba:	46bd      	mov	sp, r7
 80017bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c0:	4770      	bx	lr
 80017c2:	bf00      	nop
 80017c4:	e000ed90 	.word	0xe000ed90

080017c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b089      	sub	sp, #36	@ 0x24
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
 80017d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80017d2:	2300      	movs	r3, #0
 80017d4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80017d6:	4b89      	ldr	r3, [pc, #548]	@ (80019fc <HAL_GPIO_Init+0x234>)
 80017d8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80017da:	e194      	b.n	8001b06 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	681a      	ldr	r2, [r3, #0]
 80017e0:	2101      	movs	r1, #1
 80017e2:	69fb      	ldr	r3, [r7, #28]
 80017e4:	fa01 f303 	lsl.w	r3, r1, r3
 80017e8:	4013      	ands	r3, r2
 80017ea:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80017ec:	693b      	ldr	r3, [r7, #16]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	f000 8186 	beq.w	8001b00 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	f003 0303 	and.w	r3, r3, #3
 80017fc:	2b01      	cmp	r3, #1
 80017fe:	d005      	beq.n	800180c <HAL_GPIO_Init+0x44>
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	f003 0303 	and.w	r3, r3, #3
 8001808:	2b02      	cmp	r3, #2
 800180a:	d130      	bne.n	800186e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	689b      	ldr	r3, [r3, #8]
 8001810:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001812:	69fb      	ldr	r3, [r7, #28]
 8001814:	005b      	lsls	r3, r3, #1
 8001816:	2203      	movs	r2, #3
 8001818:	fa02 f303 	lsl.w	r3, r2, r3
 800181c:	43db      	mvns	r3, r3
 800181e:	69ba      	ldr	r2, [r7, #24]
 8001820:	4013      	ands	r3, r2
 8001822:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	68da      	ldr	r2, [r3, #12]
 8001828:	69fb      	ldr	r3, [r7, #28]
 800182a:	005b      	lsls	r3, r3, #1
 800182c:	fa02 f303 	lsl.w	r3, r2, r3
 8001830:	69ba      	ldr	r2, [r7, #24]
 8001832:	4313      	orrs	r3, r2
 8001834:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	69ba      	ldr	r2, [r7, #24]
 800183a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001842:	2201      	movs	r2, #1
 8001844:	69fb      	ldr	r3, [r7, #28]
 8001846:	fa02 f303 	lsl.w	r3, r2, r3
 800184a:	43db      	mvns	r3, r3
 800184c:	69ba      	ldr	r2, [r7, #24]
 800184e:	4013      	ands	r3, r2
 8001850:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	091b      	lsrs	r3, r3, #4
 8001858:	f003 0201 	and.w	r2, r3, #1
 800185c:	69fb      	ldr	r3, [r7, #28]
 800185e:	fa02 f303 	lsl.w	r3, r2, r3
 8001862:	69ba      	ldr	r2, [r7, #24]
 8001864:	4313      	orrs	r3, r2
 8001866:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	69ba      	ldr	r2, [r7, #24]
 800186c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	f003 0303 	and.w	r3, r3, #3
 8001876:	2b03      	cmp	r3, #3
 8001878:	d017      	beq.n	80018aa <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	68db      	ldr	r3, [r3, #12]
 800187e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001880:	69fb      	ldr	r3, [r7, #28]
 8001882:	005b      	lsls	r3, r3, #1
 8001884:	2203      	movs	r2, #3
 8001886:	fa02 f303 	lsl.w	r3, r2, r3
 800188a:	43db      	mvns	r3, r3
 800188c:	69ba      	ldr	r2, [r7, #24]
 800188e:	4013      	ands	r3, r2
 8001890:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	689a      	ldr	r2, [r3, #8]
 8001896:	69fb      	ldr	r3, [r7, #28]
 8001898:	005b      	lsls	r3, r3, #1
 800189a:	fa02 f303 	lsl.w	r3, r2, r3
 800189e:	69ba      	ldr	r2, [r7, #24]
 80018a0:	4313      	orrs	r3, r2
 80018a2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	69ba      	ldr	r2, [r7, #24]
 80018a8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	f003 0303 	and.w	r3, r3, #3
 80018b2:	2b02      	cmp	r3, #2
 80018b4:	d123      	bne.n	80018fe <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80018b6:	69fb      	ldr	r3, [r7, #28]
 80018b8:	08da      	lsrs	r2, r3, #3
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	3208      	adds	r2, #8
 80018be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80018c4:	69fb      	ldr	r3, [r7, #28]
 80018c6:	f003 0307 	and.w	r3, r3, #7
 80018ca:	009b      	lsls	r3, r3, #2
 80018cc:	220f      	movs	r2, #15
 80018ce:	fa02 f303 	lsl.w	r3, r2, r3
 80018d2:	43db      	mvns	r3, r3
 80018d4:	69ba      	ldr	r2, [r7, #24]
 80018d6:	4013      	ands	r3, r2
 80018d8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	691a      	ldr	r2, [r3, #16]
 80018de:	69fb      	ldr	r3, [r7, #28]
 80018e0:	f003 0307 	and.w	r3, r3, #7
 80018e4:	009b      	lsls	r3, r3, #2
 80018e6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ea:	69ba      	ldr	r2, [r7, #24]
 80018ec:	4313      	orrs	r3, r2
 80018ee:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80018f0:	69fb      	ldr	r3, [r7, #28]
 80018f2:	08da      	lsrs	r2, r3, #3
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	3208      	adds	r2, #8
 80018f8:	69b9      	ldr	r1, [r7, #24]
 80018fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001904:	69fb      	ldr	r3, [r7, #28]
 8001906:	005b      	lsls	r3, r3, #1
 8001908:	2203      	movs	r2, #3
 800190a:	fa02 f303 	lsl.w	r3, r2, r3
 800190e:	43db      	mvns	r3, r3
 8001910:	69ba      	ldr	r2, [r7, #24]
 8001912:	4013      	ands	r3, r2
 8001914:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	f003 0203 	and.w	r2, r3, #3
 800191e:	69fb      	ldr	r3, [r7, #28]
 8001920:	005b      	lsls	r3, r3, #1
 8001922:	fa02 f303 	lsl.w	r3, r2, r3
 8001926:	69ba      	ldr	r2, [r7, #24]
 8001928:	4313      	orrs	r3, r2
 800192a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	69ba      	ldr	r2, [r7, #24]
 8001930:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800193a:	2b00      	cmp	r3, #0
 800193c:	f000 80e0 	beq.w	8001b00 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001940:	4b2f      	ldr	r3, [pc, #188]	@ (8001a00 <HAL_GPIO_Init+0x238>)
 8001942:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001946:	4a2e      	ldr	r2, [pc, #184]	@ (8001a00 <HAL_GPIO_Init+0x238>)
 8001948:	f043 0302 	orr.w	r3, r3, #2
 800194c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001950:	4b2b      	ldr	r3, [pc, #172]	@ (8001a00 <HAL_GPIO_Init+0x238>)
 8001952:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001956:	f003 0302 	and.w	r3, r3, #2
 800195a:	60fb      	str	r3, [r7, #12]
 800195c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800195e:	4a29      	ldr	r2, [pc, #164]	@ (8001a04 <HAL_GPIO_Init+0x23c>)
 8001960:	69fb      	ldr	r3, [r7, #28]
 8001962:	089b      	lsrs	r3, r3, #2
 8001964:	3302      	adds	r3, #2
 8001966:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800196a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800196c:	69fb      	ldr	r3, [r7, #28]
 800196e:	f003 0303 	and.w	r3, r3, #3
 8001972:	009b      	lsls	r3, r3, #2
 8001974:	220f      	movs	r2, #15
 8001976:	fa02 f303 	lsl.w	r3, r2, r3
 800197a:	43db      	mvns	r3, r3
 800197c:	69ba      	ldr	r2, [r7, #24]
 800197e:	4013      	ands	r3, r2
 8001980:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	4a20      	ldr	r2, [pc, #128]	@ (8001a08 <HAL_GPIO_Init+0x240>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d052      	beq.n	8001a30 <HAL_GPIO_Init+0x268>
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	4a1f      	ldr	r2, [pc, #124]	@ (8001a0c <HAL_GPIO_Init+0x244>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d031      	beq.n	80019f6 <HAL_GPIO_Init+0x22e>
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	4a1e      	ldr	r2, [pc, #120]	@ (8001a10 <HAL_GPIO_Init+0x248>)
 8001996:	4293      	cmp	r3, r2
 8001998:	d02b      	beq.n	80019f2 <HAL_GPIO_Init+0x22a>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	4a1d      	ldr	r2, [pc, #116]	@ (8001a14 <HAL_GPIO_Init+0x24c>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d025      	beq.n	80019ee <HAL_GPIO_Init+0x226>
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	4a1c      	ldr	r2, [pc, #112]	@ (8001a18 <HAL_GPIO_Init+0x250>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d01f      	beq.n	80019ea <HAL_GPIO_Init+0x222>
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	4a1b      	ldr	r2, [pc, #108]	@ (8001a1c <HAL_GPIO_Init+0x254>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d019      	beq.n	80019e6 <HAL_GPIO_Init+0x21e>
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	4a1a      	ldr	r2, [pc, #104]	@ (8001a20 <HAL_GPIO_Init+0x258>)
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d013      	beq.n	80019e2 <HAL_GPIO_Init+0x21a>
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	4a19      	ldr	r2, [pc, #100]	@ (8001a24 <HAL_GPIO_Init+0x25c>)
 80019be:	4293      	cmp	r3, r2
 80019c0:	d00d      	beq.n	80019de <HAL_GPIO_Init+0x216>
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	4a18      	ldr	r2, [pc, #96]	@ (8001a28 <HAL_GPIO_Init+0x260>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d007      	beq.n	80019da <HAL_GPIO_Init+0x212>
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	4a17      	ldr	r2, [pc, #92]	@ (8001a2c <HAL_GPIO_Init+0x264>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d101      	bne.n	80019d6 <HAL_GPIO_Init+0x20e>
 80019d2:	2309      	movs	r3, #9
 80019d4:	e02d      	b.n	8001a32 <HAL_GPIO_Init+0x26a>
 80019d6:	230a      	movs	r3, #10
 80019d8:	e02b      	b.n	8001a32 <HAL_GPIO_Init+0x26a>
 80019da:	2308      	movs	r3, #8
 80019dc:	e029      	b.n	8001a32 <HAL_GPIO_Init+0x26a>
 80019de:	2307      	movs	r3, #7
 80019e0:	e027      	b.n	8001a32 <HAL_GPIO_Init+0x26a>
 80019e2:	2306      	movs	r3, #6
 80019e4:	e025      	b.n	8001a32 <HAL_GPIO_Init+0x26a>
 80019e6:	2305      	movs	r3, #5
 80019e8:	e023      	b.n	8001a32 <HAL_GPIO_Init+0x26a>
 80019ea:	2304      	movs	r3, #4
 80019ec:	e021      	b.n	8001a32 <HAL_GPIO_Init+0x26a>
 80019ee:	2303      	movs	r3, #3
 80019f0:	e01f      	b.n	8001a32 <HAL_GPIO_Init+0x26a>
 80019f2:	2302      	movs	r3, #2
 80019f4:	e01d      	b.n	8001a32 <HAL_GPIO_Init+0x26a>
 80019f6:	2301      	movs	r3, #1
 80019f8:	e01b      	b.n	8001a32 <HAL_GPIO_Init+0x26a>
 80019fa:	bf00      	nop
 80019fc:	58000080 	.word	0x58000080
 8001a00:	58024400 	.word	0x58024400
 8001a04:	58000400 	.word	0x58000400
 8001a08:	58020000 	.word	0x58020000
 8001a0c:	58020400 	.word	0x58020400
 8001a10:	58020800 	.word	0x58020800
 8001a14:	58020c00 	.word	0x58020c00
 8001a18:	58021000 	.word	0x58021000
 8001a1c:	58021400 	.word	0x58021400
 8001a20:	58021800 	.word	0x58021800
 8001a24:	58021c00 	.word	0x58021c00
 8001a28:	58022000 	.word	0x58022000
 8001a2c:	58022400 	.word	0x58022400
 8001a30:	2300      	movs	r3, #0
 8001a32:	69fa      	ldr	r2, [r7, #28]
 8001a34:	f002 0203 	and.w	r2, r2, #3
 8001a38:	0092      	lsls	r2, r2, #2
 8001a3a:	4093      	lsls	r3, r2
 8001a3c:	69ba      	ldr	r2, [r7, #24]
 8001a3e:	4313      	orrs	r3, r2
 8001a40:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a42:	4938      	ldr	r1, [pc, #224]	@ (8001b24 <HAL_GPIO_Init+0x35c>)
 8001a44:	69fb      	ldr	r3, [r7, #28]
 8001a46:	089b      	lsrs	r3, r3, #2
 8001a48:	3302      	adds	r3, #2
 8001a4a:	69ba      	ldr	r2, [r7, #24]
 8001a4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001a50:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001a58:	693b      	ldr	r3, [r7, #16]
 8001a5a:	43db      	mvns	r3, r3
 8001a5c:	69ba      	ldr	r2, [r7, #24]
 8001a5e:	4013      	ands	r3, r2
 8001a60:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	685b      	ldr	r3, [r3, #4]
 8001a66:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d003      	beq.n	8001a76 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001a6e:	69ba      	ldr	r2, [r7, #24]
 8001a70:	693b      	ldr	r3, [r7, #16]
 8001a72:	4313      	orrs	r3, r2
 8001a74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001a76:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001a7a:	69bb      	ldr	r3, [r7, #24]
 8001a7c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001a7e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001a86:	693b      	ldr	r3, [r7, #16]
 8001a88:	43db      	mvns	r3, r3
 8001a8a:	69ba      	ldr	r2, [r7, #24]
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d003      	beq.n	8001aa4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001a9c:	69ba      	ldr	r2, [r7, #24]
 8001a9e:	693b      	ldr	r3, [r7, #16]
 8001aa0:	4313      	orrs	r3, r2
 8001aa2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001aa4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001aa8:	69bb      	ldr	r3, [r7, #24]
 8001aaa:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001aac:	697b      	ldr	r3, [r7, #20]
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001ab2:	693b      	ldr	r3, [r7, #16]
 8001ab4:	43db      	mvns	r3, r3
 8001ab6:	69ba      	ldr	r2, [r7, #24]
 8001ab8:	4013      	ands	r3, r2
 8001aba:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d003      	beq.n	8001ad0 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001ac8:	69ba      	ldr	r2, [r7, #24]
 8001aca:	693b      	ldr	r3, [r7, #16]
 8001acc:	4313      	orrs	r3, r2
 8001ace:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001ad0:	697b      	ldr	r3, [r7, #20]
 8001ad2:	69ba      	ldr	r2, [r7, #24]
 8001ad4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001ad6:	697b      	ldr	r3, [r7, #20]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001adc:	693b      	ldr	r3, [r7, #16]
 8001ade:	43db      	mvns	r3, r3
 8001ae0:	69ba      	ldr	r2, [r7, #24]
 8001ae2:	4013      	ands	r3, r2
 8001ae4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d003      	beq.n	8001afa <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001af2:	69ba      	ldr	r2, [r7, #24]
 8001af4:	693b      	ldr	r3, [r7, #16]
 8001af6:	4313      	orrs	r3, r2
 8001af8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001afa:	697b      	ldr	r3, [r7, #20]
 8001afc:	69ba      	ldr	r2, [r7, #24]
 8001afe:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001b00:	69fb      	ldr	r3, [r7, #28]
 8001b02:	3301      	adds	r3, #1
 8001b04:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	681a      	ldr	r2, [r3, #0]
 8001b0a:	69fb      	ldr	r3, [r7, #28]
 8001b0c:	fa22 f303 	lsr.w	r3, r2, r3
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	f47f ae63 	bne.w	80017dc <HAL_GPIO_Init+0x14>
  }
}
 8001b16:	bf00      	nop
 8001b18:	bf00      	nop
 8001b1a:	3724      	adds	r7, #36	@ 0x24
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b22:	4770      	bx	lr
 8001b24:	58000400 	.word	0x58000400

08001b28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b083      	sub	sp, #12
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
 8001b30:	460b      	mov	r3, r1
 8001b32:	807b      	strh	r3, [r7, #2]
 8001b34:	4613      	mov	r3, r2
 8001b36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b38:	787b      	ldrb	r3, [r7, #1]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d003      	beq.n	8001b46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b3e:	887a      	ldrh	r2, [r7, #2]
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001b44:	e003      	b.n	8001b4e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001b46:	887b      	ldrh	r3, [r7, #2]
 8001b48:	041a      	lsls	r2, r3, #16
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	619a      	str	r2, [r3, #24]
}
 8001b4e:	bf00      	nop
 8001b50:	370c      	adds	r7, #12
 8001b52:	46bd      	mov	sp, r7
 8001b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b58:	4770      	bx	lr
	...

08001b5c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b084      	sub	sp, #16
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8001b64:	4b19      	ldr	r3, [pc, #100]	@ (8001bcc <HAL_PWREx_ConfigSupply+0x70>)
 8001b66:	68db      	ldr	r3, [r3, #12]
 8001b68:	f003 0304 	and.w	r3, r3, #4
 8001b6c:	2b04      	cmp	r3, #4
 8001b6e:	d00a      	beq.n	8001b86 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001b70:	4b16      	ldr	r3, [pc, #88]	@ (8001bcc <HAL_PWREx_ConfigSupply+0x70>)
 8001b72:	68db      	ldr	r3, [r3, #12]
 8001b74:	f003 0307 	and.w	r3, r3, #7
 8001b78:	687a      	ldr	r2, [r7, #4]
 8001b7a:	429a      	cmp	r2, r3
 8001b7c:	d001      	beq.n	8001b82 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	e01f      	b.n	8001bc2 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001b82:	2300      	movs	r3, #0
 8001b84:	e01d      	b.n	8001bc2 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001b86:	4b11      	ldr	r3, [pc, #68]	@ (8001bcc <HAL_PWREx_ConfigSupply+0x70>)
 8001b88:	68db      	ldr	r3, [r3, #12]
 8001b8a:	f023 0207 	bic.w	r2, r3, #7
 8001b8e:	490f      	ldr	r1, [pc, #60]	@ (8001bcc <HAL_PWREx_ConfigSupply+0x70>)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	4313      	orrs	r3, r2
 8001b94:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001b96:	f7ff fc7f 	bl	8001498 <HAL_GetTick>
 8001b9a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001b9c:	e009      	b.n	8001bb2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001b9e:	f7ff fc7b 	bl	8001498 <HAL_GetTick>
 8001ba2:	4602      	mov	r2, r0
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	1ad3      	subs	r3, r2, r3
 8001ba8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001bac:	d901      	bls.n	8001bb2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e007      	b.n	8001bc2 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001bb2:	4b06      	ldr	r3, [pc, #24]	@ (8001bcc <HAL_PWREx_ConfigSupply+0x70>)
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001bba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001bbe:	d1ee      	bne.n	8001b9e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001bc0:	2300      	movs	r3, #0
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	3710      	adds	r7, #16
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	58024800 	.word	0x58024800

08001bd0 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b086      	sub	sp, #24
 8001bd4:	af02      	add	r7, sp, #8
 8001bd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8001bd8:	f7ff fc5e 	bl	8001498 <HAL_GetTick>
 8001bdc:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d101      	bne.n	8001be8 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8001be4:	2301      	movs	r3, #1
 8001be6:	e05f      	b.n	8001ca8 <HAL_QSPI_Init+0xd8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001bee:	b2db      	uxtb	r3, r3
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d107      	bne.n	8001c04 <HAL_QSPI_Init+0x34>

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8001bf4:	6878      	ldr	r0, [r7, #4]
 8001bf6:	f7fe fd59 	bl	80006ac <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8001bfa:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001bfe:	6878      	ldr	r0, [r7, #4]
 8001c00:	f000 fac0 	bl	8002184 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	689b      	ldr	r3, [r3, #8]
 8001c12:	3b01      	subs	r3, #1
 8001c14:	021a      	lsls	r2, r3, #8
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	430a      	orrs	r2, r1
 8001c1c:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c22:	9300      	str	r3, [sp, #0]
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	2200      	movs	r2, #0
 8001c28:	2120      	movs	r1, #32
 8001c2a:	6878      	ldr	r0, [r7, #4]
 8001c2c:	f000 fab8 	bl	80021a0 <QSPI_WaitFlagStateUntilTimeout>
 8001c30:	4603      	mov	r3, r0
 8001c32:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8001c34:	7afb      	ldrb	r3, [r7, #11]
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d135      	bne.n	8001ca6 <HAL_QSPI_Init+0xd6>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	4b1b      	ldr	r3, [pc, #108]	@ (8001cb0 <HAL_QSPI_Init+0xe0>)
 8001c42:	4013      	ands	r3, r2
 8001c44:	687a      	ldr	r2, [r7, #4]
 8001c46:	6852      	ldr	r2, [r2, #4]
 8001c48:	0611      	lsls	r1, r2, #24
 8001c4a:	687a      	ldr	r2, [r7, #4]
 8001c4c:	68d2      	ldr	r2, [r2, #12]
 8001c4e:	4311      	orrs	r1, r2
 8001c50:	687a      	ldr	r2, [r7, #4]
 8001c52:	69d2      	ldr	r2, [r2, #28]
 8001c54:	4311      	orrs	r1, r2
 8001c56:	687a      	ldr	r2, [r7, #4]
 8001c58:	6a12      	ldr	r2, [r2, #32]
 8001c5a:	4311      	orrs	r1, r2
 8001c5c:	687a      	ldr	r2, [r7, #4]
 8001c5e:	6812      	ldr	r2, [r2, #0]
 8001c60:	430b      	orrs	r3, r1
 8001c62:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	685a      	ldr	r2, [r3, #4]
 8001c6a:	4b12      	ldr	r3, [pc, #72]	@ (8001cb4 <HAL_QSPI_Init+0xe4>)
 8001c6c:	4013      	ands	r3, r2
 8001c6e:	687a      	ldr	r2, [r7, #4]
 8001c70:	6912      	ldr	r2, [r2, #16]
 8001c72:	0411      	lsls	r1, r2, #16
 8001c74:	687a      	ldr	r2, [r7, #4]
 8001c76:	6952      	ldr	r2, [r2, #20]
 8001c78:	4311      	orrs	r1, r2
 8001c7a:	687a      	ldr	r2, [r7, #4]
 8001c7c:	6992      	ldr	r2, [r2, #24]
 8001c7e:	4311      	orrs	r1, r2
 8001c80:	687a      	ldr	r2, [r7, #4]
 8001c82:	6812      	ldr	r2, [r2, #0]
 8001c84:	430b      	orrs	r3, r1
 8001c86:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	681a      	ldr	r2, [r3, #0]
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f042 0201 	orr.w	r2, r2, #1
 8001c96:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 8001ca6:	7afb      	ldrb	r3, [r7, #11]
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	3710      	adds	r7, #16
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}
 8001cb0:	00ffff2f 	.word	0x00ffff2f
 8001cb4:	ffe0f8fe 	.word	0xffe0f8fe

08001cb8 <HAL_QSPI_Command>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b088      	sub	sp, #32
 8001cbc:	af02      	add	r7, sp, #8
 8001cbe:	60f8      	str	r0, [r7, #12]
 8001cc0:	60b9      	str	r1, [r7, #8]
 8001cc2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8001cc4:	f7ff fbe8 	bl	8001498 <HAL_GetTick>
 8001cc8:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001cd0:	b2db      	uxtb	r3, r3
 8001cd2:	2b01      	cmp	r3, #1
 8001cd4:	d101      	bne.n	8001cda <HAL_QSPI_Command+0x22>
 8001cd6:	2302      	movs	r3, #2
 8001cd8:	e048      	b.n	8001d6c <HAL_QSPI_Command+0xb4>
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	2201      	movs	r2, #1
 8001cde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001ce8:	b2db      	uxtb	r3, r3
 8001cea:	2b01      	cmp	r3, #1
 8001cec:	d137      	bne.n	8001d5e <HAL_QSPI_Command+0xa6>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	2202      	movs	r2, #2
 8001cf8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	9300      	str	r3, [sp, #0]
 8001d00:	693b      	ldr	r3, [r7, #16]
 8001d02:	2200      	movs	r2, #0
 8001d04:	2120      	movs	r1, #32
 8001d06:	68f8      	ldr	r0, [r7, #12]
 8001d08:	f000 fa4a 	bl	80021a0 <QSPI_WaitFlagStateUntilTimeout>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8001d10:	7dfb      	ldrb	r3, [r7, #23]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d125      	bne.n	8001d62 <HAL_QSPI_Command+0xaa>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8001d16:	2200      	movs	r2, #0
 8001d18:	68b9      	ldr	r1, [r7, #8]
 8001d1a:	68f8      	ldr	r0, [r7, #12]
 8001d1c:	f000 fa77 	bl	800220e <QSPI_Config>

      if (cmd->DataMode == QSPI_DATA_NONE)
 8001d20:	68bb      	ldr	r3, [r7, #8]
 8001d22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d115      	bne.n	8001d54 <HAL_QSPI_Command+0x9c>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	9300      	str	r3, [sp, #0]
 8001d2c:	693b      	ldr	r3, [r7, #16]
 8001d2e:	2201      	movs	r2, #1
 8001d30:	2102      	movs	r1, #2
 8001d32:	68f8      	ldr	r0, [r7, #12]
 8001d34:	f000 fa34 	bl	80021a0 <QSPI_WaitFlagStateUntilTimeout>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 8001d3c:	7dfb      	ldrb	r3, [r7, #23]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d10f      	bne.n	8001d62 <HAL_QSPI_Command+0xaa>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	2202      	movs	r2, #2
 8001d48:	60da      	str	r2, [r3, #12]

          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	2201      	movs	r2, #1
 8001d4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8001d52:	e006      	b.n	8001d62 <HAL_QSPI_Command+0xaa>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	2201      	movs	r2, #1
 8001d58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8001d5c:	e001      	b.n	8001d62 <HAL_QSPI_Command+0xaa>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 8001d5e:	2302      	movs	r3, #2
 8001d60:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	2200      	movs	r2, #0
 8001d66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 8001d6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	3718      	adds	r7, #24
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bd80      	pop	{r7, pc}

08001d74 <HAL_QSPI_Transmit>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b08a      	sub	sp, #40	@ 0x28
 8001d78:	af02      	add	r7, sp, #8
 8001d7a:	60f8      	str	r0, [r7, #12]
 8001d7c:	60b9      	str	r1, [r7, #8]
 8001d7e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d80:	2300      	movs	r3, #0
 8001d82:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8001d84:	f7ff fb88 	bl	8001498 <HAL_GetTick>
 8001d88:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	3320      	adds	r3, #32
 8001d90:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001d98:	b2db      	uxtb	r3, r3
 8001d9a:	2b01      	cmp	r3, #1
 8001d9c:	d101      	bne.n	8001da2 <HAL_QSPI_Transmit+0x2e>
 8001d9e:	2302      	movs	r3, #2
 8001da0:	e076      	b.n	8001e90 <HAL_QSPI_Transmit+0x11c>
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	2201      	movs	r2, #1
 8001da6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001db0:	b2db      	uxtb	r3, r3
 8001db2:	2b01      	cmp	r3, #1
 8001db4:	d165      	bne.n	8001e82 <HAL_QSPI_Transmit+0x10e>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	2200      	movs	r2, #0
 8001dba:	645a      	str	r2, [r3, #68]	@ 0x44

    if(pData != NULL )
 8001dbc:	68bb      	ldr	r3, [r7, #8]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d056      	beq.n	8001e70 <HAL_QSPI_Transmit+0xfc>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	2212      	movs	r2, #18
 8001dc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	691b      	ldr	r3, [r3, #16]
 8001dd0:	1c5a      	adds	r2, r3, #1
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	62da      	str	r2, [r3, #44]	@ 0x2c
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	691b      	ldr	r3, [r3, #16]
 8001ddc:	1c5a      	adds	r2, r3, #1
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	629a      	str	r2, [r3, #40]	@ 0x28
      hqspi->pTxBuffPtr = pData;
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	68ba      	ldr	r2, [r7, #8]
 8001de6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	695a      	ldr	r2, [r3, #20]
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8001df6:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0U)
 8001df8:	e01b      	b.n	8001e32 <HAL_QSPI_Transmit+0xbe>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	9300      	str	r3, [sp, #0]
 8001dfe:	69bb      	ldr	r3, [r7, #24]
 8001e00:	2201      	movs	r2, #1
 8001e02:	2104      	movs	r1, #4
 8001e04:	68f8      	ldr	r0, [r7, #12]
 8001e06:	f000 f9cb 	bl	80021a0 <QSPI_WaitFlagStateUntilTimeout>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8001e0e:	7ffb      	ldrb	r3, [r7, #31]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d113      	bne.n	8001e3c <HAL_QSPI_Transmit+0xc8>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e18:	781a      	ldrb	r2, [r3, #0]
 8001e1a:	697b      	ldr	r3, [r7, #20]
 8001e1c:	701a      	strb	r2, [r3, #0]
        hqspi->pTxBuffPtr++;
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e22:	1c5a      	adds	r2, r3, #1
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	625a      	str	r2, [r3, #36]	@ 0x24
        hqspi->TxXferCount--;
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e2c:	1e5a      	subs	r2, r3, #1
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	62da      	str	r2, [r3, #44]	@ 0x2c
      while(hqspi->TxXferCount > 0U)
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d1df      	bne.n	8001dfa <HAL_QSPI_Transmit+0x86>
 8001e3a:	e000      	b.n	8001e3e <HAL_QSPI_Transmit+0xca>
          break;
 8001e3c:	bf00      	nop
      }

      if (status == HAL_OK)
 8001e3e:	7ffb      	ldrb	r3, [r7, #31]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d110      	bne.n	8001e66 <HAL_QSPI_Transmit+0xf2>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	9300      	str	r3, [sp, #0]
 8001e48:	69bb      	ldr	r3, [r7, #24]
 8001e4a:	2201      	movs	r2, #1
 8001e4c:	2102      	movs	r1, #2
 8001e4e:	68f8      	ldr	r0, [r7, #12]
 8001e50:	f000 f9a6 	bl	80021a0 <QSPI_WaitFlagStateUntilTimeout>
 8001e54:	4603      	mov	r3, r0
 8001e56:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8001e58:	7ffb      	ldrb	r3, [r7, #31]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d103      	bne.n	8001e66 <HAL_QSPI_Transmit+0xf2>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	2202      	movs	r2, #2
 8001e64:	60da      	str	r2, [r3, #12]

        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	2201      	movs	r2, #1
 8001e6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8001e6e:	e00a      	b.n	8001e86 <HAL_QSPI_Transmit+0x112>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e74:	f043 0208 	orr.w	r2, r3, #8
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	645a      	str	r2, [r3, #68]	@ 0x44
      status = HAL_ERROR;
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	77fb      	strb	r3, [r7, #31]
 8001e80:	e001      	b.n	8001e86 <HAL_QSPI_Transmit+0x112>
    }
  }
  else
  {
    status = HAL_BUSY;
 8001e82:	2302      	movs	r3, #2
 8001e84:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	2200      	movs	r2, #0
 8001e8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return status;
 8001e8e:	7ffb      	ldrb	r3, [r7, #31]
}
 8001e90:	4618      	mov	r0, r3
 8001e92:	3720      	adds	r7, #32
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd80      	pop	{r7, pc}

08001e98 <HAL_QSPI_Receive>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b08a      	sub	sp, #40	@ 0x28
 8001e9c:	af02      	add	r7, sp, #8
 8001e9e:	60f8      	str	r0, [r7, #12]
 8001ea0:	60b9      	str	r1, [r7, #8]
 8001ea2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8001ea8:	f7ff faf6 	bl	8001498 <HAL_GetTick>
 8001eac:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	699b      	ldr	r3, [r3, #24]
 8001eb4:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	3320      	adds	r3, #32
 8001ebc:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001ec4:	b2db      	uxtb	r3, r3
 8001ec6:	2b01      	cmp	r3, #1
 8001ec8:	d101      	bne.n	8001ece <HAL_QSPI_Receive+0x36>
 8001eca:	2302      	movs	r3, #2
 8001ecc:	e07d      	b.n	8001fca <HAL_QSPI_Receive+0x132>
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001edc:	b2db      	uxtb	r3, r3
 8001ede:	2b01      	cmp	r3, #1
 8001ee0:	d16c      	bne.n	8001fbc <HAL_QSPI_Receive+0x124>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	645a      	str	r2, [r3, #68]	@ 0x44

    if(pData != NULL )
 8001ee8:	68bb      	ldr	r3, [r7, #8]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d05d      	beq.n	8001faa <HAL_QSPI_Receive+0x112>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	2222      	movs	r2, #34	@ 0x22
 8001ef2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	691b      	ldr	r3, [r3, #16]
 8001efc:	1c5a      	adds	r2, r3, #1
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	639a      	str	r2, [r3, #56]	@ 0x38
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	691b      	ldr	r3, [r3, #16]
 8001f08:	1c5a      	adds	r2, r3, #1
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	635a      	str	r2, [r3, #52]	@ 0x34
      hqspi->pRxBuffPtr = pData;
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	68ba      	ldr	r2, [r7, #8]
 8001f12:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	695b      	ldr	r3, [r3, #20]
 8001f1a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8001f26:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	697a      	ldr	r2, [r7, #20]
 8001f2e:	619a      	str	r2, [r3, #24]

      while(hqspi->RxXferCount > 0U)
 8001f30:	e01c      	b.n	8001f6c <HAL_QSPI_Receive+0xd4>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	9300      	str	r3, [sp, #0]
 8001f36:	69bb      	ldr	r3, [r7, #24]
 8001f38:	2201      	movs	r2, #1
 8001f3a:	2106      	movs	r1, #6
 8001f3c:	68f8      	ldr	r0, [r7, #12]
 8001f3e:	f000 f92f 	bl	80021a0 <QSPI_WaitFlagStateUntilTimeout>
 8001f42:	4603      	mov	r3, r0
 8001f44:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 8001f46:	7ffb      	ldrb	r3, [r7, #31]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d114      	bne.n	8001f76 <HAL_QSPI_Receive+0xde>
        {
          break;
        }

        *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f50:	693a      	ldr	r2, [r7, #16]
 8001f52:	7812      	ldrb	r2, [r2, #0]
 8001f54:	b2d2      	uxtb	r2, r2
 8001f56:	701a      	strb	r2, [r3, #0]
        hqspi->pRxBuffPtr++;
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f5c:	1c5a      	adds	r2, r3, #1
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	631a      	str	r2, [r3, #48]	@ 0x30
        hqspi->RxXferCount--;
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f66:	1e5a      	subs	r2, r3, #1
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	639a      	str	r2, [r3, #56]	@ 0x38
      while(hqspi->RxXferCount > 0U)
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d1de      	bne.n	8001f32 <HAL_QSPI_Receive+0x9a>
 8001f74:	e000      	b.n	8001f78 <HAL_QSPI_Receive+0xe0>
          break;
 8001f76:	bf00      	nop
      }

      if (status == HAL_OK)
 8001f78:	7ffb      	ldrb	r3, [r7, #31]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d110      	bne.n	8001fa0 <HAL_QSPI_Receive+0x108>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	9300      	str	r3, [sp, #0]
 8001f82:	69bb      	ldr	r3, [r7, #24]
 8001f84:	2201      	movs	r2, #1
 8001f86:	2102      	movs	r1, #2
 8001f88:	68f8      	ldr	r0, [r7, #12]
 8001f8a:	f000 f909 	bl	80021a0 <QSPI_WaitFlagStateUntilTimeout>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 8001f92:	7ffb      	ldrb	r3, [r7, #31]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d103      	bne.n	8001fa0 <HAL_QSPI_Receive+0x108>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	2202      	movs	r2, #2
 8001f9e:	60da      	str	r2, [r3, #12]

        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8001fa8:	e00a      	b.n	8001fc0 <HAL_QSPI_Receive+0x128>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fae:	f043 0208 	orr.w	r2, r3, #8
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	645a      	str	r2, [r3, #68]	@ 0x44
      status = HAL_ERROR;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	77fb      	strb	r3, [r7, #31]
 8001fba:	e001      	b.n	8001fc0 <HAL_QSPI_Receive+0x128>
    }
  }
  else
  {
    status = HAL_BUSY;
 8001fbc:	2302      	movs	r3, #2
 8001fbe:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return status;
 8001fc8:	7ffb      	ldrb	r3, [r7, #31]
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	3720      	adds	r7, #32
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}

08001fd2 <HAL_QSPI_AutoPolling>:
  * @param  Timeout Timeout duration
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_AutoPolling(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 8001fd2:	b580      	push	{r7, lr}
 8001fd4:	b088      	sub	sp, #32
 8001fd6:	af02      	add	r7, sp, #8
 8001fd8:	60f8      	str	r0, [r7, #12]
 8001fda:	60b9      	str	r1, [r7, #8]
 8001fdc:	607a      	str	r2, [r7, #4]
 8001fde:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8001fe0:	f7ff fa5a 	bl	8001498 <HAL_GetTick>
 8001fe4:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_INTERVAL(cfg->Interval));
  assert_param(IS_QSPI_STATUS_BYTES_SIZE(cfg->StatusBytesSize));
  assert_param(IS_QSPI_MATCH_MODE(cfg->MatchMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	2b01      	cmp	r3, #1
 8001ff0:	d101      	bne.n	8001ff6 <HAL_QSPI_AutoPolling+0x24>
 8001ff2:	2302      	movs	r3, #2
 8001ff4:	e060      	b.n	80020b8 <HAL_QSPI_AutoPolling+0xe6>
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	2201      	movs	r2, #1
 8001ffa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002004:	b2db      	uxtb	r3, r3
 8002006:	2b01      	cmp	r3, #1
 8002008:	d14f      	bne.n	80020aa <HAL_QSPI_AutoPolling+0xd8>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	2200      	movs	r2, #0
 800200e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	2242      	movs	r2, #66	@ 0x42
 8002014:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	9300      	str	r3, [sp, #0]
 800201c:	693b      	ldr	r3, [r7, #16]
 800201e:	2200      	movs	r2, #0
 8002020:	2120      	movs	r1, #32
 8002022:	68f8      	ldr	r0, [r7, #12]
 8002024:	f000 f8bc 	bl	80021a0 <QSPI_WaitFlagStateUntilTimeout>
 8002028:	4603      	mov	r3, r0
 800202a:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 800202c:	7dfb      	ldrb	r3, [r7, #23]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d13d      	bne.n	80020ae <HAL_QSPI_AutoPolling+0xdc>
    {
      /* Configure QSPI: PSMAR register with the status match value */
      WRITE_REG(hqspi->Instance->PSMAR, cfg->Match);
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	687a      	ldr	r2, [r7, #4]
 8002038:	6812      	ldr	r2, [r2, #0]
 800203a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Configure QSPI: PSMKR register with the status mask value */
      WRITE_REG(hqspi->Instance->PSMKR, cfg->Mask);
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	687a      	ldr	r2, [r7, #4]
 8002042:	6852      	ldr	r2, [r2, #4]
 8002044:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Configure QSPI: PIR register with the interval value */
      WRITE_REG(hqspi->Instance->PIR, cfg->Interval);
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	687a      	ldr	r2, [r7, #4]
 800204c:	6892      	ldr	r2, [r2, #8]
 800204e:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Configure QSPI: CR register with Match mode and Automatic stop enabled
      (otherwise there will be an infinite loop in blocking mode) */
      MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS),
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	691b      	ldr	r3, [r3, #16]
 800205e:	431a      	orrs	r2, r3
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8002068:	601a      	str	r2, [r3, #0]
               (cfg->MatchMode | QSPI_AUTOMATIC_STOP_ENABLE));

      /* Call the configuration function */
      cmd->NbData = cfg->StatusBytesSize;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	68da      	ldr	r2, [r3, #12]
 800206e:	68bb      	ldr	r3, [r7, #8]
 8002070:	629a      	str	r2, [r3, #40]	@ 0x28
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 8002072:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002076:	68b9      	ldr	r1, [r7, #8]
 8002078:	68f8      	ldr	r0, [r7, #12]
 800207a:	f000 f8c8 	bl	800220e <QSPI_Config>

      /* Wait until SM flag is set to go back in idle state */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_SM, SET, tickstart, Timeout);
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	9300      	str	r3, [sp, #0]
 8002082:	693b      	ldr	r3, [r7, #16]
 8002084:	2201      	movs	r2, #1
 8002086:	2108      	movs	r1, #8
 8002088:	68f8      	ldr	r0, [r7, #12]
 800208a:	f000 f889 	bl	80021a0 <QSPI_WaitFlagStateUntilTimeout>
 800208e:	4603      	mov	r3, r0
 8002090:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 8002092:	7dfb      	ldrb	r3, [r7, #23]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d10a      	bne.n	80020ae <HAL_QSPI_AutoPolling+0xdc>
      {
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_SM);
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	2208      	movs	r2, #8
 800209e:	60da      	str	r2, [r3, #12]

        /* Update state */
        hqspi->State = HAL_QSPI_STATE_READY;
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	2201      	movs	r2, #1
 80020a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80020a8:	e001      	b.n	80020ae <HAL_QSPI_AutoPolling+0xdc>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 80020aa:	2302      	movs	r3, #2
 80020ac:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	2200      	movs	r2, #0
 80020b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 80020b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80020b8:	4618      	mov	r0, r3
 80020ba:	3718      	adds	r7, #24
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}

080020c0 <HAL_QSPI_MemoryMapped>:
  * @param  cfg structure that contains the memory mapped configuration information.
  * @note   This function is used only in Memory mapped Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_MemoryMapped(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_MemoryMappedTypeDef *cfg)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b088      	sub	sp, #32
 80020c4:	af02      	add	r7, sp, #8
 80020c6:	60f8      	str	r0, [r7, #12]
 80020c8:	60b9      	str	r1, [r7, #8]
 80020ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80020cc:	f7ff f9e4 	bl	8001498 <HAL_GetTick>
 80020d0:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  assert_param(IS_QSPI_TIMEOUT_ACTIVATION(cfg->TimeOutActivation));

  /* Process locked */
  __HAL_LOCK(hqspi);
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80020d8:	b2db      	uxtb	r3, r3
 80020da:	2b01      	cmp	r3, #1
 80020dc:	d101      	bne.n	80020e2 <HAL_QSPI_MemoryMapped+0x22>
 80020de:	2302      	movs	r3, #2
 80020e0:	e04c      	b.n	800217c <HAL_QSPI_MemoryMapped+0xbc>
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	2201      	movs	r2, #1
 80020e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80020f0:	b2db      	uxtb	r3, r3
 80020f2:	2b01      	cmp	r3, #1
 80020f4:	d13b      	bne.n	800216e <HAL_QSPI_MemoryMapped+0xae>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	2200      	movs	r2, #0
 80020fa:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_MEM_MAPPED;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	2282      	movs	r2, #130	@ 0x82
 8002100:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002108:	9300      	str	r3, [sp, #0]
 800210a:	693b      	ldr	r3, [r7, #16]
 800210c:	2200      	movs	r2, #0
 800210e:	2120      	movs	r1, #32
 8002110:	68f8      	ldr	r0, [r7, #12]
 8002112:	f000 f845 	bl	80021a0 <QSPI_WaitFlagStateUntilTimeout>
 8002116:	4603      	mov	r3, r0
 8002118:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 800211a:	7dfb      	ldrb	r3, [r7, #23]
 800211c:	2b00      	cmp	r3, #0
 800211e:	d128      	bne.n	8002172 <HAL_QSPI_MemoryMapped+0xb2>
    {
      /* Configure QSPI: CR register with timeout counter enable */
    MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_TCEN, cfg->TimeOutActivation);
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f023 0108 	bic.w	r1, r3, #8
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	685a      	ldr	r2, [r3, #4]
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	430a      	orrs	r2, r1
 8002134:	601a      	str	r2, [r3, #0]

    if (cfg->TimeOutActivation == QSPI_TIMEOUT_COUNTER_ENABLE)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	2b08      	cmp	r3, #8
 800213c:	d110      	bne.n	8002160 <HAL_QSPI_MemoryMapped+0xa0>
      {
        assert_param(IS_QSPI_TIMEOUT_PERIOD(cfg->TimeOutPeriod));

        /* Configure QSPI: LPTR register with the low-power timeout value */
        WRITE_REG(hqspi->Instance->LPTR, cfg->TimeOutPeriod);
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	687a      	ldr	r2, [r7, #4]
 8002144:	6812      	ldr	r2, [r2, #0]
 8002146:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Clear interrupt */
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TO);
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	2210      	movs	r2, #16
 800214e:	60da      	str	r2, [r3, #12]

        /* Enable the QSPI TimeOut Interrupt */
        __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TO);
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	681a      	ldr	r2, [r3, #0]
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800215e:	601a      	str	r2, [r3, #0]
      }

      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED);
 8002160:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 8002164:	68b9      	ldr	r1, [r7, #8]
 8002166:	68f8      	ldr	r0, [r7, #12]
 8002168:	f000 f851 	bl	800220e <QSPI_Config>
 800216c:	e001      	b.n	8002172 <HAL_QSPI_MemoryMapped+0xb2>
    }
  }
  else
  {
    status = HAL_BUSY;
 800216e:	2302      	movs	r3, #2
 8002170:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	2200      	movs	r2, #0
 8002176:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 800217a:	7dfb      	ldrb	r3, [r7, #23]
}
 800217c:	4618      	mov	r0, r3
 800217e:	3718      	adds	r7, #24
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}

08002184 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8002184:	b480      	push	{r7}
 8002186:	b083      	sub	sp, #12
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
 800218c:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	683a      	ldr	r2, [r7, #0]
 8002192:	649a      	str	r2, [r3, #72]	@ 0x48
}
 8002194:	bf00      	nop
 8002196:	370c      	adds	r7, #12
 8002198:	46bd      	mov	sp, r7
 800219a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219e:	4770      	bx	lr

080021a0 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b084      	sub	sp, #16
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	60f8      	str	r0, [r7, #12]
 80021a8:	60b9      	str	r1, [r7, #8]
 80021aa:	603b      	str	r3, [r7, #0]
 80021ac:	4613      	mov	r3, r2
 80021ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80021b0:	e01a      	b.n	80021e8 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80021b2:	69bb      	ldr	r3, [r7, #24]
 80021b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021b8:	d016      	beq.n	80021e8 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80021ba:	f7ff f96d 	bl	8001498 <HAL_GetTick>
 80021be:	4602      	mov	r2, r0
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	1ad3      	subs	r3, r2, r3
 80021c4:	69ba      	ldr	r2, [r7, #24]
 80021c6:	429a      	cmp	r2, r3
 80021c8:	d302      	bcc.n	80021d0 <QSPI_WaitFlagStateUntilTimeout+0x30>
 80021ca:	69bb      	ldr	r3, [r7, #24]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d10b      	bne.n	80021e8 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	2204      	movs	r2, #4
 80021d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021dc:	f043 0201 	orr.w	r2, r3, #1
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 80021e4:	2301      	movs	r3, #1
 80021e6:	e00e      	b.n	8002206 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	689a      	ldr	r2, [r3, #8]
 80021ee:	68bb      	ldr	r3, [r7, #8]
 80021f0:	4013      	ands	r3, r2
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	bf14      	ite	ne
 80021f6:	2301      	movne	r3, #1
 80021f8:	2300      	moveq	r3, #0
 80021fa:	b2db      	uxtb	r3, r3
 80021fc:	461a      	mov	r2, r3
 80021fe:	79fb      	ldrb	r3, [r7, #7]
 8002200:	429a      	cmp	r2, r3
 8002202:	d1d6      	bne.n	80021b2 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002204:	2300      	movs	r3, #0
}
 8002206:	4618      	mov	r0, r3
 8002208:	3710      	adds	r7, #16
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}

0800220e <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 800220e:	b480      	push	{r7}
 8002210:	b085      	sub	sp, #20
 8002212:	af00      	add	r7, sp, #0
 8002214:	60f8      	str	r0, [r7, #12]
 8002216:	60b9      	str	r1, [r7, #8]
 8002218:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 800221a:	68bb      	ldr	r3, [r7, #8]
 800221c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800221e:	2b00      	cmp	r3, #0
 8002220:	d009      	beq.n	8002236 <QSPI_Config+0x28>
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8002228:	d005      	beq.n	8002236 <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 800222a:	68bb      	ldr	r3, [r7, #8]
 800222c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	3a01      	subs	r2, #1
 8002234:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 8002236:	68bb      	ldr	r3, [r7, #8]
 8002238:	699b      	ldr	r3, [r3, #24]
 800223a:	2b00      	cmp	r3, #0
 800223c:	f000 80c1 	beq.w	80023c2 <QSPI_Config+0x1b4>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8002240:	68bb      	ldr	r3, [r7, #8]
 8002242:	6a1b      	ldr	r3, [r3, #32]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d063      	beq.n	8002310 <QSPI_Config+0x102>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	68ba      	ldr	r2, [r7, #8]
 800224e:	6892      	ldr	r2, [r2, #8]
 8002250:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8002252:	68bb      	ldr	r3, [r7, #8]
 8002254:	69db      	ldr	r3, [r3, #28]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d031      	beq.n	80022be <QSPI_Config+0xb0>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800225a:	68bb      	ldr	r3, [r7, #8]
 800225c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800225e:	68bb      	ldr	r3, [r7, #8]
 8002260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002262:	431a      	orrs	r2, r3
 8002264:	68bb      	ldr	r3, [r7, #8]
 8002266:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002268:	431a      	orrs	r2, r3
 800226a:	68bb      	ldr	r3, [r7, #8]
 800226c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800226e:	431a      	orrs	r2, r3
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	695b      	ldr	r3, [r3, #20]
 8002274:	049b      	lsls	r3, r3, #18
 8002276:	431a      	orrs	r2, r3
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	691b      	ldr	r3, [r3, #16]
 800227c:	431a      	orrs	r2, r3
 800227e:	68bb      	ldr	r3, [r7, #8]
 8002280:	6a1b      	ldr	r3, [r3, #32]
 8002282:	431a      	orrs	r2, r3
 8002284:	68bb      	ldr	r3, [r7, #8]
 8002286:	68db      	ldr	r3, [r3, #12]
 8002288:	431a      	orrs	r2, r3
 800228a:	68bb      	ldr	r3, [r7, #8]
 800228c:	69db      	ldr	r3, [r3, #28]
 800228e:	431a      	orrs	r2, r3
 8002290:	68bb      	ldr	r3, [r7, #8]
 8002292:	699b      	ldr	r3, [r3, #24]
 8002294:	431a      	orrs	r2, r3
 8002296:	68bb      	ldr	r3, [r7, #8]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	ea42 0103 	orr.w	r1, r2, r3
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	687a      	ldr	r2, [r7, #4]
 80022a4:	430a      	orrs	r2, r1
 80022a6:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) |
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode |
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode |
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80022ae:	f000 813f 	beq.w	8002530 <QSPI_Config+0x322>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	68ba      	ldr	r2, [r7, #8]
 80022b8:	6852      	ldr	r2, [r2, #4]
 80022ba:	619a      	str	r2, [r3, #24]
          CLEAR_REG(hqspi->Instance->AR);
        }
      }
    }
  }
}
 80022bc:	e138      	b.n	8002530 <QSPI_Config+0x322>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80022be:	68bb      	ldr	r3, [r7, #8]
 80022c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022c2:	68bb      	ldr	r3, [r7, #8]
 80022c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022c6:	431a      	orrs	r2, r3
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022cc:	431a      	orrs	r2, r3
 80022ce:	68bb      	ldr	r3, [r7, #8]
 80022d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022d2:	431a      	orrs	r2, r3
 80022d4:	68bb      	ldr	r3, [r7, #8]
 80022d6:	695b      	ldr	r3, [r3, #20]
 80022d8:	049b      	lsls	r3, r3, #18
 80022da:	431a      	orrs	r2, r3
 80022dc:	68bb      	ldr	r3, [r7, #8]
 80022de:	691b      	ldr	r3, [r3, #16]
 80022e0:	431a      	orrs	r2, r3
 80022e2:	68bb      	ldr	r3, [r7, #8]
 80022e4:	6a1b      	ldr	r3, [r3, #32]
 80022e6:	431a      	orrs	r2, r3
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	69db      	ldr	r3, [r3, #28]
 80022ec:	431a      	orrs	r2, r3
 80022ee:	68bb      	ldr	r3, [r7, #8]
 80022f0:	699b      	ldr	r3, [r3, #24]
 80022f2:	431a      	orrs	r2, r3
 80022f4:	68bb      	ldr	r3, [r7, #8]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	ea42 0103 	orr.w	r1, r2, r3
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	687a      	ldr	r2, [r7, #4]
 8002302:	430a      	orrs	r2, r1
 8002304:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	2200      	movs	r2, #0
 800230c:	619a      	str	r2, [r3, #24]
}
 800230e:	e10f      	b.n	8002530 <QSPI_Config+0x322>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	69db      	ldr	r3, [r3, #28]
 8002314:	2b00      	cmp	r3, #0
 8002316:	d02e      	beq.n	8002376 <QSPI_Config+0x168>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800231c:	68bb      	ldr	r3, [r7, #8]
 800231e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002320:	431a      	orrs	r2, r3
 8002322:	68bb      	ldr	r3, [r7, #8]
 8002324:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002326:	431a      	orrs	r2, r3
 8002328:	68bb      	ldr	r3, [r7, #8]
 800232a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800232c:	431a      	orrs	r2, r3
 800232e:	68bb      	ldr	r3, [r7, #8]
 8002330:	695b      	ldr	r3, [r3, #20]
 8002332:	049b      	lsls	r3, r3, #18
 8002334:	431a      	orrs	r2, r3
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	6a1b      	ldr	r3, [r3, #32]
 800233a:	431a      	orrs	r2, r3
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	68db      	ldr	r3, [r3, #12]
 8002340:	431a      	orrs	r2, r3
 8002342:	68bb      	ldr	r3, [r7, #8]
 8002344:	69db      	ldr	r3, [r3, #28]
 8002346:	431a      	orrs	r2, r3
 8002348:	68bb      	ldr	r3, [r7, #8]
 800234a:	699b      	ldr	r3, [r3, #24]
 800234c:	431a      	orrs	r2, r3
 800234e:	68bb      	ldr	r3, [r7, #8]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	ea42 0103 	orr.w	r1, r2, r3
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	687a      	ldr	r2, [r7, #4]
 800235c:	430a      	orrs	r2, r1
 800235e:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8002366:	f000 80e3 	beq.w	8002530 <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	68ba      	ldr	r2, [r7, #8]
 8002370:	6852      	ldr	r2, [r2, #4]
 8002372:	619a      	str	r2, [r3, #24]
}
 8002374:	e0dc      	b.n	8002530 <QSPI_Config+0x322>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8002376:	68bb      	ldr	r3, [r7, #8]
 8002378:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800237a:	68bb      	ldr	r3, [r7, #8]
 800237c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800237e:	431a      	orrs	r2, r3
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002384:	431a      	orrs	r2, r3
 8002386:	68bb      	ldr	r3, [r7, #8]
 8002388:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800238a:	431a      	orrs	r2, r3
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	695b      	ldr	r3, [r3, #20]
 8002390:	049b      	lsls	r3, r3, #18
 8002392:	431a      	orrs	r2, r3
 8002394:	68bb      	ldr	r3, [r7, #8]
 8002396:	6a1b      	ldr	r3, [r3, #32]
 8002398:	431a      	orrs	r2, r3
 800239a:	68bb      	ldr	r3, [r7, #8]
 800239c:	69db      	ldr	r3, [r3, #28]
 800239e:	431a      	orrs	r2, r3
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	699b      	ldr	r3, [r3, #24]
 80023a4:	431a      	orrs	r2, r3
 80023a6:	68bb      	ldr	r3, [r7, #8]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	ea42 0103 	orr.w	r1, r2, r3
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	687a      	ldr	r2, [r7, #4]
 80023b4:	430a      	orrs	r2, r1
 80023b6:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	2200      	movs	r2, #0
 80023be:	619a      	str	r2, [r3, #24]
}
 80023c0:	e0b6      	b.n	8002530 <QSPI_Config+0x322>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 80023c2:	68bb      	ldr	r3, [r7, #8]
 80023c4:	6a1b      	ldr	r3, [r3, #32]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d05d      	beq.n	8002486 <QSPI_Config+0x278>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	68ba      	ldr	r2, [r7, #8]
 80023d0:	6892      	ldr	r2, [r2, #8]
 80023d2:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80023d4:	68bb      	ldr	r3, [r7, #8]
 80023d6:	69db      	ldr	r3, [r3, #28]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d02e      	beq.n	800243a <QSPI_Config+0x22c>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80023dc:	68bb      	ldr	r3, [r7, #8]
 80023de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80023e0:	68bb      	ldr	r3, [r7, #8]
 80023e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023e4:	431a      	orrs	r2, r3
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023ea:	431a      	orrs	r2, r3
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023f0:	431a      	orrs	r2, r3
 80023f2:	68bb      	ldr	r3, [r7, #8]
 80023f4:	695b      	ldr	r3, [r3, #20]
 80023f6:	049b      	lsls	r3, r3, #18
 80023f8:	431a      	orrs	r2, r3
 80023fa:	68bb      	ldr	r3, [r7, #8]
 80023fc:	691b      	ldr	r3, [r3, #16]
 80023fe:	431a      	orrs	r2, r3
 8002400:	68bb      	ldr	r3, [r7, #8]
 8002402:	6a1b      	ldr	r3, [r3, #32]
 8002404:	431a      	orrs	r2, r3
 8002406:	68bb      	ldr	r3, [r7, #8]
 8002408:	68db      	ldr	r3, [r3, #12]
 800240a:	431a      	orrs	r2, r3
 800240c:	68bb      	ldr	r3, [r7, #8]
 800240e:	69db      	ldr	r3, [r3, #28]
 8002410:	431a      	orrs	r2, r3
 8002412:	68bb      	ldr	r3, [r7, #8]
 8002414:	699b      	ldr	r3, [r3, #24]
 8002416:	ea42 0103 	orr.w	r1, r2, r3
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	687a      	ldr	r2, [r7, #4]
 8002420:	430a      	orrs	r2, r1
 8002422:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800242a:	f000 8081 	beq.w	8002530 <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	68ba      	ldr	r2, [r7, #8]
 8002434:	6852      	ldr	r2, [r2, #4]
 8002436:	619a      	str	r2, [r3, #24]
}
 8002438:	e07a      	b.n	8002530 <QSPI_Config+0x322>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800243a:	68bb      	ldr	r3, [r7, #8]
 800243c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800243e:	68bb      	ldr	r3, [r7, #8]
 8002440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002442:	431a      	orrs	r2, r3
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002448:	431a      	orrs	r2, r3
 800244a:	68bb      	ldr	r3, [r7, #8]
 800244c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800244e:	431a      	orrs	r2, r3
 8002450:	68bb      	ldr	r3, [r7, #8]
 8002452:	695b      	ldr	r3, [r3, #20]
 8002454:	049b      	lsls	r3, r3, #18
 8002456:	431a      	orrs	r2, r3
 8002458:	68bb      	ldr	r3, [r7, #8]
 800245a:	691b      	ldr	r3, [r3, #16]
 800245c:	431a      	orrs	r2, r3
 800245e:	68bb      	ldr	r3, [r7, #8]
 8002460:	6a1b      	ldr	r3, [r3, #32]
 8002462:	431a      	orrs	r2, r3
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	69db      	ldr	r3, [r3, #28]
 8002468:	431a      	orrs	r2, r3
 800246a:	68bb      	ldr	r3, [r7, #8]
 800246c:	699b      	ldr	r3, [r3, #24]
 800246e:	ea42 0103 	orr.w	r1, r2, r3
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	687a      	ldr	r2, [r7, #4]
 8002478:	430a      	orrs	r2, r1
 800247a:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	2200      	movs	r2, #0
 8002482:	619a      	str	r2, [r3, #24]
}
 8002484:	e054      	b.n	8002530 <QSPI_Config+0x322>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8002486:	68bb      	ldr	r3, [r7, #8]
 8002488:	69db      	ldr	r3, [r3, #28]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d02a      	beq.n	80024e4 <QSPI_Config+0x2d6>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002492:	68bb      	ldr	r3, [r7, #8]
 8002494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002496:	431a      	orrs	r2, r3
 8002498:	68bb      	ldr	r3, [r7, #8]
 800249a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800249c:	431a      	orrs	r2, r3
 800249e:	68bb      	ldr	r3, [r7, #8]
 80024a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024a2:	431a      	orrs	r2, r3
 80024a4:	68bb      	ldr	r3, [r7, #8]
 80024a6:	695b      	ldr	r3, [r3, #20]
 80024a8:	049b      	lsls	r3, r3, #18
 80024aa:	431a      	orrs	r2, r3
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	6a1b      	ldr	r3, [r3, #32]
 80024b0:	431a      	orrs	r2, r3
 80024b2:	68bb      	ldr	r3, [r7, #8]
 80024b4:	68db      	ldr	r3, [r3, #12]
 80024b6:	431a      	orrs	r2, r3
 80024b8:	68bb      	ldr	r3, [r7, #8]
 80024ba:	69db      	ldr	r3, [r3, #28]
 80024bc:	431a      	orrs	r2, r3
 80024be:	68bb      	ldr	r3, [r7, #8]
 80024c0:	699b      	ldr	r3, [r3, #24]
 80024c2:	ea42 0103 	orr.w	r1, r2, r3
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	687a      	ldr	r2, [r7, #4]
 80024cc:	430a      	orrs	r2, r1
 80024ce:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80024d6:	d02b      	beq.n	8002530 <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	68ba      	ldr	r2, [r7, #8]
 80024de:	6852      	ldr	r2, [r2, #4]
 80024e0:	619a      	str	r2, [r3, #24]
}
 80024e2:	e025      	b.n	8002530 <QSPI_Config+0x322>
        if (cmd->DataMode != QSPI_DATA_NONE)
 80024e4:	68bb      	ldr	r3, [r7, #8]
 80024e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d021      	beq.n	8002530 <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80024ec:	68bb      	ldr	r3, [r7, #8]
 80024ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80024f0:	68bb      	ldr	r3, [r7, #8]
 80024f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024f4:	431a      	orrs	r2, r3
 80024f6:	68bb      	ldr	r3, [r7, #8]
 80024f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024fa:	431a      	orrs	r2, r3
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002500:	431a      	orrs	r2, r3
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	695b      	ldr	r3, [r3, #20]
 8002506:	049b      	lsls	r3, r3, #18
 8002508:	431a      	orrs	r2, r3
 800250a:	68bb      	ldr	r3, [r7, #8]
 800250c:	6a1b      	ldr	r3, [r3, #32]
 800250e:	431a      	orrs	r2, r3
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	69db      	ldr	r3, [r3, #28]
 8002514:	431a      	orrs	r2, r3
 8002516:	68bb      	ldr	r3, [r7, #8]
 8002518:	699b      	ldr	r3, [r3, #24]
 800251a:	ea42 0103 	orr.w	r1, r2, r3
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	687a      	ldr	r2, [r7, #4]
 8002524:	430a      	orrs	r2, r1
 8002526:	615a      	str	r2, [r3, #20]
          CLEAR_REG(hqspi->Instance->AR);
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	2200      	movs	r2, #0
 800252e:	619a      	str	r2, [r3, #24]
}
 8002530:	bf00      	nop
 8002532:	3714      	adds	r7, #20
 8002534:	46bd      	mov	sp, r7
 8002536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253a:	4770      	bx	lr

0800253c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b08c      	sub	sp, #48	@ 0x30
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d102      	bne.n	8002550 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800254a:	2301      	movs	r3, #1
 800254c:	f000 bc48 	b.w	8002de0 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f003 0301 	and.w	r3, r3, #1
 8002558:	2b00      	cmp	r3, #0
 800255a:	f000 8088 	beq.w	800266e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800255e:	4b99      	ldr	r3, [pc, #612]	@ (80027c4 <HAL_RCC_OscConfig+0x288>)
 8002560:	691b      	ldr	r3, [r3, #16]
 8002562:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002566:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002568:	4b96      	ldr	r3, [pc, #600]	@ (80027c4 <HAL_RCC_OscConfig+0x288>)
 800256a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800256c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800256e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002570:	2b10      	cmp	r3, #16
 8002572:	d007      	beq.n	8002584 <HAL_RCC_OscConfig+0x48>
 8002574:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002576:	2b18      	cmp	r3, #24
 8002578:	d111      	bne.n	800259e <HAL_RCC_OscConfig+0x62>
 800257a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800257c:	f003 0303 	and.w	r3, r3, #3
 8002580:	2b02      	cmp	r3, #2
 8002582:	d10c      	bne.n	800259e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002584:	4b8f      	ldr	r3, [pc, #572]	@ (80027c4 <HAL_RCC_OscConfig+0x288>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800258c:	2b00      	cmp	r3, #0
 800258e:	d06d      	beq.n	800266c <HAL_RCC_OscConfig+0x130>
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d169      	bne.n	800266c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002598:	2301      	movs	r3, #1
 800259a:	f000 bc21 	b.w	8002de0 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025a6:	d106      	bne.n	80025b6 <HAL_RCC_OscConfig+0x7a>
 80025a8:	4b86      	ldr	r3, [pc, #536]	@ (80027c4 <HAL_RCC_OscConfig+0x288>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a85      	ldr	r2, [pc, #532]	@ (80027c4 <HAL_RCC_OscConfig+0x288>)
 80025ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025b2:	6013      	str	r3, [r2, #0]
 80025b4:	e02e      	b.n	8002614 <HAL_RCC_OscConfig+0xd8>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d10c      	bne.n	80025d8 <HAL_RCC_OscConfig+0x9c>
 80025be:	4b81      	ldr	r3, [pc, #516]	@ (80027c4 <HAL_RCC_OscConfig+0x288>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4a80      	ldr	r2, [pc, #512]	@ (80027c4 <HAL_RCC_OscConfig+0x288>)
 80025c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025c8:	6013      	str	r3, [r2, #0]
 80025ca:	4b7e      	ldr	r3, [pc, #504]	@ (80027c4 <HAL_RCC_OscConfig+0x288>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4a7d      	ldr	r2, [pc, #500]	@ (80027c4 <HAL_RCC_OscConfig+0x288>)
 80025d0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80025d4:	6013      	str	r3, [r2, #0]
 80025d6:	e01d      	b.n	8002614 <HAL_RCC_OscConfig+0xd8>
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80025e0:	d10c      	bne.n	80025fc <HAL_RCC_OscConfig+0xc0>
 80025e2:	4b78      	ldr	r3, [pc, #480]	@ (80027c4 <HAL_RCC_OscConfig+0x288>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	4a77      	ldr	r2, [pc, #476]	@ (80027c4 <HAL_RCC_OscConfig+0x288>)
 80025e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80025ec:	6013      	str	r3, [r2, #0]
 80025ee:	4b75      	ldr	r3, [pc, #468]	@ (80027c4 <HAL_RCC_OscConfig+0x288>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4a74      	ldr	r2, [pc, #464]	@ (80027c4 <HAL_RCC_OscConfig+0x288>)
 80025f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025f8:	6013      	str	r3, [r2, #0]
 80025fa:	e00b      	b.n	8002614 <HAL_RCC_OscConfig+0xd8>
 80025fc:	4b71      	ldr	r3, [pc, #452]	@ (80027c4 <HAL_RCC_OscConfig+0x288>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a70      	ldr	r2, [pc, #448]	@ (80027c4 <HAL_RCC_OscConfig+0x288>)
 8002602:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002606:	6013      	str	r3, [r2, #0]
 8002608:	4b6e      	ldr	r3, [pc, #440]	@ (80027c4 <HAL_RCC_OscConfig+0x288>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a6d      	ldr	r2, [pc, #436]	@ (80027c4 <HAL_RCC_OscConfig+0x288>)
 800260e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002612:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d013      	beq.n	8002644 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800261c:	f7fe ff3c 	bl	8001498 <HAL_GetTick>
 8002620:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002622:	e008      	b.n	8002636 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002624:	f7fe ff38 	bl	8001498 <HAL_GetTick>
 8002628:	4602      	mov	r2, r0
 800262a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800262c:	1ad3      	subs	r3, r2, r3
 800262e:	2b64      	cmp	r3, #100	@ 0x64
 8002630:	d901      	bls.n	8002636 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002632:	2303      	movs	r3, #3
 8002634:	e3d4      	b.n	8002de0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002636:	4b63      	ldr	r3, [pc, #396]	@ (80027c4 <HAL_RCC_OscConfig+0x288>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800263e:	2b00      	cmp	r3, #0
 8002640:	d0f0      	beq.n	8002624 <HAL_RCC_OscConfig+0xe8>
 8002642:	e014      	b.n	800266e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002644:	f7fe ff28 	bl	8001498 <HAL_GetTick>
 8002648:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800264a:	e008      	b.n	800265e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800264c:	f7fe ff24 	bl	8001498 <HAL_GetTick>
 8002650:	4602      	mov	r2, r0
 8002652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002654:	1ad3      	subs	r3, r2, r3
 8002656:	2b64      	cmp	r3, #100	@ 0x64
 8002658:	d901      	bls.n	800265e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800265a:	2303      	movs	r3, #3
 800265c:	e3c0      	b.n	8002de0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800265e:	4b59      	ldr	r3, [pc, #356]	@ (80027c4 <HAL_RCC_OscConfig+0x288>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002666:	2b00      	cmp	r3, #0
 8002668:	d1f0      	bne.n	800264c <HAL_RCC_OscConfig+0x110>
 800266a:	e000      	b.n	800266e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800266c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f003 0302 	and.w	r3, r3, #2
 8002676:	2b00      	cmp	r3, #0
 8002678:	f000 80ca 	beq.w	8002810 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800267c:	4b51      	ldr	r3, [pc, #324]	@ (80027c4 <HAL_RCC_OscConfig+0x288>)
 800267e:	691b      	ldr	r3, [r3, #16]
 8002680:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002684:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002686:	4b4f      	ldr	r3, [pc, #316]	@ (80027c4 <HAL_RCC_OscConfig+0x288>)
 8002688:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800268a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800268c:	6a3b      	ldr	r3, [r7, #32]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d007      	beq.n	80026a2 <HAL_RCC_OscConfig+0x166>
 8002692:	6a3b      	ldr	r3, [r7, #32]
 8002694:	2b18      	cmp	r3, #24
 8002696:	d156      	bne.n	8002746 <HAL_RCC_OscConfig+0x20a>
 8002698:	69fb      	ldr	r3, [r7, #28]
 800269a:	f003 0303 	and.w	r3, r3, #3
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d151      	bne.n	8002746 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80026a2:	4b48      	ldr	r3, [pc, #288]	@ (80027c4 <HAL_RCC_OscConfig+0x288>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f003 0304 	and.w	r3, r3, #4
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d005      	beq.n	80026ba <HAL_RCC_OscConfig+0x17e>
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	68db      	ldr	r3, [r3, #12]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d101      	bne.n	80026ba <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80026b6:	2301      	movs	r3, #1
 80026b8:	e392      	b.n	8002de0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80026ba:	4b42      	ldr	r3, [pc, #264]	@ (80027c4 <HAL_RCC_OscConfig+0x288>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f023 0219 	bic.w	r2, r3, #25
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	68db      	ldr	r3, [r3, #12]
 80026c6:	493f      	ldr	r1, [pc, #252]	@ (80027c4 <HAL_RCC_OscConfig+0x288>)
 80026c8:	4313      	orrs	r3, r2
 80026ca:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026cc:	f7fe fee4 	bl	8001498 <HAL_GetTick>
 80026d0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80026d2:	e008      	b.n	80026e6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026d4:	f7fe fee0 	bl	8001498 <HAL_GetTick>
 80026d8:	4602      	mov	r2, r0
 80026da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026dc:	1ad3      	subs	r3, r2, r3
 80026de:	2b02      	cmp	r3, #2
 80026e0:	d901      	bls.n	80026e6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80026e2:	2303      	movs	r3, #3
 80026e4:	e37c      	b.n	8002de0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80026e6:	4b37      	ldr	r3, [pc, #220]	@ (80027c4 <HAL_RCC_OscConfig+0x288>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f003 0304 	and.w	r3, r3, #4
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d0f0      	beq.n	80026d4 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026f2:	f7fe ff01 	bl	80014f8 <HAL_GetREVID>
 80026f6:	4603      	mov	r3, r0
 80026f8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80026fc:	4293      	cmp	r3, r2
 80026fe:	d817      	bhi.n	8002730 <HAL_RCC_OscConfig+0x1f4>
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	691b      	ldr	r3, [r3, #16]
 8002704:	2b40      	cmp	r3, #64	@ 0x40
 8002706:	d108      	bne.n	800271a <HAL_RCC_OscConfig+0x1de>
 8002708:	4b2e      	ldr	r3, [pc, #184]	@ (80027c4 <HAL_RCC_OscConfig+0x288>)
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002710:	4a2c      	ldr	r2, [pc, #176]	@ (80027c4 <HAL_RCC_OscConfig+0x288>)
 8002712:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002716:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002718:	e07a      	b.n	8002810 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800271a:	4b2a      	ldr	r3, [pc, #168]	@ (80027c4 <HAL_RCC_OscConfig+0x288>)
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	691b      	ldr	r3, [r3, #16]
 8002726:	031b      	lsls	r3, r3, #12
 8002728:	4926      	ldr	r1, [pc, #152]	@ (80027c4 <HAL_RCC_OscConfig+0x288>)
 800272a:	4313      	orrs	r3, r2
 800272c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800272e:	e06f      	b.n	8002810 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002730:	4b24      	ldr	r3, [pc, #144]	@ (80027c4 <HAL_RCC_OscConfig+0x288>)
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	691b      	ldr	r3, [r3, #16]
 800273c:	061b      	lsls	r3, r3, #24
 800273e:	4921      	ldr	r1, [pc, #132]	@ (80027c4 <HAL_RCC_OscConfig+0x288>)
 8002740:	4313      	orrs	r3, r2
 8002742:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002744:	e064      	b.n	8002810 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	68db      	ldr	r3, [r3, #12]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d047      	beq.n	80027de <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800274e:	4b1d      	ldr	r3, [pc, #116]	@ (80027c4 <HAL_RCC_OscConfig+0x288>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f023 0219 	bic.w	r2, r3, #25
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	68db      	ldr	r3, [r3, #12]
 800275a:	491a      	ldr	r1, [pc, #104]	@ (80027c4 <HAL_RCC_OscConfig+0x288>)
 800275c:	4313      	orrs	r3, r2
 800275e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002760:	f7fe fe9a 	bl	8001498 <HAL_GetTick>
 8002764:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002766:	e008      	b.n	800277a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002768:	f7fe fe96 	bl	8001498 <HAL_GetTick>
 800276c:	4602      	mov	r2, r0
 800276e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002770:	1ad3      	subs	r3, r2, r3
 8002772:	2b02      	cmp	r3, #2
 8002774:	d901      	bls.n	800277a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8002776:	2303      	movs	r3, #3
 8002778:	e332      	b.n	8002de0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800277a:	4b12      	ldr	r3, [pc, #72]	@ (80027c4 <HAL_RCC_OscConfig+0x288>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f003 0304 	and.w	r3, r3, #4
 8002782:	2b00      	cmp	r3, #0
 8002784:	d0f0      	beq.n	8002768 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002786:	f7fe feb7 	bl	80014f8 <HAL_GetREVID>
 800278a:	4603      	mov	r3, r0
 800278c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002790:	4293      	cmp	r3, r2
 8002792:	d819      	bhi.n	80027c8 <HAL_RCC_OscConfig+0x28c>
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	691b      	ldr	r3, [r3, #16]
 8002798:	2b40      	cmp	r3, #64	@ 0x40
 800279a:	d108      	bne.n	80027ae <HAL_RCC_OscConfig+0x272>
 800279c:	4b09      	ldr	r3, [pc, #36]	@ (80027c4 <HAL_RCC_OscConfig+0x288>)
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80027a4:	4a07      	ldr	r2, [pc, #28]	@ (80027c4 <HAL_RCC_OscConfig+0x288>)
 80027a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80027aa:	6053      	str	r3, [r2, #4]
 80027ac:	e030      	b.n	8002810 <HAL_RCC_OscConfig+0x2d4>
 80027ae:	4b05      	ldr	r3, [pc, #20]	@ (80027c4 <HAL_RCC_OscConfig+0x288>)
 80027b0:	685b      	ldr	r3, [r3, #4]
 80027b2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	691b      	ldr	r3, [r3, #16]
 80027ba:	031b      	lsls	r3, r3, #12
 80027bc:	4901      	ldr	r1, [pc, #4]	@ (80027c4 <HAL_RCC_OscConfig+0x288>)
 80027be:	4313      	orrs	r3, r2
 80027c0:	604b      	str	r3, [r1, #4]
 80027c2:	e025      	b.n	8002810 <HAL_RCC_OscConfig+0x2d4>
 80027c4:	58024400 	.word	0x58024400
 80027c8:	4b9a      	ldr	r3, [pc, #616]	@ (8002a34 <HAL_RCC_OscConfig+0x4f8>)
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	691b      	ldr	r3, [r3, #16]
 80027d4:	061b      	lsls	r3, r3, #24
 80027d6:	4997      	ldr	r1, [pc, #604]	@ (8002a34 <HAL_RCC_OscConfig+0x4f8>)
 80027d8:	4313      	orrs	r3, r2
 80027da:	604b      	str	r3, [r1, #4]
 80027dc:	e018      	b.n	8002810 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027de:	4b95      	ldr	r3, [pc, #596]	@ (8002a34 <HAL_RCC_OscConfig+0x4f8>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a94      	ldr	r2, [pc, #592]	@ (8002a34 <HAL_RCC_OscConfig+0x4f8>)
 80027e4:	f023 0301 	bic.w	r3, r3, #1
 80027e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027ea:	f7fe fe55 	bl	8001498 <HAL_GetTick>
 80027ee:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80027f0:	e008      	b.n	8002804 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027f2:	f7fe fe51 	bl	8001498 <HAL_GetTick>
 80027f6:	4602      	mov	r2, r0
 80027f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027fa:	1ad3      	subs	r3, r2, r3
 80027fc:	2b02      	cmp	r3, #2
 80027fe:	d901      	bls.n	8002804 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002800:	2303      	movs	r3, #3
 8002802:	e2ed      	b.n	8002de0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002804:	4b8b      	ldr	r3, [pc, #556]	@ (8002a34 <HAL_RCC_OscConfig+0x4f8>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f003 0304 	and.w	r3, r3, #4
 800280c:	2b00      	cmp	r3, #0
 800280e:	d1f0      	bne.n	80027f2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f003 0310 	and.w	r3, r3, #16
 8002818:	2b00      	cmp	r3, #0
 800281a:	f000 80a9 	beq.w	8002970 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800281e:	4b85      	ldr	r3, [pc, #532]	@ (8002a34 <HAL_RCC_OscConfig+0x4f8>)
 8002820:	691b      	ldr	r3, [r3, #16]
 8002822:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002826:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002828:	4b82      	ldr	r3, [pc, #520]	@ (8002a34 <HAL_RCC_OscConfig+0x4f8>)
 800282a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800282c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800282e:	69bb      	ldr	r3, [r7, #24]
 8002830:	2b08      	cmp	r3, #8
 8002832:	d007      	beq.n	8002844 <HAL_RCC_OscConfig+0x308>
 8002834:	69bb      	ldr	r3, [r7, #24]
 8002836:	2b18      	cmp	r3, #24
 8002838:	d13a      	bne.n	80028b0 <HAL_RCC_OscConfig+0x374>
 800283a:	697b      	ldr	r3, [r7, #20]
 800283c:	f003 0303 	and.w	r3, r3, #3
 8002840:	2b01      	cmp	r3, #1
 8002842:	d135      	bne.n	80028b0 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002844:	4b7b      	ldr	r3, [pc, #492]	@ (8002a34 <HAL_RCC_OscConfig+0x4f8>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800284c:	2b00      	cmp	r3, #0
 800284e:	d005      	beq.n	800285c <HAL_RCC_OscConfig+0x320>
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	69db      	ldr	r3, [r3, #28]
 8002854:	2b80      	cmp	r3, #128	@ 0x80
 8002856:	d001      	beq.n	800285c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002858:	2301      	movs	r3, #1
 800285a:	e2c1      	b.n	8002de0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800285c:	f7fe fe4c 	bl	80014f8 <HAL_GetREVID>
 8002860:	4603      	mov	r3, r0
 8002862:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002866:	4293      	cmp	r3, r2
 8002868:	d817      	bhi.n	800289a <HAL_RCC_OscConfig+0x35e>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6a1b      	ldr	r3, [r3, #32]
 800286e:	2b20      	cmp	r3, #32
 8002870:	d108      	bne.n	8002884 <HAL_RCC_OscConfig+0x348>
 8002872:	4b70      	ldr	r3, [pc, #448]	@ (8002a34 <HAL_RCC_OscConfig+0x4f8>)
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800287a:	4a6e      	ldr	r2, [pc, #440]	@ (8002a34 <HAL_RCC_OscConfig+0x4f8>)
 800287c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002880:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002882:	e075      	b.n	8002970 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002884:	4b6b      	ldr	r3, [pc, #428]	@ (8002a34 <HAL_RCC_OscConfig+0x4f8>)
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6a1b      	ldr	r3, [r3, #32]
 8002890:	069b      	lsls	r3, r3, #26
 8002892:	4968      	ldr	r1, [pc, #416]	@ (8002a34 <HAL_RCC_OscConfig+0x4f8>)
 8002894:	4313      	orrs	r3, r2
 8002896:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002898:	e06a      	b.n	8002970 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800289a:	4b66      	ldr	r3, [pc, #408]	@ (8002a34 <HAL_RCC_OscConfig+0x4f8>)
 800289c:	68db      	ldr	r3, [r3, #12]
 800289e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6a1b      	ldr	r3, [r3, #32]
 80028a6:	061b      	lsls	r3, r3, #24
 80028a8:	4962      	ldr	r1, [pc, #392]	@ (8002a34 <HAL_RCC_OscConfig+0x4f8>)
 80028aa:	4313      	orrs	r3, r2
 80028ac:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80028ae:	e05f      	b.n	8002970 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	69db      	ldr	r3, [r3, #28]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d042      	beq.n	800293e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80028b8:	4b5e      	ldr	r3, [pc, #376]	@ (8002a34 <HAL_RCC_OscConfig+0x4f8>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a5d      	ldr	r2, [pc, #372]	@ (8002a34 <HAL_RCC_OscConfig+0x4f8>)
 80028be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80028c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028c4:	f7fe fde8 	bl	8001498 <HAL_GetTick>
 80028c8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80028ca:	e008      	b.n	80028de <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80028cc:	f7fe fde4 	bl	8001498 <HAL_GetTick>
 80028d0:	4602      	mov	r2, r0
 80028d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028d4:	1ad3      	subs	r3, r2, r3
 80028d6:	2b02      	cmp	r3, #2
 80028d8:	d901      	bls.n	80028de <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80028da:	2303      	movs	r3, #3
 80028dc:	e280      	b.n	8002de0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80028de:	4b55      	ldr	r3, [pc, #340]	@ (8002a34 <HAL_RCC_OscConfig+0x4f8>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d0f0      	beq.n	80028cc <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80028ea:	f7fe fe05 	bl	80014f8 <HAL_GetREVID>
 80028ee:	4603      	mov	r3, r0
 80028f0:	f241 0203 	movw	r2, #4099	@ 0x1003
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d817      	bhi.n	8002928 <HAL_RCC_OscConfig+0x3ec>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6a1b      	ldr	r3, [r3, #32]
 80028fc:	2b20      	cmp	r3, #32
 80028fe:	d108      	bne.n	8002912 <HAL_RCC_OscConfig+0x3d6>
 8002900:	4b4c      	ldr	r3, [pc, #304]	@ (8002a34 <HAL_RCC_OscConfig+0x4f8>)
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002908:	4a4a      	ldr	r2, [pc, #296]	@ (8002a34 <HAL_RCC_OscConfig+0x4f8>)
 800290a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800290e:	6053      	str	r3, [r2, #4]
 8002910:	e02e      	b.n	8002970 <HAL_RCC_OscConfig+0x434>
 8002912:	4b48      	ldr	r3, [pc, #288]	@ (8002a34 <HAL_RCC_OscConfig+0x4f8>)
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6a1b      	ldr	r3, [r3, #32]
 800291e:	069b      	lsls	r3, r3, #26
 8002920:	4944      	ldr	r1, [pc, #272]	@ (8002a34 <HAL_RCC_OscConfig+0x4f8>)
 8002922:	4313      	orrs	r3, r2
 8002924:	604b      	str	r3, [r1, #4]
 8002926:	e023      	b.n	8002970 <HAL_RCC_OscConfig+0x434>
 8002928:	4b42      	ldr	r3, [pc, #264]	@ (8002a34 <HAL_RCC_OscConfig+0x4f8>)
 800292a:	68db      	ldr	r3, [r3, #12]
 800292c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6a1b      	ldr	r3, [r3, #32]
 8002934:	061b      	lsls	r3, r3, #24
 8002936:	493f      	ldr	r1, [pc, #252]	@ (8002a34 <HAL_RCC_OscConfig+0x4f8>)
 8002938:	4313      	orrs	r3, r2
 800293a:	60cb      	str	r3, [r1, #12]
 800293c:	e018      	b.n	8002970 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800293e:	4b3d      	ldr	r3, [pc, #244]	@ (8002a34 <HAL_RCC_OscConfig+0x4f8>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4a3c      	ldr	r2, [pc, #240]	@ (8002a34 <HAL_RCC_OscConfig+0x4f8>)
 8002944:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002948:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800294a:	f7fe fda5 	bl	8001498 <HAL_GetTick>
 800294e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002950:	e008      	b.n	8002964 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002952:	f7fe fda1 	bl	8001498 <HAL_GetTick>
 8002956:	4602      	mov	r2, r0
 8002958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800295a:	1ad3      	subs	r3, r2, r3
 800295c:	2b02      	cmp	r3, #2
 800295e:	d901      	bls.n	8002964 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002960:	2303      	movs	r3, #3
 8002962:	e23d      	b.n	8002de0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002964:	4b33      	ldr	r3, [pc, #204]	@ (8002a34 <HAL_RCC_OscConfig+0x4f8>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800296c:	2b00      	cmp	r3, #0
 800296e:	d1f0      	bne.n	8002952 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f003 0308 	and.w	r3, r3, #8
 8002978:	2b00      	cmp	r3, #0
 800297a:	d036      	beq.n	80029ea <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	695b      	ldr	r3, [r3, #20]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d019      	beq.n	80029b8 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002984:	4b2b      	ldr	r3, [pc, #172]	@ (8002a34 <HAL_RCC_OscConfig+0x4f8>)
 8002986:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002988:	4a2a      	ldr	r2, [pc, #168]	@ (8002a34 <HAL_RCC_OscConfig+0x4f8>)
 800298a:	f043 0301 	orr.w	r3, r3, #1
 800298e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002990:	f7fe fd82 	bl	8001498 <HAL_GetTick>
 8002994:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002996:	e008      	b.n	80029aa <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002998:	f7fe fd7e 	bl	8001498 <HAL_GetTick>
 800299c:	4602      	mov	r2, r0
 800299e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029a0:	1ad3      	subs	r3, r2, r3
 80029a2:	2b02      	cmp	r3, #2
 80029a4:	d901      	bls.n	80029aa <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80029a6:	2303      	movs	r3, #3
 80029a8:	e21a      	b.n	8002de0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80029aa:	4b22      	ldr	r3, [pc, #136]	@ (8002a34 <HAL_RCC_OscConfig+0x4f8>)
 80029ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029ae:	f003 0302 	and.w	r3, r3, #2
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d0f0      	beq.n	8002998 <HAL_RCC_OscConfig+0x45c>
 80029b6:	e018      	b.n	80029ea <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029b8:	4b1e      	ldr	r3, [pc, #120]	@ (8002a34 <HAL_RCC_OscConfig+0x4f8>)
 80029ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029bc:	4a1d      	ldr	r2, [pc, #116]	@ (8002a34 <HAL_RCC_OscConfig+0x4f8>)
 80029be:	f023 0301 	bic.w	r3, r3, #1
 80029c2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029c4:	f7fe fd68 	bl	8001498 <HAL_GetTick>
 80029c8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80029ca:	e008      	b.n	80029de <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029cc:	f7fe fd64 	bl	8001498 <HAL_GetTick>
 80029d0:	4602      	mov	r2, r0
 80029d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029d4:	1ad3      	subs	r3, r2, r3
 80029d6:	2b02      	cmp	r3, #2
 80029d8:	d901      	bls.n	80029de <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80029da:	2303      	movs	r3, #3
 80029dc:	e200      	b.n	8002de0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80029de:	4b15      	ldr	r3, [pc, #84]	@ (8002a34 <HAL_RCC_OscConfig+0x4f8>)
 80029e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029e2:	f003 0302 	and.w	r3, r3, #2
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d1f0      	bne.n	80029cc <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f003 0320 	and.w	r3, r3, #32
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d039      	beq.n	8002a6a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	699b      	ldr	r3, [r3, #24]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d01c      	beq.n	8002a38 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80029fe:	4b0d      	ldr	r3, [pc, #52]	@ (8002a34 <HAL_RCC_OscConfig+0x4f8>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4a0c      	ldr	r2, [pc, #48]	@ (8002a34 <HAL_RCC_OscConfig+0x4f8>)
 8002a04:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002a08:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002a0a:	f7fe fd45 	bl	8001498 <HAL_GetTick>
 8002a0e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002a10:	e008      	b.n	8002a24 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002a12:	f7fe fd41 	bl	8001498 <HAL_GetTick>
 8002a16:	4602      	mov	r2, r0
 8002a18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a1a:	1ad3      	subs	r3, r2, r3
 8002a1c:	2b02      	cmp	r3, #2
 8002a1e:	d901      	bls.n	8002a24 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002a20:	2303      	movs	r3, #3
 8002a22:	e1dd      	b.n	8002de0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002a24:	4b03      	ldr	r3, [pc, #12]	@ (8002a34 <HAL_RCC_OscConfig+0x4f8>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d0f0      	beq.n	8002a12 <HAL_RCC_OscConfig+0x4d6>
 8002a30:	e01b      	b.n	8002a6a <HAL_RCC_OscConfig+0x52e>
 8002a32:	bf00      	nop
 8002a34:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002a38:	4b9b      	ldr	r3, [pc, #620]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a9a      	ldr	r2, [pc, #616]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002a3e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002a42:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002a44:	f7fe fd28 	bl	8001498 <HAL_GetTick>
 8002a48:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002a4a:	e008      	b.n	8002a5e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002a4c:	f7fe fd24 	bl	8001498 <HAL_GetTick>
 8002a50:	4602      	mov	r2, r0
 8002a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a54:	1ad3      	subs	r3, r2, r3
 8002a56:	2b02      	cmp	r3, #2
 8002a58:	d901      	bls.n	8002a5e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002a5a:	2303      	movs	r3, #3
 8002a5c:	e1c0      	b.n	8002de0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002a5e:	4b92      	ldr	r3, [pc, #584]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d1f0      	bne.n	8002a4c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f003 0304 	and.w	r3, r3, #4
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	f000 8081 	beq.w	8002b7a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002a78:	4b8c      	ldr	r3, [pc, #560]	@ (8002cac <HAL_RCC_OscConfig+0x770>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a8b      	ldr	r2, [pc, #556]	@ (8002cac <HAL_RCC_OscConfig+0x770>)
 8002a7e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a82:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002a84:	f7fe fd08 	bl	8001498 <HAL_GetTick>
 8002a88:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002a8a:	e008      	b.n	8002a9e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a8c:	f7fe fd04 	bl	8001498 <HAL_GetTick>
 8002a90:	4602      	mov	r2, r0
 8002a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a94:	1ad3      	subs	r3, r2, r3
 8002a96:	2b64      	cmp	r3, #100	@ 0x64
 8002a98:	d901      	bls.n	8002a9e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8002a9a:	2303      	movs	r3, #3
 8002a9c:	e1a0      	b.n	8002de0 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002a9e:	4b83      	ldr	r3, [pc, #524]	@ (8002cac <HAL_RCC_OscConfig+0x770>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d0f0      	beq.n	8002a8c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	689b      	ldr	r3, [r3, #8]
 8002aae:	2b01      	cmp	r3, #1
 8002ab0:	d106      	bne.n	8002ac0 <HAL_RCC_OscConfig+0x584>
 8002ab2:	4b7d      	ldr	r3, [pc, #500]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002ab4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ab6:	4a7c      	ldr	r2, [pc, #496]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002ab8:	f043 0301 	orr.w	r3, r3, #1
 8002abc:	6713      	str	r3, [r2, #112]	@ 0x70
 8002abe:	e02d      	b.n	8002b1c <HAL_RCC_OscConfig+0x5e0>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	689b      	ldr	r3, [r3, #8]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d10c      	bne.n	8002ae2 <HAL_RCC_OscConfig+0x5a6>
 8002ac8:	4b77      	ldr	r3, [pc, #476]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002aca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002acc:	4a76      	ldr	r2, [pc, #472]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002ace:	f023 0301 	bic.w	r3, r3, #1
 8002ad2:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ad4:	4b74      	ldr	r3, [pc, #464]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002ad6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ad8:	4a73      	ldr	r2, [pc, #460]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002ada:	f023 0304 	bic.w	r3, r3, #4
 8002ade:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ae0:	e01c      	b.n	8002b1c <HAL_RCC_OscConfig+0x5e0>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	2b05      	cmp	r3, #5
 8002ae8:	d10c      	bne.n	8002b04 <HAL_RCC_OscConfig+0x5c8>
 8002aea:	4b6f      	ldr	r3, [pc, #444]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002aec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002aee:	4a6e      	ldr	r2, [pc, #440]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002af0:	f043 0304 	orr.w	r3, r3, #4
 8002af4:	6713      	str	r3, [r2, #112]	@ 0x70
 8002af6:	4b6c      	ldr	r3, [pc, #432]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002af8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002afa:	4a6b      	ldr	r2, [pc, #428]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002afc:	f043 0301 	orr.w	r3, r3, #1
 8002b00:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b02:	e00b      	b.n	8002b1c <HAL_RCC_OscConfig+0x5e0>
 8002b04:	4b68      	ldr	r3, [pc, #416]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002b06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b08:	4a67      	ldr	r2, [pc, #412]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002b0a:	f023 0301 	bic.w	r3, r3, #1
 8002b0e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b10:	4b65      	ldr	r3, [pc, #404]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002b12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b14:	4a64      	ldr	r2, [pc, #400]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002b16:	f023 0304 	bic.w	r3, r3, #4
 8002b1a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d015      	beq.n	8002b50 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b24:	f7fe fcb8 	bl	8001498 <HAL_GetTick>
 8002b28:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002b2a:	e00a      	b.n	8002b42 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b2c:	f7fe fcb4 	bl	8001498 <HAL_GetTick>
 8002b30:	4602      	mov	r2, r0
 8002b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b34:	1ad3      	subs	r3, r2, r3
 8002b36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d901      	bls.n	8002b42 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002b3e:	2303      	movs	r3, #3
 8002b40:	e14e      	b.n	8002de0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002b42:	4b59      	ldr	r3, [pc, #356]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002b44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b46:	f003 0302 	and.w	r3, r3, #2
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d0ee      	beq.n	8002b2c <HAL_RCC_OscConfig+0x5f0>
 8002b4e:	e014      	b.n	8002b7a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b50:	f7fe fca2 	bl	8001498 <HAL_GetTick>
 8002b54:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002b56:	e00a      	b.n	8002b6e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b58:	f7fe fc9e 	bl	8001498 <HAL_GetTick>
 8002b5c:	4602      	mov	r2, r0
 8002b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b60:	1ad3      	subs	r3, r2, r3
 8002b62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d901      	bls.n	8002b6e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8002b6a:	2303      	movs	r3, #3
 8002b6c:	e138      	b.n	8002de0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002b6e:	4b4e      	ldr	r3, [pc, #312]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002b70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b72:	f003 0302 	and.w	r3, r3, #2
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d1ee      	bne.n	8002b58 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	f000 812d 	beq.w	8002dde <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002b84:	4b48      	ldr	r3, [pc, #288]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002b86:	691b      	ldr	r3, [r3, #16]
 8002b88:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002b8c:	2b18      	cmp	r3, #24
 8002b8e:	f000 80bd 	beq.w	8002d0c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b96:	2b02      	cmp	r3, #2
 8002b98:	f040 809e 	bne.w	8002cd8 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b9c:	4b42      	ldr	r3, [pc, #264]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a41      	ldr	r2, [pc, #260]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002ba2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002ba6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ba8:	f7fe fc76 	bl	8001498 <HAL_GetTick>
 8002bac:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002bae:	e008      	b.n	8002bc2 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bb0:	f7fe fc72 	bl	8001498 <HAL_GetTick>
 8002bb4:	4602      	mov	r2, r0
 8002bb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bb8:	1ad3      	subs	r3, r2, r3
 8002bba:	2b02      	cmp	r3, #2
 8002bbc:	d901      	bls.n	8002bc2 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8002bbe:	2303      	movs	r3, #3
 8002bc0:	e10e      	b.n	8002de0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002bc2:	4b39      	ldr	r3, [pc, #228]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d1f0      	bne.n	8002bb0 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002bce:	4b36      	ldr	r3, [pc, #216]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002bd0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002bd2:	4b37      	ldr	r3, [pc, #220]	@ (8002cb0 <HAL_RCC_OscConfig+0x774>)
 8002bd4:	4013      	ands	r3, r2
 8002bd6:	687a      	ldr	r2, [r7, #4]
 8002bd8:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002bda:	687a      	ldr	r2, [r7, #4]
 8002bdc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002bde:	0112      	lsls	r2, r2, #4
 8002be0:	430a      	orrs	r2, r1
 8002be2:	4931      	ldr	r1, [pc, #196]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002be4:	4313      	orrs	r3, r2
 8002be6:	628b      	str	r3, [r1, #40]	@ 0x28
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bec:	3b01      	subs	r3, #1
 8002bee:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bf6:	3b01      	subs	r3, #1
 8002bf8:	025b      	lsls	r3, r3, #9
 8002bfa:	b29b      	uxth	r3, r3
 8002bfc:	431a      	orrs	r2, r3
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c02:	3b01      	subs	r3, #1
 8002c04:	041b      	lsls	r3, r3, #16
 8002c06:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002c0a:	431a      	orrs	r2, r3
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c10:	3b01      	subs	r3, #1
 8002c12:	061b      	lsls	r3, r3, #24
 8002c14:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002c18:	4923      	ldr	r1, [pc, #140]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002c1e:	4b22      	ldr	r3, [pc, #136]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002c20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c22:	4a21      	ldr	r2, [pc, #132]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002c24:	f023 0301 	bic.w	r3, r3, #1
 8002c28:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002c2a:	4b1f      	ldr	r3, [pc, #124]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002c2c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c2e:	4b21      	ldr	r3, [pc, #132]	@ (8002cb4 <HAL_RCC_OscConfig+0x778>)
 8002c30:	4013      	ands	r3, r2
 8002c32:	687a      	ldr	r2, [r7, #4]
 8002c34:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002c36:	00d2      	lsls	r2, r2, #3
 8002c38:	491b      	ldr	r1, [pc, #108]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002c3e:	4b1a      	ldr	r3, [pc, #104]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002c40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c42:	f023 020c 	bic.w	r2, r3, #12
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c4a:	4917      	ldr	r1, [pc, #92]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002c4c:	4313      	orrs	r3, r2
 8002c4e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002c50:	4b15      	ldr	r3, [pc, #84]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002c52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c54:	f023 0202 	bic.w	r2, r3, #2
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c5c:	4912      	ldr	r1, [pc, #72]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002c62:	4b11      	ldr	r3, [pc, #68]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002c64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c66:	4a10      	ldr	r2, [pc, #64]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002c68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c6c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c6e:	4b0e      	ldr	r3, [pc, #56]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002c70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c72:	4a0d      	ldr	r2, [pc, #52]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002c74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c78:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002c7a:	4b0b      	ldr	r3, [pc, #44]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002c7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c7e:	4a0a      	ldr	r2, [pc, #40]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002c80:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002c84:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002c86:	4b08      	ldr	r3, [pc, #32]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002c88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c8a:	4a07      	ldr	r2, [pc, #28]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002c8c:	f043 0301 	orr.w	r3, r3, #1
 8002c90:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c92:	4b05      	ldr	r3, [pc, #20]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a04      	ldr	r2, [pc, #16]	@ (8002ca8 <HAL_RCC_OscConfig+0x76c>)
 8002c98:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002c9c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c9e:	f7fe fbfb 	bl	8001498 <HAL_GetTick>
 8002ca2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002ca4:	e011      	b.n	8002cca <HAL_RCC_OscConfig+0x78e>
 8002ca6:	bf00      	nop
 8002ca8:	58024400 	.word	0x58024400
 8002cac:	58024800 	.word	0x58024800
 8002cb0:	fffffc0c 	.word	0xfffffc0c
 8002cb4:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cb8:	f7fe fbee 	bl	8001498 <HAL_GetTick>
 8002cbc:	4602      	mov	r2, r0
 8002cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cc0:	1ad3      	subs	r3, r2, r3
 8002cc2:	2b02      	cmp	r3, #2
 8002cc4:	d901      	bls.n	8002cca <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002cc6:	2303      	movs	r3, #3
 8002cc8:	e08a      	b.n	8002de0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002cca:	4b47      	ldr	r3, [pc, #284]	@ (8002de8 <HAL_RCC_OscConfig+0x8ac>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d0f0      	beq.n	8002cb8 <HAL_RCC_OscConfig+0x77c>
 8002cd6:	e082      	b.n	8002dde <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cd8:	4b43      	ldr	r3, [pc, #268]	@ (8002de8 <HAL_RCC_OscConfig+0x8ac>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a42      	ldr	r2, [pc, #264]	@ (8002de8 <HAL_RCC_OscConfig+0x8ac>)
 8002cde:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002ce2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ce4:	f7fe fbd8 	bl	8001498 <HAL_GetTick>
 8002ce8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002cea:	e008      	b.n	8002cfe <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cec:	f7fe fbd4 	bl	8001498 <HAL_GetTick>
 8002cf0:	4602      	mov	r2, r0
 8002cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cf4:	1ad3      	subs	r3, r2, r3
 8002cf6:	2b02      	cmp	r3, #2
 8002cf8:	d901      	bls.n	8002cfe <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8002cfa:	2303      	movs	r3, #3
 8002cfc:	e070      	b.n	8002de0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002cfe:	4b3a      	ldr	r3, [pc, #232]	@ (8002de8 <HAL_RCC_OscConfig+0x8ac>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d1f0      	bne.n	8002cec <HAL_RCC_OscConfig+0x7b0>
 8002d0a:	e068      	b.n	8002dde <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002d0c:	4b36      	ldr	r3, [pc, #216]	@ (8002de8 <HAL_RCC_OscConfig+0x8ac>)
 8002d0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d10:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002d12:	4b35      	ldr	r3, [pc, #212]	@ (8002de8 <HAL_RCC_OscConfig+0x8ac>)
 8002d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d16:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d1c:	2b01      	cmp	r3, #1
 8002d1e:	d031      	beq.n	8002d84 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d20:	693b      	ldr	r3, [r7, #16]
 8002d22:	f003 0203 	and.w	r2, r3, #3
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	d12a      	bne.n	8002d84 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	091b      	lsrs	r3, r3, #4
 8002d32:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d3a:	429a      	cmp	r2, r3
 8002d3c:	d122      	bne.n	8002d84 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d48:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002d4a:	429a      	cmp	r2, r3
 8002d4c:	d11a      	bne.n	8002d84 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	0a5b      	lsrs	r3, r3, #9
 8002d52:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d5a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002d5c:	429a      	cmp	r2, r3
 8002d5e:	d111      	bne.n	8002d84 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	0c1b      	lsrs	r3, r3, #16
 8002d64:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d6c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002d6e:	429a      	cmp	r2, r3
 8002d70:	d108      	bne.n	8002d84 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	0e1b      	lsrs	r3, r3, #24
 8002d76:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d7e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002d80:	429a      	cmp	r2, r3
 8002d82:	d001      	beq.n	8002d88 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002d84:	2301      	movs	r3, #1
 8002d86:	e02b      	b.n	8002de0 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002d88:	4b17      	ldr	r3, [pc, #92]	@ (8002de8 <HAL_RCC_OscConfig+0x8ac>)
 8002d8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d8c:	08db      	lsrs	r3, r3, #3
 8002d8e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002d92:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d98:	693a      	ldr	r2, [r7, #16]
 8002d9a:	429a      	cmp	r2, r3
 8002d9c:	d01f      	beq.n	8002dde <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002d9e:	4b12      	ldr	r3, [pc, #72]	@ (8002de8 <HAL_RCC_OscConfig+0x8ac>)
 8002da0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002da2:	4a11      	ldr	r2, [pc, #68]	@ (8002de8 <HAL_RCC_OscConfig+0x8ac>)
 8002da4:	f023 0301 	bic.w	r3, r3, #1
 8002da8:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002daa:	f7fe fb75 	bl	8001498 <HAL_GetTick>
 8002dae:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002db0:	bf00      	nop
 8002db2:	f7fe fb71 	bl	8001498 <HAL_GetTick>
 8002db6:	4602      	mov	r2, r0
 8002db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d0f9      	beq.n	8002db2 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002dbe:	4b0a      	ldr	r3, [pc, #40]	@ (8002de8 <HAL_RCC_OscConfig+0x8ac>)
 8002dc0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002dc2:	4b0a      	ldr	r3, [pc, #40]	@ (8002dec <HAL_RCC_OscConfig+0x8b0>)
 8002dc4:	4013      	ands	r3, r2
 8002dc6:	687a      	ldr	r2, [r7, #4]
 8002dc8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002dca:	00d2      	lsls	r2, r2, #3
 8002dcc:	4906      	ldr	r1, [pc, #24]	@ (8002de8 <HAL_RCC_OscConfig+0x8ac>)
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002dd2:	4b05      	ldr	r3, [pc, #20]	@ (8002de8 <HAL_RCC_OscConfig+0x8ac>)
 8002dd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dd6:	4a04      	ldr	r2, [pc, #16]	@ (8002de8 <HAL_RCC_OscConfig+0x8ac>)
 8002dd8:	f043 0301 	orr.w	r3, r3, #1
 8002ddc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002dde:	2300      	movs	r3, #0
}
 8002de0:	4618      	mov	r0, r3
 8002de2:	3730      	adds	r7, #48	@ 0x30
 8002de4:	46bd      	mov	sp, r7
 8002de6:	bd80      	pop	{r7, pc}
 8002de8:	58024400 	.word	0x58024400
 8002dec:	ffff0007 	.word	0xffff0007

08002df0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b086      	sub	sp, #24
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
 8002df8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d101      	bne.n	8002e04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e00:	2301      	movs	r3, #1
 8002e02:	e19c      	b.n	800313e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e04:	4b8a      	ldr	r3, [pc, #552]	@ (8003030 <HAL_RCC_ClockConfig+0x240>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f003 030f 	and.w	r3, r3, #15
 8002e0c:	683a      	ldr	r2, [r7, #0]
 8002e0e:	429a      	cmp	r2, r3
 8002e10:	d910      	bls.n	8002e34 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e12:	4b87      	ldr	r3, [pc, #540]	@ (8003030 <HAL_RCC_ClockConfig+0x240>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f023 020f 	bic.w	r2, r3, #15
 8002e1a:	4985      	ldr	r1, [pc, #532]	@ (8003030 <HAL_RCC_ClockConfig+0x240>)
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e22:	4b83      	ldr	r3, [pc, #524]	@ (8003030 <HAL_RCC_ClockConfig+0x240>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f003 030f 	and.w	r3, r3, #15
 8002e2a:	683a      	ldr	r2, [r7, #0]
 8002e2c:	429a      	cmp	r2, r3
 8002e2e:	d001      	beq.n	8002e34 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002e30:	2301      	movs	r3, #1
 8002e32:	e184      	b.n	800313e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f003 0304 	and.w	r3, r3, #4
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d010      	beq.n	8002e62 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	691a      	ldr	r2, [r3, #16]
 8002e44:	4b7b      	ldr	r3, [pc, #492]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002e46:	699b      	ldr	r3, [r3, #24]
 8002e48:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	d908      	bls.n	8002e62 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002e50:	4b78      	ldr	r3, [pc, #480]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002e52:	699b      	ldr	r3, [r3, #24]
 8002e54:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	691b      	ldr	r3, [r3, #16]
 8002e5c:	4975      	ldr	r1, [pc, #468]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f003 0308 	and.w	r3, r3, #8
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d010      	beq.n	8002e90 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	695a      	ldr	r2, [r3, #20]
 8002e72:	4b70      	ldr	r3, [pc, #448]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002e74:	69db      	ldr	r3, [r3, #28]
 8002e76:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002e7a:	429a      	cmp	r2, r3
 8002e7c:	d908      	bls.n	8002e90 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002e7e:	4b6d      	ldr	r3, [pc, #436]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002e80:	69db      	ldr	r3, [r3, #28]
 8002e82:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	695b      	ldr	r3, [r3, #20]
 8002e8a:	496a      	ldr	r1, [pc, #424]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f003 0310 	and.w	r3, r3, #16
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d010      	beq.n	8002ebe <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	699a      	ldr	r2, [r3, #24]
 8002ea0:	4b64      	ldr	r3, [pc, #400]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002ea2:	69db      	ldr	r3, [r3, #28]
 8002ea4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002ea8:	429a      	cmp	r2, r3
 8002eaa:	d908      	bls.n	8002ebe <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002eac:	4b61      	ldr	r3, [pc, #388]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002eae:	69db      	ldr	r3, [r3, #28]
 8002eb0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	699b      	ldr	r3, [r3, #24]
 8002eb8:	495e      	ldr	r1, [pc, #376]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f003 0320 	and.w	r3, r3, #32
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d010      	beq.n	8002eec <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	69da      	ldr	r2, [r3, #28]
 8002ece:	4b59      	ldr	r3, [pc, #356]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002ed0:	6a1b      	ldr	r3, [r3, #32]
 8002ed2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002ed6:	429a      	cmp	r2, r3
 8002ed8:	d908      	bls.n	8002eec <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002eda:	4b56      	ldr	r3, [pc, #344]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002edc:	6a1b      	ldr	r3, [r3, #32]
 8002ede:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	69db      	ldr	r3, [r3, #28]
 8002ee6:	4953      	ldr	r1, [pc, #332]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f003 0302 	and.w	r3, r3, #2
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d010      	beq.n	8002f1a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	68da      	ldr	r2, [r3, #12]
 8002efc:	4b4d      	ldr	r3, [pc, #308]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002efe:	699b      	ldr	r3, [r3, #24]
 8002f00:	f003 030f 	and.w	r3, r3, #15
 8002f04:	429a      	cmp	r2, r3
 8002f06:	d908      	bls.n	8002f1a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f08:	4b4a      	ldr	r3, [pc, #296]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002f0a:	699b      	ldr	r3, [r3, #24]
 8002f0c:	f023 020f 	bic.w	r2, r3, #15
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	68db      	ldr	r3, [r3, #12]
 8002f14:	4947      	ldr	r1, [pc, #284]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002f16:	4313      	orrs	r3, r2
 8002f18:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f003 0301 	and.w	r3, r3, #1
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d055      	beq.n	8002fd2 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002f26:	4b43      	ldr	r3, [pc, #268]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002f28:	699b      	ldr	r3, [r3, #24]
 8002f2a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	689b      	ldr	r3, [r3, #8]
 8002f32:	4940      	ldr	r1, [pc, #256]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002f34:	4313      	orrs	r3, r2
 8002f36:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	2b02      	cmp	r3, #2
 8002f3e:	d107      	bne.n	8002f50 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002f40:	4b3c      	ldr	r3, [pc, #240]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d121      	bne.n	8002f90 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	e0f6      	b.n	800313e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	2b03      	cmp	r3, #3
 8002f56:	d107      	bne.n	8002f68 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002f58:	4b36      	ldr	r3, [pc, #216]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d115      	bne.n	8002f90 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002f64:	2301      	movs	r3, #1
 8002f66:	e0ea      	b.n	800313e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	2b01      	cmp	r3, #1
 8002f6e:	d107      	bne.n	8002f80 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002f70:	4b30      	ldr	r3, [pc, #192]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d109      	bne.n	8002f90 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	e0de      	b.n	800313e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002f80:	4b2c      	ldr	r3, [pc, #176]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f003 0304 	and.w	r3, r3, #4
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d101      	bne.n	8002f90 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	e0d6      	b.n	800313e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002f90:	4b28      	ldr	r3, [pc, #160]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002f92:	691b      	ldr	r3, [r3, #16]
 8002f94:	f023 0207 	bic.w	r2, r3, #7
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	4925      	ldr	r1, [pc, #148]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fa2:	f7fe fa79 	bl	8001498 <HAL_GetTick>
 8002fa6:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fa8:	e00a      	b.n	8002fc0 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002faa:	f7fe fa75 	bl	8001498 <HAL_GetTick>
 8002fae:	4602      	mov	r2, r0
 8002fb0:	697b      	ldr	r3, [r7, #20]
 8002fb2:	1ad3      	subs	r3, r2, r3
 8002fb4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d901      	bls.n	8002fc0 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002fbc:	2303      	movs	r3, #3
 8002fbe:	e0be      	b.n	800313e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fc0:	4b1c      	ldr	r3, [pc, #112]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002fc2:	691b      	ldr	r3, [r3, #16]
 8002fc4:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	00db      	lsls	r3, r3, #3
 8002fce:	429a      	cmp	r2, r3
 8002fd0:	d1eb      	bne.n	8002faa <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f003 0302 	and.w	r3, r3, #2
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d010      	beq.n	8003000 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	68da      	ldr	r2, [r3, #12]
 8002fe2:	4b14      	ldr	r3, [pc, #80]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002fe4:	699b      	ldr	r3, [r3, #24]
 8002fe6:	f003 030f 	and.w	r3, r3, #15
 8002fea:	429a      	cmp	r2, r3
 8002fec:	d208      	bcs.n	8003000 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fee:	4b11      	ldr	r3, [pc, #68]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002ff0:	699b      	ldr	r3, [r3, #24]
 8002ff2:	f023 020f 	bic.w	r2, r3, #15
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	68db      	ldr	r3, [r3, #12]
 8002ffa:	490e      	ldr	r1, [pc, #56]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003000:	4b0b      	ldr	r3, [pc, #44]	@ (8003030 <HAL_RCC_ClockConfig+0x240>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f003 030f 	and.w	r3, r3, #15
 8003008:	683a      	ldr	r2, [r7, #0]
 800300a:	429a      	cmp	r2, r3
 800300c:	d214      	bcs.n	8003038 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800300e:	4b08      	ldr	r3, [pc, #32]	@ (8003030 <HAL_RCC_ClockConfig+0x240>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f023 020f 	bic.w	r2, r3, #15
 8003016:	4906      	ldr	r1, [pc, #24]	@ (8003030 <HAL_RCC_ClockConfig+0x240>)
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	4313      	orrs	r3, r2
 800301c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800301e:	4b04      	ldr	r3, [pc, #16]	@ (8003030 <HAL_RCC_ClockConfig+0x240>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f003 030f 	and.w	r3, r3, #15
 8003026:	683a      	ldr	r2, [r7, #0]
 8003028:	429a      	cmp	r2, r3
 800302a:	d005      	beq.n	8003038 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800302c:	2301      	movs	r3, #1
 800302e:	e086      	b.n	800313e <HAL_RCC_ClockConfig+0x34e>
 8003030:	52002000 	.word	0x52002000
 8003034:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f003 0304 	and.w	r3, r3, #4
 8003040:	2b00      	cmp	r3, #0
 8003042:	d010      	beq.n	8003066 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	691a      	ldr	r2, [r3, #16]
 8003048:	4b3f      	ldr	r3, [pc, #252]	@ (8003148 <HAL_RCC_ClockConfig+0x358>)
 800304a:	699b      	ldr	r3, [r3, #24]
 800304c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003050:	429a      	cmp	r2, r3
 8003052:	d208      	bcs.n	8003066 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003054:	4b3c      	ldr	r3, [pc, #240]	@ (8003148 <HAL_RCC_ClockConfig+0x358>)
 8003056:	699b      	ldr	r3, [r3, #24]
 8003058:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	691b      	ldr	r3, [r3, #16]
 8003060:	4939      	ldr	r1, [pc, #228]	@ (8003148 <HAL_RCC_ClockConfig+0x358>)
 8003062:	4313      	orrs	r3, r2
 8003064:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f003 0308 	and.w	r3, r3, #8
 800306e:	2b00      	cmp	r3, #0
 8003070:	d010      	beq.n	8003094 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	695a      	ldr	r2, [r3, #20]
 8003076:	4b34      	ldr	r3, [pc, #208]	@ (8003148 <HAL_RCC_ClockConfig+0x358>)
 8003078:	69db      	ldr	r3, [r3, #28]
 800307a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800307e:	429a      	cmp	r2, r3
 8003080:	d208      	bcs.n	8003094 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003082:	4b31      	ldr	r3, [pc, #196]	@ (8003148 <HAL_RCC_ClockConfig+0x358>)
 8003084:	69db      	ldr	r3, [r3, #28]
 8003086:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	695b      	ldr	r3, [r3, #20]
 800308e:	492e      	ldr	r1, [pc, #184]	@ (8003148 <HAL_RCC_ClockConfig+0x358>)
 8003090:	4313      	orrs	r3, r2
 8003092:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f003 0310 	and.w	r3, r3, #16
 800309c:	2b00      	cmp	r3, #0
 800309e:	d010      	beq.n	80030c2 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	699a      	ldr	r2, [r3, #24]
 80030a4:	4b28      	ldr	r3, [pc, #160]	@ (8003148 <HAL_RCC_ClockConfig+0x358>)
 80030a6:	69db      	ldr	r3, [r3, #28]
 80030a8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80030ac:	429a      	cmp	r2, r3
 80030ae:	d208      	bcs.n	80030c2 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80030b0:	4b25      	ldr	r3, [pc, #148]	@ (8003148 <HAL_RCC_ClockConfig+0x358>)
 80030b2:	69db      	ldr	r3, [r3, #28]
 80030b4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	699b      	ldr	r3, [r3, #24]
 80030bc:	4922      	ldr	r1, [pc, #136]	@ (8003148 <HAL_RCC_ClockConfig+0x358>)
 80030be:	4313      	orrs	r3, r2
 80030c0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f003 0320 	and.w	r3, r3, #32
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d010      	beq.n	80030f0 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	69da      	ldr	r2, [r3, #28]
 80030d2:	4b1d      	ldr	r3, [pc, #116]	@ (8003148 <HAL_RCC_ClockConfig+0x358>)
 80030d4:	6a1b      	ldr	r3, [r3, #32]
 80030d6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80030da:	429a      	cmp	r2, r3
 80030dc:	d208      	bcs.n	80030f0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80030de:	4b1a      	ldr	r3, [pc, #104]	@ (8003148 <HAL_RCC_ClockConfig+0x358>)
 80030e0:	6a1b      	ldr	r3, [r3, #32]
 80030e2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	69db      	ldr	r3, [r3, #28]
 80030ea:	4917      	ldr	r1, [pc, #92]	@ (8003148 <HAL_RCC_ClockConfig+0x358>)
 80030ec:	4313      	orrs	r3, r2
 80030ee:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80030f0:	f000 f844 	bl	800317c <HAL_RCC_GetSysClockFreq>
 80030f4:	4602      	mov	r2, r0
 80030f6:	4b14      	ldr	r3, [pc, #80]	@ (8003148 <HAL_RCC_ClockConfig+0x358>)
 80030f8:	699b      	ldr	r3, [r3, #24]
 80030fa:	0a1b      	lsrs	r3, r3, #8
 80030fc:	f003 030f 	and.w	r3, r3, #15
 8003100:	4912      	ldr	r1, [pc, #72]	@ (800314c <HAL_RCC_ClockConfig+0x35c>)
 8003102:	5ccb      	ldrb	r3, [r1, r3]
 8003104:	f003 031f 	and.w	r3, r3, #31
 8003108:	fa22 f303 	lsr.w	r3, r2, r3
 800310c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800310e:	4b0e      	ldr	r3, [pc, #56]	@ (8003148 <HAL_RCC_ClockConfig+0x358>)
 8003110:	699b      	ldr	r3, [r3, #24]
 8003112:	f003 030f 	and.w	r3, r3, #15
 8003116:	4a0d      	ldr	r2, [pc, #52]	@ (800314c <HAL_RCC_ClockConfig+0x35c>)
 8003118:	5cd3      	ldrb	r3, [r2, r3]
 800311a:	f003 031f 	and.w	r3, r3, #31
 800311e:	693a      	ldr	r2, [r7, #16]
 8003120:	fa22 f303 	lsr.w	r3, r2, r3
 8003124:	4a0a      	ldr	r2, [pc, #40]	@ (8003150 <HAL_RCC_ClockConfig+0x360>)
 8003126:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003128:	4a0a      	ldr	r2, [pc, #40]	@ (8003154 <HAL_RCC_ClockConfig+0x364>)
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800312e:	4b0a      	ldr	r3, [pc, #40]	@ (8003158 <HAL_RCC_ClockConfig+0x368>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4618      	mov	r0, r3
 8003134:	f7fe f966 	bl	8001404 <HAL_InitTick>
 8003138:	4603      	mov	r3, r0
 800313a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800313c:	7bfb      	ldrb	r3, [r7, #15]
}
 800313e:	4618      	mov	r0, r3
 8003140:	3718      	adds	r7, #24
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}
 8003146:	bf00      	nop
 8003148:	58024400 	.word	0x58024400
 800314c:	08004bf4 	.word	0x08004bf4
 8003150:	24000004 	.word	0x24000004
 8003154:	24000000 	.word	0x24000000
 8003158:	24000014 	.word	0x24000014

0800315c <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M NMI (Non-Mask-able Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 800315c:	b480      	push	{r7}
 800315e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_CSSHSEON) ;
 8003160:	4b05      	ldr	r3, [pc, #20]	@ (8003178 <HAL_RCC_EnableCSS+0x1c>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a04      	ldr	r2, [pc, #16]	@ (8003178 <HAL_RCC_EnableCSS+0x1c>)
 8003166:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800316a:	6013      	str	r3, [r2, #0]
}
 800316c:	bf00      	nop
 800316e:	46bd      	mov	sp, r7
 8003170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003174:	4770      	bx	lr
 8003176:	bf00      	nop
 8003178:	58024400 	.word	0x58024400

0800317c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800317c:	b480      	push	{r7}
 800317e:	b089      	sub	sp, #36	@ 0x24
 8003180:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003182:	4bb3      	ldr	r3, [pc, #716]	@ (8003450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003184:	691b      	ldr	r3, [r3, #16]
 8003186:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800318a:	2b18      	cmp	r3, #24
 800318c:	f200 8155 	bhi.w	800343a <HAL_RCC_GetSysClockFreq+0x2be>
 8003190:	a201      	add	r2, pc, #4	@ (adr r2, 8003198 <HAL_RCC_GetSysClockFreq+0x1c>)
 8003192:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003196:	bf00      	nop
 8003198:	080031fd 	.word	0x080031fd
 800319c:	0800343b 	.word	0x0800343b
 80031a0:	0800343b 	.word	0x0800343b
 80031a4:	0800343b 	.word	0x0800343b
 80031a8:	0800343b 	.word	0x0800343b
 80031ac:	0800343b 	.word	0x0800343b
 80031b0:	0800343b 	.word	0x0800343b
 80031b4:	0800343b 	.word	0x0800343b
 80031b8:	08003223 	.word	0x08003223
 80031bc:	0800343b 	.word	0x0800343b
 80031c0:	0800343b 	.word	0x0800343b
 80031c4:	0800343b 	.word	0x0800343b
 80031c8:	0800343b 	.word	0x0800343b
 80031cc:	0800343b 	.word	0x0800343b
 80031d0:	0800343b 	.word	0x0800343b
 80031d4:	0800343b 	.word	0x0800343b
 80031d8:	08003229 	.word	0x08003229
 80031dc:	0800343b 	.word	0x0800343b
 80031e0:	0800343b 	.word	0x0800343b
 80031e4:	0800343b 	.word	0x0800343b
 80031e8:	0800343b 	.word	0x0800343b
 80031ec:	0800343b 	.word	0x0800343b
 80031f0:	0800343b 	.word	0x0800343b
 80031f4:	0800343b 	.word	0x0800343b
 80031f8:	0800322f 	.word	0x0800322f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80031fc:	4b94      	ldr	r3, [pc, #592]	@ (8003450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f003 0320 	and.w	r3, r3, #32
 8003204:	2b00      	cmp	r3, #0
 8003206:	d009      	beq.n	800321c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003208:	4b91      	ldr	r3, [pc, #580]	@ (8003450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	08db      	lsrs	r3, r3, #3
 800320e:	f003 0303 	and.w	r3, r3, #3
 8003212:	4a90      	ldr	r2, [pc, #576]	@ (8003454 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003214:	fa22 f303 	lsr.w	r3, r2, r3
 8003218:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800321a:	e111      	b.n	8003440 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800321c:	4b8d      	ldr	r3, [pc, #564]	@ (8003454 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800321e:	61bb      	str	r3, [r7, #24]
      break;
 8003220:	e10e      	b.n	8003440 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003222:	4b8d      	ldr	r3, [pc, #564]	@ (8003458 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003224:	61bb      	str	r3, [r7, #24]
      break;
 8003226:	e10b      	b.n	8003440 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003228:	4b8c      	ldr	r3, [pc, #560]	@ (800345c <HAL_RCC_GetSysClockFreq+0x2e0>)
 800322a:	61bb      	str	r3, [r7, #24]
      break;
 800322c:	e108      	b.n	8003440 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800322e:	4b88      	ldr	r3, [pc, #544]	@ (8003450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003230:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003232:	f003 0303 	and.w	r3, r3, #3
 8003236:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003238:	4b85      	ldr	r3, [pc, #532]	@ (8003450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800323a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800323c:	091b      	lsrs	r3, r3, #4
 800323e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003242:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003244:	4b82      	ldr	r3, [pc, #520]	@ (8003450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003246:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003248:	f003 0301 	and.w	r3, r3, #1
 800324c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800324e:	4b80      	ldr	r3, [pc, #512]	@ (8003450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003250:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003252:	08db      	lsrs	r3, r3, #3
 8003254:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003258:	68fa      	ldr	r2, [r7, #12]
 800325a:	fb02 f303 	mul.w	r3, r2, r3
 800325e:	ee07 3a90 	vmov	s15, r3
 8003262:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003266:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	2b00      	cmp	r3, #0
 800326e:	f000 80e1 	beq.w	8003434 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8003272:	697b      	ldr	r3, [r7, #20]
 8003274:	2b02      	cmp	r3, #2
 8003276:	f000 8083 	beq.w	8003380 <HAL_RCC_GetSysClockFreq+0x204>
 800327a:	697b      	ldr	r3, [r7, #20]
 800327c:	2b02      	cmp	r3, #2
 800327e:	f200 80a1 	bhi.w	80033c4 <HAL_RCC_GetSysClockFreq+0x248>
 8003282:	697b      	ldr	r3, [r7, #20]
 8003284:	2b00      	cmp	r3, #0
 8003286:	d003      	beq.n	8003290 <HAL_RCC_GetSysClockFreq+0x114>
 8003288:	697b      	ldr	r3, [r7, #20]
 800328a:	2b01      	cmp	r3, #1
 800328c:	d056      	beq.n	800333c <HAL_RCC_GetSysClockFreq+0x1c0>
 800328e:	e099      	b.n	80033c4 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003290:	4b6f      	ldr	r3, [pc, #444]	@ (8003450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f003 0320 	and.w	r3, r3, #32
 8003298:	2b00      	cmp	r3, #0
 800329a:	d02d      	beq.n	80032f8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800329c:	4b6c      	ldr	r3, [pc, #432]	@ (8003450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	08db      	lsrs	r3, r3, #3
 80032a2:	f003 0303 	and.w	r3, r3, #3
 80032a6:	4a6b      	ldr	r2, [pc, #428]	@ (8003454 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80032a8:	fa22 f303 	lsr.w	r3, r2, r3
 80032ac:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	ee07 3a90 	vmov	s15, r3
 80032b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80032b8:	693b      	ldr	r3, [r7, #16]
 80032ba:	ee07 3a90 	vmov	s15, r3
 80032be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80032c6:	4b62      	ldr	r3, [pc, #392]	@ (8003450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032ce:	ee07 3a90 	vmov	s15, r3
 80032d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80032d6:	ed97 6a02 	vldr	s12, [r7, #8]
 80032da:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003460 <HAL_RCC_GetSysClockFreq+0x2e4>
 80032de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80032e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80032e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80032ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80032ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032f2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80032f6:	e087      	b.n	8003408 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80032f8:	693b      	ldr	r3, [r7, #16]
 80032fa:	ee07 3a90 	vmov	s15, r3
 80032fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003302:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003464 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003306:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800330a:	4b51      	ldr	r3, [pc, #324]	@ (8003450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800330c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800330e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003312:	ee07 3a90 	vmov	s15, r3
 8003316:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800331a:	ed97 6a02 	vldr	s12, [r7, #8]
 800331e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003460 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003322:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003326:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800332a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800332e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003332:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003336:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800333a:	e065      	b.n	8003408 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800333c:	693b      	ldr	r3, [r7, #16]
 800333e:	ee07 3a90 	vmov	s15, r3
 8003342:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003346:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003468 <HAL_RCC_GetSysClockFreq+0x2ec>
 800334a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800334e:	4b40      	ldr	r3, [pc, #256]	@ (8003450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003352:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003356:	ee07 3a90 	vmov	s15, r3
 800335a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800335e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003362:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003460 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003366:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800336a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800336e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003372:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003376:	ee67 7a27 	vmul.f32	s15, s14, s15
 800337a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800337e:	e043      	b.n	8003408 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003380:	693b      	ldr	r3, [r7, #16]
 8003382:	ee07 3a90 	vmov	s15, r3
 8003386:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800338a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800346c <HAL_RCC_GetSysClockFreq+0x2f0>
 800338e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003392:	4b2f      	ldr	r3, [pc, #188]	@ (8003450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003396:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800339a:	ee07 3a90 	vmov	s15, r3
 800339e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80033a2:	ed97 6a02 	vldr	s12, [r7, #8]
 80033a6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003460 <HAL_RCC_GetSysClockFreq+0x2e4>
 80033aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80033ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80033b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80033b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80033ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033be:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80033c2:	e021      	b.n	8003408 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80033c4:	693b      	ldr	r3, [r7, #16]
 80033c6:	ee07 3a90 	vmov	s15, r3
 80033ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033ce:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003468 <HAL_RCC_GetSysClockFreq+0x2ec>
 80033d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80033d6:	4b1e      	ldr	r3, [pc, #120]	@ (8003450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80033d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033de:	ee07 3a90 	vmov	s15, r3
 80033e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80033e6:	ed97 6a02 	vldr	s12, [r7, #8]
 80033ea:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003460 <HAL_RCC_GetSysClockFreq+0x2e4>
 80033ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80033f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80033f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80033fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80033fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003402:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003406:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003408:	4b11      	ldr	r3, [pc, #68]	@ (8003450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800340a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800340c:	0a5b      	lsrs	r3, r3, #9
 800340e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003412:	3301      	adds	r3, #1
 8003414:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	ee07 3a90 	vmov	s15, r3
 800341c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003420:	edd7 6a07 	vldr	s13, [r7, #28]
 8003424:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003428:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800342c:	ee17 3a90 	vmov	r3, s15
 8003430:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003432:	e005      	b.n	8003440 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003434:	2300      	movs	r3, #0
 8003436:	61bb      	str	r3, [r7, #24]
      break;
 8003438:	e002      	b.n	8003440 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800343a:	4b07      	ldr	r3, [pc, #28]	@ (8003458 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800343c:	61bb      	str	r3, [r7, #24]
      break;
 800343e:	bf00      	nop
  }

  return sysclockfreq;
 8003440:	69bb      	ldr	r3, [r7, #24]
}
 8003442:	4618      	mov	r0, r3
 8003444:	3724      	adds	r7, #36	@ 0x24
 8003446:	46bd      	mov	sp, r7
 8003448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344c:	4770      	bx	lr
 800344e:	bf00      	nop
 8003450:	58024400 	.word	0x58024400
 8003454:	03d09000 	.word	0x03d09000
 8003458:	003d0900 	.word	0x003d0900
 800345c:	017d7840 	.word	0x017d7840
 8003460:	46000000 	.word	0x46000000
 8003464:	4c742400 	.word	0x4c742400
 8003468:	4a742400 	.word	0x4a742400
 800346c:	4bbebc20 	.word	0x4bbebc20

08003470 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
 8003474:	4b07      	ldr	r3, [pc, #28]	@ (8003494 <HAL_RCC_NMI_IRQHandler+0x24>)
 8003476:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003478:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800347c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003480:	d105      	bne.n	800348e <HAL_RCC_NMI_IRQHandler+0x1e>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8003482:	f000 f809 	bl	8003498 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8003486:	4b03      	ldr	r3, [pc, #12]	@ (8003494 <HAL_RCC_NMI_IRQHandler+0x24>)
 8003488:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800348c:	669a      	str	r2, [r3, #104]	@ 0x68
  }
}
 800348e:	bf00      	nop
 8003490:	bd80      	pop	{r7, pc}
 8003492:	bf00      	nop
 8003494:	58024400 	.word	0x58024400

08003498 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8003498:	b480      	push	{r7}
 800349a:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 800349c:	bf00      	nop
 800349e:	46bd      	mov	sp, r7
 80034a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a4:	4770      	bx	lr
	...

080034a8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80034a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80034ac:	b0ca      	sub	sp, #296	@ 0x128
 80034ae:	af00      	add	r7, sp, #0
 80034b0:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80034b4:	2300      	movs	r3, #0
 80034b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80034ba:	2300      	movs	r3, #0
 80034bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80034c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034c8:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80034cc:	2500      	movs	r5, #0
 80034ce:	ea54 0305 	orrs.w	r3, r4, r5
 80034d2:	d049      	beq.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80034d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034d8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80034da:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80034de:	d02f      	beq.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80034e0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80034e4:	d828      	bhi.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80034e6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80034ea:	d01a      	beq.n	8003522 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80034ec:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80034f0:	d822      	bhi.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d003      	beq.n	80034fe <HAL_RCCEx_PeriphCLKConfig+0x56>
 80034f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80034fa:	d007      	beq.n	800350c <HAL_RCCEx_PeriphCLKConfig+0x64>
 80034fc:	e01c      	b.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80034fe:	4bb8      	ldr	r3, [pc, #736]	@ (80037e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003500:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003502:	4ab7      	ldr	r2, [pc, #732]	@ (80037e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003504:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003508:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800350a:	e01a      	b.n	8003542 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800350c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003510:	3308      	adds	r3, #8
 8003512:	2102      	movs	r1, #2
 8003514:	4618      	mov	r0, r3
 8003516:	f001 f9d1 	bl	80048bc <RCCEx_PLL2_Config>
 800351a:	4603      	mov	r3, r0
 800351c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003520:	e00f      	b.n	8003542 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003522:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003526:	3328      	adds	r3, #40	@ 0x28
 8003528:	2102      	movs	r1, #2
 800352a:	4618      	mov	r0, r3
 800352c:	f001 fa78 	bl	8004a20 <RCCEx_PLL3_Config>
 8003530:	4603      	mov	r3, r0
 8003532:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003536:	e004      	b.n	8003542 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003538:	2301      	movs	r3, #1
 800353a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800353e:	e000      	b.n	8003542 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003540:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003542:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003546:	2b00      	cmp	r3, #0
 8003548:	d10a      	bne.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800354a:	4ba5      	ldr	r3, [pc, #660]	@ (80037e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800354c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800354e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003552:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003556:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003558:	4aa1      	ldr	r2, [pc, #644]	@ (80037e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800355a:	430b      	orrs	r3, r1
 800355c:	6513      	str	r3, [r2, #80]	@ 0x50
 800355e:	e003      	b.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003560:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003564:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003568:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800356c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003570:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003574:	f04f 0900 	mov.w	r9, #0
 8003578:	ea58 0309 	orrs.w	r3, r8, r9
 800357c:	d047      	beq.n	800360e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800357e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003582:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003584:	2b04      	cmp	r3, #4
 8003586:	d82a      	bhi.n	80035de <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003588:	a201      	add	r2, pc, #4	@ (adr r2, 8003590 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800358a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800358e:	bf00      	nop
 8003590:	080035a5 	.word	0x080035a5
 8003594:	080035b3 	.word	0x080035b3
 8003598:	080035c9 	.word	0x080035c9
 800359c:	080035e7 	.word	0x080035e7
 80035a0:	080035e7 	.word	0x080035e7
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80035a4:	4b8e      	ldr	r3, [pc, #568]	@ (80037e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80035a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035a8:	4a8d      	ldr	r2, [pc, #564]	@ (80037e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80035aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80035ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80035b0:	e01a      	b.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80035b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035b6:	3308      	adds	r3, #8
 80035b8:	2100      	movs	r1, #0
 80035ba:	4618      	mov	r0, r3
 80035bc:	f001 f97e 	bl	80048bc <RCCEx_PLL2_Config>
 80035c0:	4603      	mov	r3, r0
 80035c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80035c6:	e00f      	b.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80035c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035cc:	3328      	adds	r3, #40	@ 0x28
 80035ce:	2100      	movs	r1, #0
 80035d0:	4618      	mov	r0, r3
 80035d2:	f001 fa25 	bl	8004a20 <RCCEx_PLL3_Config>
 80035d6:	4603      	mov	r3, r0
 80035d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80035dc:	e004      	b.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80035de:	2301      	movs	r3, #1
 80035e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80035e4:	e000      	b.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80035e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80035e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d10a      	bne.n	8003606 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80035f0:	4b7b      	ldr	r3, [pc, #492]	@ (80037e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80035f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035f4:	f023 0107 	bic.w	r1, r3, #7
 80035f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035fe:	4a78      	ldr	r2, [pc, #480]	@ (80037e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003600:	430b      	orrs	r3, r1
 8003602:	6513      	str	r3, [r2, #80]	@ 0x50
 8003604:	e003      	b.n	800360e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003606:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800360a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800360e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003612:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003616:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800361a:	f04f 0b00 	mov.w	fp, #0
 800361e:	ea5a 030b 	orrs.w	r3, sl, fp
 8003622:	d04c      	beq.n	80036be <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8003624:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003628:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800362a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800362e:	d030      	beq.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8003630:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003634:	d829      	bhi.n	800368a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003636:	2bc0      	cmp	r3, #192	@ 0xc0
 8003638:	d02d      	beq.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800363a:	2bc0      	cmp	r3, #192	@ 0xc0
 800363c:	d825      	bhi.n	800368a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800363e:	2b80      	cmp	r3, #128	@ 0x80
 8003640:	d018      	beq.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003642:	2b80      	cmp	r3, #128	@ 0x80
 8003644:	d821      	bhi.n	800368a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003646:	2b00      	cmp	r3, #0
 8003648:	d002      	beq.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800364a:	2b40      	cmp	r3, #64	@ 0x40
 800364c:	d007      	beq.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800364e:	e01c      	b.n	800368a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003650:	4b63      	ldr	r3, [pc, #396]	@ (80037e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003652:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003654:	4a62      	ldr	r2, [pc, #392]	@ (80037e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003656:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800365a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800365c:	e01c      	b.n	8003698 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800365e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003662:	3308      	adds	r3, #8
 8003664:	2100      	movs	r1, #0
 8003666:	4618      	mov	r0, r3
 8003668:	f001 f928 	bl	80048bc <RCCEx_PLL2_Config>
 800366c:	4603      	mov	r3, r0
 800366e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003672:	e011      	b.n	8003698 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003674:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003678:	3328      	adds	r3, #40	@ 0x28
 800367a:	2100      	movs	r1, #0
 800367c:	4618      	mov	r0, r3
 800367e:	f001 f9cf 	bl	8004a20 <RCCEx_PLL3_Config>
 8003682:	4603      	mov	r3, r0
 8003684:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003688:	e006      	b.n	8003698 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800368a:	2301      	movs	r3, #1
 800368c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003690:	e002      	b.n	8003698 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003692:	bf00      	nop
 8003694:	e000      	b.n	8003698 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003696:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003698:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800369c:	2b00      	cmp	r3, #0
 800369e:	d10a      	bne.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80036a0:	4b4f      	ldr	r3, [pc, #316]	@ (80037e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80036a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036a4:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80036a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036ae:	4a4c      	ldr	r2, [pc, #304]	@ (80037e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80036b0:	430b      	orrs	r3, r1
 80036b2:	6513      	str	r3, [r2, #80]	@ 0x50
 80036b4:	e003      	b.n	80036be <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036ba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80036be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036c6:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80036ca:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80036ce:	2300      	movs	r3, #0
 80036d0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80036d4:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80036d8:	460b      	mov	r3, r1
 80036da:	4313      	orrs	r3, r2
 80036dc:	d053      	beq.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80036de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036e2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80036e6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80036ea:	d035      	beq.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80036ec:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80036f0:	d82e      	bhi.n	8003750 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80036f2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80036f6:	d031      	beq.n	800375c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80036f8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80036fc:	d828      	bhi.n	8003750 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80036fe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003702:	d01a      	beq.n	800373a <HAL_RCCEx_PeriphCLKConfig+0x292>
 8003704:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003708:	d822      	bhi.n	8003750 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800370a:	2b00      	cmp	r3, #0
 800370c:	d003      	beq.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800370e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003712:	d007      	beq.n	8003724 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8003714:	e01c      	b.n	8003750 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003716:	4b32      	ldr	r3, [pc, #200]	@ (80037e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003718:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800371a:	4a31      	ldr	r2, [pc, #196]	@ (80037e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800371c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003720:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003722:	e01c      	b.n	800375e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003724:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003728:	3308      	adds	r3, #8
 800372a:	2100      	movs	r1, #0
 800372c:	4618      	mov	r0, r3
 800372e:	f001 f8c5 	bl	80048bc <RCCEx_PLL2_Config>
 8003732:	4603      	mov	r3, r0
 8003734:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003738:	e011      	b.n	800375e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800373a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800373e:	3328      	adds	r3, #40	@ 0x28
 8003740:	2100      	movs	r1, #0
 8003742:	4618      	mov	r0, r3
 8003744:	f001 f96c 	bl	8004a20 <RCCEx_PLL3_Config>
 8003748:	4603      	mov	r3, r0
 800374a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800374e:	e006      	b.n	800375e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003750:	2301      	movs	r3, #1
 8003752:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003756:	e002      	b.n	800375e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003758:	bf00      	nop
 800375a:	e000      	b.n	800375e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800375c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800375e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003762:	2b00      	cmp	r3, #0
 8003764:	d10b      	bne.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003766:	4b1e      	ldr	r3, [pc, #120]	@ (80037e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003768:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800376a:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800376e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003772:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003776:	4a1a      	ldr	r2, [pc, #104]	@ (80037e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003778:	430b      	orrs	r3, r1
 800377a:	6593      	str	r3, [r2, #88]	@ 0x58
 800377c:	e003      	b.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800377e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003782:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003786:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800378a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800378e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003792:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003796:	2300      	movs	r3, #0
 8003798:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800379c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80037a0:	460b      	mov	r3, r1
 80037a2:	4313      	orrs	r3, r2
 80037a4:	d056      	beq.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80037a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037aa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80037ae:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80037b2:	d038      	beq.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80037b4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80037b8:	d831      	bhi.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x376>
 80037ba:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80037be:	d034      	beq.n	800382a <HAL_RCCEx_PeriphCLKConfig+0x382>
 80037c0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80037c4:	d82b      	bhi.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x376>
 80037c6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80037ca:	d01d      	beq.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80037cc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80037d0:	d825      	bhi.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x376>
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d006      	beq.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80037d6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80037da:	d00a      	beq.n	80037f2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80037dc:	e01f      	b.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x376>
 80037de:	bf00      	nop
 80037e0:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037e4:	4ba2      	ldr	r3, [pc, #648]	@ (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80037e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037e8:	4aa1      	ldr	r2, [pc, #644]	@ (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80037ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037ee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80037f0:	e01c      	b.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80037f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037f6:	3308      	adds	r3, #8
 80037f8:	2100      	movs	r1, #0
 80037fa:	4618      	mov	r0, r3
 80037fc:	f001 f85e 	bl	80048bc <RCCEx_PLL2_Config>
 8003800:	4603      	mov	r3, r0
 8003802:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003806:	e011      	b.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003808:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800380c:	3328      	adds	r3, #40	@ 0x28
 800380e:	2100      	movs	r1, #0
 8003810:	4618      	mov	r0, r3
 8003812:	f001 f905 	bl	8004a20 <RCCEx_PLL3_Config>
 8003816:	4603      	mov	r3, r0
 8003818:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800381c:	e006      	b.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800381e:	2301      	movs	r3, #1
 8003820:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003824:	e002      	b.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003826:	bf00      	nop
 8003828:	e000      	b.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800382a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800382c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003830:	2b00      	cmp	r3, #0
 8003832:	d10b      	bne.n	800384c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003834:	4b8e      	ldr	r3, [pc, #568]	@ (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003836:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003838:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800383c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003840:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003844:	4a8a      	ldr	r2, [pc, #552]	@ (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003846:	430b      	orrs	r3, r1
 8003848:	6593      	str	r3, [r2, #88]	@ 0x58
 800384a:	e003      	b.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800384c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003850:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003854:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003858:	e9d3 2300 	ldrd	r2, r3, [r3]
 800385c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003860:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003864:	2300      	movs	r3, #0
 8003866:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800386a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800386e:	460b      	mov	r3, r1
 8003870:	4313      	orrs	r3, r2
 8003872:	d03a      	beq.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8003874:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003878:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800387a:	2b30      	cmp	r3, #48	@ 0x30
 800387c:	d01f      	beq.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x416>
 800387e:	2b30      	cmp	r3, #48	@ 0x30
 8003880:	d819      	bhi.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003882:	2b20      	cmp	r3, #32
 8003884:	d00c      	beq.n	80038a0 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8003886:	2b20      	cmp	r3, #32
 8003888:	d815      	bhi.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800388a:	2b00      	cmp	r3, #0
 800388c:	d019      	beq.n	80038c2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800388e:	2b10      	cmp	r3, #16
 8003890:	d111      	bne.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003892:	4b77      	ldr	r3, [pc, #476]	@ (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003896:	4a76      	ldr	r2, [pc, #472]	@ (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003898:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800389c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800389e:	e011      	b.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80038a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038a4:	3308      	adds	r3, #8
 80038a6:	2102      	movs	r1, #2
 80038a8:	4618      	mov	r0, r3
 80038aa:	f001 f807 	bl	80048bc <RCCEx_PLL2_Config>
 80038ae:	4603      	mov	r3, r0
 80038b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80038b4:	e006      	b.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80038bc:	e002      	b.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80038be:	bf00      	nop
 80038c0:	e000      	b.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80038c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d10a      	bne.n	80038e2 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80038cc:	4b68      	ldr	r3, [pc, #416]	@ (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80038ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038d0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80038d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038da:	4a65      	ldr	r2, [pc, #404]	@ (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80038dc:	430b      	orrs	r3, r1
 80038de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80038e0:	e003      	b.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80038ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038f2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80038f6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80038fa:	2300      	movs	r3, #0
 80038fc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8003900:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8003904:	460b      	mov	r3, r1
 8003906:	4313      	orrs	r3, r2
 8003908:	d051      	beq.n	80039ae <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800390a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800390e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003910:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003914:	d035      	beq.n	8003982 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8003916:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800391a:	d82e      	bhi.n	800397a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800391c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003920:	d031      	beq.n	8003986 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8003922:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003926:	d828      	bhi.n	800397a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003928:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800392c:	d01a      	beq.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800392e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003932:	d822      	bhi.n	800397a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003934:	2b00      	cmp	r3, #0
 8003936:	d003      	beq.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8003938:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800393c:	d007      	beq.n	800394e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800393e:	e01c      	b.n	800397a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003940:	4b4b      	ldr	r3, [pc, #300]	@ (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003942:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003944:	4a4a      	ldr	r2, [pc, #296]	@ (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003946:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800394a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800394c:	e01c      	b.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800394e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003952:	3308      	adds	r3, #8
 8003954:	2100      	movs	r1, #0
 8003956:	4618      	mov	r0, r3
 8003958:	f000 ffb0 	bl	80048bc <RCCEx_PLL2_Config>
 800395c:	4603      	mov	r3, r0
 800395e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003962:	e011      	b.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003964:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003968:	3328      	adds	r3, #40	@ 0x28
 800396a:	2100      	movs	r1, #0
 800396c:	4618      	mov	r0, r3
 800396e:	f001 f857 	bl	8004a20 <RCCEx_PLL3_Config>
 8003972:	4603      	mov	r3, r0
 8003974:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003978:	e006      	b.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003980:	e002      	b.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003982:	bf00      	nop
 8003984:	e000      	b.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003986:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003988:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800398c:	2b00      	cmp	r3, #0
 800398e:	d10a      	bne.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003990:	4b37      	ldr	r3, [pc, #220]	@ (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003992:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003994:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003998:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800399c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800399e:	4a34      	ldr	r2, [pc, #208]	@ (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80039a0:	430b      	orrs	r3, r1
 80039a2:	6513      	str	r3, [r2, #80]	@ 0x50
 80039a4:	e003      	b.n	80039ae <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80039ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039b6:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80039ba:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80039be:	2300      	movs	r3, #0
 80039c0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80039c4:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80039c8:	460b      	mov	r3, r1
 80039ca:	4313      	orrs	r3, r2
 80039cc:	d056      	beq.n	8003a7c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80039ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80039d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80039d8:	d033      	beq.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80039da:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80039de:	d82c      	bhi.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x592>
 80039e0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80039e4:	d02f      	beq.n	8003a46 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80039e6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80039ea:	d826      	bhi.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x592>
 80039ec:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80039f0:	d02b      	beq.n	8003a4a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80039f2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80039f6:	d820      	bhi.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x592>
 80039f8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80039fc:	d012      	beq.n	8003a24 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80039fe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003a02:	d81a      	bhi.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d022      	beq.n	8003a4e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003a08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a0c:	d115      	bne.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003a0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a12:	3308      	adds	r3, #8
 8003a14:	2101      	movs	r1, #1
 8003a16:	4618      	mov	r0, r3
 8003a18:	f000 ff50 	bl	80048bc <RCCEx_PLL2_Config>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003a22:	e015      	b.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003a24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a28:	3328      	adds	r3, #40	@ 0x28
 8003a2a:	2101      	movs	r1, #1
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	f000 fff7 	bl	8004a20 <RCCEx_PLL3_Config>
 8003a32:	4603      	mov	r3, r0
 8003a34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003a38:	e00a      	b.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a40:	e006      	b.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003a42:	bf00      	nop
 8003a44:	e004      	b.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003a46:	bf00      	nop
 8003a48:	e002      	b.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003a4a:	bf00      	nop
 8003a4c:	e000      	b.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003a4e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a50:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d10d      	bne.n	8003a74 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003a58:	4b05      	ldr	r3, [pc, #20]	@ (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a5c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003a60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a64:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003a66:	4a02      	ldr	r2, [pc, #8]	@ (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a68:	430b      	orrs	r3, r1
 8003a6a:	6513      	str	r3, [r2, #80]	@ 0x50
 8003a6c:	e006      	b.n	8003a7c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003a6e:	bf00      	nop
 8003a70:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a78:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003a7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a84:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003a88:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003a92:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003a96:	460b      	mov	r3, r1
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	d055      	beq.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003a9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aa0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003aa4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003aa8:	d033      	beq.n	8003b12 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8003aaa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003aae:	d82c      	bhi.n	8003b0a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003ab0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ab4:	d02f      	beq.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8003ab6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003aba:	d826      	bhi.n	8003b0a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003abc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003ac0:	d02b      	beq.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x672>
 8003ac2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003ac6:	d820      	bhi.n	8003b0a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003ac8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003acc:	d012      	beq.n	8003af4 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8003ace:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003ad2:	d81a      	bhi.n	8003b0a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d022      	beq.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x676>
 8003ad8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003adc:	d115      	bne.n	8003b0a <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003ade:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ae2:	3308      	adds	r3, #8
 8003ae4:	2101      	movs	r1, #1
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	f000 fee8 	bl	80048bc <RCCEx_PLL2_Config>
 8003aec:	4603      	mov	r3, r0
 8003aee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003af2:	e015      	b.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003af4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003af8:	3328      	adds	r3, #40	@ 0x28
 8003afa:	2101      	movs	r1, #1
 8003afc:	4618      	mov	r0, r3
 8003afe:	f000 ff8f 	bl	8004a20 <RCCEx_PLL3_Config>
 8003b02:	4603      	mov	r3, r0
 8003b04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003b08:	e00a      	b.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b10:	e006      	b.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003b12:	bf00      	nop
 8003b14:	e004      	b.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003b16:	bf00      	nop
 8003b18:	e002      	b.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003b1a:	bf00      	nop
 8003b1c:	e000      	b.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003b1e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b20:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d10b      	bne.n	8003b40 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003b28:	4ba3      	ldr	r3, [pc, #652]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b2c:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003b30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b34:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003b38:	4a9f      	ldr	r2, [pc, #636]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b3a:	430b      	orrs	r3, r1
 8003b3c:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b3e:	e003      	b.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b40:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b44:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003b48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b50:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003b54:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003b58:	2300      	movs	r3, #0
 8003b5a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003b5e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003b62:	460b      	mov	r3, r1
 8003b64:	4313      	orrs	r3, r2
 8003b66:	d037      	beq.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003b68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b6e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003b72:	d00e      	beq.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8003b74:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003b78:	d816      	bhi.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d018      	beq.n	8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8003b7e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003b82:	d111      	bne.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b84:	4b8c      	ldr	r3, [pc, #560]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b88:	4a8b      	ldr	r2, [pc, #556]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b8e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003b90:	e00f      	b.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003b92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b96:	3308      	adds	r3, #8
 8003b98:	2101      	movs	r1, #1
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	f000 fe8e 	bl	80048bc <RCCEx_PLL2_Config>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003ba6:	e004      	b.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ba8:	2301      	movs	r3, #1
 8003baa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003bae:	e000      	b.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8003bb0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003bb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d10a      	bne.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003bba:	4b7f      	ldr	r3, [pc, #508]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bbc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bbe:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003bc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bc8:	4a7b      	ldr	r2, [pc, #492]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bca:	430b      	orrs	r3, r1
 8003bcc:	6513      	str	r3, [r2, #80]	@ 0x50
 8003bce:	e003      	b.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bd0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003bd4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003bd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003be0:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003be4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003be8:	2300      	movs	r3, #0
 8003bea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003bee:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003bf2:	460b      	mov	r3, r1
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	d039      	beq.n	8003c6c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003bf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bfc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bfe:	2b03      	cmp	r3, #3
 8003c00:	d81c      	bhi.n	8003c3c <HAL_RCCEx_PeriphCLKConfig+0x794>
 8003c02:	a201      	add	r2, pc, #4	@ (adr r2, 8003c08 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8003c04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c08:	08003c45 	.word	0x08003c45
 8003c0c:	08003c19 	.word	0x08003c19
 8003c10:	08003c27 	.word	0x08003c27
 8003c14:	08003c45 	.word	0x08003c45
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c18:	4b67      	ldr	r3, [pc, #412]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c1c:	4a66      	ldr	r2, [pc, #408]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c1e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c22:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003c24:	e00f      	b.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003c26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c2a:	3308      	adds	r3, #8
 8003c2c:	2102      	movs	r1, #2
 8003c2e:	4618      	mov	r0, r3
 8003c30:	f000 fe44 	bl	80048bc <RCCEx_PLL2_Config>
 8003c34:	4603      	mov	r3, r0
 8003c36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003c3a:	e004      	b.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c42:	e000      	b.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8003c44:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d10a      	bne.n	8003c64 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003c4e:	4b5a      	ldr	r3, [pc, #360]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c52:	f023 0103 	bic.w	r1, r3, #3
 8003c56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c5c:	4a56      	ldr	r2, [pc, #344]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c5e:	430b      	orrs	r3, r1
 8003c60:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c62:	e003      	b.n	8003c6c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c68:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003c6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c74:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003c78:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003c82:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003c86:	460b      	mov	r3, r1
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	f000 809f 	beq.w	8003dcc <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c8e:	4b4b      	ldr	r3, [pc, #300]	@ (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4a4a      	ldr	r2, [pc, #296]	@ (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003c94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c98:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003c9a:	f7fd fbfd 	bl	8001498 <HAL_GetTick>
 8003c9e:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003ca2:	e00b      	b.n	8003cbc <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ca4:	f7fd fbf8 	bl	8001498 <HAL_GetTick>
 8003ca8:	4602      	mov	r2, r0
 8003caa:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003cae:	1ad3      	subs	r3, r2, r3
 8003cb0:	2b64      	cmp	r3, #100	@ 0x64
 8003cb2:	d903      	bls.n	8003cbc <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8003cb4:	2303      	movs	r3, #3
 8003cb6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003cba:	e005      	b.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003cbc:	4b3f      	ldr	r3, [pc, #252]	@ (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d0ed      	beq.n	8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8003cc8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d179      	bne.n	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003cd0:	4b39      	ldr	r3, [pc, #228]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003cd2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003cd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cd8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003cdc:	4053      	eors	r3, r2
 8003cde:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d015      	beq.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003ce6:	4b34      	ldr	r3, [pc, #208]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ce8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003cee:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003cf2:	4b31      	ldr	r3, [pc, #196]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003cf4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cf6:	4a30      	ldr	r2, [pc, #192]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003cf8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cfc:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003cfe:	4b2e      	ldr	r3, [pc, #184]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d02:	4a2d      	ldr	r2, [pc, #180]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d04:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d08:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003d0a:	4a2b      	ldr	r2, [pc, #172]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d0c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003d10:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003d12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d16:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003d1a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d1e:	d118      	bne.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d20:	f7fd fbba 	bl	8001498 <HAL_GetTick>
 8003d24:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003d28:	e00d      	b.n	8003d46 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d2a:	f7fd fbb5 	bl	8001498 <HAL_GetTick>
 8003d2e:	4602      	mov	r2, r0
 8003d30:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003d34:	1ad2      	subs	r2, r2, r3
 8003d36:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003d3a:	429a      	cmp	r2, r3
 8003d3c:	d903      	bls.n	8003d46 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8003d3e:	2303      	movs	r3, #3
 8003d40:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8003d44:	e005      	b.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003d46:	4b1c      	ldr	r3, [pc, #112]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d4a:	f003 0302 	and.w	r3, r3, #2
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d0eb      	beq.n	8003d2a <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8003d52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d129      	bne.n	8003dae <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003d5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d5e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003d62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d66:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003d6a:	d10e      	bne.n	8003d8a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8003d6c:	4b12      	ldr	r3, [pc, #72]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d6e:	691b      	ldr	r3, [r3, #16]
 8003d70:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003d74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d78:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003d7c:	091a      	lsrs	r2, r3, #4
 8003d7e:	4b10      	ldr	r3, [pc, #64]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8003d80:	4013      	ands	r3, r2
 8003d82:	4a0d      	ldr	r2, [pc, #52]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d84:	430b      	orrs	r3, r1
 8003d86:	6113      	str	r3, [r2, #16]
 8003d88:	e005      	b.n	8003d96 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8003d8a:	4b0b      	ldr	r3, [pc, #44]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d8c:	691b      	ldr	r3, [r3, #16]
 8003d8e:	4a0a      	ldr	r2, [pc, #40]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d90:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003d94:	6113      	str	r3, [r2, #16]
 8003d96:	4b08      	ldr	r3, [pc, #32]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d98:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003d9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d9e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003da2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003da6:	4a04      	ldr	r2, [pc, #16]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003da8:	430b      	orrs	r3, r1
 8003daa:	6713      	str	r3, [r2, #112]	@ 0x70
 8003dac:	e00e      	b.n	8003dcc <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003dae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003db2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8003db6:	e009      	b.n	8003dcc <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003db8:	58024400 	.word	0x58024400
 8003dbc:	58024800 	.word	0x58024800
 8003dc0:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003dc4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003dc8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003dcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dd4:	f002 0301 	and.w	r3, r2, #1
 8003dd8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003ddc:	2300      	movs	r3, #0
 8003dde:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003de2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003de6:	460b      	mov	r3, r1
 8003de8:	4313      	orrs	r3, r2
 8003dea:	f000 8089 	beq.w	8003f00 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003dee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003df2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003df4:	2b28      	cmp	r3, #40	@ 0x28
 8003df6:	d86b      	bhi.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8003df8:	a201      	add	r2, pc, #4	@ (adr r2, 8003e00 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003dfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dfe:	bf00      	nop
 8003e00:	08003ed9 	.word	0x08003ed9
 8003e04:	08003ed1 	.word	0x08003ed1
 8003e08:	08003ed1 	.word	0x08003ed1
 8003e0c:	08003ed1 	.word	0x08003ed1
 8003e10:	08003ed1 	.word	0x08003ed1
 8003e14:	08003ed1 	.word	0x08003ed1
 8003e18:	08003ed1 	.word	0x08003ed1
 8003e1c:	08003ed1 	.word	0x08003ed1
 8003e20:	08003ea5 	.word	0x08003ea5
 8003e24:	08003ed1 	.word	0x08003ed1
 8003e28:	08003ed1 	.word	0x08003ed1
 8003e2c:	08003ed1 	.word	0x08003ed1
 8003e30:	08003ed1 	.word	0x08003ed1
 8003e34:	08003ed1 	.word	0x08003ed1
 8003e38:	08003ed1 	.word	0x08003ed1
 8003e3c:	08003ed1 	.word	0x08003ed1
 8003e40:	08003ebb 	.word	0x08003ebb
 8003e44:	08003ed1 	.word	0x08003ed1
 8003e48:	08003ed1 	.word	0x08003ed1
 8003e4c:	08003ed1 	.word	0x08003ed1
 8003e50:	08003ed1 	.word	0x08003ed1
 8003e54:	08003ed1 	.word	0x08003ed1
 8003e58:	08003ed1 	.word	0x08003ed1
 8003e5c:	08003ed1 	.word	0x08003ed1
 8003e60:	08003ed9 	.word	0x08003ed9
 8003e64:	08003ed1 	.word	0x08003ed1
 8003e68:	08003ed1 	.word	0x08003ed1
 8003e6c:	08003ed1 	.word	0x08003ed1
 8003e70:	08003ed1 	.word	0x08003ed1
 8003e74:	08003ed1 	.word	0x08003ed1
 8003e78:	08003ed1 	.word	0x08003ed1
 8003e7c:	08003ed1 	.word	0x08003ed1
 8003e80:	08003ed9 	.word	0x08003ed9
 8003e84:	08003ed1 	.word	0x08003ed1
 8003e88:	08003ed1 	.word	0x08003ed1
 8003e8c:	08003ed1 	.word	0x08003ed1
 8003e90:	08003ed1 	.word	0x08003ed1
 8003e94:	08003ed1 	.word	0x08003ed1
 8003e98:	08003ed1 	.word	0x08003ed1
 8003e9c:	08003ed1 	.word	0x08003ed1
 8003ea0:	08003ed9 	.word	0x08003ed9
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003ea4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ea8:	3308      	adds	r3, #8
 8003eaa:	2101      	movs	r1, #1
 8003eac:	4618      	mov	r0, r3
 8003eae:	f000 fd05 	bl	80048bc <RCCEx_PLL2_Config>
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003eb8:	e00f      	b.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003eba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ebe:	3328      	adds	r3, #40	@ 0x28
 8003ec0:	2101      	movs	r1, #1
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	f000 fdac 	bl	8004a20 <RCCEx_PLL3_Config>
 8003ec8:	4603      	mov	r3, r0
 8003eca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003ece:	e004      	b.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003ed6:	e000      	b.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8003ed8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003eda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d10a      	bne.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003ee2:	4bbf      	ldr	r3, [pc, #764]	@ (80041e0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003ee4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ee6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003eea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003ef0:	4abb      	ldr	r2, [pc, #748]	@ (80041e0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003ef2:	430b      	orrs	r3, r1
 8003ef4:	6553      	str	r3, [r2, #84]	@ 0x54
 8003ef6:	e003      	b.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ef8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003efc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003f00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f08:	f002 0302 	and.w	r3, r2, #2
 8003f0c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003f10:	2300      	movs	r3, #0
 8003f12:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003f16:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003f1a:	460b      	mov	r3, r1
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	d041      	beq.n	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003f20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f24:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003f26:	2b05      	cmp	r3, #5
 8003f28:	d824      	bhi.n	8003f74 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8003f2a:	a201      	add	r2, pc, #4	@ (adr r2, 8003f30 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8003f2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f30:	08003f7d 	.word	0x08003f7d
 8003f34:	08003f49 	.word	0x08003f49
 8003f38:	08003f5f 	.word	0x08003f5f
 8003f3c:	08003f7d 	.word	0x08003f7d
 8003f40:	08003f7d 	.word	0x08003f7d
 8003f44:	08003f7d 	.word	0x08003f7d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003f48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f4c:	3308      	adds	r3, #8
 8003f4e:	2101      	movs	r1, #1
 8003f50:	4618      	mov	r0, r3
 8003f52:	f000 fcb3 	bl	80048bc <RCCEx_PLL2_Config>
 8003f56:	4603      	mov	r3, r0
 8003f58:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003f5c:	e00f      	b.n	8003f7e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003f5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f62:	3328      	adds	r3, #40	@ 0x28
 8003f64:	2101      	movs	r1, #1
 8003f66:	4618      	mov	r0, r3
 8003f68:	f000 fd5a 	bl	8004a20 <RCCEx_PLL3_Config>
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003f72:	e004      	b.n	8003f7e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f74:	2301      	movs	r3, #1
 8003f76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f7a:	e000      	b.n	8003f7e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8003f7c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d10a      	bne.n	8003f9c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003f86:	4b96      	ldr	r3, [pc, #600]	@ (80041e0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003f88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f8a:	f023 0107 	bic.w	r1, r3, #7
 8003f8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f92:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003f94:	4a92      	ldr	r2, [pc, #584]	@ (80041e0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003f96:	430b      	orrs	r3, r1
 8003f98:	6553      	str	r3, [r2, #84]	@ 0x54
 8003f9a:	e003      	b.n	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f9c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fa0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003fa4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fac:	f002 0304 	and.w	r3, r2, #4
 8003fb0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003fba:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003fbe:	460b      	mov	r3, r1
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	d044      	beq.n	800404e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003fc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fc8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003fcc:	2b05      	cmp	r3, #5
 8003fce:	d825      	bhi.n	800401c <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8003fd0:	a201      	add	r2, pc, #4	@ (adr r2, 8003fd8 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8003fd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fd6:	bf00      	nop
 8003fd8:	08004025 	.word	0x08004025
 8003fdc:	08003ff1 	.word	0x08003ff1
 8003fe0:	08004007 	.word	0x08004007
 8003fe4:	08004025 	.word	0x08004025
 8003fe8:	08004025 	.word	0x08004025
 8003fec:	08004025 	.word	0x08004025
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003ff0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ff4:	3308      	adds	r3, #8
 8003ff6:	2101      	movs	r1, #1
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	f000 fc5f 	bl	80048bc <RCCEx_PLL2_Config>
 8003ffe:	4603      	mov	r3, r0
 8004000:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004004:	e00f      	b.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004006:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800400a:	3328      	adds	r3, #40	@ 0x28
 800400c:	2101      	movs	r1, #1
 800400e:	4618      	mov	r0, r3
 8004010:	f000 fd06 	bl	8004a20 <RCCEx_PLL3_Config>
 8004014:	4603      	mov	r3, r0
 8004016:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800401a:	e004      	b.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800401c:	2301      	movs	r3, #1
 800401e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004022:	e000      	b.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8004024:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004026:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800402a:	2b00      	cmp	r3, #0
 800402c:	d10b      	bne.n	8004046 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800402e:	4b6c      	ldr	r3, [pc, #432]	@ (80041e0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004030:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004032:	f023 0107 	bic.w	r1, r3, #7
 8004036:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800403a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800403e:	4a68      	ldr	r2, [pc, #416]	@ (80041e0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004040:	430b      	orrs	r3, r1
 8004042:	6593      	str	r3, [r2, #88]	@ 0x58
 8004044:	e003      	b.n	800404e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004046:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800404a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800404e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004052:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004056:	f002 0320 	and.w	r3, r2, #32
 800405a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800405e:	2300      	movs	r3, #0
 8004060:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004064:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004068:	460b      	mov	r3, r1
 800406a:	4313      	orrs	r3, r2
 800406c:	d055      	beq.n	800411a <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800406e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004072:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004076:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800407a:	d033      	beq.n	80040e4 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800407c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004080:	d82c      	bhi.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004082:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004086:	d02f      	beq.n	80040e8 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004088:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800408c:	d826      	bhi.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800408e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004092:	d02b      	beq.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004094:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004098:	d820      	bhi.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800409a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800409e:	d012      	beq.n	80040c6 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80040a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80040a4:	d81a      	bhi.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d022      	beq.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80040aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80040ae:	d115      	bne.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80040b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040b4:	3308      	adds	r3, #8
 80040b6:	2100      	movs	r1, #0
 80040b8:	4618      	mov	r0, r3
 80040ba:	f000 fbff 	bl	80048bc <RCCEx_PLL2_Config>
 80040be:	4603      	mov	r3, r0
 80040c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80040c4:	e015      	b.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80040c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040ca:	3328      	adds	r3, #40	@ 0x28
 80040cc:	2102      	movs	r1, #2
 80040ce:	4618      	mov	r0, r3
 80040d0:	f000 fca6 	bl	8004a20 <RCCEx_PLL3_Config>
 80040d4:	4603      	mov	r3, r0
 80040d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80040da:	e00a      	b.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80040dc:	2301      	movs	r3, #1
 80040de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80040e2:	e006      	b.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80040e4:	bf00      	nop
 80040e6:	e004      	b.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80040e8:	bf00      	nop
 80040ea:	e002      	b.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80040ec:	bf00      	nop
 80040ee:	e000      	b.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80040f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80040f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d10b      	bne.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80040fa:	4b39      	ldr	r3, [pc, #228]	@ (80041e0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80040fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040fe:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004102:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004106:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800410a:	4a35      	ldr	r2, [pc, #212]	@ (80041e0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800410c:	430b      	orrs	r3, r1
 800410e:	6553      	str	r3, [r2, #84]	@ 0x54
 8004110:	e003      	b.n	800411a <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004112:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004116:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800411a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800411e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004122:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004126:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800412a:	2300      	movs	r3, #0
 800412c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004130:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004134:	460b      	mov	r3, r1
 8004136:	4313      	orrs	r3, r2
 8004138:	d058      	beq.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800413a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800413e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004142:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004146:	d033      	beq.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004148:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800414c:	d82c      	bhi.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800414e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004152:	d02f      	beq.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004154:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004158:	d826      	bhi.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800415a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800415e:	d02b      	beq.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004160:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004164:	d820      	bhi.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004166:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800416a:	d012      	beq.n	8004192 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800416c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004170:	d81a      	bhi.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004172:	2b00      	cmp	r3, #0
 8004174:	d022      	beq.n	80041bc <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004176:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800417a:	d115      	bne.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800417c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004180:	3308      	adds	r3, #8
 8004182:	2100      	movs	r1, #0
 8004184:	4618      	mov	r0, r3
 8004186:	f000 fb99 	bl	80048bc <RCCEx_PLL2_Config>
 800418a:	4603      	mov	r3, r0
 800418c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004190:	e015      	b.n	80041be <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004192:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004196:	3328      	adds	r3, #40	@ 0x28
 8004198:	2102      	movs	r1, #2
 800419a:	4618      	mov	r0, r3
 800419c:	f000 fc40 	bl	8004a20 <RCCEx_PLL3_Config>
 80041a0:	4603      	mov	r3, r0
 80041a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80041a6:	e00a      	b.n	80041be <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80041a8:	2301      	movs	r3, #1
 80041aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80041ae:	e006      	b.n	80041be <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80041b0:	bf00      	nop
 80041b2:	e004      	b.n	80041be <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80041b4:	bf00      	nop
 80041b6:	e002      	b.n	80041be <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80041b8:	bf00      	nop
 80041ba:	e000      	b.n	80041be <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80041bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d10e      	bne.n	80041e4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80041c6:	4b06      	ldr	r3, [pc, #24]	@ (80041e0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80041c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041ca:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80041ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80041d6:	4a02      	ldr	r2, [pc, #8]	@ (80041e0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80041d8:	430b      	orrs	r3, r1
 80041da:	6593      	str	r3, [r2, #88]	@ 0x58
 80041dc:	e006      	b.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80041de:	bf00      	nop
 80041e0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80041ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041f4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80041f8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80041fc:	2300      	movs	r3, #0
 80041fe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004202:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004206:	460b      	mov	r3, r1
 8004208:	4313      	orrs	r3, r2
 800420a:	d055      	beq.n	80042b8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800420c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004210:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004214:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004218:	d033      	beq.n	8004282 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800421a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800421e:	d82c      	bhi.n	800427a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004220:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004224:	d02f      	beq.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8004226:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800422a:	d826      	bhi.n	800427a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800422c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004230:	d02b      	beq.n	800428a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8004232:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004236:	d820      	bhi.n	800427a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004238:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800423c:	d012      	beq.n	8004264 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800423e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004242:	d81a      	bhi.n	800427a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004244:	2b00      	cmp	r3, #0
 8004246:	d022      	beq.n	800428e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004248:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800424c:	d115      	bne.n	800427a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800424e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004252:	3308      	adds	r3, #8
 8004254:	2100      	movs	r1, #0
 8004256:	4618      	mov	r0, r3
 8004258:	f000 fb30 	bl	80048bc <RCCEx_PLL2_Config>
 800425c:	4603      	mov	r3, r0
 800425e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004262:	e015      	b.n	8004290 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004264:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004268:	3328      	adds	r3, #40	@ 0x28
 800426a:	2102      	movs	r1, #2
 800426c:	4618      	mov	r0, r3
 800426e:	f000 fbd7 	bl	8004a20 <RCCEx_PLL3_Config>
 8004272:	4603      	mov	r3, r0
 8004274:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004278:	e00a      	b.n	8004290 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800427a:	2301      	movs	r3, #1
 800427c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004280:	e006      	b.n	8004290 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004282:	bf00      	nop
 8004284:	e004      	b.n	8004290 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004286:	bf00      	nop
 8004288:	e002      	b.n	8004290 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800428a:	bf00      	nop
 800428c:	e000      	b.n	8004290 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800428e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004290:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004294:	2b00      	cmp	r3, #0
 8004296:	d10b      	bne.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004298:	4ba1      	ldr	r3, [pc, #644]	@ (8004520 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800429a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800429c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80042a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042a4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80042a8:	4a9d      	ldr	r2, [pc, #628]	@ (8004520 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80042aa:	430b      	orrs	r3, r1
 80042ac:	6593      	str	r3, [r2, #88]	@ 0x58
 80042ae:	e003      	b.n	80042b8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80042b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042c0:	f002 0308 	and.w	r3, r2, #8
 80042c4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80042c8:	2300      	movs	r3, #0
 80042ca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80042ce:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80042d2:	460b      	mov	r3, r1
 80042d4:	4313      	orrs	r3, r2
 80042d6:	d01e      	beq.n	8004316 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80042d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80042e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80042e4:	d10c      	bne.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80042e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042ea:	3328      	adds	r3, #40	@ 0x28
 80042ec:	2102      	movs	r1, #2
 80042ee:	4618      	mov	r0, r3
 80042f0:	f000 fb96 	bl	8004a20 <RCCEx_PLL3_Config>
 80042f4:	4603      	mov	r3, r0
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d002      	beq.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80042fa:	2301      	movs	r3, #1
 80042fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004300:	4b87      	ldr	r3, [pc, #540]	@ (8004520 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004302:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004304:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004308:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800430c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004310:	4a83      	ldr	r2, [pc, #524]	@ (8004520 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004312:	430b      	orrs	r3, r1
 8004314:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004316:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800431a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800431e:	f002 0310 	and.w	r3, r2, #16
 8004322:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004326:	2300      	movs	r3, #0
 8004328:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800432c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004330:	460b      	mov	r3, r1
 8004332:	4313      	orrs	r3, r2
 8004334:	d01e      	beq.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8004336:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800433a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800433e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004342:	d10c      	bne.n	800435e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004344:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004348:	3328      	adds	r3, #40	@ 0x28
 800434a:	2102      	movs	r1, #2
 800434c:	4618      	mov	r0, r3
 800434e:	f000 fb67 	bl	8004a20 <RCCEx_PLL3_Config>
 8004352:	4603      	mov	r3, r0
 8004354:	2b00      	cmp	r3, #0
 8004356:	d002      	beq.n	800435e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8004358:	2301      	movs	r3, #1
 800435a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800435e:	4b70      	ldr	r3, [pc, #448]	@ (8004520 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004360:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004362:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004366:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800436a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800436e:	4a6c      	ldr	r2, [pc, #432]	@ (8004520 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004370:	430b      	orrs	r3, r1
 8004372:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004374:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800437c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004380:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004384:	2300      	movs	r3, #0
 8004386:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800438a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800438e:	460b      	mov	r3, r1
 8004390:	4313      	orrs	r3, r2
 8004392:	d03e      	beq.n	8004412 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004394:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004398:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800439c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80043a0:	d022      	beq.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 80043a2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80043a6:	d81b      	bhi.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d003      	beq.n	80043b4 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 80043ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043b0:	d00b      	beq.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0xf22>
 80043b2:	e015      	b.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80043b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043b8:	3308      	adds	r3, #8
 80043ba:	2100      	movs	r1, #0
 80043bc:	4618      	mov	r0, r3
 80043be:	f000 fa7d 	bl	80048bc <RCCEx_PLL2_Config>
 80043c2:	4603      	mov	r3, r0
 80043c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80043c8:	e00f      	b.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80043ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ce:	3328      	adds	r3, #40	@ 0x28
 80043d0:	2102      	movs	r1, #2
 80043d2:	4618      	mov	r0, r3
 80043d4:	f000 fb24 	bl	8004a20 <RCCEx_PLL3_Config>
 80043d8:	4603      	mov	r3, r0
 80043da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80043de:	e004      	b.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80043e0:	2301      	movs	r3, #1
 80043e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80043e6:	e000      	b.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80043e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d10b      	bne.n	800440a <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80043f2:	4b4b      	ldr	r3, [pc, #300]	@ (8004520 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80043f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043f6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80043fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043fe:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004402:	4a47      	ldr	r2, [pc, #284]	@ (8004520 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004404:	430b      	orrs	r3, r1
 8004406:	6593      	str	r3, [r2, #88]	@ 0x58
 8004408:	e003      	b.n	8004412 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800440a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800440e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004412:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800441a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800441e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004420:	2300      	movs	r3, #0
 8004422:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004424:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004428:	460b      	mov	r3, r1
 800442a:	4313      	orrs	r3, r2
 800442c:	d03b      	beq.n	80044a6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800442e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004432:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004436:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800443a:	d01f      	beq.n	800447c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800443c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004440:	d818      	bhi.n	8004474 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8004442:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004446:	d003      	beq.n	8004450 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8004448:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800444c:	d007      	beq.n	800445e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800444e:	e011      	b.n	8004474 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004450:	4b33      	ldr	r3, [pc, #204]	@ (8004520 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004452:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004454:	4a32      	ldr	r2, [pc, #200]	@ (8004520 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004456:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800445a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800445c:	e00f      	b.n	800447e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800445e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004462:	3328      	adds	r3, #40	@ 0x28
 8004464:	2101      	movs	r1, #1
 8004466:	4618      	mov	r0, r3
 8004468:	f000 fada 	bl	8004a20 <RCCEx_PLL3_Config>
 800446c:	4603      	mov	r3, r0
 800446e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8004472:	e004      	b.n	800447e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004474:	2301      	movs	r3, #1
 8004476:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800447a:	e000      	b.n	800447e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800447c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800447e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004482:	2b00      	cmp	r3, #0
 8004484:	d10b      	bne.n	800449e <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004486:	4b26      	ldr	r3, [pc, #152]	@ (8004520 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004488:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800448a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800448e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004492:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004496:	4a22      	ldr	r2, [pc, #136]	@ (8004520 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004498:	430b      	orrs	r3, r1
 800449a:	6553      	str	r3, [r2, #84]	@ 0x54
 800449c:	e003      	b.n	80044a6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800449e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80044a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044ae:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80044b2:	673b      	str	r3, [r7, #112]	@ 0x70
 80044b4:	2300      	movs	r3, #0
 80044b6:	677b      	str	r3, [r7, #116]	@ 0x74
 80044b8:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80044bc:	460b      	mov	r3, r1
 80044be:	4313      	orrs	r3, r2
 80044c0:	d034      	beq.n	800452c <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80044c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d003      	beq.n	80044d4 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80044cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044d0:	d007      	beq.n	80044e2 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80044d2:	e011      	b.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80044d4:	4b12      	ldr	r3, [pc, #72]	@ (8004520 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80044d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044d8:	4a11      	ldr	r2, [pc, #68]	@ (8004520 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80044da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80044de:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80044e0:	e00e      	b.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80044e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044e6:	3308      	adds	r3, #8
 80044e8:	2102      	movs	r1, #2
 80044ea:	4618      	mov	r0, r3
 80044ec:	f000 f9e6 	bl	80048bc <RCCEx_PLL2_Config>
 80044f0:	4603      	mov	r3, r0
 80044f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80044f6:	e003      	b.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80044f8:	2301      	movs	r3, #1
 80044fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80044fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004500:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004504:	2b00      	cmp	r3, #0
 8004506:	d10d      	bne.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004508:	4b05      	ldr	r3, [pc, #20]	@ (8004520 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800450a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800450c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004510:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004514:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004516:	4a02      	ldr	r2, [pc, #8]	@ (8004520 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004518:	430b      	orrs	r3, r1
 800451a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800451c:	e006      	b.n	800452c <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800451e:	bf00      	nop
 8004520:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004524:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004528:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800452c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004534:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004538:	66bb      	str	r3, [r7, #104]	@ 0x68
 800453a:	2300      	movs	r3, #0
 800453c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800453e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004542:	460b      	mov	r3, r1
 8004544:	4313      	orrs	r3, r2
 8004546:	d00c      	beq.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004548:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800454c:	3328      	adds	r3, #40	@ 0x28
 800454e:	2102      	movs	r1, #2
 8004550:	4618      	mov	r0, r3
 8004552:	f000 fa65 	bl	8004a20 <RCCEx_PLL3_Config>
 8004556:	4603      	mov	r3, r0
 8004558:	2b00      	cmp	r3, #0
 800455a:	d002      	beq.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800455c:	2301      	movs	r3, #1
 800455e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004562:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800456a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800456e:	663b      	str	r3, [r7, #96]	@ 0x60
 8004570:	2300      	movs	r3, #0
 8004572:	667b      	str	r3, [r7, #100]	@ 0x64
 8004574:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004578:	460b      	mov	r3, r1
 800457a:	4313      	orrs	r3, r2
 800457c:	d038      	beq.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800457e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004582:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004586:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800458a:	d018      	beq.n	80045be <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800458c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004590:	d811      	bhi.n	80045b6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004592:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004596:	d014      	beq.n	80045c2 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004598:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800459c:	d80b      	bhi.n	80045b6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d011      	beq.n	80045c6 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 80045a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80045a6:	d106      	bne.n	80045b6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80045a8:	4bc3      	ldr	r3, [pc, #780]	@ (80048b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80045aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045ac:	4ac2      	ldr	r2, [pc, #776]	@ (80048b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80045ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80045b2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80045b4:	e008      	b.n	80045c8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80045b6:	2301      	movs	r3, #1
 80045b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80045bc:	e004      	b.n	80045c8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80045be:	bf00      	nop
 80045c0:	e002      	b.n	80045c8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80045c2:	bf00      	nop
 80045c4:	e000      	b.n	80045c8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80045c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d10b      	bne.n	80045e8 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80045d0:	4bb9      	ldr	r3, [pc, #740]	@ (80048b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80045d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045d4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80045d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80045e0:	4ab5      	ldr	r2, [pc, #724]	@ (80048b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80045e2:	430b      	orrs	r3, r1
 80045e4:	6553      	str	r3, [r2, #84]	@ 0x54
 80045e6:	e003      	b.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045ec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80045f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045f8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80045fc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80045fe:	2300      	movs	r3, #0
 8004600:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004602:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004606:	460b      	mov	r3, r1
 8004608:	4313      	orrs	r3, r2
 800460a:	d009      	beq.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800460c:	4baa      	ldr	r3, [pc, #680]	@ (80048b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800460e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004610:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004614:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004618:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800461a:	4aa7      	ldr	r2, [pc, #668]	@ (80048b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800461c:	430b      	orrs	r3, r1
 800461e:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004620:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004628:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800462c:	653b      	str	r3, [r7, #80]	@ 0x50
 800462e:	2300      	movs	r3, #0
 8004630:	657b      	str	r3, [r7, #84]	@ 0x54
 8004632:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004636:	460b      	mov	r3, r1
 8004638:	4313      	orrs	r3, r2
 800463a:	d00a      	beq.n	8004652 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800463c:	4b9e      	ldr	r3, [pc, #632]	@ (80048b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800463e:	691b      	ldr	r3, [r3, #16]
 8004640:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8004644:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004648:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800464c:	4a9a      	ldr	r2, [pc, #616]	@ (80048b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800464e:	430b      	orrs	r3, r1
 8004650:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004652:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800465a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800465e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004660:	2300      	movs	r3, #0
 8004662:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004664:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004668:	460b      	mov	r3, r1
 800466a:	4313      	orrs	r3, r2
 800466c:	d009      	beq.n	8004682 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800466e:	4b92      	ldr	r3, [pc, #584]	@ (80048b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004670:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004672:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8004676:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800467a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800467c:	4a8e      	ldr	r2, [pc, #568]	@ (80048b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800467e:	430b      	orrs	r3, r1
 8004680:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004682:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800468a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800468e:	643b      	str	r3, [r7, #64]	@ 0x40
 8004690:	2300      	movs	r3, #0
 8004692:	647b      	str	r3, [r7, #68]	@ 0x44
 8004694:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004698:	460b      	mov	r3, r1
 800469a:	4313      	orrs	r3, r2
 800469c:	d00e      	beq.n	80046bc <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800469e:	4b86      	ldr	r3, [pc, #536]	@ (80048b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80046a0:	691b      	ldr	r3, [r3, #16]
 80046a2:	4a85      	ldr	r2, [pc, #532]	@ (80048b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80046a4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80046a8:	6113      	str	r3, [r2, #16]
 80046aa:	4b83      	ldr	r3, [pc, #524]	@ (80048b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80046ac:	6919      	ldr	r1, [r3, #16]
 80046ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046b2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80046b6:	4a80      	ldr	r2, [pc, #512]	@ (80048b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80046b8:	430b      	orrs	r3, r1
 80046ba:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80046bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046c4:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80046c8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80046ca:	2300      	movs	r3, #0
 80046cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80046ce:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80046d2:	460b      	mov	r3, r1
 80046d4:	4313      	orrs	r3, r2
 80046d6:	d009      	beq.n	80046ec <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80046d8:	4b77      	ldr	r3, [pc, #476]	@ (80048b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80046da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046dc:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80046e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046e6:	4a74      	ldr	r2, [pc, #464]	@ (80048b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80046e8:	430b      	orrs	r3, r1
 80046ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80046ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046f4:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80046f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80046fa:	2300      	movs	r3, #0
 80046fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80046fe:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004702:	460b      	mov	r3, r1
 8004704:	4313      	orrs	r3, r2
 8004706:	d00a      	beq.n	800471e <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004708:	4b6b      	ldr	r3, [pc, #428]	@ (80048b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800470a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800470c:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004710:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004714:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004718:	4a67      	ldr	r2, [pc, #412]	@ (80048b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800471a:	430b      	orrs	r3, r1
 800471c:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800471e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004722:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004726:	2100      	movs	r1, #0
 8004728:	62b9      	str	r1, [r7, #40]	@ 0x28
 800472a:	f003 0301 	and.w	r3, r3, #1
 800472e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004730:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004734:	460b      	mov	r3, r1
 8004736:	4313      	orrs	r3, r2
 8004738:	d011      	beq.n	800475e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800473a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800473e:	3308      	adds	r3, #8
 8004740:	2100      	movs	r1, #0
 8004742:	4618      	mov	r0, r3
 8004744:	f000 f8ba 	bl	80048bc <RCCEx_PLL2_Config>
 8004748:	4603      	mov	r3, r0
 800474a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800474e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004752:	2b00      	cmp	r3, #0
 8004754:	d003      	beq.n	800475e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004756:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800475a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800475e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004766:	2100      	movs	r1, #0
 8004768:	6239      	str	r1, [r7, #32]
 800476a:	f003 0302 	and.w	r3, r3, #2
 800476e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004770:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004774:	460b      	mov	r3, r1
 8004776:	4313      	orrs	r3, r2
 8004778:	d011      	beq.n	800479e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800477a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800477e:	3308      	adds	r3, #8
 8004780:	2101      	movs	r1, #1
 8004782:	4618      	mov	r0, r3
 8004784:	f000 f89a 	bl	80048bc <RCCEx_PLL2_Config>
 8004788:	4603      	mov	r3, r0
 800478a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800478e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004792:	2b00      	cmp	r3, #0
 8004794:	d003      	beq.n	800479e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004796:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800479a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800479e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047a6:	2100      	movs	r1, #0
 80047a8:	61b9      	str	r1, [r7, #24]
 80047aa:	f003 0304 	and.w	r3, r3, #4
 80047ae:	61fb      	str	r3, [r7, #28]
 80047b0:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80047b4:	460b      	mov	r3, r1
 80047b6:	4313      	orrs	r3, r2
 80047b8:	d011      	beq.n	80047de <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80047ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047be:	3308      	adds	r3, #8
 80047c0:	2102      	movs	r1, #2
 80047c2:	4618      	mov	r0, r3
 80047c4:	f000 f87a 	bl	80048bc <RCCEx_PLL2_Config>
 80047c8:	4603      	mov	r3, r0
 80047ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80047ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d003      	beq.n	80047de <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047da:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80047de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047e6:	2100      	movs	r1, #0
 80047e8:	6139      	str	r1, [r7, #16]
 80047ea:	f003 0308 	and.w	r3, r3, #8
 80047ee:	617b      	str	r3, [r7, #20]
 80047f0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80047f4:	460b      	mov	r3, r1
 80047f6:	4313      	orrs	r3, r2
 80047f8:	d011      	beq.n	800481e <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80047fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047fe:	3328      	adds	r3, #40	@ 0x28
 8004800:	2100      	movs	r1, #0
 8004802:	4618      	mov	r0, r3
 8004804:	f000 f90c 	bl	8004a20 <RCCEx_PLL3_Config>
 8004808:	4603      	mov	r3, r0
 800480a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800480e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004812:	2b00      	cmp	r3, #0
 8004814:	d003      	beq.n	800481e <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004816:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800481a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800481e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004822:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004826:	2100      	movs	r1, #0
 8004828:	60b9      	str	r1, [r7, #8]
 800482a:	f003 0310 	and.w	r3, r3, #16
 800482e:	60fb      	str	r3, [r7, #12]
 8004830:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004834:	460b      	mov	r3, r1
 8004836:	4313      	orrs	r3, r2
 8004838:	d011      	beq.n	800485e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800483a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800483e:	3328      	adds	r3, #40	@ 0x28
 8004840:	2101      	movs	r1, #1
 8004842:	4618      	mov	r0, r3
 8004844:	f000 f8ec 	bl	8004a20 <RCCEx_PLL3_Config>
 8004848:	4603      	mov	r3, r0
 800484a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800484e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004852:	2b00      	cmp	r3, #0
 8004854:	d003      	beq.n	800485e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004856:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800485a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800485e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004866:	2100      	movs	r1, #0
 8004868:	6039      	str	r1, [r7, #0]
 800486a:	f003 0320 	and.w	r3, r3, #32
 800486e:	607b      	str	r3, [r7, #4]
 8004870:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004874:	460b      	mov	r3, r1
 8004876:	4313      	orrs	r3, r2
 8004878:	d011      	beq.n	800489e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800487a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800487e:	3328      	adds	r3, #40	@ 0x28
 8004880:	2102      	movs	r1, #2
 8004882:	4618      	mov	r0, r3
 8004884:	f000 f8cc 	bl	8004a20 <RCCEx_PLL3_Config>
 8004888:	4603      	mov	r3, r0
 800488a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800488e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004892:	2b00      	cmp	r3, #0
 8004894:	d003      	beq.n	800489e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004896:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800489a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800489e:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d101      	bne.n	80048aa <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 80048a6:	2300      	movs	r3, #0
 80048a8:	e000      	b.n	80048ac <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 80048aa:	2301      	movs	r3, #1
}
 80048ac:	4618      	mov	r0, r3
 80048ae:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80048b2:	46bd      	mov	sp, r7
 80048b4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80048b8:	58024400 	.word	0x58024400

080048bc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b084      	sub	sp, #16
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
 80048c4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80048c6:	2300      	movs	r3, #0
 80048c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80048ca:	4b53      	ldr	r3, [pc, #332]	@ (8004a18 <RCCEx_PLL2_Config+0x15c>)
 80048cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048ce:	f003 0303 	and.w	r3, r3, #3
 80048d2:	2b03      	cmp	r3, #3
 80048d4:	d101      	bne.n	80048da <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80048d6:	2301      	movs	r3, #1
 80048d8:	e099      	b.n	8004a0e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80048da:	4b4f      	ldr	r3, [pc, #316]	@ (8004a18 <RCCEx_PLL2_Config+0x15c>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	4a4e      	ldr	r2, [pc, #312]	@ (8004a18 <RCCEx_PLL2_Config+0x15c>)
 80048e0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80048e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048e6:	f7fc fdd7 	bl	8001498 <HAL_GetTick>
 80048ea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80048ec:	e008      	b.n	8004900 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80048ee:	f7fc fdd3 	bl	8001498 <HAL_GetTick>
 80048f2:	4602      	mov	r2, r0
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	1ad3      	subs	r3, r2, r3
 80048f8:	2b02      	cmp	r3, #2
 80048fa:	d901      	bls.n	8004900 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80048fc:	2303      	movs	r3, #3
 80048fe:	e086      	b.n	8004a0e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004900:	4b45      	ldr	r3, [pc, #276]	@ (8004a18 <RCCEx_PLL2_Config+0x15c>)
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004908:	2b00      	cmp	r3, #0
 800490a:	d1f0      	bne.n	80048ee <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800490c:	4b42      	ldr	r3, [pc, #264]	@ (8004a18 <RCCEx_PLL2_Config+0x15c>)
 800490e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004910:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	031b      	lsls	r3, r3, #12
 800491a:	493f      	ldr	r1, [pc, #252]	@ (8004a18 <RCCEx_PLL2_Config+0x15c>)
 800491c:	4313      	orrs	r3, r2
 800491e:	628b      	str	r3, [r1, #40]	@ 0x28
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	3b01      	subs	r3, #1
 8004926:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	689b      	ldr	r3, [r3, #8]
 800492e:	3b01      	subs	r3, #1
 8004930:	025b      	lsls	r3, r3, #9
 8004932:	b29b      	uxth	r3, r3
 8004934:	431a      	orrs	r2, r3
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	68db      	ldr	r3, [r3, #12]
 800493a:	3b01      	subs	r3, #1
 800493c:	041b      	lsls	r3, r3, #16
 800493e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004942:	431a      	orrs	r2, r3
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	691b      	ldr	r3, [r3, #16]
 8004948:	3b01      	subs	r3, #1
 800494a:	061b      	lsls	r3, r3, #24
 800494c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004950:	4931      	ldr	r1, [pc, #196]	@ (8004a18 <RCCEx_PLL2_Config+0x15c>)
 8004952:	4313      	orrs	r3, r2
 8004954:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004956:	4b30      	ldr	r3, [pc, #192]	@ (8004a18 <RCCEx_PLL2_Config+0x15c>)
 8004958:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800495a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	695b      	ldr	r3, [r3, #20]
 8004962:	492d      	ldr	r1, [pc, #180]	@ (8004a18 <RCCEx_PLL2_Config+0x15c>)
 8004964:	4313      	orrs	r3, r2
 8004966:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004968:	4b2b      	ldr	r3, [pc, #172]	@ (8004a18 <RCCEx_PLL2_Config+0x15c>)
 800496a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800496c:	f023 0220 	bic.w	r2, r3, #32
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	699b      	ldr	r3, [r3, #24]
 8004974:	4928      	ldr	r1, [pc, #160]	@ (8004a18 <RCCEx_PLL2_Config+0x15c>)
 8004976:	4313      	orrs	r3, r2
 8004978:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800497a:	4b27      	ldr	r3, [pc, #156]	@ (8004a18 <RCCEx_PLL2_Config+0x15c>)
 800497c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800497e:	4a26      	ldr	r2, [pc, #152]	@ (8004a18 <RCCEx_PLL2_Config+0x15c>)
 8004980:	f023 0310 	bic.w	r3, r3, #16
 8004984:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004986:	4b24      	ldr	r3, [pc, #144]	@ (8004a18 <RCCEx_PLL2_Config+0x15c>)
 8004988:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800498a:	4b24      	ldr	r3, [pc, #144]	@ (8004a1c <RCCEx_PLL2_Config+0x160>)
 800498c:	4013      	ands	r3, r2
 800498e:	687a      	ldr	r2, [r7, #4]
 8004990:	69d2      	ldr	r2, [r2, #28]
 8004992:	00d2      	lsls	r2, r2, #3
 8004994:	4920      	ldr	r1, [pc, #128]	@ (8004a18 <RCCEx_PLL2_Config+0x15c>)
 8004996:	4313      	orrs	r3, r2
 8004998:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800499a:	4b1f      	ldr	r3, [pc, #124]	@ (8004a18 <RCCEx_PLL2_Config+0x15c>)
 800499c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800499e:	4a1e      	ldr	r2, [pc, #120]	@ (8004a18 <RCCEx_PLL2_Config+0x15c>)
 80049a0:	f043 0310 	orr.w	r3, r3, #16
 80049a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d106      	bne.n	80049ba <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80049ac:	4b1a      	ldr	r3, [pc, #104]	@ (8004a18 <RCCEx_PLL2_Config+0x15c>)
 80049ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049b0:	4a19      	ldr	r2, [pc, #100]	@ (8004a18 <RCCEx_PLL2_Config+0x15c>)
 80049b2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80049b6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80049b8:	e00f      	b.n	80049da <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	2b01      	cmp	r3, #1
 80049be:	d106      	bne.n	80049ce <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80049c0:	4b15      	ldr	r3, [pc, #84]	@ (8004a18 <RCCEx_PLL2_Config+0x15c>)
 80049c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049c4:	4a14      	ldr	r2, [pc, #80]	@ (8004a18 <RCCEx_PLL2_Config+0x15c>)
 80049c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80049ca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80049cc:	e005      	b.n	80049da <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80049ce:	4b12      	ldr	r3, [pc, #72]	@ (8004a18 <RCCEx_PLL2_Config+0x15c>)
 80049d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049d2:	4a11      	ldr	r2, [pc, #68]	@ (8004a18 <RCCEx_PLL2_Config+0x15c>)
 80049d4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80049d8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80049da:	4b0f      	ldr	r3, [pc, #60]	@ (8004a18 <RCCEx_PLL2_Config+0x15c>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	4a0e      	ldr	r2, [pc, #56]	@ (8004a18 <RCCEx_PLL2_Config+0x15c>)
 80049e0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80049e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80049e6:	f7fc fd57 	bl	8001498 <HAL_GetTick>
 80049ea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80049ec:	e008      	b.n	8004a00 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80049ee:	f7fc fd53 	bl	8001498 <HAL_GetTick>
 80049f2:	4602      	mov	r2, r0
 80049f4:	68bb      	ldr	r3, [r7, #8]
 80049f6:	1ad3      	subs	r3, r2, r3
 80049f8:	2b02      	cmp	r3, #2
 80049fa:	d901      	bls.n	8004a00 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80049fc:	2303      	movs	r3, #3
 80049fe:	e006      	b.n	8004a0e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004a00:	4b05      	ldr	r3, [pc, #20]	@ (8004a18 <RCCEx_PLL2_Config+0x15c>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d0f0      	beq.n	80049ee <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004a0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a0e:	4618      	mov	r0, r3
 8004a10:	3710      	adds	r7, #16
 8004a12:	46bd      	mov	sp, r7
 8004a14:	bd80      	pop	{r7, pc}
 8004a16:	bf00      	nop
 8004a18:	58024400 	.word	0x58024400
 8004a1c:	ffff0007 	.word	0xffff0007

08004a20 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b084      	sub	sp, #16
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
 8004a28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004a2e:	4b53      	ldr	r3, [pc, #332]	@ (8004b7c <RCCEx_PLL3_Config+0x15c>)
 8004a30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a32:	f003 0303 	and.w	r3, r3, #3
 8004a36:	2b03      	cmp	r3, #3
 8004a38:	d101      	bne.n	8004a3e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	e099      	b.n	8004b72 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004a3e:	4b4f      	ldr	r3, [pc, #316]	@ (8004b7c <RCCEx_PLL3_Config+0x15c>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	4a4e      	ldr	r2, [pc, #312]	@ (8004b7c <RCCEx_PLL3_Config+0x15c>)
 8004a44:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a48:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a4a:	f7fc fd25 	bl	8001498 <HAL_GetTick>
 8004a4e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004a50:	e008      	b.n	8004a64 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004a52:	f7fc fd21 	bl	8001498 <HAL_GetTick>
 8004a56:	4602      	mov	r2, r0
 8004a58:	68bb      	ldr	r3, [r7, #8]
 8004a5a:	1ad3      	subs	r3, r2, r3
 8004a5c:	2b02      	cmp	r3, #2
 8004a5e:	d901      	bls.n	8004a64 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004a60:	2303      	movs	r3, #3
 8004a62:	e086      	b.n	8004b72 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004a64:	4b45      	ldr	r3, [pc, #276]	@ (8004b7c <RCCEx_PLL3_Config+0x15c>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d1f0      	bne.n	8004a52 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004a70:	4b42      	ldr	r3, [pc, #264]	@ (8004b7c <RCCEx_PLL3_Config+0x15c>)
 8004a72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a74:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	051b      	lsls	r3, r3, #20
 8004a7e:	493f      	ldr	r1, [pc, #252]	@ (8004b7c <RCCEx_PLL3_Config+0x15c>)
 8004a80:	4313      	orrs	r3, r2
 8004a82:	628b      	str	r3, [r1, #40]	@ 0x28
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	3b01      	subs	r3, #1
 8004a8a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	689b      	ldr	r3, [r3, #8]
 8004a92:	3b01      	subs	r3, #1
 8004a94:	025b      	lsls	r3, r3, #9
 8004a96:	b29b      	uxth	r3, r3
 8004a98:	431a      	orrs	r2, r3
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	68db      	ldr	r3, [r3, #12]
 8004a9e:	3b01      	subs	r3, #1
 8004aa0:	041b      	lsls	r3, r3, #16
 8004aa2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004aa6:	431a      	orrs	r2, r3
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	691b      	ldr	r3, [r3, #16]
 8004aac:	3b01      	subs	r3, #1
 8004aae:	061b      	lsls	r3, r3, #24
 8004ab0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004ab4:	4931      	ldr	r1, [pc, #196]	@ (8004b7c <RCCEx_PLL3_Config+0x15c>)
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004aba:	4b30      	ldr	r3, [pc, #192]	@ (8004b7c <RCCEx_PLL3_Config+0x15c>)
 8004abc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004abe:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	695b      	ldr	r3, [r3, #20]
 8004ac6:	492d      	ldr	r1, [pc, #180]	@ (8004b7c <RCCEx_PLL3_Config+0x15c>)
 8004ac8:	4313      	orrs	r3, r2
 8004aca:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004acc:	4b2b      	ldr	r3, [pc, #172]	@ (8004b7c <RCCEx_PLL3_Config+0x15c>)
 8004ace:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ad0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	699b      	ldr	r3, [r3, #24]
 8004ad8:	4928      	ldr	r1, [pc, #160]	@ (8004b7c <RCCEx_PLL3_Config+0x15c>)
 8004ada:	4313      	orrs	r3, r2
 8004adc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004ade:	4b27      	ldr	r3, [pc, #156]	@ (8004b7c <RCCEx_PLL3_Config+0x15c>)
 8004ae0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ae2:	4a26      	ldr	r2, [pc, #152]	@ (8004b7c <RCCEx_PLL3_Config+0x15c>)
 8004ae4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ae8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004aea:	4b24      	ldr	r3, [pc, #144]	@ (8004b7c <RCCEx_PLL3_Config+0x15c>)
 8004aec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004aee:	4b24      	ldr	r3, [pc, #144]	@ (8004b80 <RCCEx_PLL3_Config+0x160>)
 8004af0:	4013      	ands	r3, r2
 8004af2:	687a      	ldr	r2, [r7, #4]
 8004af4:	69d2      	ldr	r2, [r2, #28]
 8004af6:	00d2      	lsls	r2, r2, #3
 8004af8:	4920      	ldr	r1, [pc, #128]	@ (8004b7c <RCCEx_PLL3_Config+0x15c>)
 8004afa:	4313      	orrs	r3, r2
 8004afc:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004afe:	4b1f      	ldr	r3, [pc, #124]	@ (8004b7c <RCCEx_PLL3_Config+0x15c>)
 8004b00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b02:	4a1e      	ldr	r2, [pc, #120]	@ (8004b7c <RCCEx_PLL3_Config+0x15c>)
 8004b04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b08:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d106      	bne.n	8004b1e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004b10:	4b1a      	ldr	r3, [pc, #104]	@ (8004b7c <RCCEx_PLL3_Config+0x15c>)
 8004b12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b14:	4a19      	ldr	r2, [pc, #100]	@ (8004b7c <RCCEx_PLL3_Config+0x15c>)
 8004b16:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004b1a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004b1c:	e00f      	b.n	8004b3e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	2b01      	cmp	r3, #1
 8004b22:	d106      	bne.n	8004b32 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004b24:	4b15      	ldr	r3, [pc, #84]	@ (8004b7c <RCCEx_PLL3_Config+0x15c>)
 8004b26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b28:	4a14      	ldr	r2, [pc, #80]	@ (8004b7c <RCCEx_PLL3_Config+0x15c>)
 8004b2a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004b2e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004b30:	e005      	b.n	8004b3e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004b32:	4b12      	ldr	r3, [pc, #72]	@ (8004b7c <RCCEx_PLL3_Config+0x15c>)
 8004b34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b36:	4a11      	ldr	r2, [pc, #68]	@ (8004b7c <RCCEx_PLL3_Config+0x15c>)
 8004b38:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004b3c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004b3e:	4b0f      	ldr	r3, [pc, #60]	@ (8004b7c <RCCEx_PLL3_Config+0x15c>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4a0e      	ldr	r2, [pc, #56]	@ (8004b7c <RCCEx_PLL3_Config+0x15c>)
 8004b44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b48:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b4a:	f7fc fca5 	bl	8001498 <HAL_GetTick>
 8004b4e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004b50:	e008      	b.n	8004b64 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004b52:	f7fc fca1 	bl	8001498 <HAL_GetTick>
 8004b56:	4602      	mov	r2, r0
 8004b58:	68bb      	ldr	r3, [r7, #8]
 8004b5a:	1ad3      	subs	r3, r2, r3
 8004b5c:	2b02      	cmp	r3, #2
 8004b5e:	d901      	bls.n	8004b64 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004b60:	2303      	movs	r3, #3
 8004b62:	e006      	b.n	8004b72 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004b64:	4b05      	ldr	r3, [pc, #20]	@ (8004b7c <RCCEx_PLL3_Config+0x15c>)
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d0f0      	beq.n	8004b52 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004b70:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b72:	4618      	mov	r0, r3
 8004b74:	3710      	adds	r7, #16
 8004b76:	46bd      	mov	sp, r7
 8004b78:	bd80      	pop	{r7, pc}
 8004b7a:	bf00      	nop
 8004b7c:	58024400 	.word	0x58024400
 8004b80:	ffff0007 	.word	0xffff0007

08004b84 <memset>:
 8004b84:	4402      	add	r2, r0
 8004b86:	4603      	mov	r3, r0
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d100      	bne.n	8004b8e <memset+0xa>
 8004b8c:	4770      	bx	lr
 8004b8e:	f803 1b01 	strb.w	r1, [r3], #1
 8004b92:	e7f9      	b.n	8004b88 <memset+0x4>

08004b94 <__libc_init_array>:
 8004b94:	b570      	push	{r4, r5, r6, lr}
 8004b96:	4d0d      	ldr	r5, [pc, #52]	@ (8004bcc <__libc_init_array+0x38>)
 8004b98:	4c0d      	ldr	r4, [pc, #52]	@ (8004bd0 <__libc_init_array+0x3c>)
 8004b9a:	1b64      	subs	r4, r4, r5
 8004b9c:	10a4      	asrs	r4, r4, #2
 8004b9e:	2600      	movs	r6, #0
 8004ba0:	42a6      	cmp	r6, r4
 8004ba2:	d109      	bne.n	8004bb8 <__libc_init_array+0x24>
 8004ba4:	4d0b      	ldr	r5, [pc, #44]	@ (8004bd4 <__libc_init_array+0x40>)
 8004ba6:	4c0c      	ldr	r4, [pc, #48]	@ (8004bd8 <__libc_init_array+0x44>)
 8004ba8:	f000 f818 	bl	8004bdc <_init>
 8004bac:	1b64      	subs	r4, r4, r5
 8004bae:	10a4      	asrs	r4, r4, #2
 8004bb0:	2600      	movs	r6, #0
 8004bb2:	42a6      	cmp	r6, r4
 8004bb4:	d105      	bne.n	8004bc2 <__libc_init_array+0x2e>
 8004bb6:	bd70      	pop	{r4, r5, r6, pc}
 8004bb8:	f855 3b04 	ldr.w	r3, [r5], #4
 8004bbc:	4798      	blx	r3
 8004bbe:	3601      	adds	r6, #1
 8004bc0:	e7ee      	b.n	8004ba0 <__libc_init_array+0xc>
 8004bc2:	f855 3b04 	ldr.w	r3, [r5], #4
 8004bc6:	4798      	blx	r3
 8004bc8:	3601      	adds	r6, #1
 8004bca:	e7f2      	b.n	8004bb2 <__libc_init_array+0x1e>
 8004bcc:	08004c0c 	.word	0x08004c0c
 8004bd0:	08004c0c 	.word	0x08004c0c
 8004bd4:	08004c0c 	.word	0x08004c0c
 8004bd8:	08004c10 	.word	0x08004c10

08004bdc <_init>:
 8004bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bde:	bf00      	nop
 8004be0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004be2:	bc08      	pop	{r3}
 8004be4:	469e      	mov	lr, r3
 8004be6:	4770      	bx	lr

08004be8 <_fini>:
 8004be8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bea:	bf00      	nop
 8004bec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bee:	bc08      	pop	{r3}
 8004bf0:	469e      	mov	lr, r3
 8004bf2:	4770      	bx	lr
