Analysis & Synthesis report for caminocompleto
Mon Jun  5 11:02:12 2017
Quartus II 32-bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |caminocompleto|I2C_AV_Config:AV_Config|mSetup_ST
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Parameter Settings for User Entity Instance: microc:micro1|registro:jr
 18. Parameter Settings for User Entity Instance: microc:micro1|mux2:mux10jr
 19. Parameter Settings for User Entity Instance: microc:micro1|registro:pc
 20. Parameter Settings for User Entity Instance: microc:micro1|mux2:mux10pc
 21. Parameter Settings for User Entity Instance: microc:micro1|mux2:mux10sum
 22. Parameter Settings for User Entity Instance: microc:micro1|mux2:mux8alu
 23. Parameter Settings for User Entity Instance: microc:micro1|mux4:mux8sent
 24. Parameter Settings for User Entity Instance: microc:micro1|mux2:mux8inm
 25. Parameter Settings for User Entity Instance: microc:micro1|mux2:mux8sal
 26. Parameter Settings for User Entity Instance: microc:micro1|registroCE:sal1
 27. Parameter Settings for User Entity Instance: microc:micro1|registroCE:sal2
 28. Parameter Settings for User Entity Instance: microc:micro1|registroCE:sal3
 29. Parameter Settings for User Entity Instance: microc:micro1|registroCE:sal4
 30. Parameter Settings for User Entity Instance: Aud_PLL:pll|altpll:altpll_component
 31. Parameter Settings for User Entity Instance: I2C_AV_Config:AV_Config
 32. Parameter Settings for User Entity Instance: audio_codec:AC
 33. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 34. Parameter Settings for Inferred Entity Instance: audio_codec:AC|lpm_divide:Div0
 35. Parameter Settings for Inferred Entity Instance: audio_codec:AC|lpm_divide:Div1
 36. altpll Parameter Settings by Entity Instance
 37. Port Connectivity Checks: "audio_codec:AC"
 38. Port Connectivity Checks: "I2C_AV_Config:AV_Config|I2C_Controller:u0"
 39. Port Connectivity Checks: "Aud_PLL:pll"
 40. Port Connectivity Checks: "microc:micro1|mux2:mux10sum"
 41. Port Connectivity Checks: "microc:micro1"
 42. SignalTap II Logic Analyzer Settings
 43. Elapsed Time Per Partition
 44. Connections to In-System Debugging Instance "auto_signaltap_0"
 45. Analysis & Synthesis Messages
 46. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jun  5 11:02:12 2017         ;
; Quartus II 32-bit Version          ; 12.1 Build 243 01/31/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; caminocompleto                                ;
; Top-level Entity Name              ; caminocompleto                                ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 4,279                                         ;
;     Total combinational functions  ; 2,574                                         ;
;     Dedicated logic registers      ; 2,434                                         ;
; Total registers                    ; 2434                                          ;
; Total pins                         ; 128                                           ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 154,624                                       ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 1                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; caminocompleto     ; caminocompleto     ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                     ; Library ;
+---------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------+
; sin_table2.v                                                                    ; yes             ; User Verilog HDL File        ; /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table2.v                ;         ;
; switch.v                                                                        ; yes             ; User Verilog HDL File        ; /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/switch.v                    ;         ;
; sin_table.v                                                                     ; yes             ; User Verilog HDL File        ; /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/sin_table.v                 ;         ;
; audio_codec.v                                                                   ; yes             ; User Verilog HDL File        ; /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v               ;         ;
; I2C_Controller.v                                                                ; yes             ; User Verilog HDL File        ; /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/I2C_Controller.v            ;         ;
; I2C_AV_Config.v                                                                 ; yes             ; User Verilog HDL File        ; /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/I2C_AV_Config.v             ;         ;
; alu.v                                                                           ; yes             ; User Verilog HDL File        ; /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/alu.v                       ;         ;
; caminocompleto.v                                                                ; yes             ; User Verilog HDL File        ; /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v            ;         ;
; componentes.v                                                                   ; yes             ; User Verilog HDL File        ; /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/componentes.v               ;         ;
; memprog.v                                                                       ; yes             ; User Verilog HDL File        ; /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/memprog.v                   ;         ;
; microc.v                                                                        ; yes             ; User Verilog HDL File        ; /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/microc.v                    ;         ;
; uc.v                                                                            ; yes             ; User Verilog HDL File        ; /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/uc.v                        ;         ;
; Aud_PLL.v                                                                       ; yes             ; User Wizard-Generated File   ; /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/Aud_PLL.v                   ;         ;
; progfile.dat                                                                    ; yes             ; Auto-Found Unspecified File  ; /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/progfile.dat                ;         ;
; altpll.tdf                                                                      ; yes             ; Megafunction                 ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf                   ;         ;
; aglobal121.inc                                                                  ; yes             ; Megafunction                 ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/aglobal121.inc               ;         ;
; stratix_pll.inc                                                                 ; yes             ; Megafunction                 ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/stratix_pll.inc              ;         ;
; stratixii_pll.inc                                                               ; yes             ; Megafunction                 ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/stratixii_pll.inc            ;         ;
; cycloneii_pll.inc                                                               ; yes             ; Megafunction                 ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/cycloneii_pll.inc            ;         ;
; sld_signaltap.vhd                                                               ; yes             ; Megafunction                 ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd                                                          ; yes             ; Encrypted Megafunction       ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd                                                             ; yes             ; Encrypted Megafunction       ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                                                                ; yes             ; Megafunction                 ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                                                                ; yes             ; Megafunction                 ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                                                                      ; yes             ; Megafunction                 ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; sld_mbpmg.vhd                                                                   ; yes             ; Encrypted Megafunction       ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd                                                    ; yes             ; Encrypted Megafunction       ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd                                                          ; yes             ; Encrypted Megafunction       ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                                                                  ; yes             ; Megafunction                 ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc                                                           ; yes             ; Megafunction                 ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                                                                     ; yes             ; Megafunction                 ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                                                                  ; yes             ; Megafunction                 ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                                                                   ; yes             ; Megafunction                 ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                                                                      ; yes             ; Megafunction                 ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                                                                      ; yes             ; Megafunction                 ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                                                                    ; yes             ; Megafunction                 ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_hv14.tdf                                                          ; yes             ; Auto-Generated Megafunction  ; /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/altsyncram_hv14.tdf      ;         ;
; db/altsyncram_pjq1.tdf                                                          ; yes             ; Auto-Generated Megafunction  ; /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/altsyncram_pjq1.tdf      ;         ;
; altdpram.tdf                                                                    ; yes             ; Megafunction                 ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                                                                    ; yes             ; Megafunction                 ; /opt/altera/12.1sp1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                                                                     ; yes             ; Megafunction                 ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc                                                             ; yes             ; Megafunction                 ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                                                                  ; yes             ; Megafunction                 ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                                                                     ; yes             ; Megafunction                 ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                                                                      ; yes             ; Megafunction                 ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                                                                    ; yes             ; Megafunction                 ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                                                                    ; yes             ; Megafunction                 ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_7oc.tdf                                                                  ; yes             ; Auto-Generated Megafunction  ; /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/mux_7oc.tdf              ;         ;
; lpm_decode.tdf                                                                  ; yes             ; Megafunction                 ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                                                                      ; yes             ; Megafunction                 ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                                                                 ; yes             ; Megafunction                 ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_rqf.tdf                                                               ; yes             ; Auto-Generated Megafunction  ; /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/decode_rqf.tdf           ;         ;
; lpm_counter.tdf                                                                 ; yes             ; Megafunction                 ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                                                                 ; yes             ; Megafunction                 ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                                                                    ; yes             ; Megafunction                 ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                                                                 ; yes             ; Megafunction                 ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc                                                         ; yes             ; Megafunction                 ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_idi.tdf                                                                 ; yes             ; Auto-Generated Megafunction  ; /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/cntr_idi.tdf             ;         ;
; db/cmpr_ccc.tdf                                                                 ; yes             ; Auto-Generated Megafunction  ; /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/cmpr_ccc.tdf             ;         ;
; db/cntr_m4j.tdf                                                                 ; yes             ; Auto-Generated Megafunction  ; /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/cntr_m4j.tdf             ;         ;
; db/cntr_qbi.tdf                                                                 ; yes             ; Auto-Generated Megafunction  ; /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/cntr_qbi.tdf             ;         ;
; db/cmpr_9cc.tdf                                                                 ; yes             ; Auto-Generated Megafunction  ; /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/cmpr_9cc.tdf             ;         ;
; db/cntr_gui.tdf                                                                 ; yes             ; Auto-Generated Megafunction  ; /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/cntr_gui.tdf             ;         ;
; db/cmpr_5cc.tdf                                                                 ; yes             ; Auto-Generated Megafunction  ; /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/cmpr_5cc.tdf             ;         ;
; sld_rom_sr.vhd                                                                  ; yes             ; Encrypted Megafunction       ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                                                                     ; yes             ; Encrypted Megafunction       ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                                                                ; yes             ; Encrypted Megafunction       ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
; lpm_divide.tdf                                                                  ; yes             ; Megafunction                 ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/lpm_divide.tdf               ;         ;
; abs_divider.inc                                                                 ; yes             ; Megafunction                 ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/abs_divider.inc              ;         ;
; sign_div_unsign.inc                                                             ; yes             ; Megafunction                 ; /opt/altera/12.1sp1/quartus/libraries/megafunctions/sign_div_unsign.inc          ;         ;
; db/lpm_divide_0gm.tdf                                                           ; yes             ; Auto-Generated Megafunction  ; /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/lpm_divide_0gm.tdf       ;         ;
; db/sign_div_unsign_anh.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/sign_div_unsign_anh.tdf  ;         ;
; db/alt_u_div_m5f.tdf                                                            ; yes             ; Auto-Generated Megafunction  ; /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/alt_u_div_m5f.tdf        ;         ;
; db/add_sub_lkc.tdf                                                              ; yes             ; Auto-Generated Megafunction  ; /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/add_sub_lkc.tdf          ;         ;
; db/add_sub_mkc.tdf                                                              ; yes             ; Auto-Generated Megafunction  ; /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/add_sub_mkc.tdf          ;         ;
; /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/lpm_divide_4gm.tdf      ; yes             ; Auto-Generated Megafunction  ; /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/lpm_divide_4gm.tdf       ;         ;
; /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/sign_div_unsign_enh.tdf ; yes             ; Auto-Generated Megafunction  ; /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/sign_div_unsign_enh.tdf  ;         ;
; /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/alt_u_div_u5f.tdf       ; yes             ; Auto-Generated Megafunction  ; /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/alt_u_div_u5f.tdf        ;         ;
+---------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 4,279  ;
;                                             ;        ;
; Total combinational functions               ; 2574   ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 1239   ;
;     -- 3 input functions                    ; 901    ;
;     -- <=2 input functions                  ; 434    ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 2042   ;
;     -- arithmetic mode                      ; 532    ;
;                                             ;        ;
; Total registers                             ; 2434   ;
;     -- Dedicated logic registers            ; 2434   ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 128    ;
; Total memory bits                           ; 154624 ;
; Embedded Multiplier 9-bit elements          ; 0      ;
; Total PLLs                                  ; 1      ;
;     -- PLLs                                 ; 1      ;
;                                             ;        ;
; Maximum fan-out                             ; 1662   ;
; Total fan-out                               ; 18996  ;
; Average fan-out                             ; 3.59   ;
+---------------------------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |caminocompleto                                                                                         ; 2574 (2)          ; 2434 (0)     ; 154624      ; 0            ; 0       ; 0         ; 128  ; 0            ; |caminocompleto                                                                                                                                                                                                                                                                                                                                       ;              ;
;    |Aud_PLL:pll|                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|Aud_PLL:pll                                                                                                                                                                                                                                                                                                                           ;              ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|Aud_PLL:pll|altpll:altpll_component                                                                                                                                                                                                                                                                                                   ;              ;
;    |I2C_AV_Config:AV_Config|                                                                            ; 87 (45)           ; 58 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|I2C_AV_Config:AV_Config                                                                                                                                                                                                                                                                                                               ;              ;
;       |I2C_Controller:u0|                                                                               ; 42 (42)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|I2C_AV_Config:AV_Config|I2C_Controller:u0                                                                                                                                                                                                                                                                                             ;              ;
;    |audio_codec:AC|                                                                                     ; 1055 (116)        ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|audio_codec:AC                                                                                                                                                                                                                                                                                                                        ;              ;
;       |lpm_divide:Div0|                                                                                 ; 402 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|audio_codec:AC|lpm_divide:Div0                                                                                                                                                                                                                                                                                                        ;              ;
;          |lpm_divide_0gm:auto_generated|                                                                ; 402 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|audio_codec:AC|lpm_divide:Div0|lpm_divide_0gm:auto_generated                                                                                                                                                                                                                                                                          ;              ;
;             |sign_div_unsign_anh:divider|                                                               ; 402 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|audio_codec:AC|lpm_divide:Div0|lpm_divide_0gm:auto_generated|sign_div_unsign_anh:divider                                                                                                                                                                                                                                              ;              ;
;                |alt_u_div_m5f:divider|                                                                  ; 402 (402)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|audio_codec:AC|lpm_divide:Div0|lpm_divide_0gm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_m5f:divider                                                                                                                                                                                                                        ;              ;
;       |lpm_divide:Div1|                                                                                 ; 469 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|audio_codec:AC|lpm_divide:Div1                                                                                                                                                                                                                                                                                                        ;              ;
;          |lpm_divide_0gm:auto_generated|                                                                ; 469 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|audio_codec:AC|lpm_divide:Div1|lpm_divide_0gm:auto_generated                                                                                                                                                                                                                                                                          ;              ;
;             |sign_div_unsign_anh:divider|                                                               ; 469 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|audio_codec:AC|lpm_divide:Div1|lpm_divide_0gm:auto_generated|sign_div_unsign_anh:divider                                                                                                                                                                                                                                              ;              ;
;                |alt_u_div_m5f:divider|                                                                  ; 469 (469)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|audio_codec:AC|lpm_divide:Div1|lpm_divide_0gm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_m5f:divider                                                                                                                                                                                                                        ;              ;
;       |sin_table2:S1table|                                                                              ; 35 (35)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|audio_codec:AC|sin_table2:S1table                                                                                                                                                                                                                                                                                                     ;              ;
;       |sin_table:Stable|                                                                                ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|audio_codec:AC|sin_table:Stable                                                                                                                                                                                                                                                                                                       ;              ;
;    |microc:micro1|                                                                                      ; 487 (10)          ; 148 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|microc:micro1                                                                                                                                                                                                                                                                                                                         ;              ;
;       |alu:alu8|                                                                                        ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|microc:micro1|alu:alu8                                                                                                                                                                                                                                                                                                                ;              ;
;       |dec2:dec8ssal|                                                                                   ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|microc:micro1|dec2:dec8ssal                                                                                                                                                                                                                                                                                                           ;              ;
;       |memprog:meminst|                                                                                 ; 68 (68)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|microc:micro1|memprog:meminst                                                                                                                                                                                                                                                                                                         ;              ;
;       |mux2:mux10pc|                                                                                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|microc:micro1|mux2:mux10pc                                                                                                                                                                                                                                                                                                            ;              ;
;       |mux2:mux10sum|                                                                                   ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|microc:micro1|mux2:mux10sum                                                                                                                                                                                                                                                                                                           ;              ;
;       |mux2:mux8alu|                                                                                    ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|microc:micro1|mux2:mux8alu                                                                                                                                                                                                                                                                                                            ;              ;
;       |mux2:mux8sal|                                                                                    ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|microc:micro1|mux2:mux8sal                                                                                                                                                                                                                                                                                                            ;              ;
;       |regfile:banreg|                                                                                  ; 263 (263)         ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|microc:micro1|regfile:banreg                                                                                                                                                                                                                                                                                                          ;              ;
;       |registro:jr|                                                                                     ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|microc:micro1|registro:jr                                                                                                                                                                                                                                                                                                             ;              ;
;       |registro:pc|                                                                                     ; 9 (9)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|microc:micro1|registro:pc                                                                                                                                                                                                                                                                                                             ;              ;
;       |registroCE:sal1|                                                                                 ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|microc:micro1|registroCE:sal1                                                                                                                                                                                                                                                                                                         ;              ;
;       |registroCE:sal2|                                                                                 ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|microc:micro1|registroCE:sal2                                                                                                                                                                                                                                                                                                         ;              ;
;       |registroCE:sal3|                                                                                 ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|microc:micro1|registroCE:sal3                                                                                                                                                                                                                                                                                                         ;              ;
;       |registroCE:sal4|                                                                                 ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|microc:micro1|registroCE:sal4                                                                                                                                                                                                                                                                                                         ;              ;
;       |sum:pc1|                                                                                         ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|microc:micro1|sum:pc1                                                                                                                                                                                                                                                                                                                 ;              ;
;    |sld_hub:auto_hub|                                                                                   ; 142 (1)           ; 94 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                      ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 141 (103)         ; 94 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                         ;              ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                 ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                               ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 750 (1)           ; 2084 (302)   ; 154624      ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                        ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 749 (0)           ; 1782 (0)     ; 154624      ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ;              ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 749 (20)          ; 1782 (636)   ; 154624      ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ;              ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 23 (0)            ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ;              ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ;              ;
;                   |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                              ;              ;
;                |lpm_mux:mux|                                                                            ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                ;              ;
;                   |mux_7oc:auto_generated|                                                              ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_7oc:auto_generated                                                                                                                         ;              ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 154624      ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ;              ;
;                |altsyncram_hv14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 154624      ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated                                                                                                                                            ;              ;
;                   |altsyncram_pjq1:altsyncram1|                                                         ; 0 (0)             ; 0 (0)        ; 154624      ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|altsyncram_pjq1:altsyncram1                                                                                                                ;              ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ;              ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ;              ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 81 (81)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ;              ;
;             |sld_ela_control:ela_control|                                                               ; 355 (1)           ; 771 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ;              ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 302 (0)           ; 755 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ;              ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 453 (453)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ;              ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 302 (0)           ; 302 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ;              ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 52 (52)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ;              ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ;              ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 236 (13)          ; 217 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ;              ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ;              ;
;                   |cntr_idi:auto_generated|                                                             ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_idi:auto_generated                                                        ;              ;
;                |lpm_counter:read_pointer_counter|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ;              ;
;                   |cntr_m4j:auto_generated|                                                             ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated                                                                                 ;              ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ;              ;
;                   |cntr_qbi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_qbi:auto_generated                                                                       ;              ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ;              ;
;                   |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                          ;              ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ;              ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 151 (151)         ; 151 (151)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ;              ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ;              ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 17 (17)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ;              ;
;    |switch:sw|                                                                                          ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|switch:sw                                                                                                                                                                                                                                                                                                                             ;              ;
;    |uc:uc1|                                                                                             ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caminocompleto|uc:uc1                                                                                                                                                                                                                                                                                                                                ;              ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                              ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|altsyncram_pjq1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 1024         ; 151          ; 1024         ; 151          ; 154624 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+-----------------------------+----------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance             ; IP Include File                                                ;
+--------+--------------+---------+--------------+--------------+-----------------------------+----------------------------------------------------------------+
; Altera ; ALTPLL       ; 12.1    ; N/A          ; N/A          ; |caminocompleto|Aud_PLL:pll ; /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/Aud_PLL.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------+----------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |caminocompleto|I2C_AV_Config:AV_Config|mSetup_ST ;
+--------------+--------------+--------------+----------------------+
; Name         ; mSetup_ST.00 ; mSetup_ST.10 ; mSetup_ST.01         ;
+--------------+--------------+--------------+----------------------+
; mSetup_ST.00 ; 0            ; 0            ; 0                    ;
; mSetup_ST.01 ; 1            ; 0            ; 1                    ;
; mSetup_ST.10 ; 1            ; 1            ; 0                    ;
+--------------+--------------+--------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                  ;
+-----------------------------------------------------+---------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                   ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------------------+------------------------+
; microc:micro1|registroCE:sal1|q[0]                  ; microc:micro1|registroCE:sal1|always0 ; yes                    ;
; microc:micro1|registroCE:sal1|q[1]                  ; microc:micro1|registroCE:sal1|always0 ; yes                    ;
; microc:micro1|registroCE:sal1|q[2]                  ; microc:micro1|registroCE:sal1|always0 ; yes                    ;
; microc:micro1|registroCE:sal1|q[3]                  ; microc:micro1|registroCE:sal1|always0 ; yes                    ;
; microc:micro1|registroCE:sal1|q[4]                  ; microc:micro1|registroCE:sal1|always0 ; yes                    ;
; microc:micro1|registroCE:sal1|q[5]                  ; microc:micro1|registroCE:sal1|always0 ; yes                    ;
; microc:micro1|registroCE:sal1|q[6]                  ; microc:micro1|registroCE:sal1|always0 ; yes                    ;
; microc:micro1|registroCE:sal1|q[7]                  ; microc:micro1|registroCE:sal1|always0 ; yes                    ;
; microc:micro1|registroCE:sal2|q[0]                  ; microc:micro1|registroCE:sal2|always0 ; yes                    ;
; microc:micro1|registroCE:sal2|q[1]                  ; microc:micro1|registroCE:sal2|always0 ; yes                    ;
; microc:micro1|registroCE:sal2|q[2]                  ; microc:micro1|registroCE:sal2|always0 ; yes                    ;
; microc:micro1|registroCE:sal2|q[3]                  ; microc:micro1|registroCE:sal2|always0 ; yes                    ;
; microc:micro1|registroCE:sal2|q[4]                  ; microc:micro1|registroCE:sal2|always0 ; yes                    ;
; microc:micro1|registroCE:sal2|q[5]                  ; microc:micro1|registroCE:sal2|always0 ; yes                    ;
; microc:micro1|registroCE:sal2|q[6]                  ; microc:micro1|registroCE:sal2|always0 ; yes                    ;
; microc:micro1|registroCE:sal2|q[7]                  ; microc:micro1|registroCE:sal2|always0 ; yes                    ;
; microc:micro1|registroCE:sal3|q[0]                  ; microc:micro1|registroCE:sal3|always0 ; yes                    ;
; microc:micro1|registroCE:sal3|q[1]                  ; microc:micro1|registroCE:sal3|always0 ; yes                    ;
; microc:micro1|registroCE:sal3|q[2]                  ; microc:micro1|registroCE:sal3|always0 ; yes                    ;
; microc:micro1|registroCE:sal3|q[3]                  ; microc:micro1|registroCE:sal3|always0 ; yes                    ;
; microc:micro1|registroCE:sal3|q[4]                  ; microc:micro1|registroCE:sal3|always0 ; yes                    ;
; microc:micro1|registroCE:sal3|q[5]                  ; microc:micro1|registroCE:sal3|always0 ; yes                    ;
; microc:micro1|registroCE:sal3|q[6]                  ; microc:micro1|registroCE:sal3|always0 ; yes                    ;
; microc:micro1|registroCE:sal3|q[7]                  ; microc:micro1|registroCE:sal3|always0 ; yes                    ;
; microc:micro1|registroCE:sal4|q[0]                  ; microc:micro1|registroCE:sal4|always0 ; yes                    ;
; microc:micro1|registroCE:sal4|q[1]                  ; microc:micro1|registroCE:sal4|always0 ; yes                    ;
; microc:micro1|registroCE:sal4|q[2]                  ; microc:micro1|registroCE:sal4|always0 ; yes                    ;
; microc:micro1|registroCE:sal4|q[3]                  ; microc:micro1|registroCE:sal4|always0 ; yes                    ;
; microc:micro1|registroCE:sal4|q[4]                  ; microc:micro1|registroCE:sal4|always0 ; yes                    ;
; microc:micro1|registroCE:sal4|q[5]                  ; microc:micro1|registroCE:sal4|always0 ; yes                    ;
; microc:micro1|registroCE:sal4|q[6]                  ; microc:micro1|registroCE:sal4|always0 ; yes                    ;
; microc:micro1|registroCE:sal4|q[7]                  ; microc:micro1|registroCE:sal4|always0 ; yes                    ;
; uc:uc1|rz                                           ; microc:micro1|memprog:meminst|mem     ; yes                    ;
; microc:micro1|RegJr[0]                              ; uc:uc1|c_jr                           ; yes                    ;
; microc:micro1|RegJr[1]                              ; uc:uc1|c_jr                           ; yes                    ;
; microc:micro1|RegJr[2]                              ; uc:uc1|c_jr                           ; yes                    ;
; microc:micro1|RegJr[3]                              ; uc:uc1|c_jr                           ; yes                    ;
; microc:micro1|RegJr[4]                              ; uc:uc1|c_jr                           ; yes                    ;
; microc:micro1|RegJr[5]                              ; uc:uc1|c_jr                           ; yes                    ;
; microc:micro1|RegJr[6]                              ; uc:uc1|c_jr                           ; yes                    ;
; microc:micro1|RegJr[7]                              ; uc:uc1|c_jr                           ; yes                    ;
; microc:micro1|RegJr[8]                              ; uc:uc1|c_jr                           ; yes                    ;
; microc:micro1|RegJr[9]                              ; uc:uc1|c_jr                           ; yes                    ;
; Number of user-specified and inferred latches = 43  ;                                       ;                        ;
+-----------------------------------------------------+---------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                   ;
+--------------------------------------------------------+-------------------------------------------------------------+
; Register name                                          ; Reason for Removal                                          ;
+--------------------------------------------------------+-------------------------------------------------------------+
; I2C_AV_Config:AV_Config|mI2C_DATA[22,23]               ; Stuck at GND due to stuck port data_in                      ;
; I2C_AV_Config:AV_Config|mI2C_DATA[20,21]               ; Stuck at VCC due to stuck port data_in                      ;
; I2C_AV_Config:AV_Config|mI2C_DATA[19]                  ; Stuck at GND due to stuck port data_in                      ;
; I2C_AV_Config:AV_Config|mI2C_DATA[18]                  ; Stuck at VCC due to stuck port data_in                      ;
; I2C_AV_Config:AV_Config|mI2C_DATA[8,13..17]            ; Stuck at GND due to stuck port data_in                      ;
; I2C_AV_Config:AV_Config|I2C_Controller:u0|SD[22,23]    ; Stuck at GND due to stuck port data_in                      ;
; I2C_AV_Config:AV_Config|I2C_Controller:u0|SD[20,21]    ; Stuck at VCC due to stuck port data_in                      ;
; I2C_AV_Config:AV_Config|I2C_Controller:u0|SD[19]       ; Stuck at GND due to stuck port data_in                      ;
; I2C_AV_Config:AV_Config|I2C_Controller:u0|SD[18]       ; Stuck at VCC due to stuck port data_in                      ;
; I2C_AV_Config:AV_Config|I2C_Controller:u0|SD[8,13..17] ; Stuck at GND due to stuck port data_in                      ;
; I2C_AV_Config:AV_Config|mI2C_DATA[6]                   ; Merged with I2C_AV_Config:AV_Config|mI2C_DATA[5]            ;
; I2C_AV_Config:AV_Config|mI2C_DATA[4]                   ; Merged with I2C_AV_Config:AV_Config|mI2C_DATA[3]            ;
; I2C_AV_Config:AV_Config|I2C_Controller:u0|SD[6]        ; Merged with I2C_AV_Config:AV_Config|I2C_Controller:u0|SD[5] ;
; I2C_AV_Config:AV_Config|I2C_Controller:u0|SD[4]        ; Merged with I2C_AV_Config:AV_Config|I2C_Controller:u0|SD[3] ;
; audio_codec:AC|BCK_DIV[3]                              ; Stuck at GND due to stuck port data_in                      ;
; Total Number of Removed Registers = 29                 ;                                                             ;
+--------------------------------------------------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                          ;
+---------------------------------------+---------------------------+--------------------------------------------------+
; Register name                         ; Reason for Removal        ; Registers Removed due to This Register           ;
+---------------------------------------+---------------------------+--------------------------------------------------+
; I2C_AV_Config:AV_Config|mI2C_DATA[23] ; Stuck at GND              ; I2C_AV_Config:AV_Config|I2C_Controller:u0|SD[23] ;
;                                       ; due to stuck port data_in ;                                                  ;
; I2C_AV_Config:AV_Config|mI2C_DATA[22] ; Stuck at GND              ; I2C_AV_Config:AV_Config|I2C_Controller:u0|SD[22] ;
;                                       ; due to stuck port data_in ;                                                  ;
; I2C_AV_Config:AV_Config|mI2C_DATA[21] ; Stuck at VCC              ; I2C_AV_Config:AV_Config|I2C_Controller:u0|SD[21] ;
;                                       ; due to stuck port data_in ;                                                  ;
; I2C_AV_Config:AV_Config|mI2C_DATA[20] ; Stuck at VCC              ; I2C_AV_Config:AV_Config|I2C_Controller:u0|SD[20] ;
;                                       ; due to stuck port data_in ;                                                  ;
; I2C_AV_Config:AV_Config|mI2C_DATA[19] ; Stuck at GND              ; I2C_AV_Config:AV_Config|I2C_Controller:u0|SD[19] ;
;                                       ; due to stuck port data_in ;                                                  ;
; I2C_AV_Config:AV_Config|mI2C_DATA[18] ; Stuck at VCC              ; I2C_AV_Config:AV_Config|I2C_Controller:u0|SD[18] ;
;                                       ; due to stuck port data_in ;                                                  ;
; I2C_AV_Config:AV_Config|mI2C_DATA[17] ; Stuck at GND              ; I2C_AV_Config:AV_Config|I2C_Controller:u0|SD[17] ;
;                                       ; due to stuck port data_in ;                                                  ;
; I2C_AV_Config:AV_Config|mI2C_DATA[16] ; Stuck at GND              ; I2C_AV_Config:AV_Config|I2C_Controller:u0|SD[16] ;
;                                       ; due to stuck port data_in ;                                                  ;
; I2C_AV_Config:AV_Config|mI2C_DATA[15] ; Stuck at GND              ; I2C_AV_Config:AV_Config|I2C_Controller:u0|SD[15] ;
;                                       ; due to stuck port data_in ;                                                  ;
; I2C_AV_Config:AV_Config|mI2C_DATA[14] ; Stuck at GND              ; I2C_AV_Config:AV_Config|I2C_Controller:u0|SD[14] ;
;                                       ; due to stuck port data_in ;                                                  ;
; I2C_AV_Config:AV_Config|mI2C_DATA[13] ; Stuck at GND              ; I2C_AV_Config:AV_Config|I2C_Controller:u0|SD[13] ;
;                                       ; due to stuck port data_in ;                                                  ;
; I2C_AV_Config:AV_Config|mI2C_DATA[8]  ; Stuck at GND              ; I2C_AV_Config:AV_Config|I2C_Controller:u0|SD[8]  ;
;                                       ; due to stuck port data_in ;                                                  ;
+---------------------------------------+---------------------------+--------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2434  ;
; Number of registers using Synchronous Clear  ; 57    ;
; Number of registers using Synchronous Load   ; 49    ;
; Number of registers using Asynchronous Clear ; 881   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 871   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; I2C_AV_Config:AV_Config|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                        ; 18      ;
; I2C_AV_Config:AV_Config|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                        ; 16      ;
; I2C_AV_Config:AV_Config|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                        ; 20      ;
; I2C_AV_Config:AV_Config|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                        ; 14      ;
; I2C_AV_Config:AV_Config|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                        ; 12      ;
; I2C_AV_Config:AV_Config|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                        ; 11      ;
; I2C_AV_Config:AV_Config|I2C_Controller:u0|SCLK                                                                                                                                 ; 2       ;
; I2C_AV_Config:AV_Config|I2C_Controller:u0|END                                                                                                                                  ; 5       ;
; I2C_AV_Config:AV_Config|I2C_Controller:u0|SDO                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 23                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |caminocompleto|microc:micro1|registro:pc|q[8]                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |caminocompleto|I2C_AV_Config:AV_Config|I2C_Controller:u0|SD_COUNTER[1]                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |caminocompleto|microc:micro1|mux2:mux8sal|y[7]                                                                       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |caminocompleto|microc:micro1|mux2:mux8alu|y[6]                                                                       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |caminocompleto|microc:micro1|mux2:mux8alu|y[0]                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |caminocompleto|microc:micro1|alu:alu8|Mux3                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |caminocompleto|microc:micro1|alu:alu8|Add0                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |caminocompleto|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |caminocompleto|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |caminocompleto|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |caminocompleto|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |caminocompleto|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |caminocompleto|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                    ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |caminocompleto|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |caminocompleto|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microc:micro1|registro:jr ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microc:micro1|mux2:mux10jr ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microc:micro1|registro:pc ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microc:micro1|mux2:mux10pc ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microc:micro1|mux2:mux10sum ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microc:micro1|mux2:mux8alu ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microc:micro1|mux4:mux8sent ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microc:micro1|mux2:mux8inm ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microc:micro1|mux2:mux8sal ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microc:micro1|registroCE:sal1 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microc:micro1|registroCE:sal2 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microc:micro1|registroCE:sal3 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microc:micro1|registroCE:sal4 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Aud_PLL:pll|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------+
; Parameter Name                ; Value                     ; Type                 ;
+-------------------------------+---------------------------+----------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped              ;
; PLL_TYPE                      ; AUTO                      ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Aud_PLL ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped              ;
; SCAN_CHAIN                    ; LONG                      ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped              ;
; LOCK_HIGH                     ; 1                         ; Untyped              ;
; LOCK_LOW                      ; 1                         ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Signed Integer       ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Signed Integer       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped              ;
; SKIP_VCO                      ; OFF                       ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped              ;
; BANDWIDTH                     ; 0                         ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped              ;
; DOWN_SPREAD                   ; 0                         ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 9                         ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK0_DIVIDE_BY                ; 25                        ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped              ;
; DPA_DIVIDER                   ; 0                         ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped              ;
; VCO_MIN                       ; 0                         ; Untyped              ;
; VCO_MAX                       ; 0                         ; Untyped              ;
; VCO_CENTER                    ; 0                         ; Untyped              ;
; PFD_MIN                       ; 0                         ; Untyped              ;
; PFD_MAX                       ; 0                         ; Untyped              ;
; M_INITIAL                     ; 0                         ; Untyped              ;
; M                             ; 0                         ; Untyped              ;
; N                             ; 1                         ; Untyped              ;
; M2                            ; 1                         ; Untyped              ;
; N2                            ; 1                         ; Untyped              ;
; SS                            ; 1                         ; Untyped              ;
; C0_HIGH                       ; 0                         ; Untyped              ;
; C1_HIGH                       ; 0                         ; Untyped              ;
; C2_HIGH                       ; 0                         ; Untyped              ;
; C3_HIGH                       ; 0                         ; Untyped              ;
; C4_HIGH                       ; 0                         ; Untyped              ;
; C5_HIGH                       ; 0                         ; Untyped              ;
; C6_HIGH                       ; 0                         ; Untyped              ;
; C7_HIGH                       ; 0                         ; Untyped              ;
; C8_HIGH                       ; 0                         ; Untyped              ;
; C9_HIGH                       ; 0                         ; Untyped              ;
; C0_LOW                        ; 0                         ; Untyped              ;
; C1_LOW                        ; 0                         ; Untyped              ;
; C2_LOW                        ; 0                         ; Untyped              ;
; C3_LOW                        ; 0                         ; Untyped              ;
; C4_LOW                        ; 0                         ; Untyped              ;
; C5_LOW                        ; 0                         ; Untyped              ;
; C6_LOW                        ; 0                         ; Untyped              ;
; C7_LOW                        ; 0                         ; Untyped              ;
; C8_LOW                        ; 0                         ; Untyped              ;
; C9_LOW                        ; 0                         ; Untyped              ;
; C0_INITIAL                    ; 0                         ; Untyped              ;
; C1_INITIAL                    ; 0                         ; Untyped              ;
; C2_INITIAL                    ; 0                         ; Untyped              ;
; C3_INITIAL                    ; 0                         ; Untyped              ;
; C4_INITIAL                    ; 0                         ; Untyped              ;
; C5_INITIAL                    ; 0                         ; Untyped              ;
; C6_INITIAL                    ; 0                         ; Untyped              ;
; C7_INITIAL                    ; 0                         ; Untyped              ;
; C8_INITIAL                    ; 0                         ; Untyped              ;
; C9_INITIAL                    ; 0                         ; Untyped              ;
; C0_MODE                       ; BYPASS                    ; Untyped              ;
; C1_MODE                       ; BYPASS                    ; Untyped              ;
; C2_MODE                       ; BYPASS                    ; Untyped              ;
; C3_MODE                       ; BYPASS                    ; Untyped              ;
; C4_MODE                       ; BYPASS                    ; Untyped              ;
; C5_MODE                       ; BYPASS                    ; Untyped              ;
; C6_MODE                       ; BYPASS                    ; Untyped              ;
; C7_MODE                       ; BYPASS                    ; Untyped              ;
; C8_MODE                       ; BYPASS                    ; Untyped              ;
; C9_MODE                       ; BYPASS                    ; Untyped              ;
; C0_PH                         ; 0                         ; Untyped              ;
; C1_PH                         ; 0                         ; Untyped              ;
; C2_PH                         ; 0                         ; Untyped              ;
; C3_PH                         ; 0                         ; Untyped              ;
; C4_PH                         ; 0                         ; Untyped              ;
; C5_PH                         ; 0                         ; Untyped              ;
; C6_PH                         ; 0                         ; Untyped              ;
; C7_PH                         ; 0                         ; Untyped              ;
; C8_PH                         ; 0                         ; Untyped              ;
; C9_PH                         ; 0                         ; Untyped              ;
; L0_HIGH                       ; 1                         ; Untyped              ;
; L1_HIGH                       ; 1                         ; Untyped              ;
; G0_HIGH                       ; 1                         ; Untyped              ;
; G1_HIGH                       ; 1                         ; Untyped              ;
; G2_HIGH                       ; 1                         ; Untyped              ;
; G3_HIGH                       ; 1                         ; Untyped              ;
; E0_HIGH                       ; 1                         ; Untyped              ;
; E1_HIGH                       ; 1                         ; Untyped              ;
; E2_HIGH                       ; 1                         ; Untyped              ;
; E3_HIGH                       ; 1                         ; Untyped              ;
; L0_LOW                        ; 1                         ; Untyped              ;
; L1_LOW                        ; 1                         ; Untyped              ;
; G0_LOW                        ; 1                         ; Untyped              ;
; G1_LOW                        ; 1                         ; Untyped              ;
; G2_LOW                        ; 1                         ; Untyped              ;
; G3_LOW                        ; 1                         ; Untyped              ;
; E0_LOW                        ; 1                         ; Untyped              ;
; E1_LOW                        ; 1                         ; Untyped              ;
; E2_LOW                        ; 1                         ; Untyped              ;
; E3_LOW                        ; 1                         ; Untyped              ;
; L0_INITIAL                    ; 1                         ; Untyped              ;
; L1_INITIAL                    ; 1                         ; Untyped              ;
; G0_INITIAL                    ; 1                         ; Untyped              ;
; G1_INITIAL                    ; 1                         ; Untyped              ;
; G2_INITIAL                    ; 1                         ; Untyped              ;
; G3_INITIAL                    ; 1                         ; Untyped              ;
; E0_INITIAL                    ; 1                         ; Untyped              ;
; E1_INITIAL                    ; 1                         ; Untyped              ;
; E2_INITIAL                    ; 1                         ; Untyped              ;
; E3_INITIAL                    ; 1                         ; Untyped              ;
; L0_MODE                       ; BYPASS                    ; Untyped              ;
; L1_MODE                       ; BYPASS                    ; Untyped              ;
; G0_MODE                       ; BYPASS                    ; Untyped              ;
; G1_MODE                       ; BYPASS                    ; Untyped              ;
; G2_MODE                       ; BYPASS                    ; Untyped              ;
; G3_MODE                       ; BYPASS                    ; Untyped              ;
; E0_MODE                       ; BYPASS                    ; Untyped              ;
; E1_MODE                       ; BYPASS                    ; Untyped              ;
; E2_MODE                       ; BYPASS                    ; Untyped              ;
; E3_MODE                       ; BYPASS                    ; Untyped              ;
; L0_PH                         ; 0                         ; Untyped              ;
; L1_PH                         ; 0                         ; Untyped              ;
; G0_PH                         ; 0                         ; Untyped              ;
; G1_PH                         ; 0                         ; Untyped              ;
; G2_PH                         ; 0                         ; Untyped              ;
; G3_PH                         ; 0                         ; Untyped              ;
; E0_PH                         ; 0                         ; Untyped              ;
; E1_PH                         ; 0                         ; Untyped              ;
; E2_PH                         ; 0                         ; Untyped              ;
; E3_PH                         ; 0                         ; Untyped              ;
; M_PH                          ; 0                         ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped              ;
; CLK0_COUNTER                  ; G0                        ; Untyped              ;
; CLK1_COUNTER                  ; G0                        ; Untyped              ;
; CLK2_COUNTER                  ; G0                        ; Untyped              ;
; CLK3_COUNTER                  ; G0                        ; Untyped              ;
; CLK4_COUNTER                  ; G0                        ; Untyped              ;
; CLK5_COUNTER                  ; G0                        ; Untyped              ;
; CLK6_COUNTER                  ; E0                        ; Untyped              ;
; CLK7_COUNTER                  ; E1                        ; Untyped              ;
; CLK8_COUNTER                  ; E2                        ; Untyped              ;
; CLK9_COUNTER                  ; E3                        ; Untyped              ;
; L0_TIME_DELAY                 ; 0                         ; Untyped              ;
; L1_TIME_DELAY                 ; 0                         ; Untyped              ;
; G0_TIME_DELAY                 ; 0                         ; Untyped              ;
; G1_TIME_DELAY                 ; 0                         ; Untyped              ;
; G2_TIME_DELAY                 ; 0                         ; Untyped              ;
; G3_TIME_DELAY                 ; 0                         ; Untyped              ;
; E0_TIME_DELAY                 ; 0                         ; Untyped              ;
; E1_TIME_DELAY                 ; 0                         ; Untyped              ;
; E2_TIME_DELAY                 ; 0                         ; Untyped              ;
; E3_TIME_DELAY                 ; 0                         ; Untyped              ;
; M_TIME_DELAY                  ; 0                         ; Untyped              ;
; N_TIME_DELAY                  ; 0                         ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped              ;
; ENABLE0_COUNTER               ; L0                        ; Untyped              ;
; ENABLE1_COUNTER               ; L0                        ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped              ;
; LOOP_FILTER_C                 ; 5                         ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped              ;
; VCO_POST_SCALE                ; 0                         ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped              ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped              ;
; M_TEST_SOURCE                 ; 5                         ; Untyped              ;
; C0_TEST_SOURCE                ; 5                         ; Untyped              ;
; C1_TEST_SOURCE                ; 5                         ; Untyped              ;
; C2_TEST_SOURCE                ; 5                         ; Untyped              ;
; C3_TEST_SOURCE                ; 5                         ; Untyped              ;
; C4_TEST_SOURCE                ; 5                         ; Untyped              ;
; C5_TEST_SOURCE                ; 5                         ; Untyped              ;
; C6_TEST_SOURCE                ; 5                         ; Untyped              ;
; C7_TEST_SOURCE                ; 5                         ; Untyped              ;
; C8_TEST_SOURCE                ; 5                         ; Untyped              ;
; C9_TEST_SOURCE                ; 5                         ; Untyped              ;
; CBXI_PARAMETER                ; NOTHING                   ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped              ;
; WIDTH_CLOCK                   ; 6                         ; Untyped              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone II                ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE       ;
+-------------------------------+---------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_AV_Config:AV_Config ;
+----------------+----------+------------------------------------------+
; Parameter Name ; Value    ; Type                                     ;
+----------------+----------+------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                           ;
; I2C_Freq       ; 20000    ; Signed Integer                           ;
; LUT_SIZE       ; 12       ; Signed Integer                           ;
; Dummy_DATA     ; 0        ; Signed Integer                           ;
; REG_REST       ; 1        ; Signed Integer                           ;
; SET_LIN_L      ; 2        ; Signed Integer                           ;
; SET_LIN_R      ; 3        ; Signed Integer                           ;
; SET_HEAD_L     ; 4        ; Signed Integer                           ;
; SET_HEAD_R     ; 5        ; Signed Integer                           ;
; A_PATH_CTRL    ; 6        ; Signed Integer                           ;
; D_PATH_CTRL    ; 7        ; Signed Integer                           ;
; POWER_ON       ; 8        ; Signed Integer                           ;
; SET_FORMAT     ; 9        ; Signed Integer                           ;
; SAMPLE_CTRL    ; 10       ; Signed Integer                           ;
; SET_ACTIVE     ; 11       ; Signed Integer                           ;
+----------------+----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:AC ;
+-----------------+----------+--------------------------------+
; Parameter Name  ; Value    ; Type                           ;
+-----------------+----------+--------------------------------+
; REF_CLK         ; 18432000 ; Signed Integer                 ;
; DATA_WIDTH      ; 16       ; Signed Integer                 ;
; SAMPLE_RATE     ; 48000    ; Signed Integer                 ;
; CHANNEL_NUM     ; 2        ; Signed Integer                 ;
; SIN_SAMPLE_DATA ; 48       ; Signed Integer                 ;
; SIN_SANPLE      ; 0        ; Signed Integer                 ;
+-----------------+----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_data_bits                                   ; 151                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_bits                                ; 151                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_node_crc_hiword                             ; 56066                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_node_crc_loword                             ; 46048                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; sld_inversion_mask_length                       ; 477                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: audio_codec:AC|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 25             ; Untyped                               ;
; LPM_WIDTHD             ; 22             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_0gm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: audio_codec:AC|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 25             ; Untyped                               ;
; LPM_WIDTHD             ; 22             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_0gm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                        ;
+-------------------------------+-------------------------------------+
; Name                          ; Value                               ;
+-------------------------------+-------------------------------------+
; Number of entity instances    ; 1                                   ;
; Entity Instance               ; Aud_PLL:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                              ;
;     -- PLL_TYPE               ; AUTO                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                   ;
+-------------------------------+-------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "audio_codec:AC"    ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; iSrc_Select ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_AV_Config:AV_Config|I2C_Controller:u0"                                                                                                         ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Aud_PLL:pll"                                                                                               ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "microc:micro1|mux2:mux10sum" ;
+----------+-------+----------+---------------------------+
; Port     ; Type  ; Severity ; Details                   ;
+----------+-------+----------+---------------------------+
; d0[9..1] ; Input ; Info     ; Stuck at GND              ;
; d0[0]    ; Input ; Info     ; Stuck at VCC              ;
+----------+-------+----------+---------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "microc:micro1"     ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; EntS2[7..4] ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 151                 ; 151              ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:15     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                  ;
+-------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------+---------+
; Name                                ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                              ; Details ;
+-------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------+---------+
; EntS2[0]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EntS2[0]                                       ; N/A     ;
; EntS2[0]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EntS2[0]                                       ; N/A     ;
; EntS2[1]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EntS2[1]                                       ; N/A     ;
; EntS2[1]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EntS2[1]                                       ; N/A     ;
; EntS2[2]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EntS2[2]                                       ; N/A     ;
; EntS2[2]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EntS2[2]                                       ; N/A     ;
; EntS2[3]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EntS2[3]                                       ; N/A     ;
; EntS2[3]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EntS2[3]                                       ; N/A     ;
; HEX0[0]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~VCC                                           ; N/A     ;
; HEX0[0]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~VCC                                           ; N/A     ;
; HEX0[1]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~VCC                                           ; N/A     ;
; HEX0[1]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~VCC                                           ; N/A     ;
; HEX0[2]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~VCC                                           ; N/A     ;
; HEX0[2]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~VCC                                           ; N/A     ;
; HEX0[3]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~VCC                                           ; N/A     ;
; HEX0[3]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~VCC                                           ; N/A     ;
; HEX0[4]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~VCC                                           ; N/A     ;
; HEX0[4]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~VCC                                           ; N/A     ;
; HEX0[5]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~VCC                                           ; N/A     ;
; HEX0[5]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~VCC                                           ; N/A     ;
; HEX0[6]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                           ; N/A     ;
; HEX0[6]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                           ; N/A     ;
; HEX1[0]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[0]             ; N/A     ;
; HEX1[0]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[0]             ; N/A     ;
; HEX1[1]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[1]             ; N/A     ;
; HEX1[1]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[1]             ; N/A     ;
; HEX1[2]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[2]             ; N/A     ;
; HEX1[2]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[2]             ; N/A     ;
; HEX1[3]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[3]             ; N/A     ;
; HEX1[3]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[3]             ; N/A     ;
; HEX1[4]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[4]             ; N/A     ;
; HEX1[4]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[4]             ; N/A     ;
; HEX1[5]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[5]             ; N/A     ;
; HEX1[5]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[5]             ; N/A     ;
; HEX1[6]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[6]             ; N/A     ;
; HEX1[6]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[6]             ; N/A     ;
; HEX2[0]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[0]             ; N/A     ;
; HEX2[0]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[0]             ; N/A     ;
; HEX2[1]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[1]             ; N/A     ;
; HEX2[1]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[1]             ; N/A     ;
; HEX2[2]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[2]             ; N/A     ;
; HEX2[2]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[2]             ; N/A     ;
; HEX2[3]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[3]             ; N/A     ;
; HEX2[3]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[3]             ; N/A     ;
; HEX2[4]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[4]             ; N/A     ;
; HEX2[4]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[4]             ; N/A     ;
; HEX2[5]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[5]             ; N/A     ;
; HEX2[5]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[5]             ; N/A     ;
; HEX2[6]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[6]             ; N/A     ;
; HEX2[6]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[6]             ; N/A     ;
; HEX3[0]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~VCC                                           ; N/A     ;
; HEX3[0]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~VCC                                           ; N/A     ;
; HEX3[1]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~VCC                                           ; N/A     ;
; HEX3[1]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~VCC                                           ; N/A     ;
; HEX3[2]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~VCC                                           ; N/A     ;
; HEX3[2]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~VCC                                           ; N/A     ;
; HEX3[3]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~VCC                                           ; N/A     ;
; HEX3[3]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~VCC                                           ; N/A     ;
; HEX3[4]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~VCC                                           ; N/A     ;
; HEX3[4]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~VCC                                           ; N/A     ;
; HEX3[5]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~VCC                                           ; N/A     ;
; HEX3[5]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~VCC                                           ; N/A     ;
; HEX3[6]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                           ; N/A     ;
; HEX3[6]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                           ; N/A     ;
; SalPC[0]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registro:pc|q[0]                 ; N/A     ;
; SalPC[0]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registro:pc|q[0]                 ; N/A     ;
; SalPC[1]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registro:pc|q[1]                 ; N/A     ;
; SalPC[1]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registro:pc|q[1]                 ; N/A     ;
; SalPC[2]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registro:pc|q[2]                 ; N/A     ;
; SalPC[2]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registro:pc|q[2]                 ; N/A     ;
; SalPC[3]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registro:pc|q[3]                 ; N/A     ;
; SalPC[3]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registro:pc|q[3]                 ; N/A     ;
; SalPC[4]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registro:pc|q[4]                 ; N/A     ;
; SalPC[4]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registro:pc|q[4]                 ; N/A     ;
; SalPC[5]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registro:pc|q[5]                 ; N/A     ;
; SalPC[5]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registro:pc|q[5]                 ; N/A     ;
; SalPC[6]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registro:pc|q[6]                 ; N/A     ;
; SalPC[6]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registro:pc|q[6]                 ; N/A     ;
; SalPC[7]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registro:pc|q[7]                 ; N/A     ;
; SalPC[7]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registro:pc|q[7]                 ; N/A     ;
; SalPC[8]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registro:pc|q[8]                 ; N/A     ;
; SalPC[8]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registro:pc|q[8]                 ; N/A     ;
; SalPC[9]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registro:pc|q[9]                 ; N/A     ;
; SalPC[9]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registro:pc|q[9]                 ; N/A     ;
; clk                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk                                            ; N/A     ;
; microc:micro1|ESal1[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[0]             ; N/A     ;
; microc:micro1|ESal1[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[0]             ; N/A     ;
; microc:micro1|ESal1[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[1]             ; N/A     ;
; microc:micro1|ESal1[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[1]             ; N/A     ;
; microc:micro1|ESal1[2]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[2]             ; N/A     ;
; microc:micro1|ESal1[2]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[2]             ; N/A     ;
; microc:micro1|ESal1[3]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[3]             ; N/A     ;
; microc:micro1|ESal1[3]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[3]             ; N/A     ;
; microc:micro1|ESal1[4]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[4]             ; N/A     ;
; microc:micro1|ESal1[4]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[4]             ; N/A     ;
; microc:micro1|ESal1[5]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[5]             ; N/A     ;
; microc:micro1|ESal1[5]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[5]             ; N/A     ;
; microc:micro1|ESal1[6]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[6]             ; N/A     ;
; microc:micro1|ESal1[6]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[6]             ; N/A     ;
; microc:micro1|ESal1[7]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[7]             ; N/A     ;
; microc:micro1|ESal1[7]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[7]             ; N/A     ;
; microc:micro1|ESal2[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[0]             ; N/A     ;
; microc:micro1|ESal2[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[0]             ; N/A     ;
; microc:micro1|ESal2[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[1]             ; N/A     ;
; microc:micro1|ESal2[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[1]             ; N/A     ;
; microc:micro1|ESal2[2]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[2]             ; N/A     ;
; microc:micro1|ESal2[2]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[2]             ; N/A     ;
; microc:micro1|ESal2[3]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[3]             ; N/A     ;
; microc:micro1|ESal2[3]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[3]             ; N/A     ;
; microc:micro1|ESal2[4]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[4]             ; N/A     ;
; microc:micro1|ESal2[4]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[4]             ; N/A     ;
; microc:micro1|ESal2[5]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[5]             ; N/A     ;
; microc:micro1|ESal2[5]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[5]             ; N/A     ;
; microc:micro1|ESal2[6]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[6]             ; N/A     ;
; microc:micro1|ESal2[6]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[6]             ; N/A     ;
; microc:micro1|ESal2[7]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[7]             ; N/A     ;
; microc:micro1|ESal2[7]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[7]             ; N/A     ;
; microc:micro1|SalI                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uc:uc1|SalI                                    ; N/A     ;
; microc:micro1|SalI                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uc:uc1|SalI                                    ; N/A     ;
; microc:micro1|SalR                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uc:uc1|SalR                                    ; N/A     ;
; microc:micro1|SalR                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uc:uc1|SalR                                    ; N/A     ;
; microc:micro1|dec2:dec8ssal|enable  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uc:uc1|SalR~3                                  ; N/A     ;
; microc:micro1|dec2:dec8ssal|enable  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uc:uc1|SalR~3                                  ; N/A     ;
; microc:micro1|dec2:dec8ssal|s[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|memprog:meminst|mem~25           ; N/A     ;
; microc:micro1|dec2:dec8ssal|s[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|memprog:meminst|mem~25           ; N/A     ;
; microc:micro1|dec2:dec8ssal|s[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|dec2:dec8ssal|y2~0               ; N/A     ;
; microc:micro1|dec2:dec8ssal|s[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|dec2:dec8ssal|y2~0               ; N/A     ;
; microc:micro1|dec2:dec8ssal|y0      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|dec2:dec8ssal|y0~0               ; N/A     ;
; microc:micro1|dec2:dec8ssal|y0      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|dec2:dec8ssal|y0~0               ; N/A     ;
; microc:micro1|dec2:dec8ssal|y1      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|dec2:dec8ssal|y1~0               ; N/A     ;
; microc:micro1|dec2:dec8ssal|y1      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|dec2:dec8ssal|y1~0               ; N/A     ;
; microc:micro1|dec2:dec8ssal|y2      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|dec2:dec8ssal|y2~1               ; N/A     ;
; microc:micro1|dec2:dec8ssal|y2      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|dec2:dec8ssal|y2~1               ; N/A     ;
; microc:micro1|dec2:dec8ssal|y3      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|dec2:dec8ssal|y3~0               ; N/A     ;
; microc:micro1|dec2:dec8ssal|y3      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|dec2:dec8ssal|y3~0               ; N/A     ;
; microc:micro1|regfile:banreg|ra1[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|memprog:meminst|mem~34           ; N/A     ;
; microc:micro1|regfile:banreg|ra1[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|memprog:meminst|mem~34           ; N/A     ;
; microc:micro1|regfile:banreg|ra1[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|memprog:meminst|mem~35           ; N/A     ;
; microc:micro1|regfile:banreg|ra1[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|memprog:meminst|mem~35           ; N/A     ;
; microc:micro1|regfile:banreg|ra1[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|memprog:meminst|mem~17_wirecell  ; N/A     ;
; microc:micro1|regfile:banreg|ra1[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|memprog:meminst|mem~17_wirecell  ; N/A     ;
; microc:micro1|regfile:banreg|ra1[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|memprog:meminst|mem~19_wirecell  ; N/A     ;
; microc:micro1|regfile:banreg|ra1[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|memprog:meminst|mem~19_wirecell  ; N/A     ;
; microc:micro1|regfile:banreg|ra2[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|memprog:meminst|mem~40           ; N/A     ;
; microc:micro1|regfile:banreg|ra2[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|memprog:meminst|mem~40           ; N/A     ;
; microc:micro1|regfile:banreg|ra2[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|memprog:meminst|mem~45           ; N/A     ;
; microc:micro1|regfile:banreg|ra2[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|memprog:meminst|mem~45           ; N/A     ;
; microc:micro1|regfile:banreg|ra2[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|memprog:meminst|mem~49           ; N/A     ;
; microc:micro1|regfile:banreg|ra2[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|memprog:meminst|mem~49           ; N/A     ;
; microc:micro1|regfile:banreg|ra2[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|memprog:meminst|mem~52           ; N/A     ;
; microc:micro1|regfile:banreg|ra2[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|memprog:meminst|mem~52           ; N/A     ;
; microc:micro1|regfile:banreg|rd1[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|regfile:banreg|rd1[0]~0          ; N/A     ;
; microc:micro1|regfile:banreg|rd1[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|regfile:banreg|rd1[0]~0          ; N/A     ;
; microc:micro1|regfile:banreg|rd1[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|regfile:banreg|rd1[1]~1_wirecell ; N/A     ;
; microc:micro1|regfile:banreg|rd1[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|regfile:banreg|rd1[1]~1_wirecell ; N/A     ;
; microc:micro1|regfile:banreg|rd1[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|regfile:banreg|rd1[2]~2_wirecell ; N/A     ;
; microc:micro1|regfile:banreg|rd1[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|regfile:banreg|rd1[2]~2_wirecell ; N/A     ;
; microc:micro1|regfile:banreg|rd1[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|regfile:banreg|rd1[3]~3_wirecell ; N/A     ;
; microc:micro1|regfile:banreg|rd1[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|regfile:banreg|rd1[3]~3_wirecell ; N/A     ;
; microc:micro1|regfile:banreg|rd1[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|regfile:banreg|rd1[4]~4_wirecell ; N/A     ;
; microc:micro1|regfile:banreg|rd1[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|regfile:banreg|rd1[4]~4_wirecell ; N/A     ;
; microc:micro1|regfile:banreg|rd1[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|regfile:banreg|rd1[5]~5_wirecell ; N/A     ;
; microc:micro1|regfile:banreg|rd1[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|regfile:banreg|rd1[5]~5_wirecell ; N/A     ;
; microc:micro1|regfile:banreg|rd1[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|regfile:banreg|rd1[6]~6_wirecell ; N/A     ;
; microc:micro1|regfile:banreg|rd1[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|regfile:banreg|rd1[6]~6_wirecell ; N/A     ;
; microc:micro1|regfile:banreg|rd1[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|regfile:banreg|rd1[7]~7_wirecell ; N/A     ;
; microc:micro1|regfile:banreg|rd1[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|regfile:banreg|rd1[7]~7_wirecell ; N/A     ;
; microc:micro1|regfile:banreg|rd2[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|regfile:banreg|rd2[0]~0_wirecell ; N/A     ;
; microc:micro1|regfile:banreg|rd2[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|regfile:banreg|rd2[0]~0_wirecell ; N/A     ;
; microc:micro1|regfile:banreg|rd2[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|regfile:banreg|rd2[1]~1_wirecell ; N/A     ;
; microc:micro1|regfile:banreg|rd2[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|regfile:banreg|rd2[1]~1_wirecell ; N/A     ;
; microc:micro1|regfile:banreg|rd2[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|regfile:banreg|rd2[2]~2_wirecell ; N/A     ;
; microc:micro1|regfile:banreg|rd2[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|regfile:banreg|rd2[2]~2_wirecell ; N/A     ;
; microc:micro1|regfile:banreg|rd2[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|regfile:banreg|rd2[3]~3_wirecell ; N/A     ;
; microc:micro1|regfile:banreg|rd2[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|regfile:banreg|rd2[3]~3_wirecell ; N/A     ;
; microc:micro1|regfile:banreg|rd2[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|regfile:banreg|rd2[4]~4_wirecell ; N/A     ;
; microc:micro1|regfile:banreg|rd2[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|regfile:banreg|rd2[4]~4_wirecell ; N/A     ;
; microc:micro1|regfile:banreg|rd2[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|regfile:banreg|rd2[5]~5_wirecell ; N/A     ;
; microc:micro1|regfile:banreg|rd2[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|regfile:banreg|rd2[5]~5_wirecell ; N/A     ;
; microc:micro1|regfile:banreg|rd2[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|regfile:banreg|rd2[6]~6_wirecell ; N/A     ;
; microc:micro1|regfile:banreg|rd2[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|regfile:banreg|rd2[6]~6_wirecell ; N/A     ;
; microc:micro1|regfile:banreg|rd2[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|regfile:banreg|rd2[7]~7_wirecell ; N/A     ;
; microc:micro1|regfile:banreg|rd2[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|regfile:banreg|rd2[7]~7_wirecell ; N/A     ;
; microc:micro1|regfile:banreg|wa3[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|memprog:meminst|mem~25           ; N/A     ;
; microc:micro1|regfile:banreg|wa3[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|memprog:meminst|mem~25           ; N/A     ;
; microc:micro1|regfile:banreg|wa3[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|dec2:dec8ssal|y2~0               ; N/A     ;
; microc:micro1|regfile:banreg|wa3[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|dec2:dec8ssal|y2~0               ; N/A     ;
; microc:micro1|regfile:banreg|wa3[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|memprog:meminst|mem~57           ; N/A     ;
; microc:micro1|regfile:banreg|wa3[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|memprog:meminst|mem~57           ; N/A     ;
; microc:micro1|regfile:banreg|wa3[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|memprog:meminst|mem~62           ; N/A     ;
; microc:micro1|regfile:banreg|wa3[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|memprog:meminst|mem~62           ; N/A     ;
; microc:micro1|regfile:banreg|wd3[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8alu|y[0]~4              ; N/A     ;
; microc:micro1|regfile:banreg|wd3[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8alu|y[0]~4              ; N/A     ;
; microc:micro1|regfile:banreg|wd3[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8alu|y[1]~9              ; N/A     ;
; microc:micro1|regfile:banreg|wd3[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8alu|y[1]~9              ; N/A     ;
; microc:micro1|regfile:banreg|wd3[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8alu|y[2]~14             ; N/A     ;
; microc:micro1|regfile:banreg|wd3[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8alu|y[2]~14             ; N/A     ;
; microc:micro1|regfile:banreg|wd3[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8alu|y[3]~19             ; N/A     ;
; microc:micro1|regfile:banreg|wd3[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8alu|y[3]~19             ; N/A     ;
; microc:micro1|regfile:banreg|wd3[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8alu|y[4]~23             ; N/A     ;
; microc:micro1|regfile:banreg|wd3[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8alu|y[4]~23             ; N/A     ;
; microc:micro1|regfile:banreg|wd3[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8alu|y[5]~27             ; N/A     ;
; microc:micro1|regfile:banreg|wd3[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8alu|y[5]~27             ; N/A     ;
; microc:micro1|regfile:banreg|wd3[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8alu|y[6]~31             ; N/A     ;
; microc:micro1|regfile:banreg|wd3[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8alu|y[6]~31             ; N/A     ;
; microc:micro1|regfile:banreg|wd3[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8alu|y[7]~35             ; N/A     ;
; microc:micro1|regfile:banreg|wd3[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8alu|y[7]~35             ; N/A     ;
; microc:micro1|registroCE:sal1|d[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8sal|y[0]~1              ; N/A     ;
; microc:micro1|registroCE:sal1|d[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8sal|y[0]~1              ; N/A     ;
; microc:micro1|registroCE:sal1|d[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8sal|y[1]~3              ; N/A     ;
; microc:micro1|registroCE:sal1|d[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8sal|y[1]~3              ; N/A     ;
; microc:micro1|registroCE:sal1|d[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8sal|y[2]~5              ; N/A     ;
; microc:micro1|registroCE:sal1|d[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8sal|y[2]~5              ; N/A     ;
; microc:micro1|registroCE:sal1|d[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8sal|y[3]~7              ; N/A     ;
; microc:micro1|registroCE:sal1|d[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8sal|y[3]~7              ; N/A     ;
; microc:micro1|registroCE:sal1|d[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8sal|y[4]~9              ; N/A     ;
; microc:micro1|registroCE:sal1|d[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8sal|y[4]~9              ; N/A     ;
; microc:micro1|registroCE:sal1|d[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8sal|y[5]~11             ; N/A     ;
; microc:micro1|registroCE:sal1|d[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8sal|y[5]~11             ; N/A     ;
; microc:micro1|registroCE:sal1|d[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8sal|y[6]~13             ; N/A     ;
; microc:micro1|registroCE:sal1|d[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8sal|y[6]~13             ; N/A     ;
; microc:micro1|registroCE:sal1|d[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8sal|y[7]~14             ; N/A     ;
; microc:micro1|registroCE:sal1|d[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8sal|y[7]~14             ; N/A     ;
; microc:micro1|registroCE:sal1|q[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[0]             ; N/A     ;
; microc:micro1|registroCE:sal1|q[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[0]             ; N/A     ;
; microc:micro1|registroCE:sal1|q[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[1]             ; N/A     ;
; microc:micro1|registroCE:sal1|q[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[1]             ; N/A     ;
; microc:micro1|registroCE:sal1|q[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[2]             ; N/A     ;
; microc:micro1|registroCE:sal1|q[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[2]             ; N/A     ;
; microc:micro1|registroCE:sal1|q[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[3]             ; N/A     ;
; microc:micro1|registroCE:sal1|q[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[3]             ; N/A     ;
; microc:micro1|registroCE:sal1|q[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[4]             ; N/A     ;
; microc:micro1|registroCE:sal1|q[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[4]             ; N/A     ;
; microc:micro1|registroCE:sal1|q[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[5]             ; N/A     ;
; microc:micro1|registroCE:sal1|q[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[5]             ; N/A     ;
; microc:micro1|registroCE:sal1|q[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[6]             ; N/A     ;
; microc:micro1|registroCE:sal1|q[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[6]             ; N/A     ;
; microc:micro1|registroCE:sal1|q[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[7]             ; N/A     ;
; microc:micro1|registroCE:sal1|q[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal1|q[7]             ; N/A     ;
; microc:micro1|registroCE:sal2|d[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8sal|y[0]~1              ; N/A     ;
; microc:micro1|registroCE:sal2|d[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8sal|y[0]~1              ; N/A     ;
; microc:micro1|registroCE:sal2|d[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8sal|y[1]~3              ; N/A     ;
; microc:micro1|registroCE:sal2|d[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8sal|y[1]~3              ; N/A     ;
; microc:micro1|registroCE:sal2|d[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8sal|y[2]~5              ; N/A     ;
; microc:micro1|registroCE:sal2|d[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8sal|y[2]~5              ; N/A     ;
; microc:micro1|registroCE:sal2|d[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8sal|y[3]~7              ; N/A     ;
; microc:micro1|registroCE:sal2|d[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8sal|y[3]~7              ; N/A     ;
; microc:micro1|registroCE:sal2|d[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8sal|y[4]~9              ; N/A     ;
; microc:micro1|registroCE:sal2|d[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8sal|y[4]~9              ; N/A     ;
; microc:micro1|registroCE:sal2|d[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8sal|y[5]~11             ; N/A     ;
; microc:micro1|registroCE:sal2|d[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8sal|y[5]~11             ; N/A     ;
; microc:micro1|registroCE:sal2|d[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8sal|y[6]~13             ; N/A     ;
; microc:micro1|registroCE:sal2|d[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8sal|y[6]~13             ; N/A     ;
; microc:micro1|registroCE:sal2|d[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8sal|y[7]~14             ; N/A     ;
; microc:micro1|registroCE:sal2|d[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|mux2:mux8sal|y[7]~14             ; N/A     ;
; microc:micro1|registroCE:sal2|q[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[0]             ; N/A     ;
; microc:micro1|registroCE:sal2|q[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[0]             ; N/A     ;
; microc:micro1|registroCE:sal2|q[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[1]             ; N/A     ;
; microc:micro1|registroCE:sal2|q[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[1]             ; N/A     ;
; microc:micro1|registroCE:sal2|q[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[2]             ; N/A     ;
; microc:micro1|registroCE:sal2|q[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[2]             ; N/A     ;
; microc:micro1|registroCE:sal2|q[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[3]             ; N/A     ;
; microc:micro1|registroCE:sal2|q[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[3]             ; N/A     ;
; microc:micro1|registroCE:sal2|q[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[4]             ; N/A     ;
; microc:micro1|registroCE:sal2|q[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[4]             ; N/A     ;
; microc:micro1|registroCE:sal2|q[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[5]             ; N/A     ;
; microc:micro1|registroCE:sal2|q[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[5]             ; N/A     ;
; microc:micro1|registroCE:sal2|q[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[6]             ; N/A     ;
; microc:micro1|registroCE:sal2|q[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[6]             ; N/A     ;
; microc:micro1|registroCE:sal2|q[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[7]             ; N/A     ;
; microc:micro1|registroCE:sal2|q[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; microc:micro1|registroCE:sal2|q[7]             ; N/A     ;
; switch:sw|sample_rate[0]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                            ; N/A     ;
; switch:sw|sample_rate[0]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                            ; N/A     ;
; switch:sw|sample_rate[10]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; switch:sw|WideOr0~1                            ; N/A     ;
; switch:sw|sample_rate[10]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; switch:sw|WideOr0~1                            ; N/A     ;
; switch:sw|sample_rate[11]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                            ; N/A     ;
; switch:sw|sample_rate[11]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                            ; N/A     ;
; switch:sw|sample_rate[12]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                            ; N/A     ;
; switch:sw|sample_rate[12]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                            ; N/A     ;
; switch:sw|sample_rate[13]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                            ; N/A     ;
; switch:sw|sample_rate[13]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                            ; N/A     ;
; switch:sw|sample_rate[14]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                            ; N/A     ;
; switch:sw|sample_rate[14]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                            ; N/A     ;
; switch:sw|sample_rate[15]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                            ; N/A     ;
; switch:sw|sample_rate[15]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                            ; N/A     ;
; switch:sw|sample_rate[1]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; switch:sw|WideOr2~1                            ; N/A     ;
; switch:sw|sample_rate[1]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; switch:sw|WideOr2~1                            ; N/A     ;
; switch:sw|sample_rate[2]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; switch:sw|WideOr0~1                            ; N/A     ;
; switch:sw|sample_rate[2]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; switch:sw|WideOr0~1                            ; N/A     ;
; switch:sw|sample_rate[3]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                            ; N/A     ;
; switch:sw|sample_rate[3]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                            ; N/A     ;
; switch:sw|sample_rate[4]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; switch:sw|WideOr1~1                            ; N/A     ;
; switch:sw|sample_rate[4]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; switch:sw|WideOr1~1                            ; N/A     ;
; switch:sw|sample_rate[5]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; switch:sw|sample_rate~1                        ; N/A     ;
; switch:sw|sample_rate[5]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; switch:sw|sample_rate~1                        ; N/A     ;
; switch:sw|sample_rate[6]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; switch:sw|sample_rate[6]~3                     ; N/A     ;
; switch:sw|sample_rate[6]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; switch:sw|sample_rate[6]~3                     ; N/A     ;
; switch:sw|sample_rate[7]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; switch:sw|sample_rate[7]~4                     ; N/A     ;
; switch:sw|sample_rate[7]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; switch:sw|sample_rate[7]~4                     ; N/A     ;
; switch:sw|sample_rate[8]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; switch:sw|sample_rate~1                        ; N/A     ;
; switch:sw|sample_rate[8]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; switch:sw|sample_rate~1                        ; N/A     ;
; switch:sw|sample_rate[9]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                            ; N/A     ;
; switch:sw|sample_rate[9]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                            ; N/A     ;
+-------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Jun  5 11:01:40 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto_libre -c caminocompleto
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file sin_table2.v
    Info (12023): Found entity 1: sin_table2
Info (12021): Found 1 design units, including 1 entities, in source file switch.v
    Info (12023): Found entity 1: switch
Info (12021): Found 1 design units, including 1 entities, in source file sin_table.v
    Info (12023): Found entity 1: sin_table
Info (12021): Found 1 design units, including 1 entities, in source file audio_codec.v
    Info (12023): Found entity 1: audio_codec
Warning (12019): Can't analyze file -- file SEG7_LUT_4.v is missing
Warning (12019): Can't analyze file -- file SEG7_LUT.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file I2C_Controller.v
    Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 1 design units, including 1 entities, in source file I2C_AV_Config.v
    Info (12023): Found entity 1: I2C_AV_Config
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file caminocompleto.v
    Info (12023): Found entity 1: caminocompleto
Info (12021): Found 1 design units, including 1 entities, in source file cc_tb.v
    Info (12023): Found entity 1: micro_tb
Info (12021): Found 7 design units, including 7 entities, in source file componentes.v
    Info (12023): Found entity 1: regfile
    Info (12023): Found entity 2: sum
    Info (12023): Found entity 3: registro
    Info (12023): Found entity 4: registroCE
    Info (12023): Found entity 5: mux2
    Info (12023): Found entity 6: mux4
    Info (12023): Found entity 7: dec2
Info (12021): Found 1 design units, including 1 entities, in source file memprog.v
    Info (12023): Found entity 1: memprog
Info (12021): Found 1 design units, including 1 entities, in source file microc.v
    Info (12023): Found entity 1: microc
Info (12021): Found 1 design units, including 1 entities, in source file uc.v
    Info (12023): Found entity 1: uc
Info (12021): Found 1 design units, including 1 entities, in source file Aud_PLL.v
    Info (12023): Found entity 1: Aud_PLL
Info (12127): Elaborating entity "caminocompleto" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at caminocompleto.v(9): truncated value with size 8 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at caminocompleto.v(10): truncated value with size 8 to match size of target (7)
Warning (10665): Bidirectional port "AUD_DACLRCK" at caminocompleto.v(1) has a one-way connection to bidirectional port "AUD_ADCLRCK"
Info (12128): Elaborating entity "microc" for hierarchy "microc:micro1"
Warning (10235): Verilog HDL Always Construct warning at microc.v(11): variable "c_jr" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at microc.v(12): variable "SalSum" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at microc.v(10): inferring latch(es) for variable "RegJr", which holds its previous value in one or more paths through the always construct
Warning (10235): Verilog HDL Always Construct warning at microc.v(32): variable "SalR2" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at microc.v(38): variable "SalMem" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (10041): Inferred latch for "RegJr[0]" at microc.v(11)
Info (10041): Inferred latch for "RegJr[1]" at microc.v(11)
Info (10041): Inferred latch for "RegJr[2]" at microc.v(11)
Info (10041): Inferred latch for "RegJr[3]" at microc.v(11)
Info (10041): Inferred latch for "RegJr[4]" at microc.v(11)
Info (10041): Inferred latch for "RegJr[5]" at microc.v(11)
Info (10041): Inferred latch for "RegJr[6]" at microc.v(11)
Info (10041): Inferred latch for "RegJr[7]" at microc.v(11)
Info (10041): Inferred latch for "RegJr[8]" at microc.v(11)
Info (10041): Inferred latch for "RegJr[9]" at microc.v(11)
Info (12128): Elaborating entity "registro" for hierarchy "microc:micro1|registro:jr"
Info (12128): Elaborating entity "mux2" for hierarchy "microc:micro1|mux2:mux10jr"
Info (12128): Elaborating entity "sum" for hierarchy "microc:micro1|sum:pc1"
Info (12128): Elaborating entity "memprog" for hierarchy "microc:micro1|memprog:meminst"
Warning (10850): Verilog HDL warning at memprog.v(11): number of words (38) in memory file does not match the number of elements in the address range [0:1023]
Warning (10030): Net "mem.data_a" at memprog.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem.waddr_a" at memprog.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem.we_a" at memprog.v(7) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "regfile" for hierarchy "microc:micro1|regfile:banreg"
Warning (10230): Verilog HDL assignment warning at componentes.v(18): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at componentes.v(19): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "mux2" for hierarchy "microc:micro1|mux2:mux8alu"
Info (12128): Elaborating entity "alu" for hierarchy "microc:micro1|alu:alu8"
Warning (10230): Verilog HDL assignment warning at alu.v(20): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "mux4" for hierarchy "microc:micro1|mux4:mux8sent"
Info (12128): Elaborating entity "registroCE" for hierarchy "microc:micro1|registroCE:sal1"
Warning (10235): Verilog HDL Always Construct warning at componentes.v(50): variable "d" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at componentes.v(45): inferring latch(es) for variable "q", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "q[0]" at componentes.v(45)
Info (10041): Inferred latch for "q[1]" at componentes.v(45)
Info (10041): Inferred latch for "q[2]" at componentes.v(45)
Info (10041): Inferred latch for "q[3]" at componentes.v(45)
Info (10041): Inferred latch for "q[4]" at componentes.v(45)
Info (10041): Inferred latch for "q[5]" at componentes.v(45)
Info (10041): Inferred latch for "q[6]" at componentes.v(45)
Info (10041): Inferred latch for "q[7]" at componentes.v(45)
Info (12128): Elaborating entity "dec2" for hierarchy "microc:micro1|dec2:dec8ssal"
Warning (10230): Verilog HDL assignment warning at componentes.v(75): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at componentes.v(76): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at componentes.v(77): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at componentes.v(78): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "uc" for hierarchy "uc:uc1"
Warning (10235): Verilog HDL Always Construct warning at uc.v(10): variable "s_inc" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at uc.v(8): inferring latch(es) for variable "rz", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at uc.v(13): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uc.v(14): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uc.v(15): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uc.v(17): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uc.v(18): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uc.v(19): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uc.v(20): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uc.v(21): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uc.v(22): truncated value with size 32 to match size of target (1)
Info (10041): Inferred latch for "rz" at uc.v(9)
Info (12128): Elaborating entity "Aud_PLL" for hierarchy "Aud_PLL:pll"
Info (12128): Elaborating entity "altpll" for hierarchy "Aud_PLL:pll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "Aud_PLL:pll|altpll:altpll_component"
Info (12133): Instantiated megafunction "Aud_PLL:pll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "9"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Aud_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "I2C_AV_Config" for hierarchy "I2C_AV_Config:AV_Config"
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(56): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(105): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_AV_Config:AV_Config|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "audio_codec" for hierarchy "audio_codec:AC"
Warning (10230): Verilog HDL assignment warning at audio_codec.v(56): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at audio_codec.v(82): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at audio_codec.v(90): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at audio_codec.v(98): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at audio_codec.v(105): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at audio_codec.v(112): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at audio_codec.v(130): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at audio_codec.v(133): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at audio_codec.v(152): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at audio_codec.v(155): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "sin_table" for hierarchy "audio_codec:AC|sin_table:Stable"
Warning (10230): Verilog HDL assignment warning at sin_table.v(38): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table.v(39): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table.v(40): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table.v(41): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table.v(42): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table.v(43): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table.v(44): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table.v(45): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table.v(46): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table.v(47): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table.v(48): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table.v(49): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table.v(50): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table.v(51): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table.v(52): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table.v(53): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table.v(54): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table.v(55): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table.v(56): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table.v(57): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table.v(58): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table.v(59): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table.v(60): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table.v(61): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table.v(62): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table.v(63): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table.v(64): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table.v(65): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table.v(66): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table.v(67): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table.v(68): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "sin_table2" for hierarchy "audio_codec:AC|sin_table2:S1table"
Warning (10230): Verilog HDL assignment warning at sin_table2.v(31): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table2.v(32): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table2.v(33): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table2.v(34): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table2.v(35): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table2.v(36): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table2.v(37): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table2.v(38): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table2.v(39): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table2.v(40): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table2.v(41): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table2.v(42): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table2.v(43): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table2.v(44): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table2.v(45): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table2.v(46): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table2.v(47): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table2.v(48): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table2.v(49): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table2.v(50): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table2.v(51): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table2.v(52): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sin_table2.v(53): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "switch" for hierarchy "switch:sw"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hv14.tdf
    Info (12023): Found entity 1: altsyncram_hv14
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pjq1.tdf
    Info (12023): Found entity 1: altsyncram_pjq1
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7oc.tdf
    Info (12023): Found entity 1: mux_7oc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_idi.tdf
    Info (12023): Found entity 1: cntr_idi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ccc.tdf
    Info (12023): Found entity 1: cmpr_ccc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m4j.tdf
    Info (12023): Found entity 1: cntr_m4j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qbi.tdf
    Info (12023): Found entity 1: cntr_qbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf
    Info (12023): Found entity 1: cmpr_9cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "microc:micro1|regfile:banreg|regb" is uninferred due to asynchronous read logic
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/Proyecto_libre.ram0_memprog_5f24dd89.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "audio_codec:AC|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "audio_codec:AC|Div1"
Info (12130): Elaborated megafunction instantiation "audio_codec:AC|lpm_divide:Div0"
Info (12133): Instantiated megafunction "audio_codec:AC|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "25"
    Info (12134): Parameter "LPM_WIDTHD" = "22"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0gm.tdf
    Info (12023): Found entity 1: lpm_divide_0gm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_m5f.tdf
    Info (12023): Found entity 1: alt_u_div_m5f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (12130): Elaborated megafunction instantiation "audio_codec:AC|lpm_divide:Div1"
Info (12133): Instantiated megafunction "audio_codec:AC|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "25"
    Info (12134): Parameter "LPM_WIDTHD" = "22"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_DACLRCK" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver.
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "I2C_SDAT" to the node "I2C_SDAT"
Info (13060): One or more bidirs are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "AUD_DACLRCK" is moved to its source
Warning (13012): Latch microc:micro1|registroCE:sal1|q[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal microc:micro1|registro:pc|q[9]
Warning (13012): Latch microc:micro1|registroCE:sal1|q[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal microc:micro1|registro:pc|q[9]
Warning (13012): Latch microc:micro1|registroCE:sal1|q[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal microc:micro1|registro:pc|q[9]
Warning (13012): Latch microc:micro1|registroCE:sal1|q[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal microc:micro1|registro:pc|q[9]
Warning (13012): Latch microc:micro1|registroCE:sal1|q[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal microc:micro1|registro:pc|q[9]
Warning (13012): Latch microc:micro1|registroCE:sal1|q[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal microc:micro1|registro:pc|q[9]
Warning (13012): Latch microc:micro1|registroCE:sal1|q[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal microc:micro1|registro:pc|q[9]
Warning (13012): Latch microc:micro1|registroCE:sal1|q[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal microc:micro1|registro:pc|q[9]
Warning (13012): Latch microc:micro1|registroCE:sal2|q[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal microc:micro1|registro:pc|q[9]
Warning (13012): Latch microc:micro1|registroCE:sal2|q[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal microc:micro1|registro:pc|q[9]
Warning (13012): Latch microc:micro1|registroCE:sal2|q[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal microc:micro1|registro:pc|q[9]
Warning (13012): Latch microc:micro1|registroCE:sal2|q[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal microc:micro1|registro:pc|q[9]
Warning (13012): Latch microc:micro1|registroCE:sal2|q[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal microc:micro1|registro:pc|q[9]
Warning (13012): Latch microc:micro1|registroCE:sal2|q[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal microc:micro1|registro:pc|q[9]
Warning (13012): Latch microc:micro1|registroCE:sal2|q[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal microc:micro1|registro:pc|q[9]
Warning (13012): Latch microc:micro1|registroCE:sal2|q[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal microc:micro1|registro:pc|q[9]
Warning (13012): Latch microc:micro1|registroCE:sal3|q[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal microc:micro1|registro:pc|q[9]
Warning (13012): Latch microc:micro1|registroCE:sal3|q[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal microc:micro1|registro:pc|q[9]
Warning (13012): Latch microc:micro1|registroCE:sal3|q[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal microc:micro1|registro:pc|q[9]
Warning (13012): Latch microc:micro1|registroCE:sal3|q[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal microc:micro1|registro:pc|q[9]
Warning (13012): Latch microc:micro1|registroCE:sal3|q[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal microc:micro1|registro:pc|q[9]
Warning (13012): Latch microc:micro1|registroCE:sal3|q[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal microc:micro1|registro:pc|q[9]
Warning (13012): Latch microc:micro1|registroCE:sal3|q[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal microc:micro1|registro:pc|q[9]
Warning (13012): Latch microc:micro1|registroCE:sal3|q[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal microc:micro1|registro:pc|q[9]
Warning (13012): Latch microc:micro1|registroCE:sal4|q[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal microc:micro1|registro:pc|q[9]
Warning (13012): Latch microc:micro1|registroCE:sal4|q[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal microc:micro1|registro:pc|q[9]
Warning (13012): Latch microc:micro1|registroCE:sal4|q[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal microc:micro1|registro:pc|q[9]
Warning (13012): Latch microc:micro1|registroCE:sal4|q[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal microc:micro1|registro:pc|q[9]
Warning (13012): Latch microc:micro1|registroCE:sal4|q[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal microc:micro1|registro:pc|q[9]
Warning (13012): Latch microc:micro1|registroCE:sal4|q[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal microc:micro1|registro:pc|q[9]
Warning (13012): Latch microc:micro1|registroCE:sal4|q[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal microc:micro1|registro:pc|q[9]
Warning (13012): Latch microc:micro1|registroCE:sal4|q[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal microc:micro1|registro:pc|q[9]
Warning (13012): Latch uc:uc1|rz has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal microc:micro1|registro:pc|q[9]
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AUD_ADCLRCK~synth"
    Warning (13010): Node "AUD_DACLRCK~synth"
    Warning (13010): Node "AUD_BCLK~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at VCC
    Warning (13410): Pin "HEX0[1]" is stuck at VCC
    Warning (13410): Pin "HEX0[2]" is stuck at VCC
    Warning (13410): Pin "HEX0[3]" is stuck at VCC
    Warning (13410): Pin "HEX0[4]" is stuck at VCC
    Warning (13410): Pin "HEX0[5]" is stuck at VCC
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at VCC
    Warning (13410): Pin "HEX3[1]" is stuck at VCC
    Warning (13410): Pin "HEX3[2]" is stuck at VCC
    Warning (13410): Pin "HEX3[3]" is stuck at VCC
    Warning (13410): Pin "HEX3[4]" is stuck at VCC
    Warning (13410): Pin "HEX3[5]" is stuck at VCC
    Warning (13410): Pin "HEX3[6]" is stuck at GND
    Warning (13410): Pin "sample_rate[0]" is stuck at GND
    Warning (13410): Pin "sample_rate[3]" is stuck at GND
    Warning (13410): Pin "sample_rate[9]" is stuck at GND
    Warning (13410): Pin "sample_rate[11]" is stuck at GND
    Warning (13410): Pin "sample_rate[12]" is stuck at GND
    Warning (13410): Pin "sample_rate[13]" is stuck at GND
    Warning (13410): Pin "sample_rate[14]" is stuck at GND
    Warning (13410): Pin "sample_rate[15]" is stuck at GND
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "audio_codec:AC|lpm_divide:Div0|lpm_divide_0gm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_m5f:divider|op_2~10"
    Info (17048): Logic cell "audio_codec:AC|lpm_divide:Div0|lpm_divide_0gm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_m5f:divider|op_3~12"
    Info (17048): Logic cell "audio_codec:AC|lpm_divide:Div0|lpm_divide_0gm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_m5f:divider|op_6~18"
    Info (17048): Logic cell "audio_codec:AC|lpm_divide:Div0|lpm_divide_0gm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_m5f:divider|op_8~22"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (144001): Generated suppressed messages file /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/output_files/caminocompleto.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 303 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 21 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "EntS2[4]"
    Warning (15610): No output dependent on input pin "EntS2[5]"
    Warning (15610): No output dependent on input pin "EntS2[6]"
    Warning (15610): No output dependent on input pin "EntS2[7]"
    Warning (15610): No output dependent on input pin "EntS3[0]"
    Warning (15610): No output dependent on input pin "EntS4[0]"
    Warning (15610): No output dependent on input pin "EntS3[1]"
    Warning (15610): No output dependent on input pin "EntS4[1]"
    Warning (15610): No output dependent on input pin "EntS3[2]"
    Warning (15610): No output dependent on input pin "EntS4[2]"
    Warning (15610): No output dependent on input pin "EntS3[3]"
    Warning (15610): No output dependent on input pin "EntS4[3]"
    Warning (15610): No output dependent on input pin "EntS3[4]"
    Warning (15610): No output dependent on input pin "EntS4[4]"
    Warning (15610): No output dependent on input pin "EntS3[5]"
    Warning (15610): No output dependent on input pin "EntS4[5]"
    Warning (15610): No output dependent on input pin "EntS3[6]"
    Warning (15610): No output dependent on input pin "EntS4[6]"
    Warning (15610): No output dependent on input pin "EntS3[7]"
    Warning (15610): No output dependent on input pin "EntS4[7]"
Info (21057): Implemented 4664 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 38 input pins
    Info (21059): Implemented 90 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 4379 logic cells
    Info (21064): Implemented 151 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 227 warnings
    Info: Peak virtual memory: 405 megabytes
    Info: Processing ended: Mon Jun  5 11:02:13 2017
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/output_files/caminocompleto.map.smsg.


