#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Tue Nov 27 23:16:34 2018
# Process ID: 5256
# Log file: D:/FPGA/shiyan_9/planAhead_run_1/planAhead.log
# Journal file: D:/FPGA/shiyan_9/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source D:/FPGA/shiyan_9/pa.fromNetlist.tcl
startgroup
set_property package_pin R1 [get_ports q]
endgroup
startgroup
set_property package_pin P2 [get_ports qb]
endgroup
set_property iostandard LVCMOS18 [get_ports [list qb]]
set_property iostandard LVCMOS18 [get_ports [list q]]
set_property iostandard LVCMOS18 [get_ports [list d]]
set_property iostandard LVCMOS18 [get_ports [list pre]]
set_property iostandard LVCMOS18 [get_ports [list clr]]
set_property iostandard LVCMOS18 [get_ports [list clk]]
startgroup
set_property package_pin V8 [get_ports clk]
endgroup
startgroup
set_property package_pin T3 [get_ports clr]
endgroup
startgroup
set_property package_pin U3 [get_ports d]
endgroup
startgroup
set_property package_pin T4 [get_ports pre]
endgroup
set_property pulltype PULLDOWN [get_ports [list clr]]
set_property pulltype PULLDOWN [get_ports [list d]]
set_property pulltype PULLDOWN [get_ports [list pre]]
save_constraints
