
---------- Begin Simulation Statistics ----------
final_tick                                41530863500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  78785                       # Simulator instruction rate (inst/s)
host_mem_usage                                 675128                       # Number of bytes of host memory used
host_op_rate                                   148412                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1269.29                       # Real time elapsed on the host
host_tick_rate                               32719885                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     188377356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.041531                       # Number of seconds simulated
sim_ticks                                 41530863500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 120256282                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 58221839                       # number of cc regfile writes
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     188377356                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.830617                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.830617                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   5535114                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3126665                       # number of floating regfile writes
system.cpu.idleCycles                           87976                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               509980                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 22204525                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.363681                       # Inst execution rate
system.cpu.iew.exec_refs                     39484862                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   15916362                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 5054587                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              23923850                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 61                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              6758                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             16232271                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           200283847                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              23568500                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1204739                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             196331422                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  49099                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3452033                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 403938                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3535953                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1166                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       378411                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         131569                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 219376874                       # num instructions consuming a value
system.cpu.iew.wb_count                     195855974                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.621949                       # average fanout of values written-back
system.cpu.iew.wb_producers                 136441164                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.357957                       # insts written-back per cycle
system.cpu.iew.wb_sent                      196054660                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                299209696                       # number of integer regfile reads
system.cpu.int_regfile_writes               155646643                       # number of integer regfile writes
system.cpu.ipc                               1.203924                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.203924                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1753097      0.89%      0.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             151995812     76.95%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               752145      0.38%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                812984      0.41%     78.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              476914      0.24%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  463      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               193714      0.10%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               395692      0.20%     79.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             1260127      0.64%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                337      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22739890     11.51%     91.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            14467832      7.32%     98.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1087416      0.55%     99.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1599685      0.81%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              197536166                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 5457326                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            10761380                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      5034191                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            6919100                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2918233                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014773                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2439813     83.61%     83.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     83.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     83.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     83.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     83.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     17      0.00%     83.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      1      0.00%     83.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   9205      0.32%     83.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   156      0.01%     83.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     83.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     83.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    3      0.00%     83.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     83.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     83.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     83.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     83.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     83.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     83.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     83.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     83.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     83.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     83.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     83.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     83.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     83.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     83.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     83.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     83.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     83.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     83.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     83.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     83.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     83.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     83.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     83.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     83.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 224466      7.69%     91.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                102823      3.52%     95.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             20548      0.70%     95.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           121201      4.15%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              193243976                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          470273168                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    190821783                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         205272364                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  200283704                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 197536166                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 143                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        11906456                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             70236                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             77                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     14033194                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      82973752                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.380707                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.464243                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            32106178     38.69%     38.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             6881902      8.29%     46.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             8199858      9.88%     56.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             9008420     10.86%     67.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             7894123      9.51%     77.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6017435      7.25%     84.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             6818375      8.22%     92.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3724317      4.49%     97.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2323144      2.80%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        82973752                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.378185                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            660769                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           169229                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             23923850                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            16232271                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                83758368                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         83061728                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1301                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   128                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       201766                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        412229                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           58                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           10                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       403843                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          874                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       808710                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            884                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                23920344                       # Number of BP lookups
system.cpu.branchPred.condPredicted          19680539                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            496039                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9972239                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9328845                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             93.548149                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1090306                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  9                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          517525                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             501255                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            16270                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          459                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        11866857                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            399555                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     81274491                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.317792                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.813098                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        35159892     43.26%     43.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        10265893     12.63%     55.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         5266431      6.48%     62.37% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         9338850     11.49%     73.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         2597436      3.20%     77.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         3801954      4.68%     81.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         3312723      4.08%     85.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1964297      2.42%     88.23% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9567015     11.77%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     81274491                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000001                       # Number of instructions committed
system.cpu.commit.opsCommitted              188377356                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    38036846                       # Number of memory references committed
system.cpu.commit.loads                      22459262                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          32                       # Number of memory barriers committed
system.cpu.commit.branches                   21544942                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4463062                       # Number of committed floating point instructions.
system.cpu.commit.integer                   184964991                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                984766                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1710424      0.91%      0.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    145124422     77.04%     77.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       740405      0.39%     78.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       795782      0.42%     78.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       476249      0.25%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          398      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        96914      0.05%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       255066      0.14%     79.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      1140687      0.61%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          105      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     21743474     11.54%     91.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     14086201      7.48%     98.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       715788      0.38%     99.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1491383      0.79%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    188377356                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9567015                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     34734999                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34734999                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34734999                       # number of overall hits
system.cpu.dcache.overall_hits::total        34734999                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       349527                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         349527                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       349527                       # number of overall misses
system.cpu.dcache.overall_misses::total        349527                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  22482757992                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22482757992                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  22482757992                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22482757992                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35084526                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35084526                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35084526                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35084526                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009962                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009962                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009962                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009962                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64323.379859                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64323.379859                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64323.379859                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64323.379859                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        23833                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               860                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.712791                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       243049                       # number of writebacks
system.cpu.dcache.writebacks::total            243049                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        90537                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        90537                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        90537                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        90537                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       258990                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       258990                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       258990                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       258990                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18136979992                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18136979992                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  18136979992                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18136979992                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007382                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007382                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007382                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007382                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70029.653624                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70029.653624                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70029.653624                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70029.653624                       # average overall mshr miss latency
system.cpu.dcache.replacements                 258475                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     19350475                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        19350475                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       156466                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        156466                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8185711000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8185711000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     19506941                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19506941                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008021                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008021                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52316.228446                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52316.228446                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        78222                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        78222                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        78244                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        78244                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4246750000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4246750000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004011                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004011                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 54275.727212                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54275.727212                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     15384524                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15384524                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       193061                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       193061                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14297046992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14297046992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15577585                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15577585                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012394                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012394                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74054.557844                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74054.557844                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        12315                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        12315                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       180746                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       180746                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13890229992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13890229992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76849.446140                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76849.446140                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  41530863500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.652919                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34993990                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            258987                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            135.118713                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.652919                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999322                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999322                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          237                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          213                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          70428039                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         70428039                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41530863500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 20045188                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              29639070                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  30767252                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2118304                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 403938                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              9177490                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 96719                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              205286802                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                541103                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    23592755                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    15916368                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         23452                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        109792                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  41530863500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  41530863500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41530863500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           21239892                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      111490268                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    23920344                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           10920406                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      61231055                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1001276                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  247                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          1911                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.cacheLines                  17415008                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                181684                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           82973752                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.536213                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.359957                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 47769830     57.57%     57.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1520965      1.83%     59.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3859282      4.65%     64.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3158723      3.81%     67.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1964301      2.37%     70.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2335056      2.81%     73.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  2426364      2.92%     75.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  1881124      2.27%     78.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 18058107     21.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             82973752                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.287983                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.342258                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     17268511                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17268511                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17268511                       # number of overall hits
system.cpu.icache.overall_hits::total        17268511                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       146497                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         146497                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       146497                       # number of overall misses
system.cpu.icache.overall_misses::total        146497                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2007348500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2007348500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2007348500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2007348500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17415008                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17415008                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17415008                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17415008                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008412                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008412                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008412                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008412                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13702.318136                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13702.318136                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13702.318136                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13702.318136                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          242                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    60.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       145367                       # number of writebacks
system.cpu.icache.writebacks::total            145367                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          619                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          619                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          619                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          619                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       145878                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       145878                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       145878                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       145878                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1835647000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1835647000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1835647000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1835647000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008377                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008377                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008377                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008377                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12583.439587                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12583.439587                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12583.439587                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12583.439587                       # average overall mshr miss latency
system.cpu.icache.replacements                 145367                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17268511                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17268511                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       146497                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        146497                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2007348500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2007348500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17415008                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17415008                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008412                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008412                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13702.318136                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13702.318136                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          619                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          619                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       145878                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       145878                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1835647000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1835647000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008377                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008377                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12583.439587                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12583.439587                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  41530863500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.609146                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17414389                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            145878                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            119.376390                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.609146                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991424                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991424                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          34975894                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         34975894                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41530863500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    17415286                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           412                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  41530863500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  41530863500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41530863500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     4037073                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1464588                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                44571                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1166                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 654685                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                48033                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    483                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  41530863500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 403938                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 21152682                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 9554976                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2584                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  31724931                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              20134641                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              203716000                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 64848                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 716203                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    987                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               19058457                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           225752084                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   530887697                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                310865095                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6747592                       # Number of floating rename lookups
system.cpu.rename.committedMaps             208332735                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 17419291                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      37                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  22                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  11528374                       # count of insts added to the skid buffer
system.cpu.rob.reads                        271908698                       # The number of ROB reads
system.cpu.rob.writes                       402194992                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  188377356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               144521                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                49863                       # number of demand (read+write) hits
system.l2.demand_hits::total                   194384                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              144521                       # number of overall hits
system.l2.overall_hits::.cpu.data               49863                       # number of overall hits
system.l2.overall_hits::total                  194384                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1355                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             209124                       # number of demand (read+write) misses
system.l2.demand_misses::total                 210479                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1355                       # number of overall misses
system.l2.overall_misses::.cpu.data            209124                       # number of overall misses
system.l2.overall_misses::total                210479                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     95296000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17213036000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17308332000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     95296000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17213036000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17308332000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           145876                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           258987                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               404863                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          145876                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          258987                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              404863                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.009289                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.807469                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.519877                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.009289                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.807469                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.519877                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 70329.151292                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82310.189170                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82233.058880                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 70329.151292                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82310.189170                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82233.058880                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              198753                       # number of writebacks
system.l2.writebacks::total                    198753                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        209124                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            210479                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       209124                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           210479                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     81447250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15086280250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15167727500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     81447250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15086280250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15167727500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.009289                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.807469                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.519877                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.009289                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.807469                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.519877                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 60108.671587                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72140.358113                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72062.901762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 60108.671587                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72140.358113                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72062.901762                       # average overall mshr miss latency
system.l2.replacements                         202607                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       243049                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           243049                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       243049                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       243049                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       145367                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           145367                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       145367                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       145367                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           24                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            24                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                3                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             19714                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 19714                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          161045                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              161045                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13404952000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13404952000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        180759                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            180759                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.890938                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.890938                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83237.306343                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83237.306343                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       161045                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         161045                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11767522250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11767522250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.890938                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.890938                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73069.777081                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73069.777081                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         144521                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             144521                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     95296000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     95296000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       145876                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         145876                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.009289                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009289                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 70329.151292                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 70329.151292                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     81447250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     81447250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.009289                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009289                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 60108.671587                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 60108.671587                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         30149                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             30149                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        48079                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           48079                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3808084000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3808084000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        78228                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         78228                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.614601                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.614601                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79204.725556                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79204.725556                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        48079                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        48079                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3318758000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3318758000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.614601                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.614601                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69027.184426                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69027.184426                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  41530863500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8124.364473                       # Cycle average of tags in use
system.l2.tags.total_refs                      808647                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    210799                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.836105                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.779964                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        37.099431                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8070.485079                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004529                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.985167                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991744                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          139                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2223                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5661                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          153                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6680167                       # Number of tag accesses
system.l2.tags.data_accesses                  6680167                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41530863500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    198753.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1355.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    209118.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000690662500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11896                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11896                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              611494                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             186911                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      210479                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     198753                       # Number of write requests accepted
system.mem_ctrls.readBursts                    210479                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   198753                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.02                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                210479                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               198753                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  164859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   39514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11896                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.691661                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.826713                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     64.855598                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         11892     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11896                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11896                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.705195                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.671911                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.077459                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8146     68.48%     68.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      0.07%     68.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2977     25.03%     93.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              633      5.32%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              132      1.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11896                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13470656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12720192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    324.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    306.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   41530605500                       # Total gap between requests
system.mem_ctrls.avgGap                     101484.26                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        86720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13383552                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12718400                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2088085.647436634637                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 322255567.838121175766                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 306239719.768889486790                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1355                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       209124                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       198753                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     36732250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8185210750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 990986291500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27108.67                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     39140.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4986019.29                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        86720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13383936                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13470656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        86720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        86720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12720192                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12720192                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1355                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       209124                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         210479                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       198753                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        198753                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2088086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    322264814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        324352900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2088086                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2088086                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    306282868                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       306282868                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    306282868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2088086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    322264814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       630635768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               210473                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              198725                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12921                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13101                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        13061                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13260                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13370                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13124                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13203                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13084                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13037                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        13116                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        13205                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        13257                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13111                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13143                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        12178                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        12311                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        12394                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        12500                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12479                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        12564                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12384                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        12466                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        12541                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12386                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        12318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        12437                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        12433                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12481                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12465                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4275574250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1052365000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8221943000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                20314.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           39064.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               78057                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              91591                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            37.09                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           46.09                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       239540                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   109.326075                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    86.814860                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   111.052729                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       173470     72.42%     72.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        45498     18.99%     91.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9472      3.95%     95.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5138      2.14%     97.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3520      1.47%     98.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1305      0.54%     99.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          642      0.27%     99.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          224      0.09%     99.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          271      0.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       239540                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13470272                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12718400                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              324.343653                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              306.239720                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.93                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               41.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  41530863500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       856478700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       455210250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      751413600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     518220720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 3277875120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  17962421970                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    821601600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   24643221960                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   593.371288                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1984684250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1386580000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  38159599250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       853908300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       453844050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      751363620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     519123780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 3277875120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  17972232240                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    813340320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   24641687430                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   593.334339                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1962794500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1386580000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  38181489000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  41530863500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              49434                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       198753                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2997                       # Transaction distribution
system.membus.trans_dist::ReadExReq            161045                       # Transaction distribution
system.membus.trans_dist::ReadExResp           161045                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         49434                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       622708                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       622708                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 622708                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     26190848                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     26190848                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                26190848                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            210479                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  210479    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              210479                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  41530863500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           301810250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          263098750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            224106                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       441802                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       145367                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           19280                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           180759                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          180759                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        145878                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        78228                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       437121                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       776455                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1213576                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     18639552                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     32130304                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               50769856                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          202609                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12720320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           607475                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001569                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039991                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 606532     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    933      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             607475                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  41530863500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          792771000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         218824984                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         388482499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
