{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738280315237 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738280315244 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 30 18:38:35 2025 " "Processing started: Thu Jan 30 18:38:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738280315244 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280315244 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ELEC374Phase1 -c ELEC374Phase1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ELEC374Phase1 -c ELEC374Phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280315244 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1738280315815 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1738280315815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerclass.v 1 1 " "Found 1 design units, including 1 entities, in source file registerclass.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "registerclass.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/registerclass.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738280323679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "Bus.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738280323684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boothmul.v 0 0 " "Found 0 design units, including 0 entities, in source file boothmul.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738280323693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Found entity 1: subtractor" {  } { { "subtractor.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/subtractor.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738280323698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_32tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_32tb " "Found entity 1: and_32tb" {  } { { "and_32tb.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/and_32tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738280323704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and32.v 1 1 " "Found 1 design units, including 1 entities, in source file and32.v" { { "Info" "ISGN_ENTITY_NAME" "1 and32 " "Found entity 1: and32" {  } { { "and32.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/and32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738280323709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg32.v 1 1 " "Found 1 design units, including 1 entities, in source file neg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 neg32 " "Found entity 1: neg32" {  } { { "neg32.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/neg32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738280323715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not32.v 1 1 " "Found 1 design units, including 1 entities, in source file not32.v" { { "Info" "ISGN_ENTITY_NAME" "1 not32 " "Found entity 1: not32" {  } { { "not32.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/not32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738280323721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or32.v 1 1 " "Found 1 design units, including 1 entities, in source file or32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or32 " "Found entity 1: or32" {  } { { "or32.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/or32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738280323725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol32.v 1 1 " "Found 1 design units, including 1 entities, in source file rol32.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol32 " "Found entity 1: rol32" {  } { { "rol32.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/rol32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738280323731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror32.v 1 1 " "Found 1 design units, including 1 entities, in source file ror32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror32 " "Found entity 1: ror32" {  } { { "ror32.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/ror32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738280323737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl32.v 1 1 " "Found 1 design units, including 1 entities, in source file shl32.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl32 " "Found entity 1: shl32" {  } { { "shl32.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/shl32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738280323745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr32.v 1 1 " "Found 1 design units, including 1 entities, in source file shr32.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr32 " "Found entity 1: shr32" {  } { { "shr32.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/shr32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738280323751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra32.v 1 1 " "Found 1 design units, including 1 entities, in source file shra32.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra32 " "Found entity 1: shra32" {  } { { "shra32.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/shra32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738280323756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_32tb.v 1 1 " "Found 1 design units, including 1 entities, in source file not_32tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_32tb " "Found entity 1: not_32tb" {  } { { "not_32tb.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/not_32tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738280323762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_32tb.v 1 1 " "Found 1 design units, including 1 entities, in source file or_32tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_32tb " "Found entity 1: or_32tb" {  } { { "or_32tb.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/or_32tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738280323768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl_32tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shl_32tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl_32tb " "Found entity 1: shl_32tb" {  } { { "shl_32tb.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/shl_32tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738280323773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_tb " "Found entity 1: adder_tb" {  } { { "adder_tb.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/adder_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738280323778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_tb " "Found entity 1: sub_tb" {  } { { "sub_tb.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/sub_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738280323784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.v 1 1 " "Found 1 design units, including 1 entities, in source file sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub " "Found entity 1: sub" {  } { { "sub.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/sub.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738280323788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/add.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738280323794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul.v 1 1 " "Found 1 design units, including 1 entities, in source file mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul " "Found entity 1: mul" {  } { { "mul.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/mul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738280323799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_tb " "Found entity 1: mul_tb" {  } { { "mul_tb.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/mul_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738280323804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323804 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mul " "Elaborating entity \"mul\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1738280323837 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp mul.v(17) " "Verilog HDL Always Construct warning at mul.v(17): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "mul.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/mul.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1738280323855 "|mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] mul.v(19) " "Inferred latch for \"temp\[0\]\" at mul.v(19)" {  } { { "mul.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/mul.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323862 "|mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] mul.v(19) " "Inferred latch for \"temp\[1\]\" at mul.v(19)" {  } { { "mul.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/mul.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323863 "|mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] mul.v(19) " "Inferred latch for \"temp\[2\]\" at mul.v(19)" {  } { { "mul.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/mul.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323863 "|mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] mul.v(19) " "Inferred latch for \"temp\[3\]\" at mul.v(19)" {  } { { "mul.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/mul.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323863 "|mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] mul.v(19) " "Inferred latch for \"temp\[4\]\" at mul.v(19)" {  } { { "mul.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/mul.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323864 "|mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] mul.v(19) " "Inferred latch for \"temp\[5\]\" at mul.v(19)" {  } { { "mul.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/mul.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323864 "|mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] mul.v(19) " "Inferred latch for \"temp\[6\]\" at mul.v(19)" {  } { { "mul.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/mul.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323864 "|mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] mul.v(19) " "Inferred latch for \"temp\[7\]\" at mul.v(19)" {  } { { "mul.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/mul.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323864 "|mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[8\] mul.v(19) " "Inferred latch for \"temp\[8\]\" at mul.v(19)" {  } { { "mul.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/mul.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323864 "|mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[9\] mul.v(19) " "Inferred latch for \"temp\[9\]\" at mul.v(19)" {  } { { "mul.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/mul.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323864 "|mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[10\] mul.v(19) " "Inferred latch for \"temp\[10\]\" at mul.v(19)" {  } { { "mul.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/mul.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323865 "|mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[11\] mul.v(19) " "Inferred latch for \"temp\[11\]\" at mul.v(19)" {  } { { "mul.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/mul.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323865 "|mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[12\] mul.v(19) " "Inferred latch for \"temp\[12\]\" at mul.v(19)" {  } { { "mul.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/mul.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323865 "|mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[13\] mul.v(19) " "Inferred latch for \"temp\[13\]\" at mul.v(19)" {  } { { "mul.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/mul.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323865 "|mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[14\] mul.v(19) " "Inferred latch for \"temp\[14\]\" at mul.v(19)" {  } { { "mul.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/mul.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323865 "|mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[15\] mul.v(19) " "Inferred latch for \"temp\[15\]\" at mul.v(19)" {  } { { "mul.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/mul.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323866 "|mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[16\] mul.v(19) " "Inferred latch for \"temp\[16\]\" at mul.v(19)" {  } { { "mul.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/mul.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323866 "|mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[17\] mul.v(19) " "Inferred latch for \"temp\[17\]\" at mul.v(19)" {  } { { "mul.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/mul.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323866 "|mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[18\] mul.v(19) " "Inferred latch for \"temp\[18\]\" at mul.v(19)" {  } { { "mul.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/mul.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323866 "|mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[19\] mul.v(19) " "Inferred latch for \"temp\[19\]\" at mul.v(19)" {  } { { "mul.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/mul.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323866 "|mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[20\] mul.v(19) " "Inferred latch for \"temp\[20\]\" at mul.v(19)" {  } { { "mul.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/mul.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323867 "|mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[21\] mul.v(19) " "Inferred latch for \"temp\[21\]\" at mul.v(19)" {  } { { "mul.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/mul.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323867 "|mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[22\] mul.v(19) " "Inferred latch for \"temp\[22\]\" at mul.v(19)" {  } { { "mul.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/mul.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323867 "|mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[23\] mul.v(19) " "Inferred latch for \"temp\[23\]\" at mul.v(19)" {  } { { "mul.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/mul.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323868 "|mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[24\] mul.v(19) " "Inferred latch for \"temp\[24\]\" at mul.v(19)" {  } { { "mul.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/mul.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323868 "|mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[25\] mul.v(19) " "Inferred latch for \"temp\[25\]\" at mul.v(19)" {  } { { "mul.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/mul.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323868 "|mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[26\] mul.v(19) " "Inferred latch for \"temp\[26\]\" at mul.v(19)" {  } { { "mul.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/mul.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323868 "|mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[27\] mul.v(19) " "Inferred latch for \"temp\[27\]\" at mul.v(19)" {  } { { "mul.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/mul.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323868 "|mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[28\] mul.v(19) " "Inferred latch for \"temp\[28\]\" at mul.v(19)" {  } { { "mul.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/mul.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323869 "|mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[29\] mul.v(19) " "Inferred latch for \"temp\[29\]\" at mul.v(19)" {  } { { "mul.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/mul.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323869 "|mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[30\] mul.v(19) " "Inferred latch for \"temp\[30\]\" at mul.v(19)" {  } { { "mul.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/mul.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323869 "|mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[31\] mul.v(19) " "Inferred latch for \"temp\[31\]\" at mul.v(19)" {  } { { "mul.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/mul.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280323869 "|mul"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shl32 shl32:shift " "Elaborating entity \"shl32\" for hierarchy \"shl32:shift\"" {  } { { "mul.v" "shift" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/mul.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738280323890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add add:add1 " "Elaborating entity \"add\" for hierarchy \"add:add1\"" {  } { { "mul.v" "add1" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/mul.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738280323894 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1738280324229 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1738280324317 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1738280324607 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738280324607 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "200 " "Implemented 200 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "64 " "Implemented 64 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1738280324641 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1738280324641 ""} { "Info" "ICUT_CUT_TM_LCELLS" "104 " "Implemented 104 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1738280324641 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1738280324641 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738280324657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 30 18:38:44 2025 " "Processing ended: Thu Jan 30 18:38:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738280324657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738280324657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738280324657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738280324657 ""}
