<stg><name>Self_attention</name>


<trans_list>

<trans id="124" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="3" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="11" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="12" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="13" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="64">
<![CDATA[
:0  %Q_h = alloca [768 x float], align 4

]]></Node>
<StgValue><ssdm name="Q_h"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="64">
<![CDATA[
:1  %K_h = alloca [768 x float], align 4

]]></Node>
<StgValue><ssdm name="K_h"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="64">
<![CDATA[
:2  %V_h = alloca [768 x float], align 4

]]></Node>
<StgValue><ssdm name="V_h"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
:3  %v78 = alloca [144 x float], align 4

]]></Node>
<StgValue><ssdm name="v78"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
:4  %v79 = alloca [144 x float], align 4

]]></Node>
<StgValue><ssdm name="v79"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
:5  %v80 = alloca [768 x float], align 4

]]></Node>
<StgValue><ssdm name="v80"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %h_0 = phi i4 [ 0, %0 ], [ %h, %l_S_h_0_h_end ]

]]></Node>
<StgValue><ssdm name="h_0"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln139 = icmp eq i4 %h_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln139"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %h = add i4 %h_0, 1

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln139, label %9, label %l_S_h_0_h_begin

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_S_h_0_h_begin:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln139"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_S_h_0_h_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str17)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
l_S_h_0_h_begin:2  %shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %h_0, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
l_S_h_0_h_begin:3  br label %2

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln166"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i7_0 = phi i4 [ 0, %l_S_h_0_h_begin ], [ %i7, %l_mh_separate_i7_end ]

]]></Node>
<StgValue><ssdm name="i7_0"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln143 = icmp eq i4 %i7_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln143"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_338 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_338"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i7 = add i4 %i7_0, 1

]]></Node>
<StgValue><ssdm name="i7"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln143, label %5, label %l_mh_separate_i7_begin

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_mh_separate_i7_begin:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln143"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_mh_separate_i7_begin:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str18)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_mh_separate_i7_begin:2  %tmp_19 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i7_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="15" op_0_bw="14">
<![CDATA[
l_mh_separate_i7_begin:3  %zext_ln145 = zext i14 %tmp_19 to i15

]]></Node>
<StgValue><ssdm name="zext_ln145"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
l_mh_separate_i7_begin:4  %tmp_20 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i7_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="15" op_0_bw="12">
<![CDATA[
l_mh_separate_i7_begin:5  %zext_ln145_1 = zext i12 %tmp_20 to i15

]]></Node>
<StgValue><ssdm name="zext_ln145_1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_mh_separate_i7_begin:6  %sub_ln145 = sub i15 %zext_ln145, %zext_ln145_1

]]></Node>
<StgValue><ssdm name="sub_ln145"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
l_mh_separate_i7_begin:7  %tmp_21 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i7_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="10">
<![CDATA[
l_mh_separate_i7_begin:8  %zext_ln144_1 = zext i10 %tmp_21 to i11

]]></Node>
<StgValue><ssdm name="zext_ln144_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
l_mh_separate_i7_begin:9  br label %3

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  call fastcc void @Attention_layer([768 x float]* %Q_h, [768 x float]* %K_h, [144 x float]* %v78)

]]></Node>
<StgValue><ssdm name="call_ln154"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %j7_0 = phi i7 [ 0, %l_mh_separate_i7_begin ], [ %j7, %4 ]

]]></Node>
<StgValue><ssdm name="j7_0"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="7">
<![CDATA[
:1  %zext_ln144 = zext i7 %j7_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln144"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %icmp_ln144 = icmp eq i7 %j7_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln144"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_339 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_339"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %j7 = add i7 %j7_0, 1

]]></Node>
<StgValue><ssdm name="j7"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln144, label %l_mh_separate_i7_end, label %4

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %add_ln145 = add i10 %zext_ln144, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln145"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="15" op_0_bw="10">
<![CDATA[
:2  %zext_ln145_2 = zext i10 %add_ln145 to i15

]]></Node>
<StgValue><ssdm name="zext_ln145_2"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:3  %add_ln145_1 = add i15 %sub_ln145, %zext_ln145_2

]]></Node>
<StgValue><ssdm name="add_ln145_1"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="15">
<![CDATA[
:4  %sext_ln145 = sext i15 %add_ln145_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln145"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %v65_addr = getelementptr [9216 x float]* %v65, i64 0, i64 %sext_ln145

]]></Node>
<StgValue><ssdm name="v65_addr"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %v66_addr = getelementptr [9216 x float]* %v66, i64 0, i64 %sext_ln145

]]></Node>
<StgValue><ssdm name="v66_addr"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %v67_addr = getelementptr [9216 x float]* %v67, i64 0, i64 %sext_ln145

]]></Node>
<StgValue><ssdm name="v67_addr"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="14">
<![CDATA[
:8  %v75 = load float* %v65_addr, align 4

]]></Node>
<StgValue><ssdm name="v75"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="11" op_0_bw="7">
<![CDATA[
:9  %zext_ln146 = zext i7 %j7_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln146"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:10  %add_ln146 = add i11 %zext_ln144_1, %zext_ln146

]]></Node>
<StgValue><ssdm name="add_ln146"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="14">
<![CDATA[
:16  %v76 = load float* %v66_addr, align 4

]]></Node>
<StgValue><ssdm name="v76"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="14">
<![CDATA[
:18  %v77 = load float* %v67_addr, align 4

]]></Node>
<StgValue><ssdm name="v77"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_mh_separate_i7_end:0  %empty_340 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str18, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_340"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
l_mh_separate_i7_end:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln144"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="14">
<![CDATA[
:8  %v75 = load float* %v65_addr, align 4

]]></Node>
<StgValue><ssdm name="v75"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="11">
<![CDATA[
:11  %zext_ln146_1 = zext i11 %add_ln146 to i64

]]></Node>
<StgValue><ssdm name="zext_ln146_1"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %Q_h_addr = getelementptr [768 x float]* %Q_h, i64 0, i64 %zext_ln146_1

]]></Node>
<StgValue><ssdm name="Q_h_addr"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %K_h_addr = getelementptr [768 x float]* %K_h, i64 0, i64 %zext_ln146_1

]]></Node>
<StgValue><ssdm name="K_h_addr"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %V_h_addr = getelementptr [768 x float]* %V_h, i64 0, i64 %zext_ln146_1

]]></Node>
<StgValue><ssdm name="V_h_addr"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:15  store float %v75, float* %Q_h_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="14">
<![CDATA[
:16  %v76 = load float* %v66_addr, align 4

]]></Node>
<StgValue><ssdm name="v76"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:17  store float %v76, float* %K_h_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="14">
<![CDATA[
:18  %v77 = load float* %v67_addr, align 4

]]></Node>
<StgValue><ssdm name="v77"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:19  store float %v77, float* %V_h_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %3

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="79" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  call fastcc void @Attention_layer([768 x float]* %Q_h, [768 x float]* %K_h, [144 x float]* %v78)

]]></Node>
<StgValue><ssdm name="call_ln154"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="80" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:1  call fastcc void @Softmax_layer([144 x float]* %v78, [144 x float]* %v79)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="81" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:1  call fastcc void @Softmax_layer([144 x float]* %v78, [144 x float]* %v79)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="82" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
:2  call fastcc void @Context_layer([144 x float]* %v79, [768 x float]* %V_h, [768 x float]* %v80)

]]></Node>
<StgValue><ssdm name="call_ln158"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="83" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
:2  call fastcc void @Context_layer([144 x float]* %v79, [768 x float]* %V_h, [768 x float]* %v80)

]]></Node>
<StgValue><ssdm name="call_ln158"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %6

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="85" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i8_0 = phi i4 [ 0, %5 ], [ %i8, %l_mh_merge_i8_end ]

]]></Node>
<StgValue><ssdm name="i8_0"/></StgValue>
</operation>

<operation id="86" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln159 = icmp eq i4 %i8_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln159"/></StgValue>
</operation>

<operation id="87" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_341 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_341"/></StgValue>
</operation>

<operation id="88" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i8 = add i4 %i8_0, 1

]]></Node>
<StgValue><ssdm name="i8"/></StgValue>
</operation>

<operation id="89" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln159, label %l_S_h_0_h_end, label %l_mh_merge_i8_begin

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="90" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_mh_merge_i8_begin:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str20) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln159"/></StgValue>
</operation>

<operation id="91" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_mh_merge_i8_begin:1  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str20)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="92" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_mh_merge_i8_begin:2  %tmp_22 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i8_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="93" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="15" op_0_bw="14">
<![CDATA[
l_mh_merge_i8_begin:3  %zext_ln162 = zext i14 %tmp_22 to i15

]]></Node>
<StgValue><ssdm name="zext_ln162"/></StgValue>
</operation>

<operation id="94" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
l_mh_merge_i8_begin:4  %tmp_23 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i8_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="95" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="15" op_0_bw="12">
<![CDATA[
l_mh_merge_i8_begin:5  %zext_ln162_1 = zext i12 %tmp_23 to i15

]]></Node>
<StgValue><ssdm name="zext_ln162_1"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_mh_merge_i8_begin:6  %sub_ln162 = sub i15 %zext_ln162, %zext_ln162_1

]]></Node>
<StgValue><ssdm name="sub_ln162"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
l_mh_merge_i8_begin:7  %tmp_24 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i8_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="10">
<![CDATA[
l_mh_merge_i8_begin:8  %zext_ln160_1 = zext i10 %tmp_24 to i11

]]></Node>
<StgValue><ssdm name="zext_ln160_1"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
l_mh_merge_i8_begin:9  br label %7

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_S_h_0_h_end:0  %empty_344 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str17, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_344"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
l_S_h_0_h_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="102" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %j8_0 = phi i7 [ 0, %l_mh_merge_i8_begin ], [ %j8, %8 ]

]]></Node>
<StgValue><ssdm name="j8_0"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="7">
<![CDATA[
:1  %zext_ln160 = zext i7 %j8_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln160"/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %icmp_ln160 = icmp eq i7 %j8_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln160"/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_342 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_342"/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %j8 = add i7 %j8_0, 1

]]></Node>
<StgValue><ssdm name="j8"/></StgValue>
</operation>

<operation id="107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln160, label %l_mh_merge_i8_end, label %8

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="11" op_0_bw="7">
<![CDATA[
:1  %zext_ln161 = zext i7 %j8_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln161"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %add_ln161 = add i11 %zext_ln160_1, %zext_ln161

]]></Node>
<StgValue><ssdm name="add_ln161"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="11">
<![CDATA[
:3  %zext_ln161_1 = zext i11 %add_ln161 to i64

]]></Node>
<StgValue><ssdm name="zext_ln161_1"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %v80_addr = getelementptr [768 x float]* %v80, i64 0, i64 %zext_ln161_1

]]></Node>
<StgValue><ssdm name="v80_addr"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="10">
<![CDATA[
:5  %v83 = load float* %v80_addr, align 4

]]></Node>
<StgValue><ssdm name="v83"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %add_ln162 = add i10 %zext_ln160, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln162"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="15" op_0_bw="10">
<![CDATA[
:7  %zext_ln162_2 = zext i10 %add_ln162 to i15

]]></Node>
<StgValue><ssdm name="zext_ln162_2"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:8  %add_ln162_1 = add i15 %sub_ln162, %zext_ln162_2

]]></Node>
<StgValue><ssdm name="add_ln162_1"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_mh_merge_i8_end:0  %empty_343 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str20, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty_343"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
l_mh_merge_i8_end:1  br label %6

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="118" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str21) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln160"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="10">
<![CDATA[
:5  %v83 = load float* %v80_addr, align 4

]]></Node>
<StgValue><ssdm name="v83"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="15">
<![CDATA[
:9  %sext_ln162 = sext i15 %add_ln162_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln162"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %v68_addr = getelementptr [9216 x float]* %v68, i64 0, i64 %sext_ln162

]]></Node>
<StgValue><ssdm name="v68_addr"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:11  store float %v83, float* %v68_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %7

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
