Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 1f5f0bc8296943cfa16ac9b53b4cb138 --debug typical --relax --include ../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog -L gig_ethernet_pcs_pma_v14_3 -L fifo_generator_v12_0 -L xil_defaultlib -L axis_infrastructure_v1_1 -L axis_data_fifo_v1_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot aurora_sim_tb_behav xil_defaultlib.aurora_sim_tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/reg_ce2.v" Line 6. Module reg32_ce2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/reg_ce2.v" Line 6. Module reg32_ce2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/reg_ce2.v" Line 6. Module reg32_ce2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/reg_ce2.v" Line 6. Module reg32_ce2 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module axis_infrastructure_v1_1.axis_infrastructure_v1_1_util_ax...
Compiling module axis_infrastructure_v1_1.axis_infrastructure_v1_1_util_ve...
Compiling module axis_infrastructure_v1_1.axis_infrastructure_v1_1_util_ac...
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_v12_0_bhv_as [\fifo_generator_v12_0_bhv_as("vi...]
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_v12_0_bhv_preload0 [\fifo_generator_v12_0_bhv_preloa...]
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_v12_0_conv [\fifo_generator_v12_0_conv(0,0,1...]
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(0,0,10,...]
Compiling architecture xilinx of entity fifo_generator_v12_0.fifo_generator_v12_0 [\fifo_generator_v12_0(0,0,10,"Bl...]
Compiling module axis_infrastructure_v1_1.axis_infrastructure_v1_1_util_ac...
Compiling module axis_data_fifo_v1_1.axis_data_fifo_v1_1_axis_data_fi...
Compiling module xil_defaultlib.link_axis_data_fifo
Compiling module xil_defaultlib.aurora_8b10b_0_cdc_sync(c_vector...
Compiling module xil_defaultlib.aurora_8b10b_0_RESET_LOGIC
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE(INIT=1'b0)
Compiling module unisims_ver.FDR
Compiling module xil_defaultlib.aurora_8b10b_0_LANE_INIT_SM_4BYT...
Compiling module xil_defaultlib.aurora_8b10b_0_CHBOND_COUNT_DEC_...
Compiling module xil_defaultlib.aurora_8b10b_0_SYM_GEN_4BYTE
Compiling module xil_defaultlib.aurora_8b10b_0_SYM_DEC_4BYTE
Compiling module xil_defaultlib.aurora_8b10b_0_ERR_DETECT_4BYTE_...
Compiling module xil_defaultlib.aurora_8b10b_0_hotplug(EXAMPLE_S...
Compiling module xil_defaultlib.aurora_8b10b_0_AURORA_LANE_4BYTE...
Compiling module xil_defaultlib.aurora_8b10b_0_tx_startup_fsm(GT...
Compiling module xil_defaultlib.aurora_8b10b_0_rx_startup_fsm(EX...
Compiling secureip modules ...
Compiling module unisims_ver.GTHE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.aurora_8b10b_0_gtrxreset_seq
Compiling module unisims_ver.FD
Compiling module xil_defaultlib.aurora_8b10b_0_gt(GT_SIM_GTRESET...
Compiling module xil_defaultlib.aurora_8b10b_0_multi_gt(WRAPPER_...
Compiling module xil_defaultlib.aurora_8b10b_0_GT_WRAPPER(EXAMPL...
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module xil_defaultlib.aurora_8b10b_0_CHANNEL_INIT_SM
Compiling module unisims_ver.SRL16E
Compiling module unisims_ver.SRL16
Compiling module xil_defaultlib.aurora_8b10b_0_IDLE_AND_VER_GEN
Compiling module xil_defaultlib.aurora_8b10b_0_CHANNEL_ERR_DETEC...
Compiling module xil_defaultlib.aurora_8b10b_0_GLOBAL_LOGIC
Compiling module xil_defaultlib.aurora_8b10b_0_AXI_TO_LL(DATA_WI...
Compiling module xil_defaultlib.aurora_8b10b_0_TX_LL_DATAPATH
Compiling module xil_defaultlib.aurora_8b10b_0_TX_LL_CONTROL
Compiling module xil_defaultlib.aurora_8b10b_0_TX_LL
Compiling module xil_defaultlib.aurora_8b10b_0_LL_TO_AXI(DATA_WI...
Compiling module unisims_ver.MUXCY
Compiling module xil_defaultlib.aurora_8b10b_0_RX_LL_DEFRAMER
Compiling module xil_defaultlib.aurora_8b10b_0_LEFT_ALIGN_CONTRO...
Compiling module xil_defaultlib.aurora_8b10b_0_VALID_DATA_COUNTE...
Compiling module xil_defaultlib.aurora_8b10b_0_LEFT_ALIGN_MUX
Compiling module xil_defaultlib.aurora_8b10b_0_STORAGE_COUNT_CON...
Compiling module xil_defaultlib.aurora_8b10b_0_STORAGE_CE_CONTRO...
Compiling module xil_defaultlib.aurora_8b10b_0_STORAGE_SWITCH_CO...
Compiling module xil_defaultlib.aurora_8b10b_0_OUTPUT_SWITCH_CON...
Compiling module xil_defaultlib.aurora_8b10b_0_SIDEBAND_OUTPUT
Compiling module xil_defaultlib.aurora_8b10b_0_STORAGE_MUX
Compiling module xil_defaultlib.aurora_8b10b_0_OUTPUT_MUX
Compiling module xil_defaultlib.aurora_8b10b_0_RX_LL_PDU_DATAPAT...
Compiling module xil_defaultlib.aurora_8b10b_0_RX_LL
Compiling module xil_defaultlib.aurora_8b10b_0_core
Compiling module xil_defaultlib.aurora_8b10b_0
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.aurora_8b10b_CLOCK_MODULE
Compiling module xil_defaultlib.aurora_8b10b_STANDARD_CC_MODULE
Compiling module xil_defaultlib.aurora_8b10b_cdc_sync_exdes(c_ve...
Compiling module xil_defaultlib.aurora_8b10b_SUPPORT_RESET_LOGIC
Compiling module xil_defaultlib.reg32_ce2
Compiling module xil_defaultlib.aurora_io_block
Compiling module xil_defaultlib.Aurora_Channel_0
Compiling module xil_defaultlib.aurora_8b10b_1_cdc_sync(c_vector...
Compiling module xil_defaultlib.aurora_8b10b_1_RESET_LOGIC
Compiling module xil_defaultlib.aurora_8b10b_1_LANE_INIT_SM_4BYT...
Compiling module xil_defaultlib.aurora_8b10b_1_CHBOND_COUNT_DEC_...
Compiling module xil_defaultlib.aurora_8b10b_1_SYM_GEN_4BYTE
Compiling module xil_defaultlib.aurora_8b10b_1_SYM_DEC_4BYTE
Compiling module xil_defaultlib.aurora_8b10b_1_ERR_DETECT_4BYTE_...
Compiling module xil_defaultlib.aurora_8b10b_1_hotplug(EXAMPLE_S...
Compiling module xil_defaultlib.aurora_8b10b_1_AURORA_LANE_4BYTE...
Compiling module xil_defaultlib.aurora_8b10b_1_tx_startup_fsm(GT...
Compiling module xil_defaultlib.aurora_8b10b_1_rx_startup_fsm(EX...
Compiling module xil_defaultlib.aurora_8b10b_1_gtrxreset_seq
Compiling module xil_defaultlib.aurora_8b10b_1_gt(GT_SIM_GTRESET...
Compiling module xil_defaultlib.aurora_8b10b_1_multi_gt(WRAPPER_...
Compiling module xil_defaultlib.aurora_8b10b_1_GT_WRAPPER(EXAMPL...
Compiling module xil_defaultlib.aurora_8b10b_1_CHANNEL_INIT_SM
Compiling module xil_defaultlib.aurora_8b10b_1_IDLE_AND_VER_GEN
Compiling module xil_defaultlib.aurora_8b10b_1_CHANNEL_ERR_DETEC...
Compiling module xil_defaultlib.aurora_8b10b_1_GLOBAL_LOGIC
Compiling module xil_defaultlib.aurora_8b10b_1_AXI_TO_LL(DATA_WI...
Compiling module xil_defaultlib.aurora_8b10b_1_TX_LL_DATAPATH
Compiling module xil_defaultlib.aurora_8b10b_1_TX_LL_CONTROL
Compiling module xil_defaultlib.aurora_8b10b_1_TX_LL
Compiling module xil_defaultlib.aurora_8b10b_1_LL_TO_AXI(DATA_WI...
Compiling module xil_defaultlib.aurora_8b10b_1_RX_LL_DEFRAMER
Compiling module xil_defaultlib.aurora_8b10b_1_LEFT_ALIGN_CONTRO...
Compiling module xil_defaultlib.aurora_8b10b_1_VALID_DATA_COUNTE...
Compiling module xil_defaultlib.aurora_8b10b_1_LEFT_ALIGN_MUX
Compiling module xil_defaultlib.aurora_8b10b_1_STORAGE_COUNT_CON...
Compiling module xil_defaultlib.aurora_8b10b_1_STORAGE_CE_CONTRO...
Compiling module xil_defaultlib.aurora_8b10b_1_STORAGE_SWITCH_CO...
Compiling module xil_defaultlib.aurora_8b10b_1_OUTPUT_SWITCH_CON...
Compiling module xil_defaultlib.aurora_8b10b_1_SIDEBAND_OUTPUT
Compiling module xil_defaultlib.aurora_8b10b_1_STORAGE_MUX
Compiling module xil_defaultlib.aurora_8b10b_1_OUTPUT_MUX
Compiling module xil_defaultlib.aurora_8b10b_1_RX_LL_PDU_DATAPAT...
Compiling module xil_defaultlib.aurora_8b10b_1_RX_LL
Compiling module xil_defaultlib.aurora_8b10b_1_core
Compiling module xil_defaultlib.aurora_8b10b_1
Compiling module xil_defaultlib.Aurora_Channel_1
Compiling module xil_defaultlib.aurora_sim_tb
Compiling module xil_defaultlib.glbl
Waiting for 14 sub-compilation(s) to finish...
Built simulation snapshot aurora_sim_tb_behav
