digraph "0_qemu_30663fd26c0307e414622c7a8607fbc04f92ec14@API" {
"1006732" [label="(Call,gen_helper_write_eflags(cpu_env, cpu_T0,\n                                           tcg_const_i32((TF_MASK | AC_MASK |\n                                                          ID_MASK | NT_MASK)\n                                                         & 0xffff)))"];
"1006735" [label="(Call,tcg_const_i32((TF_MASK | AC_MASK |\n                                                          ID_MASK | NT_MASK)\n                                                         & 0xffff))"];
"1006736" [label="(Call,(TF_MASK | AC_MASK |\n                                                          ID_MASK | NT_MASK)\n                                                         & 0xffff)"];
"1006737" [label="(Call,TF_MASK | AC_MASK |\n                                                          ID_MASK | NT_MASK)"];
"1006739" [label="(Call,AC_MASK |\n                                                          ID_MASK | NT_MASK)"];
"1006741" [label="(Call,ID_MASK | NT_MASK)"];
"1006731" [label="(Block,)"];
"1006744" [label="(Literal,0xffff)"];
"1006741" [label="(Call,ID_MASK | NT_MASK)"];
"1011840" [label="(MethodReturn,static target_ulong)"];
"1006735" [label="(Call,tcg_const_i32((TF_MASK | AC_MASK |\n                                                          ID_MASK | NT_MASK)\n                                                         & 0xffff))"];
"1006742" [label="(Identifier,ID_MASK)"];
"1006732" [label="(Call,gen_helper_write_eflags(cpu_env, cpu_T0,\n                                           tcg_const_i32((TF_MASK | AC_MASK |\n                                                          ID_MASK | NT_MASK)\n                                                         & 0xffff)))"];
"1006736" [label="(Call,(TF_MASK | AC_MASK |\n                                                          ID_MASK | NT_MASK)\n                                                         & 0xffff)"];
"1006733" [label="(Identifier,cpu_env)"];
"1006737" [label="(Call,TF_MASK | AC_MASK |\n                                                          ID_MASK | NT_MASK)"];
"1006739" [label="(Call,AC_MASK |\n                                                          ID_MASK | NT_MASK)"];
"1006738" [label="(Identifier,TF_MASK)"];
"1006740" [label="(Identifier,AC_MASK)"];
"1006746" [label="(Identifier,s)"];
"1006734" [label="(Identifier,cpu_T0)"];
"1006743" [label="(Identifier,NT_MASK)"];
"1006732" -> "1006731"  [label="AST: "];
"1006732" -> "1006735"  [label="CFG: "];
"1006733" -> "1006732"  [label="AST: "];
"1006734" -> "1006732"  [label="AST: "];
"1006735" -> "1006732"  [label="AST: "];
"1006746" -> "1006732"  [label="CFG: "];
"1006732" -> "1011840"  [label="DDG: cpu_T0"];
"1006732" -> "1011840"  [label="DDG: tcg_const_i32((TF_MASK | AC_MASK |\n                                                          ID_MASK | NT_MASK)\n                                                         & 0xffff)"];
"1006732" -> "1011840"  [label="DDG: cpu_env"];
"1006732" -> "1011840"  [label="DDG: gen_helper_write_eflags(cpu_env, cpu_T0,\n                                           tcg_const_i32((TF_MASK | AC_MASK |\n                                                          ID_MASK | NT_MASK)\n                                                         & 0xffff))"];
"1006735" -> "1006732"  [label="DDG: (TF_MASK | AC_MASK |\n                                                          ID_MASK | NT_MASK)\n                                                         & 0xffff"];
"1006735" -> "1006736"  [label="CFG: "];
"1006736" -> "1006735"  [label="AST: "];
"1006735" -> "1011840"  [label="DDG: (TF_MASK | AC_MASK |\n                                                          ID_MASK | NT_MASK)\n                                                         & 0xffff"];
"1006736" -> "1006735"  [label="DDG: TF_MASK | AC_MASK |\n                                                          ID_MASK | NT_MASK"];
"1006736" -> "1006735"  [label="DDG: 0xffff"];
"1006736" -> "1006744"  [label="CFG: "];
"1006737" -> "1006736"  [label="AST: "];
"1006744" -> "1006736"  [label="AST: "];
"1006736" -> "1011840"  [label="DDG: TF_MASK | AC_MASK |\n                                                          ID_MASK | NT_MASK"];
"1006737" -> "1006736"  [label="DDG: TF_MASK"];
"1006737" -> "1006736"  [label="DDG: AC_MASK |\n                                                          ID_MASK | NT_MASK"];
"1006737" -> "1006739"  [label="CFG: "];
"1006738" -> "1006737"  [label="AST: "];
"1006739" -> "1006737"  [label="AST: "];
"1006744" -> "1006737"  [label="CFG: "];
"1006737" -> "1011840"  [label="DDG: TF_MASK"];
"1006737" -> "1011840"  [label="DDG: AC_MASK |\n                                                          ID_MASK | NT_MASK"];
"1006739" -> "1006737"  [label="DDG: AC_MASK"];
"1006739" -> "1006737"  [label="DDG: ID_MASK | NT_MASK"];
"1006739" -> "1006741"  [label="CFG: "];
"1006740" -> "1006739"  [label="AST: "];
"1006741" -> "1006739"  [label="AST: "];
"1006739" -> "1011840"  [label="DDG: AC_MASK"];
"1006739" -> "1011840"  [label="DDG: ID_MASK | NT_MASK"];
"1006741" -> "1006739"  [label="DDG: ID_MASK"];
"1006741" -> "1006739"  [label="DDG: NT_MASK"];
"1006741" -> "1006743"  [label="CFG: "];
"1006742" -> "1006741"  [label="AST: "];
"1006743" -> "1006741"  [label="AST: "];
"1006741" -> "1011840"  [label="DDG: ID_MASK"];
"1006741" -> "1011840"  [label="DDG: NT_MASK"];
}
