{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info (293032): Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Richard/Documents/GitHub/PRODIG_Demo/double.vhd " "Info (293027): Source file: C:/Users/Richard/Documents/GitHub/PRODIG_Demo/double.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info (293032): Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Richard/Documents/GitHub/PRODIG_Demo/double.vhd " "Info (293027): Source file: C:/Users/Richard/Documents/GitHub/PRODIG_Demo/double.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info (293032): Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Richard/Documents/GitHub/PRODIG_Demo/double.vhd " "Info (293027): Source file: C:/Users/Richard/Documents/GitHub/PRODIG_Demo/double.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 23 11:37:07 2013 " "Info: Processing started: Mon Sep 23 11:37:07 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PRODIGgroep4 -c PRODIGgroep4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PRODIGgroep4 -c PRODIGgroep4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hallcounter.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file hallcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HallCounter-hardware " "Info (12022): Found design unit 1: HallCounter-hardware" {  } { { "HallCounter.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Demo/HallCounter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 HallCounter " "Info (12023): Found entity 1: HallCounter" {  } { { "HallCounter.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Demo/HallCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescaler.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file prescaler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prescaler-behav " "Info (12022): Found design unit 1: prescaler-behav" {  } { { "prescaler.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Demo/prescaler.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Info (12023): Found entity 1: prescaler" {  } { { "prescaler.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Demo/prescaler.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hometrainer.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file hometrainer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HomeTrainer-structural " "Info (12022): Found design unit 1: HomeTrainer-structural" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Demo/HomeTrainer.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 HomeTrainer " "Info (12023): Found entity 1: HomeTrainer" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Demo/HomeTrainer.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_decoder.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file seg_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg_decoder-behav " "Info (12022): Found design unit 1: seg_decoder-behav" {  } { { "seg_decoder.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Demo/seg_decoder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 seg_decoder " "Info (12023): Found entity 1: seg_decoder" {  } { { "seg_decoder.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Demo/seg_decoder.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-structural " "Info (12022): Found design unit 1: Timer-structural" {  } { { "Timer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Demo/Timer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Info (12023): Found entity 1: Timer" {  } { { "Timer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Demo/Timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequentialdevider.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file sequentialdevider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SequentialDevider-hardware " "Info (12022): Found design unit 1: SequentialDevider-hardware" {  } { { "SequentialDevider.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Demo/SequentialDevider.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SequentialDevider " "Info (12023): Found entity 1: SequentialDevider" {  } { { "SequentialDevider.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Demo/SequentialDevider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequentialdevidersim.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file sequentialdevidersim.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SequentialDeviderSim-behav " "Info (12022): Found design unit 1: SequentialDeviderSim-behav" {  } { { "SequentialDeviderSim.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Demo/SequentialDeviderSim.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SequentialDeviderSim " "Info (12023): Found entity 1: SequentialDeviderSim" {  } { { "SequentialDeviderSim.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Demo/SequentialDeviderSim.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "double.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file double.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 double_dabble_8bit-rtl_reg_ready " "Info (12022): Found design unit 1: double_dabble_8bit-rtl_reg_ready" {  } { { "double.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Demo/double.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 double_dabble_8bit " "Info (12023): Found entity 1: double_dabble_8bit" {  } { { "double.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Demo/double.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "HomeTrainer " "Info (12127): Elaborating entity \"HomeTrainer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG HomeTrainer.vhd(27) " "Warning (10541): VHDL Signal Declaration warning at HomeTrainer.vhd(27): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Demo/HomeTrainer.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR HomeTrainer.vhd(28) " "Warning (10541): VHDL Signal Declaration warning at HomeTrainer.vhd(28): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Demo/HomeTrainer.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_Data HomeTrainer.vhd(102) " "Warning (10541): VHDL Signal Declaration warning at HomeTrainer.vhd(102): used implicit default value for signal \"LCD_Data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Demo/HomeTrainer.vhd" 102 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADC_Data HomeTrainer.vhd(102) " "Warning (10036): Verilog HDL or VHDL warning at HomeTrainer.vhd(102): object \"ADC_Data\" assigned a value but never read" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Demo/HomeTrainer.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_RS HomeTrainer.vhd(103) " "Warning (10541): VHDL Signal Declaration warning at HomeTrainer.vhd(103): used implicit default value for signal \"LCD_RS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Demo/HomeTrainer.vhd" 103 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_RW HomeTrainer.vhd(103) " "Warning (10541): VHDL Signal Declaration warning at HomeTrainer.vhd(103): used implicit default value for signal \"LCD_RW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Demo/HomeTrainer.vhd" 103 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_E HomeTrainer.vhd(103) " "Warning (10541): VHDL Signal Declaration warning at HomeTrainer.vhd(103): used implicit default value for signal \"LCD_E\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Demo/HomeTrainer.vhd" 103 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Servo_Positive HomeTrainer.vhd(103) " "Warning (10541): VHDL Signal Declaration warning at HomeTrainer.vhd(103): used implicit default value for signal \"Servo_Positive\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Demo/HomeTrainer.vhd" 103 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Servo_Negative HomeTrainer.vhd(103) " "Warning (10541): VHDL Signal Declaration warning at HomeTrainer.vhd(103): used implicit default value for signal \"Servo_Negative\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Demo/HomeTrainer.vhd" 103 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_ConvStart HomeTrainer.vhd(103) " "Warning (10541): VHDL Signal Declaration warning at HomeTrainer.vhd(103): used implicit default value for signal \"ADC_ConvStart\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Demo/HomeTrainer.vhd" 103 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_RD HomeTrainer.vhd(103) " "Warning (10541): VHDL Signal Declaration warning at HomeTrainer.vhd(103): used implicit default value for signal \"ADC_RD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Demo/HomeTrainer.vhd" 103 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADC_Busy HomeTrainer.vhd(103) " "Warning (10036): Verilog HDL or VHDL warning at HomeTrainer.vhd(103): object \"ADC_Busy\" assigned a value but never read" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Demo/HomeTrainer.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BikeButtons HomeTrainer.vhd(104) " "Warning (10036): Verilog HDL or VHDL warning at HomeTrainer.vhd(104): object \"BikeButtons\" assigned a value but never read" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Demo/HomeTrainer.vhd" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler prescaler:ClockScaler " "Info (12128): Elaborating entity \"prescaler\" for hierarchy \"prescaler:ClockScaler\"" {  } { { "HomeTrainer.vhd" "ClockScaler" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Demo/HomeTrainer.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:TotalTimer " "Info (12128): Elaborating entity \"Timer\" for hierarchy \"Timer:TotalTimer\"" {  } { { "HomeTrainer.vhd" "TotalTimer" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Demo/HomeTrainer.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HallCounter HallCounter:HallSensCount " "Info (12128): Elaborating entity \"HallCounter\" for hierarchy \"HallCounter:HallSensCount\"" {  } { { "HomeTrainer.vhd" "HallSensCount" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Demo/HomeTrainer.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SequentialDevider SequentialDevider:Devider " "Info (12128): Elaborating entity \"SequentialDevider\" for hierarchy \"SequentialDevider:Devider\"" {  } { { "HomeTrainer.vhd" "Devider" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Demo/HomeTrainer.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_decoder seg_decoder:Digit0 " "Info (12128): Elaborating entity \"seg_decoder\" for hierarchy \"seg_decoder:Digit0\"" {  } { { "HomeTrainer.vhd" "Digit0" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Demo/HomeTrainer.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_dabble_8bit double_dabble_8bit:converter " "Info (12128): Elaborating entity \"double_dabble_8bit\" for hierarchy \"double_dabble_8bit:converter\"" {  } { { "HomeTrainer.vhd" "converter" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Demo/HomeTrainer.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"00000000\" 8 10 double.vhd(44) " "Error (10324): VHDL Expression error at double.vhd(44): expression \"\"00000000\"\" has 8 elements ; expected 10 elements." {  } { { "double.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Demo/double.vhd" 44 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "" 0 -1}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "double_dabble_8bit:converter " "Error (12152): Can't elaborate user hierarchy \"double_dabble_8bit:converter\"" {  } { { "HomeTrainer.vhd" "converter" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Demo/HomeTrainer.vhd" 159 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 14 s Quartus II 32-bit " "Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "310 " "Error: Peak virtual memory: 310 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 23 11:37:09 2013 " "Error: Processing ended: Mon Sep 23 11:37:09 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Error: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 14 s " "Error (293001): Quartus II Full Compilation was unsuccessful. 4 errors, 14 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info (293032): Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Richard/Documents/GitHub/PRODIG_Demo/double.vhd " "Info (293027): Source file: C:/Users/Richard/Documents/GitHub/PRODIG_Demo/double.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1}
