library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity ANDGATE_sudip is
    Port (
        A: in STD_LOGIC;
        B: in STD_LOGIC;
        Y: out STD_LOGIC
 );
end ANDGATE_sudip;
architecture Behavioral of ANDGATE_sudip is
begin
    Y <= A and B;
end Behavioral;
