<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>RMR_EL1</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">RMR_EL1, Reset Management Register (EL1)</h1><p>The RMR_EL1 characteristics are:</p><h2>Purpose</h2><p><ins>When</ins><del>If EL1 is the highest implemented Exception level and</del> this register is implemented:</p><ul><li>A write to the register at EL1 can request a Warm reset.
</li><li>If EL1 can use <ins>all</ins><del>AArch32</del> <ins>Execution</ins><del>and</del> <ins>states</ins><del>AArch64</del>, this register specifies the Execution state that the PE boots into on a Warm reset.
</li></ul><h2>Configuration</h2><p>AArch64 System register RMR_EL1 bits [31:0]
            
                are architecturally mapped to
              AArch32 System register <a href="AArch32-rmr.html">RMR[31:0]
            </a> when <ins>the highest implemented Exception level is EL1.</ins><del>IsHighestEL(EL1).</del>
          </p><p><ins>This</ins><del>Only</del> <ins>register</ins><del>implemented</del> <ins>is</ins><del>if</del> <ins>present</ins><del>EL1</del> <ins>only
    when</ins><del>is</del> the highest implemented Exception <ins>level</ins><del>level.</del> <ins>is</ins><del>In</del> <ins>EL1.
      
    Otherwise,</ins><del>this</del> <ins>direct accesses to RMR_EL1 are</ins><del>case:</del> <span class="arm-defined-word"><ins>UNDEFINED</ins></span><ins>.</ins></p><p><ins>When EL1 is the highest implemented Exception level:</ins></p><ul><li>If EL1 can use <ins>all</ins><del>AArch32</del> <ins>Execution</ins><del>and</del> <ins>states</ins><del>AArch64</del> then this register must be implemented.
</li><li>If EL1 cannot use AArch32 then it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether the register is implemented.
</li></ul><p><del class="nocount">
                Some or all RW fields of this register have defined reset values.
                
        These apply
      
                only if the PE resets into an Exception level that is using AArch64.
                Otherwise,
                
                RW fields in this register reset to architecturally </del><span class="arm-defined-word"><del class="nocount">UNKNOWN</del></span><del class="nocount"> values.
              </del></p><h2>Attributes</h2><p>RMR_EL1 is a 64-bit register.</p><h2>Field descriptions</h2><p>The RMR_EL1 bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#0_63">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="30"><a href="#0_63">RES0</a></td><td class="lr" colspan="1"><a href="#RR_1">RR</a></td><td class="lr" colspan="1"><a href="#AA64_0">AA64</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields"></div><h4 id="0_63">
                Bits [63:2]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="RR_1">RR, bit [1]
              </h4><p>Reset Request. Setting this bit to 1 requests a Warm reset.</p><p>This field resets to <span class="binarynumber">0</span>.
</p><h4 id="AA64_0">AA64, bit [0]
              <div style="font-size:smaller;"><br/><ins>When AArch32 is supported at any Exception level:
                </ins></div></h4><p>When EL1 can use AArch32, determines which Execution state the PE boots into after a Warm reset:</p><table class="valuetable"><tr><th>AA64</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>AArch32.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>AArch64.</p></td></tr></table><p>On coming out of the Warm reset, execution starts at the <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> reset vector address of the specified Execution state.</p><p>If EL1 <ins>can</ins><del>cannot</del> <ins>only </ins>use <ins>AArch64 state,</ins><del>AArch32</del> this bit is RAO/WI.</p><p>When implemented as a RW field, this field resets to 1 on a Cold reset.</p><h4 id="1_0"><div style="font-size:smaller;"><br/><ins>
              Otherwise:
            </ins></div></h4><p><ins>Reserved, </ins><span class="arm-defined-word"><ins>RAO/WI</ins></span><ins>.</ins></p><div class="text_after_fields"></div><div class="access_mechanisms"><h2>Accessing the RMR_EL1</h2><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRS &lt;Xt>, RMR_EL1</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b1100</td><td>0b0000</td><td>0b010</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL1 &amp;&amp; IsHighestEL(EL1) then
    return RMR_EL1;
else
    UNDEFINED;
              </p><h4 class="assembler">MSR RMR_EL1, &lt;Xt></h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b1100</td><td>0b0000</td><td>0b010</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL1 &amp;&amp; IsHighestEL(EL1) then
    RMR_EL1 = X[t];
else
    UNDEFINED;
              </p></div><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>