pyghdl
======

A python front-end for ghdl/vsim.

vsim is yet not supported.

PLANS ARE :

  1) Search for top-most modules in given design and compile it using ghdl.
  2) Look for in and out ports and generate a test-bench (if not written). 
  3) Do something cool in test-bench.

