Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date             : Fri Jul 17 11:57:54 2015
| Host             : huins-PC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb
| Design           : top
| Device           : xc7z020clg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.725 |
| Dynamic (W)              | 1.569 |
| Device Static (W)        | 0.156 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 65.1  |
| Junction Temperature (C) | 44.9  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.025 |        6 |       --- |             --- |
| Slice Logic              |     0.006 |    14652 |       --- |             --- |
|   LUT as Logic           |     0.005 |     4796 |     53200 |            9.01 |
|   CARRY4                 |    <0.001 |      206 |     13300 |            1.54 |
|   Register               |    <0.001 |     7320 |    106400 |            6.87 |
|   LUT as Shift Register  |    <0.001 |      256 |     17400 |            1.47 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   LUT as Distributed RAM |    <0.001 |       22 |     17400 |            0.12 |
|   F7/F8 Muxes            |    <0.001 |      109 |     53200 |            0.20 |
|   Others                 |     0.000 |      705 |       --- |             --- |
| Signals                  |     0.007 |    10083 |       --- |             --- |
| Block RAM                |     0.001 |        6 |       140 |            4.28 |
| I/O                      |     0.006 |       39 |       200 |           19.50 |
| PS7                      |     1.524 |        1 |       --- |             --- |
| Static Power             |     0.156 |          |           |                 |
| Total                    |     1.725 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.055 |       0.040 |      0.015 |
| Vccaux    |       1.800 |     0.021 |       0.000 |      0.021 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.752 |       0.721 |      0.031 |
| Vccpaux   |       1.800 |     0.061 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.001 |       0.000 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+------------------------------------------------------------------+-----------------+
| Clock      | Domain                                                           | Constraint (ns) |
+------------+------------------------------------------------------------------+-----------------+
| clk_fpga_0 | system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            80.0 |
| clk_fpga_1 | system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |             6.7 |
| clk_fpga_2 | system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2] |            20.0 |
+------------+------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                 | Power (W) |
+----------------------------------------------------------------------------------------------------------------------+-----------+
| top                                                                                                                  |     1.569 |
|   camera0_to_video_input                                                                                             |    <0.001 |
|   system                                                                                                             |     1.565 |
|     iic_0_scl_iobuf                                                                                                  |     0.001 |
|     iic_0_sda_iobuf                                                                                                  |     0.001 |
|     system_i                                                                                                         |     1.563 |
|       axi_interconnect_0                                                                                             |     0.006 |
|         m00_couplers                                                                                                 |     0.004 |
|           auto_pc                                                                                                    |     0.004 |
|             inst                                                                                                     |     0.004 |
|               gen_axi4_axi3.axi3_conv_inst                                                                           |     0.004 |
|                 USE_READ.USE_SPLIT_R.read_addr_inst                                                                  |     0.001 |
|                   USE_R_CHANNEL.cmd_queue                                                                            |    <0.001 |
|                     inst                                                                                             |    <0.001 |
|                       fifo_gen_inst                                                                                  |    <0.001 |
|                         inst_fifo_gen                                                                                |    <0.001 |
|                           gconvfifo.rf                                                                               |    <0.001 |
|                             grf.rf                                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                               |    <0.001 |
|                                 gr1.rfwft                                                                            |    <0.001 |
|                                 grss.rsts                                                                            |    <0.001 |
|                                 rpntr                                                                                |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                               |    <0.001 |
|                                 gwss.wsts                                                                            |    <0.001 |
|                                 wpntr                                                                                |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                                  |    <0.001 |
|                                 gdm.dm                                                                               |    <0.001 |
|                                   RAM_reg_0_31_0_0                                                                   |    <0.001 |
|                               rstblk                                                                                 |    <0.001 |
|                 USE_WRITE.USE_SPLIT_W.write_resp_inst                                                                |    <0.001 |
|                 USE_WRITE.write_addr_inst                                                                            |     0.002 |
|                   USE_BURSTS.cmd_queue                                                                               |    <0.001 |
|                     inst                                                                                             |    <0.001 |
|                       fifo_gen_inst                                                                                  |    <0.001 |
|                         inst_fifo_gen                                                                                |    <0.001 |
|                           gconvfifo.rf                                                                               |    <0.001 |
|                             grf.rf                                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                               |    <0.001 |
|                                 gr1.rfwft                                                                            |    <0.001 |
|                                 grss.rsts                                                                            |    <0.001 |
|                                 rpntr                                                                                |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                               |    <0.001 |
|                                 gwss.wsts                                                                            |    <0.001 |
|                                 wpntr                                                                                |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                                  |    <0.001 |
|                                 gdm.dm                                                                               |    <0.001 |
|                                   RAM_reg_0_31_0_4                                                                   |    <0.001 |
|                               rstblk                                                                                 |    <0.001 |
|                   USE_B_CHANNEL.cmd_b_queue                                                                          |    <0.001 |
|                     inst                                                                                             |    <0.001 |
|                       fifo_gen_inst                                                                                  |    <0.001 |
|                         inst_fifo_gen                                                                                |    <0.001 |
|                           gconvfifo.rf                                                                               |    <0.001 |
|                             grf.rf                                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                               |    <0.001 |
|                                 gr1.rfwft                                                                            |    <0.001 |
|                                 grss.rsts                                                                            |    <0.001 |
|                                 rpntr                                                                                |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                               |    <0.001 |
|                                 gwss.wsts                                                                            |    <0.001 |
|                                 wpntr                                                                                |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                                  |    <0.001 |
|                                 gdm.dm                                                                               |    <0.001 |
|                                   RAM_reg_0_31_0_4                                                                   |    <0.001 |
|                               rstblk                                                                                 |    <0.001 |
|                 USE_WRITE.write_data_inst                                                                            |    <0.001 |
|         xbar                                                                                                         |     0.002 |
|           inst                                                                                                       |     0.002 |
|             gen_samd.crossbar_samd                                                                                   |     0.002 |
|               addr_arbiter_ar                                                                                        |    <0.001 |
|               addr_arbiter_aw                                                                                        |    <0.001 |
|               gen_decerr_slave.decerr_slave_inst                                                                     |    <0.001 |
|               gen_master_slots[0].gen_mi_write.wdata_mux_w                                                           |    <0.001 |
|                 gen_wmux.wmux_aw_fifo                                                                                |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                                     |    <0.001 |
|               gen_master_slots[0].reg_slice_mi                                                                       |    <0.001 |
|                 b_pipe                                                                                               |    <0.001 |
|                 r_pipe                                                                                               |    <0.001 |
|               gen_master_slots[1].gen_mi_write.wdata_mux_w                                                           |    <0.001 |
|                 gen_wmux.wmux_aw_fifo                                                                                |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                                     |    <0.001 |
|               gen_master_slots[1].reg_slice_mi                                                                       |    <0.001 |
|                 b_pipe                                                                                               |    <0.001 |
|                 r_pipe                                                                                               |    <0.001 |
|               gen_slave_slots[0].gen_si_read.si_transactor_ar                                                        |    <0.001 |
|               gen_slave_slots[1].gen_si_write.si_transactor_aw                                                       |    <0.001 |
|               gen_slave_slots[1].gen_si_write.splitter_aw_si                                                         |    <0.001 |
|               gen_slave_slots[1].gen_si_write.wdata_router_w                                                         |    <0.001 |
|                 wrouter_aw_fifo                                                                                      |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                                     |    <0.001 |
|               splitter_aw_mi                                                                                         |    <0.001 |
|       axi_interconnect_1                                                                                             |     0.004 |
|         s00_couplers                                                                                                 |     0.003 |
|           auto_pc                                                                                                    |     0.003 |
|             inst                                                                                                     |     0.003 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                                                   |     0.003 |
|                 RD.ar_channel_0                                                                                      |    <0.001 |
|                   ar_cmd_fsm_0                                                                                       |    <0.001 |
|                   cmd_translator_0                                                                                   |    <0.001 |
|                     incr_cmd_0                                                                                       |    <0.001 |
|                     wrap_cmd_0                                                                                       |    <0.001 |
|                 RD.r_channel_0                                                                                       |    <0.001 |
|                   rd_data_fifo_0                                                                                     |    <0.001 |
|                   transaction_fifo_0                                                                                 |    <0.001 |
|                 SI_REG                                                                                               |     0.001 |
|                   ar_pipe                                                                                            |    <0.001 |
|                   aw_pipe                                                                                            |    <0.001 |
|                   b_pipe                                                                                             |    <0.001 |
|                   r_pipe                                                                                             |    <0.001 |
|                 WR.aw_channel_0                                                                                      |    <0.001 |
|                   aw_cmd_fsm_0                                                                                       |    <0.001 |
|                   cmd_translator_0                                                                                   |    <0.001 |
|                     incr_cmd_0                                                                                       |    <0.001 |
|                     wrap_cmd_0                                                                                       |    <0.001 |
|                 WR.b_channel_0                                                                                       |    <0.001 |
|                   bid_fifo_0                                                                                         |    <0.001 |
|                   bresp_fifo_0                                                                                       |    <0.001 |
|         xbar                                                                                                         |    <0.001 |
|           inst                                                                                                       |    <0.001 |
|             gen_sasd.crossbar_sasd_0                                                                                 |    <0.001 |
|               addr_arbiter_inst                                                                                      |    <0.001 |
|               gen_decerr.decerr_slave_inst                                                                           |    <0.001 |
|               reg_slice_r                                                                                            |    <0.001 |
|               splitter_ar                                                                                            |    <0.001 |
|               splitter_aw                                                                                            |    <0.001 |
|       axi_vdma_0                                                                                                     |     0.008 |
|         U0                                                                                                           |     0.008 |
|           AXI_LITE_REG_INTERFACE_I                                                                                   |     0.001 |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                            |     0.001 |
|               GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I                               |    <0.001 |
|           GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR                                                                          |     0.002 |
|             I_CMDSTS                                                                                                 |    <0.001 |
|             I_SM                                                                                                     |    <0.001 |
|             I_STS_MNGR                                                                                               |    <0.001 |
|             VIDEO_GENLOCK_I                                                                                          |    <0.001 |
|               GENLOCK_FOR_SLAVE.GENLOCK_MUX_I                                                                        |     0.000 |
|             VIDEO_REG_I                                                                                              |    <0.001 |
|               GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                                   |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                                                             |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                                                        |    <0.001 |
|             GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I                                                              |    <0.001 |
|             GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I                                                      |    <0.001 |
|             GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO                           |    <0.001 |
|               fg_builtin_fifo_inst                                                                                   |    <0.001 |
|                 inst_fifo_gen                                                                                        |    <0.001 |
|                   gconvfifo.rf                                                                                       |    <0.001 |
|                     gbi.bi                                                                                           |    <0.001 |
|                       g7ser_birst.rstbt                                                                              |    <0.001 |
|                       v7_bi_fifo.fblk                                                                                |    <0.001 |
|                         gextw[1].gnll_fifo.inst_extd                                                                 |    <0.001 |
|                           gonep.inst_prim                                                                            |    <0.001 |
|             GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID                                                            |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                                                                   |     0.001 |
|             GEN_REG_DIRECT_MODE.REGDIRECT_I                                                                          |    <0.001 |
|             I_DMA_REGISTER                                                                                           |    <0.001 |
|             LITE_READ_MUX_I                                                                                          |     0.000 |
|           GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                                                               |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I                                                                           |    <0.001 |
|             GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I                                                                        |    <0.001 |
|             GEN_CDC_FOR_ASYNC.SOF_CDC_I                                                                              |    <0.001 |
|           I_AXI_DMA_INTRPT                                                                                           |    <0.001 |
|           I_PRMRY_DATAMOVER                                                                                          |     0.003 |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                                        |     0.003 |
|               I_ADDR_CNTL                                                                                            |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                       |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                       DYNSHREG_F_I                                                                                   |    <0.001 |
|               I_CMD_STATUS                                                                                           |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                   |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                       DYNSHREG_F_I                                                                                   |    <0.001 |
|                 I_CMD_FIFO                                                                                           |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                       DYNSHREG_F_I                                                                                   |    <0.001 |
|               I_MSTR_PCC                                                                                             |     0.001 |
|               I_RD_DATA_CNTL                                                                                         |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                  |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                       DYNSHREG_F_I                                                                                   |    <0.001 |
|               I_RD_STATUS_CNTLR                                                                                      |    <0.001 |
|               I_RESET                                                                                                |    <0.001 |
|           I_RST_MODULE                                                                                               |    <0.001 |
|             GEN_RESET_FOR_MM2S.RESET_I                                                                               |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                                       |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                                      |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                                       |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                                     |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                                       |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                                      |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                                       |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                                     |    <0.001 |
|               GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                                   |    <0.001 |
|               GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                                   |    <0.001 |
|       axi_vdma_1                                                                                                     |     0.015 |
|         U0                                                                                                           |     0.015 |
|           AXI_LITE_REG_INTERFACE_I                                                                                   |     0.001 |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                            |     0.001 |
|               GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I                               |    <0.001 |
|           GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I                           |    <0.001 |
|           GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I                         |    <0.001 |
|           GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I                              |    <0.001 |
|           GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF                                              |    <0.001 |
|           GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR                                                                          |     0.002 |
|             I_CMDSTS                                                                                                 |    <0.001 |
|             I_SM                                                                                                     |    <0.001 |
|               GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF            |    <0.001 |
|             I_STS_MNGR                                                                                               |    <0.001 |
|             VIDEO_GENLOCK_I                                                                                          |    <0.001 |
|             VIDEO_REG_I                                                                                              |    <0.001 |
|               GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                                   |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I                                                                             |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I                                                                        |    <0.001 |
|             GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF                               |    <0.001 |
|             GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF                       |    <0.001 |
|             GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF                          |    <0.001 |
|             GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I                                      |    <0.001 |
|             GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO |    <0.001 |
|               fg_builtin_fifo_inst                                                                                   |    <0.001 |
|                 inst_fifo_gen                                                                                        |    <0.001 |
|                   gconvfifo.rf                                                                                       |    <0.001 |
|                     gbi.bi                                                                                           |    <0.001 |
|                       g7ser_birst.rstbt                                                                              |    <0.001 |
|                       v7_bi_fifo.fblk                                                                                |    <0.001 |
|                         gextw[1].gnll_fifo.inst_extd                                                                 |    <0.001 |
|                           gonep.inst_prim                                                                            |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I                                                                   |     0.001 |
|             GEN_REG_DIRECT_MODE.REGDIRECT_I                                                                          |    <0.001 |
|             I_DMA_REGISTER                                                                                           |    <0.001 |
|             LITE_READ_MUX_I                                                                                          |     0.000 |
|           GEN_SPRT_FOR_S2MM.S2MM_SOF_I                                                                               |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I                                                                           |    <0.001 |
|             GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I                                                                         |    <0.001 |
|             GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I                                                                        |    <0.001 |
|             GEN_CDC_FOR_ASYNC.SOF_CDC_I                                                                              |    <0.001 |
|           I_AXI_DMA_INTRPT                                                                                           |    <0.001 |
|           I_PRMRY_DATAMOVER                                                                                          |     0.009 |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                                        |     0.009 |
|               GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                                    |     0.002 |
|                 ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                                |    <0.001 |
|                 I_DATA_FIFO                                                                                          |     0.001 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                        |     0.001 |
|                     FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                |     0.001 |
|                       inst_fifo_gen                                                                                  |     0.001 |
|                         gconvfifo.rf                                                                                 |     0.001 |
|                           grf.rf                                                                                     |     0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                 |    <0.001 |
|                               gr1.rfwft                                                                              |    <0.001 |
|                               grss.rsts                                                                              |    <0.001 |
|                                 c1                                                                                   |     0.000 |
|                                 c2                                                                                   |    <0.001 |
|                               rpntr                                                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                 |    <0.001 |
|                               gwss.wsts                                                                              |    <0.001 |
|                                 c0                                                                                   |     0.000 |
|                                 c1                                                                                   |    <0.001 |
|                               wpntr                                                                                  |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                    |     0.001 |
|                               gbm.gbmg.gbmgb.ngecc.bmg                                                               |     0.001 |
|                                 inst_blk_mem_gen                                                                     |     0.001 |
|                                   gnativebmg.native_blk_mem_gen                                                      |     0.001 |
|                                     valid.cstr                                                                       |     0.001 |
|                                       ramloop[0].ram.r                                                               |    <0.001 |
|                                         prim_noinit.ram                                                              |    <0.001 |
|                                       ramloop[1].ram.r                                                               |    <0.001 |
|                                         prim_noinit.ram                                                              |    <0.001 |
|                 I_XD_FIFO                                                                                            |    <0.001 |
|                   NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                    |    <0.001 |
|                     FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                |    <0.001 |
|                       inst_fifo_gen                                                                                  |    <0.001 |
|                         gconvfifo.rf                                                                                 |    <0.001 |
|                           grf.rf                                                                                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                 |    <0.001 |
|                               grhf.rhf                                                                               |    <0.001 |
|                               grss.gdc.dc                                                                            |    <0.001 |
|                                 gsym_dc.dc                                                                           |    <0.001 |
|                               grss.rsts                                                                              |    <0.001 |
|                               rpntr                                                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                 |    <0.001 |
|                               gwss.wsts                                                                              |    <0.001 |
|                               wpntr                                                                                  |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                    |    <0.001 |
|                               gdm.dm                                                                                 |    <0.001 |
|                                 RAM_reg_0_7_0_5                                                                      |    <0.001 |
|                                 RAM_reg_0_7_12_12                                                                    |    <0.001 |
|                                 RAM_reg_0_7_6_11                                                                     |    <0.001 |
|               GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                                  |     0.002 |
|               GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                                 |     0.002 |
|                 GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                                   |     0.002 |
|                   I_MSSAI_SKID_BUF                                                                                   |    <0.001 |
|                   I_TSTRB_FIFO                                                                                       |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                         |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                               |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                      |    <0.001 |
|                         DYNSHREG_F_I                                                                                 |    <0.001 |
|                   SLICE_INSERTION                                                                                    |    <0.001 |
|                 I_DRE_CNTL_FIFO                                                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                       DYNSHREG_F_I                                                                                   |    <0.001 |
|               I_ADDR_CNTL                                                                                            |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                       |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                       DYNSHREG_F_I                                                                                   |    <0.001 |
|               I_CMD_STATUS                                                                                           |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                   |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                       DYNSHREG_F_I                                                                                   |    <0.001 |
|                 I_CMD_FIFO                                                                                           |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                       DYNSHREG_F_I                                                                                   |    <0.001 |
|               I_RESET                                                                                                |    <0.001 |
|               I_S2MM_MMAP_SKID_BUF                                                                                   |    <0.001 |
|               I_WR_DATA_CNTL                                                                                         |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                  |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                       DYNSHREG_F_I                                                                                   |    <0.001 |
|               I_WR_STATUS_CNTLR                                                                                      |    <0.001 |
|                 GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                       DYNSHREG_F_I                                                                                   |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                                                  |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                       DYNSHREG_F_I                                                                                   |    <0.001 |
|           I_RST_MODULE                                                                                               |    <0.001 |
|             GEN_RESET_FOR_S2MM.RESET_I                                                                               |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                                       |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                                      |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                                       |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                                     |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                                       |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                                      |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                                       |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                                     |    <0.001 |
|               GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                                   |    <0.001 |
|               GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                                   |    <0.001 |
|       processing_system7_0                                                                                           |     1.524 |
|         inst                                                                                                         |     1.524 |
|       v_axi4s_vid_out_0                                                                                              |    <0.001 |
|         inst                                                                                                         |    <0.001 |
|           out_coupler_i                                                                                              |    <0.001 |
|             bridge_async_fifo_2_i                                                                                    |    <0.001 |
|           out_sync_i                                                                                                 |    <0.001 |
|           vid_out_formatter_i                                                                                        |    <0.001 |
|       v_tc_1                                                                                                         |     0.003 |
|         U0                                                                                                           |     0.003 |
|           U_TC_TOP                                                                                                   |    <0.001 |
|             GEN_GENERATOR.U_TC_GEN                                                                                   |    <0.001 |
|           U_VIDEO_CTRL                                                                                               |     0.003 |
|             AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I                                                                      |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                                     |    <0.001 |
|                 I_DECODER                                                                                            |    <0.001 |
|             AXI4_LITE_INTERFACE.CORE_MUX0                                                                            |    <0.001 |
|             AXI4_LITE_INTERFACE.GENR_MUX0                                                                            |    <0.001 |
|             AXI4_LITE_INTERFACE.SYNC2PROCCLK_I                                                                       |    <0.001 |
|             AXI4_LITE_INTERFACE.SYNC2VIDCLK_I                                                                        |    <0.001 |
|       v_vid_in_axi4s_0                                                                                               |     0.002 |
|         inst                                                                                                         |     0.002 |
|           in_coupler_i                                                                                               |     0.002 |
|             in_bridge_async_fifo_2_i                                                                                 |     0.001 |
|           vid_in_formatter                                                                                           |    <0.001 |
+----------------------------------------------------------------------------------------------------------------------+-----------+


