/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  reg [5:0] _01_;
  wire celloutsig_0_0z;
  wire [14:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [30:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [15:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~(celloutsig_0_5z[2] & celloutsig_0_2z);
  assign celloutsig_1_1z = ~(celloutsig_1_0z & in_data[156]);
  assign celloutsig_1_2z = ~celloutsig_1_1z;
  assign celloutsig_1_3z = ~((in_data[125] | celloutsig_1_0z) & celloutsig_1_1z);
  assign celloutsig_0_3z = ~((in_data[46] | celloutsig_0_0z) & celloutsig_0_1z);
  assign celloutsig_1_15z = celloutsig_1_13z[19] | ~(celloutsig_1_10z);
  assign celloutsig_0_9z = celloutsig_0_7z | ~(celloutsig_0_8z);
  assign celloutsig_1_7z = celloutsig_1_5z | celloutsig_1_4z;
  assign celloutsig_1_11z = celloutsig_1_0z ^ celloutsig_1_4z;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 3'h0;
    else _00_ <= in_data[73:71];
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _01_ <= 6'h00;
    else _01_ <= { in_data[3:1], celloutsig_0_5z };
  assign celloutsig_0_5z = in_data[7:5] / { 1'h1, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_11z = celloutsig_0_5z == { celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_18z = celloutsig_1_13z[14:10] === { celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_2z };
  assign celloutsig_0_4z = { in_data[51:50], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z } >= { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[46:42] > in_data[25:21];
  assign celloutsig_0_7z = { in_data[6:2], celloutsig_0_2z } <= in_data[40:35];
  assign celloutsig_0_1z = in_data[26:3] || in_data[66:43];
  assign celloutsig_1_0z = in_data[145:139] || in_data[110:104];
  assign celloutsig_1_19z = { in_data[105:104], celloutsig_1_15z } < celloutsig_1_6z[10:8];
  assign celloutsig_0_15z = _01_ < { _01_[1:0], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z } < in_data[147:145];
  assign celloutsig_1_10z = in_data[184:172] < { in_data[110:99], celloutsig_1_0z };
  assign celloutsig_1_8z = celloutsig_1_3z & celloutsig_1_4z;
  assign celloutsig_0_8z = | { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, in_data[58:51], in_data[17:13], celloutsig_0_0z };
  assign celloutsig_0_2z = | { celloutsig_0_1z, in_data[58:51] };
  assign celloutsig_1_5z = ~^ { in_data[172:144], celloutsig_1_2z };
  assign celloutsig_1_12z = ~^ { celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_0_10z = { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_4z } <<< { celloutsig_0_5z[1:0], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_16z = { _00_[2:1], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_4z } <<< { in_data[42:39], celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_17z = { _01_[2:0], celloutsig_0_6z, _00_ } <<< { celloutsig_0_10z[5:0], celloutsig_0_15z };
  assign celloutsig_1_6z = { in_data[154:146], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z } <<< in_data[153:138];
  assign celloutsig_1_13z = { in_data[173:170], celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_10z } <<< { in_data[119:110], celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_2z };
  assign { out_data[128], out_data[96], out_data[37:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
