
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Dec  2 12:40:31 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source D:/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'Phat' on host 'desktop-lhbmr94' (Windows NT_amd64 version 10.0) on Mon Dec 02 12:40:31 +0700 2024
INFO: [HLS 200-10] In directory 'D:/UTE/Advanced_Topic/HW/RGB2Gray'
WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl
[2Kvitis_hls> [11C[2Kvitis_hls> s[12C[2Kvitis_hls> so[13C[2Kvitis_hls> sou[14C[2Kvitis_hls> sour[15C[2Kvitis_hls> sourc[16C[2Kvitis_hls> source[17C[2Kvitis_hls> source [18C[2Kvitis_hls> source r[19C[2Kvitis_hls> source ru[20C[2Kvitis_hls> source run[21C[2Kvitis_hls> source run_hls.tcl[29C
INFO: [HLS 200-1510] Running: open_project -reset rgb2gray.prj 
INFO: [HLS 200-10] Opening and resetting project 'D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj'.
INFO: [HLS 200-1510] Running: add_files D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.cpp -cflags -I C:/OpenCV-4.4.0/opencv/build/install/include -I D:/UTE/Advanced_Topic/HW/RGB2Gray -I D:/UTE/Advanced_Topic/HW/RGB2Gray/config -IC:/Vitis_Libraries/vision/L1/include -I ./ -D__SDSVHLS__ -std=c++14 -csimflags -DALLOW_EMPTY_HLS_STREAM_READS -I C:/OpenCV-4.4.0/opencv/build/install/include -I D:/UTE/Advanced_Topic/HW/RGB2Gray/config -IC:/Vitis_Libraries/vision/L1/include -I ./ -D__SDSVHLS__ -std=c++14 
INFO: [HLS 200-10] Adding design file 'D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray_tb.cpp -cflags -I C:/OpenCV-4.4.0/opencv/build/install/include -I D:/UTE/Advanced_Topic/HW/RGB2Gray -I D:/UTE/Advanced_Topic/HW/RGB2Gray/config -IC:/Vitis_Libraries/vision/L1/include -I ./ -D__SDSVHLS__ -std=c++14 -csimflags -DALLOW_EMPTY_HLS_STREAM_READS -I C:/OpenCV-4.4.0/opencv/build/install/include -I D:/UTE/Advanced_Topic/HW/RGB2Gray/config -IC:/Vitis_Libraries/vision/L1/include -I ./ -D__SDSVHLS__ -std=c++14 
INFO: [HLS 200-10] Adding test bench file 'D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray_tb.cpp' to the project
INFO: [HLS 200-1510] Running: set_top rgb2gray 
INFO: [HLS 200-1510] Running: open_solution -reset sol1 
INFO: [HLS 200-10] Creating and opening solution 'D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=true 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth 128 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -ldflags -L C:/OpenCV-4.4.0/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440 -argv D:/UTE/Advanced_Topic/HW/img/29.jpg 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../rgb2gray_tb.cpp in debug mode
   Compiling ../../../../rgb2gray.cpp in debug mode
   Generating csim.exe
In file included from ../../../../rgb2gray_tb.cpp:1:
In file included from D:/UTE/Advanced_Topic/HW/RGB2Gray/config/rgb2gray.h:4:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/ap_int.h:10:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_common.h:658:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_private.h:68:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/hls_half.h:26:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:19:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/hls_fpo.h:140:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:150:
D:/Xilinx/Vitis_HLS/2024.1/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
D:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
In file included from ../../../../rgb2gray.cpp:1:
In file included from D:/UTE/Advanced_Topic/HW/RGB2Gray/config/rgb2gray.h:4:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/ap_int.h:10:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_common.h:658:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_private.h:68:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/hls_half.h:26:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:19:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/hls_fpo.h:140:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:150:
D:/Xilinx/Vitis_HLS/2024.1/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
D:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
960720INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:05; Allocated memory: 0.797 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 228.586 MB.
INFO: [HLS 200-10] Analyzing design file 'rgb2gray.cpp' ... 
WARNING: [HLS 207-5541] 'factor' in '#pragma HLS array_reshape' is ignored (C:/Vitis_Libraries/vision/L1/include\common/xf_video_mem.hpp:759:47)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (rgb2gray.cpp:23:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file rgb2gray.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-471.html
WARNING: [HLS 207-5292] unused parameter 'src' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:517:30)
WARNING: [HLS 207-5292] unused parameter '_data' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:528:30)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:541:14)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:552:20)
WARNING: [HLS 207-5292] unused parameter 'stride' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1036:41)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1224:102)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1530:34)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.712 seconds; current allocated memory: 248.410 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,780 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 218 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 167 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 146 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 109 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 109 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 109 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 109 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 130 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 140 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-273] In function 'xf::cv::Mat<16, 960, 720, 1, 2>::Mat(int, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:670:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<0, 960, 720, 1, 2>::Mat(int, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:670:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<0, 960, 720, 1, 2>::init(int, int, bool)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:605:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<16, 960, 720, 1, 2>::init(int, int, bool)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:605:0)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<16, 960, 720, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<16, 960, 720, 1, 2>::Mat(int, int)' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:675:2)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 960, 720, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<0, 960, 720, 1, 2>::Mat(int, int)' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:675:2)
INFO: [HLS 214-131] Inlining function 'CalculateGRAY(unsigned char, unsigned char, unsigned char)' into 'void xf::cv::xfbgr2gray<16, 0, 960, 720, 1, 2, 2, 10, 1, 345600>(xf::cv::Mat<16, 960, 720, 1, 2>&, xf::cv::Mat<0, 960, 720, 1, 2>&, unsigned short, unsigned short)' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5594:12)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<16, 960, 720, 1, 2>::Mat(int, int)' into 'rgb2gray(ap_uint<24>*, ap_uint<8>*, int, int)' (rgb2gray.cpp:17:43)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 960, 720, 1, 2>::Mat(int, int)' into 'rgb2gray(ap_uint<24>*, ap_uint<8>*, int, int)' (rgb2gray.cpp:18:46)
INFO: [HLS 214-377] Adding 'dst' into disaggregation list because there's stream pragma applied on the struct field (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:468:5)
INFO: [HLS 214-377] Adding 'src' into disaggregation list because there's stream pragma applied on the struct field (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:468:5)
INFO: [HLS 214-377] Adding 'dst' into disaggregation list because there's stream pragma applied on the struct field (rgb2gray.cpp:21:9)
INFO: [HLS 214-377] Adding 'src' into disaggregation list because there's stream pragma applied on the struct field (rgb2gray.cpp:20:9)
INFO: [HLS 214-210] Disaggregating variable 'dst' (rgb2gray.cpp:18:46)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'src' (rgb2gray.cpp:17:43)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-291] Loop 'VITIS_LOOP_5590_1' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5590:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_147_1' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:147:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_5590_1' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5590:32) in function 'xf::cv::xfbgr2gray<16, 0, 960, 720, 1, 2, 2, 10, 1, 345600>' completely with a factor of 1 (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5566:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:147:23) in function 'ExtractUYVYPixels<10>' completely with a factor of 3 (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:142:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<24> xf::cv::Mat<16, 960, 720, 1, 2>::read<2, (void*)0>(int)' into 'void xf::cv::xfbgr2gray<16, 0, 960, 720, 1, 2, 2, 10, 1, 345600>(xf::cv::Mat<16, 960, 720, 1, 2>&, xf::cv::Mat<0, 960, 720, 1, 2>&, unsigned short, unsigned short)' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5566:0)
INFO: [HLS 214-178] Inlining function 'void ExtractUYVYPixels<10>(StreamType<10>::name, ap_uint<8>*)' into 'void xf::cv::xfbgr2gray<16, 0, 960, 720, 1, 2, 2, 10, 1, 345600>(xf::cv::Mat<16, 960, 720, 1, 2>&, xf::cv::Mat<0, 960, 720, 1, 2>&, unsigned short, unsigned short)' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5566:0)
INFO: [HLS 214-178] Inlining function 'saturate_cast(int, int)' into 'void xf::cv::xfbgr2gray<16, 0, 960, 720, 1, 2, 2, 10, 1, 345600>(xf::cv::Mat<16, 960, 720, 1, 2>&, xf::cv::Mat<0, 960, 720, 1, 2>&, unsigned short, unsigned short)' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5566:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<0, 960, 720, 1, 2>::write<2, (void*)0>(int, ap_uint<8>)' into 'void xf::cv::xfbgr2gray<16, 0, 960, 720, 1, 2, 2, 10, 1, 345600>(xf::cv::Mat<16, 960, 720, 1, 2>&, xf::cv::Mat<0, 960, 720, 1, 2>&, unsigned short, unsigned short)' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5566:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::xfbgr2gray<16, 0, 960, 720, 1, 2, 2, 10, 1, 345600>(xf::cv::Mat<16, 960, 720, 1, 2>&, xf::cv::Mat<0, 960, 720, 1, 2>&, unsigned short, unsigned short)' into 'void xf::cv::bgr2gray<16, 0, 960, 720, 1, 2, 2>(xf::cv::Mat<16, 960, 720, 1, 2>&, xf::cv::Mat<0, 960, 720, 1, 2>&)' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5611:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<16, 960, 720, 1, 2>::write<2, (void*)0>(int, ap_uint<24>)' into 'rgb2gray(ap_uint<24>*, ap_uint<8>*, int, int)' (rgb2gray.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<8> xf::cv::Mat<0, 960, 720, 1, 2>::read<2, (void*)0>(int)' into 'rgb2gray(ap_uint<24>*, ap_uint<8>*, int, int)' (rgb2gray.cpp:10:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_26_2> at rgb2gray.cpp:26:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_38_4> at rgb2gray.cpp:38:26 
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (rgb2gray.cpp:25:23)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_37_3'(rgb2gray.cpp:37:22) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (rgb2gray.cpp:37:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.058 seconds; current allocated memory: 250.129 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 250.129 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 255.598 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 258.062 MB.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_25_1_proc' (rgb2gray.cpp:25) to a process function for dataflow in function 'rgb2gray'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_37_3_proc' (rgb2gray.cpp:37) to a process function for dataflow in function 'rgb2gray'.
INFO: [XFORM 203-712] Applying dataflow to function 'rgb2gray' (rgb2gray.cpp:5:1), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'Block_entry.split_proc'
	 'Loop_VITIS_LOOP_25_1_proc'
	 'xf::cv::bgr2gray<16, 0, 960, 720, 1, 2, 2>'
	 'Loop_VITIS_LOOP_37_3_proc'.
INFO: [XFORM 203-11] Balancing expressions in function 'Block_entry.split_proc' (rgb2gray.cpp:23:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 281.219 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_3' (rgb2gray.cpp:37:22) in function 'Loop_VITIS_LOOP_37_3_proc'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_1' (rgb2gray.cpp:25:19) in function 'Loop_VITIS_LOOP_25_1_proc'.
WARNING: [HLS 200-1449] Process Loop_VITIS_LOOP_25_1_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 344.676 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rgb2gray' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_entry.split_proc' to 'Block_entry_split_proc'.
WARNING: [SYN 201-103] Legalizing function name 'bgr2gray<16, 0, 960, 720, 1, 2, 2>_Pipeline_columnloop' to 'bgr2gray_16_0_960_720_1_2_2_Pipeline_columnloop'.
WARNING: [SYN 201-103] Legalizing function name 'bgr2gray<16, 0, 960, 720, 1, 2, 2>' to 'bgr2gray_16_0_960_720_1_2_2_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 347.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 348.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_split_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 348.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 348.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_25_1_proc_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 349.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 349.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_25_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 349.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 349.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bgr2gray_16_0_960_720_1_2_2_Pipeline_columnloop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=GRAY) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'columnloop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'columnloop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 350.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 350.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bgr2gray_16_0_960_720_1_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 350.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 350.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_37_3_proc_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_3_VITIS_LOOP_38_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_37_3_VITIS_LOOP_38_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 350.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 350.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_37_3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 351.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 351.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rgb2gray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_Loop_VITIS_LOOP_37_3_proc_U0 (from entry_proc_U0 to Loop_VITIS_LOOP_37_3_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO src_rows (from Block_entry_split_proc_U0 to bgr2gray_16_0_960_720_1_2_2_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO src_cols (from Block_entry_split_proc_U0 to bgr2gray_16_0_960_720_1_2_2_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 351.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 351.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 353.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_split_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_split_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 354.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_25_1_proc_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_VITIS_LOOP_25_1_proc_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2' pipeline 'VITIS_LOOP_25_1_VITIS_LOOP_26_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_VITIS_LOOP_25_1_proc_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_VITIS_LOOP_25_1_proc_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_VITIS_LOOP_25_1_proc_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_VITIS_LOOP_25_1_proc_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_VITIS_LOOP_25_1_proc_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_VITIS_LOOP_25_1_proc_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_VITIS_LOOP_25_1_proc_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_VITIS_LOOP_25_1_proc_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_VITIS_LOOP_25_1_proc_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_VITIS_LOOP_25_1_proc_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_VITIS_LOOP_25_1_proc_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_VITIS_LOOP_25_1_proc_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_25_1_proc_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.383 seconds; current allocated memory: 355.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_25_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_10ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_25_1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 356.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bgr2gray_16_0_960_720_1_2_2_Pipeline_columnloop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bgr2gray_16_0_960_720_1_2_2_Pipeline_columnloop' pipeline 'columnloop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12ns_8ns_22ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_8ns_22ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bgr2gray_16_0_960_720_1_2_2_Pipeline_columnloop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 357.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bgr2gray_16_0_960_720_1_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bgr2gray_16_0_960_720_1_2_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 358.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_37_3_proc_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_VITIS_LOOP_37_3_proc_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4' pipeline 'VITIS_LOOP_37_3_VITIS_LOOP_38_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_VITIS_LOOP_37_3_proc_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_VITIS_LOOP_37_3_proc_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_VITIS_LOOP_37_3_proc_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_VITIS_LOOP_37_3_proc_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_VITIS_LOOP_37_3_proc_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_VITIS_LOOP_37_3_proc_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_VITIS_LOOP_37_3_proc_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_VITIS_LOOP_37_3_proc_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_VITIS_LOOP_37_3_proc_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_VITIS_LOOP_37_3_proc_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_VITIS_LOOP_37_3_proc_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_VITIS_LOOP_37_3_proc_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_VITIS_LOOP_37_3_proc_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_37_3_proc_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.388 seconds; current allocated memory: 359.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_37_3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_10ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_37_3_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 360.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rgb2gray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rgb2gray/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rgb2gray/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rgb2gray/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rgb2gray/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rgb2gray/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rgb2gray/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rgb2gray' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'rows', 'cols' and 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Bundling port 'input_r' and 'output_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rgb2gray'.
INFO: [RTMG 210-285] Implementing FIFO 'output_r_c_U(rgb2gray_fifo_w64_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_rows_U(rgb2gray_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_cols_U(rgb2gray_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'select_ln25_cast_loc_c14_channel_U(rgb2gray_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rows_cast_loc_c15_channel_U(rgb2gray_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_cast_loc_c16_channel_U(rgb2gray_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_data_U(rgb2gray_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'select_ln25_cast_loc_c_U(rgb2gray_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rows_cast_loc_c_U(rgb2gray_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_cast_loc_c_U(rgb2gray_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dst_data_U(rgb2gray_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_VITIS_LOOP_37_3_proc_U0_U(rgb2gray_start_for_Loop_VITIS_LOOP_37_3_proc_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.487 seconds; current allocated memory: 363.773 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.993 seconds; current allocated memory: 367.258 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.483 seconds; current allocated memory: 377.094 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for rgb2gray.
INFO: [VLOG 209-307] Generating Verilog RTL for rgb2gray.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:25; Allocated memory: 149.172 MB.
INFO: [HLS 200-1510] Running: cosim_design -ldflags -L C:/OpenCV-4.4.0/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440 -argv D:/UTE/Advanced_Topic/HW/img/29.jpg 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "D:/Xilinx/Vitis_HLS/2024.1/vcxx/libexec/clang++"
   Compiling rgb2gray_tb.cpp_pre.cpp.tb.cpp
   Compiling rgb2gray.cpp_pre.cpp.tb.cpp
   Compiling apatb_rgb2gray.cpp
   Compiling apatb_rgb2gray_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
960720INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

D:\UTE\Advanced_Topic\HW\RGB2Gray\rgb2gray.prj\sol1\sim\verilog>set PATH= 

D:\UTE\Advanced_Topic\HW\RGB2Gray\rgb2gray.prj\sol1\sim\verilog>call D:/Xilinx/Vivado/2024.1/bin/xelab xil_defaultlib.apatb_rgb2gray_top glbl -Oenable_linking_all_libraries  -prj rgb2gray.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_23 -L floating_point_v7_1_18 --lib "ieee_proposed=./ieee_proposed" -s rgb2gray  
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_rgb2gray_top glbl -Oenable_linking_all_libraries -prj rgb2gray.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_23 -L floating_point_v7_1_18 --lib ieee_proposed=./ieee_proposed -s rgb2gray 
Multi-threading is on. Using 22 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/sim/verilog/AESL_axi_master_gmem0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/sim/verilog/AESL_axi_master_gmem1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/sim/verilog/AESL_axi_slave_CONTROL_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CONTROL_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/sim/verilog/rgb2gray.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_rgb2gray_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/sim/verilog/rgb2gray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2gray
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/sim/verilog/rgb2gray_bgr2gray_16_0_960_720_1_2_2_Pipeline_columnloop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2gray_bgr2gray_16_0_960_720_1_2_2_Pipeline_columnloop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/sim/verilog/rgb2gray_bgr2gray_16_0_960_720_1_2_2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2gray_bgr2gray_16_0_960_720_1_2_2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/sim/verilog/rgb2gray_Block_entry_split_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2gray_Block_entry_split_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/sim/verilog/rgb2gray_CONTROL_BUS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2gray_CONTROL_BUS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/sim/verilog/rgb2gray_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2gray_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/sim/verilog/rgb2gray_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2gray_entry_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/sim/verilog/rgb2gray_fifo_w10_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2gray_fifo_w10_d2_S
INFO: [VRFC 10-311] analyzing module rgb2gray_fifo_w10_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/sim/verilog/rgb2gray_fifo_w10_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2gray_fifo_w10_d3_S
INFO: [VRFC 10-311] analyzing module rgb2gray_fifo_w10_d3_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/sim/verilog/rgb2gray_fifo_w24_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2gray_fifo_w24_d2_S
INFO: [VRFC 10-311] analyzing module rgb2gray_fifo_w24_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/sim/verilog/rgb2gray_fifo_w32_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2gray_fifo_w32_d3_S
INFO: [VRFC 10-311] analyzing module rgb2gray_fifo_w32_d3_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/sim/verilog/rgb2gray_fifo_w64_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2gray_fifo_w64_d2_S
INFO: [VRFC 10-311] analyzing module rgb2gray_fifo_w64_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/sim/verilog/rgb2gray_fifo_w64_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2gray_fifo_w64_d3_S
INFO: [VRFC 10-311] analyzing module rgb2gray_fifo_w64_d3_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/sim/verilog/rgb2gray_fifo_w64_d5_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2gray_fifo_w64_d5_S
INFO: [VRFC 10-311] analyzing module rgb2gray_fifo_w64_d5_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/sim/verilog/rgb2gray_fifo_w8_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2gray_fifo_w8_d2_S
INFO: [VRFC 10-311] analyzing module rgb2gray_fifo_w8_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/sim/verilog/rgb2gray_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2gray_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/sim/verilog/rgb2gray_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2gray_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module rgb2gray_gmem0_m_axi_load
INFO: [VRFC 10-311] analyzing module rgb2gray_gmem0_m_axi_store
INFO: [VRFC 10-311] analyzing module rgb2gray_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module rgb2gray_gmem0_m_axi_write
INFO: [VRFC 10-311] analyzing module rgb2gray_gmem0_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module rgb2gray_gmem0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module rgb2gray_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module rgb2gray_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module rgb2gray_gmem0_m_axi_srl
INFO: [VRFC 10-311] analyzing module rgb2gray_gmem0_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/sim/verilog/rgb2gray_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2gray_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module rgb2gray_gmem1_m_axi_load
INFO: [VRFC 10-311] analyzing module rgb2gray_gmem1_m_axi_store
INFO: [VRFC 10-311] analyzing module rgb2gray_gmem1_m_axi_read
INFO: [VRFC 10-311] analyzing module rgb2gray_gmem1_m_axi_write
INFO: [VRFC 10-311] analyzing module rgb2gray_gmem1_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module rgb2gray_gmem1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module rgb2gray_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module rgb2gray_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module rgb2gray_gmem1_m_axi_srl
INFO: [VRFC 10-311] analyzing module rgb2gray_gmem1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/sim/verilog/rgb2gray_Loop_VITIS_LOOP_25_1_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2gray_Loop_VITIS_LOOP_25_1_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/sim/verilog/rgb2gray_Loop_VITIS_LOOP_25_1_proc_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2gray_Loop_VITIS_LOOP_25_1_proc_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/sim/verilog/rgb2gray_Loop_VITIS_LOOP_37_3_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2gray_Loop_VITIS_LOOP_37_3_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/sim/verilog/rgb2gray_Loop_VITIS_LOOP_37_3_proc_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2gray_Loop_VITIS_LOOP_37_3_proc_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/sim/verilog/rgb2gray_mac_muladd_12ns_8ns_22ns_22_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2gray_mac_muladd_12ns_8ns_22ns_22_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module rgb2gray_mac_muladd_12ns_8ns_22ns_22_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/sim/verilog/rgb2gray_mac_muladd_15ns_8ns_22ns_23_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2gray_mac_muladd_15ns_8ns_22ns_23_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module rgb2gray_mac_muladd_15ns_8ns_22ns_23_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/sim/verilog/rgb2gray_mul_10ns_10ns_20_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2gray_mul_10ns_10ns_20_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/sim/verilog/rgb2gray_mul_20s_20s_20_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2gray_mul_20s_20s_20_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/sim/verilog/rgb2gray_mul_8ns_15ns_22_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2gray_mul_8ns_15ns_22_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/sim/verilog/rgb2gray_start_for_Loop_VITIS_LOOP_37_3_proc_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2gray_start_for_Loop_VITIS_LOOP_37_3_proc_U0
INFO: [VRFC 10-311] analyzing module rgb2gray_start_for_Loop_VITIS_LOOP_37_3_proc_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.rgb2gray_CONTROL_BUS_s_axi
Compiling module xil_defaultlib.rgb2gray_control_s_axi
Compiling module xil_defaultlib.rgb2gray_gmem0_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.rgb2gray_gmem0_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.rgb2gray_gmem0_m_axi_mem(MEM_STY...
Compiling module xil_defaultlib.rgb2gray_gmem0_m_axi_fifo(MEM_ST...
Compiling module xil_defaultlib.rgb2gray_gmem0_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.rgb2gray_gmem0_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.rgb2gray_gmem0_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.rgb2gray_gmem0_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.rgb2gray_gmem0_m_axi_store(NUM_W...
Compiling module xil_defaultlib.rgb2gray_gmem0_m_axi_mem(MEM_STY...
Compiling module xil_defaultlib.rgb2gray_gmem0_m_axi_fifo(MEM_ST...
Compiling module xil_defaultlib.rgb2gray_gmem0_m_axi_load(NUM_RE...
Compiling module xil_defaultlib.rgb2gray_gmem0_m_axi_reg_slice(D...
Compiling module xil_defaultlib.rgb2gray_gmem0_m_axi_burst_conve...
Compiling module xil_defaultlib.rgb2gray_gmem0_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.rgb2gray_gmem0_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.rgb2gray_gmem0_m_axi_reg_slice(D...
Compiling module xil_defaultlib.rgb2gray_gmem0_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.rgb2gray_gmem0_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.rgb2gray_gmem0_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.rgb2gray_gmem0_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.rgb2gray_gmem0_m_axi_throttle(CO...
Compiling module xil_defaultlib.rgb2gray_gmem0_m_axi_reg_slice(D...
Compiling module xil_defaultlib.rgb2gray_gmem0_m_axi_write(CONSE...
Compiling module xil_defaultlib.rgb2gray_gmem0_m_axi_reg_slice(D...
Compiling module xil_defaultlib.rgb2gray_gmem0_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.rgb2gray_gmem0_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.rgb2gray_gmem0_m_axi_read(C_USER...
Compiling module xil_defaultlib.rgb2gray_gmem0_m_axi(CONSERVATIV...
Compiling module xil_defaultlib.rgb2gray_gmem1_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.rgb2gray_gmem1_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.rgb2gray_gmem1_m_axi_mem(MEM_STY...
Compiling module xil_defaultlib.rgb2gray_gmem1_m_axi_fifo(MEM_ST...
Compiling module xil_defaultlib.rgb2gray_gmem1_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.rgb2gray_gmem1_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.rgb2gray_gmem1_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.rgb2gray_gmem1_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.rgb2gray_gmem1_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.rgb2gray_gmem1_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.rgb2gray_gmem1_m_axi_store(NUM_W...
Compiling module xil_defaultlib.rgb2gray_gmem1_m_axi_mem(MEM_STY...
Compiling module xil_defaultlib.rgb2gray_gmem1_m_axi_fifo(MEM_ST...
Compiling module xil_defaultlib.rgb2gray_gmem1_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.rgb2gray_gmem1_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.rgb2gray_gmem1_m_axi_reg_slice(D...
Compiling module xil_defaultlib.rgb2gray_gmem1_m_axi_load(NUM_RE...
Compiling module xil_defaultlib.rgb2gray_gmem1_m_axi_reg_slice(D...
Compiling module xil_defaultlib.rgb2gray_gmem1_m_axi_burst_conve...
Compiling module xil_defaultlib.rgb2gray_gmem1_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.rgb2gray_gmem1_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.rgb2gray_gmem1_m_axi_reg_slice(D...
Compiling module xil_defaultlib.rgb2gray_gmem1_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.rgb2gray_gmem1_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.rgb2gray_gmem1_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.rgb2gray_gmem1_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.rgb2gray_gmem1_m_axi_throttle(CO...
Compiling module xil_defaultlib.rgb2gray_gmem1_m_axi_reg_slice(D...
Compiling module xil_defaultlib.rgb2gray_gmem1_m_axi_write(CONSE...
Compiling module xil_defaultlib.rgb2gray_gmem1_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.rgb2gray_gmem1_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.rgb2gray_gmem1_m_axi_read(C_USER...
Compiling module xil_defaultlib.rgb2gray_gmem1_m_axi(CONSERVATIV...
Compiling module xil_defaultlib.rgb2gray_entry_proc
Compiling module xil_defaultlib.rgb2gray_mul_20s_20s_20_1_1(NUM_...
Compiling module xil_defaultlib.rgb2gray_Block_entry_split_proc
Compiling module xil_defaultlib.rgb2gray_flow_control_loop_pipe_...
Compiling module xil_defaultlib.rgb2gray_Loop_VITIS_LOOP_25_1_pr...
Compiling module xil_defaultlib.rgb2gray_mul_10ns_10ns_20_1_1(NU...
Compiling module xil_defaultlib.rgb2gray_Loop_VITIS_LOOP_25_1_pr...
Compiling module xil_defaultlib.rgb2gray_mul_8ns_15ns_22_1_1(NUM...
Compiling module xil_defaultlib.rgb2gray_mac_muladd_12ns_8ns_22n...
Compiling module xil_defaultlib.rgb2gray_mac_muladd_12ns_8ns_22n...
Compiling module xil_defaultlib.rgb2gray_mac_muladd_15ns_8ns_22n...
Compiling module xil_defaultlib.rgb2gray_mac_muladd_15ns_8ns_22n...
Compiling module xil_defaultlib.rgb2gray_bgr2gray_16_0_960_720_1...
Compiling module xil_defaultlib.rgb2gray_bgr2gray_16_0_960_720_1...
Compiling module xil_defaultlib.rgb2gray_Loop_VITIS_LOOP_37_3_pr...
Compiling module xil_defaultlib.rgb2gray_Loop_VITIS_LOOP_37_3_pr...
Compiling module xil_defaultlib.rgb2gray_fifo_w64_d5_S_ShiftReg
Compiling module xil_defaultlib.rgb2gray_fifo_w64_d5_S_default
Compiling module xil_defaultlib.rgb2gray_fifo_w32_d3_S_ShiftReg
Compiling module xil_defaultlib.rgb2gray_fifo_w32_d3_S_default
Compiling module xil_defaultlib.rgb2gray_fifo_w64_d2_S_ShiftReg
Compiling module xil_defaultlib.rgb2gray_fifo_w64_d2_S_default
Compiling module xil_defaultlib.rgb2gray_fifo_w10_d2_S_ShiftReg
Compiling module xil_defaultlib.rgb2gray_fifo_w10_d2_S_default
Compiling module xil_defaultlib.rgb2gray_fifo_w24_d2_S_ShiftReg
Compiling module xil_defaultlib.rgb2gray_fifo_w24_d2_S_default
Compiling module xil_defaultlib.rgb2gray_fifo_w64_d3_S_ShiftReg
Compiling module xil_defaultlib.rgb2gray_fifo_w64_d3_S_default
Compiling module xil_defaultlib.rgb2gray_fifo_w10_d3_S_ShiftReg
Compiling module xil_defaultlib.rgb2gray_fifo_w10_d3_S_default
Compiling module xil_defaultlib.rgb2gray_fifo_w8_d2_S_ShiftReg
Compiling module xil_defaultlib.rgb2gray_fifo_w8_d2_S_default
Compiling module xil_defaultlib.rgb2gray_start_for_Loop_VITIS_LO...
Compiling module xil_defaultlib.rgb2gray_start_for_Loop_VITIS_LO...
Compiling module xil_defaultlib.rgb2gray
Compiling module xil_defaultlib.AESL_axi_master_gmem0
Compiling module xil_defaultlib.AESL_axi_master_gmem1
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_axi_slave_CONTROL_BUS
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_2
Compiling module xil_defaultlib.df_fifo_intf_default
Compiling module xil_defaultlib.df_process_intf_default
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=3)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_rgb2gray_top
Compiling module work.glbl
Built simulation snapshot rgb2gray

****** xsim v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Dec  2 12:41:33 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/rgb2gray/xsim_script.tcl
# xsim {rgb2gray} -autoloadwcfg -tclbatch {rgb2gray.tcl}
Time resolution is 1 ps
source rgb2gray.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "6970545000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 6970605 ns : File "D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/sim/verilog/rgb2gray.autotb.v" Line 650
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 225.688 ; gain = 0.000
## quit
INFO: xsimkernel Simulation Memory Usage: 117812 KB (Peak: 117812 KB), Simulation CPU Usage: 10639 ms
INFO: [Common 17-206] Exiting xsim at Mon Dec  2 12:41:56 2024...
INFO: [COSIM 212-316] Starting C post checking ...
960720INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:00:51; Allocated memory: 17.520 MB.
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Dec  2 12:42:01 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/sol1_data.json outdir=D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/ip srcdir=D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1 sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/ip/misc
INFO: Copied 31 verilog file(s) to D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/ip/hdl/verilog
INFO: Copied 28 vhdl file(s) to D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/ip/drivers
INFO: Import ports from HDL: D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/ip/hdl/vhdl/rgb2gray.vhd (rgb2gray)
INFO: Add axi4lite interface s_axi_CONTROL_BUS
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.1/data/ip'.
INFO: Add axi4full interface m_axi_gmem0
INFO: Add axi4full interface m_axi_gmem1
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/ip/component.xml
INFO: Created IP archive D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/ip/xilinx_com_hls_rgb2gray_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Mon Dec  2 12:42:10 2024...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

D:\UTE\Advanced_Topic\HW\RGB2Gray\rgb2gray.prj\sol1\impl\verilog>D:/Xilinx/Vivado/2024.1/bin/vivado  -mode batch -source run_vivadosyn.tcl   || exit $? 

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Dec  2 12:42:12 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivadosyn.tcl
# source ./settings.tcl
## set top_module rgb2gray
## set language verilog
## set family zynq
## set device xc7z020
## set package -clg400
## set speed -1
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false 
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "10.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:rgb2gray:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl false
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project rgb2gray.prj
# dict set report_options hls_solution sol1
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options topmodule "rgb2gray"
# dict set report_options funcmodules {rgb2gray_entry_proc rgb2gray_Block_entry_split_proc rgb2gray_Loop_VITIS_LOOP_25_1_proc_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2 rgb2gray_Loop_VITIS_LOOP_25_1_proc rgb2gray_bgr2gray_16_0_960_720_1_2_2_Pipeline_columnloop rgb2gray_bgr2gray_16_0_960_720_1_2_2_s rgb2gray_Loop_VITIS_LOOP_37_3_proc_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 rgb2gray_Loop_VITIS_LOOP_37_3_proc}
# dict set report_options bindmodules {rgb2gray_mul_20s_20s_20_1_1 rgb2gray_flow_control_loop_pipe_sequential_init rgb2gray_mul_10ns_10ns_20_1_1 rgb2gray_mul_8ns_15ns_22_1_1 rgb2gray_mac_muladd_12ns_8ns_22ns_22_4_1 rgb2gray_mac_muladd_15ns_8ns_22ns_23_4_1 rgb2gray_fifo_w64_d5_S rgb2gray_fifo_w32_d3_S rgb2gray_fifo_w64_d2_S rgb2gray_fifo_w10_d2_S rgb2gray_fifo_w24_d2_S rgb2gray_fifo_w64_d3_S rgb2gray_fifo_w10_d3_S rgb2gray_fifo_w8_d2_S rgb2gray_start_for_Loop_VITIS_LOOP_37_3_proc_U0 rgb2gray_gmem0_m_axi rgb2gray_gmem1_m_axi rgb2gray_CONTROL_BUS_s_axi rgb2gray_control_s_axi}
# dict set report_options max_module_depth 7
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.1/data/ip'.
# create_bd_design bd_0
Wrote  : <D:\UTE\Advanced_Topic\HW\RGB2Gray\rgb2gray.prj\sol1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
INFO: Updating /s_axi_CONTROL_BUS CONFIG.ADDR_WIDTH to 32
INFO: Updating /s_axi_control CONFIG.ADDR_WIDTH to 32
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/hls_inst/s_axi_CONTROL_BUS/Reg' is being assigned into address space '/s_axi_CONTROL_BUS' at <0x0000_0000 [ 64K ]>.
Slave segment '/hls_inst/s_axi_control/Reg' is being assigned into address space '/s_axi_control' at <0x0000_0000 [ 64K ]>.
Slave segment '/m_axi_gmem0/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem0' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem1/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem1' at <0x44A0_0000 [ 64K ]>.
Wrote  : <D:\UTE\Advanced_Topic\HW\RGB2Gray\rgb2gray.prj\sol1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
Verilog Output written to : D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2024-12-02 12:42:26 +0700
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Dec  2 12:42:26 2024] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Mon Dec  2 12:42:26 2024] Launched synth_1...
Run output will be captured here: D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.runs/synth_1/runme.log
[Mon Dec  2 12:42:26 2024] Waiting for synth_1 to finish...


*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Dec  2 12:43:21 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.cache/ip 
Command: synth_design -top bd_0_wrapper -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30508
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1517.656 ; gain = 447.914
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [d:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [d:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.runs/synth_1/.Xil/Vivado-10512-DESKTOP-LHBMR94/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.runs/synth_1/.Xil/Vivado-10512-DESKTOP-LHBMR94/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [d:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [d:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1634.941 ; gain = 565.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1634.941 ; gain = 565.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1634.941 ; gain = 565.199
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1634.941 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [d:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/rgb2gray.xdc]
Finished Parsing XDC File [D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/rgb2gray.xdc]
Parsing XDC File [D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1646.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1646.781 ; gain = 0.020
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1646.781 ; gain = 577.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1646.781 ; gain = 577.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1646.781 ; gain = 577.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1646.781 ; gain = 577.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1646.781 ; gain = 577.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1646.781 ; gain = 577.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1646.781 ; gain = 577.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1646.781 ; gain = 577.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1646.781 ; gain = 577.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1646.781 ; gain = 577.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1646.781 ; gain = 577.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1646.781 ; gain = 577.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1646.781 ; gain = 577.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1646.781 ; gain = 577.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1646.781 ; gain = 577.039
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1646.781 ; gain = 565.199
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1646.781 ; gain = 577.039
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1646.781 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1646.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 9c067633
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1646.781 ; gain = 1008.816
INFO: [Common 17-1381] The checkpoint 'D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  2 12:43:51 2024...
[Mon Dec  2 12:43:52 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:01:26 . Memory (MB): peak = 942.090 ; gain = 0.000
TIMESTAMP: HLS-REPORT: synthesis open_run: 2024-12-02 12:43:52 +0700
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint 'd:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1134.223 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 154 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/rgb2gray.xdc]
Finished Parsing XDC File [D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/rgb2gray.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1275.391 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2024-12-02 12:43:55 +0700
INFO: HLS-REPORT: Running report: report_utilization -file ./report/rgb2gray_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/rgb2gray_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/rgb2gray_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/rgb2gray_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/rgb2gray_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/rgb2gray_failfast_synth.rpt
 -I- design metrics completed in 1 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 0 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 0 seconds
 -I- average fanout metrics completed in 1 seconds (0 modules)
 -I- non-FD high fanout nets completed in 0 seconds
 -I- path budgeting metrics completed in 0 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xc7z020clg400-1                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 4.29%  | OK     |
#  | FD                                                        | 50%       | 2.72%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 2.57%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP                                                       | 80%       | 2.73%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.71%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 1.72%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 998       | 104    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.92   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/report/rgb2gray_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 2 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2024-12-02 12:44:02 +0700
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2024-12-02 12:44:02 +0700
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2024-12-02 12:44:02 +0700
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2024-12-02 12:44:02 +0700
TIMESTAMP: HLS-REPORT: synth process timing paths: 2024-12-02 12:44:02 +0700
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2024-12-02 12:44:02 +0700
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2024-12-02 12:44:02 +0700
HLS EXTRACTION: synth area_totals:  0 53200 106400 220 280 0 0
HLS EXTRACTION: synth area_current: 0 2282 2890 6 2 0 447 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 53200 LUT 2282 AVAIL_FF 106400 FF 2890 AVAIL_DSP 220 DSP 6 AVAIL_BRAM 280 BRAM 2 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 447 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/report/verilog/rgb2gray_export.rpt


Implementation tool: Xilinx Vivado v.2024.1
Project:             rgb2gray.prj
Solution:            sol1
Device target:       xc7z020-clg400-1
Report date:         Mon Dec 02 12:44:04 +0700 2024

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           2282
FF:            2890
DSP:              6
BRAM:             2
URAM:             0
LATCH:            0
SRL:            447
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      6.542
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2024-12-02 12:44:04 +0700
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2024-12-02 12:44:04 +0700
INFO: [Common 17-206] Exiting Vivado at Mon Dec  2 12:44:04 2024...
INFO: [HLS 200-802] Generated output file rgb2gray.prj/sol1/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:02:08; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -flow impl -rtl verilog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Dec  2 12:44:09 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/sol1_data.json outdir=D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/ip srcdir=D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1 sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/ip/misc
INFO: Copied 32 verilog file(s) to D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/ip/hdl/verilog
INFO: Copied 28 vhdl file(s) to D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/ip/drivers
INFO: Import ports from HDL: D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/ip/hdl/vhdl/rgb2gray.vhd (rgb2gray)
INFO: Add axi4lite interface s_axi_CONTROL_BUS
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.1/data/ip'.
INFO: Add axi4full interface m_axi_gmem0
INFO: Add axi4full interface m_axi_gmem1
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/ip/component.xml
INFO: Created IP archive D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/ip/xilinx_com_hls_rgb2gray_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Mon Dec  2 12:44:17 2024...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

D:\UTE\Advanced_Topic\HW\RGB2Gray\rgb2gray.prj\sol1\impl\verilog>D:/Xilinx/Vivado/2024.1/bin/vivado  -mode batch -source run_vivado.tcl   || exit $? 

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Dec  2 12:44:19 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module rgb2gray
## set language verilog
## set family zynq
## set device xc7z020
## set package -clg400
## set speed -1
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false 
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "10.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:rgb2gray:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project rgb2gray.prj
# dict set report_options hls_solution sol1
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options topmodule "rgb2gray"
# dict set report_options funcmodules {rgb2gray_entry_proc rgb2gray_Block_entry_split_proc rgb2gray_Loop_VITIS_LOOP_25_1_proc_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2 rgb2gray_Loop_VITIS_LOOP_25_1_proc rgb2gray_bgr2gray_16_0_960_720_1_2_2_Pipeline_columnloop rgb2gray_bgr2gray_16_0_960_720_1_2_2_s rgb2gray_Loop_VITIS_LOOP_37_3_proc_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 rgb2gray_Loop_VITIS_LOOP_37_3_proc}
# dict set report_options bindmodules {rgb2gray_mul_20s_20s_20_1_1 rgb2gray_flow_control_loop_pipe_sequential_init rgb2gray_mul_10ns_10ns_20_1_1 rgb2gray_mul_8ns_15ns_22_1_1 rgb2gray_mac_muladd_12ns_8ns_22ns_22_4_1 rgb2gray_mac_muladd_15ns_8ns_22ns_23_4_1 rgb2gray_fifo_w64_d5_S rgb2gray_fifo_w32_d3_S rgb2gray_fifo_w64_d2_S rgb2gray_fifo_w10_d2_S rgb2gray_fifo_w24_d2_S rgb2gray_fifo_w64_d3_S rgb2gray_fifo_w10_d3_S rgb2gray_fifo_w8_d2_S rgb2gray_start_for_Loop_VITIS_LOOP_37_3_proc_U0 rgb2gray_gmem0_m_axi rgb2gray_gmem1_m_axi rgb2gray_CONTROL_BUS_s_axi rgb2gray_control_s_axi}
# dict set report_options max_module_depth 7
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.1/data/ip'.
# create_bd_design bd_0
Wrote  : <D:\UTE\Advanced_Topic\HW\RGB2Gray\rgb2gray.prj\sol1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
INFO: Updating /s_axi_CONTROL_BUS CONFIG.ADDR_WIDTH to 32
INFO: Updating /s_axi_control CONFIG.ADDR_WIDTH to 32
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/hls_inst/s_axi_CONTROL_BUS/Reg' is being assigned into address space '/s_axi_CONTROL_BUS' at <0x0000_0000 [ 64K ]>.
Slave segment '/hls_inst/s_axi_control/Reg' is being assigned into address space '/s_axi_control' at <0x0000_0000 [ 64K ]>.
Slave segment '/m_axi_gmem0/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem0' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem1/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem1' at <0x44A0_0000 [ 64K ]>.
Wrote  : <D:\UTE\Advanced_Topic\HW\RGB2Gray\rgb2gray.prj\sol1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
Verilog Output written to : D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2024-12-02 12:44:33 +0700
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Dec  2 12:44:33 2024] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Mon Dec  2 12:44:33 2024] Launched synth_1...
Run output will be captured here: D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.runs/synth_1/runme.log
[Mon Dec  2 12:44:33 2024] Waiting for synth_1 to finish...


*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Dec  2 12:45:32 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.cache/ip 
Command: synth_design -top bd_0_wrapper -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27796
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1517.078 ; gain = 446.934
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [d:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [d:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.runs/synth_1/.Xil/Vivado-31664-DESKTOP-LHBMR94/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.runs/synth_1/.Xil/Vivado-31664-DESKTOP-LHBMR94/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [d:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [d:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1633.934 ; gain = 563.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1633.934 ; gain = 563.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1633.934 ; gain = 563.789
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1633.934 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [d:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/rgb2gray.xdc]
Finished Parsing XDC File [D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/rgb2gray.xdc]
Parsing XDC File [D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1644.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1644.691 ; gain = 0.008
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1644.691 ; gain = 574.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1644.691 ; gain = 574.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1644.691 ; gain = 574.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1644.691 ; gain = 574.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1644.691 ; gain = 574.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1644.691 ; gain = 574.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1644.691 ; gain = 574.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1644.691 ; gain = 574.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1644.691 ; gain = 574.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1644.691 ; gain = 574.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1644.691 ; gain = 574.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1644.691 ; gain = 574.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1644.691 ; gain = 574.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1644.691 ; gain = 574.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1644.691 ; gain = 574.547
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 1644.691 ; gain = 563.789
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1644.691 ; gain = 574.547
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1644.691 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1644.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 9c067633
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 1644.691 ; gain = 1006.992
INFO: [Common 17-1381] The checkpoint 'D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  2 12:46:07 2024...
[Mon Dec  2 12:46:09 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:01:36 . Memory (MB): peak = 944.293 ; gain = 0.000
TIMESTAMP: HLS-REPORT: synthesis open_run: 2024-12-02 12:46:09 +0700
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint 'd:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1134.785 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 154 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/rgb2gray.xdc]
Finished Parsing XDC File [D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/rgb2gray.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1276.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2024-12-02 12:46:13 +0700
INFO: HLS-REPORT: Running report: report_utilization -file ./report/rgb2gray_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/rgb2gray_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/rgb2gray_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1809.633 ; gain = 533.434
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/rgb2gray_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/rgb2gray_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/rgb2gray_failfast_synth.rpt
 -I- design metrics completed in 1 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 0 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 0 seconds
 -I- average fanout metrics completed in 1 seconds (0 modules)
 -I- non-FD high fanout nets completed in 0 seconds
 -I- path budgeting metrics completed in 0 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xc7z020clg400-1                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 4.29%  | OK     |
#  | FD                                                        | 50%       | 2.72%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 2.57%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP                                                       | 80%       | 2.73%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.71%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 1.72%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 998       | 104    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.92   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/report/rgb2gray_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 2 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2024-12-02 12:46:20 +0700
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2024-12-02 12:46:20 +0700
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2024-12-02 12:46:20 +0700
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2024-12-02 12:46:20 +0700
TIMESTAMP: HLS-REPORT: synth process timing paths: 2024-12-02 12:46:20 +0700
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2024-12-02 12:46:20 +0700
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2024-12-02 12:46:20 +0700
HLS EXTRACTION: synth area_totals:  0 53200 106400 220 280 0 0
HLS EXTRACTION: synth area_current: 0 2282 2890 6 2 0 447 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 53200 LUT 2282 AVAIL_FF 106400 FF 2890 AVAIL_DSP 220 DSP 6 AVAIL_BRAM 280 BRAM 2 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 447 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/report/verilog/rgb2gray_export.rpt


Implementation tool: Xilinx Vivado v.2024.1
Project:             rgb2gray.prj
Solution:            sol1
Device target:       xc7z020-clg400-1
Report date:         Mon Dec 02 12:46:21 +0700 2024

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           2282
FF:            2890
DSP:              6
BRAM:             2
URAM:             0
LATCH:            0
SRL:            447
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      6.542
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2024-12-02 12:46:21 +0700
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1859.164 ; gain = 0.000
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Mon Dec  2 12:46:22 2024] Launched impl_1...
Run output will be captured here: D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.runs/impl_1/runme.log
[Mon Dec  2 12:46:22 2024] Waiting for impl_1 to finish...


*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Dec  2 12:46:30 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1063.895 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 154 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1170.316 ; gain = 0.930
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1738.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.1 (64-bit) build 5076996
open_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1738.398 ; gain = 1309.727
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.cache/ip 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.917 . Memory (MB): peak = 1778.664 ; gain = 29.691

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: f0e5fdf7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1778.664 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: f0e5fdf7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2130.066 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: f0e5fdf7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2130.066 ; gain = 0.000
Phase 1 Initialization | Checksum: f0e5fdf7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2130.066 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: f0e5fdf7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 2130.066 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: f0e5fdf7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 2130.066 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: f0e5fdf7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 2130.066 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 196917dbd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.234 . Memory (MB): peak = 2130.066 ; gain = 0.000
Retarget | Checksum: 196917dbd
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: ad1709bf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.257 . Memory (MB): peak = 2130.066 ; gain = 0.000
Constant propagation | Checksum: ad1709bf
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: f72d63c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.299 . Memory (MB): peak = 2130.066 ; gain = 0.000
Sweep | Checksum: f72d63c1
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: f72d63c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.336 . Memory (MB): peak = 2130.066 ; gain = 0.000
BUFG optimization | Checksum: f72d63c1
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: f72d63c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.348 . Memory (MB): peak = 2130.066 ; gain = 0.000
Shift Register Optimization | Checksum: f72d63c1
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: f72d63c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.361 . Memory (MB): peak = 2130.066 ; gain = 0.000
Post Processing Netlist | Checksum: f72d63c1
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: e9e3bfd8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.426 . Memory (MB): peak = 2130.066 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2130.066 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: e9e3bfd8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.433 . Memory (MB): peak = 2130.066 ; gain = 0.000
Phase 9 Finalization | Checksum: e9e3bfd8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.433 . Memory (MB): peak = 2130.066 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: e9e3bfd8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.435 . Memory (MB): peak = 2130.066 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: abe96d2d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2229.391 ; gain = 0.000
Ending Power Optimization Task | Checksum: abe96d2d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2229.391 ; gain = 99.324

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: abe96d2d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2229.391 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2229.391 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 14577db1a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2229.391 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2229.391 ; gain = 483.352
INFO: [Vivado 12-24828] Executing command : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2229.391 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2229.391 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 63c15ff7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2229.391 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2229.391 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6a9031be

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.407 . Memory (MB): peak = 2229.391 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 7aad32f6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2229.391 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 7aad32f6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2229.391 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 7aad32f6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2229.391 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 122da8f13

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2229.391 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 71165914

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2229.391 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 71165914

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2229.391 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 143d3fa50

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2229.391 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 134 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 62 nets or LUTs. Breaked 0 LUT, combined 62 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2229.391 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             62  |                    62  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             62  |                    62  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 655564a0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2229.391 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1303bc375

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2229.391 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1303bc375

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2229.391 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: cee02e2f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2229.391 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: bd27a7ec

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2229.391 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ce8b07d3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2229.391 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 8369c068

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2229.391 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 17d919ad8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2229.391 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 172fc10d2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2229.391 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 154267941

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2229.391 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 154267941

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2229.391 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18db095ba

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.591 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1fbcd9d2d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.221 . Memory (MB): peak = 2229.391 ; gain = 0.000
INFO: [Place 46-33] Processed net bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1baaebdf7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.465 . Memory (MB): peak = 2229.391 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 18db095ba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2229.391 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.591. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 12ed53f9c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2229.391 ; gain = 0.000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2229.391 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 12ed53f9c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2229.391 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12ed53f9c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2229.391 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 12ed53f9c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2229.391 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 12ed53f9c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2229.391 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2229.391 ; gain = 0.000

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2229.391 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ffd8a839

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2229.391 ; gain = 0.000
Ending Placer Task | Checksum: a9fbab71

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2229.391 ; gain = 0.000
73 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2229.391 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 2229.391 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2229.391 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2229.391 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.856 . Memory (MB): peak = 2229.391 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2229.391 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.224 . Memory (MB): peak = 2229.391 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2229.391 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2229.391 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2229.391 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.620 . Memory (MB): peak = 2229.391 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 2.591 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2229.391 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.321 . Memory (MB): peak = 2229.391 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2229.391 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2229.391 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2229.391 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2229.391 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.411 . Memory (MB): peak = 2229.391 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5da000c0 ConstDB: 0 ShapeSum: 366237c1 RouteDB: 15f972f0
WARNING: [Route 35-198] Port "m_axi_gmem0_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "m_axi_gmem1_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_awready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_awready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_wready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_wready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_arready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_arready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: cdd9c71a | NumContArr: 36f2bec3 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 28a1e7b17

Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 2335.422 ; gain = 106.031

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 28a1e7b17

Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 2335.422 ; gain = 106.031

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 28a1e7b17

Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 2335.422 ; gain = 106.031
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 27c403763

Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 2396.008 ; gain = 166.617
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.626  | TNS=0.000  | WHS=0.007  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3929
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3929
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 203924345

Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 2424.527 ; gain = 195.137

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 203924345

Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 2424.527 ; gain = 195.137

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2df4c60fd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 2424.527 ; gain = 195.137
Phase 4 Initial Routing | Checksum: 2df4c60fd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 2424.527 ; gain = 195.137

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 240
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.752  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 203f84a0d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2424.527 ; gain = 195.137
Phase 5 Rip-up And Reroute | Checksum: 203f84a0d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2424.527 ; gain = 195.137

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 203f84a0d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2424.527 ; gain = 195.137

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 203f84a0d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2424.527 ; gain = 195.137
Phase 6 Delay and Skew Optimization | Checksum: 203f84a0d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2424.527 ; gain = 195.137

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.752  | TNS=0.000  | WHS=0.049  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 27f538b48

Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2424.527 ; gain = 195.137
Phase 7 Post Hold Fix | Checksum: 27f538b48

Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2424.527 ; gain = 195.137

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.440406 %
  Global Horizontal Routing Utilization  = 0.578431 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 27f538b48

Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2424.527 ; gain = 195.137

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 27f538b48

Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2424.527 ; gain = 195.137

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 274260631

Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2424.527 ; gain = 195.137

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 274260631

Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2424.527 ; gain = 195.137

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.752  | TNS=0.000  | WHS=0.049  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 274260631

Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2424.527 ; gain = 195.137
Total Elapsed time in route_design: 22.314 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 11bb18063

Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2424.527 ; gain = 195.137
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 11bb18063

Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2424.527 ; gain = 195.137

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 2424.527 ; gain = 195.137
INFO: [Vivado 12-24828] Executing command : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
116 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2424.527 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2424.527 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.216 . Memory (MB): peak = 2424.527 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2424.527 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2424.527 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2424.527 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2424.527 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.291 . Memory (MB): peak = 2424.527 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon Dec  2 12:47:41 2024...
[Mon Dec  2 12:47:48 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:01:25 . Memory (MB): peak = 1869.199 ; gain = 0.000
TIMESTAMP: HLS-REPORT: implementation open_run: 2024-12-02 12:47:48 +0700
INFO: HLS-REPORT: Opening implementation design database: open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1872.758 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 154 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1966.355 ; gain = 1.582
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2072.996 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2072.996 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.174 . Memory (MB): peak = 2072.996 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2072.996 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2072.996 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.254 . Memory (MB): peak = 2072.996 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.255 . Memory (MB): peak = 2072.996 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2072.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

TIMESTAMP: HLS-REPORT: implementation generate_reports_vivado: 2024-12-02 12:47:49 +0700
INFO: HLS-REPORT: Running report: report_utilization -file ./report/rgb2gray_utilization_routed.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/rgb2gray_utilization_hierarchical_routed.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/rgb2gray_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: HLS-REPORT: Running report: report_route_status -file ./report/rgb2gray_status_routed.rpt
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/rgb2gray_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/rgb2gray_design_analysis_routed.rpt
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/rgb2gray_failfast_routed.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 0 seconds
 -I- average fanout metrics completed in 1 seconds (0 modules)
 -I- non-FD high fanout nets completed in 0 seconds
 -I- path budgeting metrics completed in 0 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xc7z020clg400-1                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 3.78%  | OK     |
#  | FD                                                        | 50%       | 2.72%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 1.38%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP                                                       | 80%       | 2.73%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.71%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 1.72%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 998       | 104    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.92   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/report/rgb2gray_failfast_routed.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 2 seconds
TIMESTAMP: HLS-REPORT: implementation gen_data_dict_vivado: 2024-12-02 12:47:53 +0700
TIMESTAMP: HLS-REPORT: impl extract_util_hier: 2024-12-02 12:47:53 +0700
TIMESTAMP: HLS-REPORT: impl get_cell_hier_data: 2024-12-02 12:47:53 +0700
TIMESTAMP: HLS-REPORT: impl get_timing_paths: 2024-12-02 12:47:53 +0700
TIMESTAMP: HLS-REPORT: impl process timing paths: 2024-12-02 12:47:53 +0700
TIMESTAMP: HLS-REPORT: impl get_all_vv_rpt_files: 2024-12-02 12:47:53 +0700
TIMESTAMP: HLS-REPORT: implementation write_reports_vivado: 2024-12-02 12:47:54 +0700
HLS EXTRACTION: impl area_totals:  13300 53200 106400 220 280 0 0
HLS EXTRACTION: impl area_current: 798 2013 2890 6 2 0 240 0 0 0
HLS EXTRACTION: impl resources_dict: AVAIL_SLICE 13300 SLICE 798 AVAIL_LUT 53200 LUT 2013 AVAIL_FF 106400 FF 2890 AVAIL_DSP 220 DSP 6 AVAIL_BRAM 280 BRAM 2 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 240 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/verilog/report/vivado_impl.xml
INFO: HLS-REPORT: generated D:/UTE/Advanced_Topic/HW/RGB2Gray/rgb2gray.prj/sol1/impl/report/verilog/rgb2gray_export.rpt


Implementation tool: Xilinx Vivado v.2024.1
Project:             rgb2gray.prj
Solution:            sol1
Device target:       xc7z020-clg400-1
Report date:         Mon Dec 02 12:47:54 +0700 2024

#=== Post-Implementation Resource usage ===
SLICE:          798
LUT:           2013
FF:            2890
DSP:              6
BRAM:             2
URAM:             0
LATCH:            0
SRL:            240
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      6.542
CP achieved post-implementation: 7.244
Timing met

TIMESTAMP: HLS-REPORT: implementation end: 2024-12-02 12:47:54 +0700
INFO: HLS-REPORT: impl run complete: worst setup slack (WNS)=2.756171, worst hold slack (WHS)=0.049418, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2024-12-02 12:47:54 +0700
INFO: [Common 17-206] Exiting Vivado at Mon Dec  2 12:47:54 2024...
INFO: [HLS 200-802] Generated output file rgb2gray.prj/sol1/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:03:50; Allocated memory: 2.375 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 1 seconds. Total elapsed time: 444.688 seconds; peak allocated memory: 397.379 MB.
