#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-V' '-sverilog' '+vc' '-cm' 'line+tgl' '-Mupdate' '-line' '-full64' '+vcs+vcdpluson' '-debug_pp' 'sys_defs.svh' 'ISA.svh' 'testbench/rob_testbench.sv' 'testbench/rob_print.c' 'synth/rob.vg' '/afs/umich.edu/class/eecs470/lib/verilog/lec25dscc25.v' '-o' 'syn_simv'  -static_dbgen_only -daidir=$1 2>&1
