`timescale 1ns / 1ps

module datamemory#(
    parameter DM_ADDRESS = 9 , // 9 bit address bus
    parameter DATA_W = 32      // 32 bit data bus
    )
    (
    input logic clk,           // Clock
	input logic MemRead ,      // Read signal from the control unit
    input logic MemWrite ,     // Write signal from the control unit

    input  logic [DM_ADDRESS-1:0] a ,   // Address bus (Read/Write address) = 9 LSB bits of the ALU output
    input  logic [DATA_W-1:0] wd    ,   // Write data bus
    output logic [DATA_W-1:0] rd        // Read data bus
    );
    
    logic [DATA_W-1:0] mem [(2**DM_ADDRESS)-1:0];     // Data memory array with capacity of 512 words with each word of size 32 bits
    
    always_comb 
        begin
            if (MemRead)       // Whenever MemRead is high, the data at mem[a] is read and stored in rd (Level Triggered)
                rd = mem[a];
        end
    
    always @(posedge clk)      // At postive edge of the clock, if MemWrite is high, wd is wrriten to mem[a] (Edge Triggered)
        begin
            if (MemWrite)
                mem[a] = wd;
        end

endmodule
