
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.366869                       # Number of seconds simulated
sim_ticks                                366869244000                       # Number of ticks simulated
final_tick                               911811456000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 117688                       # Simulator instruction rate (inst/s)
host_op_rate                                   122657                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               21587985                       # Simulator tick rate (ticks/s)
host_mem_usage                                3299720                       # Number of bytes of host memory used
host_seconds                                 16994.14                       # Real time elapsed on the host
sim_insts                                  2000000002                       # Number of instructions simulated
sim_ops                                    2084458404                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 911811456000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       134592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             135360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks           64                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total              64                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         2103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  1                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst         2093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data       366866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                368960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst         2093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             2093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks             174                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                  174                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks             174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst         2093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data       366866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               369134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2115                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          1                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2115                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 135360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  135360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                   64                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  320429435000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2115                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    1                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          235                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean           576                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   420.522208                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   295.840105                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127           44     18.72%     18.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191            8      3.40%     22.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255            3      1.28%     23.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319            3      1.28%     24.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383            5      2.13%     26.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            2      0.85%     27.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511            4      1.70%     29.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575            4      1.70%     31.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-639            3      1.28%     32.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-703            7      2.98%     35.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-767            2      0.85%     36.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-831          132     56.17%     92.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-895           18      7.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          235                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     44586500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                84242750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   10575000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     21081.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39831.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.31                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1880                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  151431680.06                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   806820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   428835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 8118180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         54088320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             21889710                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              4999200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       212688090                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        32836800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      87907031400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            88242887355                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.529532                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         321931700250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     10822250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      22946000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 366256290500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     85515500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      27273500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    466396250                       # Time in different power states
system.mem_ctrls_1.actEnergy                   871080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   462990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 6982920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         39336960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             16823550                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4013760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       187177170                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        10085280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      87933542280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            88199295990                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.410712                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         254885030250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      8662250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      16658000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 366385158500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     26269750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      22061500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    410434000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 911811456000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 911811456000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 911811456000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 911811456000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 911811456000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     3                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    911811456000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 911811456000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           5987921                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           458881523                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5988945                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.621429                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.243607                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.756393                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000238                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999762                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          461                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         949767977                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        949767977                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 911811456000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    329099271                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       329099271                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    128388022                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      128388022                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data           33                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            33                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1384                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1384                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1578                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1578                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    457487293                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        457487293                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    457487326                       # number of overall hits
system.cpu.dcache.overall_hits::total       457487326                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      4113525                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4113525                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     10285582                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10285582                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data          439                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          439                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          194                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          194                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     14399107                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       14399107                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     14399546                       # number of overall misses
system.cpu.dcache.overall_misses::total      14399546                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  43683134500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  43683134500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 107013191444                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 107013191444                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      2522000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      2522000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 150696325944                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 150696325944                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 150696325944                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 150696325944                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    333212796                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    333212796                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    138673604                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    138673604                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data          472                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          472                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1578                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1578                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    471886400                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    471886400                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    471886872                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    471886872                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.012345                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012345                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.074171                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.074171                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.930085                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.930085                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.122940                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.122940                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.030514                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030514                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.030515                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030515                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 10619.392006                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10619.392006                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 10404.194089                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 10404.194089                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 10465.671652                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10465.671652                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 10465.352584                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10465.352584                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       166569                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             18827                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.847347                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      5983804                       # number of writebacks
system.cpu.dcache.writebacks::total           5983804                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      1398472                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1398472                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      7013129                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      7013129                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      8411601                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      8411601                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      8411601                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      8411601                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      2715053                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2715053                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      3272453                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      3272453                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data          221                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          221                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          194                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          194                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      5987506                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5987506                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      5987727                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5987727                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  32831854500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  32831854500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  40500101919                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  40500101919                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data      2652000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2652000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      2328000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      2328000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  73331956419                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  73331956419                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  73334608419                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  73334608419                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.008148                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008148                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.023598                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023598                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.468220                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.468220                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.122940                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.122940                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.012688                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012688                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.012689                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012689                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 12092.528028                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12092.528028                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 12376.068325                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12376.068325                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data        12000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        12000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 12247.496106                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12247.496106                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 12247.486971                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12247.486971                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 911811456000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                18                       # number of replacements
system.cpu.icache.tags.tagsinuse                  473                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1257729751                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               491                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2561567.720978                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   460.092421                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst    12.907579                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.898618                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.025210                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.923828                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          473                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          473                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.923828                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         426025298                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        426025298                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 911811456000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    213012620                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       213012620                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    213012620                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        213012620                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    213012620                       # number of overall hits
system.cpu.icache.overall_hits::total       213012620                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           20                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            20                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           20                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             20                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           20                       # number of overall misses
system.cpu.icache.overall_misses::total            20                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      6463000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6463000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      6463000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6463000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      6463000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6463000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    213012640                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    213012640                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    213012640                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    213012640                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    213012640                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    213012640                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst       323150                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total       323150                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst       323150                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total       323150                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst       323150                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total       323150                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          139                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    69.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           18                       # number of writebacks
system.cpu.icache.writebacks::total                18                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           18                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           18                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           18                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           18                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      5638500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5638500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      5638500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5638500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      5638500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5638500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst       313250                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total       313250                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst       313250                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total       313250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst       313250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total       313250                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 911811456000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                        48                       # number of replacements
system.l2.tags.tagsinuse                 27465.294233                       # Cycle average of tags in use
system.l2.tags.total_refs                    27954613                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     28942                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    965.883940                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.315013                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        761.207816                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      26048.428569                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst     8.249310                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   646.093525                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.023230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.794935                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000252                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.019717                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.838174                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         28894                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        28894                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.881775                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  95799733                       # Number of tag accesses
system.l2.tags.data_accesses                 95799733                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 911811456000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      5983804                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5983804                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           18                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               18                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data      3271083                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3271083                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst            6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  6                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      2714735                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2714735                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst             6                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       5985818                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5985824                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            6                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      5985818                       # number of overall hits
system.l2.overall_hits::total                 5985824                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data         2098                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2098                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst           12                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               12                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               5                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         2103                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2115                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         2103                       # number of overall misses
system.l2.overall_misses::total                  2115                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data    172534500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     172534500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst      5546500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5546500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data      2882500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      2882500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      5546500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    175417000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        180963500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      5546500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    175417000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       180963500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      5983804                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5983804                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           18                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           18                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      3273181                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3273181                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst           18                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             18                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      2714740                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2714740                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           18                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      5987921                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5987939                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           18                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      5987921                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5987939                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.000641                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.000641                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.666667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.666667                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.000002                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000002                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.666667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.000351                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000353                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.666667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.000351                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000353                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 82237.607245                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82237.607245                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 462208.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 462208.333333                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data       576500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total       576500                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 462208.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 83412.743699                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85561.938534                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 462208.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 83412.743699                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85561.938534                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                    1                       # number of writebacks
system.l2.writebacks::total                         1                       # number of writebacks
system.l2.ReadExReq_mshr_misses::switch_cpus.data         2098                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2098                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst           12                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           12                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data            5                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total            5                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         2103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2115                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         2103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2115                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    151554500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    151554500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst      5426500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      5426500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data      2832500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      2832500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      5426500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    154387000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    159813500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      5426500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    154387000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    159813500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.000641                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.000641                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.666667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.000002                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.666667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.000351                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000353                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.666667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.000351                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000353                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 72237.607245                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72237.607245                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 452208.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 452208.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data       566500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total       566500                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 452208.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 73412.743699                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75561.938534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 452208.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 73412.743699                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75561.938534                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          2150                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           35                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 911811456000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 17                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict               34                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2098                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2098                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            17                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4265                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4265                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       135424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  135424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2115                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2115    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2115                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1077000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5775750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        44231253                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     41711974                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      9030445                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     35046335                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        32539059                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     92.845825                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS          389087                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            8                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            8                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted            5                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 911811456000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 911811456000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 911811456000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 911811456000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 911811456000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                733738488                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    221239368                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1205136933                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            44231253                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     32928146                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             503464771                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        18068384                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           15                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         213012640                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        789098                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    733738392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.711842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.346790                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        239331920     32.62%     32.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         83626414     11.40%     44.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         59922556      8.17%     52.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        350857502     47.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    733738392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.060282                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.642461                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        210602696                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      40931186                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         465047746                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       8411739                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        8745013                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     31822938                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        291957                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1196443079                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts      26191498                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        8745013                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        232071540                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         9854371                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        82480                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         451800926                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      31184051                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1155352269                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts      21353045                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         92504                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents           1174                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       22931450                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        5018042                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents          337                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1649019949                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    5753561612                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1689161019                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups      5541359                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1472293190                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        176726715                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         1822                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         1829                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          21761352                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    384983050                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    179494398                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     57261988                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      9565209                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1147659383                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         5290                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1120975774                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      5420888                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    105902149                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    270303011                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          553                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    733738392                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.527759                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.022156                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    130120550     17.73%     17.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    234716760     31.99%     49.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    233732554     31.86%     81.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    121885998     16.61%     98.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     13276967      1.81%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         5335      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          227      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            1      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    733738392                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        28603355     14.01%     14.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     14.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     14.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     14.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     14.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     14.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     14.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     14.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     14.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     14.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     14.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     14.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     14.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     14.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     14.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     14.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     14.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     14.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     14.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     14.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     14.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     14.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd          175      0.00%     14.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     14.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp         1946      0.00%     14.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            3      0.00%     14.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     14.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc           17      0.00%     14.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     14.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            2      0.00%     14.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     14.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead      134337716     65.80%     79.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      41212997     20.19%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     567917687     50.66%     50.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       868500      0.08%     50.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     50.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     50.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     50.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     50.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     50.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     50.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     50.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     50.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     50.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     50.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     50.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     50.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       922584      0.08%     50.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     50.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp      1005553      0.09%     50.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       389011      0.03%     50.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     50.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc      1276329      0.11%     51.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult       193690      0.02%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc         1089      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     51.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    374131528     33.38%     84.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    173032967     15.44%     99.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1232926      0.11%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite         3910      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1120975774                       # Type of FU issued
system.switch_cpus.iq.rate                   1.527759                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           204156211                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.182124                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3177177610                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1249335549                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1085277515                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads      8089426                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes      4235098                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      4003688                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1321086203                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses         4045782                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     28973054                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     39589965                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         6007                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         3842                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     11813615                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          155                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        66342                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        8745013                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         7625758                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       2053450                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1147664680                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     384983050                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    179494398                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1821                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents             21                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       2051701                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         3842                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      6040603                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      2739684                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      8780287                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1098730576                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     362247187                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     22245195                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     7                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            533489230                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         35091131                       # Number of branches executed
system.switch_cpus.iew.exec_stores          171242043                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.497442                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1089691050                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1089281203                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         702954169                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1166958094                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.484563                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.602382                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts     83409366                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         4737                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      8741266                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    717367894                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.452201                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.977961                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    304959540     42.51%     42.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    156337858     21.79%     64.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    137805206     19.21%     83.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     44164188      6.16%     89.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      6055737      0.84%     90.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     18303965      2.55%     93.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     10868529      1.52%     94.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     14615251      2.04%     96.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     24257620      3.38%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    717367894                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1041762498                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              513073853                       # Number of memory references committed
system.switch_cpus.commit.loads             345393076                       # Number of loads committed
system.switch_cpus.commit.membars                3156                       # Number of memory barriers committed
system.switch_cpus.commit.branches           33085834                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts            3917572                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         918163563                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       194859                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    524199180     50.32%     50.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       770265      0.07%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       883647      0.08%     50.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     50.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       979440      0.09%     50.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       388832      0.04%     50.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     50.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc      1272813      0.12%     50.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult       193641      0.02%     50.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc          827      0.00%     50.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     50.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    344218463     33.04%     83.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    167677578     16.10%     99.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1174613      0.11%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite         3199      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1041762498                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      24257620                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1818282099                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2266714269                       # The number of ROB writes
system.switch_cpus.timesIdled                       5                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                      96                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1041762498                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.733738                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.733738                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.362883                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.362883                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1582471740                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       668619369                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads           5387258                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          3493593                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4356706133                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        899614554                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads       561910035                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        2452799                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     11975878                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      5987933                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         1176                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             13                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           13                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 911811456000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2714758                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5983805                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           18                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4164                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3273181                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3273181                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            18                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2714740                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           54                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17963763                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17963817                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         2304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    766190400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              766192704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              48                       # Total snoops (count)
system.tol2bus.snoopTraffic                        64                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5987987                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000198                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014054                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5986804     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1183      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5987987                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11971761000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             27000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8981881500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
