PC: 2
Reg:
reg_op1: SIMD[00111100/1 00111000/0.5 00111110/1.5 00111110/1.5 10111100/-1 00111100/1 00111010/0.75 01000100/4 ]
reg_op2: SIMD[01000000/2 00111000/0.5 00111110/1.5 00111100/1 01000000/2 10111100/-1 00110110/0.375 00111100/1 ]
reg_res: SIMD[00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ]
reg_north_in: SIMD[00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ]
reg_south_in: SIMD[00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ]
reg_west_in: SIMD[00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ]
reg_east_in: SIMD[00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ]
reg_predicate: false
Sig:
wire_alu_out: None
wire_north_in: Some(SIMD[01000000/2 00111000/0.5 00111110/1.5 00111100/1 01000000/2 10111100/-1 00110110/0.375 00111100/1 ])
wire_south_in: None
wire_west_in: None
wire_east_in: None
wire_north_out: None
wire_south_out: None
wire_west_out: None
wire_east_out: None
Conf: operation: NOP 
switch_config: {
    Open -> predicate,
    Open -> south_out,
    Open -> west_out,
    Open -> north_out,
    Open -> east_out,
    NorthIn -> alu_op2,
    Open -> alu_op1,
};
input_register_bypass: {all};
input_register_write: {};
Previous op is load: Some(false)
