$date
	Thu Sep 15 14:27:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dfulladder_tb $end
$var wire 1 ! s2 $end
$var wire 1 " co2 $end
$var reg 1 # ci2 $end
$var reg 1 $ x2 $end
$var reg 1 % y2 $end
$scope module dfa $end
$var wire 1 # ci2 $end
$var wire 1 " co2 $end
$var wire 1 $ x2 $end
$var wire 1 % y2 $end
$var wire 1 & s2_1 $end
$var wire 1 ! s2 $end
$var wire 1 ' co2_2 $end
$var wire 1 ( co2_1 $end
$scope module stage0 $end
$var wire 1 ( c0 $end
$var wire 1 & s0 $end
$var wire 1 $ x0 $end
$var wire 1 % y0 $end
$upscope $end
$scope module stage1 $end
$var wire 1 ' c0 $end
$var wire 1 ! s0 $end
$var wire 1 & x0 $end
$var wire 1 # y0 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#20
1!
1#
#40
1&
0#
1%
#60
1"
1'
0!
1#
#80
0"
0'
1!
0#
0%
1$
#100
1"
1'
0!
1#
#120
0'
1(
0&
0#
1%
#140
1!
1#
#160
