Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: user_logic.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "user_logic.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "user_logic"
Output Format                      : NGC
Target Device                      : xc3s1000-5-ft256

---- Source Options
Top Module Name                    : user_logic
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "e:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Architecture proc_common_pkg of Entity proc_common_pkg is up to date.
Compiling vhdl file "//vboxsrv/w7_fpga_uni/Pr5/pcores/lcd_manager_v1_00_a/hdl/vhdl/user_logic.vhd" in Library lcd_manager_v1_00_a.
Architecture imp of Entity user_logic is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <user_logic> in library <lcd_manager_v1_00_a> (architecture <imp>) with generics.
	C_NUM_REG = 1
	C_SLV_DWIDTH = 32
	C_WRFIFO_DEPTH = 512


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <user_logic> in library <lcd_manager_v1_00_a> (Architecture <imp>).
	C_NUM_REG = 1
	C_SLV_DWIDTH = 32
	C_WRFIFO_DEPTH = 512
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:753 - "//vboxsrv/w7_fpga_uni/Pr5/pcores/lcd_manager_v1_00_a/hdl/vhdl/user_logic.vhd" line 193: Unconnected output port 'rw' of component 'lcd_controller'.
WARNING:Xst:2211 - "//vboxsrv/w7_fpga_uni/Pr5/pcores/lcd_manager_v1_00_a/hdl/vhdl/user_logic.vhd" line 193: Instantiating black box module <lcd_controller>.
Entity <user_logic> analyzed. Unit <user_logic> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <user_logic>.
    Related source file is "//vboxsrv/w7_fpga_uni/Pr5/pcores/lcd_manager_v1_00_a/hdl/vhdl/user_logic.vhd".
WARNING:Xst:647 - Input <Bus2IP_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_RdCE<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WFIFO2IP_AlmostEmpty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_WrCE<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <IP2WFIFO_RdMark> is never assigned.
WARNING:Xst:647 - Input <WFIFO2IP_Data<0:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WFIFO2IP_Occupancy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <IP2WFIFO_RdRelease> is never assigned.
WARNING:Xst:1306 - Output <IP2WFIFO_RdRestore> is never assigned.
    Found 1-bit register for signal <IP2WFIFO_RdReq>.
    Found 1-bit register for signal <currentStateLectura<0>>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <user_logic> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 2
 1-bit register                                        : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 2
 Flip-Flops                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <user_logic> ...

Mapping all equations...
WARNING:Xst:2036 - Inserting OBUF on port <e> driven by black box <lcd_controller>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <rs> driven by black box <lcd_controller>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <lcd_data<7>> driven by black box <lcd_controller>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <lcd_data<6>> driven by black box <lcd_controller>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <lcd_data<5>> driven by black box <lcd_controller>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <lcd_data<4>> driven by black box <lcd_controller>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <lcd_data<3>> driven by black box <lcd_controller>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <lcd_data<2>> driven by black box <lcd_controller>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <lcd_data<1>> driven by black box <lcd_controller>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <lcd_data<0>> driven by black box <lcd_controller>. Possible simulation mismatch.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block user_logic, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2
 Flip-Flops                                            : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : user_logic.ngr
Top Level Output File Name         : user_logic
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 134

Cell Usage :
# BELS                             : 3
#      GND                         : 1
#      LUT2                        : 1
#      LUT3                        : 1
# FlipFlops/Latches                : 2
#      FDR                         : 1
#      FDRSE                       : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 59
#      IBUF                        : 13
#      OBUF                        : 46
# Others                           : 1
#      lcd_controller              : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-5 

 Number of Slices:                        1  out of   7680     0%  
 Number of Slice Flip Flops:              2  out of  15360     0%  
 Number of 4 input LUTs:                  2  out of  15360     0%  
 Number of IOs:                         134
 Number of bonded IOBs:                  60  out of    173    34%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Bus2IP_Clk                         | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.547ns (Maximum Frequency: 281.936MHz)
   Minimum input arrival time before clock: 3.682ns
   Maximum output required time after clock: 6.216ns
   Maximum combinational path delay: 5.590ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Bus2IP_Clk'
  Clock period: 3.547ns (frequency: 281.936MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.547ns (Levels of Logic = 1)
  Source:            currentStateLectura_0 (FF)
  Destination:       currentStateLectura_0 (FF)
  Source Clock:      Bus2IP_Clk rising
  Destination Clock: Bus2IP_Clk rising

  Data Path: currentStateLectura_0 to currentStateLectura_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRSE:C->Q            2   0.626   0.804  currentStateLectura_0 (currentStateLectura_0)
     LUT3:I2->O            2   0.479   0.745  nextStateLectura_0_mux000011 (fifo_rdreq_cmb)
     FDRSE:S                   0.892          currentStateLectura_0
    ----------------------------------------
    Total                      3.547ns (1.997ns logic, 1.550ns route)
                                       (56.3% logic, 43.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Bus2IP_Clk'
  Total number of paths / destination ports: 7 / 5
-------------------------------------------------------------------------
Offset:              3.682ns (Levels of Logic = 2)
  Source:            WFIFO2IP_Empty (PAD)
  Destination:       currentStateLectura_0 (FF)
  Destination Clock: Bus2IP_Clk rising

  Data Path: WFIFO2IP_Empty to currentStateLectura_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.715   0.851  WFIFO2IP_Empty_IBUF (WFIFO2IP_Empty_IBUF)
     LUT3:I1->O            2   0.479   0.745  nextStateLectura_0_mux000011 (fifo_rdreq_cmb)
     FDRSE:S                   0.892          currentStateLectura_0
    ----------------------------------------
    Total                      3.682ns (2.086ns logic, 1.596ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Bus2IP_Clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              6.216ns (Levels of Logic = 1)
  Source:            IP2WFIFO_RdReq (FF)
  Destination:       IP2WFIFO_RdReq (PAD)
  Source Clock:      Bus2IP_Clk rising

  Data Path: IP2WFIFO_RdReq to IP2WFIFO_RdReq
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.626   0.681  IP2WFIFO_RdReq (IP2WFIFO_RdReq_OBUF)
     OBUF:I->O                 4.909          IP2WFIFO_RdReq_OBUF (IP2WFIFO_RdReq)
    ----------------------------------------
    Total                      6.216ns (5.535ns logic, 0.681ns route)
                                       (89.0% logic, 11.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 23 / 23
-------------------------------------------------------------------------
Delay:               5.590ns (Levels of Logic = 1)
  Source:            lcd_controller_i:e (PAD)
  Destination:       e (PAD)

  Data Path: lcd_controller_i:e to e
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    lcd_controller:e       1   0.000   0.681  lcd_controller_i (e_OBUF)
     OBUF:I->O                 4.909          e_OBUF (e)
    ----------------------------------------
    Total                      5.590ns (4.909ns logic, 0.681ns route)
                                       (87.8% logic, 12.2% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.31 secs
 
--> 

Total memory usage is 251548 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   24 (   0 filtered)
Number of infos    :    0 (   0 filtered)

