
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:21 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'grgov' on host 'finn_dev_grgov' (Linux_x86_64 version 5.8.0-41-generic) on Sat Jan 30 15:33:17 +0000 2021
INFO: [HLS 200-10] In directory '/workspace/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataWidthConverter_Batch_0_agkg4rks'
Sourcing Tcl script '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataWidthConverter_Batch_0_agkg4rks/hls_syn_StreamingDataWidthConverter_Batch_0.tcl'
HLS project: project_StreamingDataWidthConverter_Batch_0
HW source dir: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataWidthConverter_Batch_0_agkg4rks
INFO: [HLS 200-10] Creating and opening project '/workspace/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataWidthConverter_Batch_0_agkg4rks/project_StreamingDataWidthConverter_Batch_0'.
INFO: [HLS 200-10] Adding design file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataWidthConverter_Batch_0_agkg4rks/top_StreamingDataWidthConverter_Batch_0.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/workspace/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataWidthConverter_Batch_0_agkg4rks/project_StreamingDataWidthConverter_Batch_0/sol1'.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
WARNING: [XFORM 203-506] Disable code size check when do loop unroll.
WARNING: [ANALYSIS 214-1] Skip long-run-time warning caused by lots of load/store instructions.
WARNING: [HLS 200-483] The 'config_rtl -auto_prefix' command is deprecated and will be removed in a future release. Use 'config_rtl -module_auto_prefix' as its replacement.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataWidthConverter_Batch_0_agkg4rks/top_StreamingDataWidthConverter_Batch_0.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1661.020 ; gain = 1227.777 ; free physical = 1782 ; free virtual = 41208
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1661.020 ; gain = 1227.777 ; free physical = 1781 ; free virtual = 41207
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1661.020 ; gain = 1227.777 ; free physical = 1642 ; free virtual = 41069
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1661.020 ; gain = 1227.777 ; free physical = 1631 ; free virtual = 41059
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1661.020 ; gain = 1227.777 ; free physical = 1601 ; free virtual = 41029
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<8u, 24u, 3072u>' to 'StreamingDataWidthCo.1' (/workspace/finn-hlslib/streamtools.h:402:46)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1661.020 ; gain = 1227.777 ; free physical = 1588 ; free virtual = 41016
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'StreamingDataWidthConverter_Batch_0' ...
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.1' to 'StreamingDataWidthCo_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.44 seconds; current allocated memory: 161.419 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 161.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthConverter_Batch_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 161.677 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 161.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_1'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 162.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthConverter_Batch_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'StreamingDataWidthConverter_Batch_0/in0_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'StreamingDataWidthConverter_Batch_0/out_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'StreamingDataWidthConverter_Batch_0' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthConverter_Batch_0'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 162.749 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 199.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1661.020 ; gain = 1227.777 ; free physical = 3411 ; free virtual = 42840
INFO: [VHDL 208-304] Generating VHDL RTL for StreamingDataWidthConverter_Batch_0 with prefix StreamingDataWidthConverter_Batch_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for StreamingDataWidthConverter_Batch_0 with prefix StreamingDataWidthConverter_Batch_0_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:21 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Jan 30 15:34:08 2021...
INFO: [HLS 200-112] Total elapsed time: 52.61 seconds; peak allocated memory: 162.749 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Jan 30 15:34:09 2021...
