|LabB
CLOCK_50 => CLOCK_50.IN1
KEY[1] => KEY[1].IN1
KEY[2] => KEY[2].IN1
SW[15] => Mux0.IN7
SW[15] => Mux1.IN7
SW[15] => Mux2.IN7
SW[15] => Mux3.IN3
SW[15] => Mux4.IN3
SW[15] => Mux5.IN3
SW[15] => Mux6.IN3
SW[15] => Mux7.IN3
SW[15] => Mux8.IN7
SW[15] => Mux9.IN7
SW[15] => Mux10.IN7
SW[15] => Mux11.IN7
SW[15] => Mux12.IN2
SW[15] => Mux13.IN2
SW[15] => Mux14.IN2
SW[15] => Mux15.IN2
SW[16] => Mux0.IN6
SW[16] => Mux1.IN6
SW[16] => Mux2.IN6
SW[16] => Mux3.IN2
SW[16] => Mux4.IN2
SW[16] => Mux5.IN2
SW[16] => Mux6.IN2
SW[16] => Mux7.IN2
SW[16] => Mux8.IN6
SW[16] => Mux9.IN6
SW[16] => Mux10.IN6
SW[16] => Mux11.IN6
SW[16] => Mux12.IN1
SW[16] => Mux13.IN1
SW[16] => Mux14.IN1
SW[16] => Mux15.IN1
SW[17] => Mux0.IN5
SW[17] => Mux1.IN5
SW[17] => Mux2.IN5
SW[17] => Mux3.IN1
SW[17] => Mux4.IN1
SW[17] => Mux5.IN1
SW[17] => Mux6.IN1
SW[17] => Mux7.IN1
SW[17] => Mux8.IN5
SW[17] => Mux9.IN5
SW[17] => Mux10.IN5
SW[17] => Mux11.IN5
SW[17] => Mux12.IN0
SW[17] => Mux13.IN0
SW[17] => Mux14.IN0
SW[17] => Mux15.IN0
HEX0[6] <= HexHEXd:zero.port1
HEX0[5] <= HexHEXd:zero.port1
HEX0[4] <= HexHEXd:zero.port1
HEX0[3] <= HexHEXd:zero.port1
HEX0[2] <= HexHEXd:zero.port1
HEX0[1] <= HexHEXd:zero.port1
HEX0[0] <= HexHEXd:zero.port1
HEX1[6] <= HexHEXd:one.port1
HEX1[5] <= HexHEXd:one.port1
HEX1[4] <= HexHEXd:one.port1
HEX1[3] <= HexHEXd:one.port1
HEX1[2] <= HexHEXd:one.port1
HEX1[1] <= HexHEXd:one.port1
HEX1[0] <= HexHEXd:one.port1
HEX2[6] <= HexHEXd:two.port1
HEX2[5] <= HexHEXd:two.port1
HEX2[4] <= HexHEXd:two.port1
HEX2[3] <= HexHEXd:two.port1
HEX2[2] <= HexHEXd:two.port1
HEX2[1] <= HexHEXd:two.port1
HEX2[0] <= HexHEXd:two.port1
HEX3[6] <= HexHEXd:three.port1
HEX3[5] <= HexHEXd:three.port1
HEX3[4] <= HexHEXd:three.port1
HEX3[3] <= HexHEXd:three.port1
HEX3[2] <= HexHEXd:three.port1
HEX3[1] <= HexHEXd:three.port1
HEX3[0] <= HexHEXd:three.port1
HEX4[6] <= HexHEXd:four.port1
HEX4[5] <= HexHEXd:four.port1
HEX4[4] <= HexHEXd:four.port1
HEX4[3] <= HexHEXd:four.port1
HEX4[2] <= HexHEXd:four.port1
HEX4[1] <= HexHEXd:four.port1
HEX4[0] <= HexHEXd:four.port1
HEX5[6] <= HexHEXd:five.port1
HEX5[5] <= HexHEXd:five.port1
HEX5[4] <= HexHEXd:five.port1
HEX5[3] <= HexHEXd:five.port1
HEX5[2] <= HexHEXd:five.port1
HEX5[1] <= HexHEXd:five.port1
HEX5[0] <= HexHEXd:five.port1
HEX6[6] <= HexHEXd:siz.port1
HEX6[5] <= HexHEXd:siz.port1
HEX6[4] <= HexHEXd:siz.port1
HEX6[3] <= HexHEXd:siz.port1
HEX6[2] <= HexHEXd:siz.port1
HEX6[1] <= HexHEXd:siz.port1
HEX6[0] <= HexHEXd:siz.port1
HEX7[6] <= HexHEXd:seven.port1
HEX7[5] <= HexHEXd:seven.port1
HEX7[4] <= HexHEXd:seven.port1
HEX7[3] <= HexHEXd:seven.port1
HEX7[2] <= HexHEXd:seven.port1
HEX7[1] <= HexHEXd:seven.port1
HEX7[0] <= HexHEXd:seven.port1


|LabB|ButtonSyncReg:comb_3
Bis => Bi.DATAIN
Bo <= Bo.DB_MAX_OUTPUT_PORT_TYPE
Clk => Bi.CLK
Clk => State~1.DATAIN


|LabB|Processor:Test
clock => instructionMemory:rom.clock
clock => ram:readwrite.clock
clock => PC[0].CLK
clock => PC[1].CLK
clock => PC[2].CLK
clock => PC[3].CLK
clock => PC[4].CLK
clock => PC[5].CLK
clock => PC[6].CLK
clock => PC[7].CLK
clock => State~1.DATAIN
clock => RegisterFile:regs.Clk
reset => RegisterFile:regs.Rst
reset => Selector2.IN1
reset => NextState.load_2.DATAB
reset => NextState.decode.DATAB
reset => Selector1.IN1
reset => Selector0.IN2
IR_Out[0] <= instruction[0].DB_MAX_OUTPUT_PORT_TYPE
IR_Out[1] <= instruction[1].DB_MAX_OUTPUT_PORT_TYPE
IR_Out[2] <= instruction[2].DB_MAX_OUTPUT_PORT_TYPE
IR_Out[3] <= instruction[3].DB_MAX_OUTPUT_PORT_TYPE
IR_Out[4] <= instruction[4].DB_MAX_OUTPUT_PORT_TYPE
IR_Out[5] <= instruction[5].DB_MAX_OUTPUT_PORT_TYPE
IR_Out[6] <= instruction[6].DB_MAX_OUTPUT_PORT_TYPE
IR_Out[7] <= instruction[7].DB_MAX_OUTPUT_PORT_TYPE
IR_Out[8] <= instruction[8].DB_MAX_OUTPUT_PORT_TYPE
IR_Out[9] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
IR_Out[10] <= instruction[10].DB_MAX_OUTPUT_PORT_TYPE
IR_Out[11] <= instruction[11].DB_MAX_OUTPUT_PORT_TYPE
IR_Out[12] <= instruction[12].DB_MAX_OUTPUT_PORT_TYPE
IR_Out[13] <= instruction[13].DB_MAX_OUTPUT_PORT_TYPE
IR_Out[14] <= instruction[14].DB_MAX_OUTPUT_PORT_TYPE
IR_Out[15] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
PC_Out[0] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
PC_Out[1] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
PC_Out[2] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
PC_Out[3] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
PC_Out[4] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
state[0] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nextState[0] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
nextState[1] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
nextState[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
nextState[3] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ALU_A[0] <= ALU_A[0].DB_MAX_OUTPUT_PORT_TYPE
ALU_A[1] <= ALU_A[1].DB_MAX_OUTPUT_PORT_TYPE
ALU_A[2] <= ALU_A[2].DB_MAX_OUTPUT_PORT_TYPE
ALU_A[3] <= ALU_A[3].DB_MAX_OUTPUT_PORT_TYPE
ALU_A[4] <= ALU_A[4].DB_MAX_OUTPUT_PORT_TYPE
ALU_A[5] <= ALU_A[5].DB_MAX_OUTPUT_PORT_TYPE
ALU_A[6] <= ALU_A[6].DB_MAX_OUTPUT_PORT_TYPE
ALU_A[7] <= ALU_A[7].DB_MAX_OUTPUT_PORT_TYPE
ALU_A[8] <= ALU_A[8].DB_MAX_OUTPUT_PORT_TYPE
ALU_A[9] <= ALU_A[9].DB_MAX_OUTPUT_PORT_TYPE
ALU_A[10] <= ALU_A[10].DB_MAX_OUTPUT_PORT_TYPE
ALU_A[11] <= ALU_A[11].DB_MAX_OUTPUT_PORT_TYPE
ALU_A[12] <= ALU_A[12].DB_MAX_OUTPUT_PORT_TYPE
ALU_A[13] <= ALU_A[13].DB_MAX_OUTPUT_PORT_TYPE
ALU_A[14] <= ALU_A[14].DB_MAX_OUTPUT_PORT_TYPE
ALU_A[15] <= ALU_A[15].DB_MAX_OUTPUT_PORT_TYPE
ALU_B[0] <= ALU_B[0].DB_MAX_OUTPUT_PORT_TYPE
ALU_B[1] <= ALU_B[1].DB_MAX_OUTPUT_PORT_TYPE
ALU_B[2] <= ALU_B[2].DB_MAX_OUTPUT_PORT_TYPE
ALU_B[3] <= ALU_B[3].DB_MAX_OUTPUT_PORT_TYPE
ALU_B[4] <= ALU_B[4].DB_MAX_OUTPUT_PORT_TYPE
ALU_B[5] <= ALU_B[5].DB_MAX_OUTPUT_PORT_TYPE
ALU_B[6] <= ALU_B[6].DB_MAX_OUTPUT_PORT_TYPE
ALU_B[7] <= ALU_B[7].DB_MAX_OUTPUT_PORT_TYPE
ALU_B[8] <= ALU_B[8].DB_MAX_OUTPUT_PORT_TYPE
ALU_B[9] <= ALU_B[9].DB_MAX_OUTPUT_PORT_TYPE
ALU_B[10] <= ALU_B[10].DB_MAX_OUTPUT_PORT_TYPE
ALU_B[11] <= ALU_B[11].DB_MAX_OUTPUT_PORT_TYPE
ALU_B[12] <= ALU_B[12].DB_MAX_OUTPUT_PORT_TYPE
ALU_B[13] <= ALU_B[13].DB_MAX_OUTPUT_PORT_TYPE
ALU_B[14] <= ALU_B[14].DB_MAX_OUTPUT_PORT_TYPE
ALU_B[15] <= ALU_B[15].DB_MAX_OUTPUT_PORT_TYPE
ALU_Out[0] <= ALU:arithmaticAndLogic.port3
ALU_Out[1] <= ALU:arithmaticAndLogic.port3
ALU_Out[2] <= ALU:arithmaticAndLogic.port3
ALU_Out[3] <= ALU:arithmaticAndLogic.port3
ALU_Out[4] <= ALU:arithmaticAndLogic.port3
ALU_Out[5] <= ALU:arithmaticAndLogic.port3
ALU_Out[6] <= ALU:arithmaticAndLogic.port3
ALU_Out[7] <= ALU:arithmaticAndLogic.port3
ALU_Out[8] <= ALU:arithmaticAndLogic.port3
ALU_Out[9] <= ALU:arithmaticAndLogic.port3
ALU_Out[10] <= ALU:arithmaticAndLogic.port3
ALU_Out[11] <= ALU:arithmaticAndLogic.port3
ALU_Out[12] <= ALU:arithmaticAndLogic.port3
ALU_Out[13] <= ALU:arithmaticAndLogic.port3
ALU_Out[14] <= ALU:arithmaticAndLogic.port3
ALU_Out[15] <= ALU:arithmaticAndLogic.port3


|LabB|Processor:Test|instructionMemory:rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|LabB|Processor:Test|instructionMemory:rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_6va1:auto_generated.address_a[0]
address_a[1] => altsyncram_6va1:auto_generated.address_a[1]
address_a[2] => altsyncram_6va1:auto_generated.address_a[2]
address_a[3] => altsyncram_6va1:auto_generated.address_a[3]
address_a[4] => altsyncram_6va1:auto_generated.address_a[4]
address_a[5] => altsyncram_6va1:auto_generated.address_a[5]
address_a[6] => altsyncram_6va1:auto_generated.address_a[6]
address_a[7] => altsyncram_6va1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6va1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_6va1:auto_generated.q_a[0]
q_a[1] <= altsyncram_6va1:auto_generated.q_a[1]
q_a[2] <= altsyncram_6va1:auto_generated.q_a[2]
q_a[3] <= altsyncram_6va1:auto_generated.q_a[3]
q_a[4] <= altsyncram_6va1:auto_generated.q_a[4]
q_a[5] <= altsyncram_6va1:auto_generated.q_a[5]
q_a[6] <= altsyncram_6va1:auto_generated.q_a[6]
q_a[7] <= altsyncram_6va1:auto_generated.q_a[7]
q_a[8] <= altsyncram_6va1:auto_generated.q_a[8]
q_a[9] <= altsyncram_6va1:auto_generated.q_a[9]
q_a[10] <= altsyncram_6va1:auto_generated.q_a[10]
q_a[11] <= altsyncram_6va1:auto_generated.q_a[11]
q_a[12] <= altsyncram_6va1:auto_generated.q_a[12]
q_a[13] <= altsyncram_6va1:auto_generated.q_a[13]
q_a[14] <= altsyncram_6va1:auto_generated.q_a[14]
q_a[15] <= altsyncram_6va1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|LabB|Processor:Test|instructionMemory:rom|altsyncram:altsyncram_component|altsyncram_6va1:auto_generated
address_a[0] => altsyncram_2fc2:altsyncram1.address_a[0]
address_a[1] => altsyncram_2fc2:altsyncram1.address_a[1]
address_a[2] => altsyncram_2fc2:altsyncram1.address_a[2]
address_a[3] => altsyncram_2fc2:altsyncram1.address_a[3]
address_a[4] => altsyncram_2fc2:altsyncram1.address_a[4]
address_a[5] => altsyncram_2fc2:altsyncram1.address_a[5]
address_a[6] => altsyncram_2fc2:altsyncram1.address_a[6]
address_a[7] => altsyncram_2fc2:altsyncram1.address_a[7]
clock0 => altsyncram_2fc2:altsyncram1.clock0
q_a[0] <= altsyncram_2fc2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_2fc2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_2fc2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_2fc2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_2fc2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_2fc2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_2fc2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_2fc2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_2fc2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_2fc2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_2fc2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_2fc2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_2fc2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_2fc2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_2fc2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_2fc2:altsyncram1.q_a[15]


|LabB|Processor:Test|instructionMemory:rom|altsyncram:altsyncram_component|altsyncram_6va1:auto_generated|altsyncram_2fc2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE


|LabB|Processor:Test|instructionMemory:rom|altsyncram:altsyncram_component|altsyncram_6va1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|LabB|Processor:Test|instructionMemory:rom|altsyncram:altsyncram_component|altsyncram_6va1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|LabB|Processor:Test|instructionMemory:rom|altsyncram:altsyncram_component|altsyncram_6va1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|LabB|Processor:Test|instructionMemory:rom|altsyncram:altsyncram_component|altsyncram_6va1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|LabB|Processor:Test|ram:readwrite
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|LabB|Processor:Test|ram:readwrite|altsyncram:altsyncram_component
wren_a => altsyncram_r3i1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_r3i1:auto_generated.data_a[0]
data_a[1] => altsyncram_r3i1:auto_generated.data_a[1]
data_a[2] => altsyncram_r3i1:auto_generated.data_a[2]
data_a[3] => altsyncram_r3i1:auto_generated.data_a[3]
data_a[4] => altsyncram_r3i1:auto_generated.data_a[4]
data_a[5] => altsyncram_r3i1:auto_generated.data_a[5]
data_a[6] => altsyncram_r3i1:auto_generated.data_a[6]
data_a[7] => altsyncram_r3i1:auto_generated.data_a[7]
data_a[8] => altsyncram_r3i1:auto_generated.data_a[8]
data_a[9] => altsyncram_r3i1:auto_generated.data_a[9]
data_a[10] => altsyncram_r3i1:auto_generated.data_a[10]
data_a[11] => altsyncram_r3i1:auto_generated.data_a[11]
data_a[12] => altsyncram_r3i1:auto_generated.data_a[12]
data_a[13] => altsyncram_r3i1:auto_generated.data_a[13]
data_a[14] => altsyncram_r3i1:auto_generated.data_a[14]
data_a[15] => altsyncram_r3i1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_r3i1:auto_generated.address_a[0]
address_a[1] => altsyncram_r3i1:auto_generated.address_a[1]
address_a[2] => altsyncram_r3i1:auto_generated.address_a[2]
address_a[3] => altsyncram_r3i1:auto_generated.address_a[3]
address_a[4] => altsyncram_r3i1:auto_generated.address_a[4]
address_a[5] => altsyncram_r3i1:auto_generated.address_a[5]
address_a[6] => altsyncram_r3i1:auto_generated.address_a[6]
address_a[7] => altsyncram_r3i1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_r3i1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_r3i1:auto_generated.q_a[0]
q_a[1] <= altsyncram_r3i1:auto_generated.q_a[1]
q_a[2] <= altsyncram_r3i1:auto_generated.q_a[2]
q_a[3] <= altsyncram_r3i1:auto_generated.q_a[3]
q_a[4] <= altsyncram_r3i1:auto_generated.q_a[4]
q_a[5] <= altsyncram_r3i1:auto_generated.q_a[5]
q_a[6] <= altsyncram_r3i1:auto_generated.q_a[6]
q_a[7] <= altsyncram_r3i1:auto_generated.q_a[7]
q_a[8] <= altsyncram_r3i1:auto_generated.q_a[8]
q_a[9] <= altsyncram_r3i1:auto_generated.q_a[9]
q_a[10] <= altsyncram_r3i1:auto_generated.q_a[10]
q_a[11] <= altsyncram_r3i1:auto_generated.q_a[11]
q_a[12] <= altsyncram_r3i1:auto_generated.q_a[12]
q_a[13] <= altsyncram_r3i1:auto_generated.q_a[13]
q_a[14] <= altsyncram_r3i1:auto_generated.q_a[14]
q_a[15] <= altsyncram_r3i1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|LabB|Processor:Test|ram:readwrite|altsyncram:altsyncram_component|altsyncram_r3i1:auto_generated
address_a[0] => altsyncram_mf92:altsyncram1.address_a[0]
address_a[1] => altsyncram_mf92:altsyncram1.address_a[1]
address_a[2] => altsyncram_mf92:altsyncram1.address_a[2]
address_a[3] => altsyncram_mf92:altsyncram1.address_a[3]
address_a[4] => altsyncram_mf92:altsyncram1.address_a[4]
address_a[5] => altsyncram_mf92:altsyncram1.address_a[5]
address_a[6] => altsyncram_mf92:altsyncram1.address_a[6]
address_a[7] => altsyncram_mf92:altsyncram1.address_a[7]
clock0 => altsyncram_mf92:altsyncram1.clock0
data_a[0] => altsyncram_mf92:altsyncram1.data_a[0]
data_a[1] => altsyncram_mf92:altsyncram1.data_a[1]
data_a[2] => altsyncram_mf92:altsyncram1.data_a[2]
data_a[3] => altsyncram_mf92:altsyncram1.data_a[3]
data_a[4] => altsyncram_mf92:altsyncram1.data_a[4]
data_a[5] => altsyncram_mf92:altsyncram1.data_a[5]
data_a[6] => altsyncram_mf92:altsyncram1.data_a[6]
data_a[7] => altsyncram_mf92:altsyncram1.data_a[7]
data_a[8] => altsyncram_mf92:altsyncram1.data_a[8]
data_a[9] => altsyncram_mf92:altsyncram1.data_a[9]
data_a[10] => altsyncram_mf92:altsyncram1.data_a[10]
data_a[11] => altsyncram_mf92:altsyncram1.data_a[11]
data_a[12] => altsyncram_mf92:altsyncram1.data_a[12]
data_a[13] => altsyncram_mf92:altsyncram1.data_a[13]
data_a[14] => altsyncram_mf92:altsyncram1.data_a[14]
data_a[15] => altsyncram_mf92:altsyncram1.data_a[15]
q_a[0] <= altsyncram_mf92:altsyncram1.q_a[0]
q_a[1] <= altsyncram_mf92:altsyncram1.q_a[1]
q_a[2] <= altsyncram_mf92:altsyncram1.q_a[2]
q_a[3] <= altsyncram_mf92:altsyncram1.q_a[3]
q_a[4] <= altsyncram_mf92:altsyncram1.q_a[4]
q_a[5] <= altsyncram_mf92:altsyncram1.q_a[5]
q_a[6] <= altsyncram_mf92:altsyncram1.q_a[6]
q_a[7] <= altsyncram_mf92:altsyncram1.q_a[7]
q_a[8] <= altsyncram_mf92:altsyncram1.q_a[8]
q_a[9] <= altsyncram_mf92:altsyncram1.q_a[9]
q_a[10] <= altsyncram_mf92:altsyncram1.q_a[10]
q_a[11] <= altsyncram_mf92:altsyncram1.q_a[11]
q_a[12] <= altsyncram_mf92:altsyncram1.q_a[12]
q_a[13] <= altsyncram_mf92:altsyncram1.q_a[13]
q_a[14] <= altsyncram_mf92:altsyncram1.q_a[14]
q_a[15] <= altsyncram_mf92:altsyncram1.q_a[15]
wren_a => altsyncram_mf92:altsyncram1.wren_a


|LabB|Processor:Test|ram:readwrite|altsyncram:altsyncram_component|altsyncram_r3i1:auto_generated|altsyncram_mf92:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE


|LabB|Processor:Test|ram:readwrite|altsyncram:altsyncram_component|altsyncram_r3i1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|LabB|Processor:Test|ram:readwrite|altsyncram:altsyncram_component|altsyncram_r3i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|LabB|Processor:Test|ram:readwrite|altsyncram:altsyncram_component|altsyncram_r3i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|LabB|Processor:Test|ram:readwrite|altsyncram:altsyncram_component|altsyncram_r3i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|LabB|Processor:Test|RegisterFile:regs
Clk => Clk.IN16
Rst => Rst.IN16
W_en => W_en.IN1
W_Addr[0] => W_Addr[0].IN1
W_Addr[1] => W_Addr[1].IN1
W_Addr[2] => W_Addr[2].IN1
W_Addr[3] => W_Addr[3].IN1
W_Data[0] => W_Data[0].IN16
W_Data[1] => W_Data[1].IN16
W_Data[2] => W_Data[2].IN16
W_Data[3] => W_Data[3].IN16
W_Data[4] => W_Data[4].IN16
W_Data[5] => W_Data[5].IN16
W_Data[6] => W_Data[6].IN16
W_Data[7] => W_Data[7].IN16
W_Data[8] => W_Data[8].IN16
W_Data[9] => W_Data[9].IN16
W_Data[10] => W_Data[10].IN16
W_Data[11] => W_Data[11].IN16
W_Data[12] => W_Data[12].IN16
W_Data[13] => W_Data[13].IN16
W_Data[14] => W_Data[14].IN16
W_Data[15] => W_Data[15].IN16
Ra_Addr[0] => Ra_Addr[0].IN1
Ra_Addr[1] => Ra_Addr[1].IN1
Ra_Addr[2] => Ra_Addr[2].IN1
Ra_Addr[3] => Ra_Addr[3].IN1
Rb_Addr[0] => Rb_Addr[0].IN1
Rb_Addr[1] => Rb_Addr[1].IN1
Rb_Addr[2] => Rb_Addr[2].IN1
Rb_Addr[3] => Rb_Addr[3].IN1
Ra_en => Ra_en.IN1
Rb_en => Rb_en.IN1
Ra_Data[0] <= Ra_Data[0].DB_MAX_OUTPUT_PORT_TYPE
Ra_Data[1] <= Ra_Data[1].DB_MAX_OUTPUT_PORT_TYPE
Ra_Data[2] <= Ra_Data[2].DB_MAX_OUTPUT_PORT_TYPE
Ra_Data[3] <= Ra_Data[3].DB_MAX_OUTPUT_PORT_TYPE
Ra_Data[4] <= Ra_Data[4].DB_MAX_OUTPUT_PORT_TYPE
Ra_Data[5] <= Ra_Data[5].DB_MAX_OUTPUT_PORT_TYPE
Ra_Data[6] <= Ra_Data[6].DB_MAX_OUTPUT_PORT_TYPE
Ra_Data[7] <= Ra_Data[7].DB_MAX_OUTPUT_PORT_TYPE
Ra_Data[8] <= Ra_Data[8].DB_MAX_OUTPUT_PORT_TYPE
Ra_Data[9] <= Ra_Data[9].DB_MAX_OUTPUT_PORT_TYPE
Ra_Data[10] <= Ra_Data[10].DB_MAX_OUTPUT_PORT_TYPE
Ra_Data[11] <= Ra_Data[11].DB_MAX_OUTPUT_PORT_TYPE
Ra_Data[12] <= Ra_Data[12].DB_MAX_OUTPUT_PORT_TYPE
Ra_Data[13] <= Ra_Data[13].DB_MAX_OUTPUT_PORT_TYPE
Ra_Data[14] <= Ra_Data[14].DB_MAX_OUTPUT_PORT_TYPE
Ra_Data[15] <= Ra_Data[15].DB_MAX_OUTPUT_PORT_TYPE
Rb_Data[0] <= Rb_Data[0].DB_MAX_OUTPUT_PORT_TYPE
Rb_Data[1] <= Rb_Data[1].DB_MAX_OUTPUT_PORT_TYPE
Rb_Data[2] <= Rb_Data[2].DB_MAX_OUTPUT_PORT_TYPE
Rb_Data[3] <= Rb_Data[3].DB_MAX_OUTPUT_PORT_TYPE
Rb_Data[4] <= Rb_Data[4].DB_MAX_OUTPUT_PORT_TYPE
Rb_Data[5] <= Rb_Data[5].DB_MAX_OUTPUT_PORT_TYPE
Rb_Data[6] <= Rb_Data[6].DB_MAX_OUTPUT_PORT_TYPE
Rb_Data[7] <= Rb_Data[7].DB_MAX_OUTPUT_PORT_TYPE
Rb_Data[8] <= Rb_Data[8].DB_MAX_OUTPUT_PORT_TYPE
Rb_Data[9] <= Rb_Data[9].DB_MAX_OUTPUT_PORT_TYPE
Rb_Data[10] <= Rb_Data[10].DB_MAX_OUTPUT_PORT_TYPE
Rb_Data[11] <= Rb_Data[11].DB_MAX_OUTPUT_PORT_TYPE
Rb_Data[12] <= Rb_Data[12].DB_MAX_OUTPUT_PORT_TYPE
Rb_Data[13] <= Rb_Data[13].DB_MAX_OUTPUT_PORT_TYPE
Rb_Data[14] <= Rb_Data[14].DB_MAX_OUTPUT_PORT_TYPE
Rb_Data[15] <= Rb_Data[15].DB_MAX_OUTPUT_PORT_TYPE


|LabB|Processor:Test|RegisterFile:regs|GenericDecoder:WriteDecoder
Sel[0] => Decoder0.IN3
Sel[1] => Decoder0.IN2
Sel[2] => Decoder0.IN1
Sel[3] => Decoder0.IN0
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
X[0] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[4] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[5] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[6] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[7] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[8] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[9] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[10] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[11] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[12] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[13] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[14] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[15] <= X.DB_MAX_OUTPUT_PORT_TYPE


|LabB|Processor:Test|RegisterFile:regs|GenericDecoder:ReadADecoder
Sel[0] => Decoder0.IN3
Sel[1] => Decoder0.IN2
Sel[2] => Decoder0.IN1
Sel[3] => Decoder0.IN0
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
X[0] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[4] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[5] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[6] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[7] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[8] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[9] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[10] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[11] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[12] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[13] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[14] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[15] <= X.DB_MAX_OUTPUT_PORT_TYPE


|LabB|Processor:Test|RegisterFile:regs|GenericDecoder:ReadBDecoder
Sel[0] => Decoder0.IN3
Sel[1] => Decoder0.IN2
Sel[2] => Decoder0.IN1
Sel[3] => Decoder0.IN0
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
Ena => X.OUTPUTSELECT
X[0] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[4] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[5] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[6] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[7] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[8] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[9] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[10] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[11] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[12] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[13] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[14] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[15] <= X.DB_MAX_OUTPUT_PORT_TYPE


|LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[0].U
Clk => Q[0].CLK
Clk => Q[1].CLK
Clk => Q[2].CLK
Clk => Q[3].CLK
Clk => Q[4].CLK
Clk => Q[5].CLK
Clk => Q[6].CLK
Clk => Q[7].CLK
Clk => Q[8].CLK
Clk => Q[9].CLK
Clk => Q[10].CLK
Clk => Q[11].CLK
Clk => Q[12].CLK
Clk => Q[13].CLK
Clk => Q[14].CLK
Clk => Q[15].CLK
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
I[0] => Q.DATAB
I[1] => Q.DATAB
I[2] => Q.DATAB
I[3] => Q.DATAB
I[4] => Q.DATAB
I[5] => Q.DATAB
I[6] => Q.DATAB
I[7] => Q.DATAB
I[8] => Q.DATAB
I[9] => Q.DATAB
I[10] => Q.DATAB
I[11] => Q.DATAB
I[12] => Q.DATAB
I[13] => Q.DATAB
I[14] => Q.DATAB
I[15] => Q.DATAB
Oae => Qa[0].OE
Oae => Qa[1].OE
Oae => Qa[2].OE
Oae => Qa[3].OE
Oae => Qa[4].OE
Oae => Qa[5].OE
Oae => Qa[6].OE
Oae => Qa[7].OE
Oae => Qa[8].OE
Oae => Qa[9].OE
Oae => Qa[10].OE
Oae => Qa[11].OE
Oae => Qa[12].OE
Oae => Qa[13].OE
Oae => Qa[14].OE
Oae => Qa[15].OE
Obe => Qb[0].OE
Obe => Qb[1].OE
Obe => Qb[2].OE
Obe => Qb[3].OE
Obe => Qb[4].OE
Obe => Qb[5].OE
Obe => Qb[6].OE
Obe => Qb[7].OE
Obe => Qb[8].OE
Obe => Qb[9].OE
Obe => Qb[10].OE
Obe => Qb[11].OE
Obe => Qb[12].OE
Obe => Qb[13].OE
Obe => Qb[14].OE
Obe => Qb[15].OE
Qa[0] <= Qa[0].DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= Qa[1].DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= Qa[2].DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= Qa[3].DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= Qa[4].DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= Qa[5].DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= Qa[6].DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= Qa[7].DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= Qa[8].DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= Qa[9].DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= Qa[10].DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= Qa[11].DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= Qa[12].DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= Qa[13].DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= Qa[14].DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= Qa[15].DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= Qb[0].DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= Qb[1].DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= Qb[2].DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= Qb[3].DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= Qb[4].DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= Qb[5].DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= Qb[6].DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= Qb[7].DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= Qb[8].DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= Qb[9].DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= Qb[10].DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= Qb[11].DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= Qb[12].DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= Qb[13].DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= Qb[14].DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= Qb[15].DB_MAX_OUTPUT_PORT_TYPE


|LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[1].U
Clk => Q[0].CLK
Clk => Q[1].CLK
Clk => Q[2].CLK
Clk => Q[3].CLK
Clk => Q[4].CLK
Clk => Q[5].CLK
Clk => Q[6].CLK
Clk => Q[7].CLK
Clk => Q[8].CLK
Clk => Q[9].CLK
Clk => Q[10].CLK
Clk => Q[11].CLK
Clk => Q[12].CLK
Clk => Q[13].CLK
Clk => Q[14].CLK
Clk => Q[15].CLK
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
I[0] => Q.DATAB
I[1] => Q.DATAB
I[2] => Q.DATAB
I[3] => Q.DATAB
I[4] => Q.DATAB
I[5] => Q.DATAB
I[6] => Q.DATAB
I[7] => Q.DATAB
I[8] => Q.DATAB
I[9] => Q.DATAB
I[10] => Q.DATAB
I[11] => Q.DATAB
I[12] => Q.DATAB
I[13] => Q.DATAB
I[14] => Q.DATAB
I[15] => Q.DATAB
Oae => Qa[0].OE
Oae => Qa[1].OE
Oae => Qa[2].OE
Oae => Qa[3].OE
Oae => Qa[4].OE
Oae => Qa[5].OE
Oae => Qa[6].OE
Oae => Qa[7].OE
Oae => Qa[8].OE
Oae => Qa[9].OE
Oae => Qa[10].OE
Oae => Qa[11].OE
Oae => Qa[12].OE
Oae => Qa[13].OE
Oae => Qa[14].OE
Oae => Qa[15].OE
Obe => Qb[0].OE
Obe => Qb[1].OE
Obe => Qb[2].OE
Obe => Qb[3].OE
Obe => Qb[4].OE
Obe => Qb[5].OE
Obe => Qb[6].OE
Obe => Qb[7].OE
Obe => Qb[8].OE
Obe => Qb[9].OE
Obe => Qb[10].OE
Obe => Qb[11].OE
Obe => Qb[12].OE
Obe => Qb[13].OE
Obe => Qb[14].OE
Obe => Qb[15].OE
Qa[0] <= Qa[0].DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= Qa[1].DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= Qa[2].DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= Qa[3].DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= Qa[4].DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= Qa[5].DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= Qa[6].DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= Qa[7].DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= Qa[8].DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= Qa[9].DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= Qa[10].DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= Qa[11].DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= Qa[12].DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= Qa[13].DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= Qa[14].DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= Qa[15].DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= Qb[0].DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= Qb[1].DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= Qb[2].DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= Qb[3].DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= Qb[4].DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= Qb[5].DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= Qb[6].DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= Qb[7].DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= Qb[8].DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= Qb[9].DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= Qb[10].DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= Qb[11].DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= Qb[12].DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= Qb[13].DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= Qb[14].DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= Qb[15].DB_MAX_OUTPUT_PORT_TYPE


|LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[2].U
Clk => Q[0].CLK
Clk => Q[1].CLK
Clk => Q[2].CLK
Clk => Q[3].CLK
Clk => Q[4].CLK
Clk => Q[5].CLK
Clk => Q[6].CLK
Clk => Q[7].CLK
Clk => Q[8].CLK
Clk => Q[9].CLK
Clk => Q[10].CLK
Clk => Q[11].CLK
Clk => Q[12].CLK
Clk => Q[13].CLK
Clk => Q[14].CLK
Clk => Q[15].CLK
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
I[0] => Q.DATAB
I[1] => Q.DATAB
I[2] => Q.DATAB
I[3] => Q.DATAB
I[4] => Q.DATAB
I[5] => Q.DATAB
I[6] => Q.DATAB
I[7] => Q.DATAB
I[8] => Q.DATAB
I[9] => Q.DATAB
I[10] => Q.DATAB
I[11] => Q.DATAB
I[12] => Q.DATAB
I[13] => Q.DATAB
I[14] => Q.DATAB
I[15] => Q.DATAB
Oae => Qa[0].OE
Oae => Qa[1].OE
Oae => Qa[2].OE
Oae => Qa[3].OE
Oae => Qa[4].OE
Oae => Qa[5].OE
Oae => Qa[6].OE
Oae => Qa[7].OE
Oae => Qa[8].OE
Oae => Qa[9].OE
Oae => Qa[10].OE
Oae => Qa[11].OE
Oae => Qa[12].OE
Oae => Qa[13].OE
Oae => Qa[14].OE
Oae => Qa[15].OE
Obe => Qb[0].OE
Obe => Qb[1].OE
Obe => Qb[2].OE
Obe => Qb[3].OE
Obe => Qb[4].OE
Obe => Qb[5].OE
Obe => Qb[6].OE
Obe => Qb[7].OE
Obe => Qb[8].OE
Obe => Qb[9].OE
Obe => Qb[10].OE
Obe => Qb[11].OE
Obe => Qb[12].OE
Obe => Qb[13].OE
Obe => Qb[14].OE
Obe => Qb[15].OE
Qa[0] <= Qa[0].DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= Qa[1].DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= Qa[2].DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= Qa[3].DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= Qa[4].DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= Qa[5].DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= Qa[6].DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= Qa[7].DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= Qa[8].DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= Qa[9].DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= Qa[10].DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= Qa[11].DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= Qa[12].DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= Qa[13].DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= Qa[14].DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= Qa[15].DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= Qb[0].DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= Qb[1].DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= Qb[2].DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= Qb[3].DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= Qb[4].DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= Qb[5].DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= Qb[6].DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= Qb[7].DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= Qb[8].DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= Qb[9].DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= Qb[10].DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= Qb[11].DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= Qb[12].DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= Qb[13].DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= Qb[14].DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= Qb[15].DB_MAX_OUTPUT_PORT_TYPE


|LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[3].U
Clk => Q[0].CLK
Clk => Q[1].CLK
Clk => Q[2].CLK
Clk => Q[3].CLK
Clk => Q[4].CLK
Clk => Q[5].CLK
Clk => Q[6].CLK
Clk => Q[7].CLK
Clk => Q[8].CLK
Clk => Q[9].CLK
Clk => Q[10].CLK
Clk => Q[11].CLK
Clk => Q[12].CLK
Clk => Q[13].CLK
Clk => Q[14].CLK
Clk => Q[15].CLK
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
I[0] => Q.DATAB
I[1] => Q.DATAB
I[2] => Q.DATAB
I[3] => Q.DATAB
I[4] => Q.DATAB
I[5] => Q.DATAB
I[6] => Q.DATAB
I[7] => Q.DATAB
I[8] => Q.DATAB
I[9] => Q.DATAB
I[10] => Q.DATAB
I[11] => Q.DATAB
I[12] => Q.DATAB
I[13] => Q.DATAB
I[14] => Q.DATAB
I[15] => Q.DATAB
Oae => Qa[0].OE
Oae => Qa[1].OE
Oae => Qa[2].OE
Oae => Qa[3].OE
Oae => Qa[4].OE
Oae => Qa[5].OE
Oae => Qa[6].OE
Oae => Qa[7].OE
Oae => Qa[8].OE
Oae => Qa[9].OE
Oae => Qa[10].OE
Oae => Qa[11].OE
Oae => Qa[12].OE
Oae => Qa[13].OE
Oae => Qa[14].OE
Oae => Qa[15].OE
Obe => Qb[0].OE
Obe => Qb[1].OE
Obe => Qb[2].OE
Obe => Qb[3].OE
Obe => Qb[4].OE
Obe => Qb[5].OE
Obe => Qb[6].OE
Obe => Qb[7].OE
Obe => Qb[8].OE
Obe => Qb[9].OE
Obe => Qb[10].OE
Obe => Qb[11].OE
Obe => Qb[12].OE
Obe => Qb[13].OE
Obe => Qb[14].OE
Obe => Qb[15].OE
Qa[0] <= Qa[0].DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= Qa[1].DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= Qa[2].DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= Qa[3].DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= Qa[4].DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= Qa[5].DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= Qa[6].DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= Qa[7].DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= Qa[8].DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= Qa[9].DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= Qa[10].DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= Qa[11].DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= Qa[12].DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= Qa[13].DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= Qa[14].DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= Qa[15].DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= Qb[0].DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= Qb[1].DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= Qb[2].DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= Qb[3].DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= Qb[4].DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= Qb[5].DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= Qb[6].DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= Qb[7].DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= Qb[8].DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= Qb[9].DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= Qb[10].DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= Qb[11].DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= Qb[12].DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= Qb[13].DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= Qb[14].DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= Qb[15].DB_MAX_OUTPUT_PORT_TYPE


|LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[4].U
Clk => Q[0].CLK
Clk => Q[1].CLK
Clk => Q[2].CLK
Clk => Q[3].CLK
Clk => Q[4].CLK
Clk => Q[5].CLK
Clk => Q[6].CLK
Clk => Q[7].CLK
Clk => Q[8].CLK
Clk => Q[9].CLK
Clk => Q[10].CLK
Clk => Q[11].CLK
Clk => Q[12].CLK
Clk => Q[13].CLK
Clk => Q[14].CLK
Clk => Q[15].CLK
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
I[0] => Q.DATAB
I[1] => Q.DATAB
I[2] => Q.DATAB
I[3] => Q.DATAB
I[4] => Q.DATAB
I[5] => Q.DATAB
I[6] => Q.DATAB
I[7] => Q.DATAB
I[8] => Q.DATAB
I[9] => Q.DATAB
I[10] => Q.DATAB
I[11] => Q.DATAB
I[12] => Q.DATAB
I[13] => Q.DATAB
I[14] => Q.DATAB
I[15] => Q.DATAB
Oae => Qa[0].OE
Oae => Qa[1].OE
Oae => Qa[2].OE
Oae => Qa[3].OE
Oae => Qa[4].OE
Oae => Qa[5].OE
Oae => Qa[6].OE
Oae => Qa[7].OE
Oae => Qa[8].OE
Oae => Qa[9].OE
Oae => Qa[10].OE
Oae => Qa[11].OE
Oae => Qa[12].OE
Oae => Qa[13].OE
Oae => Qa[14].OE
Oae => Qa[15].OE
Obe => Qb[0].OE
Obe => Qb[1].OE
Obe => Qb[2].OE
Obe => Qb[3].OE
Obe => Qb[4].OE
Obe => Qb[5].OE
Obe => Qb[6].OE
Obe => Qb[7].OE
Obe => Qb[8].OE
Obe => Qb[9].OE
Obe => Qb[10].OE
Obe => Qb[11].OE
Obe => Qb[12].OE
Obe => Qb[13].OE
Obe => Qb[14].OE
Obe => Qb[15].OE
Qa[0] <= Qa[0].DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= Qa[1].DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= Qa[2].DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= Qa[3].DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= Qa[4].DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= Qa[5].DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= Qa[6].DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= Qa[7].DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= Qa[8].DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= Qa[9].DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= Qa[10].DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= Qa[11].DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= Qa[12].DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= Qa[13].DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= Qa[14].DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= Qa[15].DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= Qb[0].DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= Qb[1].DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= Qb[2].DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= Qb[3].DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= Qb[4].DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= Qb[5].DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= Qb[6].DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= Qb[7].DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= Qb[8].DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= Qb[9].DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= Qb[10].DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= Qb[11].DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= Qb[12].DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= Qb[13].DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= Qb[14].DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= Qb[15].DB_MAX_OUTPUT_PORT_TYPE


|LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[5].U
Clk => Q[0].CLK
Clk => Q[1].CLK
Clk => Q[2].CLK
Clk => Q[3].CLK
Clk => Q[4].CLK
Clk => Q[5].CLK
Clk => Q[6].CLK
Clk => Q[7].CLK
Clk => Q[8].CLK
Clk => Q[9].CLK
Clk => Q[10].CLK
Clk => Q[11].CLK
Clk => Q[12].CLK
Clk => Q[13].CLK
Clk => Q[14].CLK
Clk => Q[15].CLK
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
I[0] => Q.DATAB
I[1] => Q.DATAB
I[2] => Q.DATAB
I[3] => Q.DATAB
I[4] => Q.DATAB
I[5] => Q.DATAB
I[6] => Q.DATAB
I[7] => Q.DATAB
I[8] => Q.DATAB
I[9] => Q.DATAB
I[10] => Q.DATAB
I[11] => Q.DATAB
I[12] => Q.DATAB
I[13] => Q.DATAB
I[14] => Q.DATAB
I[15] => Q.DATAB
Oae => Qa[0].OE
Oae => Qa[1].OE
Oae => Qa[2].OE
Oae => Qa[3].OE
Oae => Qa[4].OE
Oae => Qa[5].OE
Oae => Qa[6].OE
Oae => Qa[7].OE
Oae => Qa[8].OE
Oae => Qa[9].OE
Oae => Qa[10].OE
Oae => Qa[11].OE
Oae => Qa[12].OE
Oae => Qa[13].OE
Oae => Qa[14].OE
Oae => Qa[15].OE
Obe => Qb[0].OE
Obe => Qb[1].OE
Obe => Qb[2].OE
Obe => Qb[3].OE
Obe => Qb[4].OE
Obe => Qb[5].OE
Obe => Qb[6].OE
Obe => Qb[7].OE
Obe => Qb[8].OE
Obe => Qb[9].OE
Obe => Qb[10].OE
Obe => Qb[11].OE
Obe => Qb[12].OE
Obe => Qb[13].OE
Obe => Qb[14].OE
Obe => Qb[15].OE
Qa[0] <= Qa[0].DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= Qa[1].DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= Qa[2].DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= Qa[3].DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= Qa[4].DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= Qa[5].DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= Qa[6].DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= Qa[7].DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= Qa[8].DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= Qa[9].DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= Qa[10].DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= Qa[11].DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= Qa[12].DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= Qa[13].DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= Qa[14].DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= Qa[15].DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= Qb[0].DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= Qb[1].DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= Qb[2].DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= Qb[3].DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= Qb[4].DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= Qb[5].DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= Qb[6].DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= Qb[7].DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= Qb[8].DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= Qb[9].DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= Qb[10].DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= Qb[11].DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= Qb[12].DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= Qb[13].DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= Qb[14].DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= Qb[15].DB_MAX_OUTPUT_PORT_TYPE


|LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[6].U
Clk => Q[0].CLK
Clk => Q[1].CLK
Clk => Q[2].CLK
Clk => Q[3].CLK
Clk => Q[4].CLK
Clk => Q[5].CLK
Clk => Q[6].CLK
Clk => Q[7].CLK
Clk => Q[8].CLK
Clk => Q[9].CLK
Clk => Q[10].CLK
Clk => Q[11].CLK
Clk => Q[12].CLK
Clk => Q[13].CLK
Clk => Q[14].CLK
Clk => Q[15].CLK
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
I[0] => Q.DATAB
I[1] => Q.DATAB
I[2] => Q.DATAB
I[3] => Q.DATAB
I[4] => Q.DATAB
I[5] => Q.DATAB
I[6] => Q.DATAB
I[7] => Q.DATAB
I[8] => Q.DATAB
I[9] => Q.DATAB
I[10] => Q.DATAB
I[11] => Q.DATAB
I[12] => Q.DATAB
I[13] => Q.DATAB
I[14] => Q.DATAB
I[15] => Q.DATAB
Oae => Qa[0].OE
Oae => Qa[1].OE
Oae => Qa[2].OE
Oae => Qa[3].OE
Oae => Qa[4].OE
Oae => Qa[5].OE
Oae => Qa[6].OE
Oae => Qa[7].OE
Oae => Qa[8].OE
Oae => Qa[9].OE
Oae => Qa[10].OE
Oae => Qa[11].OE
Oae => Qa[12].OE
Oae => Qa[13].OE
Oae => Qa[14].OE
Oae => Qa[15].OE
Obe => Qb[0].OE
Obe => Qb[1].OE
Obe => Qb[2].OE
Obe => Qb[3].OE
Obe => Qb[4].OE
Obe => Qb[5].OE
Obe => Qb[6].OE
Obe => Qb[7].OE
Obe => Qb[8].OE
Obe => Qb[9].OE
Obe => Qb[10].OE
Obe => Qb[11].OE
Obe => Qb[12].OE
Obe => Qb[13].OE
Obe => Qb[14].OE
Obe => Qb[15].OE
Qa[0] <= Qa[0].DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= Qa[1].DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= Qa[2].DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= Qa[3].DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= Qa[4].DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= Qa[5].DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= Qa[6].DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= Qa[7].DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= Qa[8].DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= Qa[9].DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= Qa[10].DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= Qa[11].DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= Qa[12].DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= Qa[13].DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= Qa[14].DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= Qa[15].DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= Qb[0].DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= Qb[1].DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= Qb[2].DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= Qb[3].DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= Qb[4].DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= Qb[5].DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= Qb[6].DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= Qb[7].DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= Qb[8].DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= Qb[9].DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= Qb[10].DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= Qb[11].DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= Qb[12].DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= Qb[13].DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= Qb[14].DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= Qb[15].DB_MAX_OUTPUT_PORT_TYPE


|LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[7].U
Clk => Q[0].CLK
Clk => Q[1].CLK
Clk => Q[2].CLK
Clk => Q[3].CLK
Clk => Q[4].CLK
Clk => Q[5].CLK
Clk => Q[6].CLK
Clk => Q[7].CLK
Clk => Q[8].CLK
Clk => Q[9].CLK
Clk => Q[10].CLK
Clk => Q[11].CLK
Clk => Q[12].CLK
Clk => Q[13].CLK
Clk => Q[14].CLK
Clk => Q[15].CLK
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
I[0] => Q.DATAB
I[1] => Q.DATAB
I[2] => Q.DATAB
I[3] => Q.DATAB
I[4] => Q.DATAB
I[5] => Q.DATAB
I[6] => Q.DATAB
I[7] => Q.DATAB
I[8] => Q.DATAB
I[9] => Q.DATAB
I[10] => Q.DATAB
I[11] => Q.DATAB
I[12] => Q.DATAB
I[13] => Q.DATAB
I[14] => Q.DATAB
I[15] => Q.DATAB
Oae => Qa[0].OE
Oae => Qa[1].OE
Oae => Qa[2].OE
Oae => Qa[3].OE
Oae => Qa[4].OE
Oae => Qa[5].OE
Oae => Qa[6].OE
Oae => Qa[7].OE
Oae => Qa[8].OE
Oae => Qa[9].OE
Oae => Qa[10].OE
Oae => Qa[11].OE
Oae => Qa[12].OE
Oae => Qa[13].OE
Oae => Qa[14].OE
Oae => Qa[15].OE
Obe => Qb[0].OE
Obe => Qb[1].OE
Obe => Qb[2].OE
Obe => Qb[3].OE
Obe => Qb[4].OE
Obe => Qb[5].OE
Obe => Qb[6].OE
Obe => Qb[7].OE
Obe => Qb[8].OE
Obe => Qb[9].OE
Obe => Qb[10].OE
Obe => Qb[11].OE
Obe => Qb[12].OE
Obe => Qb[13].OE
Obe => Qb[14].OE
Obe => Qb[15].OE
Qa[0] <= Qa[0].DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= Qa[1].DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= Qa[2].DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= Qa[3].DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= Qa[4].DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= Qa[5].DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= Qa[6].DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= Qa[7].DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= Qa[8].DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= Qa[9].DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= Qa[10].DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= Qa[11].DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= Qa[12].DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= Qa[13].DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= Qa[14].DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= Qa[15].DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= Qb[0].DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= Qb[1].DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= Qb[2].DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= Qb[3].DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= Qb[4].DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= Qb[5].DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= Qb[6].DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= Qb[7].DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= Qb[8].DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= Qb[9].DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= Qb[10].DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= Qb[11].DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= Qb[12].DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= Qb[13].DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= Qb[14].DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= Qb[15].DB_MAX_OUTPUT_PORT_TYPE


|LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[8].U
Clk => Q[0].CLK
Clk => Q[1].CLK
Clk => Q[2].CLK
Clk => Q[3].CLK
Clk => Q[4].CLK
Clk => Q[5].CLK
Clk => Q[6].CLK
Clk => Q[7].CLK
Clk => Q[8].CLK
Clk => Q[9].CLK
Clk => Q[10].CLK
Clk => Q[11].CLK
Clk => Q[12].CLK
Clk => Q[13].CLK
Clk => Q[14].CLK
Clk => Q[15].CLK
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
I[0] => Q.DATAB
I[1] => Q.DATAB
I[2] => Q.DATAB
I[3] => Q.DATAB
I[4] => Q.DATAB
I[5] => Q.DATAB
I[6] => Q.DATAB
I[7] => Q.DATAB
I[8] => Q.DATAB
I[9] => Q.DATAB
I[10] => Q.DATAB
I[11] => Q.DATAB
I[12] => Q.DATAB
I[13] => Q.DATAB
I[14] => Q.DATAB
I[15] => Q.DATAB
Oae => Qa[0].OE
Oae => Qa[1].OE
Oae => Qa[2].OE
Oae => Qa[3].OE
Oae => Qa[4].OE
Oae => Qa[5].OE
Oae => Qa[6].OE
Oae => Qa[7].OE
Oae => Qa[8].OE
Oae => Qa[9].OE
Oae => Qa[10].OE
Oae => Qa[11].OE
Oae => Qa[12].OE
Oae => Qa[13].OE
Oae => Qa[14].OE
Oae => Qa[15].OE
Obe => Qb[0].OE
Obe => Qb[1].OE
Obe => Qb[2].OE
Obe => Qb[3].OE
Obe => Qb[4].OE
Obe => Qb[5].OE
Obe => Qb[6].OE
Obe => Qb[7].OE
Obe => Qb[8].OE
Obe => Qb[9].OE
Obe => Qb[10].OE
Obe => Qb[11].OE
Obe => Qb[12].OE
Obe => Qb[13].OE
Obe => Qb[14].OE
Obe => Qb[15].OE
Qa[0] <= Qa[0].DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= Qa[1].DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= Qa[2].DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= Qa[3].DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= Qa[4].DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= Qa[5].DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= Qa[6].DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= Qa[7].DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= Qa[8].DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= Qa[9].DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= Qa[10].DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= Qa[11].DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= Qa[12].DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= Qa[13].DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= Qa[14].DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= Qa[15].DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= Qb[0].DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= Qb[1].DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= Qb[2].DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= Qb[3].DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= Qb[4].DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= Qb[5].DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= Qb[6].DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= Qb[7].DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= Qb[8].DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= Qb[9].DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= Qb[10].DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= Qb[11].DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= Qb[12].DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= Qb[13].DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= Qb[14].DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= Qb[15].DB_MAX_OUTPUT_PORT_TYPE


|LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[9].U
Clk => Q[0].CLK
Clk => Q[1].CLK
Clk => Q[2].CLK
Clk => Q[3].CLK
Clk => Q[4].CLK
Clk => Q[5].CLK
Clk => Q[6].CLK
Clk => Q[7].CLK
Clk => Q[8].CLK
Clk => Q[9].CLK
Clk => Q[10].CLK
Clk => Q[11].CLK
Clk => Q[12].CLK
Clk => Q[13].CLK
Clk => Q[14].CLK
Clk => Q[15].CLK
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
I[0] => Q.DATAB
I[1] => Q.DATAB
I[2] => Q.DATAB
I[3] => Q.DATAB
I[4] => Q.DATAB
I[5] => Q.DATAB
I[6] => Q.DATAB
I[7] => Q.DATAB
I[8] => Q.DATAB
I[9] => Q.DATAB
I[10] => Q.DATAB
I[11] => Q.DATAB
I[12] => Q.DATAB
I[13] => Q.DATAB
I[14] => Q.DATAB
I[15] => Q.DATAB
Oae => Qa[0].OE
Oae => Qa[1].OE
Oae => Qa[2].OE
Oae => Qa[3].OE
Oae => Qa[4].OE
Oae => Qa[5].OE
Oae => Qa[6].OE
Oae => Qa[7].OE
Oae => Qa[8].OE
Oae => Qa[9].OE
Oae => Qa[10].OE
Oae => Qa[11].OE
Oae => Qa[12].OE
Oae => Qa[13].OE
Oae => Qa[14].OE
Oae => Qa[15].OE
Obe => Qb[0].OE
Obe => Qb[1].OE
Obe => Qb[2].OE
Obe => Qb[3].OE
Obe => Qb[4].OE
Obe => Qb[5].OE
Obe => Qb[6].OE
Obe => Qb[7].OE
Obe => Qb[8].OE
Obe => Qb[9].OE
Obe => Qb[10].OE
Obe => Qb[11].OE
Obe => Qb[12].OE
Obe => Qb[13].OE
Obe => Qb[14].OE
Obe => Qb[15].OE
Qa[0] <= Qa[0].DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= Qa[1].DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= Qa[2].DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= Qa[3].DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= Qa[4].DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= Qa[5].DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= Qa[6].DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= Qa[7].DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= Qa[8].DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= Qa[9].DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= Qa[10].DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= Qa[11].DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= Qa[12].DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= Qa[13].DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= Qa[14].DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= Qa[15].DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= Qb[0].DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= Qb[1].DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= Qb[2].DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= Qb[3].DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= Qb[4].DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= Qb[5].DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= Qb[6].DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= Qb[7].DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= Qb[8].DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= Qb[9].DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= Qb[10].DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= Qb[11].DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= Qb[12].DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= Qb[13].DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= Qb[14].DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= Qb[15].DB_MAX_OUTPUT_PORT_TYPE


|LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[10].U
Clk => Q[0].CLK
Clk => Q[1].CLK
Clk => Q[2].CLK
Clk => Q[3].CLK
Clk => Q[4].CLK
Clk => Q[5].CLK
Clk => Q[6].CLK
Clk => Q[7].CLK
Clk => Q[8].CLK
Clk => Q[9].CLK
Clk => Q[10].CLK
Clk => Q[11].CLK
Clk => Q[12].CLK
Clk => Q[13].CLK
Clk => Q[14].CLK
Clk => Q[15].CLK
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
I[0] => Q.DATAB
I[1] => Q.DATAB
I[2] => Q.DATAB
I[3] => Q.DATAB
I[4] => Q.DATAB
I[5] => Q.DATAB
I[6] => Q.DATAB
I[7] => Q.DATAB
I[8] => Q.DATAB
I[9] => Q.DATAB
I[10] => Q.DATAB
I[11] => Q.DATAB
I[12] => Q.DATAB
I[13] => Q.DATAB
I[14] => Q.DATAB
I[15] => Q.DATAB
Oae => Qa[0].OE
Oae => Qa[1].OE
Oae => Qa[2].OE
Oae => Qa[3].OE
Oae => Qa[4].OE
Oae => Qa[5].OE
Oae => Qa[6].OE
Oae => Qa[7].OE
Oae => Qa[8].OE
Oae => Qa[9].OE
Oae => Qa[10].OE
Oae => Qa[11].OE
Oae => Qa[12].OE
Oae => Qa[13].OE
Oae => Qa[14].OE
Oae => Qa[15].OE
Obe => Qb[0].OE
Obe => Qb[1].OE
Obe => Qb[2].OE
Obe => Qb[3].OE
Obe => Qb[4].OE
Obe => Qb[5].OE
Obe => Qb[6].OE
Obe => Qb[7].OE
Obe => Qb[8].OE
Obe => Qb[9].OE
Obe => Qb[10].OE
Obe => Qb[11].OE
Obe => Qb[12].OE
Obe => Qb[13].OE
Obe => Qb[14].OE
Obe => Qb[15].OE
Qa[0] <= Qa[0].DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= Qa[1].DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= Qa[2].DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= Qa[3].DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= Qa[4].DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= Qa[5].DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= Qa[6].DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= Qa[7].DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= Qa[8].DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= Qa[9].DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= Qa[10].DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= Qa[11].DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= Qa[12].DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= Qa[13].DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= Qa[14].DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= Qa[15].DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= Qb[0].DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= Qb[1].DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= Qb[2].DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= Qb[3].DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= Qb[4].DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= Qb[5].DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= Qb[6].DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= Qb[7].DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= Qb[8].DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= Qb[9].DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= Qb[10].DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= Qb[11].DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= Qb[12].DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= Qb[13].DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= Qb[14].DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= Qb[15].DB_MAX_OUTPUT_PORT_TYPE


|LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[11].U
Clk => Q[0].CLK
Clk => Q[1].CLK
Clk => Q[2].CLK
Clk => Q[3].CLK
Clk => Q[4].CLK
Clk => Q[5].CLK
Clk => Q[6].CLK
Clk => Q[7].CLK
Clk => Q[8].CLK
Clk => Q[9].CLK
Clk => Q[10].CLK
Clk => Q[11].CLK
Clk => Q[12].CLK
Clk => Q[13].CLK
Clk => Q[14].CLK
Clk => Q[15].CLK
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
I[0] => Q.DATAB
I[1] => Q.DATAB
I[2] => Q.DATAB
I[3] => Q.DATAB
I[4] => Q.DATAB
I[5] => Q.DATAB
I[6] => Q.DATAB
I[7] => Q.DATAB
I[8] => Q.DATAB
I[9] => Q.DATAB
I[10] => Q.DATAB
I[11] => Q.DATAB
I[12] => Q.DATAB
I[13] => Q.DATAB
I[14] => Q.DATAB
I[15] => Q.DATAB
Oae => Qa[0].OE
Oae => Qa[1].OE
Oae => Qa[2].OE
Oae => Qa[3].OE
Oae => Qa[4].OE
Oae => Qa[5].OE
Oae => Qa[6].OE
Oae => Qa[7].OE
Oae => Qa[8].OE
Oae => Qa[9].OE
Oae => Qa[10].OE
Oae => Qa[11].OE
Oae => Qa[12].OE
Oae => Qa[13].OE
Oae => Qa[14].OE
Oae => Qa[15].OE
Obe => Qb[0].OE
Obe => Qb[1].OE
Obe => Qb[2].OE
Obe => Qb[3].OE
Obe => Qb[4].OE
Obe => Qb[5].OE
Obe => Qb[6].OE
Obe => Qb[7].OE
Obe => Qb[8].OE
Obe => Qb[9].OE
Obe => Qb[10].OE
Obe => Qb[11].OE
Obe => Qb[12].OE
Obe => Qb[13].OE
Obe => Qb[14].OE
Obe => Qb[15].OE
Qa[0] <= Qa[0].DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= Qa[1].DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= Qa[2].DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= Qa[3].DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= Qa[4].DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= Qa[5].DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= Qa[6].DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= Qa[7].DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= Qa[8].DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= Qa[9].DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= Qa[10].DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= Qa[11].DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= Qa[12].DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= Qa[13].DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= Qa[14].DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= Qa[15].DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= Qb[0].DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= Qb[1].DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= Qb[2].DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= Qb[3].DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= Qb[4].DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= Qb[5].DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= Qb[6].DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= Qb[7].DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= Qb[8].DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= Qb[9].DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= Qb[10].DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= Qb[11].DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= Qb[12].DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= Qb[13].DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= Qb[14].DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= Qb[15].DB_MAX_OUTPUT_PORT_TYPE


|LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[12].U
Clk => Q[0].CLK
Clk => Q[1].CLK
Clk => Q[2].CLK
Clk => Q[3].CLK
Clk => Q[4].CLK
Clk => Q[5].CLK
Clk => Q[6].CLK
Clk => Q[7].CLK
Clk => Q[8].CLK
Clk => Q[9].CLK
Clk => Q[10].CLK
Clk => Q[11].CLK
Clk => Q[12].CLK
Clk => Q[13].CLK
Clk => Q[14].CLK
Clk => Q[15].CLK
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
I[0] => Q.DATAB
I[1] => Q.DATAB
I[2] => Q.DATAB
I[3] => Q.DATAB
I[4] => Q.DATAB
I[5] => Q.DATAB
I[6] => Q.DATAB
I[7] => Q.DATAB
I[8] => Q.DATAB
I[9] => Q.DATAB
I[10] => Q.DATAB
I[11] => Q.DATAB
I[12] => Q.DATAB
I[13] => Q.DATAB
I[14] => Q.DATAB
I[15] => Q.DATAB
Oae => Qa[0].OE
Oae => Qa[1].OE
Oae => Qa[2].OE
Oae => Qa[3].OE
Oae => Qa[4].OE
Oae => Qa[5].OE
Oae => Qa[6].OE
Oae => Qa[7].OE
Oae => Qa[8].OE
Oae => Qa[9].OE
Oae => Qa[10].OE
Oae => Qa[11].OE
Oae => Qa[12].OE
Oae => Qa[13].OE
Oae => Qa[14].OE
Oae => Qa[15].OE
Obe => Qb[0].OE
Obe => Qb[1].OE
Obe => Qb[2].OE
Obe => Qb[3].OE
Obe => Qb[4].OE
Obe => Qb[5].OE
Obe => Qb[6].OE
Obe => Qb[7].OE
Obe => Qb[8].OE
Obe => Qb[9].OE
Obe => Qb[10].OE
Obe => Qb[11].OE
Obe => Qb[12].OE
Obe => Qb[13].OE
Obe => Qb[14].OE
Obe => Qb[15].OE
Qa[0] <= Qa[0].DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= Qa[1].DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= Qa[2].DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= Qa[3].DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= Qa[4].DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= Qa[5].DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= Qa[6].DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= Qa[7].DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= Qa[8].DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= Qa[9].DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= Qa[10].DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= Qa[11].DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= Qa[12].DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= Qa[13].DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= Qa[14].DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= Qa[15].DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= Qb[0].DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= Qb[1].DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= Qb[2].DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= Qb[3].DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= Qb[4].DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= Qb[5].DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= Qb[6].DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= Qb[7].DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= Qb[8].DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= Qb[9].DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= Qb[10].DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= Qb[11].DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= Qb[12].DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= Qb[13].DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= Qb[14].DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= Qb[15].DB_MAX_OUTPUT_PORT_TYPE


|LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[13].U
Clk => Q[0].CLK
Clk => Q[1].CLK
Clk => Q[2].CLK
Clk => Q[3].CLK
Clk => Q[4].CLK
Clk => Q[5].CLK
Clk => Q[6].CLK
Clk => Q[7].CLK
Clk => Q[8].CLK
Clk => Q[9].CLK
Clk => Q[10].CLK
Clk => Q[11].CLK
Clk => Q[12].CLK
Clk => Q[13].CLK
Clk => Q[14].CLK
Clk => Q[15].CLK
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
I[0] => Q.DATAB
I[1] => Q.DATAB
I[2] => Q.DATAB
I[3] => Q.DATAB
I[4] => Q.DATAB
I[5] => Q.DATAB
I[6] => Q.DATAB
I[7] => Q.DATAB
I[8] => Q.DATAB
I[9] => Q.DATAB
I[10] => Q.DATAB
I[11] => Q.DATAB
I[12] => Q.DATAB
I[13] => Q.DATAB
I[14] => Q.DATAB
I[15] => Q.DATAB
Oae => Qa[0].OE
Oae => Qa[1].OE
Oae => Qa[2].OE
Oae => Qa[3].OE
Oae => Qa[4].OE
Oae => Qa[5].OE
Oae => Qa[6].OE
Oae => Qa[7].OE
Oae => Qa[8].OE
Oae => Qa[9].OE
Oae => Qa[10].OE
Oae => Qa[11].OE
Oae => Qa[12].OE
Oae => Qa[13].OE
Oae => Qa[14].OE
Oae => Qa[15].OE
Obe => Qb[0].OE
Obe => Qb[1].OE
Obe => Qb[2].OE
Obe => Qb[3].OE
Obe => Qb[4].OE
Obe => Qb[5].OE
Obe => Qb[6].OE
Obe => Qb[7].OE
Obe => Qb[8].OE
Obe => Qb[9].OE
Obe => Qb[10].OE
Obe => Qb[11].OE
Obe => Qb[12].OE
Obe => Qb[13].OE
Obe => Qb[14].OE
Obe => Qb[15].OE
Qa[0] <= Qa[0].DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= Qa[1].DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= Qa[2].DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= Qa[3].DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= Qa[4].DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= Qa[5].DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= Qa[6].DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= Qa[7].DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= Qa[8].DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= Qa[9].DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= Qa[10].DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= Qa[11].DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= Qa[12].DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= Qa[13].DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= Qa[14].DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= Qa[15].DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= Qb[0].DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= Qb[1].DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= Qb[2].DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= Qb[3].DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= Qb[4].DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= Qb[5].DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= Qb[6].DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= Qb[7].DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= Qb[8].DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= Qb[9].DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= Qb[10].DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= Qb[11].DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= Qb[12].DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= Qb[13].DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= Qb[14].DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= Qb[15].DB_MAX_OUTPUT_PORT_TYPE


|LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[14].U
Clk => Q[0].CLK
Clk => Q[1].CLK
Clk => Q[2].CLK
Clk => Q[3].CLK
Clk => Q[4].CLK
Clk => Q[5].CLK
Clk => Q[6].CLK
Clk => Q[7].CLK
Clk => Q[8].CLK
Clk => Q[9].CLK
Clk => Q[10].CLK
Clk => Q[11].CLK
Clk => Q[12].CLK
Clk => Q[13].CLK
Clk => Q[14].CLK
Clk => Q[15].CLK
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
I[0] => Q.DATAB
I[1] => Q.DATAB
I[2] => Q.DATAB
I[3] => Q.DATAB
I[4] => Q.DATAB
I[5] => Q.DATAB
I[6] => Q.DATAB
I[7] => Q.DATAB
I[8] => Q.DATAB
I[9] => Q.DATAB
I[10] => Q.DATAB
I[11] => Q.DATAB
I[12] => Q.DATAB
I[13] => Q.DATAB
I[14] => Q.DATAB
I[15] => Q.DATAB
Oae => Qa[0].OE
Oae => Qa[1].OE
Oae => Qa[2].OE
Oae => Qa[3].OE
Oae => Qa[4].OE
Oae => Qa[5].OE
Oae => Qa[6].OE
Oae => Qa[7].OE
Oae => Qa[8].OE
Oae => Qa[9].OE
Oae => Qa[10].OE
Oae => Qa[11].OE
Oae => Qa[12].OE
Oae => Qa[13].OE
Oae => Qa[14].OE
Oae => Qa[15].OE
Obe => Qb[0].OE
Obe => Qb[1].OE
Obe => Qb[2].OE
Obe => Qb[3].OE
Obe => Qb[4].OE
Obe => Qb[5].OE
Obe => Qb[6].OE
Obe => Qb[7].OE
Obe => Qb[8].OE
Obe => Qb[9].OE
Obe => Qb[10].OE
Obe => Qb[11].OE
Obe => Qb[12].OE
Obe => Qb[13].OE
Obe => Qb[14].OE
Obe => Qb[15].OE
Qa[0] <= Qa[0].DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= Qa[1].DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= Qa[2].DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= Qa[3].DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= Qa[4].DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= Qa[5].DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= Qa[6].DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= Qa[7].DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= Qa[8].DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= Qa[9].DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= Qa[10].DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= Qa[11].DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= Qa[12].DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= Qa[13].DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= Qa[14].DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= Qa[15].DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= Qb[0].DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= Qb[1].DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= Qb[2].DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= Qb[3].DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= Qb[4].DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= Qb[5].DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= Qb[6].DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= Qb[7].DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= Qb[8].DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= Qb[9].DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= Qb[10].DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= Qb[11].DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= Qb[12].DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= Qb[13].DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= Qb[14].DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= Qb[15].DB_MAX_OUTPUT_PORT_TYPE


|LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[15].U
Clk => Q[0].CLK
Clk => Q[1].CLK
Clk => Q[2].CLK
Clk => Q[3].CLK
Clk => Q[4].CLK
Clk => Q[5].CLK
Clk => Q[6].CLK
Clk => Q[7].CLK
Clk => Q[8].CLK
Clk => Q[9].CLK
Clk => Q[10].CLK
Clk => Q[11].CLK
Clk => Q[12].CLK
Clk => Q[13].CLK
Clk => Q[14].CLK
Clk => Q[15].CLK
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Rst => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
I[0] => Q.DATAB
I[1] => Q.DATAB
I[2] => Q.DATAB
I[3] => Q.DATAB
I[4] => Q.DATAB
I[5] => Q.DATAB
I[6] => Q.DATAB
I[7] => Q.DATAB
I[8] => Q.DATAB
I[9] => Q.DATAB
I[10] => Q.DATAB
I[11] => Q.DATAB
I[12] => Q.DATAB
I[13] => Q.DATAB
I[14] => Q.DATAB
I[15] => Q.DATAB
Oae => Qa[0].OE
Oae => Qa[1].OE
Oae => Qa[2].OE
Oae => Qa[3].OE
Oae => Qa[4].OE
Oae => Qa[5].OE
Oae => Qa[6].OE
Oae => Qa[7].OE
Oae => Qa[8].OE
Oae => Qa[9].OE
Oae => Qa[10].OE
Oae => Qa[11].OE
Oae => Qa[12].OE
Oae => Qa[13].OE
Oae => Qa[14].OE
Oae => Qa[15].OE
Obe => Qb[0].OE
Obe => Qb[1].OE
Obe => Qb[2].OE
Obe => Qb[3].OE
Obe => Qb[4].OE
Obe => Qb[5].OE
Obe => Qb[6].OE
Obe => Qb[7].OE
Obe => Qb[8].OE
Obe => Qb[9].OE
Obe => Qb[10].OE
Obe => Qb[11].OE
Obe => Qb[12].OE
Obe => Qb[13].OE
Obe => Qb[14].OE
Obe => Qb[15].OE
Qa[0] <= Qa[0].DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= Qa[1].DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= Qa[2].DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= Qa[3].DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= Qa[4].DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= Qa[5].DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= Qa[6].DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= Qa[7].DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= Qa[8].DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= Qa[9].DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= Qa[10].DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= Qa[11].DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= Qa[12].DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= Qa[13].DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= Qa[14].DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= Qa[15].DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= Qb[0].DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= Qb[1].DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= Qb[2].DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= Qb[3].DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= Qb[4].DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= Qb[5].DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= Qb[6].DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= Qb[7].DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= Qb[8].DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= Qb[9].DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= Qb[10].DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= Qb[11].DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= Qb[12].DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= Qb[13].DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= Qb[14].DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= Qb[15].DB_MAX_OUTPUT_PORT_TYPE


|LabB|Processor:Test|ALU:arithmaticAndLogic
select[0] => Mux0.IN9
select[0] => Mux1.IN9
select[0] => Mux2.IN9
select[0] => Mux3.IN9
select[0] => Mux4.IN9
select[0] => Mux5.IN9
select[0] => Mux6.IN9
select[0] => Mux7.IN9
select[0] => Mux8.IN9
select[0] => Mux9.IN9
select[0] => Mux10.IN9
select[0] => Mux11.IN9
select[0] => Mux12.IN9
select[0] => Mux13.IN9
select[0] => Mux14.IN9
select[0] => Mux15.IN9
select[1] => Mux0.IN8
select[1] => Mux1.IN8
select[1] => Mux2.IN8
select[1] => Mux3.IN8
select[1] => Mux4.IN8
select[1] => Mux5.IN8
select[1] => Mux6.IN8
select[1] => Mux7.IN8
select[1] => Mux8.IN8
select[1] => Mux9.IN8
select[1] => Mux10.IN8
select[1] => Mux11.IN8
select[1] => Mux12.IN8
select[1] => Mux13.IN8
select[1] => Mux14.IN8
select[1] => Mux15.IN8
select[2] => Mux0.IN7
select[2] => Mux1.IN7
select[2] => Mux2.IN7
select[2] => Mux3.IN7
select[2] => Mux4.IN7
select[2] => Mux5.IN7
select[2] => Mux6.IN7
select[2] => Mux7.IN7
select[2] => Mux8.IN7
select[2] => Mux9.IN7
select[2] => Mux10.IN7
select[2] => Mux11.IN7
select[2] => Mux12.IN7
select[2] => Mux13.IN7
select[2] => Mux14.IN7
select[2] => Mux15.IN7
A[0] => Add0.IN16
A[0] => Add1.IN32
A[0] => Add2.IN32
A[0] => S.IN0
A[0] => S.IN0
A[0] => S.IN0
A[0] => Mux15.IN10
A[0] => Mux15.IN6
A[1] => Add0.IN15
A[1] => Add1.IN31
A[1] => Add2.IN31
A[1] => S.IN0
A[1] => S.IN0
A[1] => S.IN0
A[1] => Mux14.IN10
A[1] => Mux14.IN6
A[2] => Add0.IN14
A[2] => Add1.IN30
A[2] => Add2.IN30
A[2] => S.IN0
A[2] => S.IN0
A[2] => S.IN0
A[2] => Mux13.IN10
A[2] => Mux13.IN6
A[3] => Add0.IN13
A[3] => Add1.IN29
A[3] => Add2.IN29
A[3] => S.IN0
A[3] => S.IN0
A[3] => S.IN0
A[3] => Mux12.IN10
A[3] => Mux12.IN6
A[4] => Add0.IN12
A[4] => Add1.IN28
A[4] => Add2.IN28
A[4] => S.IN0
A[4] => S.IN0
A[4] => S.IN0
A[4] => Mux11.IN10
A[4] => Mux11.IN6
A[5] => Add0.IN11
A[5] => Add1.IN27
A[5] => Add2.IN27
A[5] => S.IN0
A[5] => S.IN0
A[5] => S.IN0
A[5] => Mux10.IN10
A[5] => Mux10.IN6
A[6] => Add0.IN10
A[6] => Add1.IN26
A[6] => Add2.IN26
A[6] => S.IN0
A[6] => S.IN0
A[6] => S.IN0
A[6] => Mux9.IN10
A[6] => Mux9.IN6
A[7] => Add0.IN9
A[7] => Add1.IN25
A[7] => Add2.IN25
A[7] => S.IN0
A[7] => S.IN0
A[7] => S.IN0
A[7] => Mux8.IN10
A[7] => Mux8.IN6
A[8] => Add0.IN8
A[8] => Add1.IN24
A[8] => Add2.IN24
A[8] => S.IN0
A[8] => S.IN0
A[8] => S.IN0
A[8] => Mux7.IN10
A[8] => Mux7.IN6
A[9] => Add0.IN7
A[9] => Add1.IN23
A[9] => Add2.IN23
A[9] => S.IN0
A[9] => S.IN0
A[9] => S.IN0
A[9] => Mux6.IN10
A[9] => Mux6.IN6
A[10] => Add0.IN6
A[10] => Add1.IN22
A[10] => Add2.IN22
A[10] => S.IN0
A[10] => S.IN0
A[10] => S.IN0
A[10] => Mux5.IN10
A[10] => Mux5.IN6
A[11] => Add0.IN5
A[11] => Add1.IN21
A[11] => Add2.IN21
A[11] => S.IN0
A[11] => S.IN0
A[11] => S.IN0
A[11] => Mux4.IN10
A[11] => Mux4.IN6
A[12] => Add0.IN4
A[12] => Add1.IN20
A[12] => Add2.IN20
A[12] => S.IN0
A[12] => S.IN0
A[12] => S.IN0
A[12] => Mux3.IN10
A[12] => Mux3.IN6
A[13] => Add0.IN3
A[13] => Add1.IN19
A[13] => Add2.IN19
A[13] => S.IN0
A[13] => S.IN0
A[13] => S.IN0
A[13] => Mux2.IN10
A[13] => Mux2.IN6
A[14] => Add0.IN2
A[14] => Add1.IN18
A[14] => Add2.IN18
A[14] => S.IN0
A[14] => S.IN0
A[14] => S.IN0
A[14] => Mux1.IN10
A[14] => Mux1.IN6
A[15] => Add0.IN1
A[15] => Add1.IN17
A[15] => Add2.IN17
A[15] => S.IN0
A[15] => S.IN0
A[15] => S.IN0
A[15] => Mux0.IN10
A[15] => Mux0.IN6
B[0] => Add0.IN32
B[0] => S.IN1
B[0] => S.IN1
B[0] => S.IN1
B[0] => Add1.IN16
B[1] => Add0.IN31
B[1] => S.IN1
B[1] => S.IN1
B[1] => S.IN1
B[1] => Add1.IN15
B[2] => Add0.IN30
B[2] => S.IN1
B[2] => S.IN1
B[2] => S.IN1
B[2] => Add1.IN14
B[3] => Add0.IN29
B[3] => S.IN1
B[3] => S.IN1
B[3] => S.IN1
B[3] => Add1.IN13
B[4] => Add0.IN28
B[4] => S.IN1
B[4] => S.IN1
B[4] => S.IN1
B[4] => Add1.IN12
B[5] => Add0.IN27
B[5] => S.IN1
B[5] => S.IN1
B[5] => S.IN1
B[5] => Add1.IN11
B[6] => Add0.IN26
B[6] => S.IN1
B[6] => S.IN1
B[6] => S.IN1
B[6] => Add1.IN10
B[7] => Add0.IN25
B[7] => S.IN1
B[7] => S.IN1
B[7] => S.IN1
B[7] => Add1.IN9
B[8] => Add0.IN24
B[8] => S.IN1
B[8] => S.IN1
B[8] => S.IN1
B[8] => Add1.IN8
B[9] => Add0.IN23
B[9] => S.IN1
B[9] => S.IN1
B[9] => S.IN1
B[9] => Add1.IN7
B[10] => Add0.IN22
B[10] => S.IN1
B[10] => S.IN1
B[10] => S.IN1
B[10] => Add1.IN6
B[11] => Add0.IN21
B[11] => S.IN1
B[11] => S.IN1
B[11] => S.IN1
B[11] => Add1.IN5
B[12] => Add0.IN20
B[12] => S.IN1
B[12] => S.IN1
B[12] => S.IN1
B[12] => Add1.IN4
B[13] => Add0.IN19
B[13] => S.IN1
B[13] => S.IN1
B[13] => S.IN1
B[13] => Add1.IN3
B[14] => Add0.IN18
B[14] => S.IN1
B[14] => S.IN1
B[14] => S.IN1
B[14] => Add1.IN2
B[15] => Add0.IN17
B[15] => S.IN1
B[15] => S.IN1
B[15] => S.IN1
B[15] => Add1.IN1
S[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
S[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
S[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
S[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
S[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
S[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
S[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
S[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
S[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|LabB|HexHEXd:zero
C[0] => Hex.IN0
C[0] => Hex.IN0
C[0] => Hex.IN0
C[0] => Hex.IN0
C[1] => Hex.IN1
C[1] => Hex.IN1
C[1] => Hex.IN1
C[1] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
Hex[6] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[5] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[4] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[3] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[2] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[1] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[0] <= Hex.DB_MAX_OUTPUT_PORT_TYPE


|LabB|HexHEXd:one
C[0] => Hex.IN0
C[0] => Hex.IN0
C[0] => Hex.IN0
C[0] => Hex.IN0
C[1] => Hex.IN1
C[1] => Hex.IN1
C[1] => Hex.IN1
C[1] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
Hex[6] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[5] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[4] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[3] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[2] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[1] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[0] <= Hex.DB_MAX_OUTPUT_PORT_TYPE


|LabB|HexHEXd:two
C[0] => Hex.IN0
C[0] => Hex.IN0
C[0] => Hex.IN0
C[0] => Hex.IN0
C[1] => Hex.IN1
C[1] => Hex.IN1
C[1] => Hex.IN1
C[1] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
Hex[6] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[5] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[4] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[3] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[2] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[1] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[0] <= Hex.DB_MAX_OUTPUT_PORT_TYPE


|LabB|HexHEXd:three
C[0] => Hex.IN0
C[0] => Hex.IN0
C[0] => Hex.IN0
C[0] => Hex.IN0
C[1] => Hex.IN1
C[1] => Hex.IN1
C[1] => Hex.IN1
C[1] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
Hex[6] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[5] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[4] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[3] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[2] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[1] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[0] <= Hex.DB_MAX_OUTPUT_PORT_TYPE


|LabB|HexHEXd:four
C[0] => Hex.IN0
C[0] => Hex.IN0
C[0] => Hex.IN0
C[0] => Hex.IN0
C[1] => Hex.IN1
C[1] => Hex.IN1
C[1] => Hex.IN1
C[1] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
Hex[6] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[5] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[4] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[3] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[2] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[1] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[0] <= Hex.DB_MAX_OUTPUT_PORT_TYPE


|LabB|HexHEXd:five
C[0] => Hex.IN0
C[0] => Hex.IN0
C[0] => Hex.IN0
C[0] => Hex.IN0
C[1] => Hex.IN1
C[1] => Hex.IN1
C[1] => Hex.IN1
C[1] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
Hex[6] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[5] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[4] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[3] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[2] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[1] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[0] <= Hex.DB_MAX_OUTPUT_PORT_TYPE


|LabB|HexHEXd:siz
C[0] => Hex.IN0
C[0] => Hex.IN0
C[0] => Hex.IN0
C[0] => Hex.IN0
C[1] => Hex.IN1
C[1] => Hex.IN1
C[1] => Hex.IN1
C[1] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
Hex[6] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[5] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[4] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[3] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[2] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[1] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[0] <= Hex.DB_MAX_OUTPUT_PORT_TYPE


|LabB|HexHEXd:seven
C[0] => Hex.IN0
C[0] => Hex.IN0
C[0] => Hex.IN0
C[0] => Hex.IN0
C[1] => Hex.IN1
C[1] => Hex.IN1
C[1] => Hex.IN1
C[1] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[2] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
C[3] => Hex.IN1
Hex[6] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[5] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[4] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[3] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[2] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[1] <= Hex.DB_MAX_OUTPUT_PORT_TYPE
Hex[0] <= Hex.DB_MAX_OUTPUT_PORT_TYPE


