// Seed: 2200768212
module module_0;
  wire id_1;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    output tri0 id_2,
    output tri1 id_3,
    output tri id_4,
    input uwire id_5,
    output wand id_6,
    input uwire id_7,
    input tri1 id_8,
    input wor id_9,
    input wor id_10,
    output wire id_11,
    input tri0 id_12,
    input tri id_13
    , id_19,
    input wand id_14,
    output wand id_15,
    input uwire id_16,
    output tri0 id_17
);
  wire id_20;
  xor (id_1, id_10, id_12, id_13, id_14, id_16, id_19, id_20, id_5, id_7, id_8, id_9);
  module_0();
  assign id_4 = 1 == id_19;
endmodule
