library IEEE;
use IEEE.std_logic_1164.all;
entity test is
  port (
	impulse_in : in std_logic;
	start : inout std_logic;
	keys_out : out std_logic_vector(7 downto 0);
	cnt_out : out integer range 0 to 3;
   result : out integer range 0 to 127
	clk : out std_logic := '0';
   );
end entity test;

architecture beh of test is
--component Programme is
--  port (
--	impulse_in : in std_logic;
--	key_in : in std_logic_vector(7 downto 0);
--   prog : out integer range 0 to 127
--   );
--end component;

component ImpulseGen is
	generic 
	 ( 
	 pausePeriod: integer := 10
	 );
	port (
		start : inout std_logic;
		hclk : in std_logic;
		clk : inout std_logic
	);
signal cnt : integer range 0 to 3 := 0;
signal keys : std_logic_vector(7 downto 0) := x"4D";
begin
	i1: ImpulseGen generic map(pausePeriod <= 5) port map(start, impulse_in, clk);
end architecture beh;