# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../lab12.srcs/sources_1/new/tapLine.sv" \
"../../../../lab12.srcs/sources_1/new/u_tap.sv" \
"../../../../lab12.srcs/sim_1/new/tb_lab12.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
