Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date         : Sun Mar 16 19:30:27 2014
| Host         : andrew-dv4t running 64-bit Ubuntu 13.10
| Command      : report_timing_summary -file sort_timing_summary_routed.rpt -pb sort_timing_summary_routed.pb
| Design       : sort
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.11 2013-11-22
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 0 register/latch pins with no clock.
 There are 0 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 80 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 80 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 80 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.021        0.000                      0                   80        0.100        0.000                      0                   80       12.000        0.000                       0                   161  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
external_clock  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
external_clock        1.021        0.000                      0                   80        0.100        0.000                      0                   80       12.000        0.000                       0                   161  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  external_clock
  To Clock:  external_clock

Setup :            0  Failing Endpoints,  Worst Slack        1.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 dat1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            out1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (external_clock rise@25.000ns - external_clock rise@0.000ns)
  Data Path Delay:        23.870ns  (logic 9.750ns (40.847%)  route 14.120ns (59.153%))
  Logic Levels:           28  (CARRY4=14 LUT3=3 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.100ns = ( 29.100 - 25.000 ) 
    Source Clock Delay      (SCD):    4.449ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     2.747    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.606     4.449    clk_IBUF_BUFG
    SLICE_X57Y112                                                     r  dat1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y112        FDRE (Prop_fdre_C_Q)         0.456     4.905 r  dat1_reg[0]/Q
                         net (fo=10, routed)          1.105     6.011    dat1[0]
    SLICE_X56Y112        LUT4 (Prop_lut4_I2_O)        0.124     6.135 r  out5[15]_i_72/O
                         net (fo=1, routed)           0.000     6.135    n_0_out5[15]_i_72
    SLICE_X56Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.648 r  out5_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.648    n_0_out5_reg[15]_i_25
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.765 r  out5_reg[15]_i_5/CO[3]
                         net (fo=122, routed)         1.043     7.807    n_0_out5_reg[15]_i_5
    SLICE_X55Y109        LUT3 (Prop_lut3_I1_O)        0.450     8.257 f  out5[15]_i_94/O
                         net (fo=2, routed)           0.627     8.884    n_0_out5[15]_i_94
    SLICE_X54Y110        LUT6 (Prop_lut6_I0_O)        0.326     9.210 r  out5[15]_i_76/O
                         net (fo=1, routed)           0.471     9.681    n_0_out5[15]_i_76
    SLICE_X55Y110        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.207 r  out5_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.207    n_0_out5_reg[15]_i_34
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.321 r  out5_reg[15]_i_6/CO[3]
                         net (fo=80, routed)          1.109    11.430    n_0_out5_reg[15]_i_6
    SLICE_X56Y109        LUT5 (Prop_lut5_I1_O)        0.458    11.888 r  out1[15]_i_101/O
                         net (fo=1, routed)           0.505    12.393    n_0_out1[15]_i_101
    SLICE_X56Y109        LUT6 (Prop_lut6_I0_O)        0.331    12.724 r  out1[15]_i_73/O
                         net (fo=1, routed)           0.379    13.103    n_0_out1[15]_i_73
    SLICE_X56Y110        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.623 r  out1_reg[15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    13.623    n_0_out1_reg[15]_i_54
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.740 r  out1_reg[15]_i_36/CO[3]
                         net (fo=32, routed)          0.597    14.337    n_0_out1_reg[15]_i_36
    SLICE_X53Y109        LUT6 (Prop_lut6_I0_O)        0.424    14.761 f  out3[0]_i_5/O
                         net (fo=4, routed)           1.119    15.880    n_0_out3[0]_i_5
    SLICE_X54Y105        LUT6 (Prop_lut6_I5_O)        0.124    16.004 r  out3[14]_i_37/O
                         net (fo=1, routed)           0.541    16.545    n_0_out3[14]_i_37
    SLICE_X53Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.071 r  out3_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.071    n_0_out3_reg[14]_i_25
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.185 r  out3_reg[14]_i_16/CO[3]
                         net (fo=32, routed)          0.796    17.980    n_0_out3_reg[14]_i_16
    SLICE_X50Y105        LUT5 (Prop_lut5_I1_O)        0.455    18.435 r  out4[3]_i_2/O
                         net (fo=4, routed)           1.001    19.437    n_0_out4[3]_i_2
    SLICE_X48Y103        LUT4 (Prop_lut4_I0_O)        0.328    19.765 r  out3[14]_i_23/O
                         net (fo=1, routed)           0.000    19.765    n_0_out3[14]_i_23
    SLICE_X48Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.315 r  out3_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.315    n_0_out3_reg[14]_i_6
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.429 r  out3_reg[14]_i_3/CO[3]
                         net (fo=56, routed)          0.654    21.083    n_0_out3_reg[14]_i_3
    SLICE_X49Y105        LUT3 (Prop_lut3_I1_O)        0.423    21.506 r  out1[3]_i_2/O
                         net (fo=7, routed)           1.034    22.540    n_0_out1[3]_i_2
    SLICE_X49Y107        LUT6 (Prop_lut6_I3_O)        0.326    22.866 r  out1[15]_i_30/O
                         net (fo=1, routed)           0.569    23.435    n_0_out1[15]_i_30
    SLICE_X48Y107        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.942 r  out1_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.942    n_0_out1_reg[15]_i_7
    SLICE_X48Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.056 r  out1_reg[15]_i_3/CO[3]
                         net (fo=56, routed)          0.730    24.786    n_0_out1_reg[15]_i_3
    SLICE_X49Y106        LUT5 (Prop_lut5_I3_O)        0.425    25.211 r  out1[4]_i_2/O
                         net (fo=4, routed)           0.469    25.680    n_0_out1[4]_i_2
    SLICE_X50Y107        LUT6 (Prop_lut6_I4_O)        0.327    26.007 r  out1[15]_i_47/O
                         net (fo=1, routed)           0.625    26.631    n_0_out1[15]_i_47
    SLICE_X48Y110        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    27.029 r  out1_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.029    n_0_out1_reg[15]_i_19
    SLICE_X48Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.143 r  out1_reg[15]_i_5/CO[3]
                         net (fo=32, routed)          0.747    27.890    p_0_in
    SLICE_X49Y112        LUT3 (Prop_lut3_I1_O)        0.429    28.319 r  out1[10]_i_1/O
                         net (fo=1, routed)           0.000    28.319    array[1][10]
    SLICE_X49Y112        FDRE                                         r  out1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.833    25.833 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    27.516    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.493    29.100    clk_IBUF_BUFG
    SLICE_X49Y112                                                     r  out1_reg[10]/C
                         clock pessimism              0.244    29.344    
                         clock uncertainty           -0.035    29.309    
    SLICE_X49Y112        FDRE (Setup_fdre_C_D)        0.031    29.340    out1_reg[10]
  -------------------------------------------------------------------
                         required time                         29.340    
                         arrival time                         -28.319    
  -------------------------------------------------------------------
                         slack                                  1.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dat5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            out5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.209ns (45.877%)  route 0.247ns (54.123%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.754    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.564     1.343    clk_IBUF_BUFG
    SLICE_X54Y96                                                      r  dat5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.164     1.507 r  dat5_reg[0]/Q
                         net (fo=4, routed)           0.247     1.754    dat5[0]
    SLICE_X52Y100        LUT5 (Prop_lut5_I4_O)        0.045     1.799 r  out5[0]_i_1/O
                         net (fo=1, routed)           0.000     1.799    array[5][0]
    SLICE_X52Y100        FDRE                                         r  out5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     0.987    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.016 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.828     1.845    clk_IBUF_BUFG
    SLICE_X52Y100                                                     r  out5_reg[0]/C
                         clock pessimism             -0.236     1.608    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.091     1.699    out5_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         external_clock
Waveform:           { 0 12.5 }
Period:             25.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155     25.000  22.845  BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDRE/C   n/a            0.500     12.500  12.000  SLICE_X57Y112   dat1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500     12.500  12.000  SLICE_X53Y86    dat5_reg[8]/C



