{
  "name": "core_arch::x86::avx512f::_mm512_cvtpslo_pd",
  "safe": false,
  "callees": {
    "core_arch::x86::avx512f::_mm512_castps512_ps256": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Cast vector of type __m512 to type __m256. This intrinsic is only used for compilation and does not generate any instructions, thus it has zero latency.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_castps512_ps256&expand=625)\n",
      "adt": {
        "core_arch::x86::__m256": "Constructor"
      }
    },
    "core_arch::x86::__m256::as_f32x8": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::f32x8": "Constructor"
      }
    },
    "core_arch::x86::avx512f::vcvtps2pd": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m512": [
      "Plain"
    ],
    "core_arch::x86::__m256": [
      "Plain"
    ],
    "core_arch::simd::f32x8": [
      "Plain"
    ],
    "core_arch::simd::f64x8": [
      "Plain"
    ],
    "core_arch::x86::__m512d": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx512f::_mm512_cvtpslo_pd"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:11097:1: 11106:2",
  "src": "pub fn _mm512_cvtpslo_pd(v2: __m512) -> __m512d {\n    unsafe {\n        transmute(vcvtps2pd(\n            _mm512_castps512_ps256(v2).as_f32x8(),\n            f64x8::ZERO,\n            0b11111111,\n            _MM_FROUND_CUR_DIRECTION,\n        ))\n    }\n}",
  "mir": "fn core_arch::x86::avx512f::_mm512_cvtpslo_pd(_1: core_arch::x86::__m512) -> core_arch::x86::__m512d {\n    let mut _0: core_arch::x86::__m512d;\n    let mut _2: core_arch::simd::f64x8;\n    let mut _3: core_arch::simd::f32x8;\n    let mut _4: core_arch::x86::__m256;\n    debug v2 => _1;\n    bb0: {\n        StorageLive(_2);\n        StorageLive(_3);\n        StorageLive(_4);\n        _4 = core_arch::x86::avx512f::_mm512_castps512_ps256(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _3 = core_arch::x86::__m256::as_f32x8(move _4) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_4);\n        _2 = core_arch::x86::avx512f::vcvtps2pd(move _3, core_arch::simd::f64x8::ZERO, u8::MAX, core_arch::x86::sse41::_MM_FROUND_CUR_DIRECTION) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_3);\n        _0 = move _2 as core_arch::x86::__m512d;\n        StorageDead(_2);\n        return;\n    }\n}\n",
  "doc": " Performs element-by-element conversion of the lower half of packed single-precision (32-bit) floating-point elements in v2 to packed double-precision (64-bit) floating-point elements, storing the results in dst.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_cvtpslo_pd&expand=1784)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}