#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1de8d40 .scope module, "mem_test" "mem_test" 2 9;
 .timescale -9 -12;
v0x1e13300_0 .net "ar_addr", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x1e13380_0 .net "ar_burst", 1 0, C4<zz>; 0 drivers
v0x1e13430_0 .net "ar_cache", 3 0, C4<zzzz>; 0 drivers
v0x1e134e0_0 .net "ar_id", 0 0, C4<z>; 0 drivers
v0x1e135c0_0 .net "ar_len", 7 0, C4<zzzzzzzz>; 0 drivers
v0x1e13670_0 .net "ar_prot", 2 0, C4<zzz>; 0 drivers
v0x1e136f0_0 .net "ar_qos", 3 0, C4<zzzz>; 0 drivers
v0x1e137a0_0 .net "ar_ready", 0 0, v0x1e114f0_0; 1 drivers
v0x1e13850_0 .net "ar_region", 3 0, C4<zzzz>; 0 drivers
v0x1e13900_0 .net "ar_size", 2 0, C4<zzz>; 0 drivers
v0x1e139b0_0 .net "ar_valid", 0 0, C4<z>; 0 drivers
v0x1e13a60_0 .net "aw_addr", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x1e13b10_0 .net "aw_burst", 1 0, C4<zz>; 0 drivers
v0x1e13bc0_0 .net "aw_cache", 3 0, C4<zzzz>; 0 drivers
v0x1e13cf0_0 .net "aw_id", 0 0, C4<z>; 0 drivers
v0x1e13da0_0 .net "aw_len", 7 0, C4<zzzzzzzz>; 0 drivers
v0x1e13c40_0 .net "aw_prot", 2 0, C4<zzz>; 0 drivers
v0x1e13f10_0 .net "aw_qos", 3 0, C4<zzzz>; 0 drivers
v0x1e14030_0 .net "aw_ready", 0 0, v0x1e11e80_0; 1 drivers
v0x1e140b0_0 .net "aw_region", 3 0, C4<zzzz>; 0 drivers
v0x1e13f90_0 .net "aw_size", 2 0, C4<zzz>; 0 drivers
v0x1e141e0_0 .net "aw_valid", 0 0, C4<z>; 0 drivers
v0x1e14130_0 .net "b_id", 0 0, v0x1e12050_0; 1 drivers
v0x1e14320_0 .net "b_ready", 0 0, C4<z>; 0 drivers
v0x1e14290_0 .net "b_resp", 1 0, v0x1e123a0_0; 1 drivers
v0x1e14470_0 .net "b_valid", 0 0, v0x1e12510_0; 1 drivers
v0x1e143d0_0 .var "clk", 0 0;
v0x1e14600_0 .net "r_data", 64 0, v0x1e12590_0; 1 drivers
v0x1e14520_0 .net "r_id", 1 0, v0x1e12710_0; 1 drivers
v0x1e14770_0 .net "r_ready", 0 0, C4<z>; 0 drivers
v0x1e146b0_0 .net "r_resp", 1 0, v0x1e12940_0; 1 drivers
v0x1e148f0_0 .net "r_valid", 0 0, v0x1e12c00_0; 1 drivers
v0x1e14820_0 .var "random", 0 0;
v0x1e14a80_0 .var "rst", 0 0;
v0x1e14970_0 .net "w_data", 63 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x1e14c20_0 .net "w_last", 0 0, C4<z>; 0 drivers
v0x1e14b00_0 .net "w_ready", 0 0, v0x1e13060_0; 1 drivers
v0x1e14b80_0 .net "w_strb", 7 0, C4<zzzzzzzz>; 0 drivers
v0x1e14e10_0 .net "w_valid", 0 0, C4<z>; 0 drivers
S_0x1df28b0 .scope module, "m1" "memory" 2 85, 3 8, S_0x1de8d40;
 .timescale -9 -12;
P_0x1de88e8 .param/l "ADDRESS_WIDTH" 3 53, +C4<0100000>;
P_0x1de8910 .param/l "DATA_WIDTH" 3 52, +C4<01000000>;
P_0x1de8938 .param/l "ID_WIDTH" 3 54, +C4<01>;
v0x1df2a30_0 .alias "ar_addr", 31 0, v0x1e13300_0;
v0x1e110e0_0 .alias "ar_burst", 1 0, v0x1e13380_0;
v0x1e11180_0 .alias "ar_cache", 3 0, v0x1e13430_0;
v0x1e11220_0 .alias "ar_id", 0 0, v0x1e134e0_0;
v0x1e112d0_0 .alias "ar_len", 7 0, v0x1e135c0_0;
v0x1e11370_0 .alias "ar_prot", 2 0, v0x1e13670_0;
v0x1e11450_0 .alias "ar_qos", 3 0, v0x1e136f0_0;
v0x1e114f0_0 .var "ar_ready", 0 0;
v0x1e115e0_0 .var "ar_ready_next", 0 0;
v0x1e11680_0 .alias "ar_region", 3 0, v0x1e13850_0;
v0x1e11780_0 .alias "ar_size", 2 0, v0x1e13900_0;
v0x1e11820_0 .alias "ar_valid", 0 0, v0x1e139b0_0;
v0x1e11930_0 .alias "aw_addr", 31 0, v0x1e13a60_0;
v0x1e119d0_0 .alias "aw_burst", 1 0, v0x1e13b10_0;
v0x1e11af0_0 .alias "aw_cache", 3 0, v0x1e13bc0_0;
v0x1e11b90_0 .alias "aw_id", 0 0, v0x1e13cf0_0;
v0x1e11a50_0 .alias "aw_len", 7 0, v0x1e13da0_0;
v0x1e11ce0_0 .alias "aw_prot", 2 0, v0x1e13c40_0;
v0x1e11e00_0 .alias "aw_qos", 3 0, v0x1e13f10_0;
v0x1e11e80_0 .var "aw_ready", 0 0;
v0x1e11d60_0 .var "aw_ready_next", 0 0;
v0x1e11fb0_0 .alias "aw_region", 3 0, v0x1e140b0_0;
v0x1e11f00_0 .alias "aw_size", 2 0, v0x1e13f90_0;
v0x1e120f0_0 .alias "aw_valid", 0 0, v0x1e141e0_0;
v0x1e12050_0 .var "b_id", 0 0;
v0x1e12240_0 .var "b_id_next", 0 0;
v0x1e12190_0 .alias "b_ready", 0 0, v0x1e14320_0;
v0x1e123a0_0 .var "b_resp", 1 0;
v0x1e122e0_0 .var "b_resp_next", 1 0;
v0x1e12510_0 .var "b_valid", 0 0;
v0x1e12420_0 .var "b_valid_next", 0 0;
v0x1e12690_0 .net "clk", 0 0, v0x1e143d0_0; 1 drivers
v0x1e12590_0 .var "r_data", 64 0;
v0x1e12820_0 .var "r_data_next", 63 0;
v0x1e12710_0 .var "r_id", 1 0;
v0x1e129c0_0 .var "r_id_next", 0 0;
v0x1e128a0_0 .alias "r_ready", 0 0, v0x1e14770_0;
v0x1e12940_0 .var "r_resp", 1 0;
v0x1e12b80_0 .var "r_resp_next", 1 0;
v0x1e12c00_0 .var "r_valid", 0 0;
v0x1e12a40_0 .var "r_valid_next", 0 0;
v0x1e12ae0_0 .net "rst", 0 0, v0x1e14a80_0; 1 drivers
v0x1e12de0_0 .var "state", 2 0;
v0x1e12e60_0 .var "state_next", 2 0;
v0x1e12c80_0 .alias "w_data", 63 0, v0x1e14970_0;
v0x1e12d20_0 .alias "w_last", 0 0, v0x1e14c20_0;
v0x1e13060_0 .var "w_ready", 0 0;
v0x1e130e0_0 .var "w_ready_next", 0 0;
v0x1e12f00_0 .alias "w_strb", 7 0, v0x1e14b80_0;
v0x1e12fa0_0 .alias "w_valid", 0 0, v0x1e14e10_0;
E_0x1dda660/0 .event edge, v0x1e12de0_0, v0x1e11e80_0, v0x1e13060_0, v0x1e123a0_0;
E_0x1dda660/1 .event edge, v0x1e12050_0, v0x1e12510_0, v0x1e114f0_0, v0x1e12710_0;
E_0x1dda660/2 .event edge, v0x1e12590_0, v0x1e12940_0, v0x1e12c00_0;
E_0x1dda660 .event/or E_0x1dda660/0, E_0x1dda660/1, E_0x1dda660/2;
E_0x1df2a00/0 .event negedge, v0x1e12ae0_0;
E_0x1df2a00/1 .event posedge, v0x1e12690_0;
E_0x1df2a00 .event/or E_0x1df2a00/0, E_0x1df2a00/1;
    .scope S_0x1df28b0;
T_0 ;
    %wait E_0x1df2a00;
    %load/v 8, v0x1e12ae0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1e12de0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e11e80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e13060_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1e123a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e12050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e12510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e114f0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1e12710_0, 0, 0;
    %ix/load 0, 65, 0;
    %assign/v0 v0x1e12590_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1e12940_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e12c00_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x1e12e60_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1e12de0_0, 0, 8;
    %load/v 8, v0x1e11d60_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e11e80_0, 0, 8;
    %load/v 8, v0x1e130e0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e13060_0, 0, 8;
    %load/v 8, v0x1e122e0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1e123a0_0, 0, 8;
    %load/v 8, v0x1e12240_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e12050_0, 0, 8;
    %load/v 8, v0x1e12420_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e12510_0, 0, 8;
    %load/v 8, v0x1e115e0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e114f0_0, 0, 8;
    %load/v 8, v0x1e129c0_0, 1;
    %mov 9, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1e12710_0, 0, 8;
    %load/v 8, v0x1e12820_0, 64;
    %mov 72, 0, 1;
    %ix/load 0, 65, 0;
    %assign/v0 v0x1e12590_0, 0, 8;
    %load/v 8, v0x1e12b80_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1e12940_0, 0, 8;
    %load/v 8, v0x1e12a40_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e12c00_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1df28b0;
T_1 ;
    %wait E_0x1dda660;
    %load/v 8, v0x1e12de0_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %set/v v0x1e12e60_0, 8, 3;
    %load/v 8, v0x1e12de0_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %cmpi/u 8, 3, 32;
    %jmp/0xz  T_1.0, 4;
    %set/v v0x1e12e60_0, 0, 3;
T_1.0 ;
    %load/v 8, v0x1e11e80_0, 1;
    %set/v v0x1e11d60_0, 8, 1;
    %load/v 8, v0x1e13060_0, 1;
    %set/v v0x1e130e0_0, 8, 1;
    %load/v 8, v0x1e123a0_0, 2;
    %set/v v0x1e122e0_0, 8, 2;
    %load/v 8, v0x1e12050_0, 1;
    %set/v v0x1e12240_0, 8, 1;
    %load/v 8, v0x1e12510_0, 1;
    %set/v v0x1e12420_0, 8, 1;
    %load/v 8, v0x1e114f0_0, 1;
    %set/v v0x1e115e0_0, 8, 1;
    %load/v 8, v0x1e12710_0, 2;
    %set/v v0x1e129c0_0, 8, 1;
    %load/v 8, v0x1e12590_0, 65;
    %set/v v0x1e12820_0, 8, 64;
    %load/v 8, v0x1e12940_0, 2;
    %set/v v0x1e12b80_0, 8, 2;
    %load/v 8, v0x1e12c00_0, 1;
    %set/v v0x1e12a40_0, 8, 1;
    %load/v 8, v0x1e12de0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_1.2, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_1.3, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_1.4, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_1.5, 6;
    %jmp T_1.7;
T_1.2 ;
    %jmp T_1.7;
T_1.3 ;
    %jmp T_1.7;
T_1.4 ;
    %jmp T_1.7;
T_1.5 ;
    %jmp T_1.7;
T_1.7 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1de8d40;
T_2 ;
    %set/v v0x1e14a80_0, 1, 1;
    %set/v v0x1e143d0_0, 0, 1;
    %delay 10000, 0;
    %set/v v0x1e14a80_0, 0, 1;
    %delay 10000, 0;
    %set/v v0x1e14a80_0, 1, 1;
    %delay 1000000, 0;
    %set/v v0x1e14820_0, 0, 1;
    %delay 10000, 0;
    %set/v v0x1e14820_0, 1, 1;
    %delay 10000, 0;
    %vpi_call 2 67 "$finish";
    %end;
    .thread T_2;
    .scope S_0x1de8d40;
T_3 ;
    %delay 5000, 0;
    %load/v 8, v0x1e143d0_0, 1;
    %inv 8, 1;
    %set/v v0x1e143d0_0, 8, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1de8d40;
T_4 ;
    %vpi_call 2 76 "$dumpfile", "sim.vcd";
    %vpi_call 2 77 "$dumpvars", 1'sb0, S_0x1de8d40;
    %vpi_call 2 78 "$monitor", "%t\011State: %0d", $time, v0x1e12de0_0;
    %vpi_call 2 79 "$monitor", "At time %t, rst = %h (%0d)", $time, v0x1e14a80_0, v0x1e14a80_0;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "mem_test.sv";
    "./../verilog/memory.v";
