# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 980 0.001024 512 1.6 660 18176 0.80496 0.550912 9.79955 16.5094 27.7754 27.8712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 980 0.001024 512 1.6 660 17856 0.807072 0.551168 11.5658 16.4258 29.4639 29.5567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 980 0.001024 512 1.6 660 17920 0.8056 0.55296 12.1526 16.5151 30.1393 30.2345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 980 0.001024 512 1.6 660 18048 0.798016 0.548864 11.3105 16.4632 29.2353 29.3308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 980 0.001024 512 1.6 660 17600 0.805728 0.546848 11.1841 16.3163 28.9659 29.0607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 980 0.001024 512 1.6 660 17920 0.801088 0.54688 11.6288 16.4589 29.5467 29.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 980 0.001024 512 1.6 660 17760 0.8008 0.545504 11.681 16.331 29.4706 29.5643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 980 0.001024 512 1.6 660 17920 0.79872 0.547136 11.4768 16.394 29.3284 29.4216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 980 0.001024 512 1.6 660 17664 0.793216 0.544928 11.2417 16.2607 28.9525 29.0446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 980 0.001024 512 1.6 660 17600 0.805248 0.548608 12.3192 16.3858 30.1723 30.2672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 980 0.001024 512 1.6 660 17408 0.790912 0.539744 13.5524 16.1245 31.1235 31.2196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 980 0.001024 512 1.6 660 18176 0.79872 0.55136 9.77158 16.4841 27.7189 27.8118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 980 0.001024 512 1.6 660 18240 0.805632 0.550848 9.9287 16.4879 27.8847 27.9772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 980 0.001024 512 1.6 660 18048 0.797184 0.546912 9.88867 16.4067 27.7521 27.8433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 980 0.001024 512 1.6 660 17920 0.802272 0.54816 9.88512 16.4168 27.7661 27.8624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 980 0.001024 512 1.6 660 18176 0.805248 0.551328 10.4475 16.5015 28.4195 28.5108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 980 0.001024 512 1.6 660 17856 0.802976 0.548864 11.6855 16.4384 29.5896 29.6796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 980 0.001024 512 1.6 660 18240 0.802848 0.551456 11.7843 16.5156 29.7656 29.8619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 980 0.001024 512 1.6 660 18048 0.795776 0.54816 12.323 16.4463 30.2254 30.3174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 980 0.001024 512 1.6 660 17600 0.812736 0.546816 12.1746 16.3137 29.9609 30.0543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 980 0.001024 512 1.6 660 17920 0.804704 0.545792 12.2608 16.4521 30.1794 30.2715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 980 0.001024 512 1.6 660 17760 0.802816 0.5456 12.1095 16.3266 29.9002 29.9943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 980 0.001024 512 1.6 660 17920 0.79824 0.544768 11.6332 16.3762 29.466 29.5591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 980 0.001024 512 1.6 660 17664 0.796 0.54272 12.699 16.2684 30.4163 30.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 980 0.001024 512 1.6 660 17600 0.803904 0.547872 13.525 16.3886 31.3801 31.4734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 980 0.001024 512 1.6 660 17408 0.791008 0.543072 12.3944 16.1356 29.9748 30.0695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 980 0.001024 512 1.6 660 18176 0.801408 0.548896 9.25901 16.4986 27.2217 27.3137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 980 0.001024 512 1.6 660 18080 0.806432 0.552864 10.3789 16.4896 28.3399 28.4363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 980 0.001024 512 1.6 660 18048 0.796288 0.548608 9.81072 16.4213 27.6915 27.7811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 980 0.001024 512 1.6 660 17920 0.805152 0.548032 9.87894 16.4175 27.7655 27.8569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 980 0.001024 512 1.6 660 18176 0.800768 0.548928 9.99178 16.5073 27.9594 28.0555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 980 0.001024 512 1.6 660 17856 0.80512 0.552928 12.359 16.4332 30.2636 30.3557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 980 0.001024 512 1.6 660 17856 0.802304 0.551072 8.89654 16.4948 26.8578 26.9514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 980 0.001024 512 1.6 660 17920 0.80592 0.55264 12.3298 16.522 30.318 30.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 980 0.001024 512 1.6 660 17280 0.791424 0.543232 8.44912 16.1626 26.0576 26.1511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 980 0.001024 512 1.6 660 18048 0.796768 0.548864 11.5194 16.4416 29.418 29.5103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 980 0.001024 512 1.6 660 17664 0.794592 0.548704 8.1128 16.2641 25.8322 25.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 980 0.001024 512 1.6 660 17600 0.809248 0.546816 11.5378 16.3177 29.3233 29.4155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 980 0.001024 512 1.6 660 17600 0.807296 0.548128 8.41728 16.398 26.2809 26.3747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 980 0.001024 512 1.6 660 17920 0.796832 0.546336 14.6983 16.4594 32.613 32.7045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 980 0.001024 512 1.6 660 17024 0.776544 0.533248 9.1487 15.9307 26.5034 26.5959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 980 0.001024 512 1.6 660 17760 0.801888 0.546816 14.1946 16.3363 31.992 32.0875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 980 0.001024 512 1.6 660 17280 0.805408 0.545632 9.56733 16.4137 27.4493 27.5456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 980 0.001024 512 1.6 660 17920 0.798944 0.548128 13.9648 16.3765 31.8036 31.8956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 980 0.001024 512 1.6 660 17408 0.791104 0.538976 9.16259 16.1364 26.7419 26.8406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 980 0.001024 512 1.6 660 17664 0.794912 0.54352 12.2521 16.2548 29.9587 30.0525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 980 0.001024 512 1.6 660 16896 0.780896 0.538304 8.27782 15.8617 25.5726 25.6645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 980 0.001024 512 1.6 660 17600 0.808512 0.548224 12.954 16.3873 30.8073 30.8992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 980 0.001024 512 1.6 660 17600 0.807776 0.55296 9.56406 16.5236 27.5599 27.6541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 980 0.001024 512 1.6 672 17920 0.802912 0.55104 9.36189 16.4884 27.3161 27.4063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 980 0.001024 512 1.6 672 17920 0.80848 0.552896 9.93296 16.5033 27.9088 28.0042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 980 0.001024 512 1.6 672 17856 0.797728 0.550592 9.78035 16.4228 27.6631 27.7565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 980 0.001024 512 1.6 672 17664 0.802048 0.546784 6.57898 16.4521 24.4948 24.5883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 980 0.001024 512 1.6 672 17696 0.804032 0.548736 11.1051 16.4289 28.9994 29.0908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 980 0.001024 512 1.6 672 17472 0.808992 0.548896 7.3248 16.4652 25.2657 25.3563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 980 0.001024 512 1.6 672 17920 0.808352 0.549888 10.8088 16.5148 28.7943 28.8871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 980 0.001024 512 1.6 672 17408 0.806656 0.547008 7.1088 16.3927 24.9695 25.0634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 980 0.001024 512 1.6 672 17856 0.806528 0.550912 12.0964 16.4285 29.9933 30.0829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 980 0.001024 512 1.6 672 17856 0.808576 0.55296 8.85552 16.4795 26.8148 26.9155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 980 0.001024 512 1.6 672 17920 0.804416 0.550912 11.7302 16.5156 29.718 29.8132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 980 0.001024 512 1.6 672 17280 0.791232 0.540672 8.18954 16.1443 25.7784 25.8765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 980 0.001024 512 1.6 672 17664 0.805024 0.54928 14.328 16.4599 32.2545 32.3463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 980 0.001024 512 1.6 672 16896 0.806464 0.547008 8.99072 16.2604 26.719 26.8124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 980 0.001024 512 1.6 672 17600 0.804768 0.547104 14.3275 16.3143 32.1079 32.2003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 980 0.001024 512 1.6 672 17600 0.80512 0.549216 9.75888 16.3979 27.6241 27.7168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 980 0.001024 512 1.6 672 17472 0.806048 0.548864 13.6161 16.4585 31.5472 31.6415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 980 0.001024 512 1.6 672 16128 0.789888 0.536768 8.48998 15.938 25.8661 25.9587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 980 0.001024 512 1.6 672 17280 0.80528 0.547008 12.7009 16.3311 30.497 30.5912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 980 0.001024 512 1.6 672 17280 0.804 0.545664 8.97178 16.4115 26.8494 26.9449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 980 0.001024 512 1.6 672 17408 0.808512 0.548224 12.4976 16.3934 30.3638 30.4558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 980 0.001024 512 1.6 672 16384 0.801056 0.540672 8.43949 16.124 26.0188 26.1158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 980 0.001024 512 1.6 675 18048 0.8024 0.550336 10.4959 16.5003 28.4627 28.5582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 980 0.001024 512 1.6 675 18080 0.80592 0.55296 9.56352 16.51 27.5468 27.6419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 980 0.001024 512 1.6 675 17920 0.803488 0.55632 6.34816 16.5395 24.3609 24.4552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 980 0.001024 512 1.6 675 17856 0.798272 0.551296 10.0989 16.4035 27.9645 28.0595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 980 0.001024 512 1.6 675 17664 0.801184 0.55296 6.72854 16.4566 24.6494 24.7439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 980 0.001024 512 1.6 675 17920 0.806784 0.54848 10.761 16.4154 28.6474 28.7381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 980 0.001024 512 1.6 675 17920 0.799136 0.546784 7.10499 16.4539 25.0148 25.1082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 980 0.001024 512 1.6 675 17920 0.8056 0.549376 10.994 16.5238 28.9826 29.0722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 980 0.001024 512 1.6 675 17408 0.807616 0.546752 7.34458 16.3934 25.205 25.2989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 980 0.001024 512 1.6 675 17856 0.804544 0.550368 12.3003 16.4308 30.1976 30.2895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 980 0.001024 512 1.6 675 17856 0.800928 0.55296 8.8673 16.4733 26.8062 26.8984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 980 0.001024 512 1.6 675 17920 0.806784 0.554752 11.8156 16.5327 29.82 29.9135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 980 0.001024 512 1.6 675 17280 0.791456 0.544128 8.2609 16.1456 25.8553 25.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 980 0.001024 512 1.6 675 17664 0.800672 0.546464 13.9299 16.4519 31.8452 31.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 980 0.001024 512 1.6 675 16896 0.801824 0.541472 9.15482 16.2652 26.8801 26.9722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 980 0.001024 512 1.6 675 17600 0.808224 0.546816 14.1326 16.3194 31.9232 32.0169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 980 0.001024 512 1.6 675 17600 0.806944 0.546432 9.88054 16.3967 27.7469 27.8384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 980 0.001024 512 1.6 675 17920 0.8024 0.546976 13.249 16.4708 31.1819 31.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 980 0.001024 512 1.6 675 17024 0.777408 0.53248 8.79283 15.9439 26.158 26.2514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 980 0.001024 512 1.6 675 17760 0.80224 0.546784 12.9123 16.3425 30.7186 30.8097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 980 0.001024 512 1.6 675 17280 0.805344 0.546816 8.83962 16.4101 26.712 26.8042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 980 0.001024 512 1.6 675 17408 0.806272 0.547744 12.7446 16.3817 30.5919 30.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 980 0.001024 512 1.6 675 16384 0.799392 0.541696 8.52154 16.1294 26.1024 26.2005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 980 0.001024 512 1.6 672 18048 0.799776 0.551392 9.31738 16.4916 27.2766 27.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 980 0.001024 512 1.6 672 17920 0.804928 0.550688 6.17072 16.5233 24.162 24.2562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 980 0.001024 512 1.6 672 18080 0.807456 0.55296 9.60256 16.4959 27.5697 27.6671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 980 0.001024 512 1.6 672 17920 0.805696 0.557728 6.45786 16.5233 24.4564 24.5494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 980 0.001024 512 1.6 672 17856 0.799808 0.548864 10.4863 16.4253 28.3723 28.4659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 980 0.001024 512 1.6 672 17664 0.803008 0.550624 6.71005 16.4574 24.6332 24.7271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 980 0.001024 512 1.6 672 17920 0.803296 0.548736 10.036 16.4361 27.9323 28.0231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 980 0.001024 512 1.6 672 17920 0.799936 0.550848 6.65552 16.4627 24.5812 24.6784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 980 0.001024 512 1.6 672 17472 0.812512 0.55072 5.52989 16.5006 23.5075 23.5985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 980 0.001024 512 1.6 672 17920 0.806624 0.553088 10.348 16.5112 28.3329 28.4242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 980 0.001024 512 1.6 672 17408 0.807872 0.552224 6.83187 16.3769 24.6794 24.7723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 980 0.001024 512 1.6 672 16896 0.802816 0.544544 5.68922 16.2614 23.4119 23.5049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 980 0.001024 512 1.6 672 17856 0.80256 0.548832 14.435 16.4415 32.3388 32.4323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 980 0.001024 512 1.6 672 17856 0.803264 0.556448 9.52906 16.4708 27.4714 27.5661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 980 0.001024 512 1.6 672 17280 0.815296 0.550272 7.82451 16.5306 25.8332 25.9256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 980 0.001024 512 1.6 672 17920 0.805344 0.551872 13.829 16.5168 31.8135 31.9092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 980 0.001024 512 1.6 672 17280 0.791296 0.541344 9.32582 16.1592 26.9286 27.0234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 980 0.001024 512 1.6 672 17280 0.804768 0.547136 7.62378 16.4287 25.5157 25.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 980 0.001024 512 1.6 672 17664 0.804416 0.548864 12.4212 16.4589 30.3412 30.4372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 980 0.001024 512 1.6 672 16896 0.807008 0.543904 8.45206 16.2474 26.162 26.2547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 980 0.001024 512 1.6 672 16128 0.779168 0.530432 7.39002 15.7972 24.6076 24.7003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 980 0.001024 512 1.6 672 17600 0.807616 0.546368 12.8804 16.3282 30.6755 30.7692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 980 0.001024 512 1.6 672 17600 0.805792 0.551392 9.0681 16.3844 26.9237 27.0157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 980 0.001024 512 1.6 672 16800 0.81872 0.552608 7.67245 16.4505 25.6076 25.7002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 980 0.001024 512 1.6 672 17920 0.800192 0.550144 12.3654 16.4545 30.282 30.3761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 980 0.001024 512 1.6 672 17024 0.778848 0.535392 8.53085 15.9485 25.9074 26.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 980 0.001024 512 1.6 672 16128 0.777952 0.526816 7.03046 15.7169 24.166 24.2616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 980 0.001024 512 1.6 672 17760 0.802208 0.54624 12.6009 16.3384 30.4004 30.4938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 980 0.001024 512 1.6 672 17280 0.805632 0.550816 8.73235 16.4096 26.6136 26.7049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 980 0.001024 512 1.6 672 15840 0.795072 0.532096 6.85901 15.8479 24.1456 24.2372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 980 0.001024 512 1.6 672 17408 0.806272 0.548288 11.8789 16.3871 29.7363 29.8309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 980 0.001024 512 1.6 672 16384 0.801056 0.539104 8.49853 16.1389 26.09 26.1822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 980 0.001024 512 1.6 672 15360 0.795456 0.531328 6.9289 15.8782 24.2466 24.3399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 980 0.001024 512 1.6 680 18176 0.798496 0.547392 9.70266 16.4962 27.6616 27.7524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 980 0.001024 512 1.6 680 18176 0.804864 0.550848 6.57136 16.5147 24.5535 24.6518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 980 0.001024 512 1.6 680 18080 0.80672 0.55296 10.7431 16.4883 28.7032 28.7963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 980 0.001024 512 1.6 680 17920 0.806432 0.553888 7.19117 16.5294 25.1914 25.2825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 980 0.001024 512 1.6 680 17760 0.803168 0.54544 6.08838 16.3479 23.8975 23.9906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 980 0.001024 512 1.6 680 18048 0.795456 0.54816 10.2117 16.4236 28.0894 28.1831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 980 0.001024 512 1.6 680 18048 0.79792 0.551296 6.77661 16.46 24.698 24.7924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 980 0.001024 512 1.6 680 17856 0.807456 0.550912 5.71888 16.4766 23.6654 23.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 980 0.001024 512 1.6 680 17920 0.802144 0.546944 13.5332 16.4271 31.4228 31.5156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 980 0.001024 512 1.6 680 17920 0.802784 0.545504 8.89232 16.4492 26.8006 26.8964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 980 0.001024 512 1.6 680 17472 0.812928 0.549856 7.46096 16.5061 25.4445 25.5396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 980 0.001024 512 1.6 680 18176 0.802816 0.551136 13.1384 16.5241 31.1304 31.2224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 980 0.001024 512 1.6 680 17920 0.803008 0.546528 8.77958 16.3886 26.6375 26.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 980 0.001024 512 1.6 680 17664 0.80032 0.54496 6.9128 16.2652 24.6374 24.7296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 980 0.001024 512 1.6 680 17856 0.805472 0.553408 13.0517 16.4431 30.9648 31.0604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 980 0.001024 512 1.6 680 17856 0.80352 0.550912 9.32243 16.4752 27.2653 27.3592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 980 0.001024 512 1.6 680 17280 0.81552 0.55264 8.25997 16.5374 26.2736 26.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 980 0.001024 512 1.6 680 16128 0.785792 0.53072 6.75085 15.7982 23.9815 24.0748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 980 0.001024 512 1.6 680 17920 0.805952 0.55152 13.0137 16.5341 31.0185 31.1132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 980 0.001024 512 1.6 680 17280 0.789696 0.54096 8.89872 16.1439 26.4827 26.5763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 980 0.001024 512 1.6 680 17280 0.803872 0.54544 7.84371 16.4106 25.7164 25.8103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 980 0.001024 512 1.6 680 16640 0.782336 0.52864 6.96528 15.8351 24.2275 24.3185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 980 0.001024 512 1.6 680 18048 0.796672 0.548416 12.6626 16.4462 30.5698 30.6627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 980 0.001024 512 1.6 680 17664 0.795168 0.54272 8.74528 16.2671 26.4641 26.5564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 980 0.001024 512 1.6 680 16128 0.786432 0.531424 6.75981 15.7954 23.9812 24.0763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 980 0.001024 512 1.6 680 16896 0.782816 0.53248 7.11978 15.8744 24.4173 24.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 980 0.001024 512 1.6 680 17600 0.809408 0.546848 12.5593 16.3293 30.3578 30.4493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 980 0.001024 512 1.6 680 17600 0.8088 0.546816 9.23658 16.3978 27.1069 27.1993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 980 0.001024 512 1.6 680 16800 0.823296 0.548128 7.41238 16.4506 25.3514 25.4425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 980 0.001024 512 1.6 680 17600 0.808832 0.550912 7.76256 16.532 25.7681 25.8605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 980 0.001024 512 1.6 672 17920 0.804896 0.550688 10.4962 16.4871 28.4508 28.5434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 980 0.001024 512 1.6 672 17920 0.809568 0.550912 6.7984 16.5173 24.7915 24.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 980 0.001024 512 1.6 672 17664 0.802816 0.546816 5.63107 16.4562 23.5524 23.6493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 980 0.001024 512 1.6 672 17920 0.80528 0.550912 10.0534 16.4904 28.0097 28.1011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 980 0.001024 512 1.6 672 17920 0.804864 0.55296 6.67542 16.5355 24.6776 24.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 980 0.001024 512 1.6 672 17280 0.809408 0.546816 5.47741 16.3435 23.2906 23.3831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 980 0.001024 512 1.6 672 17856 0.79872 0.549824 13.0276 16.4232 30.9116 31.0038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 980 0.001024 512 1.6 672 17664 0.801248 0.548864 8.5008 16.4396 26.4008 26.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 980 0.001024 512 1.6 672 17856 0.79968 0.549024 7.43072 16.4759 25.3704 25.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 980 0.001024 512 1.6 672 16896 0.80656 0.544832 6.09027 16.262 23.8155 23.9095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 980 0.001024 512 1.6 672 17696 0.807264 0.547232 12.4786 16.4279 30.3784 30.4733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 980 0.001024 512 1.6 672 17472 0.80592 0.547936 8.31075 16.4571 26.2348 26.3277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 980 0.001024 512 1.6 672 17472 0.811296 0.550912 6.89939 16.5041 24.8772 24.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 980 0.001024 512 1.6 672 16128 0.792384 0.532352 5.70125 15.9435 23.0797 23.1696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 980 0.001024 512 1.6 672 17920 0.809856 0.551168 12.2518 16.5068 30.2338 30.3257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 980 0.001024 512 1.6 672 17408 0.801248 0.547904 7.94192 16.3807 25.7845 25.8798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 980 0.001024 512 1.6 672 16896 0.803424 0.54512 6.69222 16.2684 24.4248 24.5188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 980 0.001024 512 1.6 672 16384 0.802976 0.539072 5.89366 16.1251 23.4749 23.5725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 980 0.001024 512 1.6 672 17856 0.805408 0.551456 12.4933 16.4454 30.4089 30.5009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 980 0.001024 512 1.6 672 17856 0.804864 0.550912 9.02554 16.4757 26.9676 27.0655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 980 0.001024 512 1.6 672 17280 0.816736 0.550912 7.7153 16.5205 25.7194 25.8141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 980 0.001024 512 1.6 672 16128 0.782112 0.530592 6.96115 15.8163 24.2023 24.3016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 980 0.001024 512 1.6 672 17920 0.805056 0.551968 12.5318 16.5347 30.5361 30.6305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 980 0.001024 512 1.6 672 17280 0.791008 0.540864 8.57635 16.1433 26.166 26.2689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 980 0.001024 512 1.6 672 17280 0.806112 0.547232 7.59328 16.4231 25.4795 25.5749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 980 0.001024 512 1.6 672 16640 0.786752 0.533024 7.13728 15.821 24.3894 24.4816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 980 0.001024 512 1.6 700 17664 0.80464 0.550912 10.8596 16.4835 28.81 28.9034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 980 0.001024 512 1.6 700 17664 0.812928 0.551904 7.36915 16.512 25.357 25.4517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 980 0.001024 512 1.6 700 17280 0.809504 0.54832 6.06682 16.4576 23.9945 24.0858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 980 0.001024 512 1.6 700 17600 0.812992 0.550912 10.2369 16.5051 28.215 28.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 980 0.001024 512 1.6 700 17600 0.808608 0.5528 6.84381 16.529 24.8467 24.9407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 980 0.001024 512 1.6 700 17280 0.808672 0.545568 5.72045 16.331 23.5157 23.6096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 980 0.001024 512 1.6 700 16640 0.79824 0.54272 4.95197 16.1581 22.5661 22.6591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 980 0.001024 512 1.6 700 17472 0.802112 0.548864 13.1555 16.4125 31.031 31.1292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 980 0.001024 512 1.6 700 17280 0.808352 0.552512 8.49098 16.4431 26.4068 26.5026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 980 0.001024 512 1.6 700 17280 0.809664 0.552256 7.29843 16.4747 25.2467 25.3405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 980 0.001024 512 1.6 700 16896 0.804768 0.542528 6.25507 16.2547 23.971 24.0681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 980 0.001024 512 1.6 700 17472 0.810144 0.547328 12.5657 16.4181 30.4502 30.5449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 980 0.001024 512 1.6 700 17472 0.806304 0.546144 8.54298 16.4557 26.4628 26.5544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 980 0.001024 512 1.6 700 17472 0.815776 0.551328 7.0433 16.5052 25.0289 25.1262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 980 0.001024 512 1.6 700 16128 0.791776 0.532672 5.82083 15.9283 23.1839 23.2773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 980 0.001024 512 1.6 700 17664 0.809344 0.550912 12.5112 16.5248 30.5092 30.6034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 980 0.001024 512 1.6 700 17408 0.802816 0.546432 8.30573 16.3895 26.1557 26.2472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 980 0.001024 512 1.6 700 16896 0.80592 0.543328 7.17594 16.2651 24.8998 24.9918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 980 0.001024 512 1.6 700 16384 0.8024 0.54272 6.21056 16.1211 23.7906 23.8843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 980 0.001024 512 1.6 700 17568 0.81136 0.55296 13.3282 16.4349 31.2377 31.3294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 980 0.001024 512 1.6 700 17280 0.809088 0.550912 9.41469 16.4731 27.3615 27.4529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 980 0.001024 512 1.6 700 17280 0.817984 0.550912 8.27456 16.5322 26.2887 26.3829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 980 0.001024 512 1.6 700 16128 0.785408 0.53008 7.30509 15.8116 24.5436 24.6415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 980 0.001024 512 1.6 700 15840 0.793184 0.530432 7.16835 15.8603 24.4626 24.5596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 980 0.001024 512 1.6 700 17600 0.809472 0.55136 12.8058 16.5178 30.801 30.8936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 980 0.001024 512 1.6 700 16640 0.79872 0.540448 8.97994 16.1474 26.5821 26.6772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 980 0.001024 512 1.6 700 17280 0.808 0.54688 7.96106 16.424 25.8464 25.9408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 980 0.001024 512 1.6 700 15360 0.796256 0.530592 7.02842 15.8181 24.2855 24.3806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 980 0.001024 512 1.6 700 16000 0.824736 0.548928 7.28141 16.5335 25.3031 25.4011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 980 0.001024 512 1.6 660 17664 0.806624 0.554624 9.89949 16.4827 27.8527 27.9466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 980 0.001024 512 1.6 660 17664 0.811424 0.556064 6.64768 16.5023 24.6302 24.7235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 980 0.001024 512 1.6 660 17280 0.808448 0.546816 5.42483 16.4423 23.3367 23.4312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 980 0.001024 512 1.6 660 17408 0.8096 0.547008 4.82422 16.3901 22.6824 22.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 980 0.001024 512 1.6 660 17760 0.811424 0.552832 12.7062 16.4954 30.6798 30.7728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 980 0.001024 512 1.6 660 17600 0.808224 0.553312 8.3585 16.5338 26.3658 26.4639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 980 0.001024 512 1.6 660 17280 0.810304 0.543712 7.09075 16.3332 24.8951 24.9877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 980 0.001024 512 1.6 660 16640 0.799008 0.538624 5.81395 16.1626 23.426 23.5172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 980 0.001024 512 1.6 660 17472 0.802144 0.548864 12.1004 16.418 29.9829 30.0759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 980 0.001024 512 1.6 660 17280 0.805824 0.546304 7.91958 16.4501 25.8326 25.9266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 980 0.001024 512 1.6 660 17280 0.8104 0.547584 6.70096 16.4917 24.666 24.7597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 980 0.001024 512 1.6 660 16896 0.804896 0.540672 5.92464 16.263 23.648 23.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 980 0.001024 512 1.6 660 17280 0.805632 0.546816 5.33398 16.403 23.2065 23.2996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 980 0.001024 512 1.6 660 17472 0.809632 0.547872 11.3692 16.4224 29.2656 29.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 980 0.001024 512 1.6 660 17472 0.805728 0.550912 7.79491 16.467 25.7302 25.8211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 980 0.001024 512 1.6 660 17472 0.815552 0.550528 6.55318 16.4922 24.5254 24.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 980 0.001024 512 1.6 660 16128 0.790592 0.532704 5.43325 15.9403 22.8062 22.8995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 980 0.001024 512 1.6 660 16800 0.80016 0.540672 5.35008 16.1293 22.9329 23.0295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 980 0.001024 512 1.6 660 17664 0.809984 0.551744 11.4448 16.5063 29.4265 29.5219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 980 0.001024 512 1.6 660 17408 0.80368 0.546816 7.60336 16.3928 25.4605 25.5531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 980 0.001024 512 1.6 660 16896 0.803008 0.541312 6.61296 16.2564 24.3255 24.4187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 980 0.001024 512 1.6 660 16384 0.800064 0.538752 6.01766 16.1246 23.5941 23.6893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 980 0.001024 512 1.6 660 15360 0.797312 0.528768 5.15363 15.8181 22.4113 22.5057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 980 0.001024 512 1.6 704 17792 0.804544 0.548992 10.2302 16.4984 28.1951 28.2885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 980 0.001024 512 1.6 704 17664 0.812224 0.550272 6.82592 16.6632 24.9617 25.0535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 980 0.001024 512 1.6 704 17664 0.804032 0.549504 5.67949 16.4421 23.5883 23.6795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 980 0.001024 512 1.6 704 17408 0.8096 0.546816 5.04131 16.388 22.8991 22.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 980 0.001024 512 1.6 704 17760 0.80896 0.55168 13.0226 16.5015 30.9961 31.0888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 980 0.001024 512 1.6 704 17600 0.810592 0.552768 8.63827 16.5347 26.6482 26.7421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 980 0.001024 512 1.6 704 17280 0.809152 0.544896 6.97098 16.3287 24.7651 24.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 980 0.001024 512 1.6 704 16640 0.800128 0.538624 5.7656 16.1424 23.357 23.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 980 0.001024 512 1.6 704 16800 0.816704 0.54672 5.58048 16.3814 23.4399 23.5305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 980 0.001024 512 1.6 704 17664 0.801024 0.547712 12.3225 16.4223 30.2057 30.2998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 980 0.001024 512 1.6 704 17664 0.805408 0.552384 8.20672 16.4445 26.1216 26.2156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 980 0.001024 512 1.6 704 17280 0.806944 0.551776 6.85498 16.4727 24.7989 24.8899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 980 0.001024 512 1.6 704 16896 0.80192 0.543744 6.13658 16.2564 23.8507 23.9478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 980 0.001024 512 1.6 704 17280 0.808736 0.546816 5.39674 16.4121 23.2729 23.3637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 980 0.001024 512 1.6 704 17696 0.804992 0.548896 11.6261 16.4206 29.511 29.6042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 980 0.001024 512 1.6 704 17472 0.808768 0.546752 7.77299 16.4741 25.7128 25.8109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 980 0.001024 512 1.6 704 17472 0.81312 0.551008 6.44502 16.4912 24.4109 24.5026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 980 0.001024 512 1.6 704 16128 0.788256 0.532384 5.56832 15.9378 22.9377 23.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 980 0.001024 512 1.6 704 16800 0.801536 0.540672 5.46179 16.1355 23.0512 23.1465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 980 0.001024 512 1.6 704 17664 0.812 0.550176 11.8547 16.5196 29.8475 29.9397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 980 0.001024 512 1.6 704 17408 0.808032 0.553024 7.91392 16.3763 25.7662 25.8573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 980 0.001024 512 1.6 704 16896 0.804864 0.546048 6.81866 16.2465 24.5315 24.6229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 980 0.001024 512 1.6 704 16384 0.800384 0.540608 6.20998 16.126 23.7894 23.8899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 980 0.001024 512 1.6 704 15360 0.798624 0.5328 4.9776 15.8211 22.2425 22.3355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 980 0.001024 512 1.6 704 15360 0.799136 0.532448 5.1839 15.8782 22.5075 22.5997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 980 0.001024 512 1.6 768 16896 0.814784 0.55296 10.7088 16.5317 28.7212 28.8148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 980 0.001024 512 1.6 768 16768 0.812224 0.552352 11.7773 16.4858 29.7388 29.8335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 980 0.001024 512 1.6 768 16640 0.824704 0.551392 7.90784 16.5239 25.9241 26.0145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 980 0.001024 512 1.6 768 16512 0.815616 0.547744 6.77258 16.4389 24.6879 24.7809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 980 0.001024 512 1.6 768 16384 0.821248 0.547264 6.16589 16.3909 24.0378 24.1316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 980 0.001024 512 1.6 768 16000 0.80896 0.54368 5.73718 16.1616 23.3674 23.4605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 980 0.001024 512 1.6 768 16128 0.813536 0.544896 5.12387 16.4104 23.0072 23.1013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 980 0.001024 512 1.6 768 15232 0.8016 0.53248 4.62333 15.9269 21.9965 22.0887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 980 0.001024 512 1.6 768 15360 0.81008 0.540384 4.93542 16.1244 22.5236 22.6173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 980 0.001024 512 1.6 660 16128 0.792736 0.532576 3.92592 15.9275 21.2911 21.3852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 980 0.001024 512 1.6 704 16128 0.794528 0.531904 4.11312 15.939 21.4916 21.5818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 980 0.001024 512 1.6 700 16800 0.800384 0.540192 4.37123 16.1295 21.956 22.0517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 980 0.001024 512 1.6 672 16800 0.803584 0.540672 4.15635 16.1157 21.7295 21.8212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 980 0.001024 512 1.6 672 17408 0.808192 0.546816 4.5527 16.3973 22.4143 22.5081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 980 0.001024 512 1.6 672 15360 0.802624 0.532512 6.15981 15.9399 23.5508 23.6423
