// Seed: 4128775919
module module_0 (
    input tri0 id_0,
    output logic id_1,
    input tri1 id_2,
    input supply0 id_3,
    input wire id_4,
    output uwire id_5,
    output wand id_6,
    input wor id_7,
    input tri0 id_8,
    output uwire id_9,
    input tri0 id_10,
    output wand id_11,
    input tri id_12
);
  always id_1 <= -1;
  assign id_11 = -1 - "";
  parameter id_14 = -1;
  id_15 :
  assert property (@(posedge id_10) id_14[1])
  else;
  assign id_5 = 1'h0;
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    output supply1 id_2,
    input supply1 id_3,
    input tri id_4,
    output logic id_5,
    output logic id_6
);
  final begin : LABEL_0
    id_5 <= -1'b0;
  end
  logic id_8;
  ;
  always
    if (1'b0) begin : LABEL_1
      @(posedge -1 ?
      id_5++
      : -1 - id_4 == (-1 - -1) << id_3 ? -1 : 1)
      if (1)
        if (1)
          assert (id_4);
          else id_6 = 1;
    end
  module_0 modCall_1 (
      id_1,
      id_5,
      id_4,
      id_1,
      id_3,
      id_2,
      id_0,
      id_3,
      id_3,
      id_0,
      id_3,
      id_0,
      id_3
  );
  assign modCall_1.id_12 = 0;
endmodule
