{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 18:07:22 2015 " "Info: Processing started: Tue Dec 15 18:07:22 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/yen/datapath/datapath.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/yen/datapath/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataPath " "Info: Found entity 1: dataPath" {  } { { "../dataPath/dataPath.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/yen/datapath/increment.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/yen/datapath/increment.v" { { "Info" "ISGN_ENTITY_NAME" "1 increment " "Info: Found entity 1: increment" {  } { { "../dataPath/increment.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/increment.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC_increment pc_increment instructionCycleOperation.v(8) " "Info (10281): Verilog HDL Declaration information at instructionCycleOperation.v(8): object \"PC_increment\" differs only in case from object \"pc_increment\" in the same scope" {  } { { "../dataPath/instructionCycleOperation.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/instructionCycleOperation.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/yen/datapath/instructioncycleoperation.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/yen/datapath/instructioncycleoperation.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionCycleOperation " "Info: Found entity 1: instructionCycleOperation" {  } { { "../dataPath/instructionCycleOperation.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/instructionCycleOperation.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/yen/datapath/instructionsetoperation.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/yen/datapath/instructionsetoperation.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionSetOperation " "Info: Found entity 1: instructionSetOperation" {  } { { "../dataPath/instructionSetOperation.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/instructionSetOperation.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/yen/datapath/memram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/yen/datapath/memram.v" { { "Info" "ISGN_ENTITY_NAME" "1 memRAM " "Info: Found entity 1: memRAM" {  } { { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/yen/datapath/multiplexer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/yen/datapath/multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Info: Found entity 1: multiplexer" {  } { { "../dataPath/multiplexer.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/multiplexer.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/yen/datapath/register.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/yen/datapath/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Info: Found entity 1: register" {  } { { "../dataPath/register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/yen/datapath/sub.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/yen/datapath/sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub " "Info: Found entity 1: sub" {  } { { "../dataPath/sub.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/sub.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub sub controlUnit.v(4) " "Info (10281): Verilog HDL Declaration information at controlUnit.v(4): object \"Sub\" differs only in case from object \"sub\" in the same scope" {  } { { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Halt halt controlUnit.v(4) " "Info (10281): Verilog HDL Declaration information at controlUnit.v(4): object \"Halt\" differs only in case from object \"halt\" in the same scope" {  } { { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Info: Found entity 1: controlUnit" {  } { { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "download.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file download.v" { { "Info" "ISGN_ENTITY_NAME" "1 download " "Info: Found entity 1: download" {  } { { "download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/download.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2 " "Info: Found entity 1: Lab2" {  } { { "Lab2.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2 " "Info: Elaborating entity \"Lab2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:CU " "Info: Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:CU\"" {  } { { "Lab2.v" "CU" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataPath dataPath:DP " "Info: Elaborating entity \"dataPath\" for hierarchy \"dataPath:DP\"" {  } { { "Lab2.v" "DP" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionCycleOperation dataPath:DP\|instructionCycleOperation:part1 " "Info: Elaborating entity \"instructionCycleOperation\" for hierarchy \"dataPath:DP\|instructionCycleOperation:part1\"" {  } { { "../dataPath/dataPath.v" "part1" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 13 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register dataPath:DP\|instructionCycleOperation:part1\|register:eightBitsRegister " "Info: Elaborating entity \"register\" for hierarchy \"dataPath:DP\|instructionCycleOperation:part1\|register:eightBitsRegister\"" {  } { { "../dataPath/instructionCycleOperation.v" "eightBitsRegister" { Text "C:/Users/Student/Desktop/yen/dataPath/instructionCycleOperation.v" 10 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer dataPath:DP\|instructionCycleOperation:part1\|multiplexer:JMP_mux " "Info: Elaborating entity \"multiplexer\" for hierarchy \"dataPath:DP\|instructionCycleOperation:part1\|multiplexer:JMP_mux\"" {  } { { "../dataPath/instructionCycleOperation.v" "JMP_mux" { Text "C:/Users/Student/Desktop/yen/dataPath/instructionCycleOperation.v" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register dataPath:DP\|instructionCycleOperation:part1\|register:fiveBitsRegister " "Info: Elaborating entity \"register\" for hierarchy \"dataPath:DP\|instructionCycleOperation:part1\|register:fiveBitsRegister\"" {  } { { "../dataPath/instructionCycleOperation.v" "fiveBitsRegister" { Text "C:/Users/Student/Desktop/yen/dataPath/instructionCycleOperation.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "increment dataPath:DP\|instructionCycleOperation:part1\|increment:pc_increment " "Info: Elaborating entity \"increment\" for hierarchy \"dataPath:DP\|instructionCycleOperation:part1\|increment:pc_increment\"" {  } { { "../dataPath/instructionCycleOperation.v" "pc_increment" { Text "C:/Users/Student/Desktop/yen/dataPath/instructionCycleOperation.v" 13 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 increment.v(6) " "Warning (10230): Verilog HDL assignment warning at increment.v(6): truncated value with size 32 to match size of target (5)" {  } { { "../dataPath/increment.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/increment.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memRAM dataPath:DP\|memRAM:part2 " "Info: Elaborating entity \"memRAM\" for hierarchy \"dataPath:DP\|memRAM:part2\"" {  } { { "../dataPath/dataPath.v" "part2" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionSetOperation dataPath:DP\|instructionSetOperation:part3 " "Info: Elaborating entity \"instructionSetOperation\" for hierarchy \"dataPath:DP\|instructionSetOperation:part3\"" {  } { { "../dataPath/dataPath.v" "part3" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 15 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer dataPath:DP\|instructionSetOperation:part3\|multiplexer:Asel_mux1 " "Info: Elaborating entity \"multiplexer\" for hierarchy \"dataPath:DP\|instructionSetOperation:part3\|multiplexer:Asel_mux1\"" {  } { { "../dataPath/instructionSetOperation.v" "Asel_mux1" { Text "C:/Users/Student/Desktop/yen/dataPath/instructionSetOperation.v" 10 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub dataPath:DP\|instructionSetOperation:part3\|sub:add_sub " "Info: Elaborating entity \"sub\" for hierarchy \"dataPath:DP\|instructionSetOperation:part3\|sub:add_sub\"" {  } { { "../dataPath/instructionSetOperation.v" "add_sub" { Text "C:/Users/Student/Desktop/yen/dataPath/instructionSetOperation.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "dataPath:DP\|memRAM:part2\|REGISTER~0 " "Warning: Inferred dual-clock RAM node \"dataPath:DP\|memRAM:part2\|REGISTER~0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } { { "../dataPath/memRam.v" "REGISTER~0" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 8 -1 0 } }  } 0 0 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "dataPath:DP\|memRAM:part2\|REGISTER~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"dataPath:DP\|memRAM:part2\|REGISTER~0\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Info: Parameter WIDTH_A set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Info: Parameter WIDTHAD_A set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Info: Parameter NUMWORDS_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Info: Parameter WIDTH_B set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Info: Parameter WIDTHAD_B set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Info: Parameter NUMWORDS_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Info: Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "../dataPath/memRam.v" "REGISTER~0" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 8 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "dataPath:DP\|memRAM:part2\|altsyncram:REGISTER_rtl_0 " "Info: Elaborated megafunction instantiation \"dataPath:DP\|memRAM:part2\|altsyncram:REGISTER_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataPath:DP\|memRAM:part2\|altsyncram:REGISTER_rtl_0 " "Info: Instantiated megafunction \"dataPath:DP\|memRAM:part2\|altsyncram:REGISTER_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Info: Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Info: Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Info: Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Info: Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Info: Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Info: Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ohd1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ohd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ohd1 " "Info: Found entity 1: altsyncram_ohd1" {  } { { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/yen/Lab2/db/altsyncram_ohd1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controlUnit:CU\|state~4 " "Info: Register \"controlUnit:CU\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controlUnit:CU\|state~5 " "Info: Register \"controlUnit:CU\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controlUnit:CU\|state~6 " "Info: Register \"controlUnit:CU\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controlUnit:CU\|state~7 " "Info: Register \"controlUnit:CU\|state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Student/Desktop/yen/Lab2/Lab2.map.smsg " "Info: Generated suppressed messages file C:/Users/Student/Desktop/yen/Lab2/Lab2.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "101 " "Info: Implemented 101 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "80 " "Info: Implemented 80 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 18:07:24 2015 " "Info: Processing ended: Tue Dec 15 18:07:24 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
