
Cadence Innovus(TM) Implementation System.
Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v18.10-p002_1, built Tue May 29 19:19:55 PDT 2018
Options:	
Date:		Mon May 30 22:57:09 2022
Host:		vspace.ecdl.hut.fi (x86_64 w/Linux 3.10.0-1160.59.1.el7.x86_64) (1core*8cpus*Intel(R) Xeon(R) CPU E5-2640 v4 @ 2.40GHz 25600KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	18.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (128 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set init_gnd_net vss!
<CMD> set init_lef_file {../techlibs/gsclib045_tech.lef ../techlibs/gsclib045_macro.lef}
<CMD> set init_design_settop 0
<CMD> set init_verilog ../netlist/microcontroller_interface_8_8.v
<CMD> set init_mmmc_file Default.view
<CMD> set init_pwr_net vdd!
<CMD> init_design
#% Begin Load MMMC data ... (date=05/30 22:59:03, mem=440.3M)
#% End Load MMMC data ... (date=05/30 22:59:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=440.4M, current mem=440.4M)
rc_basic

Loading LEF file ../techlibs/gsclib045_tech.lef ...
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 

Loading LEF file ../techlibs/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNALVT' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Mon May 30 22:59:03 2022
viaInitial ends at Mon May 30 22:59:03 2022
Loading view definition file from Default.view
Reading slow_libs timing library '/prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX2LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX4LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX4LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHXLLVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHXLLVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX1LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX1LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX2LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX2LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX4LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX4LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFXLLVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFXLLVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX1LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX1LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX2LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNALVT'. The cell will only be used for analysis. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
Read 480 cells in library 'slow_vdd1v0' 
Reading fast_libs timing library '/prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/fast_vdd1v0_basicCells_lvt.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNALVT'. The cell will only be used for analysis. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/fast_vdd1v0_basicCells_lvt.lib)
Read 480 cells in library 'fast_vdd1v0' 
*** End library_loading (cpu=0.04min, real=0.03min, mem=13.1M, fe_cpu=0.53min, fe_real=1.93min, fe_mem=605.6M) ***
#% Begin Load netlist data ... (date=05/30 22:59:05, mem=459.3M)
*** Begin netlist parsing (mem=605.6M) ***
Created 480 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../netlist/microcontroller_interface_8_8.v'

*** Memory Usage v#1 (Current mem = 611.621M, initial mem = 259.488M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=611.6M) ***
#% End Load netlist data ... (date=05/30 22:59:05, total cpu=0:00:00.2, real=0:00:00.0, peak res=474.5M, current mem=474.5M)
Top level cell is microcontroller_interface_8_8.
Hooked 960 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell microcontroller_interface_8_8 ...
*** Netlist is unique.
** info: there are 968 modules.
** info: there are 14170 stdCell insts.

*** Memory Usage v#1 (Current mem = 653.543M, initial mem = 259.488M) ***
**WARN: (IMPFP-3961):	The techSite 'CoreSiteDouble' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
../techlibs/qrcTechFile
Generating auto layer map file.
Completed (cpu: 0:00:06.0 real: 0:00:06.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: setup_view
    RC-Corner Name        : rc_basic
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '../techlibs/qrcTechFile'
 
 Analysis View: hold_view
    RC-Corner Name        : rc_basic
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '../techlibs/qrcTechFile'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '../timing/prelayout.sdc' ...
Current (total cpu=0:00:39.0, real=0:02:04, peak res=679.9M, current mem=679.9M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../timing/prelayout.sdc, Line 8).

**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../timing/prelayout.sdc, Line 9).

INFO (CTE): Reading of timing constraints file ../timing/prelayout.sdc completed, with 2 WARNING
WARNING (CTE-25): Line: 10 of File ../timing/prelayout.sdc : Skipped unsupported command: set_max_area


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=696.0M, current mem=696.0M)
Current (total cpu=0:00:39.1, real=0:02:04, peak res=696.0M, current mem=696.0M)
Total number of combinational cells: 318
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2LVT BUFX12LVT BUFX16LVT BUFX20LVT CLKBUFX2LVT BUFX3LVT BUFX4LVT BUFX6LVT BUFX8LVT CLKBUFX12LVT CLKBUFX16LVT CLKBUFX20LVT CLKBUFX3LVT CLKBUFX4LVT CLKBUFX6LVT CLKBUFX8LVT
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1LVT CLKINVX2LVT CLKINVX12LVT CLKINVX16LVT CLKINVX20LVT CLKINVX4LVT CLKINVX3LVT CLKINVX6LVT CLKINVX8LVT INVX1LVT INVX2LVT INVX12LVT INVX16LVT INVX20LVT INVXLLVT INVX3LVT INVX4LVT INVX6LVT INVX8LVT
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-155            6  ViaRule only supports routing/cut layer,...
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           3  The techSite '%s' has no related standar...
WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
*** Message Summary: 34 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.994686814526 0.699994 15 15 15 15
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -snap MGRID -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 4 -spreadType start -spacing 0.2 -start 0.0 0.0 -pin {{addrSPI[0]} {addrSPI[1]} {addrSPI[2]} {addrSPI[3]} {addrSPI[4]} {addrSPI[5]} {addrSPI[6]} {addrSPI[7]} {PC_tot[0]} {PC_tot[1]} {PC_tot[2]} {PC_tot[3]} {PC_tot[4]} {PC_tot[5]} {PC_tot[6]} {PC_tot[7]}}
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
Successfully spread [16] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 908.1M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixedPin 1 -snap MGRID -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 4 -spreadType center -spacing 0.2 -pin {{addrSPI[0]} {addrSPI[1]} {addrSPI[2]} {addrSPI[3]} {addrSPI[4]} {addrSPI[5]} {addrSPI[6]} {addrSPI[7]} {PC_tot[0]} {PC_tot[1]} {PC_tot[2]} {PC_tot[3]} {PC_tot[4]} {PC_tot[5]} {PC_tot[6]} {PC_tot[7]}}
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
Successfully spread [16] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 908.1M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -snap MGRID -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 4 -spreadType center -spacing 0.2 -pin {{Instruction[0]} {Instruction[1]} {Instruction[2]} {Instruction[3]} {Instruction[4]} {statusOutSPI[0]} {statusOutSPI[1]} {statusOutSPI[2]} {opcode_status[0]} {opcode_status[1]} {W_out[0]} {W_out[1]} {W_out[2]} {W_out[3]} {W_out[4]} {W_out[5]} {W_out[6]} {W_out[7]} {A_out[0]} {A_out[1]} {A_out[2]} {A_out[3]} {A_out[4]} {A_out[5]} {A_out[6]} {A_out[7]} {PC_out[0]} {PC_out[1]} {PC_out[2]} {PC_out[3]} {PC_out[4]} {PC_out[5]} {PC_out[6]} {PC_out[7]}}
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
Successfully spread [34] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 908.1M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixedPin 1 -snap MGRID -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 4 -spreadType center -spacing 10 -pin {{Instruction[0]} {Instruction[1]} {Instruction[2]} {Instruction[3]} {Instruction[4]} {statusOutSPI[0]} {statusOutSPI[1]} {statusOutSPI[2]} {opcode_status[0]} {opcode_status[1]} {W_out[0]} {W_out[1]} {W_out[2]} {W_out[3]} {W_out[4]} {W_out[5]} {W_out[6]} {W_out[7]} {A_out[0]} {A_out[1]} {A_out[2]} {A_out[3]} {A_out[4]} {A_out[5]} {A_out[6]} {A_out[7]} {PC_out[0]} {PC_out[1]} {PC_out[2]} {PC_out[3]} {PC_out[4]} {PC_out[5]} {PC_out[6]} {PC_out[7]}}
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
Successfully spread [34] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 908.1M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixedPin 1 -snap MGRID -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 4 -spreadType center -spacing 8 -pin {{Instruction[0]} {Instruction[1]} {Instruction[2]} {Instruction[3]} {Instruction[4]} {statusOutSPI[0]} {statusOutSPI[1]} {statusOutSPI[2]} {opcode_status[0]} {opcode_status[1]} {W_out[0]} {W_out[1]} {W_out[2]} {W_out[3]} {W_out[4]} {W_out[5]} {W_out[6]} {W_out[7]} {A_out[0]} {A_out[1]} {A_out[2]} {A_out[3]} {A_out[4]} {A_out[5]} {A_out[6]} {A_out[7]} {PC_out[0]} {PC_out[1]} {PC_out[2]} {PC_out[3]} {PC_out[4]} {PC_out[5]} {PC_out[6]} {PC_out[7]}}
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
Successfully spread [34] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 908.1M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixedPin 1 -snap MGRID -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Top -layer 4 -spreadType center -spacing 10 -pin {{addrSPI[0]} {addrSPI[1]} {addrSPI[2]} {addrSPI[3]} {addrSPI[4]} {addrSPI[5]} {addrSPI[6]} {addrSPI[7]} {PC_tot[0]} {PC_tot[1]} {PC_tot[2]} {PC_tot[3]} {PC_tot[4]} {PC_tot[5]} {PC_tot[6]} {PC_tot[7]}}
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
Successfully spread [16] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 908.1M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -snap MGRID -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.2 -pin {instr_wr clk rst}
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
Successfully spread [3] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 908.1M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -snap MGRID -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing 10 -pin {{instruction_in[0]} {instruction_in[1]} {instruction_in[2]} {instruction_in[3]} {instruction_in[4]} {instruction_in[5]} {instruction_in[6]} {instruction_in[7]} {instruction_in[8]} {instruction_in[9]} {instruction_in[10]} {instruction_in[11]} {instruction_in[12]} {instruction_in[13]} {resultOutMemSPI[0]} {resultOutMemSPI[1]} {resultOutMemSPI[2]} {resultOutMemSPI[3]} {resultOutMemSPI[4]} {resultOutMemSPI[5]} {resultOutMemSPI[6]} {resultOutMemSPI[7]}}
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
Successfully spread [22] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 908.1M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixedPin 1 -snap MGRID -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 4 -spreadType center -spacing 8.0 -pin {{W_out[0]} {W_out[1]} {W_out[2]} {W_out[3]} {W_out[4]} {W_out[5]} {W_out[6]} {W_out[7]}}
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
Successfully spread [8] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 908.1M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixedPin 1 -snap MGRID -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 4 -spreadType center -spacing -8.0 -pin {{W_out[0]} {W_out[1]} {W_out[2]} {W_out[3]} {W_out[4]} {W_out[5]} {W_out[6]} {W_out[7]}}
**ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {vdd! vss!} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 4.5 bottom 4.5 left 4.5 right 4.5} -spacing {top 2 bottom 2 left 2 right 2} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal8 |        4       |       NA       |
|  Via8  |        8       |        0       |
| Metal9 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {vdd! vss!} -layer Metal8 -direction vertical -width 4.5 -spacing 2 -number_of_sets 3 -start_from left -start_offset 0 -stop_offset 0 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 6 wires.
ViaGen created 12 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal8 |        6       |       NA       |
|  Via8  |       12       |        0       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {vdd! vss!} -layer Metal8 -direction vertical -width 4.5 -spacing 2 -number_of_sets 3 -start_from left -start_offset 0 -stop_offset 0 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Starting stripe generation ...
Non-Default Mode Option Settings :
  -trim_antenna_max_distance  0.00
**WARN: (IMPPP-170):	The power planner failed to create a wire at (17.25, 8.51) (17.25, 325.89) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (166.55, 8.51) (166.55, 325.89) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (315.85, 8.51) (315.85, 325.89) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (23.75, 2.01) (23.75, 332.39) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (173.05, 2.01) (173.05, 332.39) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (322.35, 2.01) (322.35, 332.39) because same wire already exists.
Stripe generation is complete.
<CMD> clearGlobalNets
net ignore based on current view = 0
<CMD> globalNetConnect vdd! -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect vss! -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd! -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect vss! -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {vdd! vss!} -layer Metal8 -direction vertical -width 4.5 -spacing 2 -number_of_sets 3 -start_from left -start_offset 0 -stop_offset 0 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Starting stripe generation ...
Non-Default Mode Option Settings :
  -trim_antenna_max_distance  0.00
**WARN: (IMPPP-170):	The power planner failed to create a wire at (17.25, 8.51) (17.25, 325.89) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (166.55, 8.51) (166.55, 325.89) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (315.85, 8.51) (315.85, 325.89) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (23.75, 2.01) (23.75, 332.39) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (173.05, 2.01) (173.05, 332.39) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (322.35, 2.01) (322.35, 332.39) because same wire already exists.
Stripe generation is complete.
<CMD> setDesignMode -process 45
Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
Updating process node dependent CCOpt properties for the 45nm process node.
<CMD> setMaxRouteLayer 6
**WARN: (IMPTR-9998):	The setTrialRouteMode command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use setRouteMode to set modes for earlyGlobalRoute which is the replacement tool for trialRoute.
<CMD> setPlaceMode -fp false
<CMD> place_design
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=973.949 CPU=0:00:00.2 REAL=0:00:01.0) 

*summary: 126 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.6) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.16162 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: microcontroller_interface_8_8
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1000.21)
Total number of fetched objects 18828
End delay calculation. (MEM=1107.84 CPU=0:00:02.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1096.3 CPU=0:00:02.6 REAL=0:00:03.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#1 (mem=1081.9M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.7 mem=1081.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.9 mem=1081.9M) ***
No user-set net weight.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=14044 (0 fixed + 14044 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=14113 #term=62455 #term/net=4.43, #fixedIo=0, #floatIo=0, #fixedPin=75, #floatPin=0
stdCell: 14044 single + 0 double + 0 multi
Total standard cell length = 38.4336 (mm), area = 0.0657 (mm^2)
Estimated cell power/ground rail width = 0.213 um
Average module density = 0.698.
Density for the design = 0.698.
       = stdcell_area 192168 sites (65721 um^2) / alloc_area 275296 sites (94151 um^2).
Pin Density = 0.2267.
            = total # of pins 62455 / total area 275544.
=== lastAutoLevel = 9 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.969e+04 (1.25e+04 1.71e+04)
              Est.  stn bbox = 3.992e+04 (1.94e+04 2.05e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1081.0M
Iteration  2: Total net bbox = 2.969e+04 (1.25e+04 1.71e+04)
              Est.  stn bbox = 3.992e+04 (1.94e+04 2.05e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1081.0M
Iteration  3: Total net bbox = 3.226e+04 (1.27e+04 1.96e+04)
              Est.  stn bbox = 5.046e+04 (2.24e+04 2.80e+04)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 1102.0M
Active setup views:
    setup_view
Iteration  4: Total net bbox = 1.106e+05 (5.49e+04 5.58e+04)
              Est.  stn bbox = 1.702e+05 (8.65e+04 8.38e+04)
              cpu = 0:00:04.1 real = 0:00:05.0 mem = 1102.0M
Iteration  5: Total net bbox = 1.365e+05 (6.84e+04 6.81e+04)
              Est.  stn bbox = 2.027e+05 (1.03e+05 9.97e+04)
              cpu = 0:00:04.5 real = 0:00:04.0 mem = 1102.0M
Iteration  6: Total net bbox = 1.690e+05 (8.78e+04 8.12e+04)
              Est.  stn bbox = 2.447e+05 (1.28e+05 1.17e+05)
              cpu = 0:00:04.1 real = 0:00:04.0 mem = 1106.0M
Iteration  7: Total net bbox = 1.829e+05 (1.01e+05 8.21e+04)
              Est.  stn bbox = 2.587e+05 (1.41e+05 1.18e+05)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 1109.5M
Iteration  8: Total net bbox = 1.829e+05 (1.01e+05 8.21e+04)
              Est.  stn bbox = 2.587e+05 (1.41e+05 1.18e+05)
              cpu = 0:00:04.5 real = 0:00:04.0 mem = 1120.9M
Iteration  9: Total net bbox = 2.011e+05 (1.09e+05 9.22e+04)
              Est.  stn bbox = 2.848e+05 (1.53e+05 1.32e+05)
              cpu = 0:00:08.4 real = 0:00:09.0 mem = 1127.9M
Iteration 10: Total net bbox = 2.011e+05 (1.09e+05 9.22e+04)
              Est.  stn bbox = 2.848e+05 (1.53e+05 1.32e+05)
              cpu = 0:00:04.7 real = 0:00:05.0 mem = 1127.9M
Iteration 11: Total net bbox = 2.114e+05 (1.08e+05 1.03e+05)
              Est.  stn bbox = 2.957e+05 (1.52e+05 1.43e+05)
              cpu = 0:00:02.7 real = 0:00:03.0 mem = 1131.8M
Iteration 12: Total net bbox = 2.210e+05 (1.17e+05 1.04e+05)
              Est.  stn bbox = 3.054e+05 (1.62e+05 1.44e+05)
              cpu = 0:00:18.1 real = 0:00:18.0 mem = 1131.8M
Iteration 13: Total net bbox = 2.210e+05 (1.17e+05 1.04e+05)
              Est.  stn bbox = 3.054e+05 (1.62e+05 1.44e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1131.8M
Iteration 14: Total net bbox = 2.210e+05 (1.17e+05 1.04e+05)
              Est.  stn bbox = 3.054e+05 (1.62e+05 1.44e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1131.8M
*** cost = 2.210e+05 (1.17e+05 1.04e+05) (cpu for global=0:00:51.5) real=0:00:53.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/5
Solver runtime cpu: 0:00:38.8 real: 0:00:39.0
Core Placement runtime cpu: 0:00:40.9 real: 0:00:41.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:03:12 mem=1131.8M) ***
Total net bbox length = 2.210e+05 (1.172e+05 1.038e+05) (ext = 7.161e+03)
Move report: Detail placement moves 14044 insts, mean move: 1.28 um, max move: 19.66 um
	Max move on inst (U15322): (220.98, 83.69) --> (201.60, 83.41)
	Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 1136.7MB
Summary Report:
Instances move: 14044 (out of 14044 movable)
Instances flipped: 0
Mean displacement: 1.28 um
Max displacement: 19.66 um (Instance: U15322) (220.981, 83.685) -> (201.6, 83.41)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVXLLVT
Total net bbox length = 2.198e+05 (1.160e+05 1.038e+05) (ext = 7.152e+03)
Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 1136.7MB
*** Finished refinePlace (0:03:15 mem=1136.7M) ***
*** End of Placement (cpu=0:00:58.0, real=0:00:59.0, mem=1136.7M) ***
default core: bins with density > 0.750 = 25.00 % ( 81 / 324 )
Density distribution unevenness ratio = 4.375%
*** Free Virtual Timing Model ...(mem=1136.7M)

Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 6
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 0 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=14113  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 14113 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 14113 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.105941e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.23 seconds, mem = 1122.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 62380
[NR-eGR] Metal2  (2V) length: 1.244860e+05um, number of vias: 100549
[NR-eGR] Metal3  (3H) length: 1.464011e+05um, number of vias: 4219
[NR-eGR] Metal4  (4V) length: 3.629538e+04um, number of vias: 1368
[NR-eGR] Metal5  (5H) length: 1.869808e+04um, number of vias: 22
[NR-eGR] Metal6  (6V) length: 5.385500e+02um, number of vias: 0
[NR-eGR] Total length: 3.264191e+05um, number of vias: 168538
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.850226e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.51 seconds, mem = 1089.9M
End of congRepair (cpu=0:00:00.8, real=0:00:01.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 1: 6, real = 0: 1: 7, mem = 1085.5M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -preCTS
Executing: place_opt_design -opt
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_design_floorplan_mode false
**INFO: user set opt options
setOptMode -fixCap true -fixFanoutLoad true -fixTran true
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 871.0M, totSessionCpu=0:03:22 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1096.6 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 6
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 0 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=14113  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 14113 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 14113 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.160661e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 62380
[NR-eGR] Metal2  (2V) length: 1.247883e+05um, number of vias: 100350
[NR-eGR] Metal3  (3H) length: 1.489247e+05um, number of vias: 4489
[NR-eGR] Metal4  (4V) length: 3.686586e+04um, number of vias: 1606
[NR-eGR] Metal5  (5H) length: 2.069854e+04um, number of vias: 22
[NR-eGR] Metal6  (6V) length: 4.108345e+02um, number of vias: 0
[NR-eGR] Total length: 3.316882e+05um, number of vias: 168847
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.946131e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1108.9 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.98 seconds
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Extraction called for design 'microcontroller_interface_8_8' of instances=14044 and nets=14117 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design microcontroller_interface_8_8.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1101.180M)
#################################################################################
# Design Stage: PreRoute
# Design Name: microcontroller_interface_8_8
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1115.66)
Total number of fetched objects 18828
End delay calculation. (MEM=1195.76 CPU=0:00:02.9 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1195.76 CPU=0:00:04.1 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:05.7 real=0:00:06.0 totSessionCpu=0:03:31 mem=1195.8M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  2.459  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  9404   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -3.085   |      2 (2)       |
|   max_tran     |   5462 (29113)   |   -3.452   |   5463 (29114)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.741%
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:09, mem = 916.4M, totSessionCpu=0:03:32 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1151.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1151.3M) ***
The useful skew maximum allowed delay is: 0.3
Info: 1 clock net  excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 13 candidate Buffer cells
*info: There are 13 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    69.74%|        -|   0.000|   0.000|   0:00:00.0| 1220.3M|
|    70.04%|       92|   0.000|   0.000|   0:00:03.0| 1295.5M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:02.9 real=0:00:03.0 mem=1295.5M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  6306| 31095|    -3.51|    14|    14|    -0.04|     0|     0|     0|     0|     2.46|     0.00|       0|       0|       0|  70.04|          |         |
|    35|    86|    -0.11|     0|     0|     0.00|     0|     0|     0|     0|     4.66|     0.00|     795|      57|    1007|  72.57| 0:00:25.0|  1298.5M|
|     1|     2|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     4.66|     0.00|      13|       0|      23|  72.61| 0:00:00.0|  1298.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:25.0 real=0:00:25.0 mem=1298.5M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:46, real = 0:00:46, mem = 991.0M, totSessionCpu=0:04:09 **

Active setup views:
 setup_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 4 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|               End Point                |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------+
|   0.000|   0.000|    72.61%|   0:00:00.0| 1272.1M|setup_view|       NA| NA                                     |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1272.1M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1272.1M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 72.61
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    72.61%|        -|   0.000|   0.000|   0:00:00.0| 1272.1M|
|    72.61%|        0|   0.000|   0.000|   0:00:00.0| 1272.1M|
|    72.57%|       14|   0.000|   0.000|   0:00:01.0| 1310.2M|
|    72.57%|        0|   0.000|   0.000|   0:00:00.0| 1310.2M|
|    58.77%|     5650|   0.000|   0.000|   0:00:12.0| 1322.8M|
|    58.75%|       34|   0.000|   0.000|   0:00:01.0| 1322.8M|
|    58.75%|        1|   0.000|   0.000|   0:00:01.0| 1322.8M|
|    58.75%|        0|   0.000|   0.000|   0:00:00.0| 1322.8M|
|    58.75%|        0|   0.000|   0.000|   0:00:00.0| 1322.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 58.75
** Finished Core Area Reclaim Optimization (cpu = 0:00:16.5) (real = 0:00:17.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:17, real=0:00:17, mem=1236.98M, totSessionCpu=0:04:30).
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.

*** Start incrementalPlace ***
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 6
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 0 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=15056  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 15056 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 15056 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.159088e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         3( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal3  (3)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                5( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.27 seconds, mem = 1247.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
#################################################################################
# Design Stage: PreRoute
# Design Name: microcontroller_interface_8_8
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
SKP inited!
Iteration  7: Total net bbox = 1.942e+05 (1.00e+05 9.39e+04)
              Est.  stn bbox = 2.818e+05 (1.47e+05 1.34e+05)
              cpu = 0:00:01.7 real = 0:00:02.0 mem = 1313.3M
Iteration  8: Total net bbox = 1.881e+05 (9.64e+04 9.17e+04)
              Est.  stn bbox = 2.725e+05 (1.41e+05 1.31e+05)
              cpu = 0:00:03.2 real = 0:00:03.0 mem = 1317.3M
Iteration  9: Total net bbox = 1.919e+05 (9.77e+04 9.42e+04)
              Est.  stn bbox = 2.770e+05 (1.43e+05 1.34e+05)
              cpu = 0:00:10.3 real = 0:00:10.0 mem = 1325.9M
Iteration 10: Total net bbox = 2.038e+05 (1.02e+05 1.02e+05)
              Est.  stn bbox = 2.876e+05 (1.46e+05 1.41e+05)
              cpu = 0:00:02.4 real = 0:00:03.0 mem = 1349.7M
Iteration 11: Total net bbox = 2.119e+05 (1.07e+05 1.04e+05)
              Est.  stn bbox = 2.968e+05 (1.52e+05 1.44e+05)
              cpu = 0:00:03.2 real = 0:00:03.0 mem = 1356.3M
0 delay mode for cte disabled.
*** Free Virtual Timing Model ...(mem=1356.3M)
SKP cleared!

*** Starting refinePlace (0:05:02 mem=1324.3M) ***
Total net bbox length = 2.187e+05 (1.137e+05 1.050e+05) (ext = 7.226e+03)
Move report: Detail placement moves 14987 insts, mean move: 0.91 um, max move: 25.06 um
	Max move on inst (FE_OFC949_n9194): (293.29, 262.19) --> (269.00, 262.96)
	Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 1324.3MB
Summary Report:
Instances move: 14987 (out of 14987 movable)
Instances flipped: 0
Mean displacement: 0.91 um
Max displacement: 25.06 um (Instance: FE_OFC949_n9194) (293.287, 262.191) -> (269, 262.96)
	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: BUFX2LVT
Total net bbox length = 2.189e+05 (1.131e+05 1.058e+05) (ext = 7.249e+03)
Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 1324.3MB
*** Finished refinePlace (0:05:04 mem=1324.3M) ***
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 6
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 0 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=15056  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 15056 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 15056 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.854349e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.39 seconds, mem = 1324.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 2 ===
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 64266
[NR-eGR] Metal2  (2V) length: 1.146429e+05um, number of vias: 100905
[NR-eGR] Metal3  (3H) length: 1.345433e+05um, number of vias: 5211
[NR-eGR] Metal4  (4V) length: 3.569031e+04um, number of vias: 1413
[NR-eGR] Metal5  (5H) length: 1.540162e+04um, number of vias: 33
[NR-eGR] Metal6  (6V) length: 6.781400e+02um, number of vias: 0
[NR-eGR] Total length: 3.009563e+05um, number of vias: 171828
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.762631e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.66 seconds, mem = 1235.7M

*** Finished incrementalPlace (cpu=0:00:34.4, real=0:00:35.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1235.7M)
Extraction called for design 'microcontroller_interface_8_8' of instances=14987 and nets=15060 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design microcontroller_interface_8_8.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1235.652M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:44, real = 0:01:45, mem = 968.2M, totSessionCpu=0:05:07 **
#################################################################################
# Design Stage: PreRoute
# Design Name: microcontroller_interface_8_8
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1233.12)
Total number of fetched objects 19771
End delay calculation. (MEM=1297.21 CPU=0:00:03.1 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1297.21 CPU=0:00:04.4 REAL=0:00:05.0)
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   360|   985|    -0.55|     0|     0|     0.00|     0|     0|     0|     0|     4.75|     0.00|       0|       0|       0|  58.75|          |         |
|    10|    20|    -0.06|     0|     0|     0.00|     0|     0|     0|     0|     4.81|     0.00|     215|       0|     152|  59.38| 0:00:01.0|  1316.3M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     4.81|     0.00|       3|       0|       7|  59.39| 0:00:00.0|  1316.3M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     4.81|     0.00|       0|       0|       0|  59.39| 0:00:00.0|  1316.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:02.2 real=0:00:02.0 mem=1316.3M) ***

*** Starting refinePlace (0:05:20 mem=1332.3M) ***
Total net bbox length = 2.192e+05 (1.134e+05 1.058e+05) (ext = 7.009e+03)
Move report: Detail placement moves 756 insts, mean move: 0.44 um, max move: 2.71 um
	Max move on inst (FE_OFC1163_n8041): (107.20, 280.06) --> (108.20, 278.35)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1332.3MB
Summary Report:
Instances move: 756 (out of 15205 movable)
Instances flipped: 0
Mean displacement: 0.44 um
Max displacement: 2.71 um (Instance: FE_OFC1163_n8041) (107.2, 280.06) -> (108.2, 278.35)
	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: BUFX4LVT
Total net bbox length = 2.193e+05 (1.134e+05 1.059e+05) (ext = 7.010e+03)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1332.3MB
*** Finished refinePlace (0:05:20 mem=1332.3M) ***
*** maximum move = 2.71 um ***
*** Finished re-routing un-routed nets (1332.3M) ***

*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1332.3M) ***
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.11min real=0.12min mem=1259.1M)                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.805  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  9404   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.389%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:59, real = 0:01:59, mem = 1002.7M, totSessionCpu=0:05:21 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 59.39
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.39%|        -|   0.000|   0.000|   0:00:00.0| 1268.1M|
|    59.39%|        0|   0.000|   0.000|   0:00:00.0| 1268.1M|
|    58.97%|      225|   0.000|   0.000|   0:00:02.0| 1306.3M|
|    58.96%|        8|   0.000|   0.000|   0:00:00.0| 1306.3M|
|    58.75%|      291|   0.000|   0.000|   0:00:02.0| 1308.3M|
|    58.75%|        3|   0.000|   0.000|   0:00:00.0| 1308.3M|
|    58.75%|        0|   0.000|   0.000|   0:00:00.0| 1308.3M|
|    58.75%|        0|   0.000|   0.000|   0:00:00.0| 1308.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 58.75
** Finished Core Area Reclaim Optimization (cpu = 0:00:04.6) (real = 0:00:05.0) **
*** Starting refinePlace (0:05:26 mem=1324.3M) ***
Total net bbox length = 2.191e+05 (1.133e+05 1.058e+05) (ext = 7.135e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1324.3MB
Summary Report:
Instances move: 0 (out of 14972 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.191e+05 (1.133e+05 1.058e+05) (ext = 7.135e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1324.3MB
*** Finished refinePlace (0:05:27 mem=1324.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1324.3M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1324.3M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:06, mem=1251.05M, totSessionCpu=0:05:27).

Active setup views:
 setup_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'microcontroller_interface_8_8' of instances=14972 and nets=15045 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design microcontroller_interface_8_8.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1231.543M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 6
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 0 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=15041  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 15041 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 15041 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.855153e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1240.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.27 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: microcontroller_interface_8_8
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1235.96)
Total number of fetched objects 19756
End delay calculation. (MEM=1300.05 CPU=0:00:02.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1300.05 CPU=0:00:03.5 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:05.0 totSessionCpu=0:05:33 mem=1300.1M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:11, real = 0:02:11, mem = 1005.5M, totSessionCpu=0:05:34 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.766  |  6.458  |  4.766  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9404   |  4758   |  8323   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.750%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:13, real = 0:02:14, mem = 1004.8M, totSessionCpu=0:05:35 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
**place_opt_design ... cpu = 0:02:15, real = 0:02:16, mem = 1194.5M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> ccopt_design
#% Begin ccopt_design (date=05/30 23:18:05, mem=955.7M)
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): constraint_basic
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 4758 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
The skew group clk/constraint_basic was created. It contains 4758 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1186.1M, init mem=1186.1M)
*info: Placed = 14972         
*info: Unplaced = 0           
Placement Density:58.75%(55364/94236)
Placement Density (including fixed std cells):58.75%(55364/94236)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:01.0; vio checks: cpu=0:00:00.1, real=0:00:01.0; mem=1186.1M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
Validating CTS configuration...
Checking module port directions...
Leaving CCOpt scope...
Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
preferred_extra_space is set for at least one key
route_type is set for at least one key
source_driver is set for at least one key
target_max_trans_sdc is set for at least one key
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Rebuilding timing graph...
Rebuilding timing graph done.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
  source_driver: INVX1LVT/A INVX1LVT/Y (default: )
For power domain auto-default:
  Buffers:     {CLKBUFX20LVT CLKBUFX16LVT CLKBUFX12LVT CLKBUFX8LVT CLKBUFX6LVT CLKBUFX4LVT CLKBUFX3LVT CLKBUFX2LVT BUFX2LVT}
  Inverters:   {CLKINVX20LVT INVX16LVT INVX12LVT INVX8LVT INVX6LVT INVX4LVT INVX3LVT INVX2LVT INVX1LVT INVXLLVT}
  Clock gates: TLATNTSCAX20LVT TLATNTSCAX16LVT TLATNTSCAX12LVT TLATNTSCAX8LVT TLATNTSCAX6LVT TLATNTSCAX4LVT TLATNTSCAX3LVT TLATNTSCAX2LVT 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 94236.048um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner slow_corner:setup, late and power domain auto-default:
  Slew time target (leaf):    0.100ns
  Slew time target (trunk):   0.100ns
  Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.076ns
  Buffer max distance: 693.333um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX20LVT, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=693.333um, saturatedSlew=0.084ns, speed=5900.707um per ns, cellArea=11.838um^2 per 1000um}
  Inverter  : {lib_cell:CLKINVX20LVT, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=560.690um, saturatedSlew=0.083ns, speed=7480.854um per ns, cellArea=11.589um^2 per 1000um}
  Clock gate: {lib_cell:TLATNTSCAX20LVT, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=717.818um, saturatedSlew=0.086ns, speed=2839.470um per ns, cellArea=20.964um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/constraint_basic:
  Sources:                     pin clk
  Total number of sinks:       4758
  Delay constrained sinks:     4758
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner slow_corner:setup.late:
  Skew target:                 0.076ns
Primary reporting skew group is skew_group clk/constraint_basic with 4758 clock sinks.

Via Selection for Estimated Routes (rule default):

------------------------------------------------------------------------
Layer              Via Cell      Res.     Cap.     RC       Top of Stack
Range                            (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------------------
Metal1-Metal2      M2_M1_VH      6.600    0.011    0.072    false
Metal2-Metal3      M3_M2_HV      6.600    0.010    0.063    false
Metal3-Metal4      M4_M3_VH      6.600    0.010    0.064    false
Metal4-Metal5      M5_M4_HV      6.600    0.010    0.063    false
Metal5-Metal6      M6_M5_VH      6.600    0.010    0.064    false
Metal6-Metal7      M7_M6_HV      6.600    0.010    0.065    false
Metal7-Metal8      M8_M7_VH      6.600    0.010    0.066    false
Metal8-Metal9      M9_M8_HV      0.280    0.029    0.008    false
Metal9-Metal10     M10_M9_VH     0.280    0.104    0.029    false
Metal10-Metal11    M11_M10_HV    0.060    0.052    0.003    false
------------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:03.5 real=0:00:03.5)
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
Innovus will update I/O latencies
External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Check Prerequisites done. (took cpu=0:00:03.6 real=0:00:03.6)
CCOpt::Phase::Initialization done. (took cpu=0:00:03.6 real=0:00:03.6)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 6
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 0 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=15041  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 15041 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 15041 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.855153e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 64236
[NR-eGR] Metal2  (2V) length: 1.142029e+05um, number of vias: 100734
[NR-eGR] Metal3  (3H) length: 1.341678e+05um, number of vias: 5189
[NR-eGR] Metal4  (4V) length: 3.599986e+04um, number of vias: 1385
[NR-eGR] Metal5  (5H) length: 1.590682e+04um, number of vias: 30
[NR-eGR] Metal6  (6V) length: 9.435850e+02um, number of vias: 0
[NR-eGR] Total length: 3.012210e+05um, number of vias: 171574
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.767835e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1183.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.86 seconds
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.9 real=0:00:00.9)
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.2)
Validating CTS configuration...
Checking module port directions...
Leaving CCOpt scope...
Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
preferred_extra_space is set for at least one key
route_type is set for at least one key
source_driver is set for at least one key
target_max_trans_sdc is set for at least one key
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Rebuilding timing graph...
Rebuilding timing graph done.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
  source_driver: INVX1LVT/A INVX1LVT/Y (default: )
For power domain auto-default:
  Buffers:     {CLKBUFX20LVT CLKBUFX16LVT CLKBUFX12LVT CLKBUFX8LVT CLKBUFX6LVT CLKBUFX4LVT CLKBUFX3LVT CLKBUFX2LVT BUFX2LVT}
  Inverters:   {CLKINVX20LVT INVX16LVT INVX12LVT INVX8LVT INVX6LVT INVX4LVT INVX3LVT INVX2LVT INVX1LVT INVXLLVT}
  Clock gates: TLATNTSCAX20LVT TLATNTSCAX16LVT TLATNTSCAX12LVT TLATNTSCAX8LVT TLATNTSCAX6LVT TLATNTSCAX4LVT TLATNTSCAX3LVT TLATNTSCAX2LVT 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 94236.048um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner slow_corner:setup, late and power domain auto-default:
  Slew time target (leaf):    0.100ns
  Slew time target (trunk):   0.100ns
  Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.076ns
  Buffer max distance: 693.333um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX20LVT, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=693.333um, saturatedSlew=0.084ns, speed=5900.707um per ns, cellArea=11.838um^2 per 1000um}
  Inverter  : {lib_cell:CLKINVX20LVT, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=560.690um, saturatedSlew=0.083ns, speed=7480.854um per ns, cellArea=11.589um^2 per 1000um}
  Clock gate: {lib_cell:TLATNTSCAX20LVT, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=717.818um, saturatedSlew=0.086ns, speed=2839.470um per ns, cellArea=20.964um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/constraint_basic:
  Sources:                     pin clk
  Total number of sinks:       4758
  Delay constrained sinks:     4758
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner slow_corner:setup.late:
  Skew target:                 0.076ns
Primary reporting skew group is skew_group clk/constraint_basic with 4758 clock sinks.

Via Selection for Estimated Routes (rule default):

------------------------------------------------------------------------
Layer              Via Cell      Res.     Cap.     RC       Top of Stack
Range                            (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------------------
Metal1-Metal2      M2_M1_VH      6.600    0.011    0.072    false
Metal2-Metal3      M3_M2_HV      6.600    0.010    0.063    false
Metal3-Metal4      M4_M3_VH      6.600    0.010    0.064    false
Metal4-Metal5      M5_M4_HV      6.600    0.010    0.063    false
Metal5-Metal6      M6_M5_VH      6.600    0.010    0.064    false
Metal6-Metal7      M7_M6_HV      6.600    0.010    0.065    false
Metal7-Metal8      M8_M7_VH      6.600    0.010    0.066    false
Metal8-Metal9      M9_M8_HV      0.280    0.029    0.008    false
Metal9-Metal10     M10_M9_VH     0.280    0.104    0.029    false
Metal10-Metal11    M11_M10_HV    0.060    0.052    0.003    false
------------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.6 real=0:00:02.6)
CCOpt configuration status: all checks passed.
Adding exclusion drivers (these will be instances of the smallest area library cells).
No exclusion drivers are needed.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:03.8 real=0:00:03.8)
Synthesizing clock trees...
  Preparing To Balance...
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk...
      Rebuilding timing graph...
      Rebuilding timing graph done.
      Clock tree timing engine global stage delay update for slow_corner:setup.late...
      Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=435.024um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=435.024um^2
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX20LVT: 53 
    Bottom-up phase done. (took cpu=0:00:04.2 real=0:00:04.2)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for datapath.
*** Starting refinePlace (0:05:51 mem=1223.4M) ***
Total net bbox length = 2.236e+05 (1.156e+05 1.080e+05) (ext = 7.131e+03)
Move report: Detail placement moves 353 insts, mean move: 1.01 um, max move: 4.11 um
	Max move on inst (DUT2_instruction_array_reg_129__1_): (88.80, 146.68) --> (91.20, 144.97)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1223.4MB
Summary Report:
Instances move: 353 (out of 15025 movable)
Instances flipped: 0
Mean displacement: 1.01 um
Max displacement: 4.11 um (Instance: DUT2_instruction_array_reg_129__1_) (88.8, 146.68) -> (91.2, 144.97)
	Length: 22 sites, height: 1 rows, site name: CoreSite, cell type: DFFSX1LVT
Total net bbox length = 2.237e+05 (1.157e+05 1.081e+05) (ext = 7.131e+03)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1223.4MB
*** Finished refinePlace (0:05:52 mem=1223.4M) ***
    Moved 148, flipped 30 and cell swapped 0 of 4811 clock instance(s) during refinement.
    The largest move was 4.11 microns for DUT2_instruction_array_reg_129__1_.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.1 real=0:00:01.1)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for slow_corner:setup.late...
    Rebuilding timing graph...
    Rebuilding timing graph done.
    Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.9 real=0:00:00.9)
    
    Clock tree legalization - Histogram:
    ====================================
    
    ----------------------------------
    Movement (um)      Number of cells
    ----------------------------------
    [3.42,3.4542)             1
    [3.4542,3.4884)           0
    [3.4884,3.5226)           0
    [3.5226,3.5568)           0
    [3.5568,3.591)            0
    [3.591,3.6252)            0
    [3.6252,3.6594)           0
    [3.6594,3.6936)           0
    [3.6936,3.7278)           0
    [3.7278,3.762)            0
    ----------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
        3.42         (156.600,194.560)    (156.600,197.980)    ccl clock buffer, uid:A12fae (a lib_cell CLKBUFX20LVT) at (156.600,197.980), in power domain auto-default
        0            (233.705,270.465)    (233.705,270.465)    ccl_a clock buffer, uid:A12f90 (a lib_cell CLKBUFX20LVT) at (232.000,269.800), in power domain auto-default
        0            (141.105,212.325)    (141.105,212.325)    ccl_a clock buffer, uid:A12f8f (a lib_cell CLKBUFX20LVT) at (139.400,211.660), in power domain auto-default
        0            (122.505,267.045)    (122.505,267.045)    ccl_a clock buffer, uid:A12f8a (a lib_cell CLKBUFX20LVT) at (120.800,266.380), in power domain auto-default
        0            (167.305,273.885)    (167.305,273.885)    ccl_a clock buffer, uid:A12f87 (a lib_cell CLKBUFX20LVT) at (165.600,273.220), in power domain auto-default
        0            (63.305,243.105)     (63.305,243.105)     ccl_a clock buffer, uid:A12f80 (a lib_cell CLKBUFX20LVT) at (61.600,242.440), in power domain auto-default
        0            (119.705,219.165)    (119.705,219.165)    ccl_a clock buffer, uid:A12f77 (a lib_cell CLKBUFX20LVT) at (118.000,218.500), in power domain auto-default
        0            (158.305,215.745)    (158.305,215.745)    ccl_a clock buffer, uid:A12fac (a lib_cell CLKBUFX20LVT) at (156.600,215.080), in power domain auto-default
        0            (158.305,198.645)    (158.305,198.645)    ccl clock buffer, uid:A12fae (a lib_cell CLKBUFX20LVT) at (156.600,197.980), in power domain auto-default
        0            (16.705,167.865)     (16.705,167.865)     ccl_a clock buffer, uid:A12fb0 (a lib_cell CLKBUFX20LVT) at (15.000,167.200), in power domain auto-default
    ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:02.7 real=0:00:02.7)
    Clock DAG stats after 'Clustering':
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=435.024um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=435.024um^2
      cell capacitance : b=0.118pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.118pF
      sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.133pF, leaf=1.357pF, total=1.490pF
      wire lengths     : top=0.000um, trunk=2013.190um, leaf=17735.353um, total=19748.543um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.100ns count=6 avg=0.060ns sd=0.027ns min=0.025ns max=0.084ns {3 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.062ns sd=0.001ns min=0.059ns max=0.065ns {8 <= 0.060ns, 40 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX20LVT: 53 
    Primary reporting skew group after 'Clustering':
      skew_group clk/constraint_basic: insertion delay [min=0.324, max=0.337, avg=0.332, sd=0.003], skew [0.013 vs 0.076], 100% {0.324, 0.337} (wid=0.013 ws=0.009) (gid=0.329 gs=0.011)
    Skew group summary after 'Clustering':
      skew_group clk/constraint_basic: insertion delay [min=0.324, max=0.337, avg=0.332, sd=0.003], skew [0.013 vs 0.076], 100% {0.324, 0.337} (wid=0.013 ws=0.009) (gid=0.329 gs=0.011)
    Clock network insertion delays are now [0.324ns, 0.337ns] average 0.332ns std.dev 0.003ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 1074 succeeded with high effort: 1074 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:07.1 real=0:00:07.2)
  Update congestion based capacitance...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'microcontroller_interface_8_8' of instances=15025 and nets=15098 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design microcontroller_interface_8_8.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1179.766M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock tree timing engine global stage delay update for slow_corner:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.8 real=0:00:00.8)
  Clock DAG stats After congestion update:
    cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
    cell areas       : b=435.024um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=435.024um^2
    cell capacitance : b=0.118pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.118pF
    sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.134pF, leaf=1.363pF, total=1.497pF
    wire lengths     : top=0.000um, trunk=2013.190um, leaf=17735.353um, total=19748.543um
  Clock DAG net violations After congestion update: none
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=0.100ns count=6 avg=0.060ns sd=0.027ns min=0.025ns max=0.085ns {3 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=48 avg=0.062ns sd=0.001ns min=0.059ns max=0.065ns {6 <= 0.060ns, 42 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution After congestion update {count}:
     Bufs: CLKBUFX20LVT: 53 
  Primary reporting skew group After congestion update:
    skew_group clk/constraint_basic: insertion delay [min=0.325, max=0.337, avg=0.333, sd=0.003], skew [0.012 vs 0.076], 100% {0.325, 0.337} (wid=0.013 ws=0.009) (gid=0.330 gs=0.011)
  Skew group summary After congestion update:
    skew_group clk/constraint_basic: insertion delay [min=0.325, max=0.337, avg=0.333, sd=0.003], skew [0.012 vs 0.076], 100% {0.325, 0.337} (wid=0.013 ws=0.009) (gid=0.330 gs=0.011)
  Clock network insertion delays are now [0.325ns, 0.337ns] average 0.333ns std.dev 0.003ns
  Update congestion based capacitance done. (took cpu=0:00:01.5 real=0:00:01.5)
  Stage::Clustering done. (took cpu=0:00:08.7 real=0:00:08.7)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=435.024um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=435.024um^2
      cell capacitance : b=0.118pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.118pF
      sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.134pF, leaf=1.363pF, total=1.497pF
      wire lengths     : top=0.000um, trunk=2013.190um, leaf=17735.353um, total=19748.543um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.100ns count=6 avg=0.060ns sd=0.027ns min=0.025ns max=0.085ns {3 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.062ns sd=0.001ns min=0.059ns max=0.065ns {6 <= 0.060ns, 42 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX20LVT: 53 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/constraint_basic: insertion delay [min=0.325, max=0.337, avg=0.333, sd=0.003], skew [0.012 vs 0.076], 100% {0.325, 0.337} (wid=0.013 ws=0.009) (gid=0.330 gs=0.011)
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/constraint_basic: insertion delay [min=0.325, max=0.337, avg=0.333, sd=0.003], skew [0.012 vs 0.076], 100% {0.325, 0.337} (wid=0.013 ws=0.009) (gid=0.330 gs=0.011)
    Clock network insertion delays are now [0.325ns, 0.337ns] average 0.333ns std.dev 0.003ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.2 real=0:00:00.2)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=435.024um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=435.024um^2
      cell capacitance : b=0.118pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.118pF
      sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.134pF, leaf=1.363pF, total=1.497pF
      wire lengths     : top=0.000um, trunk=2013.190um, leaf=17735.353um, total=19748.543um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.100ns count=6 avg=0.060ns sd=0.027ns min=0.025ns max=0.085ns {3 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.062ns sd=0.001ns min=0.059ns max=0.065ns {6 <= 0.060ns, 42 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX20LVT: 53 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/constraint_basic: insertion delay [min=0.325, max=0.337, avg=0.333, sd=0.003], skew [0.012 vs 0.076], 100% {0.325, 0.337} (wid=0.013 ws=0.009) (gid=0.330 gs=0.011)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/constraint_basic: insertion delay [min=0.325, max=0.337, avg=0.333, sd=0.003], skew [0.012 vs 0.076], 100% {0.325, 0.337} (wid=0.013 ws=0.009) (gid=0.330 gs=0.011)
    Clock network insertion delays are now [0.325ns, 0.337ns] average 0.333ns std.dev 0.003ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::DRV Fixing done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Info: CCOpt is analyzing the delay of a net driven by CLKBUFX20LVT/Y using a timing arc from cell CLKBUFX16LVT
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=426.816um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=426.816um^2
      cell capacitance : b=0.115pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.115pF
      sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.134pF, leaf=1.363pF, total=1.496pF
      wire lengths     : top=0.000um, trunk=2008.880um, leaf=17735.353um, total=19744.233um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.100ns count=5 avg=0.077ns sd=0.025ns min=0.034ns max=0.099ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.062ns sd=0.001ns min=0.059ns max=0.065ns {6 <= 0.060ns, 42 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX20LVT: 52 
    Primary reporting skew group after 'Removing unnecessary root buffering':
      skew_group clk/constraint_basic: insertion delay [min=0.281, max=0.294, avg=0.289, sd=0.003], skew [0.013 vs 0.076], 100% {0.281, 0.294} (wid=0.013 ws=0.009) (gid=0.287 gs=0.012)
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/constraint_basic: insertion delay [min=0.281, max=0.294, avg=0.289, sd=0.003], skew [0.013 vs 0.076], 100% {0.281, 0.294} (wid=0.013 ws=0.009) (gid=0.287 gs=0.012)
    Clock network insertion delays are now [0.281ns, 0.294ns] average 0.289ns std.dev 0.003ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 32 succeeded with high effort: 32 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:01.4 real=0:00:01.4)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=426.816um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=426.816um^2
      cell capacitance : b=0.115pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.115pF
      sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.134pF, leaf=1.363pF, total=1.496pF
      wire lengths     : top=0.000um, trunk=2008.880um, leaf=17735.353um, total=19744.233um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.100ns count=5 avg=0.077ns sd=0.025ns min=0.034ns max=0.099ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.062ns sd=0.001ns min=0.059ns max=0.065ns {6 <= 0.060ns, 42 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX20LVT: 52 
    Primary reporting skew group after 'Removing unconstrained drivers':
      skew_group clk/constraint_basic: insertion delay [min=0.281, max=0.294, avg=0.289, sd=0.003], skew [0.013 vs 0.076], 100% {0.281, 0.294} (wid=0.013 ws=0.009) (gid=0.287 gs=0.012)
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/constraint_basic: insertion delay [min=0.281, max=0.294, avg=0.289, sd=0.003], skew [0.013 vs 0.076], 100% {0.281, 0.294} (wid=0.013 ws=0.009) (gid=0.287 gs=0.012)
    Clock network insertion delays are now [0.281ns, 0.294ns] average 0.289ns std.dev 0.003ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=426.816um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=426.816um^2
      cell capacitance : b=0.115pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.115pF
      sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.134pF, leaf=1.363pF, total=1.496pF
      wire lengths     : top=0.000um, trunk=2008.880um, leaf=17735.353um, total=19744.233um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.100ns count=5 avg=0.077ns sd=0.025ns min=0.034ns max=0.099ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.062ns sd=0.001ns min=0.059ns max=0.065ns {6 <= 0.060ns, 42 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX20LVT: 52 
    Primary reporting skew group after 'Reducing insertion delay 1':
      skew_group clk/constraint_basic: insertion delay [min=0.281, max=0.294, avg=0.289, sd=0.003], skew [0.013 vs 0.076], 100% {0.281, 0.294} (wid=0.013 ws=0.009) (gid=0.287 gs=0.012)
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/constraint_basic: insertion delay [min=0.281, max=0.294, avg=0.289, sd=0.003], skew [0.013 vs 0.076], 100% {0.281, 0.294} (wid=0.013 ws=0.009) (gid=0.287 gs=0.012)
    Clock network insertion delays are now [0.281ns, 0.294ns] average 0.289ns std.dev 0.003ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=426.816um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=426.816um^2
      cell capacitance : b=0.115pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.115pF
      sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.134pF, leaf=1.363pF, total=1.496pF
      wire lengths     : top=0.000um, trunk=2008.880um, leaf=17735.353um, total=19744.233um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.100ns count=5 avg=0.077ns sd=0.025ns min=0.034ns max=0.099ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.062ns sd=0.001ns min=0.059ns max=0.065ns {6 <= 0.060ns, 42 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX20LVT: 52 
    Primary reporting skew group after 'Removing longest path buffering':
      skew_group clk/constraint_basic: insertion delay [min=0.281, max=0.294, avg=0.289, sd=0.003], skew [0.013 vs 0.076], 100% {0.281, 0.294} (wid=0.013 ws=0.009) (gid=0.287 gs=0.012)
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/constraint_basic: insertion delay [min=0.281, max=0.294, avg=0.289, sd=0.003], skew [0.013 vs 0.076], 100% {0.281, 0.294} (wid=0.013 ws=0.009) (gid=0.287 gs=0.012)
    Clock network insertion delays are now [0.281ns, 0.294ns] average 0.289ns std.dev 0.003ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 26 succeeded with high effort: 26 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:01.0 real=0:00:01.0)
  Reducing insertion delay 2...
    Info: CCOpt is analyzing the delay of a net driven by CLKBUFX12LVT/Y using a timing arc from cell CLKBUFX20LVT
    Info: CCOpt is analyzing the delay of a net driven by CLKBUFX16LVT/Y using a timing arc from cell CLKBUFX20LVT
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=425.448um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=425.448um^2
      cell capacitance : b=0.115pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.115pF
      sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.128pF, leaf=1.366pF, total=1.494pF
      wire lengths     : top=0.000um, trunk=1927.090um, leaf=17782.027um, total=19709.117um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.100ns count=5 avg=0.066ns sd=0.022ns min=0.037ns max=0.083ns {2 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.062ns sd=0.001ns min=0.059ns max=0.064ns {5 <= 0.060ns, 43 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUFX20LVT: 51 CLKBUFX16LVT: 1 
    Primary reporting skew group after 'Reducing insertion delay 2':
      skew_group clk/constraint_basic: insertion delay [min=0.264, max=0.275, avg=0.271, sd=0.002], skew [0.011 vs 0.076], 100% {0.264, 0.275} (wid=0.013 ws=0.008) (gid=0.266 gs=0.009)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/constraint_basic: insertion delay [min=0.264, max=0.275, avg=0.271, sd=0.002], skew [0.011 vs 0.076], 100% {0.264, 0.275} (wid=0.013 ws=0.008) (gid=0.266 gs=0.009)
    Clock network insertion delays are now [0.264ns, 0.275ns] average 0.271ns std.dev 0.002ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 317 succeeded with high effort: 317 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:08.1 real=0:00:08.1)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:11.0 real=0:00:11.0)
  CCOpt::Phase::Construction done. (took cpu=0:00:20.0 real=0:00:20.1)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=425.448um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=425.448um^2
      cell capacitance : b=0.115pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.115pF
      sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.366pF, total=1.492pF
      wire lengths     : top=0.000um, trunk=1892.180um, leaf=17782.027um, total=19674.207um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.100ns count=5 avg=0.066ns sd=0.021ns min=0.037ns max=0.082ns {2 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.062ns sd=0.001ns min=0.059ns max=0.064ns {6 <= 0.060ns, 42 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX20LVT: 51 CLKBUFX16LVT: 1 
    Primary reporting skew group after 'Improving clock tree routing':
      skew_group clk/constraint_basic: insertion delay [min=0.264, max=0.275, avg=0.271, sd=0.002], skew [0.011 vs 0.076], 100% {0.264, 0.275} (wid=0.013 ws=0.009) (gid=0.266 gs=0.009)
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/constraint_basic: insertion delay [min=0.264, max=0.275, avg=0.271, sd=0.002], skew [0.011 vs 0.076], 100% {0.264, 0.275} (wid=0.013 ws=0.009) (gid=0.266 gs=0.009)
    Clock network insertion delays are now [0.264ns, 0.275ns] average 0.271ns std.dev 0.002ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=291.042um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=291.042um^2
      cell capacitance : b=0.076pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.076pF
      sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.366pF, total=1.492pF
      wire lengths     : top=0.000um, trunk=1891.929um, leaf=17779.215um, total=19671.144um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.100ns count=5 avg=0.062ns sd=0.016ns min=0.034ns max=0.073ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.083ns sd=0.007ns min=0.068ns max=0.090ns {0 <= 0.060ns, 10 <= 0.080ns, 38 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 10 CLKBUFX12LVT: 38 CLKBUFX6LVT: 1 
    Primary reporting skew group after 'Reducing clock tree power 1':
      skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.283, avg=0.278, sd=0.002], skew [0.011 vs 0.076], 100% {0.272, 0.283} (wid=0.012 ws=0.008) (gid=0.275 gs=0.009)
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.283, avg=0.278, sd=0.002], skew [0.011 vs 0.076], 100% {0.272, 0.283} (wid=0.012 ws=0.008) (gid=0.275 gs=0.009)
    Clock network insertion delays are now [0.272ns, 0.283ns] average 0.278ns std.dev 0.002ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 166 succeeded with high effort: 166 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:03.5 real=0:00:03.5)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=291.042um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=291.042um^2
      cell capacitance : b=0.076pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.076pF
      sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.366pF, total=1.492pF
      wire lengths     : top=0.000um, trunk=1891.929um, leaf=17779.215um, total=19671.144um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.100ns count=5 avg=0.062ns sd=0.016ns min=0.034ns max=0.073ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.083ns sd=0.007ns min=0.068ns max=0.090ns {0 <= 0.060ns, 10 <= 0.080ns, 38 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 10 CLKBUFX12LVT: 38 CLKBUFX6LVT: 1 
    Primary reporting skew group after 'Reducing clock tree power 2':
      skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.283, avg=0.278, sd=0.002], skew [0.011 vs 0.076], 100% {0.272, 0.283} (wid=0.012 ws=0.008) (gid=0.275 gs=0.009)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.283, avg=0.278, sd=0.002], skew [0.011 vs 0.076], 100% {0.272, 0.283} (wid=0.012 ws=0.008) (gid=0.275 gs=0.009)
    Clock network insertion delays are now [0.272ns, 0.283ns] average 0.278ns std.dev 0.002ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Reducing Power done. (took cpu=0:00:04.1 real=0:00:04.1)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.8 real=0:00:00.8)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.3 real=0:00:00.3)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 54 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
          cell areas       : b=291.042um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=291.042um^2
          cell capacitance : b=0.076pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.076pF
          sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.366pF, total=1.492pF
          wire lengths     : top=0.000um, trunk=1891.929um, leaf=17779.215um, total=19671.144um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.100ns count=5 avg=0.062ns sd=0.016ns min=0.034ns max=0.073ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=48 avg=0.083ns sd=0.007ns min=0.068ns max=0.090ns {0 <= 0.060ns, 10 <= 0.080ns, 38 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 10 CLKBUFX12LVT: 38 CLKBUFX6LVT: 1 
        Clock network insertion delays are now [0.272ns, 0.283ns] average 0.278ns std.dev 0.002ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
        Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.2 real=0:00:00.2)
      Approximately balancing fragments bottom up...
        bottom up balancing: Info: CCOpt is analyzing the delay of a net driven by CLKBUFX6LVT/Y using a timing arc from cell BUFX2LVT
        ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
          cell areas       : b=279.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=279.072um^2
          cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
          sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.366pF, total=1.492pF
          wire lengths     : top=0.000um, trunk=1892.744um, leaf=17775.111um, total=19667.855um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.100ns count=5 avg=0.062ns sd=0.016ns min=0.034ns max=0.072ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.004ns min=0.070ns max=0.090ns {0 <= 0.060ns, 3 <= 0.080ns, 45 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 3 CLKBUFX12LVT: 45 CLKBUFX6LVT: 1 
        Clock network insertion delays are now [0.272ns, 0.281ns] average 0.278ns std.dev 0.002ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
        Legalizer new API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:01.7 real=0:00:01.7)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
          cell areas       : b=279.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=279.072um^2
          cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
          sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.366pF, total=1.492pF
          wire lengths     : top=0.000um, trunk=1892.744um, leaf=17775.111um, total=19667.855um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=5 avg=0.062ns sd=0.016ns min=0.034ns max=0.072ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.004ns min=0.070ns max=0.090ns {0 <= 0.060ns, 3 <= 0.080ns, 45 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 3 CLKBUFX12LVT: 45 CLKBUFX6LVT: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=279.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=279.072um^2
      cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
      sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.366pF, total=1.492pF
      wire lengths     : top=0.000um, trunk=1892.744um, leaf=17775.111um, total=19667.855um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.100ns count=5 avg=0.062ns sd=0.016ns min=0.034ns max=0.072ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.004ns min=0.070ns max=0.090ns {0 <= 0.060ns, 3 <= 0.080ns, 45 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 3 CLKBUFX12LVT: 45 CLKBUFX6LVT: 1 
    Clock network insertion delays are now [0.272ns, 0.281ns] average 0.278ns std.dev 0.002ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:03.3 real=0:00:03.3)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
    cell areas       : b=279.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=279.072um^2
    cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
    sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.366pF, total=1.492pF
    wire lengths     : top=0.000um, trunk=1892.744um, leaf=17775.111um, total=19667.855um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.100ns count=5 avg=0.062ns sd=0.016ns min=0.034ns max=0.072ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.004ns min=0.070ns max=0.090ns {0 <= 0.060ns, 3 <= 0.080ns, 45 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 3 CLKBUFX12LVT: 45 CLKBUFX6LVT: 1 
  Primary reporting skew group after Approximately balancing fragments:
    skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.281, avg=0.278, sd=0.002], skew [0.009 vs 0.076], 100% {0.272, 0.281} (wid=0.012 ws=0.008) (gid=0.273 gs=0.008)
  Skew group summary after Approximately balancing fragments:
    skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.281, avg=0.278, sd=0.002], skew [0.009 vs 0.076], 100% {0.272, 0.281} (wid=0.012 ws=0.008) (gid=0.273 gs=0.008)
  Clock network insertion delays are now [0.272ns, 0.281ns] average 0.278ns std.dev 0.002ns
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=279.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=279.072um^2
      cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
      sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.366pF, total=1.492pF
      wire lengths     : top=0.000um, trunk=1892.744um, leaf=17775.111um, total=19667.855um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.100ns count=5 avg=0.062ns sd=0.016ns min=0.034ns max=0.072ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.004ns min=0.070ns max=0.090ns {0 <= 0.060ns, 3 <= 0.080ns, 45 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 3 CLKBUFX12LVT: 45 CLKBUFX6LVT: 1 
    Primary reporting skew group after 'Improving fragments clock skew':
      skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.281, avg=0.278, sd=0.002], skew [0.009 vs 0.076], 100% {0.272, 0.281} (wid=0.012 ws=0.008) (gid=0.273 gs=0.008)
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.281, avg=0.278, sd=0.002], skew [0.009 vs 0.076], 100% {0.272, 0.281} (wid=0.012 ws=0.008) (gid=0.273 gs=0.008)
    Clock network insertion delays are now [0.272ns, 0.281ns] average 0.278ns std.dev 0.002ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.3 real=0:00:00.3)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.4 real=0:00:00.4)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
          cell areas       : b=279.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=279.072um^2
          cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
          sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.366pF, total=1.492pF
          wire lengths     : top=0.000um, trunk=1892.744um, leaf=17775.111um, total=19667.855um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=5 avg=0.062ns sd=0.016ns min=0.034ns max=0.072ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.004ns min=0.070ns max=0.090ns {0 <= 0.060ns, 3 <= 0.080ns, 45 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 3 CLKBUFX12LVT: 45 CLKBUFX6LVT: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=279.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=279.072um^2
      cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
      sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.366pF, total=1.492pF
      wire lengths     : top=0.000um, trunk=1892.744um, leaf=17775.111um, total=19667.855um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.100ns count=5 avg=0.062ns sd=0.016ns min=0.034ns max=0.072ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.004ns min=0.070ns max=0.090ns {0 <= 0.060ns, 3 <= 0.080ns, 45 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 3 CLKBUFX12LVT: 45 CLKBUFX6LVT: 1 
    Primary reporting skew group after 'Approximately balancing step':
      skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.281, avg=0.278, sd=0.002], skew [0.009 vs 0.076], 100% {0.272, 0.281} (wid=0.012 ws=0.008) (gid=0.273 gs=0.008)
    Skew group summary after 'Approximately balancing step':
      skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.281, avg=0.278, sd=0.002], skew [0.009 vs 0.076], 100% {0.272, 0.281} (wid=0.012 ws=0.008) (gid=0.273 gs=0.008)
    Clock network insertion delays are now [0.272ns, 0.281ns] average 0.278ns std.dev 0.002ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.7 real=0:00:00.7)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=279.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=279.072um^2
      cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
      sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.366pF, total=1.492pF
      wire lengths     : top=0.000um, trunk=1892.744um, leaf=17775.111um, total=19667.855um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.100ns count=5 avg=0.062ns sd=0.016ns min=0.034ns max=0.072ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.004ns min=0.070ns max=0.090ns {0 <= 0.060ns, 3 <= 0.080ns, 45 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 3 CLKBUFX12LVT: 45 CLKBUFX6LVT: 1 
    Primary reporting skew group after 'Fixing clock tree overload':
      skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.281, avg=0.278, sd=0.002], skew [0.009 vs 0.076], 100% {0.272, 0.281} (wid=0.012 ws=0.008) (gid=0.273 gs=0.008)
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.281, avg=0.278, sd=0.002], skew [0.009 vs 0.076], 100% {0.272, 0.281} (wid=0.012 ws=0.008) (gid=0.273 gs=0.008)
    Clock network insertion delays are now [0.272ns, 0.281ns] average 0.278ns std.dev 0.002ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.2 real=0:00:00.2)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=279.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=279.072um^2
      cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
      sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.366pF, total=1.492pF
      wire lengths     : top=0.000um, trunk=1892.744um, leaf=17775.111um, total=19667.855um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.100ns count=5 avg=0.062ns sd=0.016ns min=0.034ns max=0.072ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.004ns min=0.070ns max=0.090ns {0 <= 0.060ns, 3 <= 0.080ns, 45 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 3 CLKBUFX12LVT: 45 CLKBUFX6LVT: 1 
    Primary reporting skew group after 'Approximately balancing paths':
      skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.281, avg=0.278, sd=0.002], skew [0.009 vs 0.076], 100% {0.272, 0.281} (wid=0.012 ws=0.008) (gid=0.273 gs=0.008)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.281, avg=0.278, sd=0.002], skew [0.009 vs 0.076], 100% {0.272, 0.281} (wid=0.012 ws=0.008) (gid=0.273 gs=0.008)
    Clock network insertion delays are now [0.272ns, 0.281ns] average 0.278ns std.dev 0.002ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Balancing done. (took cpu=0:00:05.0 real=0:00:05.0)
  Stage::Polishing...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'microcontroller_interface_8_8' of instances=15024 and nets=15097 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design microcontroller_interface_8_8.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1182.820M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock tree timing engine global stage delay update for slow_corner:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.8 real=0:00:00.8)
  Clock DAG stats After congestion update:
    cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
    cell areas       : b=279.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=279.072um^2
    cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
    sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.365pF, total=1.492pF
    wire lengths     : top=0.000um, trunk=1892.744um, leaf=17775.111um, total=19667.855um
  Clock DAG net violations After congestion update: none
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=0.100ns count=5 avg=0.062ns sd=0.016ns min=0.034ns max=0.072ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.004ns min=0.070ns max=0.090ns {0 <= 0.060ns, 3 <= 0.080ns, 45 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution After congestion update {count}:
     Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 3 CLKBUFX12LVT: 45 CLKBUFX6LVT: 1 
  Primary reporting skew group After congestion update:
    skew_group clk/constraint_basic: insertion delay [min=0.274, max=0.283, avg=0.280, sd=0.002], skew [0.009 vs 0.076], 100% {0.274, 0.283} (wid=0.012 ws=0.008) (gid=0.275 gs=0.008)
  Skew group summary After congestion update:
    skew_group clk/constraint_basic: insertion delay [min=0.274, max=0.283, avg=0.280, sd=0.002], skew [0.009 vs 0.076], 100% {0.274, 0.283} (wid=0.012 ws=0.008) (gid=0.275 gs=0.008)
  Clock network insertion delays are now [0.274ns, 0.283ns] average 0.280ns std.dev 0.002ns
  Merging balancing drivers for power...
    Tried: 54 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=279.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=279.072um^2
      cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
      sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.365pF, total=1.492pF
      wire lengths     : top=0.000um, trunk=1892.744um, leaf=17775.111um, total=19667.855um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.100ns count=5 avg=0.062ns sd=0.016ns min=0.034ns max=0.072ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.004ns min=0.070ns max=0.090ns {0 <= 0.060ns, 3 <= 0.080ns, 45 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 3 CLKBUFX12LVT: 45 CLKBUFX6LVT: 1 
    Primary reporting skew group after 'Merging balancing drivers for power':
      skew_group clk/constraint_basic: insertion delay [min=0.274, max=0.283, avg=0.280, sd=0.002], skew [0.009 vs 0.076], 100% {0.274, 0.283} (wid=0.012 ws=0.008) (gid=0.275 gs=0.008)
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/constraint_basic: insertion delay [min=0.274, max=0.283, avg=0.280, sd=0.002], skew [0.009 vs 0.076], 100% {0.274, 0.283} (wid=0.012 ws=0.008) (gid=0.275 gs=0.008)
    Clock network insertion delays are now [0.274ns, 0.283ns] average 0.280ns std.dev 0.002ns
    BalancingStep Merging balancing drivers for power has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/constraint_basic,WC: 0.282 -> 0.283}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.2 real=0:00:00.2)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=279.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=279.072um^2
      cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
      sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.365pF, total=1.492pF
      wire lengths     : top=0.000um, trunk=1892.744um, leaf=17775.111um, total=19667.855um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.100ns count=5 avg=0.062ns sd=0.016ns min=0.034ns max=0.072ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.004ns min=0.070ns max=0.090ns {0 <= 0.060ns, 3 <= 0.080ns, 45 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 3 CLKBUFX12LVT: 45 CLKBUFX6LVT: 1 
    Primary reporting skew group after 'Improving clock skew':
      skew_group clk/constraint_basic: insertion delay [min=0.274, max=0.283, avg=0.280, sd=0.002], skew [0.009 vs 0.076], 100% {0.274, 0.283} (wid=0.012 ws=0.008) (gid=0.275 gs=0.008)
    Skew group summary after 'Improving clock skew':
      skew_group clk/constraint_basic: insertion delay [min=0.274, max=0.283, avg=0.280, sd=0.002], skew [0.009 vs 0.076], 100% {0.274, 0.283} (wid=0.012 ws=0.008) (gid=0.275 gs=0.008)
    Clock network insertion delays are now [0.274ns, 0.283ns] average 0.280ns std.dev 0.002ns
    BalancingStep Improving clock skew has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/constraint_basic,WC: 0.282 -> 0.283}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=1.186pF fall=1.046pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=1.183pF fall=1.044pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=269.838um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=269.838um^2
      cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
      sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.366pF, total=1.492pF
      wire lengths     : top=0.000um, trunk=1894.048um, leaf=17777.191um, total=19671.239um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.100ns count=5 avg=0.068ns sd=0.021ns min=0.034ns max=0.082ns {1 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.086ns sd=0.002ns min=0.081ns max=0.090ns {0 <= 0.060ns, 0 <= 0.080ns, 48 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX16LVT: 3 CLKBUFX12LVT: 48 CLKBUFX6LVT: 1 
    Primary reporting skew group after 'Reducing clock tree power 3':
      skew_group clk/constraint_basic: insertion delay [min=0.279, max=0.286, avg=0.283, sd=0.001], skew [0.007 vs 0.076], 100% {0.279, 0.286} (wid=0.012 ws=0.008) (gid=0.279 gs=0.006)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/constraint_basic: insertion delay [min=0.279, max=0.286, avg=0.283, sd=0.001], skew [0.007 vs 0.076], 100% {0.279, 0.286} (wid=0.012 ws=0.008) (gid=0.279 gs=0.006)
    Clock network insertion delays are now [0.279ns, 0.286ns] average 0.283ns std.dev 0.001ns
    BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/constraint_basic,WC: 0.282 -> 0.286}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 112 succeeded with high effort: 112 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:01.4 real=0:00:01.4)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
      cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
      sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.366pF, total=1.492pF
      wire lengths     : top=0.000um, trunk=1894.013um, leaf=17777.191um, total=19671.204um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.100ns count=5 avg=0.065ns sd=0.022ns min=0.041ns max=0.082ns {2 <= 0.060ns, 1 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.086ns sd=0.002ns min=0.081ns max=0.090ns {0 <= 0.060ns, 0 <= 0.080ns, 48 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX16LVT: 3 CLKBUFX12LVT: 49 
    Primary reporting skew group after 'Improving insertion delay':
      skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.280, avg=0.277, sd=0.001], skew [0.007 vs 0.076], 100% {0.272, 0.280} (wid=0.012 ws=0.008) (gid=0.272 gs=0.006)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.280, avg=0.277, sd=0.001], skew [0.007 vs 0.076], 100% {0.272, 0.280} (wid=0.012 ws=0.008) (gid=0.272 gs=0.006)
    Clock network insertion delays are now [0.272ns, 0.280ns] average 0.277ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.3 real=0:00:00.3)
  Total capacitance is (rise=2.675pF fall=2.536pF), of which (rise=1.492pF fall=1.492pF) is wire, and (rise=1.184pF fall=1.044pF) is gate.
  Stage::Polishing done. (took cpu=0:00:03.5 real=0:00:03.5)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:06:19 mem=1226.8M) ***
Total net bbox length = 2.238e+05 (1.157e+05 1.081e+05) (ext = 7.129e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1226.8MB
Summary Report:
Instances move: 0 (out of 15024 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.238e+05 (1.157e+05 1.081e+05) (ext = 7.129e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1226.8MB
*** Finished refinePlace (0:06:19 mem=1226.8M) ***
  Moved 0, flipped 0 and cell swapped 0 of 4810 clock instance(s) during refinement.
  The largest move was 0 microns for .
  ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Updating netlist done. (took cpu=0:00:00.4 real=0:00:00.4)
  CCOpt::Phase::Implementation done. (took cpu=0:00:13.0 real=0:00:13.0)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        53 (unrouted=53, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15044 (unrouted=4, trialRouted=15040, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 53 nets for routing of which 53 have one or more fixed wires.
(ccopt eGR): Start to route 53 all nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 6
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 0 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=15093  numIgnoredNets=15040
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 53 clock nets ( 53 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 53 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 53 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.877067e+04um
[NR-eGR] 
[NR-eGR] Move 37 nets to layer range [3, 6]
[NR-eGR] Layer group 2: route 37 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.336536e+04um
[NR-eGR] 
[NR-eGR] Move 21 nets to layer range [2, 6]
[NR-eGR] Layer group 3: route 21 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.447344e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 64340
[NR-eGR] Metal2  (2V) length: 1.109028e+05um, number of vias: 97589
[NR-eGR] Metal3  (3H) length: 1.344732e+05um, number of vias: 7147
[NR-eGR] Metal4  (4V) length: 4.043501e+04um, number of vias: 1424
[NR-eGR] Metal5  (5H) length: 1.634922e+04um, number of vias: 30
[NR-eGR] Metal6  (6V) length: 9.435850e+02um, number of vias: 0
[NR-eGR] Total length: 3.031039e+05um, number of vias: 170530
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.956123e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Metal1  (1H) length: 0.000000e+00um, number of vias: 4862
[NR-eGR] Metal2  (2V) length: 5.631365e+03um, number of vias: 6005
[NR-eGR] Metal3  (3H) length: 9.026195e+03um, number of vias: 2068
[NR-eGR] Metal4  (4V) length: 4.461270e+03um, number of vias: 39
[NR-eGR] Metal5  (5H) length: 4.424000e+02um, number of vias: 0
[NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.956123e+04um, number of vias: 12974
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.956123e+04um, number of vias: 12974
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1179.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.31 seconds
        Early Global Route - eGR only step done. (took cpu=0:00:00.4 real=0:00:00.4)
Set FIXED routing status on 53 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:        53 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=53, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15044 (unrouted=4, trialRouted=15040, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.5 real=0:00:00.5)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'microcontroller_interface_8_8' of instances=15024 and nets=15097 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design microcontroller_interface_8_8.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1179.766M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for slow_corner:setup.late...
        Rebuilding timing graph...
        Rebuilding timing graph done.
        Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.7 real=0:00:00.7)
        Reset bufferability constraints done. (took cpu=0:00:00.7 real=0:00:00.7)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
          cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
          cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
          sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.124pF, leaf=1.365pF, total=1.489pF
          wire lengths     : top=0.000um, trunk=1902.290um, leaf=17658.940um, total=19561.230um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.100ns count=5 avg=0.064ns sd=0.021ns min=0.041ns max=0.082ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=48 avg=0.086ns sd=0.002ns min=0.079ns max=0.089ns {0 <= 0.060ns, 1 <= 0.080ns, 47 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX16LVT: 3 CLKBUFX12LVT: 49 
        Primary reporting skew group eGRPC initial state:
          skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.280, avg=0.276, sd=0.002], skew [0.008 vs 0.076], 100% {0.272, 0.280} (wid=0.010 ws=0.006) (gid=0.272 gs=0.006)
        Skew group summary eGRPC initial state:
          skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.280, avg=0.276, sd=0.002], skew [0.008 vs 0.076], 100% {0.272, 0.280} (wid=0.010 ws=0.006) (gid=0.272 gs=0.006)
        Clock network insertion delays are now [0.272ns, 0.280ns] average 0.276ns std.dev 0.002ns
        Moving buffers...
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
          cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
          cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
          sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.124pF, leaf=1.365pF, total=1.489pF
          wire lengths     : top=0.000um, trunk=1902.290um, leaf=17658.940um, total=19561.230um
        Clock DAG net violations eGRPC after moving buffers: none
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.100ns count=5 avg=0.064ns sd=0.021ns min=0.041ns max=0.082ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=48 avg=0.086ns sd=0.002ns min=0.079ns max=0.089ns {0 <= 0.060ns, 1 <= 0.080ns, 47 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: CLKBUFX16LVT: 3 CLKBUFX12LVT: 49 
        Primary reporting skew group eGRPC after moving buffers:
          skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.280, avg=0.276, sd=0.002], skew [0.008 vs 0.076], 100% {0.272, 0.280} (wid=0.010 ws=0.006) (gid=0.272 gs=0.006)
        Skew group summary eGRPC after moving buffers:
          skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.280, avg=0.276, sd=0.002], skew [0.008 vs 0.076], 100% {0.272, 0.280} (wid=0.010 ws=0.006) (gid=0.272 gs=0.006)
        Clock network insertion delays are now [0.272ns, 0.280ns] average 0.276ns std.dev 0.002ns
        Moving buffers done. (took cpu=0:00:00.3 real=0:00:00.3)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Artificially shortened 934 long paths. The largest offset applied was 0.002ns.
          
          
          Skew Group Offsets:
          
          --------------------------------------------------------------------------------------------------
          Skew Group              Num.     Num.       Offset        Max        Previous Max.    Current Max.
                                  Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
          --------------------------------------------------------------------------------------------------
          clk/constraint_basic    4758       934       19.630%      0.002ns       0.280ns         0.278ns
          --------------------------------------------------------------------------------------------------
          
          Offsets Histogram:
          
          -------------------------------
          From (ns)    To (ns)      Count
          -------------------------------
          below          0.000        59
            0.000      and above     875
          -------------------------------
          
          Mean=0.001ns Median=0.001ns Std.Dev=0.001ns
          
          
          Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
          Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 5, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 48, numSkippedDueToCloseToSkewTarget = 0
        CCOpt-eGRPC Downsizing: considered: 5, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 4, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Reverting Artificially removing long paths...
          Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
          Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
          cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
          cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
          sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.124pF, leaf=1.365pF, total=1.489pF
          wire lengths     : top=0.000um, trunk=1902.290um, leaf=17658.940um, total=19561.230um
        Clock DAG net violations eGRPC after downsizing: none
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.100ns count=5 avg=0.064ns sd=0.021ns min=0.041ns max=0.082ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=48 avg=0.086ns sd=0.002ns min=0.079ns max=0.089ns {0 <= 0.060ns, 1 <= 0.080ns, 47 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: CLKBUFX16LVT: 3 CLKBUFX12LVT: 49 
        Primary reporting skew group eGRPC after downsizing:
          skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.280, avg=0.276, sd=0.002], skew [0.008 vs 0.076], 100% {0.272, 0.280} (wid=0.010 ws=0.006) (gid=0.272 gs=0.006)
        Skew group summary eGRPC after downsizing:
          skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.280, avg=0.276, sd=0.002], skew [0.008 vs 0.076], 100% {0.272, 0.280} (wid=0.010 ws=0.006) (gid=0.272 gs=0.006)
        Clock network insertion delays are now [0.272ns, 0.280ns] average 0.276ns std.dev 0.002ns
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.7 real=0:00:00.7)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 53, tested: 53, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ---------------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
        ---------------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                  0
        trunk              0            0           0            0                    0                  0
        leaf               0            0           0            0                    0                  0
        ---------------------------------------------------------------------------------------------------------
        Total       -            -           -            -                           0 (100%)           0 (100%)
        ---------------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
          cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
          cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
          sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.124pF, leaf=1.365pF, total=1.489pF
          wire lengths     : top=0.000um, trunk=1902.290um, leaf=17658.940um, total=19561.230um
        Clock DAG net violations eGRPC after DRV fixing: none
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.100ns count=5 avg=0.064ns sd=0.021ns min=0.041ns max=0.082ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=48 avg=0.086ns sd=0.002ns min=0.079ns max=0.089ns {0 <= 0.060ns, 1 <= 0.080ns, 47 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: CLKBUFX16LVT: 3 CLKBUFX12LVT: 49 
        Primary reporting skew group eGRPC after DRV fixing:
          skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.280, avg=0.276, sd=0.002], skew [0.008 vs 0.076], 100% {0.272, 0.280} (wid=0.010 ws=0.006) (gid=0.272 gs=0.006)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.280, avg=0.276, sd=0.002], skew [0.008 vs 0.076], 100% {0.272, 0.280} (wid=0.010 ws=0.006) (gid=0.272 gs=0.006)
        Clock network insertion delays are now [0.272ns, 0.280ns] average 0.276ns std.dev 0.002ns
        Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
        Violation analysis...
        Analysising clock tree DRVs: Rebuilding timing graph...
        Rebuilding timing graph done.
        Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.6 real=0:00:00.6)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 5 insts, 10 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
          cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
          cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
          sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.124pF, leaf=1.365pF, total=1.489pF
          wire lengths     : top=0.000um, trunk=1902.290um, leaf=17658.940um, total=19561.230um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.100ns count=5 avg=0.064ns sd=0.021ns min=0.041ns max=0.082ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=48 avg=0.086ns sd=0.002ns min=0.079ns max=0.089ns {0 <= 0.060ns, 1 <= 0.080ns, 47 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX16LVT: 3 CLKBUFX12LVT: 49 
        Primary reporting skew group before routing clock trees:
          skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.280, avg=0.276, sd=0.002], skew [0.008 vs 0.076], 100% {0.272, 0.280} (wid=0.010 ws=0.006) (gid=0.272 gs=0.006)
        Skew group summary before routing clock trees:
          skew_group clk/constraint_basic: insertion delay [min=0.272, max=0.280, avg=0.276, sd=0.002], skew [0.008 vs 0.076], 100% {0.272, 0.280} (wid=0.010 ws=0.006) (gid=0.272 gs=0.006)
        Clock network insertion delays are now [0.272ns, 0.280ns] average 0.276ns std.dev 0.002ns
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:06:23 mem=1223.7M) ***
Total net bbox length = 2.238e+05 (1.157e+05 1.081e+05) (ext = 7.129e+03)
Move report: Detail placement moves 28 insts, mean move: 1.38 um, max move: 4.42 um
	Max move on inst (U10917): (142.60, 191.14) --> (143.60, 187.72)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1223.7MB
Summary Report:
Instances move: 28 (out of 15024 movable)
Instances flipped: 0
Mean displacement: 1.38 um
Max displacement: 4.42 um (Instance: U10917) (142.6, 191.14) -> (143.6, 187.72)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: AOI22XLLVT
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 2.238e+05 (1.157e+05 1.081e+05) (ext = 7.131e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1223.7MB
*** Finished refinePlace (0:06:24 mem=1223.7M) ***
  Moved 0, flipped 0 and cell swapped 0 of 4810 clock instance(s) during refinement.
  The largest move was 0 microns for .
  ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.5)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:04.5 real=0:00:04.5)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        53 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=53, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15044 (unrouted=4, trialRouted=15040, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 53 nets for routing of which 53 have one or more fixed wires.
(ccopt eGR): Start to route 53 all nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 6
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 0 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=15093  numIgnoredNets=15040
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 53 clock nets ( 53 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 53 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 53 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.877067e+04um
[NR-eGR] 
[NR-eGR] Move 37 nets to layer range [3, 6]
[NR-eGR] Layer group 2: route 37 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.336536e+04um
[NR-eGR] 
[NR-eGR] Move 21 nets to layer range [2, 6]
[NR-eGR] Layer group 3: route 21 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.447344e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 64340
[NR-eGR] Metal2  (2V) length: 1.109028e+05um, number of vias: 97589
[NR-eGR] Metal3  (3H) length: 1.344732e+05um, number of vias: 7147
[NR-eGR] Metal4  (4V) length: 4.043501e+04um, number of vias: 1424
[NR-eGR] Metal5  (5H) length: 1.634922e+04um, number of vias: 30
[NR-eGR] Metal6  (6V) length: 9.435850e+02um, number of vias: 0
[NR-eGR] Total length: 3.031039e+05um, number of vias: 170530
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.956123e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Metal1  (1H) length: 0.000000e+00um, number of vias: 4862
[NR-eGR] Metal2  (2V) length: 5.631365e+03um, number of vias: 6005
[NR-eGR] Metal3  (3H) length: 9.026195e+03um, number of vias: 2068
[NR-eGR] Metal4  (4V) length: 4.461270e+03um, number of vias: 39
[NR-eGR] Metal5  (5H) length: 4.424000e+02um, number of vias: 0
[NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.956123e+04um, number of vias: 12974
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.956123e+04um, number of vias: 12974
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1179.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.39 seconds
Generated NR early global route guides for clocks to: /tmp/innovus_temp_16162_vspace.ecdl.hut.fi_xzhong_eQAjvD/.rgfO0CtWc
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.5 real=0:00:00.5)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 53 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 53 nets.
  Preferred NanoRoute mode settings: Current
-routeTopRoutingLayer 0
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=05/30 23:18:54, mem=966.8M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeTopRoutingLayer 6
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon May 30 23:18:54 2022
#
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
#Start routing data preparation on Mon May 30 23:18:54 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 15095 nets.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1022.24 (MB), peak = 1136.37 (MB)
#Merging special wires...
#reading routing guides ......
#
#Finished routing data preparation on Mon May 30 23:18:58 2022
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 18.11 (MB)
#Total memory = 1023.01 (MB)
#Peak memory = 1136.37 (MB)
#
#
#Start global routing on Mon May 30 23:18:58 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May 30 23:18:58 2022
#
#Start routing resource analysis on Mon May 30 23:18:58 2022
#
#Routing resource analysis is done on Mon May 30 23:18:59 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H        1760           0       13923    53.57%
#  Metal2         V        1698           0       13923     0.00%
#  Metal3         H        1760           0       13923     0.00%
#  Metal4         V        1698           0       13923     0.00%
#  Metal5         H        1760           0       13923     0.00%
#  Metal6         V        1698           0       13923     0.00%
#  --------------------------------------------------------------
#  Total                  10374       0.00%       83538     8.93%
#
#  53 nets (0.35%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon May 30 23:18:59 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1024.69 (MB), peak = 1136.37 (MB)
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1024.70 (MB), peak = 1136.37 (MB)
#
#start global routing iteration 1...
#Initial_route: 0.80853
#Reroute: 0.80922
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1033.16 (MB), peak = 1136.37 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1034.13 (MB), peak = 1136.37 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
#Total number of selected nets for routing = 53.
#Total number of unselected nets (but routable) for routing = 15040 (skipped).
#Total number of nets in the design = 15097.
#
#15040 skipped nets do not have any wires.
#53 routable nets have only global wires.
#53 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 53               0  
#------------------------------------------------
#        Total                 53               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 53           15040  
#------------------------------------------------
#        Total                 53           15040  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        0(0.00%)   (0.00%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 53
#Total wire length = 18784 um.
#Total half perimeter of net bounding box = 5196 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 5047 um.
#Total wire length on LAYER Metal3 = 8869 um.
#Total wire length on LAYER Metal4 = 4426 um.
#Total wire length on LAYER Metal5 = 442 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 10257
#Up-Via Summary (total 10257):
#           
#-----------------------
# Metal1           4862
# Metal2           3783
# Metal3           1580
# Metal4             32
#-----------------------
#                 10257 
#
#Total number of involved priority nets 53
#Maximum src to sink distance for priority net 243.7
#Average of max src_to_sink distance for priority net 72.0
#Average of ave src_to_sink distance for priority net 41.2
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 11.48 (MB)
#Total memory = 1034.49 (MB)
#Peak memory = 1136.37 (MB)
#
#Finished global routing on Mon May 30 23:19:02 2022
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1030.60 (MB), peak = 1136.37 (MB)
#Start Track Assignment.
#Done with 2608 horizontal wires in 1 hboxes and 2907 vertical wires in 1 hboxes.
#Done with 2562 horizontal wires in 1 hboxes and 2822 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 53
#Total wire length = 20582 um.
#Total half perimeter of net bounding box = 5196 um.
#Total wire length on LAYER Metal1 = 1696 um.
#Total wire length on LAYER Metal2 = 5003 um.
#Total wire length on LAYER Metal3 = 8823 um.
#Total wire length on LAYER Metal4 = 4622 um.
#Total wire length on LAYER Metal5 = 437 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 10257
#Up-Via Summary (total 10257):
#           
#-----------------------
# Metal1           4862
# Metal2           3783
# Metal3           1580
# Metal4             32
#-----------------------
#                 10257 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1037.26 (MB), peak = 1136.37 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 32.44 (MB)
#Total memory = 1037.29 (MB)
#Peak memory = 1136.37 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 3.2% of the total area was rechecked for DRC, and 79.5% required routing.
#   number of violations = 0
#cpu time = 00:00:34, elapsed time = 00:00:34, memory = 1062.63 (MB), peak = 1136.37 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 53
#Total wire length = 19691 um.
#Total half perimeter of net bounding box = 5196 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 471 um.
#Total wire length on LAYER Metal3 = 9840 um.
#Total wire length on LAYER Metal4 = 8941 um.
#Total wire length on LAYER Metal5 = 439 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 15167
#Up-Via Summary (total 15167):
#           
#-----------------------
# Metal1           4862
# Metal2           4862
# Metal3           5414
# Metal4             29
#-----------------------
#                 15167 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:34
#Elapsed time = 00:00:34
#Increased memory = -0.71 (MB)
#Total memory = 1036.58 (MB)
#Peak memory = 1136.37 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:34
#Elapsed time = 00:00:34
#Increased memory = -0.71 (MB)
#Total memory = 1036.58 (MB)
#Peak memory = 1136.37 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:43
#Elapsed time = 00:00:44
#Increased memory = 69.70 (MB)
#Total memory = 1036.51 (MB)
#Peak memory = 1136.37 (MB)
#Number of warnings = 17
#Total number of warnings = 19
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May 30 23:19:37 2022
#
% End globalDetailRoute (date=05/30 23:19:37, total cpu=0:00:43.4, real=0:00:43.0, peak res=1061.0M, current mem=1036.6M)
        NanoRoute done. (took cpu=0:00:43.5 real=0:00:43.6)
      Clock detailed routing done.
Checking guided vs. routed lengths for 53 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000          24
        50.000     100.000          24
       100.000     150.000           1
       150.000     200.000           2
       200.000     250.000           2
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          34
        0.000      2.000           4
        2.000      4.000           5
        4.000      6.000           4
        6.000      8.000           2
        8.000     10.000           1
       10.000     12.000           1
       12.000     14.000           1
       14.000     16.000           0
       16.000     18.000           1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net CTS_33 (101 terminals)
    Guided length:  max path =    40.020um, total =   365.085um
    Routed length:  max path =    46.460um, total =   397.070um
    Deviation:      max path =    16.092%,  total =     8.761%

    Net CTS_19 (101 terminals)
    Guided length:  max path =    43.799um, total =   372.768um
    Routed length:  max path =    49.220um, total =   378.500um
    Deviation:      max path =    12.377%,  total =     1.538%

    Net CTS_37 (97 terminals)
    Guided length:  max path =    71.910um, total =   367.846um
    Routed length:  max path =    80.230um, total =   393.540um
    Deviation:      max path =    11.570%,  total =     6.985%

    Net CTS_16 (101 terminals)
    Guided length:  max path =    44.910um, total =   376.115um
    Routed length:  max path =    46.870um, total =   413.590um
    Deviation:      max path =     4.364%,  total =     9.964%

    Net CTS_6 (101 terminals)
    Guided length:  max path =    70.950um, total =   358.295um
    Routed length:  max path =    68.200um, total =   392.875um
    Deviation:      max path =    -3.876%,  total =     9.651%

    Net CTS_27 (101 terminals)
    Guided length:  max path =    43.300um, total =   345.595um
    Routed length:  max path =    46.100um, total =   378.625um
    Deviation:      max path =     6.467%,  total =     9.557%

    Net CTS_34 (98 terminals)
    Guided length:  max path =    82.090um, total =   360.179um
    Routed length:  max path =    77.480um, total =   394.180um
    Deviation:      max path =    -5.616%,  total =     9.440%

    Net CTS_3 (101 terminals)
    Guided length:  max path =    68.480um, total =   386.323um
    Routed length:  max path =    64.620um, total =   421.100um
    Deviation:      max path =    -5.637%,  total =     9.002%

    Net CTS_51 (98 terminals)
    Guided length:  max path =    45.990um, total =   359.050um
    Routed length:  max path =    42.610um, total =   390.740um
    Deviation:      max path =    -7.349%,  total =     8.826%

    Net CTS_23 (101 terminals)
    Guided length:  max path =    71.190um, total =   358.421um
    Routed length:  max path =    65.950um, total =   389.670um
    Deviation:      max path =    -7.361%,  total =     8.718%

Set FIXED routing status on 53 net(s)
Set FIXED placed status on 52 instance(s)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        53 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=53, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15044 (unrouted=15044, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.


CCOpt: Starting congestion repair using flow wrapper.
    Congestion Repair...

Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 6
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 0 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 53  Num Prerouted Wires = 16265
[NR-eGR] Read numTotalNets=15093  numIgnoredNets=53
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 15040 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 15040 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.692994e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal3  (3)         6( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                8( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.26 seconds, mem = 1244.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 64340
[NR-eGR] Metal2  (2V) length: 1.044068e+05um, number of vias: 95631
[NR-eGR] Metal3  (3H) length: 1.256096e+05um, number of vias: 11345
[NR-eGR] Metal4  (4V) length: 4.184739e+04um, number of vias: 2714
[NR-eGR] Metal5  (5H) length: 2.606160e+04um, number of vias: 187
[NR-eGR] Metal6  (6V) length: 5.007577e+03um, number of vias: 0
[NR-eGR] Total length: 3.029329e+05um, number of vias: 174217
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.59 seconds, mem = 1255.2M
End of congRepair (cpu=0:00:00.9, real=0:00:01.0)
    Congestion Repair done. (took cpu=0:00:01.0 real=0:00:01.0)

CCOpt: Done with congestion repair using flow wrapper.

Net route status summary:
  Clock:        53 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=53, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15044 (unrouted=4, trialRouted=15040, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4, (crossesIlmBoundary AND tooFewTerms=0)])
    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:45.3 real=0:00:45.4)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'microcontroller_interface_8_8' of instances=15024 and nets=15097 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design microcontroller_interface_8_8.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1255.184M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock tree timing engine global stage delay update for slow_corner:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:01.2 real=0:00:01.3)
  Clock DAG stats after routing clock trees:
    cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
    cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
    cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
    sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.123pF, leaf=1.339pF, total=1.462pF
    wire lengths     : top=0.000um, trunk=1909.430um, leaf=17781.470um, total=19690.900um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.100ns count=5 avg=0.064ns sd=0.021ns min=0.041ns max=0.082ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.002ns min=0.080ns max=0.089ns {0 <= 0.060ns, 1 <= 0.080ns, 47 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX16LVT: 3 CLKBUFX12LVT: 49 
  Primary reporting skew group after routing clock trees:
    skew_group clk/constraint_basic: insertion delay [min=0.271, max=0.279, avg=0.275, sd=0.002], skew [0.008 vs 0.076], 100% {0.271, 0.279} (wid=0.010 ws=0.006) (gid=0.271 gs=0.006)
  Skew group summary after routing clock trees:
    skew_group clk/constraint_basic: insertion delay [min=0.271, max=0.279, avg=0.275, sd=0.002], skew [0.008 vs 0.076], 100% {0.271, 0.279} (wid=0.010 ws=0.006) (gid=0.271 gs=0.006)
  Clock network insertion delays are now [0.271ns, 0.279ns] average 0.275ns std.dev 0.002ns
  CCOpt::Phase::Routing done. (took cpu=0:00:47.1 real=0:00:47.3)
  CCOpt::Phase::PostConditioning...
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 53, tested: 53, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
      cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
      sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.123pF, leaf=1.339pF, total=1.462pF
      wire lengths     : top=0.000um, trunk=1909.430um, leaf=17781.470um, total=19690.900um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.100ns count=5 avg=0.064ns sd=0.021ns min=0.041ns max=0.082ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.002ns min=0.080ns max=0.089ns {0 <= 0.060ns, 1 <= 0.080ns, 47 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: CLKBUFX16LVT: 3 CLKBUFX12LVT: 49 
    Primary reporting skew group PostConditioning after Upsizing to fix DRVs:
      skew_group clk/constraint_basic: insertion delay [min=0.271, max=0.279, avg=0.275, sd=0.002], skew [0.008 vs 0.076], 100% {0.271, 0.279} (wid=0.010 ws=0.006) (gid=0.271 gs=0.006)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk/constraint_basic: insertion delay [min=0.271, max=0.279, avg=0.275, sd=0.002], skew [0.008 vs 0.076], 100% {0.271, 0.279} (wid=0.010 ws=0.006) (gid=0.271 gs=0.006)
    Clock network insertion delays are now [0.271ns, 0.279ns] average 0.275ns std.dev 0.002ns
    Upsizing to fix DRVs done. (took cpu=0:00:00.3 real=0:00:00.2)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.4 real=0:00:00.4)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 53, tested: 53, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
      cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
      sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.123pF, leaf=1.339pF, total=1.462pF
      wire lengths     : top=0.000um, trunk=1909.430um, leaf=17781.470um, total=19690.900um
    Clock DAG net violations PostConditioning after DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.100ns count=5 avg=0.064ns sd=0.021ns min=0.041ns max=0.082ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.002ns min=0.080ns max=0.089ns {0 <= 0.060ns, 1 <= 0.080ns, 47 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: CLKBUFX16LVT: 3 CLKBUFX12LVT: 49 
    Primary reporting skew group PostConditioning after DRV fixing:
      skew_group clk/constraint_basic: insertion delay [min=0.271, max=0.279, avg=0.275, sd=0.002], skew [0.008 vs 0.076], 100% {0.271, 0.279} (wid=0.010 ws=0.006) (gid=0.271 gs=0.006)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk/constraint_basic: insertion delay [min=0.271, max=0.279, avg=0.275, sd=0.002], skew [0.008 vs 0.076], 100% {0.271, 0.279} (wid=0.010 ws=0.006) (gid=0.271 gs=0.006)
    Clock network insertion delays are now [0.271ns, 0.279ns] average 0.275ns std.dev 0.002ns
    Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    Buffering to fix DRVs...
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    CCOpt-PostConditioning: nets considered: 53, nets tested: 53, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
      cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
      sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.123pF, leaf=1.339pF, total=1.462pF
      wire lengths     : top=0.000um, trunk=1909.430um, leaf=17781.470um, total=19690.900um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.100ns count=5 avg=0.064ns sd=0.021ns min=0.041ns max=0.082ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.002ns min=0.080ns max=0.089ns {0 <= 0.060ns, 1 <= 0.080ns, 47 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUFX16LVT: 3 CLKBUFX12LVT: 49 
    Primary reporting skew group PostConditioning after re-buffering DRV fixing:
      skew_group clk/constraint_basic: insertion delay [min=0.271, max=0.279, avg=0.275, sd=0.002], skew [0.008 vs 0.076], 100% {0.271, 0.279} (wid=0.010 ws=0.006) (gid=0.271 gs=0.006)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/constraint_basic: insertion delay [min=0.271, max=0.279, avg=0.275, sd=0.002], skew [0.008 vs 0.076], 100% {0.271, 0.279} (wid=0.010 ws=0.006) (gid=0.271 gs=0.006)
    Clock network insertion delays are now [0.271ns, 0.279ns] average 0.275ns std.dev 0.002ns
    Buffering to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
      cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
      sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.123pF, leaf=1.339pF, total=1.462pF
      wire lengths     : top=0.000um, trunk=1909.430um, leaf=17781.470um, total=19690.900um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.100ns count=5 avg=0.064ns sd=0.021ns min=0.041ns max=0.082ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.002ns min=0.080ns max=0.089ns {0 <= 0.060ns, 1 <= 0.080ns, 47 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: CLKBUFX16LVT: 3 CLKBUFX12LVT: 49 
    Primary reporting skew group PostConditioning after skew fixing by cell sizing:
      skew_group clk/constraint_basic: insertion delay [min=0.271, max=0.279, avg=0.275, sd=0.002], skew [0.008 vs 0.076], 100% {0.271, 0.279} (wid=0.010 ws=0.006) (gid=0.271 gs=0.006)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk/constraint_basic: insertion delay [min=0.271, max=0.279, avg=0.275, sd=0.002], skew [0.008 vs 0.076], 100% {0.271, 0.279} (wid=0.010 ws=0.006) (gid=0.271 gs=0.006)
    Clock network insertion delays are now [0.271ns, 0.279ns] average 0.275ns std.dev 0.002ns
    Fixing Skew by cell sizing done. (took cpu=0:00:00.2 real=0:00:00.2)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.2)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
    Set dirty flag on 0 insts, 0 nets
  PostConditioning done.
Net route status summary:
  Clock:        53 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=53, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15044 (unrouted=4, trialRouted=15040, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for slow_corner:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.9 real=0:00:00.9)
  Clock DAG stats after post-conditioning:
    cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
    cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
    cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
    sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.123pF, leaf=1.339pF, total=1.462pF
    wire lengths     : top=0.000um, trunk=1909.430um, leaf=17781.470um, total=19690.900um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.100ns count=5 avg=0.064ns sd=0.021ns min=0.041ns max=0.082ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.002ns min=0.080ns max=0.089ns {0 <= 0.060ns, 1 <= 0.080ns, 47 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUFX16LVT: 3 CLKBUFX12LVT: 49 
  Primary reporting skew group after post-conditioning:
    skew_group clk/constraint_basic: insertion delay [min=0.271, max=0.279, avg=0.275, sd=0.002], skew [0.008 vs 0.076], 100% {0.271, 0.279} (wid=0.010 ws=0.006) (gid=0.271 gs=0.006)
  Skew group summary after post-conditioning:
    skew_group clk/constraint_basic: insertion delay [min=0.271, max=0.279, avg=0.275, sd=0.002], skew [0.008 vs 0.076], 100% {0.271, 0.279} (wid=0.010 ws=0.006) (gid=0.271 gs=0.006)
  Clock network insertion delays are now [0.271ns, 0.279ns] average 0.275ns std.dev 0.002ns
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:02.7 real=0:00:02.7)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------------
  Cell type                     Count    Area       Capacitance
  -------------------------------------------------------------
  Buffers                        52      271.890       0.070
  Inverters                       0        0.000       0.000
  Integrated Clock Gates          0        0.000       0.000
  Non-Integrated Clock Gates      0        0.000       0.000
  Clock Logic                     0        0.000       0.000
  All                            52      271.890       0.070
  -------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      1909.430
  Leaf      17781.470
  Total     19690.900
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.070    0.123    0.194
  Leaf     1.113    1.339    2.452
  Total    1.184    1.462    2.646
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  4758     1.113     0.000       0.000      0.000    0.000
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.100       5       0.064       0.021      0.041    0.082    {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}          -
  Leaf        0.100      48       0.085       0.002      0.080    0.089    {0 <= 0.060ns, 1 <= 0.080ns, 47 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}         -
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ---------------------------------------------
  Name            Type      Inst     Inst Area 
                            Count    (um^2)
  ---------------------------------------------
  CLKBUFX16LVT    buffer      3        20.520
  CLKBUFX12LVT    buffer     49       251.370
  ---------------------------------------------
  
  
  Primary reporting skew group summary at end of CTS:
  ===================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner               Skew Group              Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slow_corner:setup.late    clk/constraint_basic    0.271     0.279     0.008       0.076         0.006           0.003           0.275        0.002     100% {0.271, 0.279}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner               Skew Group              Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slow_corner:setup.late    clk/constraint_basic    0.271     0.279     0.008       0.076         0.006           0.003           0.275        0.002     100% {0.271, 0.279}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.271ns, 0.279ns] average 0.275ns std.dev 0.002ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.2 real=0:00:00.2)
Synthesizing clock trees done.
Tidy Up And Update Timing...
Connecting clock gate test enables...
Connecting clock gate test enables done.
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: microcontroller_interface_8_8
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1330.76)
Total number of fetched objects 19808
Total number of fetched objects 19808
End delay calculation. (MEM=1385.33 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1385.33 CPU=0:00:02.8 REAL=0:00:03.0)
	Clock: clk, View: hold_view, Ideal Latency: 0, Propagated Latency: 0.107548
	 Executing: set_clock_latency -source -early -min -rise -0.107548 [get_pins clk]
	Clock: clk, View: hold_view, Ideal Latency: 0, Propagated Latency: 0.107548
	 Executing: set_clock_latency -source -late -min -rise -0.107548 [get_pins clk]
	Clock: clk, View: hold_view, Ideal Latency: 0, Propagated Latency: 0.10331
	 Executing: set_clock_latency -source -early -min -fall -0.10331 [get_pins clk]
	Clock: clk, View: hold_view, Ideal Latency: 0, Propagated Latency: 0.10331
	 Executing: set_clock_latency -source -late -min -fall -0.10331 [get_pins clk]
	Clock: clk, View: setup_view, Ideal Latency: 0, Propagated Latency: 0.298809
	 Executing: set_clock_latency -source -early -max -rise -0.298809 [get_pins clk]
	Clock: clk, View: setup_view, Ideal Latency: 0, Propagated Latency: 0.298809
	 Executing: set_clock_latency -source -late -max -rise -0.298809 [get_pins clk]
	Clock: clk, View: setup_view, Ideal Latency: 0, Propagated Latency: 0.302464
	 Executing: set_clock_latency -source -early -max -fall -0.302464 [get_pins clk]
	Clock: clk, View: setup_view, Ideal Latency: 0, Propagated Latency: 0.302464
	 Executing: set_clock_latency -source -late -max -fall -0.302464 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:05.1 real=0:00:05.3)
Clock DAG stats after update timingGraph:
  cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
  cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
  cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
  sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.123pF, leaf=1.339pF, total=1.462pF
  wire lengths     : top=0.000um, trunk=1909.430um, leaf=17781.470um, total=19690.900um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.100ns count=5 avg=0.064ns sd=0.021ns min=0.041ns max=0.082ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.002ns min=0.080ns max=0.089ns {0 <= 0.060ns, 1 <= 0.080ns, 47 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX16LVT: 3 CLKBUFX12LVT: 49 
Primary reporting skew group after update timingGraph:
  skew_group clk/constraint_basic: insertion delay [min=0.271, max=0.279, avg=0.275, sd=0.002], skew [0.008 vs 0.076], 100% {0.271, 0.279} (wid=0.010 ws=0.006) (gid=0.271 gs=0.006)
Skew group summary after update timingGraph:
  skew_group clk/constraint_basic: insertion delay [min=0.271, max=0.279, avg=0.275, sd=0.002], skew [0.008 vs 0.076], 100% {0.271, 0.279} (wid=0.010 ws=0.006) (gid=0.271 gs=0.006)
Clock network insertion delays are now [0.271ns, 0.279ns] average 0.275ns std.dev 0.002ns
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:05.4 real=0:00:05.5)
Runtime done. (took cpu=0:01:42 real=0:01:43)
Runtime Summary
===============
Clock Runtime:  (46%) Core CTS          46.59 (Init 6.55, Construction 18.83, Implementation 12.62, eGRPC 3.45, PostConditioning 2.71, Other 2.42)
Clock Runtime:  (46%) CTS services      47.11 (RefinePlace 1.85, EarlyGlobalClock 0.90, NanoRoute 43.64, ExtractRC 0.71)
Clock Runtime:   (7%) Other CTS          7.27 (Init 1.01, CongRepair 0.97, TimingUpdate 5.27, Other 0.02)
Clock Runtime: (100%) Total            100.97

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1047.5M, totSessionCpu=0:07:22 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1270.0M)
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: microcontroller_interface_8_8
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1366.42)
Total number of fetched objects 19808
End delay calculation. (MEM=1382.82 CPU=0:00:03.2 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1382.82 CPU=0:00:04.0 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:07:28 mem=1382.8M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.746  |  6.466  |  4.746  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9404   |  4758   |  8323   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.039%
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1106.9M, totSessionCpu=0:07:29 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1326.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1326.1M) ***
*** Starting optimizing excluded clock nets MEM= 1326.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1326.1M) ***
Info: Done creating the CCOpt slew target map.
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 53 nets with fixed/cover wires excluded.
Info: 53 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT BUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT CLKBUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT CLKBUFX20LVT BUFX20LVT 
Number of usable buffer cells above: 13
Reclaim Optimization WNS Slack 0.048  TNS Slack 0.000 Density 59.04
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.04%|        -|   0.048|   0.000|   0:00:00.0| 1375.2M|
|    59.04%|        1|   0.048|   0.000|   0:00:02.0| 1413.4M|
|    59.04%|        0|   0.048|   0.000|   0:00:00.0| 1413.4M|
|    59.03%|        4|   0.048|   0.000|   0:00:01.0| 1413.4M|
|    59.03%|        0|   0.048|   0.000|   0:00:00.0| 1413.4M|
|    59.01%|       34|   0.048|   0.000|   0:00:02.0| 1413.4M|
|    59.01%|        0|   0.048|   0.000|   0:00:00.0| 1413.4M|
|    59.01%|        0|   0.048|   0.000|   0:00:00.0| 1413.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.048  TNS Slack 0.000 Density 59.01
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.4) (real = 0:00:07.0) **
*** Starting refinePlace (0:07:39 mem=1413.4M) ***
Total net bbox length = 2.238e+05 (1.157e+05 1.081e+05) (ext = 7.269e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1413.4MB
Summary Report:
Instances move: 0 (out of 14966 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.238e+05 (1.157e+05 1.081e+05) (ext = 7.269e+03)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1413.4MB
*** Finished refinePlace (0:07:39 mem=1413.4M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1413.4M) ***

*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1413.4M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=1332.14M, totSessionCpu=0:07:40).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 6
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 0 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 53  Num Prerouted Wires = 16265
[NR-eGR] Read numTotalNets=15087  numIgnoredNets=53
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 15034 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 15034 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.692942e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal3  (3)         6( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                8( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 64326
[NR-eGR] Metal2  (2V) length: 1.044920e+05um, number of vias: 95612
[NR-eGR] Metal3  (3H) length: 1.259585e+05um, number of vias: 11342
[NR-eGR] Metal4  (4V) length: 4.180539e+04um, number of vias: 2734
[NR-eGR] Metal5  (5H) length: 2.571358e+04um, number of vias: 174
[NR-eGR] Metal6  (6V) length: 4.944477e+03um, number of vias: 0
[NR-eGR] Total length: 3.029139e+05um, number of vias: 174188
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1311.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.91 seconds
Extraction called for design 'microcontroller_interface_8_8' of instances=15018 and nets=15091 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design microcontroller_interface_8_8.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1309.059M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: microcontroller_interface_8_8
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1315.14)
Total number of fetched objects 19802
End delay calculation. (MEM=1379.23 CPU=0:00:03.5 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1379.23 CPU=0:00:04.7 REAL=0:00:04.0)
Begin: GigaOpt postEco DRV Optimization
Info: 53 nets with fixed/cover wires excluded.
Info: 53 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    13|    31|    -0.03|     0|     0|     0.00|     0|     0|     0|     0|     4.74|     0.00|       0|       0|       0|  59.01|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     4.79|     0.00|       8|       0|       8|  59.03| 0:00:01.0|  1399.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     4.79|     0.00|       0|       0|       0|  59.03| 0:00:00.0|  1399.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1399.8M) ***

*** Starting refinePlace (0:07:52 mem=1415.8M) ***
Total net bbox length = 2.238e+05 (1.157e+05 1.081e+05) (ext = 7.036e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1415.8MB
Summary Report:
Instances move: 0 (out of 14974 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.238e+05 (1.157e+05 1.081e+05) (ext = 7.036e+03)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1415.8MB
*** Finished refinePlace (0:07:53 mem=1415.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1415.8M) ***

*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1415.8M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.139%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets

Active setup views:
 setup_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'microcontroller_interface_8_8' of instances=15026 and nets=15099 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design microcontroller_interface_8_8.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1317.387M)
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 6
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 0 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 53  Num Prerouted Wires = 16265
[NR-eGR] Read numTotalNets=15095  numIgnoredNets=53
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 15042 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 15042 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.693130e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal3  (3)         6( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                8( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1319.9 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.38 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: microcontroller_interface_8_8
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1317.92)
Total number of fetched objects 19810
End delay calculation. (MEM=1382.01 CPU=0:00:02.8 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1382.01 CPU=0:00:03.6 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:05.3 real=0:00:05.0 totSessionCpu=0:07:59 mem=1382.0M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:38, real = 0:00:38, mem = 1112.4M, totSessionCpu=0:07:59 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.790  |  6.479  |  4.790  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9404   |  4758   |  8323   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.035%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:40, real = 0:00:41, mem = 1112.6M, totSessionCpu=0:08:01 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 1 warning(s), 0 error(s)

#% End ccopt_design (date=05/30 23:20:32, total cpu=0:02:25, real=0:02:27, peak res=1130.7M, current mem=1110.5M)
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1063.7M, totSessionCpu=0:08:19 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1292.8M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:08:20 mem=1292.8M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
#################################################################################
# Design Stage: PreRoute
# Design Name: microcontroller_interface_8_8
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for fast_libs libraries using the default operating condition of each library.
Total number of fetched objects 19810
End delay calculation. (MEM=0 CPU=0:00:03.3 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:04.4 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:00:06.2 mem=0.0M)

Active hold views:
 hold_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:06.3 real=0:00:06.0 totSessionCpu=0:00:06.3 mem=0.0M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:07.3 real=0:00:07.0 totSessionCpu=0:00:07.3 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:07.3/0:00:07.0 (1.0), mem = 0.0M

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:09.4 real=0:00:10.0 totSessionCpu=0:08:29 mem=1294.8M ***
Restoring Auto Hold Views:  hold_view
Restoring Active Hold Views:  hold_view 
Restoring Hold Target Slack: 0

*Info: minBufDelay = 44.2 ps, libStdDelay = 23.9 ps, minBufSize = 6840000 (5.0)
*Info: worst delay setup view: setup_view

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_view
Hold  views included:
 hold_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.790  |  6.479  |  4.790  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9404   |  4758   |  8323   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.048  |  0.048  |  0.073  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9404   |  4758   |  8323   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.035%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 1063.0M, totSessionCpu=0:08:31 **
*info: Run optDesign holdfix with 1 thread.
Info: 53 nets with fixed/cover wires excluded.
Info: 53 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 1 insts, 0 nets marked don't touch
**INFO: total 1 insts, 0 nets marked don't touch DB property
**INFO: total 1 insts, 0 nets unmarked don't touch


Active setup views:
 setup_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1336.6 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 6
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 0 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 53  Num Prerouted Wires = 16265
[NR-eGR] Read numTotalNets=15095  numIgnoredNets=53
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 15042 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 15042 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.693130e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal3  (3)         6( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                8( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1344.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.26 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1111.7M, totSessionCpu=0:08:32 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
#################################################################################
# Design Stage: PreRoute
# Design Name: microcontroller_interface_8_8
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for fast_libs libraries using the default operating condition of each library.
Total number of fetched objects 19810
End delay calculation. (MEM=0 CPU=0:00:02.9 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:03.6 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:04.5 real=0:00:05.0 totSessionCpu=0:00:12.3 mem=0.0M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:05.8/0:00:06.0 (1.0), mem = 0.0M

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 
Hold  views included:
 hold_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.790  |  6.479  |  4.790  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9404   |  4758   |  8323   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.048  |  0.048  |  0.073  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9404   |  4758   |  8323   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.035%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:22, mem = 1111.7M, totSessionCpu=0:08:38 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
<CMD> setNanoRouteMode -quiet -routeAntennaCellName ANTENNALVT
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1111.50 (MB), peak = 1136.37 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1338.1M, init mem=1338.1M)
*info: Placed = 15026          (Fixed = 52)
*info: Unplaced = 0           
Placement Density:59.03%(55632/94236)
Placement Density (including fixed std cells):59.03%(55632/94236)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1338.1M)
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (53) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1338.1M) ***
#ROUTE-DESIGN-CMD: N5-process: 0 [db_process_node=]

globalDetailRoute

#setNanoRouteMode -routeAntennaCellName "ANTENNALVT"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeInsertAntennaDiode true
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeTopRoutingLayer 6
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon May 30 23:23:49 2022
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
#Start routing data preparation on Mon May 30 23:23:50 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 15097 nets.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1075.20 (MB), peak = 1136.37 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 211.31000 163.02000 ) on Metal1 for NET CTS_17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#1 routed nets are extracted.
#    1 (0.01%) extracted nets are partially routed.
#52 routed net(s) are imported.
#15042 (99.62%) nets are without wires.
#4 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 15099.
#
#
#Finished routing data preparation on Mon May 30 23:23:51 2022
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 11.61 (MB)
#Total memory = 1075.61 (MB)
#Peak memory = 1136.37 (MB)
#
#
#Start global routing on Mon May 30 23:23:51 2022
#
#Number of eco nets is 1
#
#Start global routing data preparation on Mon May 30 23:23:51 2022
#
#Start routing resource analysis on Mon May 30 23:23:51 2022
#
#Routing resource analysis is done on Mon May 30 23:23:51 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H        1760           0       13923    53.54%
#  Metal2         V        1698           0       13923     0.00%
#  Metal3         H        1760           0       13923     0.00%
#  Metal4         V        1698           0       13923     0.00%
#  Metal5         H        1760           0       13923     0.00%
#  Metal6         V        1698           0       13923     0.00%
#  --------------------------------------------------------------
#  Total                  10374       0.00%       83538     8.92%
#
#  53 nets (0.35%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon May 30 23:23:51 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1078.70 (MB), peak = 1136.37 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1078.70 (MB), peak = 1136.37 (MB)
#
#start global routing iteration 1...
#Initial_route: 1.69942
#Reroute: 7.10635
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1143.55 (MB), peak = 1143.81 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1144.32 (MB), peak = 1144.33 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
#Total number of routable nets = 15095.
#Total number of nets in the design = 15099.
#
#15043 routable nets have only global wires.
#52 routable nets have only detail routed wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#52 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1           15042  
#------------------------------------------------
#        Total                  1           15042  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 53           15042  
#------------------------------------------------
#        Total                 53           15042  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal2        5(0.04%)      2(0.01%)      1(0.01%)   (0.06%)
#  Metal3        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total      5(0.01%)      2(0.00%)      1(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.01% V
#
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |   Metal1(H)   |        649.00 |        867.00 |
[hotspot] |   Metal2(V)   |          0.00 |          0.00 |
[hotspot] |   Metal3(H)   |          0.00 |          0.00 |
[hotspot] |   Metal4(V)   |          0.00 |          0.00 |
[hotspot] |   Metal5(H)   |          0.00 |          0.00 |
[hotspot] |   Metal6(V)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    |(Metal1   649.00 |(Metal1   867.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 53
#Total wire length = 283488 um.
#Total half perimeter of net bounding box = 235836 um.
#Total wire length on LAYER Metal1 = 447 um.
#Total wire length on LAYER Metal2 = 80020 um.
#Total wire length on LAYER Metal3 = 119276 um.
#Total wire length on LAYER Metal4 = 58869 um.
#Total wire length on LAYER Metal5 = 24285 um.
#Total wire length on LAYER Metal6 = 590 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 120876
#Up-Via Summary (total 120876):
#           
#-----------------------
# Metal1          63392
# Metal2          44698
# Metal3          11332
# Metal4           1418
# Metal5             36
#-----------------------
#                120876 
#
#Max overcon = 3 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = 69.01 (MB)
#Total memory = 1144.76 (MB)
#Peak memory = 1144.98 (MB)
#
#Finished global routing on Mon May 30 23:24:04 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1112.51 (MB), peak = 1144.98 (MB)
#Start Track Assignment.
#Done with 29065 horizontal wires in 1 hboxes and 27743 vertical wires in 1 hboxes.
#Done with 6798 horizontal wires in 1 hboxes and 7160 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1       446.50 	  0.00%  	  0.00% 	  0.00%
# Metal2     78581.00 	  0.07%  	  0.00% 	  0.00%
# Metal3    107606.95 	  0.14%  	  0.00% 	  0.01%
# Metal4     49759.41 	  0.04%  	  0.00% 	  0.03%
# Metal5     23877.60 	  0.00%  	  0.00% 	  0.00%
# Metal6       592.72 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      260864.18  	  0.09% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 53
#Total wire length = 300956 um.
#Total half perimeter of net bounding box = 235836 um.
#Total wire length on LAYER Metal1 = 13695 um.
#Total wire length on LAYER Metal2 = 79333 um.
#Total wire length on LAYER Metal3 = 123636 um.
#Total wire length on LAYER Metal4 = 59170 um.
#Total wire length on LAYER Metal5 = 24518 um.
#Total wire length on LAYER Metal6 = 604 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 120876
#Up-Via Summary (total 120876):
#           
#-----------------------
# Metal1          63392
# Metal2          44698
# Metal3          11332
# Metal4           1418
# Metal5             36
#-----------------------
#                120876 
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1132.43 (MB), peak = 1144.98 (MB)
#
#number of short segments in preferred routing layers
#	Metal3    Total 
#	1         1         
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:21
#Elapsed time = 00:00:21
#Increased memory = 68.63 (MB)
#Total memory = 1132.62 (MB)
#Peak memory = 1144.98 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 90
#
#    By Layer and Type :
#	         EOLSpc    Short   Totals
#	Metal1        1       75       76
#	Metal2        0       14       14
#	Totals        1       89       90
#50 out of 15026 instances (0.3%) need to be verified(marked ipoed), dirty area = 0.1%.
#9.6% of the total area is being checked for drcs
#9.6% of the total area was checked
#   number of violations = 90
#
#    By Layer and Type :
#	         EOLSpc    Short   Totals
#	Metal1        1       75       76
#	Metal2        0       14       14
#	Totals        1       89       90
#cpu time = 00:02:09, elapsed time = 00:02:10, memory = 1176.75 (MB), peak = 1177.42 (MB)
#start 1st optimization iteration ...
#   number of violations = 8
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        4        4        8
#	Totals        4        4        8
#    number of process antenna violations = 10
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1174.60 (MB), peak = 1178.20 (MB)
#start 2nd optimization iteration ...
#   number of violations = 5
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        2        3        5
#	Totals        2        3        5
#    number of process antenna violations = 10
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1174.79 (MB), peak = 1178.20 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 10
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1175.02 (MB), peak = 1178.20 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 53
#Total wire length = 302501 um.
#Total half perimeter of net bounding box = 235836 um.
#Total wire length on LAYER Metal1 = 8240 um.
#Total wire length on LAYER Metal2 = 91962 um.
#Total wire length on LAYER Metal3 = 117367 um.
#Total wire length on LAYER Metal4 = 60342 um.
#Total wire length on LAYER Metal5 = 23988 um.
#Total wire length on LAYER Metal6 = 602 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 131027
#Up-Via Summary (total 131027):
#           
#-----------------------
# Metal1          65243
# Metal2          51787
# Metal3          12528
# Metal4           1444
# Metal5             25
#-----------------------
#                131027 
#
#Total number of DRC violations = 0
#Cpu time = 00:02:15
#Elapsed time = 00:02:15
#Increased memory = -18.61 (MB)
#Total memory = 1114.02 (MB)
#Peak memory = 1178.20 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1118.65 (MB), peak = 1178.20 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 53
#Total wire length = 302502 um.
#Total half perimeter of net bounding box = 235836 um.
#Total wire length on LAYER Metal1 = 8240 um.
#Total wire length on LAYER Metal2 = 91962 um.
#Total wire length on LAYER Metal3 = 117362 um.
#Total wire length on LAYER Metal4 = 60336 um.
#Total wire length on LAYER Metal5 = 23994 um.
#Total wire length on LAYER Metal6 = 608 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 131039
#Up-Via Summary (total 131039):
#           
#-----------------------
# Metal1          65243
# Metal2          51787
# Metal3          12530
# Metal4           1452
# Metal5             27
#-----------------------
#                131039 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 53
#Total wire length = 302502 um.
#Total half perimeter of net bounding box = 235836 um.
#Total wire length on LAYER Metal1 = 8240 um.
#Total wire length on LAYER Metal2 = 91962 um.
#Total wire length on LAYER Metal3 = 117362 um.
#Total wire length on LAYER Metal4 = 60336 um.
#Total wire length on LAYER Metal5 = 23994 um.
#Total wire length on LAYER Metal6 = 608 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 131039
#Up-Via Summary (total 131039):
#           
#-----------------------
# Metal1          65243
# Metal2          51787
# Metal3          12530
# Metal4           1452
# Metal5             27
#-----------------------
#                131039 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1145.82 (MB), peak = 1178.20 (MB)
#CELL_VIEW microcontroller_interface_8_8,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon May 30 23:26:43 2022
#
#
#Start Post Route Wire Spread.
#Done with 6700 horizontal wires in 2 hboxes and 4787 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 53
#Total wire length = 306771 um.
#Total half perimeter of net bounding box = 235836 um.
#Total wire length on LAYER Metal1 = 8322 um.
#Total wire length on LAYER Metal2 = 92895 um.
#Total wire length on LAYER Metal3 = 119634 um.
#Total wire length on LAYER Metal4 = 61251 um.
#Total wire length on LAYER Metal5 = 24060 um.
#Total wire length on LAYER Metal6 = 608 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 131039
#Up-Via Summary (total 131039):
#           
#-----------------------
# Metal1          65243
# Metal2          51787
# Metal3          12530
# Metal4           1452
# Metal5             27
#-----------------------
#                131039 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1171.89 (MB), peak = 1178.20 (MB)
#CELL_VIEW microcontroller_interface_8_8,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1116.88 (MB), peak = 1178.20 (MB)
#CELL_VIEW microcontroller_interface_8_8,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 53
#Total wire length = 306771 um.
#Total half perimeter of net bounding box = 235836 um.
#Total wire length on LAYER Metal1 = 8322 um.
#Total wire length on LAYER Metal2 = 92895 um.
#Total wire length on LAYER Metal3 = 119634 um.
#Total wire length on LAYER Metal4 = 61251 um.
#Total wire length on LAYER Metal5 = 24060 um.
#Total wire length on LAYER Metal6 = 608 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 131039
#Up-Via Summary (total 131039):
#           
#-----------------------
# Metal1          65243
# Metal2          51787
# Metal3          12530
# Metal4           1452
# Metal5             27
#-----------------------
#                131039 
#
#detailRoute Statistics:
#Cpu time = 00:02:48
#Elapsed time = 00:02:49
#Increased memory = -17.11 (MB)
#Total memory = 1115.52 (MB)
#Peak memory = 1178.20 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:03:11
#Elapsed time = 00:03:11
#Increased memory = -34.84 (MB)
#Total memory = 1076.72 (MB)
#Peak memory = 1178.20 (MB)
#Number of warnings = 2
#Total number of warnings = 24
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May 30 23:27:01 2022
#
#routeDesign: cpu time = 00:03:11, elapsed time = 00:03:12, memory = 1057.21 (MB), peak = 1178.20 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> addMetalFill -layer { Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11 }
**WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.1'!
**WARN: (from .metalfill_16162.conf) Unknown option '2'!
**WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.1'!
**WARN: (from .metalfill_16162.conf) Unknown option '0'!
**WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.2'!
**WARN: (from .metalfill_16162.conf) Unknown option '2'!
**WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.2'!
**WARN: (from .metalfill_16162.conf) Unknown option '0'!
**WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.3'!
**WARN: (from .metalfill_16162.conf) Unknown option '2'!
**WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.3'!
**WARN: (from .metalfill_16162.conf) Unknown option '0'!
**WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.4'!
**WARN: (from .metalfill_16162.conf) Unknown option '2'!
**WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.4'!
**WARN: (from .metalfill_16162.conf) Unknown option '0'!
**WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.5'!
**WARN: (from .metalfill_16162.conf) Unknown option '2'!
**WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.5'!
**WARN: (from .metalfill_16162.conf) Unknown option '0'!
**WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.6'!
**WARN: (from .metalfill_16162.conf) Unknown option '2'!
**WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.6'!
**WARN: (from .metalfill_16162.conf) Unknown option '0'!
**WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.7'!
**WARN: (from .metalfill_16162.conf) Unknown option '2'!
**WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.7'!
**WARN: (from .metalfill_16162.conf) Unknown option '0'!
**WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.8'!
**WARN: (from .metalfill_16162.conf) Unknown option '2'!
**WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.8'!
**WARN: (from .metalfill_16162.conf) Unknown option '0'!
**WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.9'!
**WARN: (from .metalfill_16162.conf) Unknown option '2'!
**WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.9'!
**WARN: (from .metalfill_16162.conf) Unknown option '0'!
**WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.10'!
**WARN: (from .metalfill_16162.conf) Unknown option '2'!
**WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.10'!
**WARN: (from .metalfill_16162.conf) Unknown option '0'!
**WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.11'!
**WARN: (from .metalfill_16162.conf) Unknown option '2'!
**WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.11'!
**WARN: (from .metalfill_16162.conf) Unknown option '0'!
************************
Timing Aware on 
P/G Nets: 2
Signal Nets: 15044
Clock Nets: 53
************************
Density calculation ...... Slot :   1 of   1
Density calculation ...... Slot :   1 of   1
End of Density Calculation : cpu time : 0:00:07.0, real time : 0:00:07.0, peak mem : 1481.16 megs
Process data during iteration   1 in region   0 of 1.
End metal filling: cpu:  0:00:09.7,  real:  0:00:10.0,  peak mem:  1539.16  megs.
<CMD> setMetalFill -layer Metal1 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal2 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal3 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal4 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal5 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal6 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal7 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal8 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal9 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal10 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal11 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> verifyMetalDensity -report microcontroller_interface_8_8.density.rpt

******** Start: VERIFY DENSITY ********
Density calculation ...... Slot :   1 of   1

A total of 27 density violation(s).
Windows < Min. Density = 27
Windows > Max. Density = 0
Windows < Min. Union. Density = 0
Windows > Max. Union. Density = 0

******** End: VERIFY DENSITY ********
VMD: elapsed time: 3.00
     (CPU Time: 0:00:03.5  MEM: 0.000M)

<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false
<CMD_INTERNAL> violationBrowserClose
<CMD> setMetalFill -layer Metal1 -opcActiveSpacing 0.060 -borderSpacing -0.001 -opc
<CMD> setMetalFill -layer Metal2 -opcActiveSpacing 0.070 -borderSpacing -0.001 -opc
<CMD> setMetalFill -layer Metal3 -opcActiveSpacing 0.070 -borderSpacing -0.001 -opc
<CMD> setMetalFill -layer Metal4 -opcActiveSpacing 0.070 -borderSpacing -0.001 -opc
<CMD> setMetalFill -layer Metal5 -opcActiveSpacing 0.070 -borderSpacing -0.001 -opc
<CMD> setMetalFill -layer Metal6 -opcActiveSpacing 0.070 -borderSpacing -0.001 -opc
<CMD> setMetalFill -layer Metal7 -opcActiveSpacing 0.070 -borderSpacing -0.001 -opc
<CMD> setMetalFill -layer Metal8 -opcActiveSpacing 0.070 -borderSpacing -0.001 -opc
<CMD> setMetalFill -layer Metal9 -opcActiveSpacing 0.070 -borderSpacing -0.001 -opc
<CMD> setMetalFill -layer Metal10 -opcActiveSpacing 0.200 -borderSpacing -0.001 -opc
<CMD> setMetalFill -layer Metal11 -opcActiveSpacing 0.200 -borderSpacing -0.001 -opc
<CMD> addMetalFill -layer { Metal2 Metal3 }
**WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.2'!
**WARN: (from .metalfill_16162.conf) Unknown option '2'!
**WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.2'!
**WARN: (from .metalfill_16162.conf) Unknown option '0'!
**WARN: (from .metalfill_16162.conf) Value -2 out of range [-1, 2147483647]!
**WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.3'!
**WARN: (from .metalfill_16162.conf) Unknown option '2'!
**WARN: (from .metalfill_16162.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.3'!
**WARN: (from .metalfill_16162.conf) Unknown option '0'!
**WARN: (from .metalfill_16162.conf) Value -2 out of range [-1, 2147483647]!
************************
Timing Aware on 
P/G Nets: 2
Signal Nets: 15045
Clock Nets: 53
************************
Density calculation ...... Slot :   1 of   1
Density calculation ...... Slot :   1 of   1
End of Density Calculation : cpu time : 0:00:01.6, real time : 0:00:02.0, peak mem : 1534.61 megs
Process data during iteration   1 in region   0 of 1.
End metal filling: cpu:  0:00:02.8,  real:  0:00:03.0,  peak mem:  1534.61  megs.
<CMD> setMetalFill -layer Metal1 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal2 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal3 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal4 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal5 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal6 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal7 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal8 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal9 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal10 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal11 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> verifyMetalDensity -report microcontroller_interface_8_8.density.rpt

******** Start: VERIFY DENSITY ********
Density calculation ...... Slot :   1 of   1

A total of 14 density violation(s).
Windows < Min. Density = 14
Windows > Max. Density = 0
Windows < Min. Union. Density = 0
Windows > Max. Union. Density = 0

******** End: VERIFY DENSITY ********
VMD: elapsed time: 4.00
     (CPU Time: 0:00:03.6  MEM: 0.000M)

<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false
<CMD_INTERNAL> violationBrowserClose
<CMD> setAnalysisMode -cppr none -clockGatingCheck true -timeBorrowing true -useOutputPinCap true -sequentialConstProp false -timingSelfLoopsNoSkew false -enableMultipleDriveNet true -clkSrcPath true -warn true -usefulSkew true -analysisType onChipVariation -log true
<CMD> setExtractRCMode -engine postRoute -effortLevel high -coupled true -capFilterMode relAndCoup -coupling_c_th 0.1 -total_c_th 0 -relative_c_th 1
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postRoute
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1271.4M, totSessionCpu=0:12:47 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Created 488 library cell signatures
#Created 15100 NETS and 0 SPECIALNETS signatures
#Created 15026 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1271.40 (MB), peak = 1334.83 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1271.41 (MB), peak = 1334.83 (MB)
Begin checking placement ... (start mem=1488.0M, init mem=1488.0M)
*info: Placed = 15026          (Fixed = 52)
*info: Unplaced = 0           
Placement Density:59.03%(55632/94236)
Placement Density (including fixed std cells):59.03%(55632/94236)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:01.0; vio checks: cpu=0:00:00.2, real=0:00:01.0; mem=1488.0M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'microcontroller_interface_8_8' of instances=15026 and nets=15100 using extraction engine 'postRoute' at effort level 'high' .
Integrated QRC (IQuantus) Extraction in Multi-Corner mode called for design 'microcontroller_interface_8_8'. Number of corners is 1.
No IQuantus parasitic data in Innovus. Going for full-chip extraction.
IQuantus Extraction invoked in single CPU mode. Commands setDistributeHost/setMultiCpuUsage can be used to activate multiCPU extraction.

IQuantus Extraction engine initialization using 1 tech files:
	../techlibs/qrcTechFile at temperature 25C . 

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

INFO (EXTIQRC-101) : 
  Integrated QRC - 64-bit Parasitic Extractor - Version 18.1.1-s118
---------------------------------------------------------------------
             Copyright 2018 Cadence Design Systems, Inc.


INFO (EXTIQRC-103) : Starting at 2022-May-30 23:31:33 (2022-May-30 20:31:33 GMT).

INFO (EXTIQRC-104) : Starting extraction session...

INFO (EXTIQRC-159) : Loading technology data from file:
  ../techlibs/qrcTechFile

INFO (EXTIQRC-289) : Loading RCgen extraction models from file:
  ../techlibs/qrcTechFile

INFO (EXTIQRC-345) : Checking Command/Tech/License Files. 

INFO (EXTIQRC-105) : Starting design extraction....
No layermap file specified. Automatically mapping tech and lef layers. Log file is 'extLogDir/IQuantus_30-May-2022_23:31:31_16162_p8XN8n/extr.microcontroller_interface_8_8.layermap.log'.
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
IQuantus Extraction engine initialized successfully.

Dumping IQuantus extraction options in file 'extLogDir/IQuantus_30-May-2022_23:31:31_16162_p8XN8n/extr.microcontroller_interface_8_8.extraction_options.log'.
Initialization for IQuantus Fullchip Extraction DONE (CPU Time: 0:00:03.4  Real Time: 0:00:03.0  MEM: 1524.832M)

Geometry processing of Gray and Metal fill STARTED.................... DONE (CPU Time: 0:00:01.7  Real Time: 0:00:02.0  MEM: 1524.895M)
Geometry processing of nets STARTED.................... DONE (NETS: 15095  Geometries: 360261  CPU Time: 0:00:02.8  Real Time: 0:00:03.0  MEM: 1536.965M)

Extraction of Geometries STARTED.
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

INFO (EXTIQRC-282) : Checking Command/Tech Files. 

INFO (EXTIQRC-277) : Manufacturing Data Information :- 
  DEF/GDS file 
    does     contain MetalFill data. 
  Techfile  
    does NOT contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 

INFO (EXTIQRC-287) : Capacitance Models Information :- 
 ICECAPS models are not available. 
 RCgen   models are     available. 
 This IQRC session uses RCgen models. 
Your final RCs may vary depending on which models you use. 
Please check Quantus QRC Manual for more information.

INFO (EXTIQRC-286) : RCs effects computed for this session include :- 
 MetalFill        : floating 
 WEE Effects      : n/a 
 Erosion Effects  : n/a t=f( density ) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects     : n/a 
Some effects indicate n/a because of non-availability of relevantinput data
(or) requested to be off (and/or) usage of older Icecaps models.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    7%

INFO (EXTHPY-104) :    13%

INFO (EXTHPY-104) :    20%

INFO (EXTHPY-104) :    27%

INFO (EXTHPY-104) :    33%

INFO (EXTHPY-104) :    40%

INFO (EXTHPY-104) :    47%

INFO (EXTHPY-104) :    53%

INFO (EXTHPY-104) :    60%

INFO (EXTHPY-104) :    67%

INFO (EXTHPY-104) :    73%

INFO (EXTHPY-104) :    80%

INFO (EXTHPY-104) :    87%

INFO (EXTHPY-104) :    93%

INFO (EXTHPY-104) :    100%
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Extraction of Geometries DONE (NETS: 15095  CPU Time: 0:00:30.1  Real Time: 0:00:31.0  MEM: 1713.438M)

Parasitic Network Creation STARTED
....................
Number of Extracted Resistors     : 278947
Number of Extracted Ground Caps   : 294551
Number of Extracted Coupling Caps : 28192
Parasitic Network Creation DONE (Nets: 15095  CPU Time: 0:00:01.2  Real Time: 0:00:01.0  MEM: 1737.449M)

IQuantus Extraction engine is being closed... 
IQuantus Fullchip Extraction DONE (CPU Time: 0:00:40.5  Real Time: 0:00:41.0  MEM: 1737.445M)
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
#################################################################################
# Design Stage: PostRoute
# Design Name: microcontroller_interface_8_8
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for fast_libs libraries using the default operating condition of each library.
Total number of fetched objects 19810
End delay calculation. (MEM=0 CPU=0:00:03.1 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:03.6 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:04.0 totSessionCpu=0:00:17.5 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:05.5 real=0:00:06.0 totSessionCpu=0:00:17.5 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:06.3/0:00:07.0 (0.9), mem = 0.0M

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: microcontroller_interface_8_8
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1735.45)
Total number of fetched objects 19810
AAE_INFO-618: Total number of nets in the design is 15100,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1751.86 CPU=0:00:05.8 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1751.86 CPU=0:00:06.3 REAL=0:00:06.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1751.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1751.9M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1639.86)
Glitch Analysis: View setup_view -- Total Number of Nets Skipped = 74. 
Glitch Analysis: View setup_view -- Total Number of Nets Analyzed = 19810. 
Total number of fetched objects 19810
AAE_INFO-618: Total number of nets in the design is 15100,  31.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1646.02 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1646.02 CPU=0:00:00.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:09.9 real=0:00:10.0 totSessionCpu=0:13:45 mem=1646.0M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.033  |  6.569  |  5.033  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9404   |  4758   |  8323   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      2 (4)       |   -0.022   |      2 (4)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.035%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:58, real = 0:01:00, mem = 1405.4M, totSessionCpu=0:13:46 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:        53 (unrouted=0, trialRouted=0, noStatus=0, routed=53, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15047 (unrouted=5, trialRouted=0, noStatus=0, routed=15042, fixed=0, [crossesIlmBoundary=0, tooFewTerms=5, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 52 (0%)
PRO...
Relaxing cts_adjacent_rows_legal and cts_cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Removing CTS place status from clock tree and sinks.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Leaving CCOpt scope...
    Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: 1 (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cell_density is set for at least one key
    clock_nets_detailed_routed: 1 (default: false)
    cts_max_thread_override: 1 (default: auto)
    force_design_routing_status: 1 (default: auto)
    preferred_extra_space is set for at least one key
    route_type is set for at least one key
    source_driver is set for at least one key
    target_insertion_delay is set for at least one key
    target_max_trans_sdc is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
      source_driver: INVX1LVT/A INVX1LVT/Y (default: )
    For power domain auto-default:
      Buffers:     {CLKBUFX20LVT CLKBUFX16LVT CLKBUFX12LVT CLKBUFX8LVT CLKBUFX6LVT CLKBUFX4LVT CLKBUFX3LVT CLKBUFX2LVT BUFX2LVT}
      Inverters:   {CLKINVX20LVT INVX16LVT INVX12LVT INVX8LVT INVX6LVT INVX4LVT INVX3LVT INVX2LVT INVX1LVT INVXLLVT}
      Clock gates: TLATNTSCAX20LVT TLATNTSCAX16LVT TLATNTSCAX12LVT TLATNTSCAX8LVT TLATNTSCAX6LVT TLATNTSCAX4LVT TLATNTSCAX3LVT TLATNTSCAX2LVT 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 94236.048um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner slow_corner:setup, late and power domain auto-default:
      Slew time target (leaf):    0.100ns
      Slew time target (trunk):   0.100ns
      Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.076ns
      Buffer max distance: 693.333um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CLKBUFX20LVT, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=693.333um, saturatedSlew=0.084ns, speed=5900.707um per ns, cellArea=11.838um^2 per 1000um}
      Inverter  : {lib_cell:CLKINVX20LVT, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=560.702um, saturatedSlew=0.083ns, speed=7481.014um per ns, cellArea=11.589um^2 per 1000um}
      Clock gate: {lib_cell:TLATNTSCAX20LVT, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=717.818um, saturatedSlew=0.086ns, speed=2839.470um per ns, cellArea=20.964um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/constraint_basic:
      Sources:                     pin clk
      Total number of sinks:       4758
      Delay constrained sinks:     4758
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner slow_corner:setup.late:
      Skew target:                 0.076ns
    Primary reporting skew group is skew_group clk/constraint_basic with 4758 clock sinks.
    
    Via Selection for Estimated Routes (rule default):
    
    ------------------------------------------------------------------------
    Layer              Via Cell      Res.     Cap.     RC       Top of Stack
    Range                            (Ohm)    (fF)     (fs)     Only
    ------------------------------------------------------------------------
    Metal1-Metal2      M2_M1_HV      6.600    0.008    0.054    false
    Metal2-Metal3      M3_M2_VH      6.600    0.007    0.046    false
    Metal3-Metal4      M4_M3_HV      6.600    0.007    0.046    false
    Metal4-Metal5      M5_M4_VH      6.600    0.007    0.045    false
    Metal5-Metal6      M6_M5_HV      6.600    0.007    0.046    false
    Metal6-Metal7      M7_M6_VH      6.600    0.007    0.047    false
    Metal7-Metal8      M8_M7_HV      6.600    0.007    0.048    false
    Metal8-Metal9      M9_M8_VH      0.280    0.021    0.006    false
    Metal9-Metal10     M10_M9_HV     0.280    0.094    0.026    false
    Metal10-Metal11    M11_M10_VH    0.060    0.045    0.003    false
    ------------------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:02.0 real=0:00:02.0)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for slow_corner:setup.late...
  Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats PRO initial state:
    cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
    cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
    cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
    sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.379pF, total=1.505pF
    wire lengths     : top=0.000um, trunk=1909.430um, leaf=17784.760um, total=19694.190um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.100ns count=5 avg=0.065ns sd=0.021ns min=0.041ns max=0.084ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=48 avg=0.086ns sd=0.002ns min=0.082ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 46 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: CLKBUFX16LVT: 3 CLKBUFX12LVT: 49 
  Primary reporting skew group PRO initial state:
    skew_group default.clk/constraint_basic: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/constraint_basic: insertion delay [min=0.273, max=0.283, avg=0.278, sd=0.003], skew [0.010 vs 0.076], 100% {0.273, 0.283} (wid=0.010 ws=0.006) (gid=0.275 gs=0.009)
  Clock network insertion delays are now [0.273ns, 0.283ns] average 0.278ns std.dev 0.003ns
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.4 real=0:00:00.4)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 53, tested: 53, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  ---------------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
  ---------------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                  0
  trunk              0            0           0            0                    0                  0
  leaf               0            0           0            0                    0                  0
  ---------------------------------------------------------------------------------------------------------
  Total       -            -           -            -                           0 (100%)           0 (100%)
  ---------------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
    cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
    cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
    sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.379pF, total=1.505pF
    wire lengths     : top=0.000um, trunk=1909.430um, leaf=17784.760um, total=19694.190um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.100ns count=5 avg=0.065ns sd=0.021ns min=0.041ns max=0.084ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=48 avg=0.086ns sd=0.002ns min=0.082ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 46 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: CLKBUFX16LVT: 3 CLKBUFX12LVT: 49 
  Primary reporting skew group PRO after DRV fixing:
    skew_group default.clk/constraint_basic: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk/constraint_basic: insertion delay [min=0.273, max=0.283, avg=0.278, sd=0.003], skew [0.010 vs 0.076], 100% {0.273, 0.283} (wid=0.010 ws=0.006) (gid=0.275 gs=0.009)
  Clock network insertion delays are now [0.273ns, 0.283ns] average 0.278ns std.dev 0.003ns
  Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Set dirty flag on 0 insts, 0 nets
  Clock tree timing engine global stage delay update for slow_corner:setup.late...
  Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
    cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
    cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
    sink capacitance : count=4758, total=1.113pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.379pF, total=1.505pF
    wire lengths     : top=0.000um, trunk=1909.430um, leaf=17784.760um, total=19694.190um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.100ns count=5 avg=0.065ns sd=0.021ns min=0.041ns max=0.084ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=48 avg=0.086ns sd=0.002ns min=0.082ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 46 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: CLKBUFX16LVT: 3 CLKBUFX12LVT: 49 
  Primary reporting skew group PRO final:
    skew_group default.clk/constraint_basic: unconstrained
  Skew group summary PRO final:
    skew_group clk/constraint_basic: insertion delay [min=0.273, max=0.283, avg=0.278, sd=0.003], skew [0.010 vs 0.076], 100% {0.273, 0.283} (wid=0.010 ws=0.006) (gid=0.275 gs=0.009)
  Clock network insertion delays are now [0.273ns, 0.283ns] average 0.278ns std.dev 0.003ns
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:        53 (unrouted=0, trialRouted=0, noStatus=0, routed=53, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15047 (unrouted=5, trialRouted=0, noStatus=0, routed=15042, fixed=0, [crossesIlmBoundary=0, tooFewTerms=5, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:04.3 real=0:00:04.3)
**INFO: Start fixing DRV (Mem = 1634.21M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 53 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     9|    18|    -0.04|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     5.03|     0.00|       0|       0|       0|  59.03|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     5.03|     0.00|       0|       0|       9|  59.04| 0:00:00.0|  1791.9M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     5.03|     0.00|       0|       0|       0|  59.04| 0:00:00.0|  1791.9M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1791.9M) ***

*** Starting refinePlace (0:13:57 mem=1772.9M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1772.9MB
Summary Report:
Instances move: 0 (out of 14974 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1772.9MB
*** Finished refinePlace (0:13:58 mem=1772.9M) ***
Density distribution unevenness ratio = 16.979%
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:10, real = 0:01:12, mem = 1484.8M, totSessionCpu=0:13:58 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:06, Mem = 1718.27M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.10min real=0.10min mem=1718.3M)                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.032  |  6.569  |  5.032  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9404   |  4758   |  8323   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.038%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:11, real = 0:01:13, mem = 1484.8M, totSessionCpu=0:13:59 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:01:12, real = 0:01:13, mem = 1475.6M, totSessionCpu=0:13:59 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=1710.74M, totSessionCpu=0:14:00).
**optDesign ... cpu = 0:01:12, real = 0:01:14, mem = 1475.7M, totSessionCpu=0:14:00 **

Default Rule : ""
Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup"
Worst Slack : 6.569 ns
Total 0 nets layer assigned (0.2).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup"
Worst Slack : 5.032 ns
Total 0 nets layer assigned (0.3).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.032  |  6.569  |  5.032  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9404   |  4758   |  8323   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.038%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:14, real = 0:01:16, mem = 1428.9M, totSessionCpu=0:14:01 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0

globalDetailRoute

#setNanoRouteMode -routeAntennaCellName "ANTENNALVT"
#setNanoRouteMode -routeInsertAntennaDiode true
#setNanoRouteMode -routeTopRoutingLayer 6
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon May 30 23:32:46 2022
#
#NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
#Loading the last recorded routing design signature
#Summary of the placement changes since last routing:
#  Number of instances resized = 9
#  Total number of placement changes (moved instances are counted twice) = 9
#Start routing data preparation on Mon May 30 23:32:47 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 15098 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1416.98 (MB), peak = 1543.57 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 268.50000 78.94000 ) on Metal1 for NET n7904. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 267.70000 53.68000 ) on Metal1 for NET n7558. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 81.90000 72.10000 ) on Metal1 for NET n10450. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 243.10000 102.88000 ) on Metal1 for NET n8069. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 81.70000 71.96500 ) on Metal1 for NET n10451. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 310.10000 245.20000 ) on Metal1 for NET n9550. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 230.70000 132.47500 ) on Metal1 for NET n8121. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 268.11000 78.93000 ) on Metal1 for NET n7906. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 230.90000 132.34000 ) on Metal1 for NET n8120. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 237.70000 142.73500 ) on Metal1 for NET n8669. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 257.91000 217.85000 ) on Metal1 for NET n8521. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 267.55500 53.42000 ) on Metal1 for NET n7562. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 309.95500 244.94000 ) on Metal1 for NET n9564. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 77.30000 129.05500 ) on Metal1 for NET n10459. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 268.30000 78.80500 ) on Metal1 for NET n7905. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 258.15500 217.58000 ) on Metal1 for NET n8523. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 230.75500 132.08000 ) on Metal1 for NET n8129. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 267.50000 53.81500 ) on Metal1 for NET n7559. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 309.90000 245.33500 ) on Metal1 for NET n9551. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 257.58500 217.71500 ) on Metal1 for NET n8522. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#45 routed nets are extracted.
#    35 (0.23%) extracted nets are partially routed.
#15050 routed net(s) are imported.
#5 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 15100.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Mon May 30 23:32:49 2022
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.04 (MB)
#Total memory = 1416.98 (MB)
#Peak memory = 1543.57 (MB)
#
#
#Start global routing on Mon May 30 23:32:49 2022
#
#Number of eco nets is 35
#
#Start global routing data preparation on Mon May 30 23:32:49 2022
#
#Start routing resource analysis on Mon May 30 23:32:49 2022
#
#Routing resource analysis is done on Mon May 30 23:32:50 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H        1760           0       13923    53.54%
#  Metal2         V        1698           0       13923     0.00%
#  Metal3         H        1760           0       13923     0.00%
#  Metal4         V        1698           0       13923     0.00%
#  Metal5         H        1760           0       13923     0.00%
#  Metal6         V        1698           0       13923     0.00%
#  --------------------------------------------------------------
#  Total                  10374       0.00%       83538     8.92%
#
#  53 nets (0.35%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon May 30 23:32:50 2022
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1418.09 (MB), peak = 1543.57 (MB)
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1418.09 (MB), peak = 1543.57 (MB)
#
#start global routing iteration 1...
#Initial_route: 0.00110
#Reroute: 0.00136
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1421.02 (MB), peak = 1543.57 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1421.02 (MB), peak = 1543.57 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 5 (skipped).
#Total number of routable nets = 15095.
#Total number of nets in the design = 15100.
#
#35 routable nets have only global wires.
#15060 routable nets have only detail routed wires.
#53 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              35  
#-----------------------------
#        Total              35  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 53           15042  
#------------------------------------------------
#        Total                 53           15042  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        0(0.00%)   (0.00%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 53
#Total wire length = 306765 um.
#Total half perimeter of net bounding box = 235837 um.
#Total wire length on LAYER Metal1 = 8320 um.
#Total wire length on LAYER Metal2 = 92891 um.
#Total wire length on LAYER Metal3 = 119634 um.
#Total wire length on LAYER Metal4 = 61251 um.
#Total wire length on LAYER Metal5 = 24060 um.
#Total wire length on LAYER Metal6 = 608 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 131032
#Up-Via Summary (total 131032):
#           
#-----------------------
# Metal1          65238
# Metal2          51785
# Metal3          12530
# Metal4           1452
# Metal5             27
#-----------------------
#                131032 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 4.29 (MB)
#Total memory = 1421.28 (MB)
#Peak memory = 1543.57 (MB)
#
#Finished global routing on Mon May 30 23:32:51 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1417.11 (MB), peak = 1543.57 (MB)
#Start Track Assignment.
#Done with 1 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 53
#Total wire length = 306772 um.
#Total half perimeter of net bounding box = 235837 um.
#Total wire length on LAYER Metal1 = 8320 um.
#Total wire length on LAYER Metal2 = 92895 um.
#Total wire length on LAYER Metal3 = 119637 um.
#Total wire length on LAYER Metal4 = 61251 um.
#Total wire length on LAYER Metal5 = 24060 um.
#Total wire length on LAYER Metal6 = 608 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 131032
#Up-Via Summary (total 131032):
#           
#-----------------------
# Metal1          65238
# Metal2          51785
# Metal3          12530
# Metal4           1452
# Metal5             27
#-----------------------
#                131032 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1467.22 (MB), peak = 1543.57 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:06
#Increased memory = 54.28 (MB)
#Total memory = 1467.22 (MB)
#Peak memory = 1543.57 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 2.4% of the total area was rechecked for DRC, and 2.4% required routing.
#   number of violations = 0
#9 out of 15026 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1467.28 (MB), peak = 1543.57 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 53
#Total wire length = 306766 um.
#Total half perimeter of net bounding box = 235837 um.
#Total wire length on LAYER Metal1 = 8321 um.
#Total wire length on LAYER Metal2 = 92883 um.
#Total wire length on LAYER Metal3 = 119638 um.
#Total wire length on LAYER Metal4 = 61255 um.
#Total wire length on LAYER Metal5 = 24060 um.
#Total wire length on LAYER Metal6 = 608 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 131047
#Up-Via Summary (total 131047):
#           
#-----------------------
# Metal1          65243
# Metal2          51793
# Metal3          12532
# Metal4           1452
# Metal5             27
#-----------------------
#                131047 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = -41.39 (MB)
#Total memory = 1425.82 (MB)
#Peak memory = 1543.57 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1427.11 (MB), peak = 1543.57 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 53
#Total wire length = 306766 um.
#Total half perimeter of net bounding box = 235837 um.
#Total wire length on LAYER Metal1 = 8321 um.
#Total wire length on LAYER Metal2 = 92883 um.
#Total wire length on LAYER Metal3 = 119638 um.
#Total wire length on LAYER Metal4 = 61255 um.
#Total wire length on LAYER Metal5 = 24060 um.
#Total wire length on LAYER Metal6 = 608 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 131047
#Up-Via Summary (total 131047):
#           
#-----------------------
# Metal1          65243
# Metal2          51793
# Metal3          12532
# Metal4           1452
# Metal5             27
#-----------------------
#                131047 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 53
#Total wire length = 306766 um.
#Total half perimeter of net bounding box = 235837 um.
#Total wire length on LAYER Metal1 = 8321 um.
#Total wire length on LAYER Metal2 = 92883 um.
#Total wire length on LAYER Metal3 = 119638 um.
#Total wire length on LAYER Metal4 = 61255 um.
#Total wire length on LAYER Metal5 = 24060 um.
#Total wire length on LAYER Metal6 = 608 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 131047
#Up-Via Summary (total 131047):
#           
#-----------------------
# Metal1          65243
# Metal2          51793
# Metal3          12532
# Metal4           1452
# Metal5             27
#-----------------------
#                131047 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon May 30 23:33:00 2022
#
#
#Start Post Route Wire Spread.
#Done with 476 horizontal wires in 2 hboxes and 549 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 53
#Total wire length = 307025 um.
#Total half perimeter of net bounding box = 235837 um.
#Total wire length on LAYER Metal1 = 8324 um.
#Total wire length on LAYER Metal2 = 92924 um.
#Total wire length on LAYER Metal3 = 119777 um.
#Total wire length on LAYER Metal4 = 61330 um.
#Total wire length on LAYER Metal5 = 24062 um.
#Total wire length on LAYER Metal6 = 608 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 131047
#Up-Via Summary (total 131047):
#           
#-----------------------
# Metal1          65243
# Metal2          51793
# Metal3          12532
# Metal4           1452
# Metal5             27
#-----------------------
#                131047 
#
#   number of violations = 0
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1471.35 (MB), peak = 1543.57 (MB)
#CELL_VIEW microcontroller_interface_8_8,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 53
#Total wire length = 307025 um.
#Total half perimeter of net bounding box = 235837 um.
#Total wire length on LAYER Metal1 = 8324 um.
#Total wire length on LAYER Metal2 = 92924 um.
#Total wire length on LAYER Metal3 = 119777 um.
#Total wire length on LAYER Metal4 = 61330 um.
#Total wire length on LAYER Metal5 = 24062 um.
#Total wire length on LAYER Metal6 = 608 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 131047
#Up-Via Summary (total 131047):
#           
#-----------------------
# Metal1          65243
# Metal2          51793
# Metal3          12532
# Metal4           1452
# Metal5             27
#-----------------------
#                131047 
#
#detailRoute Statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = -40.86 (MB)
#Total memory = 1426.36 (MB)
#Peak memory = 1543.57 (MB)
#Updating routing design signature
#Created 488 library cell signatures
#Created 15100 NETS and 0 SPECIALNETS signatures
#Created 15026 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1426.36 (MB), peak = 1543.57 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1426.36 (MB), peak = 1543.57 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:20
#Elapsed time = 00:00:20
#Increased memory = -40.23 (MB)
#Total memory = 1388.71 (MB)
#Peak memory = 1543.57 (MB)
#Number of warnings = 21
#Total number of warnings = 45
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May 30 23:33:06 2022
#
**optDesign ... cpu = 0:01:34, real = 0:01:36, mem = 1369.2M, totSessionCpu=0:14:21 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
Extraction called for design 'microcontroller_interface_8_8' of instances=15026 and nets=15100 using extraction engine 'postRoute' at effort level 'high' .
Integrated QRC (IQuantus) Extraction in Multi-Corner mode called for design 'microcontroller_interface_8_8'. Number of corners is 1.
Region and/or Nets changed are small. Going for incremental extraction
IQuantus Extraction invoked in single CPU mode. Commands setDistributeHost/setMultiCpuUsage can be used to activate multiCPU extraction.

IQuantus Extraction engine initialization using 1 tech files:
	../techlibs/qrcTechFile at temperature 25C . 

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

INFO (EXTIQRC-101) : 
  Integrated QRC - 64-bit Parasitic Extractor - Version 18.1.1-s118
---------------------------------------------------------------------
             Copyright 2018 Cadence Design Systems, Inc.


INFO (EXTIQRC-103) : Starting at 2022-May-30 23:33:07 (2022-May-30 20:33:07 GMT).

INFO (EXTIQRC-104) : Starting extraction session...

INFO (EXTIQRC-159) : Loading technology data from file:
  ../techlibs/qrcTechFile

INFO (EXTIQRC-289) : Loading RCgen extraction models from file:
  ../techlibs/qrcTechFile

INFO (EXTIQRC-345) : Checking Command/Tech/License Files. 

INFO (EXTIQRC-105) : Starting design extraction....
No layermap file specified. Automatically mapping tech and lef layers. Log file is 'extLogDir/IQuantus_30-May-2022_23:31:31_16162_p8XN8n/extr.microcontroller_interface_8_8.layermap.log'.
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
IQuantus Extraction engine initialized successfully.

Dumping IQuantus extraction options in file 'extLogDir/IQuantus_30-May-2022_23:31:31_16162_p8XN8n/extr.microcontroller_interface_8_8.extraction_options.log'.
Initialization for IQuantus Incremental Extraction DONE (CPU Time: 0:00:03.1  Real Time: 0:00:03.0  MEM: 1660.113M)

Geometry processing of Gray and Metal fill STARTED.................... DONE (CPU Time: 0:00:01.3  Real Time: 0:00:02.0  MEM: 1660.176M)
Geometry processing of nets STARTED.................... DONE (NETS: 15095  Geometries: 363601  CPU Time: 0:00:02.7  Real Time: 0:00:03.0  MEM: 1660.246M)

Extraction of Geometries STARTED.
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

INFO (EXTIQRC-282) : Checking Command/Tech Files. 

INFO (EXTIQRC-277) : Manufacturing Data Information :- 
  DEF/GDS file 
    does     contain MetalFill data. 
  Techfile  
    does NOT contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 

INFO (EXTIQRC-287) : Capacitance Models Information :- 
 ICECAPS models are not available. 
 RCgen   models are     available. 
 This IQRC session uses RCgen models. 
Your final RCs may vary depending on which models you use. 
Please check Quantus QRC Manual for more information.

INFO (EXTIQRC-286) : RCs effects computed for this session include :- 
 MetalFill        : floating 
 WEE Effects      : n/a 
 Erosion Effects  : n/a t=f( density ) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects     : n/a 
Some effects indicate n/a because of non-availability of relevantinput data
(or) requested to be off (and/or) usage of older Icecaps models.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    7%

INFO (EXTHPY-104) :    13%

INFO (EXTHPY-104) :    20%

INFO (EXTHPY-104) :    27%

INFO (EXTHPY-104) :    33%

INFO (EXTHPY-104) :    40%

INFO (EXTHPY-104) :    47%

INFO (EXTHPY-104) :    53%

INFO (EXTHPY-104) :    60%

INFO (EXTHPY-104) :    67%

INFO (EXTHPY-104) :    73%

INFO (EXTHPY-104) :    80%

INFO (EXTHPY-104) :    87%

INFO (EXTHPY-104) :    93%

INFO (EXTHPY-104) :    100%
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Extraction of Geometries DONE (NETS: 15095  CPU Time: 0:00:30.5  Real Time: 0:00:30.0  MEM: 1794.469M)

Parasitic Stitching STARTED
....................
Number of nets added/deleted/changed/impacted is 0/0/819/7987 respectively. Log file is 'extLogDir/IQuantus_30-May-2022_23:31:31_16162_p8XN8n/extr.microcontroller_interface_8_8.1.modifiedParasiticNets.log.gz'.
Number of Extracted Resistors     : 282189
Number of Extracted Ground Caps   : 297801
Number of Extracted Coupling Caps : 28210
Parasitic Stitching DONE (Nets: 15095  CPU Time: 0:00:02.4  Real Time: 0:00:03.0  MEM: 1795.215M)

IQuantus Extraction engine is being closed... 
+----------------------------------------------------------------------------------------+
|                                Incremental Extraction Statistics                       |
+--+----------------------+----------------------+---------------------------------------+
|S.|         Nets         | Nets with Parasitic  |          Extraction CpuTime           |
|No| Total   Added Deleted| Total   New-RC New-C |Extraction RC-Network Others    Total  |
+--+--------+------+------+--------+------+------+---------+---------+---------+---------+
| 0|   15095|     0|     0|   15095|     0|     0|0:00:30.1|0:00:01.2|0:00:08.7|0:00:40.1|
| 1|   15095|     0|     0|   15095|   819|  7987|0:00:30.5|0:00:02.4|0:00:07.8|0:00:40.6|
+--+--------+------+------+--------+------+------+---------+---------+---------+---------+
IQuantus Incremental Extraction DONE (CPU Time: 0:00:41.0  Real Time: 0:00:42.0  MEM: 1795.211M)
**optDesign ... cpu = 0:02:15, real = 0:02:18, mem = 1434.6M, totSessionCpu=0:15:02 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: microcontroller_interface_8_8
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1710.34)
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 19810
AAE_INFO-618: Total number of nets in the design is 15100,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1776.44 CPU=0:00:06.7 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1776.44 CPU=0:00:07.4 REAL=0:00:08.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1776.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1776.4M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1739.84)
Glitch Analysis: View setup_view -- Total Number of Nets Skipped = 76. 
Glitch Analysis: View setup_view -- Total Number of Nets Analyzed = 19810. 
Total number of fetched objects 19810
AAE_INFO-618: Total number of nets in the design is 15100,  31.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1745.99 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1745.99 CPU=0:00:00.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:11.9 real=0:00:12.0 totSessionCpu=0:15:14 mem=1746.0M)

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.033  |  6.570  |  5.033  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9404   |  4758   |  8323   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.038%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:28, real = 0:02:30, mem = 1480.7M, totSessionCpu=0:15:15 **
**optDesign ... cpu = 0:02:28, real = 0:02:30, mem = 1480.7M, totSessionCpu=0:15:15 **
Executing marking Critical Nets1
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:02:28, real = 0:02:30, mem = 1480.7M, totSessionCpu=0:15:15 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=1708.84M, totSessionCpu=0:15:16).
**optDesign ... cpu = 0:02:28, real = 0:02:31, mem = 1480.7M, totSessionCpu=0:15:16 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:29, real = 0:02:32, mem = 1480.7M, totSessionCpu=0:15:16 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.033  |  6.570  |  5.033  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9404   |  4758   |  8323   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.038%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:30, real = 0:02:34, mem = 1480.7M, totSessionCpu=0:15:18 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postRoute -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1483.4M, totSessionCpu=0:15:19 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Created 488 library cell signatures
#Created 15100 NETS and 0 SPECIALNETS signatures
#Created 15026 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1483.45 (MB), peak = 1567.96 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1483.45 (MB), peak = 1567.96 (MB)
Begin checking placement ... (start mem=1724.8M, init mem=1724.8M)
*info: Placed = 15026          (Fixed = 52)
*info: Unplaced = 0           
Placement Density:59.04%(55635/94236)
Placement Density (including fixed std cells):59.04%(55635/94236)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1724.8M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'microcontroller_interface_8_8' of instances=15026 and nets=15100 using extraction engine 'postRoute' at effort level 'high' .
Integrated QRC (IQuantus) Extraction in Multi-Corner mode called for design 'microcontroller_interface_8_8'. Number of corners is 1.
No changed net or region found. No need to perform incremental extraction.
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:15:22 mem=1748.1M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: microcontroller_interface_8_8
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for fast_libs libraries using the default operating condition of each library.
Total number of fetched objects 19810
AAE_INFO-618: Total number of nets in the design is 15100,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:06.6 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:07.2 REAL=0:00:07.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View hold_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View hold_view -- Total Number of Nets Analyzed = 160. 
Total number of fetched objects 19810
AAE_INFO-618: Total number of nets in the design is 15100,  66.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:02.4 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:02.5 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:12.3 real=0:00:12.0 totSessionCpu=0:00:31.5 mem=0.0M)

Active hold views:
 hold_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:13.6 real=0:00:13.0 totSessionCpu=0:00:31.6 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_16162_vspace.ecdl.hut.fi_xzhong_eQAjvD/coe_eosdata_4m2874/hold_view.twf, for view: hold_view 
	 Dumping view 1 hold_view 
Done building hold timer [65562 node(s), 87038 edge(s), 1 view(s)] (fixHold) cpu=0:00:15.9 real=0:00:16.0 totSessionCpu=0:00:33.9 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:15.9/0:00:16.0 (1.0), mem = 0.0M

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:17.4 real=0:00:18.0 totSessionCpu=0:15:39 mem=1748.1M ***
Setting latch borrow mode to budget during optimization.
Restoring Auto Hold Views:  hold_view
Restoring Active Hold Views:  hold_view 
Restoring Hold Target Slack: 0
Loading timing data from /tmp/innovus_temp_16162_vspace.ecdl.hut.fi_xzhong_eQAjvD/coe_eosdata_4m2874/hold_view.twf 
	 Loading view 1 hold_view 

*Info: minBufDelay = 44.2 ps, libStdDelay = 23.9 ps, minBufSize = 6840000 (5.0)
*Info: worst delay setup view: setup_view

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_view
Hold  views included:
 hold_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.033  |  6.570  |  5.033  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9404   |  4758   |  8323   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.062  | -0.062  | -0.045  |
|           TNS (ns):|-194.881 |-194.790 | -0.092  |
|    Violating Paths:|  4756   |  4743   |   13    |
|          All Paths:|  9404   |  4758   |  8323   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.038%
------------------------------------------------------------
**optDesign ... cpu = 0:00:23, real = 0:00:25, mem = 1488.4M, totSessionCpu=0:15:42 **
*info: Run optDesign holdfix with 1 thread.
Info: 53 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:21.5 real=0:00:22.0 totSessionCpu=0:15:43 mem=1819.8M density=59.038% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.062|  -194.88|    4756|          0|       0(     0)|    59.04%|   0:00:00.0|  1830.8M|
|   1|  -0.062|  -194.88|    4756|          0|       0(     0)|    59.04%|   0:00:01.0|  1849.9M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.062|  -194.88|    4756|          0|       0(     0)|    59.04%|   0:00:00.0|  1849.9M|
|   1|  -0.053|   -33.98|    1236|       3948|       5(     0)|    75.30%|     0:01:18|  1955.6M|
|   2|  -0.051|   -22.98|     622|        599|      53(     0)|    76.89%|   0:00:16.0|  1937.9M|
|   3|  -0.049|   -18.31|     557|        277|       3(     0)|    77.51%|   0:00:08.0|  1935.6M|
|   4|  -0.047|    -6.87|     392|        463|       0(     0)|    78.50%|   0:00:07.0|  1935.6M|
|   5|  -0.047|    -2.79|     133|        259|      12(     0)|    79.00%|   0:00:04.0|  1935.6M|
|   6|  -0.047|    -1.95|     107|         33|       2(     0)|    79.06%|   0:00:02.0|  1935.6M|
|   7|  -0.047|    -1.88|      99|          8|       1(     0)|    79.08%|   0:00:01.0|  1935.6M|
|   8|  -0.047|    -1.86|      96|          3|       0(     0)|    79.08%|   0:00:00.0|  1935.6M|
|   9|  -0.047|    -1.86|      96|          0|       0(     0)|    79.08%|   0:00:01.0|  1935.6M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 5590 cells added for Phase I
*info:    Total 76 instances resized for Phase I

Phase II ......
Executing transform: AddBuffer
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.047|    -1.86|      96|          0|       0(     0)|    79.08%|   0:00:00.0|  1945.6M|
|   1|  -0.047|    -1.79|      93|          5|       0(     0)|    79.09%|   0:00:03.0|  1935.6M|
|   2|  -0.047|    -1.79|      92|          1|       0(     0)|    79.10%|   0:00:00.0|  1935.6M|
|   3|  -0.047|    -1.79|      92|          0|       0(     0)|    79.10%|   0:00:00.0|  1935.6M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 6 cells added for Phase II


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 276 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:    59 net(s): Could not be fixed because of no legal loc.
*info:    85 net(s): Could not be fixed because of DRV degradation.
*info:   115 net(s): Could not be fixed because of routing congestion.

Resizing failure reasons
------------------------------------------------
*info:   181 net(s): Could not be fixed because of hold slack degradation.
*info:    93 net(s): Could not be fixed because all the cells are filtered.


*** Finished Core Fixing (fixHold) cpu=0:02:24 real=0:02:25 totSessionCpu=0:17:45 mem=1945.6M density=79.096% ***

*info:
*info: Added a total of 5596 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:         1044 cells of type 'CLKBUFX2LVT' used
*info:           89 cells of type 'CLKBUFX3LVT' used
*info:          256 cells of type 'CLKBUFX4LVT' used
*info:           26 cells of type 'CLKBUFX6LVT' used
*info:          515 cells of type 'DLY1X1LVT' used
*info:           25 cells of type 'CLKBUFX8LVT' used
*info:         3306 cells of type 'DLY1X4LVT' used
*info:            8 cells of type 'CLKBUFX12LVT' used
*info:          284 cells of type 'DLY2X1LVT' used
*info:            3 cells of type 'CLKBUFX16LVT' used
*info:           29 cells of type 'DLY2X4LVT' used
*info:            2 cells of type 'BUFX20LVT' used
*info:            4 cells of type 'DLY3X1LVT' used
*info:            1 cell  of type 'DLY3X4LVT' used
*info:            3 cells of type 'DLY4X1LVT' used
*info:            1 cell  of type 'DLY4X4LVT' used
*info:
*info: Total 76 instances resized
*info:       in which 0 FF resizing
*info:

*** Finish Post Route Hold Fixing (cpu=0:02:24 real=0:02:25 totSessionCpu=0:17:45 mem=1945.6M density=79.096%) ***
**INFO: total 14841 insts, 0 nets marked don't touch
**INFO: total 14841 insts, 0 nets marked don't touch DB property
**INFO: total 14841 insts, 0 nets unmarked don't touch

*** Starting refinePlace (0:17:45 mem=1926.6M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1926.6MB
Summary Report:
Instances move: 0 (out of 20570 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1926.6MB
*** Finished refinePlace (0:17:46 mem=1926.6M) ***
Density distribution unevenness ratio = 8.666%

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.727  |  6.470  |  4.727  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9404   |  4758   |  8323   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (5)       |   -0.003   |      1 (5)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.096%
------------------------------------------------------------
**optDesign ... cpu = 0:02:28, real = 0:02:30, mem = 1588.9M, totSessionCpu=0:17:47 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 10313
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 10313

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeAntennaCellName "ANTENNALVT"
#setNanoRouteMode -routeInsertAntennaDiode true
#setNanoRouteMode -routeTopRoutingLayer 6
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon May 30 23:36:35 2022
#
#NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
#Loading the last recorded routing design signature
#Created 5596 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 5600
#  Number of instances deleted (including moved) = 4
#  Number of instances resized = 2
#  Total number of placement changes (moved instances are counted twice) = 5606
#Start routing data preparation on Mon May 30 23:36:37 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 20694 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1569.85 (MB), peak = 1684.98 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN S0 at ( 162.04000 62.23500 ) on Metal1 for NET FE_OFN29_n1517. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 168.34500 101.36500 ) on Metal1 for NET addr[6]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 186.10000 46.59500 ) on Metal1 for NET opInstruction[2]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 196.70000 53.43500 ) on Metal1 for NET opInstruction[1]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 198.99500 21.01500 ) on Metal1 for NET opInstruction[0]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 145.90000 79.18500 ) on Metal1 for NET instruction_out[12]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 189.81000 82.48000 ) on Metal1 for NET instruction_out[10]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S0 at ( 171.35000 84.07500 ) on Metal1 for NET FE_OFN1645_n11684. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S0 at ( 189.95000 66.97500 ) on Metal1 for NET n11689. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S0 at ( 194.75000 65.64500 ) on Metal1 for NET n11689. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 179.30000 87.57000 ) on Metal1 for NET addr[2]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 179.70000 53.43500 ) on Metal1 for NET opInstruction[4]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 190.10000 58.66500 ) on Metal1 for NET op_wr. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 200.81000 82.48000 ) on Metal1 for NET instruction_out[11]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 178.50000 63.69500 ) on Metal1 for NET instruction_out[7]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 240.90000 34.64000 ) on Metal1 for NET FE_PHN5696_PC_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 204.33500 162.87000 ) on Metal1 for NET FE_PHN5696_PC_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 244.90000 176.55500 ) on Metal1 for NET PC[2]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 229.41000 36.46000 ) on Metal1 for NET FE_PHN5713_PC_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 212.13500 156.03000 ) on Metal1 for NET FE_PHN5713_PC_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET DUT2_instruction_array[546]. NanoRoute will correct the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET DUT2_instruction_array[2065]. NanoRoute will correct the dangling wires/vias that are not of FIXED status.
#
#Connectivity extraction summary:
#6023 routed nets are extracted.
#    6021 (29.09%) extracted nets are partially routed.
#10367 routed net(s) are imported.
#4301 (20.78%) nets are without wires.
#5 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 20696.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Mon May 30 23:36:40 2022
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 5.78 (MB)
#Total memory = 1571.20 (MB)
#Peak memory = 1684.98 (MB)
#
#
#Start global routing on Mon May 30 23:36:40 2022
#
#Number of eco nets is 6021
#
#Start global routing data preparation on Mon May 30 23:36:40 2022
#
#Start routing resource analysis on Mon May 30 23:36:40 2022
#
#Routing resource analysis is done on Mon May 30 23:36:41 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H        1760           0       13923    74.52%
#  Metal2         V        1698           0       13923     0.00%
#  Metal3         H        1760           0       13923     0.00%
#  Metal4         V        1698           0       13923     0.00%
#  Metal5         H        1760           0       13923     0.00%
#  Metal6         V        1698           0       13923     0.00%
#  --------------------------------------------------------------
#  Total                  10374       0.00%       83538    12.42%
#
#  53 nets (0.26%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon May 30 23:36:41 2022
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1573.92 (MB), peak = 1684.98 (MB)
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1573.92 (MB), peak = 1684.98 (MB)
#
#start global routing iteration 1...
#Initial_route: 1.48412
#Reroute: 1.43861
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1622.56 (MB), peak = 1684.98 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1622.75 (MB), peak = 1684.98 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 5 (skipped).
#Total number of routable nets = 20691.
#Total number of nets in the design = 20696.
#
#10322 routable nets have only global wires.
#10369 routable nets have only detail routed wires.
#53 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           10322  
#-----------------------------
#        Total           10322  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 53           20638  
#------------------------------------------------
#        Total                 53           20638  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#  Metal1       22(0.42%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.42%)
#  Metal2      138(0.99%)     37(0.27%)      5(0.04%)      1(0.01%)   (1.30%)
#  Metal3        1(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#  Metal4        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal5        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    161(0.21%)     37(0.05%)      5(0.01%)      1(0.00%)   (0.27%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#  Overflow after GR: 0.03% H + 0.24% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 53
#Total wire length = 625057 um.
#Total half perimeter of net bounding box = 558241 um.
#Total wire length on LAYER Metal1 = 8986 um.
#Total wire length on LAYER Metal2 = 133691 um.
#Total wire length on LAYER Metal3 = 205575 um.
#Total wire length on LAYER Metal4 = 136815 um.
#Total wire length on LAYER Metal5 = 117574 um.
#Total wire length on LAYER Metal6 = 22416 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 169474
#Up-Via Summary (total 169474):
#           
#-----------------------
# Metal1          76681
# Metal2          63947
# Metal3          20877
# Metal4           6862
# Metal5           1107
#-----------------------
#                169474 
#
#Max overcon = 4 tracks.
#Total overcon = 0.27%.
#Worst layer Gcell overcon rate = 0.01%.
#
#Global routing statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 51.89 (MB)
#Total memory = 1623.10 (MB)
#Peak memory = 1684.98 (MB)
#
#Finished global routing on Mon May 30 23:36:46 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1611.74 (MB), peak = 1684.98 (MB)
#Start Track Assignment.
#Done with 11312 horizontal wires in 1 hboxes and 11845 vertical wires in 1 hboxes.
#Done with 1639 horizontal wires in 1 hboxes and 1816 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 53
#Total wire length = 639573 um.
#Total half perimeter of net bounding box = 558241 um.
#Total wire length on LAYER Metal1 = 11681 um.
#Total wire length on LAYER Metal2 = 138171 um.
#Total wire length on LAYER Metal3 = 212223 um.
#Total wire length on LAYER Metal4 = 136830 um.
#Total wire length on LAYER Metal5 = 118143 um.
#Total wire length on LAYER Metal6 = 22524 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 169474
#Up-Via Summary (total 169474):
#           
#-----------------------
# Metal1          76681
# Metal2          63947
# Metal3          20877
# Metal4           6862
# Metal5           1107
#-----------------------
#                169474 
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1666.55 (MB), peak = 1684.98 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:17
#Elapsed time = 00:00:18
#Increased memory = 101.30 (MB)
#Total memory = 1666.55 (MB)
#Peak memory = 1684.98 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.8% of the total area was rechecked for DRC, and 90.3% required routing.
#   number of violations = 538
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short      Mar   Totals
#	Metal1        0        1       16        0       17
#	Metal2       25        0      492        4      521
#	Totals       25        1      508        4      538
#5602 out of 20622 instances (27.2%) need to be verified(marked ipoed), dirty area = 17.8%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 538
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short      Mar   Totals
#	Metal1        0        1       16        0       17
#	Metal2       25        0      492        4      521
#	Totals       25        1      508        4      538
#cpu time = 00:01:45, elapsed time = 00:01:45, memory = 1658.90 (MB), peak = 1684.98 (MB)
#start 1st optimization iteration ...
#   number of violations = 5
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        1        0        1
#	Metal2        1        2        3
#	Metal3        0        1        1
#	Totals        2        3        5
#cpu time = 00:00:25, elapsed time = 00:00:25, memory = 1639.13 (MB), peak = 1684.98 (MB)
#start 2nd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1639.28 (MB), peak = 1684.98 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 53
#Total wire length = 626574 um.
#Total half perimeter of net bounding box = 558241 um.
#Total wire length on LAYER Metal1 = 5261 um.
#Total wire length on LAYER Metal2 = 127555 um.
#Total wire length on LAYER Metal3 = 201501 um.
#Total wire length on LAYER Metal4 = 142871 um.
#Total wire length on LAYER Metal5 = 125864 um.
#Total wire length on LAYER Metal6 = 23522 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 185985
#Up-Via Summary (total 185985):
#           
#-----------------------
# Metal1          77007
# Metal2          72783
# Metal3          26110
# Metal4           8729
# Metal5           1356
#-----------------------
#                185985 
#
#Total number of DRC violations = 0
#Cpu time = 00:02:13
#Elapsed time = 00:02:13
#Increased memory = -53.78 (MB)
#Total memory = 1612.77 (MB)
#Peak memory = 1684.98 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1614.06 (MB), peak = 1684.98 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 53
#Total wire length = 626574 um.
#Total half perimeter of net bounding box = 558241 um.
#Total wire length on LAYER Metal1 = 5261 um.
#Total wire length on LAYER Metal2 = 127555 um.
#Total wire length on LAYER Metal3 = 201501 um.
#Total wire length on LAYER Metal4 = 142871 um.
#Total wire length on LAYER Metal5 = 125864 um.
#Total wire length on LAYER Metal6 = 23522 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 185985
#Up-Via Summary (total 185985):
#           
#-----------------------
# Metal1          77007
# Metal2          72783
# Metal3          26110
# Metal4           8729
# Metal5           1356
#-----------------------
#                185985 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 53
#Total wire length = 626574 um.
#Total half perimeter of net bounding box = 558241 um.
#Total wire length on LAYER Metal1 = 5261 um.
#Total wire length on LAYER Metal2 = 127555 um.
#Total wire length on LAYER Metal3 = 201501 um.
#Total wire length on LAYER Metal4 = 142871 um.
#Total wire length on LAYER Metal5 = 125864 um.
#Total wire length on LAYER Metal6 = 23522 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 185985
#Up-Via Summary (total 185985):
#           
#-----------------------
# Metal1          77007
# Metal2          72783
# Metal3          26110
# Metal4           8729
# Metal5           1356
#-----------------------
#                185985 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:02:18
#Elapsed time = 00:02:18
#Increased memory = -52.17 (MB)
#Total memory = 1614.38 (MB)
#Peak memory = 1684.98 (MB)
#Updating routing design signature
#Created 488 library cell signatures
#Created 20696 NETS and 0 SPECIALNETS signatures
#Created 20622 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1614.55 (MB), peak = 1684.98 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1614.55 (MB), peak = 1684.98 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:02:38
#Elapsed time = 00:02:38
#Increased memory = -18.62 (MB)
#Total memory = 1570.32 (MB)
#Peak memory = 1684.98 (MB)
#Number of warnings = 23
#Total number of warnings = 68
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May 30 23:39:13 2022
#
**optDesign ... cpu = 0:05:06, real = 0:05:08, mem = 1550.7M, totSessionCpu=0:20:25 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
Extraction called for design 'microcontroller_interface_8_8' of instances=20622 and nets=20696 using extraction engine 'postRoute' at effort level 'high' .
Integrated QRC (IQuantus) Extraction in Multi-Corner mode called for design 'microcontroller_interface_8_8'. Number of corners is 1.
Nets changed is large. Going for full-chip extraction
IQuantus Extraction invoked in single CPU mode. Commands setDistributeHost/setMultiCpuUsage can be used to activate multiCPU extraction.

IQuantus Extraction engine initialization using 1 tech files:
	../techlibs/qrcTechFile at temperature 25C . 

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

INFO (EXTIQRC-101) : 
  Integrated QRC - 64-bit Parasitic Extractor - Version 18.1.1-s118
---------------------------------------------------------------------
             Copyright 2018 Cadence Design Systems, Inc.


INFO (EXTIQRC-103) : Starting at 2022-May-30 23:39:17 (2022-May-30 20:39:17 GMT).

INFO (EXTIQRC-104) : Starting extraction session...

INFO (EXTIQRC-159) : Loading technology data from file:
  ../techlibs/qrcTechFile

INFO (EXTIQRC-289) : Loading RCgen extraction models from file:
  ../techlibs/qrcTechFile

INFO (EXTIQRC-345) : Checking Command/Tech/License Files. 

INFO (EXTIQRC-105) : Starting design extraction....
No layermap file specified. Automatically mapping tech and lef layers. Log file is 'extLogDir/IQuantus_30-May-2022_23:39:14_16162_ywBQyS/extr.microcontroller_interface_8_8.layermap.log'.
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
IQuantus Extraction engine initialized successfully.

Dumping IQuantus extraction options in file 'extLogDir/IQuantus_30-May-2022_23:39:14_16162_ywBQyS/extr.microcontroller_interface_8_8.extraction_options.log'.
Initialization for IQuantus Fullchip Extraction DONE (CPU Time: 0:00:04.5  Real Time: 0:00:05.0  MEM: 1852.918M)

Geometry processing of Gray and Metal fill STARTED.................... DONE (CPU Time: 0:00:02.5  Real Time: 0:00:03.0  MEM: 1852.980M)
Geometry processing of nets STARTED.................... DONE (NETS: 20691  Geometries: 465180  CPU Time: 0:00:03.4  Real Time: 0:00:04.0  MEM: 1853.051M)

Extraction of Geometries STARTED.
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

INFO (EXTIQRC-282) : Checking Command/Tech Files. 

INFO (EXTIQRC-277) : Manufacturing Data Information :- 
  DEF/GDS file 
    does     contain MetalFill data. 
  Techfile  
    does NOT contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 

INFO (EXTIQRC-287) : Capacitance Models Information :- 
 ICECAPS models are not available. 
 RCgen   models are     available. 
 This IQRC session uses RCgen models. 
Your final RCs may vary depending on which models you use. 
Please check Quantus QRC Manual for more information.

INFO (EXTIQRC-286) : RCs effects computed for this session include :- 
 MetalFill        : floating 
 WEE Effects      : n/a 
 Erosion Effects  : n/a t=f( density ) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects     : n/a 
Some effects indicate n/a because of non-availability of relevantinput data
(or) requested to be off (and/or) usage of older Icecaps models.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    7%

INFO (EXTHPY-104) :    13%

INFO (EXTHPY-104) :    20%

INFO (EXTHPY-104) :    27%

INFO (EXTHPY-104) :    33%

INFO (EXTHPY-104) :    40%

INFO (EXTHPY-104) :    47%

INFO (EXTHPY-104) :    53%

INFO (EXTHPY-104) :    60%

INFO (EXTHPY-104) :    67%

INFO (EXTHPY-104) :    73%

INFO (EXTHPY-104) :    80%

INFO (EXTHPY-104) :    87%

INFO (EXTHPY-104) :    93%

INFO (EXTHPY-104) :    100%
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Extraction of Geometries DONE (NETS: 20691  CPU Time: 0:00:55.1  Real Time: 0:00:55.0  MEM: 1980.719M)

Parasitic Network Creation STARTED
...................
Number of Extracted Resistors     : 349051
Number of Extracted Ground Caps   : 370856
Number of Extracted Coupling Caps : 95200
Parasitic Network Creation DONE (Nets: 20691  CPU Time: 0:00:02.0  Real Time: 0:00:02.0  MEM: 1980.723M)

IQuantus Extraction engine is being closed... 
IQuantus Fullchip Extraction DONE (CPU Time: 0:01:09  Real Time: 0:01:10  MEM: 1980.719M)
**optDesign ... cpu = 0:06:15, real = 0:06:18, mem = 1617.8M, totSessionCpu=0:21:34 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: microcontroller_interface_8_8
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1890.55)
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 25406
AAE_INFO-618: Total number of nets in the design is 20696,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1954.65 CPU=0:00:10.1 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=1954.65 CPU=0:00:10.8 REAL=0:00:11.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1954.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1954.7M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1917.77)
Glitch Analysis: View setup_view -- Total Number of Nets Skipped = 157. 
Glitch Analysis: View setup_view -- Total Number of Nets Analyzed = 25406. 
Total number of fetched objects 25406
AAE_INFO-618: Total number of nets in the design is 20696,  26.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1923.92 CPU=0:00:01.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1923.92 CPU=0:00:01.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:16.4 real=0:00:17.0 totSessionCpu=0:21:50 mem=1923.9M)

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.469  |  6.108  |  4.469  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9404   |  4758   |  8323   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    128 (565)     |   -0.149   |    128 (565)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.096%
------------------------------------------------------------
**optDesign ... cpu = 0:06:32, real = 0:06:36, mem = 1676.7M, totSessionCpu=0:21:51 **
**optDesign ... cpu = 0:06:32, real = 0:06:36, mem = 1676.7M, totSessionCpu=0:21:51 **
GigaOpt: LEF-safe recovery is disabled in the current flow
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:06:32, real = 0:06:36, mem = 1676.7M, totSessionCpu=0:21:51 **
Checking setup slack degradation ...
**INFO: DRV recovery is disabled in current flow
*** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=1886.77M, totSessionCpu=0:21:52).
**optDesign ... cpu = 0:06:33, real = 0:06:36, mem = 1676.7M, totSessionCpu=0:21:52 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:06:34, real = 0:06:37, mem = 1676.7M, totSessionCpu=0:21:53 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: microcontroller_interface_8_8
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for fast_libs libraries using the default operating condition of each library.
Total number of fetched objects 25406
AAE_INFO-618: Total number of nets in the design is 20696,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:09.3 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:09.9 REAL=0:00:10.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:01.0, MEM = 0.0M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View hold_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View hold_view -- Total Number of Nets Analyzed = 205. 
Total number of fetched objects 25406
AAE_INFO-618: Total number of nets in the design is 20696,  76.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:07.3 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:07.5 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:20.9 real=0:00:22.0 totSessionCpu=0:00:54.9 mem=0.0M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:22.4/0:00:23.0 (1.0), mem = 0.0M

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 
Hold  views included:
 hold_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.469  |  6.108  |  4.469  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9404   |  4758   |  8323   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.048  | -0.048  |  0.012  |
|           TNS (ns):| -3.989  | -3.989  |  0.000  |
|    Violating Paths:|   733   |   733   |    0    |
|          All Paths:|  9404   |  4758   |  8323   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    128 (565)     |   -0.149   |    128 (565)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.096%
Total number of glitch violations: 4
------------------------------------------------------------
**optDesign ... cpu = 0:06:58, real = 0:07:03, mem = 1676.7M, totSessionCpu=0:22:17 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILL8LVT FILL64LVT FILL4LVT FILL32LVT FILL2LVT FILL16LVT FILL1LVT -prefix FILLER
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 313 filler insts (cell FILL64LVT / prefix FILLER).
*INFO:   Added 69 filler insts (cell FILL32LVT / prefix FILLER).
*INFO:   Added 109 filler insts (cell FILL16LVT / prefix FILLER).
*INFO:   Added 291 filler insts (cell FILL8LVT / prefix FILLER).
*INFO:   Added 2674 filler insts (cell FILL4LVT / prefix FILLER).
*INFO:   Added 6702 filler insts (cell FILL2LVT / prefix FILLER).
*INFO:   Added 7139 filler insts (cell FILL1LVT / prefix FILLER).
*INFO: Total 17297 filler insts added - prefix FILLER (CPU: 0:00:02.0).
For 17297 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell FILL64LVT / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell FILL32LVT / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell FILL16LVT / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell FILL8LVT / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell FILL4LVT / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell FILL2LVT / prefix FILLER_incr).
*INFO:   Added 50 filler insts (cell FILL1LVT / prefix FILLER_incr).
*INFO: Total 50 filler insts added - prefix FILLER_incr (CPU: 0:00:00.0).
For 50 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
Pre-route DRC Violation:	50
<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1886.8) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 1920
**WARN: (IMPVFG-103):	VERIFY GEOMETRY issue this message when number of violations exceeds the Error Limit or with insufficient memory and disk space. Change the limit to higher number or make sure the disk space before running VERIFY GEOMETRY.Number of violations exceeds the Error Limit [1000]
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 1000
  Overlap     : 0
End Summary

  Verification Complete : 1000 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.9  MEM: 127.7M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Mon May 30 23:42:17 2022

Design Name: microcontroller_interface_8_8
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (339.6000, 334.4000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 23:42:17 **** Processed 5000 nets.
**** 23:42:18 **** Processed 10000 nets.
**** 23:42:18 **** Processed 15000 nets.
**** 23:42:18 **** Processed 20000 nets.
Net vdd!: has special routes with opens, has regular routing with opens.
Net vss!: has special routes with opens, has regular routing with opens.

Begin Summary 
    2 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    179 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
    181 total info(s) created.
End Summary

End Time: Mon May 30 23:42:20 2022
Time Elapsed: 0:00:03.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 181 Viols.  0 Wrngs.
  (CPU Time: 0:00:02.8  MEM: 0.000M)

<CMD> verifyProcessAntenna -report microcontroller_interface_8_8.antenna.rpt -error 1000

******* START VERIFY ANTENNA ********
Report File: microcontroller_interface_8_8.antenna.rpt
LEF Macro File: microcontroller_interface_8_8.antenna.lef
5000 nets processed: 0 violations
10000 nets processed: 0 violations
15000 nets processed: 0 violations
20000 nets processed: 0 violations
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:02.6  MEM: 0.000M)

<CMD> setMetalFill -layer Metal1 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal2 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal3 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal4 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal5 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal6 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal7 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal8 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal9 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal10 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal11 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> verifyMetalDensity -report microcontroller_interface_8_8.density.rpt

******** Start: VERIFY DENSITY ********
Density calculation ...... Slot :   1 of   1

No density violations were found.

******** End: VERIFY DENSITY ********
VMD: elapsed time: 7.00
     (CPU Time: 0:00:07.3  MEM: 0.000M)

<CMD> saveNetlist ../netlist/microcontroller_interface_8_8_layout.v
Writing Netlist "../netlist/microcontroller_interface_8_8_layout.v" ...
<CMD> writeTimingCon -sdc ../timing/postlayout.sdc
**WARN: (IMPSYC-6106):	Using the -sdc parameter produces a constraint file containing SDC standard constraints only. This may cause some design constraints to be dropped.
rc_basic
<CMD> reset_parasitics
**WARN: (IMPEXT-1285):	The data for incremental IQuantus extraction is deleted because when the reset_parasitics command is invoked, the parasitic data is reset. This forces the next IQuantus extraction run to be full chip.
Performing RC Extraction ...
<CMD> extractRC
Extraction called for design 'microcontroller_interface_8_8' of instances=37969 and nets=20696 using extraction engine 'postRoute' at effort level 'high' .
Integrated QRC (IQuantus) Extraction in Multi-Corner mode called for design 'microcontroller_interface_8_8'. Number of corners is 1.
No IQuantus parasitic data in Innovus. Going for full-chip extraction.
IQuantus Extraction invoked in single CPU mode. Commands setDistributeHost/setMultiCpuUsage can be used to activate multiCPU extraction.

IQuantus Extraction engine initialization using 1 tech files:
	../techlibs/qrcTechFile at temperature 25C . 

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

INFO (EXTIQRC-101) : 
  Integrated QRC - 64-bit Parasitic Extractor - Version 18.1.1-s118
---------------------------------------------------------------------
             Copyright 2018 Cadence Design Systems, Inc.


INFO (EXTIQRC-103) : Starting at 2022-May-30 23:44:21 (2022-May-30 20:44:21 GMT).

INFO (EXTIQRC-104) : Starting extraction session...

INFO (EXTIQRC-159) : Loading technology data from file:
  ../techlibs/qrcTechFile

INFO (EXTIQRC-289) : Loading RCgen extraction models from file:
  ../techlibs/qrcTechFile

INFO (EXTIQRC-345) : Checking Command/Tech/License Files. 

INFO (EXTIQRC-105) : Starting design extraction....
No layermap file specified. Automatically mapping tech and lef layers. Log file is 'extLogDir/IQuantus_30-May-2022_23:44:19_16162_fUKKY6/extr.microcontroller_interface_8_8.layermap.log'.
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
IQuantus Extraction engine initialized successfully.

Dumping IQuantus extraction options in file 'extLogDir/IQuantus_30-May-2022_23:44:19_16162_fUKKY6/extr.microcontroller_interface_8_8.extraction_options.log'.
Initialization for IQuantus Fullchip Extraction DONE (CPU Time: 0:00:04.7  Real Time: 0:00:05.0  MEM: 2030.516M)

Geometry processing of Gray and Metal fill STARTED.................... DONE (CPU Time: 0:00:03.5  Real Time: 0:00:03.0  MEM: 2030.578M)
Geometry processing of nets STARTED.................... DONE (NETS: 20691  Geometries: 465180  CPU Time: 0:00:03.8  Real Time: 0:00:04.0  MEM: 2030.648M)

Extraction of Geometries STARTED.
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

INFO (EXTIQRC-282) : Checking Command/Tech Files. 

INFO (EXTIQRC-277) : Manufacturing Data Information :- 
  DEF/GDS file 
    does     contain MetalFill data. 
  Techfile  
    does NOT contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 

INFO (EXTIQRC-287) : Capacitance Models Information :- 
 ICECAPS models are not available. 
 RCgen   models are     available. 
 This IQRC session uses RCgen models. 
Your final RCs may vary depending on which models you use. 
Please check Quantus QRC Manual for more information.

INFO (EXTIQRC-286) : RCs effects computed for this session include :- 
 MetalFill        : floating 
 WEE Effects      : n/a 
 Erosion Effects  : n/a t=f( density ) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects     : n/a 
Some effects indicate n/a because of non-availability of relevantinput data
(or) requested to be off (and/or) usage of older Icecaps models.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    7%

INFO (EXTHPY-104) :    13%

INFO (EXTHPY-104) :    20%

INFO (EXTHPY-104) :    27%

INFO (EXTHPY-104) :    33%

INFO (EXTHPY-104) :    40%

INFO (EXTHPY-104) :    47%

INFO (EXTHPY-104) :    53%

INFO (EXTHPY-104) :    60%

INFO (EXTHPY-104) :    67%

INFO (EXTHPY-104) :    73%

INFO (EXTHPY-104) :    80%

INFO (EXTHPY-104) :    87%

INFO (EXTHPY-104) :    93%

INFO (EXTHPY-104) :    100%
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Extraction of Geometries DONE (NETS: 20691  CPU Time: 0:00:57.5  Real Time: 0:00:59.0  MEM: 2090.488M)

Parasitic Network Creation STARTED
...................
Number of Extracted Resistors     : 349051
Number of Extracted Ground Caps   : 370856
Number of Extracted Coupling Caps : 95184
Parasitic Network Creation DONE (Nets: 20691  CPU Time: 0:00:02.3  Real Time: 0:00:02.0  MEM: 2106.496M)

IQuantus Extraction engine is being closed... 
IQuantus Fullchip Extraction DONE (CPU Time: 0:01:13  Real Time: 0:01:14  MEM: 2106.492M)
<CMD> rcOut -spef ../timing/microcontroller_interface_8_8.spef -rc_corner rc_basic
RC Out has the following PVT Info:
   RC:rc_basic
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:01.4  MEM= 2084.0M)
