EESchema-LIBRARY Version 2.3  29/04/2008-12:23:02
# Converted with eagle2kicad.ulp Version 0.9
# Device count = 1
#
# Dev Name: DSPIC30F3011/P
# Package Name: DIL40
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF DSPIC30F3011/P IC 0 40 Y Y 1 L N
# Gate Name: X
# Symbol Name: DSPIC30F3011
F0 "IC" -1100 1200 50 H V L B
F1 "DSPIC30F3011/P" -1100 -1200 50 H V L B
F2 "microchip-dspic-DIL40" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 1100 1100 1100
P 2 1 0 0 1100 1100 1100 -1000
P 2 1 0 0 1100 -1000 -1100 -1000
P 2 1 0 0 -1100 -1000 -1100 1100
X AVDD 40 400 1200 100 D 40 40 1 1 W 
X AVSS 39 200 -1100 100 U 40 40 1 1 W 
X CN17/U2RX/RF4 28 1200 -700 100 L 40 40 1 1 B 
X CN18/U2TX/RF5 27 1200 -800 100 L 40 40 1 1 B 
X FLTA/INT0/RE8 17 1200 400 100 L 40 40 1 1 B 
X OSC1/CLKI 13 -1200 -900 100 R 40 40 1 1 I 
X OSC2/CLKO/RC15 14 -1200 -800 100 R 40 40 1 1 B 
X PGC/EMUC/SDI1/SDA/U1RX/RF2 26 1200 -500 100 L 40 40 1 1 B 
X PGD/EMUD/SDO1/SCL/U1TX/RF3 25 1200 -600 100 L 40 40 1 1 B 
X PWM1H/RE1 37 1200 900 100 L 40 40 1 1 B 
X PWM1L/RE0 38 1200 1000 100 L 40 40 1 1 B 
X PWM2H/RE3 35 1200 700 100 L 40 40 1 1 B 
X PWM2L/RE2 36 1200 800 100 L 40 40 1 1 B 
X PWM3H/RE5 33 1200 500 100 L 40 40 1 1 B 
X PWM3L/RE4 34 1200 600 100 L 40 40 1 1 B 
X RB0/AN0/CN2/EMUD3/VR+ 2 -1200 1000 100 R 40 40 1 1 B 
X RB1/AN1/CN3/EMUC3/VR- 3 -1200 900 100 R 40 40 1 1 B 
X RB2/AN2/CN4/SS1 4 -1200 800 100 R 40 40 1 1 B 
X RB3/AN3/CN5/INDX 5 -1200 700 100 R 40 40 1 1 B 
X RB4/AN4/CN6/IC7/QEA 6 -1200 600 100 R 40 40 1 1 B 
X RB5/AN5/CN7/IC8/QEB 7 -1200 500 100 R 40 40 1 1 B 
X RB6/AN6/OCFA 8 -1200 400 100 R 40 40 1 1 B 
X RB7/AN7 9 -1200 300 100 R 40 40 1 1 B 
X RB8/AN8 10 -1200 200 100 R 40 40 1 1 B 
X RC13/CN1/T2CK/U1ATX/SOSCI/EMUD1 15 -1200 0 100 R 40 40 1 1 B 
X RC14/CN0/T1CK/U1ARX/SOSCO/EMUC1 16 -1200 -100 100 R 40 40 1 1 B 
X RD0/INT1/IC1/OC1/EMUC2 23 -1200 -300 100 R 40 40 1 1 B 
X RD1/INT2/IC2/OC2/EMUD2 18 -1200 -400 100 R 40 40 1 1 B 
X RD2/OC3 22 -1200 -500 100 R 40 40 1 1 B 
X RD3/OC4 19 -1200 -600 100 R 40 40 1 1 B 
X RF0 30 1200 -300 100 L 40 40 1 1 B 
X RF1 29 1200 -400 100 L 40 40 1 1 B 
X SCK1/RF6 24 1200 -900 100 L 40 40 1 1 B 
X VDD 11 100 1200 100 D 40 40 1 1 W 
X VDD@1 21 200 1200 100 D 40 40 1 1 W 
X VDD@2 32 300 1200 100 D 40 40 1 1 W 
X VPP/MCLR 1 1200 200 100 L 40 40 1 1 I 
X VSS 12 -100 -1100 100 U 40 40 1 1 W 
X VSS@1 20 0 -1100 100 U 40 40 1 1 W 
X VSS@2 31 100 -1100 100 U 40 40 1 1 W 
ENDDRAW
ENDDEF

#End Library
